

================================================================
== Vitis HLS Report for 'test_array'
================================================================
* Date:           Mon Jul  5 15:31:40 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        test_array
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.272 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      619|      619|  6.190 us|  6.190 us|  620|  620|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- conv_init_buffer    |      100|      100|         1|          -|          -|   100|        no|
        |- conv_layer1_label2  |      516|      516|        76|         63|          1|     8|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 63, depth = 76


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 79
* Pipeline : 1
  Pipeline-0 : II = 63, D = 76, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 79 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 3 
79 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3"   --->   Operation 80 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_V"   --->   Operation 83 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_V"   --->   Operation 85 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %test_val2"   --->   Operation 86 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %test_val2, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %test_bias"   --->   Operation 88 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %test_bias, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.42ns)   --->   "%br_ln90 = br void %_ZN6bufferILi100EEC2Ev.exit" [test_array.cpp:90]   --->   Operation 90 'br' 'br_ln90' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 0.81>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%empty = phi i7 %add_ln90, void %._crit_edge, i7 0, void %_ZN6bufferILi100EEC2Ev.exit.preheader" [test_array.cpp:90]   --->   Operation 91 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.77ns)   --->   "%add_ln90 = add i7 %empty, i7 1" [test_array.cpp:90]   --->   Operation 92 'add' 'add_ln90' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.81ns)   --->   "%icmp_ln90 = icmp_eq  i7 %empty, i7 100" [test_array.cpp:90]   --->   Operation 93 'icmp' 'icmp_ln90' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%empty_11 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 94 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %icmp_ln90, void, void %.preheader.preheader" [test_array.cpp:90]   --->   Operation 95 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 96 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i32P128A, i32 %in_V, i32 1" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 97 'nbreadreq' 'tmp' <Predicate = (!icmp_ln90)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %tmp, void %._crit_edge, void %._crit_edge.loopexit" [test_array.cpp:91]   --->   Operation 98 'br' 'br_ln91' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%p_0 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %in_V" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 99 'read' 'p_0' <Predicate = (!icmp_ln90 & tmp)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 100 'br' 'br_ln0' <Predicate = (!icmp_ln90 & tmp)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln90 = br void %_ZN6bufferILi100EEC2Ev.exit" [test_array.cpp:90]   --->   Operation 101 'br' 'br_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.42ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 102 'br' 'br_ln0' <Predicate = (icmp_ln90)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 0.79>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%indvars_iv16 = phi i4 %add_ln97, void, i4 0, void %.preheader.preheader" [test_array.cpp:97]   --->   Operation 103 'phi' 'indvars_iv16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.79ns)   --->   "%add_ln97 = add i4 %indvars_iv16, i4 1" [test_array.cpp:97]   --->   Operation 104 'add' 'add_ln97' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 105 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.72ns)   --->   "%icmp_ln97 = icmp_eq  i4 %indvars_iv16, i4 8" [test_array.cpp:97]   --->   Operation 106 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%empty_12 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 107 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln97 = br i1 %icmp_ln97, void, void" [test_array.cpp:97]   --->   Operation 108 'br' 'br_ln97' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%indvars_iv16_cast = zext i4 %indvars_iv16" [test_array.cpp:97]   --->   Operation 109 'zext' 'indvars_iv16_cast' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%bias_addr = getelementptr i32 %bias, i64 0, i64 %indvars_iv16_cast" [test_array.cpp:97]   --->   Operation 110 'getelementptr' 'bias_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 111 [2/2] (0.67ns)   --->   "%bias_load = load i3 %bias_addr" [test_array.cpp:110]   --->   Operation 111 'load' 'bias_load' <Predicate = (!icmp_ln97)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%weight_0_0_0_addr = getelementptr i32 %weight_0_0_0, i64 0, i64 %indvars_iv16_cast" [test_array.cpp:106]   --->   Operation 112 'getelementptr' 'weight_0_0_0_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 113 [2/2] (0.67ns)   --->   "%weight_0_0_0_load = load i3 %weight_0_0_0_addr" [test_array.cpp:106]   --->   Operation 113 'load' 'weight_0_0_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%weight_0_0_1_addr = getelementptr i32 %weight_0_0_1, i64 0, i64 %indvars_iv16_cast" [test_array.cpp:106]   --->   Operation 114 'getelementptr' 'weight_0_0_1_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 115 [2/2] (0.67ns)   --->   "%weight_0_0_1_load = load i3 %weight_0_0_1_addr" [test_array.cpp:106]   --->   Operation 115 'load' 'weight_0_0_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%weight_0_0_2_addr = getelementptr i32 %weight_0_0_2, i64 0, i64 %indvars_iv16_cast" [test_array.cpp:106]   --->   Operation 116 'getelementptr' 'weight_0_0_2_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 117 [2/2] (0.67ns)   --->   "%weight_0_0_2_load = load i3 %weight_0_0_2_addr" [test_array.cpp:106]   --->   Operation 117 'load' 'weight_0_0_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%weight_0_0_3_addr = getelementptr i32 %weight_0_0_3, i64 0, i64 %indvars_iv16_cast" [test_array.cpp:106]   --->   Operation 118 'getelementptr' 'weight_0_0_3_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 119 [2/2] (0.67ns)   --->   "%weight_0_0_3_load = load i3 %weight_0_0_3_addr" [test_array.cpp:106]   --->   Operation 119 'load' 'weight_0_0_3_load' <Predicate = (!icmp_ln97)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%weight_0_1_0_addr = getelementptr i32 %weight_0_1_0, i64 0, i64 %indvars_iv16_cast" [test_array.cpp:106]   --->   Operation 120 'getelementptr' 'weight_0_1_0_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 121 [2/2] (0.67ns)   --->   "%weight_0_1_0_load = load i3 %weight_0_1_0_addr" [test_array.cpp:106]   --->   Operation 121 'load' 'weight_0_1_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%weight_0_1_1_addr = getelementptr i32 %weight_0_1_1, i64 0, i64 %indvars_iv16_cast" [test_array.cpp:106]   --->   Operation 122 'getelementptr' 'weight_0_1_1_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 123 [2/2] (0.67ns)   --->   "%weight_0_1_1_load = load i3 %weight_0_1_1_addr" [test_array.cpp:106]   --->   Operation 123 'load' 'weight_0_1_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%weight_0_1_2_addr = getelementptr i32 %weight_0_1_2, i64 0, i64 %indvars_iv16_cast" [test_array.cpp:106]   --->   Operation 124 'getelementptr' 'weight_0_1_2_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 125 [2/2] (0.67ns)   --->   "%weight_0_1_2_load = load i3 %weight_0_1_2_addr" [test_array.cpp:106]   --->   Operation 125 'load' 'weight_0_1_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%weight_0_1_3_addr = getelementptr i32 %weight_0_1_3, i64 0, i64 %indvars_iv16_cast" [test_array.cpp:106]   --->   Operation 126 'getelementptr' 'weight_0_1_3_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 127 [2/2] (0.67ns)   --->   "%weight_0_1_3_load = load i3 %weight_0_1_3_addr" [test_array.cpp:106]   --->   Operation 127 'load' 'weight_0_1_3_load' <Predicate = (!icmp_ln97)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%weight_0_2_0_addr = getelementptr i32 %weight_0_2_0, i64 0, i64 %indvars_iv16_cast" [test_array.cpp:106]   --->   Operation 128 'getelementptr' 'weight_0_2_0_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 129 [2/2] (0.67ns)   --->   "%weight_0_2_0_load = load i3 %weight_0_2_0_addr" [test_array.cpp:106]   --->   Operation 129 'load' 'weight_0_2_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%weight_0_2_1_addr = getelementptr i32 %weight_0_2_1, i64 0, i64 %indvars_iv16_cast" [test_array.cpp:106]   --->   Operation 130 'getelementptr' 'weight_0_2_1_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 131 [2/2] (0.67ns)   --->   "%weight_0_2_1_load = load i3 %weight_0_2_1_addr" [test_array.cpp:106]   --->   Operation 131 'load' 'weight_0_2_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%weight_0_2_2_addr = getelementptr i32 %weight_0_2_2, i64 0, i64 %indvars_iv16_cast" [test_array.cpp:106]   --->   Operation 132 'getelementptr' 'weight_0_2_2_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 133 [2/2] (0.67ns)   --->   "%weight_0_2_2_load = load i3 %weight_0_2_2_addr" [test_array.cpp:106]   --->   Operation 133 'load' 'weight_0_2_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%weight_0_2_3_addr = getelementptr i32 %weight_0_2_3, i64 0, i64 %indvars_iv16_cast" [test_array.cpp:106]   --->   Operation 134 'getelementptr' 'weight_0_2_3_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 135 [2/2] (0.67ns)   --->   "%weight_0_2_3_load = load i3 %weight_0_2_3_addr" [test_array.cpp:106]   --->   Operation 135 'load' 'weight_0_2_3_load' <Predicate = (!icmp_ln97)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%weight_0_3_0_addr = getelementptr i32 %weight_0_3_0, i64 0, i64 %indvars_iv16_cast" [test_array.cpp:106]   --->   Operation 136 'getelementptr' 'weight_0_3_0_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 137 [2/2] (0.67ns)   --->   "%weight_0_3_0_load = load i3 %weight_0_3_0_addr" [test_array.cpp:106]   --->   Operation 137 'load' 'weight_0_3_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%weight_0_3_1_addr = getelementptr i32 %weight_0_3_1, i64 0, i64 %indvars_iv16_cast" [test_array.cpp:106]   --->   Operation 138 'getelementptr' 'weight_0_3_1_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 139 [2/2] (0.67ns)   --->   "%weight_0_3_1_load = load i3 %weight_0_3_1_addr" [test_array.cpp:106]   --->   Operation 139 'load' 'weight_0_3_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%weight_0_3_2_addr = getelementptr i32 %weight_0_3_2, i64 0, i64 %indvars_iv16_cast" [test_array.cpp:106]   --->   Operation 140 'getelementptr' 'weight_0_3_2_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 141 [2/2] (0.67ns)   --->   "%weight_0_3_2_load = load i3 %weight_0_3_2_addr" [test_array.cpp:106]   --->   Operation 141 'load' 'weight_0_3_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%weight_0_3_3_addr = getelementptr i32 %weight_0_3_3, i64 0, i64 %indvars_iv16_cast" [test_array.cpp:106]   --->   Operation 142 'getelementptr' 'weight_0_3_3_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 143 [2/2] (0.67ns)   --->   "%weight_0_3_3_load = load i3 %weight_0_3_3_addr" [test_array.cpp:106]   --->   Operation 143 'load' 'weight_0_3_3_load' <Predicate = (!icmp_ln97)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>

State 4 <SV = 3> <Delay = 0.67>
ST_4 : Operation 144 [1/2] (0.67ns)   --->   "%bias_load = load i3 %bias_addr" [test_array.cpp:110]   --->   Operation 144 'load' 'bias_load' <Predicate = (!icmp_ln97)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_4 : Operation 145 [1/2] (0.67ns)   --->   "%weight_0_0_0_load = load i3 %weight_0_0_0_addr" [test_array.cpp:106]   --->   Operation 145 'load' 'weight_0_0_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_4 : Operation 146 [1/2] (0.67ns)   --->   "%weight_0_0_1_load = load i3 %weight_0_0_1_addr" [test_array.cpp:106]   --->   Operation 146 'load' 'weight_0_0_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_4 : Operation 147 [1/2] (0.67ns)   --->   "%weight_0_0_2_load = load i3 %weight_0_0_2_addr" [test_array.cpp:106]   --->   Operation 147 'load' 'weight_0_0_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_4 : Operation 148 [1/2] (0.67ns)   --->   "%weight_0_0_3_load = load i3 %weight_0_0_3_addr" [test_array.cpp:106]   --->   Operation 148 'load' 'weight_0_0_3_load' <Predicate = (!icmp_ln97)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_4 : Operation 149 [1/2] (0.67ns)   --->   "%weight_0_1_0_load = load i3 %weight_0_1_0_addr" [test_array.cpp:106]   --->   Operation 149 'load' 'weight_0_1_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_4 : Operation 150 [1/2] (0.67ns)   --->   "%weight_0_1_1_load = load i3 %weight_0_1_1_addr" [test_array.cpp:106]   --->   Operation 150 'load' 'weight_0_1_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_4 : Operation 151 [1/2] (0.67ns)   --->   "%weight_0_1_2_load = load i3 %weight_0_1_2_addr" [test_array.cpp:106]   --->   Operation 151 'load' 'weight_0_1_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_4 : Operation 152 [1/2] (0.67ns)   --->   "%weight_0_1_3_load = load i3 %weight_0_1_3_addr" [test_array.cpp:106]   --->   Operation 152 'load' 'weight_0_1_3_load' <Predicate = (!icmp_ln97)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_4 : Operation 153 [1/2] (0.67ns)   --->   "%weight_0_2_0_load = load i3 %weight_0_2_0_addr" [test_array.cpp:106]   --->   Operation 153 'load' 'weight_0_2_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_4 : Operation 154 [1/2] (0.67ns)   --->   "%weight_0_2_1_load = load i3 %weight_0_2_1_addr" [test_array.cpp:106]   --->   Operation 154 'load' 'weight_0_2_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_4 : Operation 155 [1/2] (0.67ns)   --->   "%weight_0_2_2_load = load i3 %weight_0_2_2_addr" [test_array.cpp:106]   --->   Operation 155 'load' 'weight_0_2_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_4 : Operation 156 [1/2] (0.67ns)   --->   "%weight_0_2_3_load = load i3 %weight_0_2_3_addr" [test_array.cpp:106]   --->   Operation 156 'load' 'weight_0_2_3_load' <Predicate = (!icmp_ln97)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_4 : Operation 157 [1/2] (0.67ns)   --->   "%weight_0_3_0_load = load i3 %weight_0_3_0_addr" [test_array.cpp:106]   --->   Operation 157 'load' 'weight_0_3_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_4 : Operation 158 [1/2] (0.67ns)   --->   "%weight_0_3_1_load = load i3 %weight_0_3_1_addr" [test_array.cpp:106]   --->   Operation 158 'load' 'weight_0_3_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_4 : Operation 159 [1/2] (0.67ns)   --->   "%weight_0_3_2_load = load i3 %weight_0_3_2_addr" [test_array.cpp:106]   --->   Operation 159 'load' 'weight_0_3_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_4 : Operation 160 [1/2] (0.67ns)   --->   "%weight_0_3_3_load = load i3 %weight_0_3_3_addr" [test_array.cpp:106]   --->   Operation 160 'load' 'weight_0_3_3_load' <Predicate = (!icmp_ln97)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%bitcast_ln107 = bitcast i32 %weight_0_3_3_load" [test_array.cpp:107]   --->   Operation 161 'bitcast' 'bitcast_ln107' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%write_ln107 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %test_val2, i32 %bitcast_ln107" [test_array.cpp:107]   --->   Operation 162 'write' 'write_ln107' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%bitcast_ln114 = bitcast i32 %bias_load" [test_array.cpp:114]   --->   Operation 163 'bitcast' 'bitcast_ln114' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%write_ln114 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %test_bias, i32 %bitcast_ln114" [test_array.cpp:114]   --->   Operation 164 'write' 'write_ln114' <Predicate = (!icmp_ln97)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.27>
ST_5 : Operation 165 [3/3] (7.27ns)   --->   "%mul = fmul i32 %weight_0_0_0_load, i32 0" [test_array.cpp:108]   --->   Operation 165 'fmul' 'mul' <Predicate = (!icmp_ln97)> <Delay = 7.27> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.27>
ST_6 : Operation 166 [2/3] (7.01ns)   --->   "%mul = fmul i32 %weight_0_0_0_load, i32 0" [test_array.cpp:108]   --->   Operation 166 'fmul' 'mul' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 167 [3/3] (7.27ns)   --->   "%mul_0_1 = fmul i32 %weight_0_0_1_load, i32 0" [test_array.cpp:108]   --->   Operation 167 'fmul' 'mul_0_1' <Predicate = (!icmp_ln97)> <Delay = 7.27> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.27>
ST_7 : Operation 168 [1/3] (7.01ns)   --->   "%mul = fmul i32 %weight_0_0_0_load, i32 0" [test_array.cpp:108]   --->   Operation 168 'fmul' 'mul' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 169 [2/3] (7.01ns)   --->   "%mul_0_1 = fmul i32 %weight_0_0_1_load, i32 0" [test_array.cpp:108]   --->   Operation 169 'fmul' 'mul_0_1' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 170 [3/3] (7.27ns)   --->   "%mul_0_2 = fmul i32 %weight_0_0_2_load, i32 0" [test_array.cpp:108]   --->   Operation 170 'fmul' 'mul_0_2' <Predicate = (!icmp_ln97)> <Delay = 7.27> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.27>
ST_8 : Operation 171 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum" [test_array.cpp:108]   --->   Operation 171 'load' 'sum_load' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_8 : Operation 172 [4/4] (6.75ns)   --->   "%add = fadd i32 %sum_load, i32 %mul" [test_array.cpp:108]   --->   Operation 172 'fadd' 'add' <Predicate = (!icmp_ln97)> <Delay = 6.75> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 173 [1/3] (7.01ns)   --->   "%mul_0_1 = fmul i32 %weight_0_0_1_load, i32 0" [test_array.cpp:108]   --->   Operation 173 'fmul' 'mul_0_1' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 174 [2/3] (7.01ns)   --->   "%mul_0_2 = fmul i32 %weight_0_0_2_load, i32 0" [test_array.cpp:108]   --->   Operation 174 'fmul' 'mul_0_2' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 175 [3/3] (7.27ns)   --->   "%mul_0_3 = fmul i32 %weight_0_0_3_load, i32 0" [test_array.cpp:108]   --->   Operation 175 'fmul' 'mul_0_3' <Predicate = (!icmp_ln97)> <Delay = 7.27> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.27>
ST_9 : Operation 176 [3/4] (6.43ns)   --->   "%add = fadd i32 %sum_load, i32 %mul" [test_array.cpp:108]   --->   Operation 176 'fadd' 'add' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 177 [1/3] (7.01ns)   --->   "%mul_0_2 = fmul i32 %weight_0_0_2_load, i32 0" [test_array.cpp:108]   --->   Operation 177 'fmul' 'mul_0_2' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 178 [2/3] (7.01ns)   --->   "%mul_0_3 = fmul i32 %weight_0_0_3_load, i32 0" [test_array.cpp:108]   --->   Operation 178 'fmul' 'mul_0_3' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 179 [3/3] (7.27ns)   --->   "%mul_1 = fmul i32 %weight_0_1_0_load, i32 0" [test_array.cpp:108]   --->   Operation 179 'fmul' 'mul_1' <Predicate = (!icmp_ln97)> <Delay = 7.27> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.27>
ST_10 : Operation 180 [2/4] (6.43ns)   --->   "%add = fadd i32 %sum_load, i32 %mul" [test_array.cpp:108]   --->   Operation 180 'fadd' 'add' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 181 [1/3] (7.01ns)   --->   "%mul_0_3 = fmul i32 %weight_0_0_3_load, i32 0" [test_array.cpp:108]   --->   Operation 181 'fmul' 'mul_0_3' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 182 [2/3] (7.01ns)   --->   "%mul_1 = fmul i32 %weight_0_1_0_load, i32 0" [test_array.cpp:108]   --->   Operation 182 'fmul' 'mul_1' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 183 [3/3] (7.27ns)   --->   "%mul_1_1 = fmul i32 %weight_0_1_1_load, i32 0" [test_array.cpp:108]   --->   Operation 183 'fmul' 'mul_1_1' <Predicate = (!icmp_ln97)> <Delay = 7.27> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.27>
ST_11 : Operation 184 [1/4] (6.43ns)   --->   "%add = fadd i32 %sum_load, i32 %mul" [test_array.cpp:108]   --->   Operation 184 'fadd' 'add' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 185 [1/3] (7.01ns)   --->   "%mul_1 = fmul i32 %weight_0_1_0_load, i32 0" [test_array.cpp:108]   --->   Operation 185 'fmul' 'mul_1' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 186 [2/3] (7.01ns)   --->   "%mul_1_1 = fmul i32 %weight_0_1_1_load, i32 0" [test_array.cpp:108]   --->   Operation 186 'fmul' 'mul_1_1' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 187 [3/3] (7.27ns)   --->   "%mul_1_2 = fmul i32 %weight_0_1_2_load, i32 0" [test_array.cpp:108]   --->   Operation 187 'fmul' 'mul_1_2' <Predicate = (!icmp_ln97)> <Delay = 7.27> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.27>
ST_12 : Operation 188 [4/4] (6.75ns)   --->   "%add_0_1 = fadd i32 %add, i32 %mul_0_1" [test_array.cpp:108]   --->   Operation 188 'fadd' 'add_0_1' <Predicate = (!icmp_ln97)> <Delay = 6.75> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 189 [1/3] (7.01ns)   --->   "%mul_1_1 = fmul i32 %weight_0_1_1_load, i32 0" [test_array.cpp:108]   --->   Operation 189 'fmul' 'mul_1_1' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 190 [2/3] (7.01ns)   --->   "%mul_1_2 = fmul i32 %weight_0_1_2_load, i32 0" [test_array.cpp:108]   --->   Operation 190 'fmul' 'mul_1_2' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 191 [3/3] (7.27ns)   --->   "%mul_1_3 = fmul i32 %weight_0_1_3_load, i32 0" [test_array.cpp:108]   --->   Operation 191 'fmul' 'mul_1_3' <Predicate = (!icmp_ln97)> <Delay = 7.27> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.27>
ST_13 : Operation 192 [4/4] (6.75ns)   --->   "%a_assign = fadd i32 %add, i32 %bias_load" [test_array.cpp:110]   --->   Operation 192 'fadd' 'a_assign' <Predicate = (!icmp_ln97)> <Delay = 6.75> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 193 [3/4] (6.43ns)   --->   "%add_0_1 = fadd i32 %add, i32 %mul_0_1" [test_array.cpp:108]   --->   Operation 193 'fadd' 'add_0_1' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 194 [1/3] (7.01ns)   --->   "%mul_1_2 = fmul i32 %weight_0_1_2_load, i32 0" [test_array.cpp:108]   --->   Operation 194 'fmul' 'mul_1_2' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 195 [2/3] (7.01ns)   --->   "%mul_1_3 = fmul i32 %weight_0_1_3_load, i32 0" [test_array.cpp:108]   --->   Operation 195 'fmul' 'mul_1_3' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 196 [3/3] (7.27ns)   --->   "%mul_2 = fmul i32 %weight_0_2_0_load, i32 0" [test_array.cpp:108]   --->   Operation 196 'fmul' 'mul_2' <Predicate = (!icmp_ln97)> <Delay = 7.27> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.27>
ST_14 : Operation 197 [3/4] (6.43ns)   --->   "%a_assign = fadd i32 %add, i32 %bias_load" [test_array.cpp:110]   --->   Operation 197 'fadd' 'a_assign' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 198 [2/4] (6.43ns)   --->   "%add_0_1 = fadd i32 %add, i32 %mul_0_1" [test_array.cpp:108]   --->   Operation 198 'fadd' 'add_0_1' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 199 [1/3] (7.01ns)   --->   "%mul_1_3 = fmul i32 %weight_0_1_3_load, i32 0" [test_array.cpp:108]   --->   Operation 199 'fmul' 'mul_1_3' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 200 [2/3] (7.01ns)   --->   "%mul_2 = fmul i32 %weight_0_2_0_load, i32 0" [test_array.cpp:108]   --->   Operation 200 'fmul' 'mul_2' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 201 [3/3] (7.27ns)   --->   "%mul_2_1 = fmul i32 %weight_0_2_1_load, i32 0" [test_array.cpp:108]   --->   Operation 201 'fmul' 'mul_2_1' <Predicate = (!icmp_ln97)> <Delay = 7.27> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.27>
ST_15 : Operation 202 [2/4] (6.43ns)   --->   "%a_assign = fadd i32 %add, i32 %bias_load" [test_array.cpp:110]   --->   Operation 202 'fadd' 'a_assign' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 203 [1/4] (6.43ns)   --->   "%add_0_1 = fadd i32 %add, i32 %mul_0_1" [test_array.cpp:108]   --->   Operation 203 'fadd' 'add_0_1' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 204 [1/3] (7.01ns)   --->   "%mul_2 = fmul i32 %weight_0_2_0_load, i32 0" [test_array.cpp:108]   --->   Operation 204 'fmul' 'mul_2' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 205 [2/3] (7.01ns)   --->   "%mul_2_1 = fmul i32 %weight_0_2_1_load, i32 0" [test_array.cpp:108]   --->   Operation 205 'fmul' 'mul_2_1' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 206 [3/3] (7.27ns)   --->   "%mul_2_2 = fmul i32 %weight_0_2_2_load, i32 0" [test_array.cpp:108]   --->   Operation 206 'fmul' 'mul_2_2' <Predicate = (!icmp_ln97)> <Delay = 7.27> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.27>
ST_16 : Operation 207 [1/4] (6.43ns)   --->   "%a_assign = fadd i32 %add, i32 %bias_load" [test_array.cpp:110]   --->   Operation 207 'fadd' 'a_assign' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 208 [4/4] (6.75ns)   --->   "%add_0_2 = fadd i32 %add_0_1, i32 %mul_0_2" [test_array.cpp:108]   --->   Operation 208 'fadd' 'add_0_2' <Predicate = (!icmp_ln97)> <Delay = 6.75> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 209 [1/3] (7.01ns)   --->   "%mul_2_1 = fmul i32 %weight_0_2_1_load, i32 0" [test_array.cpp:108]   --->   Operation 209 'fmul' 'mul_2_1' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 210 [2/3] (7.01ns)   --->   "%mul_2_2 = fmul i32 %weight_0_2_2_load, i32 0" [test_array.cpp:108]   --->   Operation 210 'fmul' 'mul_2_2' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 211 [3/3] (7.27ns)   --->   "%mul_2_3 = fmul i32 %weight_0_2_3_load, i32 0" [test_array.cpp:108]   --->   Operation 211 'fmul' 'mul_2_3' <Predicate = (!icmp_ln97)> <Delay = 7.27> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.27>
ST_17 : Operation 212 [2/2] (2.78ns)   --->   "%tmp_2 = fcmp_ogt  i32 %a_assign, i32 0" [./headers1/activations.h:34]   --->   Operation 212 'fcmp' 'tmp_2' <Predicate = (!icmp_ln97)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 213 [4/4] (6.75ns)   --->   "%a_assign_0_1 = fadd i32 %add_0_1, i32 %bias_load" [test_array.cpp:110]   --->   Operation 213 'fadd' 'a_assign_0_1' <Predicate = (!icmp_ln97)> <Delay = 6.75> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 214 [3/4] (6.43ns)   --->   "%add_0_2 = fadd i32 %add_0_1, i32 %mul_0_2" [test_array.cpp:108]   --->   Operation 214 'fadd' 'add_0_2' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 215 [1/3] (7.01ns)   --->   "%mul_2_2 = fmul i32 %weight_0_2_2_load, i32 0" [test_array.cpp:108]   --->   Operation 215 'fmul' 'mul_2_2' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 216 [2/3] (7.01ns)   --->   "%mul_2_3 = fmul i32 %weight_0_2_3_load, i32 0" [test_array.cpp:108]   --->   Operation 216 'fmul' 'mul_2_3' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 217 [3/3] (7.27ns)   --->   "%mul_3 = fmul i32 %weight_0_3_0_load, i32 0" [test_array.cpp:108]   --->   Operation 217 'fmul' 'mul_3' <Predicate = (!icmp_ln97)> <Delay = 7.27> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.27>
ST_18 : Operation 218 [1/1] (0.00ns)   --->   "%bitcast_ln34 = bitcast i32 %a_assign" [./headers1/activations.h:34]   --->   Operation 218 'bitcast' 'bitcast_ln34' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_18 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln34, i32 23, i32 30" [./headers1/activations.h:34]   --->   Operation 219 'partselect' 'tmp_1' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_18 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i32 %bitcast_ln34" [./headers1/activations.h:34]   --->   Operation 220 'trunc' 'trunc_ln34' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_18 : Operation 221 [1/1] (0.84ns)   --->   "%icmp_ln34 = icmp_ne  i8 %tmp_1, i8 255" [./headers1/activations.h:34]   --->   Operation 221 'icmp' 'icmp_ln34' <Predicate = (!icmp_ln97)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 222 [1/1] (1.05ns)   --->   "%icmp_ln34_1 = icmp_eq  i23 %trunc_ln34, i23 0" [./headers1/activations.h:34]   --->   Operation 222 'icmp' 'icmp_ln34_1' <Predicate = (!icmp_ln97)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node select_ln174)   --->   "%or_ln34 = or i1 %icmp_ln34_1, i1 %icmp_ln34" [./headers1/activations.h:34]   --->   Operation 223 'or' 'or_ln34' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 224 [1/2] (2.78ns)   --->   "%tmp_2 = fcmp_ogt  i32 %a_assign, i32 0" [./headers1/activations.h:34]   --->   Operation 224 'fcmp' 'tmp_2' <Predicate = (!icmp_ln97)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node select_ln174)   --->   "%and_ln34 = and i1 %or_ln34, i1 %tmp_2" [./headers1/activations.h:34]   --->   Operation 225 'and' 'and_ln34' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 226 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln174 = select i1 %and_ln34, i32 %bitcast_ln34, i32 0" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 226 'select' 'select_ln174' <Predicate = (!icmp_ln97)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 227 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 227 'write' 'write_ln174' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_18 : Operation 228 [3/4] (6.43ns)   --->   "%a_assign_0_1 = fadd i32 %add_0_1, i32 %bias_load" [test_array.cpp:110]   --->   Operation 228 'fadd' 'a_assign_0_1' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 229 [2/4] (6.43ns)   --->   "%add_0_2 = fadd i32 %add_0_1, i32 %mul_0_2" [test_array.cpp:108]   --->   Operation 229 'fadd' 'add_0_2' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 230 [1/3] (7.01ns)   --->   "%mul_2_3 = fmul i32 %weight_0_2_3_load, i32 0" [test_array.cpp:108]   --->   Operation 230 'fmul' 'mul_2_3' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 231 [2/3] (7.01ns)   --->   "%mul_3 = fmul i32 %weight_0_3_0_load, i32 0" [test_array.cpp:108]   --->   Operation 231 'fmul' 'mul_3' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 232 [3/3] (7.27ns)   --->   "%mul_3_1 = fmul i32 %weight_0_3_1_load, i32 0" [test_array.cpp:108]   --->   Operation 232 'fmul' 'mul_3_1' <Predicate = (!icmp_ln97)> <Delay = 7.27> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.27>
ST_19 : Operation 233 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 233 'write' 'write_ln174' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_19 : Operation 234 [2/4] (6.43ns)   --->   "%a_assign_0_1 = fadd i32 %add_0_1, i32 %bias_load" [test_array.cpp:110]   --->   Operation 234 'fadd' 'a_assign_0_1' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 235 [1/4] (6.43ns)   --->   "%add_0_2 = fadd i32 %add_0_1, i32 %mul_0_2" [test_array.cpp:108]   --->   Operation 235 'fadd' 'add_0_2' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 236 [1/3] (7.01ns)   --->   "%mul_3 = fmul i32 %weight_0_3_0_load, i32 0" [test_array.cpp:108]   --->   Operation 236 'fmul' 'mul_3' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 237 [2/3] (7.01ns)   --->   "%mul_3_1 = fmul i32 %weight_0_3_1_load, i32 0" [test_array.cpp:108]   --->   Operation 237 'fmul' 'mul_3_1' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 238 [3/3] (7.27ns)   --->   "%mul_3_2 = fmul i32 %weight_0_3_2_load, i32 0" [test_array.cpp:108]   --->   Operation 238 'fmul' 'mul_3_2' <Predicate = (!icmp_ln97)> <Delay = 7.27> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.27>
ST_20 : Operation 239 [1/4] (6.43ns)   --->   "%a_assign_0_1 = fadd i32 %add_0_1, i32 %bias_load" [test_array.cpp:110]   --->   Operation 239 'fadd' 'a_assign_0_1' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 240 [4/4] (6.75ns)   --->   "%add_0_3 = fadd i32 %add_0_2, i32 %mul_0_3" [test_array.cpp:108]   --->   Operation 240 'fadd' 'add_0_3' <Predicate = (!icmp_ln97)> <Delay = 6.75> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 241 [1/3] (7.01ns)   --->   "%mul_3_1 = fmul i32 %weight_0_3_1_load, i32 0" [test_array.cpp:108]   --->   Operation 241 'fmul' 'mul_3_1' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 242 [2/3] (7.01ns)   --->   "%mul_3_2 = fmul i32 %weight_0_3_2_load, i32 0" [test_array.cpp:108]   --->   Operation 242 'fmul' 'mul_3_2' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 243 [3/3] (7.27ns)   --->   "%mul_3_3 = fmul i32 %weight_0_3_3_load, i32 0" [test_array.cpp:108]   --->   Operation 243 'fmul' 'mul_3_3' <Predicate = (!icmp_ln97)> <Delay = 7.27> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.01>
ST_21 : Operation 244 [2/2] (2.78ns)   --->   "%tmp_4 = fcmp_ogt  i32 %a_assign_0_1, i32 0" [./headers1/activations.h:34]   --->   Operation 244 'fcmp' 'tmp_4' <Predicate = (!icmp_ln97)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 245 [4/4] (6.75ns)   --->   "%a_assign_0_2 = fadd i32 %add_0_2, i32 %bias_load" [test_array.cpp:110]   --->   Operation 245 'fadd' 'a_assign_0_2' <Predicate = (!icmp_ln97)> <Delay = 6.75> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 246 [3/4] (6.43ns)   --->   "%add_0_3 = fadd i32 %add_0_2, i32 %mul_0_3" [test_array.cpp:108]   --->   Operation 246 'fadd' 'add_0_3' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 247 [1/3] (7.01ns)   --->   "%mul_3_2 = fmul i32 %weight_0_3_2_load, i32 0" [test_array.cpp:108]   --->   Operation 247 'fmul' 'mul_3_2' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 248 [2/3] (7.01ns)   --->   "%mul_3_3 = fmul i32 %weight_0_3_3_load, i32 0" [test_array.cpp:108]   --->   Operation 248 'fmul' 'mul_3_3' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.01>
ST_22 : Operation 249 [1/1] (0.00ns)   --->   "%bitcast_ln34_1 = bitcast i32 %a_assign_0_1" [./headers1/activations.h:34]   --->   Operation 249 'bitcast' 'bitcast_ln34_1' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_22 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln34_1, i32 23, i32 30" [./headers1/activations.h:34]   --->   Operation 250 'partselect' 'tmp_3' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_22 : Operation 251 [1/1] (0.00ns)   --->   "%trunc_ln34_1 = trunc i32 %bitcast_ln34_1" [./headers1/activations.h:34]   --->   Operation 251 'trunc' 'trunc_ln34_1' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_22 : Operation 252 [1/1] (0.84ns)   --->   "%icmp_ln34_2 = icmp_ne  i8 %tmp_3, i8 255" [./headers1/activations.h:34]   --->   Operation 252 'icmp' 'icmp_ln34_2' <Predicate = (!icmp_ln97)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 253 [1/1] (1.05ns)   --->   "%icmp_ln34_3 = icmp_eq  i23 %trunc_ln34_1, i23 0" [./headers1/activations.h:34]   --->   Operation 253 'icmp' 'icmp_ln34_3' <Predicate = (!icmp_ln97)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_1)   --->   "%or_ln34_1 = or i1 %icmp_ln34_3, i1 %icmp_ln34_2" [./headers1/activations.h:34]   --->   Operation 254 'or' 'or_ln34_1' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 255 [1/2] (2.78ns)   --->   "%tmp_4 = fcmp_ogt  i32 %a_assign_0_1, i32 0" [./headers1/activations.h:34]   --->   Operation 255 'fcmp' 'tmp_4' <Predicate = (!icmp_ln97)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_1)   --->   "%and_ln34_1 = and i1 %or_ln34_1, i1 %tmp_4" [./headers1/activations.h:34]   --->   Operation 256 'and' 'and_ln34_1' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 257 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln174_1 = select i1 %and_ln34_1, i32 %bitcast_ln34_1, i32 0" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 257 'select' 'select_ln174_1' <Predicate = (!icmp_ln97)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 258 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_1" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 258 'write' 'write_ln174' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_22 : Operation 259 [3/4] (6.43ns)   --->   "%a_assign_0_2 = fadd i32 %add_0_2, i32 %bias_load" [test_array.cpp:110]   --->   Operation 259 'fadd' 'a_assign_0_2' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 260 [2/4] (6.43ns)   --->   "%add_0_3 = fadd i32 %add_0_2, i32 %mul_0_3" [test_array.cpp:108]   --->   Operation 260 'fadd' 'add_0_3' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 261 [1/3] (7.01ns)   --->   "%mul_3_3 = fmul i32 %weight_0_3_3_load, i32 0" [test_array.cpp:108]   --->   Operation 261 'fmul' 'mul_3_3' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.43>
ST_23 : Operation 262 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_1" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 262 'write' 'write_ln174' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_23 : Operation 263 [2/4] (6.43ns)   --->   "%a_assign_0_2 = fadd i32 %add_0_2, i32 %bias_load" [test_array.cpp:110]   --->   Operation 263 'fadd' 'a_assign_0_2' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 264 [1/4] (6.43ns)   --->   "%add_0_3 = fadd i32 %add_0_2, i32 %mul_0_3" [test_array.cpp:108]   --->   Operation 264 'fadd' 'add_0_3' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.75>
ST_24 : Operation 265 [1/4] (6.43ns)   --->   "%a_assign_0_2 = fadd i32 %add_0_2, i32 %bias_load" [test_array.cpp:110]   --->   Operation 265 'fadd' 'a_assign_0_2' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 266 [4/4] (6.75ns)   --->   "%add_1 = fadd i32 %add_0_3, i32 %mul_1" [test_array.cpp:108]   --->   Operation 266 'fadd' 'add_1' <Predicate = (!icmp_ln97)> <Delay = 6.75> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.75>
ST_25 : Operation 267 [2/2] (2.78ns)   --->   "%tmp_6 = fcmp_ogt  i32 %a_assign_0_2, i32 0" [./headers1/activations.h:34]   --->   Operation 267 'fcmp' 'tmp_6' <Predicate = (!icmp_ln97)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 268 [4/4] (6.75ns)   --->   "%a_assign_0_3 = fadd i32 %add_0_3, i32 %bias_load" [test_array.cpp:110]   --->   Operation 268 'fadd' 'a_assign_0_3' <Predicate = (!icmp_ln97)> <Delay = 6.75> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 269 [3/4] (6.43ns)   --->   "%add_1 = fadd i32 %add_0_3, i32 %mul_1" [test_array.cpp:108]   --->   Operation 269 'fadd' 'add_1' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.43>
ST_26 : Operation 270 [1/1] (0.00ns)   --->   "%bitcast_ln34_2 = bitcast i32 %a_assign_0_2" [./headers1/activations.h:34]   --->   Operation 270 'bitcast' 'bitcast_ln34_2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_26 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln34_2, i32 23, i32 30" [./headers1/activations.h:34]   --->   Operation 271 'partselect' 'tmp_5' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_26 : Operation 272 [1/1] (0.00ns)   --->   "%trunc_ln34_2 = trunc i32 %bitcast_ln34_2" [./headers1/activations.h:34]   --->   Operation 272 'trunc' 'trunc_ln34_2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_26 : Operation 273 [1/1] (0.84ns)   --->   "%icmp_ln34_4 = icmp_ne  i8 %tmp_5, i8 255" [./headers1/activations.h:34]   --->   Operation 273 'icmp' 'icmp_ln34_4' <Predicate = (!icmp_ln97)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 274 [1/1] (1.05ns)   --->   "%icmp_ln34_5 = icmp_eq  i23 %trunc_ln34_2, i23 0" [./headers1/activations.h:34]   --->   Operation 274 'icmp' 'icmp_ln34_5' <Predicate = (!icmp_ln97)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_2)   --->   "%or_ln34_2 = or i1 %icmp_ln34_5, i1 %icmp_ln34_4" [./headers1/activations.h:34]   --->   Operation 275 'or' 'or_ln34_2' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 276 [1/2] (2.78ns)   --->   "%tmp_6 = fcmp_ogt  i32 %a_assign_0_2, i32 0" [./headers1/activations.h:34]   --->   Operation 276 'fcmp' 'tmp_6' <Predicate = (!icmp_ln97)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_2)   --->   "%and_ln34_2 = and i1 %or_ln34_2, i1 %tmp_6" [./headers1/activations.h:34]   --->   Operation 277 'and' 'and_ln34_2' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 278 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln174_2 = select i1 %and_ln34_2, i32 %bitcast_ln34_2, i32 0" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 278 'select' 'select_ln174_2' <Predicate = (!icmp_ln97)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 279 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_2" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 279 'write' 'write_ln174' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_26 : Operation 280 [3/4] (6.43ns)   --->   "%a_assign_0_3 = fadd i32 %add_0_3, i32 %bias_load" [test_array.cpp:110]   --->   Operation 280 'fadd' 'a_assign_0_3' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 281 [2/4] (6.43ns)   --->   "%add_1 = fadd i32 %add_0_3, i32 %mul_1" [test_array.cpp:108]   --->   Operation 281 'fadd' 'add_1' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.43>
ST_27 : Operation 282 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_2" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 282 'write' 'write_ln174' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_27 : Operation 283 [2/4] (6.43ns)   --->   "%a_assign_0_3 = fadd i32 %add_0_3, i32 %bias_load" [test_array.cpp:110]   --->   Operation 283 'fadd' 'a_assign_0_3' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 284 [1/4] (6.43ns)   --->   "%add_1 = fadd i32 %add_0_3, i32 %mul_1" [test_array.cpp:108]   --->   Operation 284 'fadd' 'add_1' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.75>
ST_28 : Operation 285 [1/4] (6.43ns)   --->   "%a_assign_0_3 = fadd i32 %add_0_3, i32 %bias_load" [test_array.cpp:110]   --->   Operation 285 'fadd' 'a_assign_0_3' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 286 [4/4] (6.75ns)   --->   "%add_1_1 = fadd i32 %add_1, i32 %mul_1_1" [test_array.cpp:108]   --->   Operation 286 'fadd' 'add_1_1' <Predicate = (!icmp_ln97)> <Delay = 6.75> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.75>
ST_29 : Operation 287 [2/2] (2.78ns)   --->   "%tmp_8 = fcmp_ogt  i32 %a_assign_0_3, i32 0" [./headers1/activations.h:34]   --->   Operation 287 'fcmp' 'tmp_8' <Predicate = (!icmp_ln97)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 288 [4/4] (6.75ns)   --->   "%a_assign_1 = fadd i32 %add_1, i32 %bias_load" [test_array.cpp:110]   --->   Operation 288 'fadd' 'a_assign_1' <Predicate = (!icmp_ln97)> <Delay = 6.75> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 289 [3/4] (6.43ns)   --->   "%add_1_1 = fadd i32 %add_1, i32 %mul_1_1" [test_array.cpp:108]   --->   Operation 289 'fadd' 'add_1_1' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.43>
ST_30 : Operation 290 [1/1] (0.00ns)   --->   "%bitcast_ln34_3 = bitcast i32 %a_assign_0_3" [./headers1/activations.h:34]   --->   Operation 290 'bitcast' 'bitcast_ln34_3' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_30 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln34_3, i32 23, i32 30" [./headers1/activations.h:34]   --->   Operation 291 'partselect' 'tmp_7' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_30 : Operation 292 [1/1] (0.00ns)   --->   "%trunc_ln34_3 = trunc i32 %bitcast_ln34_3" [./headers1/activations.h:34]   --->   Operation 292 'trunc' 'trunc_ln34_3' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_30 : Operation 293 [1/1] (0.84ns)   --->   "%icmp_ln34_6 = icmp_ne  i8 %tmp_7, i8 255" [./headers1/activations.h:34]   --->   Operation 293 'icmp' 'icmp_ln34_6' <Predicate = (!icmp_ln97)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 294 [1/1] (1.05ns)   --->   "%icmp_ln34_7 = icmp_eq  i23 %trunc_ln34_3, i23 0" [./headers1/activations.h:34]   --->   Operation 294 'icmp' 'icmp_ln34_7' <Predicate = (!icmp_ln97)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_3)   --->   "%or_ln34_3 = or i1 %icmp_ln34_7, i1 %icmp_ln34_6" [./headers1/activations.h:34]   --->   Operation 295 'or' 'or_ln34_3' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 296 [1/2] (2.78ns)   --->   "%tmp_8 = fcmp_ogt  i32 %a_assign_0_3, i32 0" [./headers1/activations.h:34]   --->   Operation 296 'fcmp' 'tmp_8' <Predicate = (!icmp_ln97)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_3)   --->   "%and_ln34_3 = and i1 %or_ln34_3, i1 %tmp_8" [./headers1/activations.h:34]   --->   Operation 297 'and' 'and_ln34_3' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 298 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln174_3 = select i1 %and_ln34_3, i32 %bitcast_ln34_3, i32 0" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 298 'select' 'select_ln174_3' <Predicate = (!icmp_ln97)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 299 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_3" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 299 'write' 'write_ln174' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_30 : Operation 300 [3/4] (6.43ns)   --->   "%a_assign_1 = fadd i32 %add_1, i32 %bias_load" [test_array.cpp:110]   --->   Operation 300 'fadd' 'a_assign_1' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 301 [2/4] (6.43ns)   --->   "%add_1_1 = fadd i32 %add_1, i32 %mul_1_1" [test_array.cpp:108]   --->   Operation 301 'fadd' 'add_1_1' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.43>
ST_31 : Operation 302 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_3" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 302 'write' 'write_ln174' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_31 : Operation 303 [2/4] (6.43ns)   --->   "%a_assign_1 = fadd i32 %add_1, i32 %bias_load" [test_array.cpp:110]   --->   Operation 303 'fadd' 'a_assign_1' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 304 [1/4] (6.43ns)   --->   "%add_1_1 = fadd i32 %add_1, i32 %mul_1_1" [test_array.cpp:108]   --->   Operation 304 'fadd' 'add_1_1' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.75>
ST_32 : Operation 305 [1/4] (6.43ns)   --->   "%a_assign_1 = fadd i32 %add_1, i32 %bias_load" [test_array.cpp:110]   --->   Operation 305 'fadd' 'a_assign_1' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 306 [4/4] (6.75ns)   --->   "%add_1_2 = fadd i32 %add_1_1, i32 %mul_1_2" [test_array.cpp:108]   --->   Operation 306 'fadd' 'add_1_2' <Predicate = (!icmp_ln97)> <Delay = 6.75> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.75>
ST_33 : Operation 307 [2/2] (2.78ns)   --->   "%tmp_s = fcmp_ogt  i32 %a_assign_1, i32 0" [./headers1/activations.h:34]   --->   Operation 307 'fcmp' 'tmp_s' <Predicate = (!icmp_ln97)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 308 [4/4] (6.75ns)   --->   "%a_assign_1_1 = fadd i32 %add_1_1, i32 %bias_load" [test_array.cpp:110]   --->   Operation 308 'fadd' 'a_assign_1_1' <Predicate = (!icmp_ln97)> <Delay = 6.75> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 309 [3/4] (6.43ns)   --->   "%add_1_2 = fadd i32 %add_1_1, i32 %mul_1_2" [test_array.cpp:108]   --->   Operation 309 'fadd' 'add_1_2' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.43>
ST_34 : Operation 310 [1/1] (0.00ns)   --->   "%bitcast_ln34_4 = bitcast i32 %a_assign_1" [./headers1/activations.h:34]   --->   Operation 310 'bitcast' 'bitcast_ln34_4' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_34 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln34_4, i32 23, i32 30" [./headers1/activations.h:34]   --->   Operation 311 'partselect' 'tmp_9' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_34 : Operation 312 [1/1] (0.00ns)   --->   "%trunc_ln34_4 = trunc i32 %bitcast_ln34_4" [./headers1/activations.h:34]   --->   Operation 312 'trunc' 'trunc_ln34_4' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_34 : Operation 313 [1/1] (0.84ns)   --->   "%icmp_ln34_8 = icmp_ne  i8 %tmp_9, i8 255" [./headers1/activations.h:34]   --->   Operation 313 'icmp' 'icmp_ln34_8' <Predicate = (!icmp_ln97)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 314 [1/1] (1.05ns)   --->   "%icmp_ln34_9 = icmp_eq  i23 %trunc_ln34_4, i23 0" [./headers1/activations.h:34]   --->   Operation 314 'icmp' 'icmp_ln34_9' <Predicate = (!icmp_ln97)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_4)   --->   "%or_ln34_4 = or i1 %icmp_ln34_9, i1 %icmp_ln34_8" [./headers1/activations.h:34]   --->   Operation 315 'or' 'or_ln34_4' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 316 [1/2] (2.78ns)   --->   "%tmp_s = fcmp_ogt  i32 %a_assign_1, i32 0" [./headers1/activations.h:34]   --->   Operation 316 'fcmp' 'tmp_s' <Predicate = (!icmp_ln97)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_4)   --->   "%and_ln34_4 = and i1 %or_ln34_4, i1 %tmp_s" [./headers1/activations.h:34]   --->   Operation 317 'and' 'and_ln34_4' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 318 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln174_4 = select i1 %and_ln34_4, i32 %bitcast_ln34_4, i32 0" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 318 'select' 'select_ln174_4' <Predicate = (!icmp_ln97)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 319 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_4" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 319 'write' 'write_ln174' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_34 : Operation 320 [3/4] (6.43ns)   --->   "%a_assign_1_1 = fadd i32 %add_1_1, i32 %bias_load" [test_array.cpp:110]   --->   Operation 320 'fadd' 'a_assign_1_1' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 321 [2/4] (6.43ns)   --->   "%add_1_2 = fadd i32 %add_1_1, i32 %mul_1_2" [test_array.cpp:108]   --->   Operation 321 'fadd' 'add_1_2' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.43>
ST_35 : Operation 322 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_4" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 322 'write' 'write_ln174' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_35 : Operation 323 [2/4] (6.43ns)   --->   "%a_assign_1_1 = fadd i32 %add_1_1, i32 %bias_load" [test_array.cpp:110]   --->   Operation 323 'fadd' 'a_assign_1_1' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 324 [1/4] (6.43ns)   --->   "%add_1_2 = fadd i32 %add_1_1, i32 %mul_1_2" [test_array.cpp:108]   --->   Operation 324 'fadd' 'add_1_2' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.75>
ST_36 : Operation 325 [1/4] (6.43ns)   --->   "%a_assign_1_1 = fadd i32 %add_1_1, i32 %bias_load" [test_array.cpp:110]   --->   Operation 325 'fadd' 'a_assign_1_1' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 326 [4/4] (6.75ns)   --->   "%add_1_3 = fadd i32 %add_1_2, i32 %mul_1_3" [test_array.cpp:108]   --->   Operation 326 'fadd' 'add_1_3' <Predicate = (!icmp_ln97)> <Delay = 6.75> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.75>
ST_37 : Operation 327 [2/2] (2.78ns)   --->   "%tmp_11 = fcmp_ogt  i32 %a_assign_1_1, i32 0" [./headers1/activations.h:34]   --->   Operation 327 'fcmp' 'tmp_11' <Predicate = (!icmp_ln97)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 328 [4/4] (6.75ns)   --->   "%a_assign_1_2 = fadd i32 %add_1_2, i32 %bias_load" [test_array.cpp:110]   --->   Operation 328 'fadd' 'a_assign_1_2' <Predicate = (!icmp_ln97)> <Delay = 6.75> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 329 [3/4] (6.43ns)   --->   "%add_1_3 = fadd i32 %add_1_2, i32 %mul_1_3" [test_array.cpp:108]   --->   Operation 329 'fadd' 'add_1_3' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 6.43>
ST_38 : Operation 330 [1/1] (0.00ns)   --->   "%bitcast_ln34_5 = bitcast i32 %a_assign_1_1" [./headers1/activations.h:34]   --->   Operation 330 'bitcast' 'bitcast_ln34_5' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_38 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln34_5, i32 23, i32 30" [./headers1/activations.h:34]   --->   Operation 331 'partselect' 'tmp_10' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_38 : Operation 332 [1/1] (0.00ns)   --->   "%trunc_ln34_5 = trunc i32 %bitcast_ln34_5" [./headers1/activations.h:34]   --->   Operation 332 'trunc' 'trunc_ln34_5' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_38 : Operation 333 [1/1] (0.84ns)   --->   "%icmp_ln34_10 = icmp_ne  i8 %tmp_10, i8 255" [./headers1/activations.h:34]   --->   Operation 333 'icmp' 'icmp_ln34_10' <Predicate = (!icmp_ln97)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 334 [1/1] (1.05ns)   --->   "%icmp_ln34_11 = icmp_eq  i23 %trunc_ln34_5, i23 0" [./headers1/activations.h:34]   --->   Operation 334 'icmp' 'icmp_ln34_11' <Predicate = (!icmp_ln97)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_5)   --->   "%or_ln34_5 = or i1 %icmp_ln34_11, i1 %icmp_ln34_10" [./headers1/activations.h:34]   --->   Operation 335 'or' 'or_ln34_5' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 336 [1/2] (2.78ns)   --->   "%tmp_11 = fcmp_ogt  i32 %a_assign_1_1, i32 0" [./headers1/activations.h:34]   --->   Operation 336 'fcmp' 'tmp_11' <Predicate = (!icmp_ln97)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_5)   --->   "%and_ln34_5 = and i1 %or_ln34_5, i1 %tmp_11" [./headers1/activations.h:34]   --->   Operation 337 'and' 'and_ln34_5' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 338 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln174_5 = select i1 %and_ln34_5, i32 %bitcast_ln34_5, i32 0" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 338 'select' 'select_ln174_5' <Predicate = (!icmp_ln97)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 339 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_5" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 339 'write' 'write_ln174' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_38 : Operation 340 [3/4] (6.43ns)   --->   "%a_assign_1_2 = fadd i32 %add_1_2, i32 %bias_load" [test_array.cpp:110]   --->   Operation 340 'fadd' 'a_assign_1_2' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 341 [2/4] (6.43ns)   --->   "%add_1_3 = fadd i32 %add_1_2, i32 %mul_1_3" [test_array.cpp:108]   --->   Operation 341 'fadd' 'add_1_3' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.43>
ST_39 : Operation 342 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_5" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 342 'write' 'write_ln174' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_39 : Operation 343 [2/4] (6.43ns)   --->   "%a_assign_1_2 = fadd i32 %add_1_2, i32 %bias_load" [test_array.cpp:110]   --->   Operation 343 'fadd' 'a_assign_1_2' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 344 [1/4] (6.43ns)   --->   "%add_1_3 = fadd i32 %add_1_2, i32 %mul_1_3" [test_array.cpp:108]   --->   Operation 344 'fadd' 'add_1_3' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.75>
ST_40 : Operation 345 [1/4] (6.43ns)   --->   "%a_assign_1_2 = fadd i32 %add_1_2, i32 %bias_load" [test_array.cpp:110]   --->   Operation 345 'fadd' 'a_assign_1_2' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 346 [4/4] (6.75ns)   --->   "%add_2 = fadd i32 %add_1_3, i32 %mul_2" [test_array.cpp:108]   --->   Operation 346 'fadd' 'add_2' <Predicate = (!icmp_ln97)> <Delay = 6.75> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.75>
ST_41 : Operation 347 [2/2] (2.78ns)   --->   "%tmp_13 = fcmp_ogt  i32 %a_assign_1_2, i32 0" [./headers1/activations.h:34]   --->   Operation 347 'fcmp' 'tmp_13' <Predicate = (!icmp_ln97)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 348 [4/4] (6.75ns)   --->   "%a_assign_1_3 = fadd i32 %add_1_3, i32 %bias_load" [test_array.cpp:110]   --->   Operation 348 'fadd' 'a_assign_1_3' <Predicate = (!icmp_ln97)> <Delay = 6.75> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 349 [3/4] (6.43ns)   --->   "%add_2 = fadd i32 %add_1_3, i32 %mul_2" [test_array.cpp:108]   --->   Operation 349 'fadd' 'add_2' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.43>
ST_42 : Operation 350 [1/1] (0.00ns)   --->   "%bitcast_ln34_6 = bitcast i32 %a_assign_1_2" [./headers1/activations.h:34]   --->   Operation 350 'bitcast' 'bitcast_ln34_6' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_42 : Operation 351 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln34_6, i32 23, i32 30" [./headers1/activations.h:34]   --->   Operation 351 'partselect' 'tmp_12' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_42 : Operation 352 [1/1] (0.00ns)   --->   "%trunc_ln34_6 = trunc i32 %bitcast_ln34_6" [./headers1/activations.h:34]   --->   Operation 352 'trunc' 'trunc_ln34_6' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_42 : Operation 353 [1/1] (0.84ns)   --->   "%icmp_ln34_12 = icmp_ne  i8 %tmp_12, i8 255" [./headers1/activations.h:34]   --->   Operation 353 'icmp' 'icmp_ln34_12' <Predicate = (!icmp_ln97)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 354 [1/1] (1.05ns)   --->   "%icmp_ln34_13 = icmp_eq  i23 %trunc_ln34_6, i23 0" [./headers1/activations.h:34]   --->   Operation 354 'icmp' 'icmp_ln34_13' <Predicate = (!icmp_ln97)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_6)   --->   "%or_ln34_6 = or i1 %icmp_ln34_13, i1 %icmp_ln34_12" [./headers1/activations.h:34]   --->   Operation 355 'or' 'or_ln34_6' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 356 [1/2] (2.78ns)   --->   "%tmp_13 = fcmp_ogt  i32 %a_assign_1_2, i32 0" [./headers1/activations.h:34]   --->   Operation 356 'fcmp' 'tmp_13' <Predicate = (!icmp_ln97)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_6)   --->   "%and_ln34_6 = and i1 %or_ln34_6, i1 %tmp_13" [./headers1/activations.h:34]   --->   Operation 357 'and' 'and_ln34_6' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 358 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln174_6 = select i1 %and_ln34_6, i32 %bitcast_ln34_6, i32 0" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 358 'select' 'select_ln174_6' <Predicate = (!icmp_ln97)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 359 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_6" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 359 'write' 'write_ln174' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_42 : Operation 360 [3/4] (6.43ns)   --->   "%a_assign_1_3 = fadd i32 %add_1_3, i32 %bias_load" [test_array.cpp:110]   --->   Operation 360 'fadd' 'a_assign_1_3' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 361 [2/4] (6.43ns)   --->   "%add_2 = fadd i32 %add_1_3, i32 %mul_2" [test_array.cpp:108]   --->   Operation 361 'fadd' 'add_2' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 6.43>
ST_43 : Operation 362 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_6" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 362 'write' 'write_ln174' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_43 : Operation 363 [2/4] (6.43ns)   --->   "%a_assign_1_3 = fadd i32 %add_1_3, i32 %bias_load" [test_array.cpp:110]   --->   Operation 363 'fadd' 'a_assign_1_3' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 364 [1/4] (6.43ns)   --->   "%add_2 = fadd i32 %add_1_3, i32 %mul_2" [test_array.cpp:108]   --->   Operation 364 'fadd' 'add_2' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 6.75>
ST_44 : Operation 365 [1/4] (6.43ns)   --->   "%a_assign_1_3 = fadd i32 %add_1_3, i32 %bias_load" [test_array.cpp:110]   --->   Operation 365 'fadd' 'a_assign_1_3' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 366 [4/4] (6.75ns)   --->   "%add_2_1 = fadd i32 %add_2, i32 %mul_2_1" [test_array.cpp:108]   --->   Operation 366 'fadd' 'add_2_1' <Predicate = (!icmp_ln97)> <Delay = 6.75> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 6.75>
ST_45 : Operation 367 [2/2] (2.78ns)   --->   "%tmp_15 = fcmp_ogt  i32 %a_assign_1_3, i32 0" [./headers1/activations.h:34]   --->   Operation 367 'fcmp' 'tmp_15' <Predicate = (!icmp_ln97)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 368 [4/4] (6.75ns)   --->   "%a_assign_2 = fadd i32 %add_2, i32 %bias_load" [test_array.cpp:110]   --->   Operation 368 'fadd' 'a_assign_2' <Predicate = (!icmp_ln97)> <Delay = 6.75> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 369 [3/4] (6.43ns)   --->   "%add_2_1 = fadd i32 %add_2, i32 %mul_2_1" [test_array.cpp:108]   --->   Operation 369 'fadd' 'add_2_1' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.43>
ST_46 : Operation 370 [1/1] (0.00ns)   --->   "%bitcast_ln34_7 = bitcast i32 %a_assign_1_3" [./headers1/activations.h:34]   --->   Operation 370 'bitcast' 'bitcast_ln34_7' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_46 : Operation 371 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln34_7, i32 23, i32 30" [./headers1/activations.h:34]   --->   Operation 371 'partselect' 'tmp_14' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_46 : Operation 372 [1/1] (0.00ns)   --->   "%trunc_ln34_7 = trunc i32 %bitcast_ln34_7" [./headers1/activations.h:34]   --->   Operation 372 'trunc' 'trunc_ln34_7' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_46 : Operation 373 [1/1] (0.84ns)   --->   "%icmp_ln34_14 = icmp_ne  i8 %tmp_14, i8 255" [./headers1/activations.h:34]   --->   Operation 373 'icmp' 'icmp_ln34_14' <Predicate = (!icmp_ln97)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 374 [1/1] (1.05ns)   --->   "%icmp_ln34_15 = icmp_eq  i23 %trunc_ln34_7, i23 0" [./headers1/activations.h:34]   --->   Operation 374 'icmp' 'icmp_ln34_15' <Predicate = (!icmp_ln97)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_7)   --->   "%or_ln34_7 = or i1 %icmp_ln34_15, i1 %icmp_ln34_14" [./headers1/activations.h:34]   --->   Operation 375 'or' 'or_ln34_7' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 376 [1/2] (2.78ns)   --->   "%tmp_15 = fcmp_ogt  i32 %a_assign_1_3, i32 0" [./headers1/activations.h:34]   --->   Operation 376 'fcmp' 'tmp_15' <Predicate = (!icmp_ln97)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_7)   --->   "%and_ln34_7 = and i1 %or_ln34_7, i1 %tmp_15" [./headers1/activations.h:34]   --->   Operation 377 'and' 'and_ln34_7' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 378 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln174_7 = select i1 %and_ln34_7, i32 %bitcast_ln34_7, i32 0" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 378 'select' 'select_ln174_7' <Predicate = (!icmp_ln97)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 379 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_7" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 379 'write' 'write_ln174' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_46 : Operation 380 [3/4] (6.43ns)   --->   "%a_assign_2 = fadd i32 %add_2, i32 %bias_load" [test_array.cpp:110]   --->   Operation 380 'fadd' 'a_assign_2' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 381 [2/4] (6.43ns)   --->   "%add_2_1 = fadd i32 %add_2, i32 %mul_2_1" [test_array.cpp:108]   --->   Operation 381 'fadd' 'add_2_1' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 6.43>
ST_47 : Operation 382 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_7" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 382 'write' 'write_ln174' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_47 : Operation 383 [2/4] (6.43ns)   --->   "%a_assign_2 = fadd i32 %add_2, i32 %bias_load" [test_array.cpp:110]   --->   Operation 383 'fadd' 'a_assign_2' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 384 [1/4] (6.43ns)   --->   "%add_2_1 = fadd i32 %add_2, i32 %mul_2_1" [test_array.cpp:108]   --->   Operation 384 'fadd' 'add_2_1' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 6.75>
ST_48 : Operation 385 [1/4] (6.43ns)   --->   "%a_assign_2 = fadd i32 %add_2, i32 %bias_load" [test_array.cpp:110]   --->   Operation 385 'fadd' 'a_assign_2' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 386 [4/4] (6.75ns)   --->   "%add_2_2 = fadd i32 %add_2_1, i32 %mul_2_2" [test_array.cpp:108]   --->   Operation 386 'fadd' 'add_2_2' <Predicate = (!icmp_ln97)> <Delay = 6.75> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 6.75>
ST_49 : Operation 387 [2/2] (2.78ns)   --->   "%tmp_17 = fcmp_ogt  i32 %a_assign_2, i32 0" [./headers1/activations.h:34]   --->   Operation 387 'fcmp' 'tmp_17' <Predicate = (!icmp_ln97)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 388 [4/4] (6.75ns)   --->   "%a_assign_2_1 = fadd i32 %add_2_1, i32 %bias_load" [test_array.cpp:110]   --->   Operation 388 'fadd' 'a_assign_2_1' <Predicate = (!icmp_ln97)> <Delay = 6.75> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 389 [3/4] (6.43ns)   --->   "%add_2_2 = fadd i32 %add_2_1, i32 %mul_2_2" [test_array.cpp:108]   --->   Operation 389 'fadd' 'add_2_2' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 6.43>
ST_50 : Operation 390 [1/1] (0.00ns)   --->   "%bitcast_ln34_8 = bitcast i32 %a_assign_2" [./headers1/activations.h:34]   --->   Operation 390 'bitcast' 'bitcast_ln34_8' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_50 : Operation 391 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln34_8, i32 23, i32 30" [./headers1/activations.h:34]   --->   Operation 391 'partselect' 'tmp_16' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_50 : Operation 392 [1/1] (0.00ns)   --->   "%trunc_ln34_8 = trunc i32 %bitcast_ln34_8" [./headers1/activations.h:34]   --->   Operation 392 'trunc' 'trunc_ln34_8' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_50 : Operation 393 [1/1] (0.84ns)   --->   "%icmp_ln34_16 = icmp_ne  i8 %tmp_16, i8 255" [./headers1/activations.h:34]   --->   Operation 393 'icmp' 'icmp_ln34_16' <Predicate = (!icmp_ln97)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 394 [1/1] (1.05ns)   --->   "%icmp_ln34_17 = icmp_eq  i23 %trunc_ln34_8, i23 0" [./headers1/activations.h:34]   --->   Operation 394 'icmp' 'icmp_ln34_17' <Predicate = (!icmp_ln97)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_8)   --->   "%or_ln34_8 = or i1 %icmp_ln34_17, i1 %icmp_ln34_16" [./headers1/activations.h:34]   --->   Operation 395 'or' 'or_ln34_8' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 396 [1/2] (2.78ns)   --->   "%tmp_17 = fcmp_ogt  i32 %a_assign_2, i32 0" [./headers1/activations.h:34]   --->   Operation 396 'fcmp' 'tmp_17' <Predicate = (!icmp_ln97)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_8)   --->   "%and_ln34_8 = and i1 %or_ln34_8, i1 %tmp_17" [./headers1/activations.h:34]   --->   Operation 397 'and' 'and_ln34_8' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 398 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln174_8 = select i1 %and_ln34_8, i32 %bitcast_ln34_8, i32 0" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 398 'select' 'select_ln174_8' <Predicate = (!icmp_ln97)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 399 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_8" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 399 'write' 'write_ln174' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_50 : Operation 400 [3/4] (6.43ns)   --->   "%a_assign_2_1 = fadd i32 %add_2_1, i32 %bias_load" [test_array.cpp:110]   --->   Operation 400 'fadd' 'a_assign_2_1' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 401 [2/4] (6.43ns)   --->   "%add_2_2 = fadd i32 %add_2_1, i32 %mul_2_2" [test_array.cpp:108]   --->   Operation 401 'fadd' 'add_2_2' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 6.43>
ST_51 : Operation 402 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_8" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 402 'write' 'write_ln174' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_51 : Operation 403 [2/4] (6.43ns)   --->   "%a_assign_2_1 = fadd i32 %add_2_1, i32 %bias_load" [test_array.cpp:110]   --->   Operation 403 'fadd' 'a_assign_2_1' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 404 [1/4] (6.43ns)   --->   "%add_2_2 = fadd i32 %add_2_1, i32 %mul_2_2" [test_array.cpp:108]   --->   Operation 404 'fadd' 'add_2_2' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 6.75>
ST_52 : Operation 405 [1/4] (6.43ns)   --->   "%a_assign_2_1 = fadd i32 %add_2_1, i32 %bias_load" [test_array.cpp:110]   --->   Operation 405 'fadd' 'a_assign_2_1' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 406 [4/4] (6.75ns)   --->   "%add_2_3 = fadd i32 %add_2_2, i32 %mul_2_3" [test_array.cpp:108]   --->   Operation 406 'fadd' 'add_2_3' <Predicate = (!icmp_ln97)> <Delay = 6.75> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 6.75>
ST_53 : Operation 407 [2/2] (2.78ns)   --->   "%tmp_19 = fcmp_ogt  i32 %a_assign_2_1, i32 0" [./headers1/activations.h:34]   --->   Operation 407 'fcmp' 'tmp_19' <Predicate = (!icmp_ln97)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 408 [4/4] (6.75ns)   --->   "%a_assign_2_2 = fadd i32 %add_2_2, i32 %bias_load" [test_array.cpp:110]   --->   Operation 408 'fadd' 'a_assign_2_2' <Predicate = (!icmp_ln97)> <Delay = 6.75> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 409 [3/4] (6.43ns)   --->   "%add_2_3 = fadd i32 %add_2_2, i32 %mul_2_3" [test_array.cpp:108]   --->   Operation 409 'fadd' 'add_2_3' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 6.43>
ST_54 : Operation 410 [1/1] (0.00ns)   --->   "%bitcast_ln34_9 = bitcast i32 %a_assign_2_1" [./headers1/activations.h:34]   --->   Operation 410 'bitcast' 'bitcast_ln34_9' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_54 : Operation 411 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln34_9, i32 23, i32 30" [./headers1/activations.h:34]   --->   Operation 411 'partselect' 'tmp_18' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_54 : Operation 412 [1/1] (0.00ns)   --->   "%trunc_ln34_9 = trunc i32 %bitcast_ln34_9" [./headers1/activations.h:34]   --->   Operation 412 'trunc' 'trunc_ln34_9' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_54 : Operation 413 [1/1] (0.84ns)   --->   "%icmp_ln34_18 = icmp_ne  i8 %tmp_18, i8 255" [./headers1/activations.h:34]   --->   Operation 413 'icmp' 'icmp_ln34_18' <Predicate = (!icmp_ln97)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 414 [1/1] (1.05ns)   --->   "%icmp_ln34_19 = icmp_eq  i23 %trunc_ln34_9, i23 0" [./headers1/activations.h:34]   --->   Operation 414 'icmp' 'icmp_ln34_19' <Predicate = (!icmp_ln97)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_9)   --->   "%or_ln34_9 = or i1 %icmp_ln34_19, i1 %icmp_ln34_18" [./headers1/activations.h:34]   --->   Operation 415 'or' 'or_ln34_9' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 416 [1/2] (2.78ns)   --->   "%tmp_19 = fcmp_ogt  i32 %a_assign_2_1, i32 0" [./headers1/activations.h:34]   --->   Operation 416 'fcmp' 'tmp_19' <Predicate = (!icmp_ln97)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_9)   --->   "%and_ln34_9 = and i1 %or_ln34_9, i1 %tmp_19" [./headers1/activations.h:34]   --->   Operation 417 'and' 'and_ln34_9' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 418 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln174_9 = select i1 %and_ln34_9, i32 %bitcast_ln34_9, i32 0" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 418 'select' 'select_ln174_9' <Predicate = (!icmp_ln97)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 419 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_9" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 419 'write' 'write_ln174' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_54 : Operation 420 [3/4] (6.43ns)   --->   "%a_assign_2_2 = fadd i32 %add_2_2, i32 %bias_load" [test_array.cpp:110]   --->   Operation 420 'fadd' 'a_assign_2_2' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 421 [2/4] (6.43ns)   --->   "%add_2_3 = fadd i32 %add_2_2, i32 %mul_2_3" [test_array.cpp:108]   --->   Operation 421 'fadd' 'add_2_3' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 6.43>
ST_55 : Operation 422 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_9" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 422 'write' 'write_ln174' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_55 : Operation 423 [2/4] (6.43ns)   --->   "%a_assign_2_2 = fadd i32 %add_2_2, i32 %bias_load" [test_array.cpp:110]   --->   Operation 423 'fadd' 'a_assign_2_2' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 424 [1/4] (6.43ns)   --->   "%add_2_3 = fadd i32 %add_2_2, i32 %mul_2_3" [test_array.cpp:108]   --->   Operation 424 'fadd' 'add_2_3' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 6.75>
ST_56 : Operation 425 [1/4] (6.43ns)   --->   "%a_assign_2_2 = fadd i32 %add_2_2, i32 %bias_load" [test_array.cpp:110]   --->   Operation 425 'fadd' 'a_assign_2_2' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 426 [4/4] (6.75ns)   --->   "%add_3 = fadd i32 %add_2_3, i32 %mul_3" [test_array.cpp:108]   --->   Operation 426 'fadd' 'add_3' <Predicate = (!icmp_ln97)> <Delay = 6.75> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 6.75>
ST_57 : Operation 427 [2/2] (2.78ns)   --->   "%tmp_21 = fcmp_ogt  i32 %a_assign_2_2, i32 0" [./headers1/activations.h:34]   --->   Operation 427 'fcmp' 'tmp_21' <Predicate = (!icmp_ln97)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 428 [4/4] (6.75ns)   --->   "%a_assign_2_3 = fadd i32 %add_2_3, i32 %bias_load" [test_array.cpp:110]   --->   Operation 428 'fadd' 'a_assign_2_3' <Predicate = (!icmp_ln97)> <Delay = 6.75> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 429 [3/4] (6.43ns)   --->   "%add_3 = fadd i32 %add_2_3, i32 %mul_3" [test_array.cpp:108]   --->   Operation 429 'fadd' 'add_3' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 6.43>
ST_58 : Operation 430 [1/1] (0.00ns)   --->   "%bitcast_ln34_10 = bitcast i32 %a_assign_2_2" [./headers1/activations.h:34]   --->   Operation 430 'bitcast' 'bitcast_ln34_10' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_58 : Operation 431 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln34_10, i32 23, i32 30" [./headers1/activations.h:34]   --->   Operation 431 'partselect' 'tmp_20' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_58 : Operation 432 [1/1] (0.00ns)   --->   "%trunc_ln34_10 = trunc i32 %bitcast_ln34_10" [./headers1/activations.h:34]   --->   Operation 432 'trunc' 'trunc_ln34_10' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_58 : Operation 433 [1/1] (0.84ns)   --->   "%icmp_ln34_20 = icmp_ne  i8 %tmp_20, i8 255" [./headers1/activations.h:34]   --->   Operation 433 'icmp' 'icmp_ln34_20' <Predicate = (!icmp_ln97)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 434 [1/1] (1.05ns)   --->   "%icmp_ln34_21 = icmp_eq  i23 %trunc_ln34_10, i23 0" [./headers1/activations.h:34]   --->   Operation 434 'icmp' 'icmp_ln34_21' <Predicate = (!icmp_ln97)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_10)   --->   "%or_ln34_10 = or i1 %icmp_ln34_21, i1 %icmp_ln34_20" [./headers1/activations.h:34]   --->   Operation 435 'or' 'or_ln34_10' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 436 [1/2] (2.78ns)   --->   "%tmp_21 = fcmp_ogt  i32 %a_assign_2_2, i32 0" [./headers1/activations.h:34]   --->   Operation 436 'fcmp' 'tmp_21' <Predicate = (!icmp_ln97)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_10)   --->   "%and_ln34_10 = and i1 %or_ln34_10, i1 %tmp_21" [./headers1/activations.h:34]   --->   Operation 437 'and' 'and_ln34_10' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 438 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln174_10 = select i1 %and_ln34_10, i32 %bitcast_ln34_10, i32 0" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 438 'select' 'select_ln174_10' <Predicate = (!icmp_ln97)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 439 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_10" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 439 'write' 'write_ln174' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_58 : Operation 440 [3/4] (6.43ns)   --->   "%a_assign_2_3 = fadd i32 %add_2_3, i32 %bias_load" [test_array.cpp:110]   --->   Operation 440 'fadd' 'a_assign_2_3' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 441 [2/4] (6.43ns)   --->   "%add_3 = fadd i32 %add_2_3, i32 %mul_3" [test_array.cpp:108]   --->   Operation 441 'fadd' 'add_3' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 6.43>
ST_59 : Operation 442 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_10" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 442 'write' 'write_ln174' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_59 : Operation 443 [2/4] (6.43ns)   --->   "%a_assign_2_3 = fadd i32 %add_2_3, i32 %bias_load" [test_array.cpp:110]   --->   Operation 443 'fadd' 'a_assign_2_3' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 444 [1/4] (6.43ns)   --->   "%add_3 = fadd i32 %add_2_3, i32 %mul_3" [test_array.cpp:108]   --->   Operation 444 'fadd' 'add_3' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 6.75>
ST_60 : Operation 445 [1/4] (6.43ns)   --->   "%a_assign_2_3 = fadd i32 %add_2_3, i32 %bias_load" [test_array.cpp:110]   --->   Operation 445 'fadd' 'a_assign_2_3' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 446 [4/4] (6.75ns)   --->   "%add_3_1 = fadd i32 %add_3, i32 %mul_3_1" [test_array.cpp:108]   --->   Operation 446 'fadd' 'add_3_1' <Predicate = (!icmp_ln97)> <Delay = 6.75> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 6.75>
ST_61 : Operation 447 [2/2] (2.78ns)   --->   "%tmp_23 = fcmp_ogt  i32 %a_assign_2_3, i32 0" [./headers1/activations.h:34]   --->   Operation 447 'fcmp' 'tmp_23' <Predicate = (!icmp_ln97)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 448 [4/4] (6.75ns)   --->   "%a_assign_3 = fadd i32 %add_3, i32 %bias_load" [test_array.cpp:110]   --->   Operation 448 'fadd' 'a_assign_3' <Predicate = (!icmp_ln97)> <Delay = 6.75> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 449 [3/4] (6.43ns)   --->   "%add_3_1 = fadd i32 %add_3, i32 %mul_3_1" [test_array.cpp:108]   --->   Operation 449 'fadd' 'add_3_1' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 6.43>
ST_62 : Operation 450 [1/1] (0.00ns)   --->   "%bitcast_ln34_11 = bitcast i32 %a_assign_2_3" [./headers1/activations.h:34]   --->   Operation 450 'bitcast' 'bitcast_ln34_11' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_62 : Operation 451 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln34_11, i32 23, i32 30" [./headers1/activations.h:34]   --->   Operation 451 'partselect' 'tmp_22' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_62 : Operation 452 [1/1] (0.00ns)   --->   "%trunc_ln34_11 = trunc i32 %bitcast_ln34_11" [./headers1/activations.h:34]   --->   Operation 452 'trunc' 'trunc_ln34_11' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_62 : Operation 453 [1/1] (0.84ns)   --->   "%icmp_ln34_22 = icmp_ne  i8 %tmp_22, i8 255" [./headers1/activations.h:34]   --->   Operation 453 'icmp' 'icmp_ln34_22' <Predicate = (!icmp_ln97)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 454 [1/1] (1.05ns)   --->   "%icmp_ln34_23 = icmp_eq  i23 %trunc_ln34_11, i23 0" [./headers1/activations.h:34]   --->   Operation 454 'icmp' 'icmp_ln34_23' <Predicate = (!icmp_ln97)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_11)   --->   "%or_ln34_11 = or i1 %icmp_ln34_23, i1 %icmp_ln34_22" [./headers1/activations.h:34]   --->   Operation 455 'or' 'or_ln34_11' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 456 [1/2] (2.78ns)   --->   "%tmp_23 = fcmp_ogt  i32 %a_assign_2_3, i32 0" [./headers1/activations.h:34]   --->   Operation 456 'fcmp' 'tmp_23' <Predicate = (!icmp_ln97)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_11)   --->   "%and_ln34_11 = and i1 %or_ln34_11, i1 %tmp_23" [./headers1/activations.h:34]   --->   Operation 457 'and' 'and_ln34_11' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 458 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln174_11 = select i1 %and_ln34_11, i32 %bitcast_ln34_11, i32 0" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 458 'select' 'select_ln174_11' <Predicate = (!icmp_ln97)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 459 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_11" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 459 'write' 'write_ln174' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_62 : Operation 460 [3/4] (6.43ns)   --->   "%a_assign_3 = fadd i32 %add_3, i32 %bias_load" [test_array.cpp:110]   --->   Operation 460 'fadd' 'a_assign_3' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 461 [2/4] (6.43ns)   --->   "%add_3_1 = fadd i32 %add_3, i32 %mul_3_1" [test_array.cpp:108]   --->   Operation 461 'fadd' 'add_3_1' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 6.43>
ST_63 : Operation 462 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_11" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 462 'write' 'write_ln174' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_63 : Operation 463 [2/4] (6.43ns)   --->   "%a_assign_3 = fadd i32 %add_3, i32 %bias_load" [test_array.cpp:110]   --->   Operation 463 'fadd' 'a_assign_3' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 464 [1/4] (6.43ns)   --->   "%add_3_1 = fadd i32 %add_3, i32 %mul_3_1" [test_array.cpp:108]   --->   Operation 464 'fadd' 'add_3_1' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 6.75>
ST_64 : Operation 465 [1/4] (6.43ns)   --->   "%a_assign_3 = fadd i32 %add_3, i32 %bias_load" [test_array.cpp:110]   --->   Operation 465 'fadd' 'a_assign_3' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 466 [4/4] (6.75ns)   --->   "%add_3_2 = fadd i32 %add_3_1, i32 %mul_3_2" [test_array.cpp:108]   --->   Operation 466 'fadd' 'add_3_2' <Predicate = (!icmp_ln97)> <Delay = 6.75> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 6.75>
ST_65 : Operation 467 [2/2] (2.78ns)   --->   "%tmp_25 = fcmp_ogt  i32 %a_assign_3, i32 0" [./headers1/activations.h:34]   --->   Operation 467 'fcmp' 'tmp_25' <Predicate = (!icmp_ln97)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 468 [4/4] (6.75ns)   --->   "%a_assign_3_1 = fadd i32 %add_3_1, i32 %bias_load" [test_array.cpp:110]   --->   Operation 468 'fadd' 'a_assign_3_1' <Predicate = (!icmp_ln97)> <Delay = 6.75> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 469 [3/4] (6.43ns)   --->   "%add_3_2 = fadd i32 %add_3_1, i32 %mul_3_2" [test_array.cpp:108]   --->   Operation 469 'fadd' 'add_3_2' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 6.43>
ST_66 : Operation 470 [1/1] (0.00ns)   --->   "%bitcast_ln34_12 = bitcast i32 %a_assign_3" [./headers1/activations.h:34]   --->   Operation 470 'bitcast' 'bitcast_ln34_12' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_66 : Operation 471 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln34_12, i32 23, i32 30" [./headers1/activations.h:34]   --->   Operation 471 'partselect' 'tmp_24' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_66 : Operation 472 [1/1] (0.00ns)   --->   "%trunc_ln34_12 = trunc i32 %bitcast_ln34_12" [./headers1/activations.h:34]   --->   Operation 472 'trunc' 'trunc_ln34_12' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_66 : Operation 473 [1/1] (0.84ns)   --->   "%icmp_ln34_24 = icmp_ne  i8 %tmp_24, i8 255" [./headers1/activations.h:34]   --->   Operation 473 'icmp' 'icmp_ln34_24' <Predicate = (!icmp_ln97)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 474 [1/1] (1.05ns)   --->   "%icmp_ln34_25 = icmp_eq  i23 %trunc_ln34_12, i23 0" [./headers1/activations.h:34]   --->   Operation 474 'icmp' 'icmp_ln34_25' <Predicate = (!icmp_ln97)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_12)   --->   "%or_ln34_12 = or i1 %icmp_ln34_25, i1 %icmp_ln34_24" [./headers1/activations.h:34]   --->   Operation 475 'or' 'or_ln34_12' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 476 [1/2] (2.78ns)   --->   "%tmp_25 = fcmp_ogt  i32 %a_assign_3, i32 0" [./headers1/activations.h:34]   --->   Operation 476 'fcmp' 'tmp_25' <Predicate = (!icmp_ln97)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_12)   --->   "%and_ln34_12 = and i1 %or_ln34_12, i1 %tmp_25" [./headers1/activations.h:34]   --->   Operation 477 'and' 'and_ln34_12' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 478 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln174_12 = select i1 %and_ln34_12, i32 %bitcast_ln34_12, i32 0" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 478 'select' 'select_ln174_12' <Predicate = (!icmp_ln97)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 479 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_12" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 479 'write' 'write_ln174' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_66 : Operation 480 [3/4] (6.43ns)   --->   "%a_assign_3_1 = fadd i32 %add_3_1, i32 %bias_load" [test_array.cpp:110]   --->   Operation 480 'fadd' 'a_assign_3_1' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 481 [2/4] (6.43ns)   --->   "%add_3_2 = fadd i32 %add_3_1, i32 %mul_3_2" [test_array.cpp:108]   --->   Operation 481 'fadd' 'add_3_2' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 6.43>
ST_67 : Operation 482 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_12" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 482 'write' 'write_ln174' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_67 : Operation 483 [2/4] (6.43ns)   --->   "%a_assign_3_1 = fadd i32 %add_3_1, i32 %bias_load" [test_array.cpp:110]   --->   Operation 483 'fadd' 'a_assign_3_1' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 484 [1/4] (6.43ns)   --->   "%add_3_2 = fadd i32 %add_3_1, i32 %mul_3_2" [test_array.cpp:108]   --->   Operation 484 'fadd' 'add_3_2' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 6.75>
ST_68 : Operation 485 [1/4] (6.43ns)   --->   "%a_assign_3_1 = fadd i32 %add_3_1, i32 %bias_load" [test_array.cpp:110]   --->   Operation 485 'fadd' 'a_assign_3_1' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 486 [4/4] (6.75ns)   --->   "%add_3_3 = fadd i32 %add_3_2, i32 %mul_3_3" [test_array.cpp:108]   --->   Operation 486 'fadd' 'add_3_3' <Predicate = (!icmp_ln97)> <Delay = 6.75> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 6.75>
ST_69 : Operation 487 [2/2] (2.78ns)   --->   "%tmp_27 = fcmp_ogt  i32 %a_assign_3_1, i32 0" [./headers1/activations.h:34]   --->   Operation 487 'fcmp' 'tmp_27' <Predicate = (!icmp_ln97)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 488 [4/4] (6.75ns)   --->   "%a_assign_3_2 = fadd i32 %add_3_2, i32 %bias_load" [test_array.cpp:110]   --->   Operation 488 'fadd' 'a_assign_3_2' <Predicate = (!icmp_ln97)> <Delay = 6.75> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 489 [3/4] (6.43ns)   --->   "%add_3_3 = fadd i32 %add_3_2, i32 %mul_3_3" [test_array.cpp:108]   --->   Operation 489 'fadd' 'add_3_3' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 6.43>
ST_70 : Operation 490 [1/1] (0.00ns)   --->   "%bitcast_ln34_13 = bitcast i32 %a_assign_3_1" [./headers1/activations.h:34]   --->   Operation 490 'bitcast' 'bitcast_ln34_13' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_70 : Operation 491 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln34_13, i32 23, i32 30" [./headers1/activations.h:34]   --->   Operation 491 'partselect' 'tmp_26' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_70 : Operation 492 [1/1] (0.00ns)   --->   "%trunc_ln34_13 = trunc i32 %bitcast_ln34_13" [./headers1/activations.h:34]   --->   Operation 492 'trunc' 'trunc_ln34_13' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_70 : Operation 493 [1/1] (0.84ns)   --->   "%icmp_ln34_26 = icmp_ne  i8 %tmp_26, i8 255" [./headers1/activations.h:34]   --->   Operation 493 'icmp' 'icmp_ln34_26' <Predicate = (!icmp_ln97)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 494 [1/1] (1.05ns)   --->   "%icmp_ln34_27 = icmp_eq  i23 %trunc_ln34_13, i23 0" [./headers1/activations.h:34]   --->   Operation 494 'icmp' 'icmp_ln34_27' <Predicate = (!icmp_ln97)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_13)   --->   "%or_ln34_13 = or i1 %icmp_ln34_27, i1 %icmp_ln34_26" [./headers1/activations.h:34]   --->   Operation 495 'or' 'or_ln34_13' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 496 [1/2] (2.78ns)   --->   "%tmp_27 = fcmp_ogt  i32 %a_assign_3_1, i32 0" [./headers1/activations.h:34]   --->   Operation 496 'fcmp' 'tmp_27' <Predicate = (!icmp_ln97)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_13)   --->   "%and_ln34_13 = and i1 %or_ln34_13, i1 %tmp_27" [./headers1/activations.h:34]   --->   Operation 497 'and' 'and_ln34_13' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 498 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln174_13 = select i1 %and_ln34_13, i32 %bitcast_ln34_13, i32 0" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 498 'select' 'select_ln174_13' <Predicate = (!icmp_ln97)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 499 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_13" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 499 'write' 'write_ln174' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_70 : Operation 500 [3/4] (6.43ns)   --->   "%a_assign_3_2 = fadd i32 %add_3_2, i32 %bias_load" [test_array.cpp:110]   --->   Operation 500 'fadd' 'a_assign_3_2' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 501 [2/4] (6.43ns)   --->   "%add_3_3 = fadd i32 %add_3_2, i32 %mul_3_3" [test_array.cpp:108]   --->   Operation 501 'fadd' 'add_3_3' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 6.43>
ST_71 : Operation 502 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_13" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 502 'write' 'write_ln174' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_71 : Operation 503 [2/4] (6.43ns)   --->   "%a_assign_3_2 = fadd i32 %add_3_2, i32 %bias_load" [test_array.cpp:110]   --->   Operation 503 'fadd' 'a_assign_3_2' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 504 [1/4] (6.43ns)   --->   "%add_3_3 = fadd i32 %add_3_2, i32 %mul_3_3" [test_array.cpp:108]   --->   Operation 504 'fadd' 'add_3_3' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 505 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %add_3_3, i32 %sum" [test_array.cpp:108]   --->   Operation 505 'store' 'store_ln108' <Predicate = (!icmp_ln97)> <Delay = 0.00>

State 72 <SV = 71> <Delay = 6.75>
ST_72 : Operation 506 [1/4] (6.43ns)   --->   "%a_assign_3_2 = fadd i32 %add_3_2, i32 %bias_load" [test_array.cpp:110]   --->   Operation 506 'fadd' 'a_assign_3_2' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 507 [4/4] (6.75ns)   --->   "%a_assign_3_3 = fadd i32 %add_3_3, i32 %bias_load" [test_array.cpp:110]   --->   Operation 507 'fadd' 'a_assign_3_3' <Predicate = (!icmp_ln97)> <Delay = 6.75> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 6.43>
ST_73 : Operation 508 [2/2] (2.78ns)   --->   "%tmp_29 = fcmp_ogt  i32 %a_assign_3_2, i32 0" [./headers1/activations.h:34]   --->   Operation 508 'fcmp' 'tmp_29' <Predicate = (!icmp_ln97)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 509 [3/4] (6.43ns)   --->   "%a_assign_3_3 = fadd i32 %add_3_3, i32 %bias_load" [test_array.cpp:110]   --->   Operation 509 'fadd' 'a_assign_3_3' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 6.43>
ST_74 : Operation 510 [1/1] (0.00ns)   --->   "%bitcast_ln34_14 = bitcast i32 %a_assign_3_2" [./headers1/activations.h:34]   --->   Operation 510 'bitcast' 'bitcast_ln34_14' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_74 : Operation 511 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln34_14, i32 23, i32 30" [./headers1/activations.h:34]   --->   Operation 511 'partselect' 'tmp_28' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_74 : Operation 512 [1/1] (0.00ns)   --->   "%trunc_ln34_14 = trunc i32 %bitcast_ln34_14" [./headers1/activations.h:34]   --->   Operation 512 'trunc' 'trunc_ln34_14' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_74 : Operation 513 [1/1] (0.84ns)   --->   "%icmp_ln34_28 = icmp_ne  i8 %tmp_28, i8 255" [./headers1/activations.h:34]   --->   Operation 513 'icmp' 'icmp_ln34_28' <Predicate = (!icmp_ln97)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 514 [1/1] (1.05ns)   --->   "%icmp_ln34_29 = icmp_eq  i23 %trunc_ln34_14, i23 0" [./headers1/activations.h:34]   --->   Operation 514 'icmp' 'icmp_ln34_29' <Predicate = (!icmp_ln97)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_14)   --->   "%or_ln34_14 = or i1 %icmp_ln34_29, i1 %icmp_ln34_28" [./headers1/activations.h:34]   --->   Operation 515 'or' 'or_ln34_14' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 516 [1/2] (2.78ns)   --->   "%tmp_29 = fcmp_ogt  i32 %a_assign_3_2, i32 0" [./headers1/activations.h:34]   --->   Operation 516 'fcmp' 'tmp_29' <Predicate = (!icmp_ln97)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_14)   --->   "%and_ln34_14 = and i1 %or_ln34_14, i1 %tmp_29" [./headers1/activations.h:34]   --->   Operation 517 'and' 'and_ln34_14' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 518 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln174_14 = select i1 %and_ln34_14, i32 %bitcast_ln34_14, i32 0" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 518 'select' 'select_ln174_14' <Predicate = (!icmp_ln97)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_74 : Operation 519 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_14" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 519 'write' 'write_ln174' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_74 : Operation 520 [2/4] (6.43ns)   --->   "%a_assign_3_3 = fadd i32 %add_3_3, i32 %bias_load" [test_array.cpp:110]   --->   Operation 520 'fadd' 'a_assign_3_3' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 6.43>
ST_75 : Operation 521 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_14" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 521 'write' 'write_ln174' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_75 : Operation 522 [1/4] (6.43ns)   --->   "%a_assign_3_3 = fadd i32 %add_3_3, i32 %bias_load" [test_array.cpp:110]   --->   Operation 522 'fadd' 'a_assign_3_3' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 2.78>
ST_76 : Operation 523 [2/2] (2.78ns)   --->   "%tmp_31 = fcmp_ogt  i32 %a_assign_3_3, i32 0" [./headers1/activations.h:34]   --->   Operation 523 'fcmp' 'tmp_31' <Predicate = (!icmp_ln97)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 3.23>
ST_77 : Operation 524 [1/1] (0.00ns)   --->   "%bitcast_ln34_15 = bitcast i32 %a_assign_3_3" [./headers1/activations.h:34]   --->   Operation 524 'bitcast' 'bitcast_ln34_15' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_77 : Operation 525 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln34_15, i32 23, i32 30" [./headers1/activations.h:34]   --->   Operation 525 'partselect' 'tmp_30' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_77 : Operation 526 [1/1] (0.00ns)   --->   "%trunc_ln34_15 = trunc i32 %bitcast_ln34_15" [./headers1/activations.h:34]   --->   Operation 526 'trunc' 'trunc_ln34_15' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_77 : Operation 527 [1/1] (0.84ns)   --->   "%icmp_ln34_30 = icmp_ne  i8 %tmp_30, i8 255" [./headers1/activations.h:34]   --->   Operation 527 'icmp' 'icmp_ln34_30' <Predicate = (!icmp_ln97)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 528 [1/1] (1.05ns)   --->   "%icmp_ln34_31 = icmp_eq  i23 %trunc_ln34_15, i23 0" [./headers1/activations.h:34]   --->   Operation 528 'icmp' 'icmp_ln34_31' <Predicate = (!icmp_ln97)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_15)   --->   "%or_ln34_15 = or i1 %icmp_ln34_31, i1 %icmp_ln34_30" [./headers1/activations.h:34]   --->   Operation 529 'or' 'or_ln34_15' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 530 [1/2] (2.78ns)   --->   "%tmp_31 = fcmp_ogt  i32 %a_assign_3_3, i32 0" [./headers1/activations.h:34]   --->   Operation 530 'fcmp' 'tmp_31' <Predicate = (!icmp_ln97)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_15)   --->   "%and_ln34_15 = and i1 %or_ln34_15, i1 %tmp_31" [./headers1/activations.h:34]   --->   Operation 531 'and' 'and_ln34_15' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 532 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln174_15 = select i1 %and_ln34_15, i32 %bitcast_ln34_15, i32 0" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 532 'select' 'select_ln174_15' <Predicate = (!icmp_ln97)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 533 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_15" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 533 'write' 'write_ln174' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 78 <SV = 77> <Delay = 0.00>
ST_78 : Operation 534 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5"   --->   Operation 534 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_78 : Operation 535 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_15" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 535 'write' 'write_ln174' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_78 : Operation 536 [1/1] (0.00ns)   --->   "%br_ln97 = br void %.preheader" [test_array.cpp:97]   --->   Operation 536 'br' 'br_ln97' <Predicate = (!icmp_ln97)> <Delay = 0.00>

State 79 <SV = 3> <Delay = 0.00>
ST_79 : Operation 537 [1/1] (0.00ns)   --->   "%ret_ln117 = ret" [test_array.cpp:117]   --->   Operation 537 'ret' 'ret_ln117' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ test_val2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ test_bias]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weight_0_0_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sum]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ weight_0_0_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weight_0_0_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weight_0_0_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weight_0_1_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weight_0_1_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weight_0_1_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weight_0_1_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weight_0_2_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weight_0_2_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weight_0_2_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weight_0_2_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weight_0_3_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weight_0_3_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weight_0_3_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weight_0_3_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0 (spectopmodule    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln90           (br               ) [ 01100000000000000000000000000000000000000000000000000000000000000000000000000000]
empty             (phi              ) [ 00100000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln90          (add              ) [ 01100000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln90         (icmp             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111110]
empty_11          (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln90           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln0  (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp               (nbreadreq        ) [ 00100000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln91           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_0               (read             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0            (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln90           (br               ) [ 01100000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0            (br               ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111110]
indvars_iv16      (phi              ) [ 00010000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln97          (add              ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111110]
specpipeline_ln0  (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln97         (icmp             ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111111110]
empty_12          (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln97           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvars_iv16_cast (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
bias_addr         (getelementptr    ) [ 00001000000000000000000000000000000000000000000000000000000000000000000000000000]
weight_0_0_0_addr (getelementptr    ) [ 00001000000000000000000000000000000000000000000000000000000000000000000000000000]
weight_0_0_1_addr (getelementptr    ) [ 00001000000000000000000000000000000000000000000000000000000000000000000000000000]
weight_0_0_2_addr (getelementptr    ) [ 00001000000000000000000000000000000000000000000000000000000000000000000000000000]
weight_0_0_3_addr (getelementptr    ) [ 00001000000000000000000000000000000000000000000000000000000000000000000000000000]
weight_0_1_0_addr (getelementptr    ) [ 00001000000000000000000000000000000000000000000000000000000000000000000000000000]
weight_0_1_1_addr (getelementptr    ) [ 00001000000000000000000000000000000000000000000000000000000000000000000000000000]
weight_0_1_2_addr (getelementptr    ) [ 00001000000000000000000000000000000000000000000000000000000000000000000000000000]
weight_0_1_3_addr (getelementptr    ) [ 00001000000000000000000000000000000000000000000000000000000000000000000000000000]
weight_0_2_0_addr (getelementptr    ) [ 00001000000000000000000000000000000000000000000000000000000000000000000000000000]
weight_0_2_1_addr (getelementptr    ) [ 00001000000000000000000000000000000000000000000000000000000000000000000000000000]
weight_0_2_2_addr (getelementptr    ) [ 00001000000000000000000000000000000000000000000000000000000000000000000000000000]
weight_0_2_3_addr (getelementptr    ) [ 00001000000000000000000000000000000000000000000000000000000000000000000000000000]
weight_0_3_0_addr (getelementptr    ) [ 00001000000000000000000000000000000000000000000000000000000000000000000000000000]
weight_0_3_1_addr (getelementptr    ) [ 00001000000000000000000000000000000000000000000000000000000000000000000000000000]
weight_0_3_2_addr (getelementptr    ) [ 00001000000000000000000000000000000000000000000000000000000000000000000000000000]
weight_0_3_3_addr (getelementptr    ) [ 00001000000000000000000000000000000000000000000000000000000000000000000000000000]
bias_load         (load             ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111110000]
weight_0_0_0_load (load             ) [ 00000111000000000000000000000000000000000000000000000000000000000000000000000000]
weight_0_0_1_load (load             ) [ 00000111100000000000000000000000000000000000000000000000000000000000000000000000]
weight_0_0_2_load (load             ) [ 00000111110000000000000000000000000000000000000000000000000000000000000000000000]
weight_0_0_3_load (load             ) [ 00000111111000000000000000000000000000000000000000000000000000000000000000000000]
weight_0_1_0_load (load             ) [ 00000111111100000000000000000000000000000000000000000000000000000000000000000000]
weight_0_1_1_load (load             ) [ 00000111111110000000000000000000000000000000000000000000000000000000000000000000]
weight_0_1_2_load (load             ) [ 00000111111111000000000000000000000000000000000000000000000000000000000000000000]
weight_0_1_3_load (load             ) [ 00000111111111100000000000000000000000000000000000000000000000000000000000000000]
weight_0_2_0_load (load             ) [ 00000111111111110000000000000000000000000000000000000000000000000000000000000000]
weight_0_2_1_load (load             ) [ 00000111111111111000000000000000000000000000000000000000000000000000000000000000]
weight_0_2_2_load (load             ) [ 00000111111111111100000000000000000000000000000000000000000000000000000000000000]
weight_0_2_3_load (load             ) [ 00000111111111111110000000000000000000000000000000000000000000000000000000000000]
weight_0_3_0_load (load             ) [ 00000111111111111111000000000000000000000000000000000000000000000000000000000000]
weight_0_3_1_load (load             ) [ 00000111111111111111100000000000000000000000000000000000000000000000000000000000]
weight_0_3_2_load (load             ) [ 00000111111111111111110000000000000000000000000000000000000000000000000000000000]
weight_0_3_3_load (load             ) [ 00000111111111111111111000000000000000000000000000000000000000000000000000000000]
bitcast_ln107     (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln107       (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln114     (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln114       (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul               (fmul             ) [ 00000000111100000000000000000000000000000000000000000000000000000000000000000000]
sum_load          (load             ) [ 00000000011100000000000000000000000000000000000000000000000000000000000000000000]
mul_0_1           (fmul             ) [ 00000000011111110000000000000000000000000000000000000000000000000000000000000000]
mul_0_2           (fmul             ) [ 00000000001111111111000000000000000000000000000000000000000000000000000000000000]
mul_0_3           (fmul             ) [ 00000000000111111111111100000000000000000000000000000000000000000000000000000000]
add               (fadd             ) [ 00000000000011111000000000000000000000000000000000000000000000000000000000000000]
mul_1             (fmul             ) [ 00000000000011111111111111110000000000000000000000000000000000000000000000000000]
mul_1_1           (fmul             ) [ 00000000000001111111111111111111000000000000000000000000000000000000000000000000]
mul_1_2           (fmul             ) [ 00000000000000111111111111111111111100000000000000000000000000000000000000000000]
mul_1_3           (fmul             ) [ 00000000000000011111111111111111111111110000000000000000000000000000000000000000]
add_0_1           (fadd             ) [ 00000000000000001111100000000000000000000000000000000000000000000000000000000000]
mul_2             (fmul             ) [ 00000000000000001111111111111111111111111111000000000000000000000000000000000000]
a_assign          (fadd             ) [ 00000000000000000110000000000000000000000000000000000000000000000000000000000000]
mul_2_1           (fmul             ) [ 00000000000000000111111111111111111111111111111100000000000000000000000000000000]
mul_2_2           (fmul             ) [ 00000000000000000011111111111111111111111111111111110000000000000000000000000000]
bitcast_ln34      (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1             (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln34        (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln34         (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln34_1       (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln34           (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2             (fcmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln34          (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln174      (select           ) [ 00000000000000000001000000000000000000000000000000000000000000000000000000000000]
mul_2_3           (fmul             ) [ 00000000000000000001111111111111111111111111111111111111000000000000000000000000]
write_ln174       (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_0_2           (fadd             ) [ 00000000000000000000111110000000000000000000000000000000000000000000000000000000]
mul_3             (fmul             ) [ 00000000000000000000111111111111111111111111111111111111111100000000000000000000]
a_assign_0_1      (fadd             ) [ 00000000000000000000011000000000000000000000000000000000000000000000000000000000]
mul_3_1           (fmul             ) [ 00000000000000000000011111111111111111111111111111111111111111110000000000000000]
mul_3_2           (fmul             ) [ 00011000000000000000001111111111111111111111111111111111111111111111000000000000]
bitcast_ln34_1    (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3             (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln34_1      (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln34_2       (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln34_3       (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln34_1         (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4             (fcmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln34_1        (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln174_1    (select           ) [ 00000000000000000000000100000000000000000000000000000000000000000000000000000000]
mul_3_3           (fmul             ) [ 00011111100000000000000111111111111111111111111111111111111111111111111100000000]
write_ln174       (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_0_3           (fadd             ) [ 00000000000000000000000011111000000000000000000000000000000000000000000000000000]
a_assign_0_2      (fadd             ) [ 00000000000000000000000001100000000000000000000000000000000000000000000000000000]
bitcast_ln34_2    (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5             (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln34_2      (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln34_4       (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln34_5       (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln34_2         (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6             (fcmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln34_2        (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln174_2    (select           ) [ 00000000000000000000000000010000000000000000000000000000000000000000000000000000]
write_ln174       (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_1             (fadd             ) [ 00000000000000000000000000001111100000000000000000000000000000000000000000000000]
a_assign_0_3      (fadd             ) [ 00000000000000000000000000000110000000000000000000000000000000000000000000000000]
bitcast_ln34_3    (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_7             (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln34_3      (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln34_6       (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln34_7       (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln34_3         (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_8             (fcmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln34_3        (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln174_3    (select           ) [ 00000000000000000000000000000001000000000000000000000000000000000000000000000000]
write_ln174       (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_1_1           (fadd             ) [ 00000000000000000000000000000000111110000000000000000000000000000000000000000000]
a_assign_1        (fadd             ) [ 00000000000000000000000000000000011000000000000000000000000000000000000000000000]
bitcast_ln34_4    (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_9             (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln34_4      (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln34_8       (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln34_9       (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln34_4         (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_s             (fcmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln34_4        (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln174_4    (select           ) [ 00000000000000000000000000000000000100000000000000000000000000000000000000000000]
write_ln174       (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_1_2           (fadd             ) [ 00000000000000000000000000000000000011111000000000000000000000000000000000000000]
a_assign_1_1      (fadd             ) [ 00000000000000000000000000000000000001100000000000000000000000000000000000000000]
bitcast_ln34_5    (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_10            (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln34_5      (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln34_10      (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln34_11      (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln34_5         (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_11            (fcmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln34_5        (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln174_5    (select           ) [ 00000000000000000000000000000000000000010000000000000000000000000000000000000000]
write_ln174       (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_1_3           (fadd             ) [ 00000000000000000000000000000000000000001111100000000000000000000000000000000000]
a_assign_1_2      (fadd             ) [ 00000000000000000000000000000000000000000110000000000000000000000000000000000000]
bitcast_ln34_6    (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_12            (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln34_6      (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln34_12      (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln34_13      (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln34_6         (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_13            (fcmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln34_6        (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln174_6    (select           ) [ 00000000000000000000000000000000000000000001000000000000000000000000000000000000]
write_ln174       (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_2             (fadd             ) [ 00000000000000000000000000000000000000000000111110000000000000000000000000000000]
a_assign_1_3      (fadd             ) [ 00000000000000000000000000000000000000000000011000000000000000000000000000000000]
bitcast_ln34_7    (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_14            (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln34_7      (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln34_14      (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln34_15      (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln34_7         (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_15            (fcmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln34_7        (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln174_7    (select           ) [ 00000000000000000000000000000000000000000000000100000000000000000000000000000000]
write_ln174       (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_2_1           (fadd             ) [ 00000000000000000000000000000000000000000000000011111000000000000000000000000000]
a_assign_2        (fadd             ) [ 00000000000000000000000000000000000000000000000001100000000000000000000000000000]
bitcast_ln34_8    (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_16            (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln34_8      (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln34_16      (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln34_17      (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln34_8         (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_17            (fcmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln34_8        (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln174_8    (select           ) [ 00000000000000000000000000000000000000000000000000010000000000000000000000000000]
write_ln174       (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_2_2           (fadd             ) [ 00000000000000000000000000000000000000000000000000001111100000000000000000000000]
a_assign_2_1      (fadd             ) [ 00000000000000000000000000000000000000000000000000000110000000000000000000000000]
bitcast_ln34_9    (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_18            (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln34_9      (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln34_18      (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln34_19      (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln34_9         (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_19            (fcmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln34_9        (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln174_9    (select           ) [ 00000000000000000000000000000000000000000000000000000001000000000000000000000000]
write_ln174       (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_2_3           (fadd             ) [ 00000000000000000000000000000000000000000000000000000000111110000000000000000000]
a_assign_2_2      (fadd             ) [ 00000000000000000000000000000000000000000000000000000000011000000000000000000000]
bitcast_ln34_10   (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_20            (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln34_10     (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln34_20      (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln34_21      (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln34_10        (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_21            (fcmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln34_10       (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln174_10   (select           ) [ 00000000000000000000000000000000000000000000000000000000000100000000000000000000]
write_ln174       (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_3             (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000011111000000000000000]
a_assign_2_3      (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000001100000000000000000]
bitcast_ln34_11   (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_22            (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln34_11     (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln34_22      (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln34_23      (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln34_11        (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_23            (fcmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln34_11       (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln174_11   (select           ) [ 00000000000000000000000000000000000000000000000000000000000000010000000000000000]
write_ln174       (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_3_1           (fadd             ) [ 00011100000000000000000000000000000000000000000000000000000000001111100000000000]
a_assign_3        (fadd             ) [ 00010000000000000000000000000000000000000000000000000000000000000110000000000000]
bitcast_ln34_12   (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_24            (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln34_12     (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln34_24      (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln34_25      (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln34_12        (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_25            (fcmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln34_12       (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln174_12   (select           ) [ 00001000000000000000000000000000000000000000000000000000000000000001000000000000]
write_ln174       (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_3_2           (fadd             ) [ 00000111110000000000000000000000000000000000000000000000000000000000111110000000]
a_assign_3_1      (fadd             ) [ 00000011000000000000000000000000000000000000000000000000000000000000011000000000]
bitcast_ln34_13   (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_26            (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln34_13     (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln34_26      (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln34_27      (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln34_13        (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_27            (fcmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln34_13       (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln174_13   (select           ) [ 00000000100000000000000000000000000000000000000000000000000000000000000100000000]
write_ln174       (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_3_3           (fadd             ) [ 00000000011110000000000000000000000000000000000000000000000000000000000011110000]
store_ln108       (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
a_assign_3_2      (fadd             ) [ 00000000001100000000000000000000000000000000000000000000000000000000000001100000]
bitcast_ln34_14   (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_28            (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln34_14     (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln34_28      (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln34_29      (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln34_14        (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_29            (fcmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln34_14       (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln174_14   (select           ) [ 00000000000010000000000000000000000000000000000000000000000000000000000000010000]
write_ln174       (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
a_assign_3_3      (fadd             ) [ 00000000000001100000000000000000000000000000000000000000000000000000000000001100]
bitcast_ln34_15   (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_30            (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln34_15     (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln34_30      (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln34_31      (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln34_15        (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_31            (fcmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln34_15       (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln174_15   (select           ) [ 00000000000000010000000000000000000000000000000000000000000000000000000000000010]
specloopname_ln0  (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln174       (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln97           (br               ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111110]
ret_ln117         (ret              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="test_val2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="test_val2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="test_bias">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="test_bias"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="bias">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="weight_0_0_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_0_0_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sum">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="weight_0_0_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_0_0_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="weight_0_0_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_0_0_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="weight_0_0_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_0_0_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="weight_0_1_0">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_0_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="weight_0_1_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_0_1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="weight_0_1_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_0_1_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="weight_0_1_3">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_0_1_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="weight_0_2_0">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_0_2_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="weight_0_2_1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_0_2_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="weight_0_2_2">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_0_2_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="weight_0_2_3">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_0_2_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="weight_0_3_0">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_0_3_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="weight_0_3_1">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_0_3_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="weight_0_3_2">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_0_3_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="weight_0_3_3">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_0_3_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i32P128A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P128A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P128A"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_nbreadreq_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="0" index="2" bw="1" slack="0"/>
<pin id="122" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="p_0_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_0/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="write_ln107_write_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="0" index="2" bw="32" slack="0"/>
<pin id="136" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln107/4 "/>
</bind>
</comp>

<comp id="139" class="1004" name="write_ln114_write_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="0" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="0"/>
<pin id="142" dir="0" index="2" bw="32" slack="0"/>
<pin id="143" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln114/4 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_write_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="0" index="2" bw="32" slack="0"/>
<pin id="150" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/18 write_ln174/22 write_ln174/26 write_ln174/30 write_ln174/34 write_ln174/38 write_ln174/42 write_ln174/46 write_ln174/50 write_ln174/54 write_ln174/58 write_ln174/62 write_ln174/66 write_ln174/70 write_ln174/74 write_ln174/77 "/>
</bind>
</comp>

<comp id="153" class="1004" name="bias_addr_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="4" slack="0"/>
<pin id="157" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_addr/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="3" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_load/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="weight_0_0_0_addr_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="4" slack="0"/>
<pin id="170" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_0_0_0_addr/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_access_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="3" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_0_0_0_load/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="weight_0_0_1_addr_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="4" slack="0"/>
<pin id="183" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_0_0_1_addr/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_access_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="3" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_0_0_1_load/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="weight_0_0_2_addr_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="4" slack="0"/>
<pin id="196" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_0_0_2_addr/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_access_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="3" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="3" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_0_0_2_load/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="weight_0_0_3_addr_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="4" slack="0"/>
<pin id="209" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_0_0_3_addr/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_access_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="3" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="3" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_0_0_3_load/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="weight_0_1_0_addr_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="4" slack="0"/>
<pin id="222" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_0_1_0_addr/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_access_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="3" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="3" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_0_1_0_load/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="weight_0_1_1_addr_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="4" slack="0"/>
<pin id="235" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_0_1_1_addr/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_access_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="3" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="3" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_0_1_1_load/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="weight_0_1_2_addr_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="4" slack="0"/>
<pin id="248" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_0_1_2_addr/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="grp_access_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="3" slack="0"/>
<pin id="253" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="3" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_0_1_2_load/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="weight_0_1_3_addr_gep_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="4" slack="0"/>
<pin id="261" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_0_1_3_addr/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_access_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="3" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="3" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_0_1_3_load/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="weight_0_2_0_addr_gep_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="4" slack="0"/>
<pin id="274" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_0_2_0_addr/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_access_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="3" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="3" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_0_2_0_load/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="weight_0_2_1_addr_gep_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="0" index="2" bw="4" slack="0"/>
<pin id="287" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_0_2_1_addr/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_access_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="3" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="293" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="3" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_0_2_1_load/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="weight_0_2_2_addr_gep_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="4" slack="0"/>
<pin id="300" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_0_2_2_addr/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="grp_access_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="3" slack="0"/>
<pin id="305" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="306" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="3" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_0_2_2_load/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="weight_0_2_3_addr_gep_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="0" index="2" bw="4" slack="0"/>
<pin id="313" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_0_2_3_addr/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="grp_access_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="3" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="319" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="320" dir="1" index="3" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_0_2_3_load/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="weight_0_3_0_addr_gep_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="0" index="2" bw="4" slack="0"/>
<pin id="326" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_0_3_0_addr/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="grp_access_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="3" slack="0"/>
<pin id="331" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="332" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="3" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_0_3_0_load/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="weight_0_3_1_addr_gep_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="0" index="2" bw="4" slack="0"/>
<pin id="339" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_0_3_1_addr/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="grp_access_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="3" slack="0"/>
<pin id="344" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="345" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="346" dir="1" index="3" bw="32" slack="14"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_0_3_1_load/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="weight_0_3_2_addr_gep_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="0" index="2" bw="4" slack="0"/>
<pin id="352" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_0_3_2_addr/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="grp_access_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="3" slack="0"/>
<pin id="357" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="358" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="359" dir="1" index="3" bw="32" slack="15"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_0_3_2_load/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="weight_0_3_3_addr_gep_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="0" index="2" bw="4" slack="0"/>
<pin id="365" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_0_3_3_addr/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="grp_access_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="3" slack="0"/>
<pin id="370" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="371" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="372" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_0_3_3_load/3 "/>
</bind>
</comp>

<comp id="374" class="1005" name="empty_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="7" slack="1"/>
<pin id="376" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="378" class="1004" name="empty_phi_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="7" slack="0"/>
<pin id="380" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="381" dir="0" index="2" bw="1" slack="1"/>
<pin id="382" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="383" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="385" class="1005" name="indvars_iv16_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="4" slack="1"/>
<pin id="387" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv16 (phireg) "/>
</bind>
</comp>

<comp id="389" class="1004" name="indvars_iv16_phi_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="4" slack="0"/>
<pin id="391" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="392" dir="0" index="2" bw="1" slack="1"/>
<pin id="393" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="394" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv16/3 "/>
</bind>
</comp>

<comp id="396" class="1004" name="grp_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="0"/>
<pin id="398" dir="0" index="1" bw="32" slack="1"/>
<pin id="399" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/8 add_0_1/12 a_assign/13 add_0_2/16 a_assign_0_1/17 add_0_3/20 a_assign_0_2/21 add_1/24 a_assign_0_3/25 add_1_1/28 a_assign_1/29 add_1_2/32 a_assign_1_1/33 add_1_3/36 a_assign_1_2/37 add_2/40 a_assign_1_3/41 add_2_1/44 a_assign_2/45 add_2_2/48 a_assign_2_1/49 add_2_3/52 a_assign_2_2/53 add_3/56 a_assign_2_3/57 add_3_1/60 a_assign_3/61 add_3_2/64 a_assign_3_1/65 add_3_3/68 a_assign_3_2/69 a_assign_3_3/72 "/>
</bind>
</comp>

<comp id="400" class="1004" name="grp_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="1"/>
<pin id="402" dir="0" index="1" bw="32" slack="0"/>
<pin id="403" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/5 mul_0_1/6 mul_0_2/7 mul_0_3/8 mul_1/9 mul_1_1/10 mul_1_2/11 mul_1_3/12 mul_2/13 mul_2_1/14 mul_2_2/15 mul_2_3/16 mul_3/17 mul_3_1/18 mul_3_2/19 mul_3_3/20 "/>
</bind>
</comp>

<comp id="405" class="1004" name="grp_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="1"/>
<pin id="407" dir="0" index="1" bw="32" slack="0"/>
<pin id="408" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_2/17 tmp_4/21 tmp_6/25 tmp_8/29 tmp_s/33 tmp_11/37 tmp_13/41 tmp_15/45 tmp_17/49 tmp_19/53 tmp_21/57 tmp_23/61 tmp_25/65 tmp_27/69 tmp_29/73 tmp_31/76 "/>
</bind>
</comp>

<comp id="410" class="1005" name="reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="1"/>
<pin id="412" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul mul_1 "/>
</bind>
</comp>

<comp id="415" class="1005" name="reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="4"/>
<pin id="417" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="mul_0_1 mul_2 "/>
</bind>
</comp>

<comp id="420" class="1005" name="reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="7"/>
<pin id="422" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="mul_0_2 mul_3 "/>
</bind>
</comp>

<comp id="425" class="1005" name="reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="1"/>
<pin id="427" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add a_assign add_0_2 a_assign_0_2 add_1 a_assign_1 add_1_2 a_assign_1_2 add_2 a_assign_2 add_2_2 a_assign_2_2 add_3 a_assign_3 add_3_2 a_assign_3_2 "/>
</bind>
</comp>

<comp id="431" class="1005" name="reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="1"/>
<pin id="433" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_0_1 a_assign_0_1 add_0_3 a_assign_0_3 add_1_1 a_assign_1_1 add_1_3 a_assign_1_3 add_2_1 a_assign_2_1 add_2_3 a_assign_2_3 add_3_1 a_assign_3_1 add_3_3 a_assign_3_3 "/>
</bind>
</comp>

<comp id="437" class="1004" name="add_ln90_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="7" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="icmp_ln90_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="7" slack="0"/>
<pin id="445" dir="0" index="1" bw="6" slack="0"/>
<pin id="446" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln90/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="add_ln97_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="4" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln97/3 "/>
</bind>
</comp>

<comp id="455" class="1004" name="icmp_ln97_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="4" slack="0"/>
<pin id="457" dir="0" index="1" bw="4" slack="0"/>
<pin id="458" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln97/3 "/>
</bind>
</comp>

<comp id="461" class="1004" name="indvars_iv16_cast_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="4" slack="0"/>
<pin id="463" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvars_iv16_cast/3 "/>
</bind>
</comp>

<comp id="482" class="1004" name="bitcast_ln107_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="0"/>
<pin id="484" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln107/4 "/>
</bind>
</comp>

<comp id="487" class="1004" name="bitcast_ln114_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="0"/>
<pin id="489" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln114/4 "/>
</bind>
</comp>

<comp id="492" class="1004" name="sum_load_load_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="0"/>
<pin id="494" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load/8 "/>
</bind>
</comp>

<comp id="497" class="1004" name="bitcast_ln34_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="2"/>
<pin id="499" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln34/18 "/>
</bind>
</comp>

<comp id="501" class="1004" name="tmp_1_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="8" slack="0"/>
<pin id="503" dir="0" index="1" bw="32" slack="0"/>
<pin id="504" dir="0" index="2" bw="6" slack="0"/>
<pin id="505" dir="0" index="3" bw="6" slack="0"/>
<pin id="506" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/18 "/>
</bind>
</comp>

<comp id="511" class="1004" name="trunc_ln34_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="0"/>
<pin id="513" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34/18 "/>
</bind>
</comp>

<comp id="515" class="1004" name="icmp_ln34_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="8" slack="0"/>
<pin id="517" dir="0" index="1" bw="1" slack="0"/>
<pin id="518" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/18 "/>
</bind>
</comp>

<comp id="521" class="1004" name="icmp_ln34_1_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="23" slack="0"/>
<pin id="523" dir="0" index="1" bw="1" slack="0"/>
<pin id="524" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_1/18 "/>
</bind>
</comp>

<comp id="527" class="1004" name="or_ln34_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="0"/>
<pin id="529" dir="0" index="1" bw="1" slack="0"/>
<pin id="530" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln34/18 "/>
</bind>
</comp>

<comp id="533" class="1004" name="and_ln34_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="0"/>
<pin id="535" dir="0" index="1" bw="1" slack="0"/>
<pin id="536" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34/18 "/>
</bind>
</comp>

<comp id="539" class="1004" name="select_ln174_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="0"/>
<pin id="541" dir="0" index="1" bw="32" slack="0"/>
<pin id="542" dir="0" index="2" bw="1" slack="0"/>
<pin id="543" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln174/18 "/>
</bind>
</comp>

<comp id="548" class="1004" name="bitcast_ln34_1_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="2"/>
<pin id="550" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln34_1/22 "/>
</bind>
</comp>

<comp id="552" class="1004" name="tmp_3_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="8" slack="0"/>
<pin id="554" dir="0" index="1" bw="32" slack="0"/>
<pin id="555" dir="0" index="2" bw="6" slack="0"/>
<pin id="556" dir="0" index="3" bw="6" slack="0"/>
<pin id="557" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/22 "/>
</bind>
</comp>

<comp id="562" class="1004" name="trunc_ln34_1_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="0"/>
<pin id="564" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34_1/22 "/>
</bind>
</comp>

<comp id="566" class="1004" name="icmp_ln34_2_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="8" slack="0"/>
<pin id="568" dir="0" index="1" bw="1" slack="0"/>
<pin id="569" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_2/22 "/>
</bind>
</comp>

<comp id="572" class="1004" name="icmp_ln34_3_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="23" slack="0"/>
<pin id="574" dir="0" index="1" bw="1" slack="0"/>
<pin id="575" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_3/22 "/>
</bind>
</comp>

<comp id="578" class="1004" name="or_ln34_1_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="0"/>
<pin id="580" dir="0" index="1" bw="1" slack="0"/>
<pin id="581" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln34_1/22 "/>
</bind>
</comp>

<comp id="584" class="1004" name="and_ln34_1_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="0"/>
<pin id="586" dir="0" index="1" bw="1" slack="0"/>
<pin id="587" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34_1/22 "/>
</bind>
</comp>

<comp id="590" class="1004" name="select_ln174_1_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="0"/>
<pin id="592" dir="0" index="1" bw="32" slack="0"/>
<pin id="593" dir="0" index="2" bw="1" slack="0"/>
<pin id="594" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln174_1/22 "/>
</bind>
</comp>

<comp id="599" class="1004" name="bitcast_ln34_2_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="2"/>
<pin id="601" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln34_2/26 "/>
</bind>
</comp>

<comp id="603" class="1004" name="tmp_5_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="8" slack="0"/>
<pin id="605" dir="0" index="1" bw="32" slack="0"/>
<pin id="606" dir="0" index="2" bw="6" slack="0"/>
<pin id="607" dir="0" index="3" bw="6" slack="0"/>
<pin id="608" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/26 "/>
</bind>
</comp>

<comp id="613" class="1004" name="trunc_ln34_2_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="32" slack="0"/>
<pin id="615" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34_2/26 "/>
</bind>
</comp>

<comp id="617" class="1004" name="icmp_ln34_4_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="8" slack="0"/>
<pin id="619" dir="0" index="1" bw="1" slack="0"/>
<pin id="620" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_4/26 "/>
</bind>
</comp>

<comp id="623" class="1004" name="icmp_ln34_5_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="23" slack="0"/>
<pin id="625" dir="0" index="1" bw="1" slack="0"/>
<pin id="626" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_5/26 "/>
</bind>
</comp>

<comp id="629" class="1004" name="or_ln34_2_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="0"/>
<pin id="631" dir="0" index="1" bw="1" slack="0"/>
<pin id="632" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln34_2/26 "/>
</bind>
</comp>

<comp id="635" class="1004" name="and_ln34_2_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="0"/>
<pin id="637" dir="0" index="1" bw="1" slack="0"/>
<pin id="638" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34_2/26 "/>
</bind>
</comp>

<comp id="641" class="1004" name="select_ln174_2_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="0"/>
<pin id="643" dir="0" index="1" bw="32" slack="0"/>
<pin id="644" dir="0" index="2" bw="1" slack="0"/>
<pin id="645" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln174_2/26 "/>
</bind>
</comp>

<comp id="650" class="1004" name="bitcast_ln34_3_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="32" slack="2"/>
<pin id="652" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln34_3/30 "/>
</bind>
</comp>

<comp id="654" class="1004" name="tmp_7_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="8" slack="0"/>
<pin id="656" dir="0" index="1" bw="32" slack="0"/>
<pin id="657" dir="0" index="2" bw="6" slack="0"/>
<pin id="658" dir="0" index="3" bw="6" slack="0"/>
<pin id="659" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/30 "/>
</bind>
</comp>

<comp id="664" class="1004" name="trunc_ln34_3_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="0"/>
<pin id="666" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34_3/30 "/>
</bind>
</comp>

<comp id="668" class="1004" name="icmp_ln34_6_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="8" slack="0"/>
<pin id="670" dir="0" index="1" bw="1" slack="0"/>
<pin id="671" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_6/30 "/>
</bind>
</comp>

<comp id="674" class="1004" name="icmp_ln34_7_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="23" slack="0"/>
<pin id="676" dir="0" index="1" bw="1" slack="0"/>
<pin id="677" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_7/30 "/>
</bind>
</comp>

<comp id="680" class="1004" name="or_ln34_3_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="0"/>
<pin id="682" dir="0" index="1" bw="1" slack="0"/>
<pin id="683" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln34_3/30 "/>
</bind>
</comp>

<comp id="686" class="1004" name="and_ln34_3_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="0"/>
<pin id="688" dir="0" index="1" bw="1" slack="0"/>
<pin id="689" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34_3/30 "/>
</bind>
</comp>

<comp id="692" class="1004" name="select_ln174_3_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="0"/>
<pin id="694" dir="0" index="1" bw="32" slack="0"/>
<pin id="695" dir="0" index="2" bw="1" slack="0"/>
<pin id="696" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln174_3/30 "/>
</bind>
</comp>

<comp id="701" class="1004" name="bitcast_ln34_4_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="32" slack="2"/>
<pin id="703" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln34_4/34 "/>
</bind>
</comp>

<comp id="705" class="1004" name="tmp_9_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="8" slack="0"/>
<pin id="707" dir="0" index="1" bw="32" slack="0"/>
<pin id="708" dir="0" index="2" bw="6" slack="0"/>
<pin id="709" dir="0" index="3" bw="6" slack="0"/>
<pin id="710" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/34 "/>
</bind>
</comp>

<comp id="715" class="1004" name="trunc_ln34_4_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="32" slack="0"/>
<pin id="717" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34_4/34 "/>
</bind>
</comp>

<comp id="719" class="1004" name="icmp_ln34_8_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="8" slack="0"/>
<pin id="721" dir="0" index="1" bw="1" slack="0"/>
<pin id="722" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_8/34 "/>
</bind>
</comp>

<comp id="725" class="1004" name="icmp_ln34_9_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="23" slack="0"/>
<pin id="727" dir="0" index="1" bw="1" slack="0"/>
<pin id="728" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_9/34 "/>
</bind>
</comp>

<comp id="731" class="1004" name="or_ln34_4_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="1" slack="0"/>
<pin id="733" dir="0" index="1" bw="1" slack="0"/>
<pin id="734" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln34_4/34 "/>
</bind>
</comp>

<comp id="737" class="1004" name="and_ln34_4_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="1" slack="0"/>
<pin id="739" dir="0" index="1" bw="1" slack="0"/>
<pin id="740" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34_4/34 "/>
</bind>
</comp>

<comp id="743" class="1004" name="select_ln174_4_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="1" slack="0"/>
<pin id="745" dir="0" index="1" bw="32" slack="0"/>
<pin id="746" dir="0" index="2" bw="1" slack="0"/>
<pin id="747" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln174_4/34 "/>
</bind>
</comp>

<comp id="752" class="1004" name="bitcast_ln34_5_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="2"/>
<pin id="754" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln34_5/38 "/>
</bind>
</comp>

<comp id="756" class="1004" name="tmp_10_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="8" slack="0"/>
<pin id="758" dir="0" index="1" bw="32" slack="0"/>
<pin id="759" dir="0" index="2" bw="6" slack="0"/>
<pin id="760" dir="0" index="3" bw="6" slack="0"/>
<pin id="761" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/38 "/>
</bind>
</comp>

<comp id="766" class="1004" name="trunc_ln34_5_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="32" slack="0"/>
<pin id="768" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34_5/38 "/>
</bind>
</comp>

<comp id="770" class="1004" name="icmp_ln34_10_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="8" slack="0"/>
<pin id="772" dir="0" index="1" bw="1" slack="0"/>
<pin id="773" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_10/38 "/>
</bind>
</comp>

<comp id="776" class="1004" name="icmp_ln34_11_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="23" slack="0"/>
<pin id="778" dir="0" index="1" bw="1" slack="0"/>
<pin id="779" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_11/38 "/>
</bind>
</comp>

<comp id="782" class="1004" name="or_ln34_5_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="1" slack="0"/>
<pin id="784" dir="0" index="1" bw="1" slack="0"/>
<pin id="785" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln34_5/38 "/>
</bind>
</comp>

<comp id="788" class="1004" name="and_ln34_5_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="1" slack="0"/>
<pin id="790" dir="0" index="1" bw="1" slack="0"/>
<pin id="791" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34_5/38 "/>
</bind>
</comp>

<comp id="794" class="1004" name="select_ln174_5_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="1" slack="0"/>
<pin id="796" dir="0" index="1" bw="32" slack="0"/>
<pin id="797" dir="0" index="2" bw="1" slack="0"/>
<pin id="798" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln174_5/38 "/>
</bind>
</comp>

<comp id="803" class="1004" name="bitcast_ln34_6_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="32" slack="2"/>
<pin id="805" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln34_6/42 "/>
</bind>
</comp>

<comp id="807" class="1004" name="tmp_12_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="8" slack="0"/>
<pin id="809" dir="0" index="1" bw="32" slack="0"/>
<pin id="810" dir="0" index="2" bw="6" slack="0"/>
<pin id="811" dir="0" index="3" bw="6" slack="0"/>
<pin id="812" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/42 "/>
</bind>
</comp>

<comp id="817" class="1004" name="trunc_ln34_6_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="32" slack="0"/>
<pin id="819" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34_6/42 "/>
</bind>
</comp>

<comp id="821" class="1004" name="icmp_ln34_12_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="8" slack="0"/>
<pin id="823" dir="0" index="1" bw="1" slack="0"/>
<pin id="824" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_12/42 "/>
</bind>
</comp>

<comp id="827" class="1004" name="icmp_ln34_13_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="23" slack="0"/>
<pin id="829" dir="0" index="1" bw="1" slack="0"/>
<pin id="830" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_13/42 "/>
</bind>
</comp>

<comp id="833" class="1004" name="or_ln34_6_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="1" slack="0"/>
<pin id="835" dir="0" index="1" bw="1" slack="0"/>
<pin id="836" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln34_6/42 "/>
</bind>
</comp>

<comp id="839" class="1004" name="and_ln34_6_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="1" slack="0"/>
<pin id="841" dir="0" index="1" bw="1" slack="0"/>
<pin id="842" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34_6/42 "/>
</bind>
</comp>

<comp id="845" class="1004" name="select_ln174_6_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="1" slack="0"/>
<pin id="847" dir="0" index="1" bw="32" slack="0"/>
<pin id="848" dir="0" index="2" bw="1" slack="0"/>
<pin id="849" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln174_6/42 "/>
</bind>
</comp>

<comp id="854" class="1004" name="bitcast_ln34_7_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="32" slack="2"/>
<pin id="856" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln34_7/46 "/>
</bind>
</comp>

<comp id="858" class="1004" name="tmp_14_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="8" slack="0"/>
<pin id="860" dir="0" index="1" bw="32" slack="0"/>
<pin id="861" dir="0" index="2" bw="6" slack="0"/>
<pin id="862" dir="0" index="3" bw="6" slack="0"/>
<pin id="863" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/46 "/>
</bind>
</comp>

<comp id="868" class="1004" name="trunc_ln34_7_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="32" slack="0"/>
<pin id="870" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34_7/46 "/>
</bind>
</comp>

<comp id="872" class="1004" name="icmp_ln34_14_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="8" slack="0"/>
<pin id="874" dir="0" index="1" bw="1" slack="0"/>
<pin id="875" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_14/46 "/>
</bind>
</comp>

<comp id="878" class="1004" name="icmp_ln34_15_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="23" slack="0"/>
<pin id="880" dir="0" index="1" bw="1" slack="0"/>
<pin id="881" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_15/46 "/>
</bind>
</comp>

<comp id="884" class="1004" name="or_ln34_7_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="1" slack="0"/>
<pin id="886" dir="0" index="1" bw="1" slack="0"/>
<pin id="887" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln34_7/46 "/>
</bind>
</comp>

<comp id="890" class="1004" name="and_ln34_7_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="1" slack="0"/>
<pin id="892" dir="0" index="1" bw="1" slack="0"/>
<pin id="893" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34_7/46 "/>
</bind>
</comp>

<comp id="896" class="1004" name="select_ln174_7_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="1" slack="0"/>
<pin id="898" dir="0" index="1" bw="32" slack="0"/>
<pin id="899" dir="0" index="2" bw="1" slack="0"/>
<pin id="900" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln174_7/46 "/>
</bind>
</comp>

<comp id="905" class="1004" name="bitcast_ln34_8_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="32" slack="2"/>
<pin id="907" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln34_8/50 "/>
</bind>
</comp>

<comp id="909" class="1004" name="tmp_16_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="8" slack="0"/>
<pin id="911" dir="0" index="1" bw="32" slack="0"/>
<pin id="912" dir="0" index="2" bw="6" slack="0"/>
<pin id="913" dir="0" index="3" bw="6" slack="0"/>
<pin id="914" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/50 "/>
</bind>
</comp>

<comp id="919" class="1004" name="trunc_ln34_8_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="32" slack="0"/>
<pin id="921" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34_8/50 "/>
</bind>
</comp>

<comp id="923" class="1004" name="icmp_ln34_16_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="8" slack="0"/>
<pin id="925" dir="0" index="1" bw="1" slack="0"/>
<pin id="926" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_16/50 "/>
</bind>
</comp>

<comp id="929" class="1004" name="icmp_ln34_17_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="23" slack="0"/>
<pin id="931" dir="0" index="1" bw="1" slack="0"/>
<pin id="932" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_17/50 "/>
</bind>
</comp>

<comp id="935" class="1004" name="or_ln34_8_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="1" slack="0"/>
<pin id="937" dir="0" index="1" bw="1" slack="0"/>
<pin id="938" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln34_8/50 "/>
</bind>
</comp>

<comp id="941" class="1004" name="and_ln34_8_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="1" slack="0"/>
<pin id="943" dir="0" index="1" bw="1" slack="0"/>
<pin id="944" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34_8/50 "/>
</bind>
</comp>

<comp id="947" class="1004" name="select_ln174_8_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="1" slack="0"/>
<pin id="949" dir="0" index="1" bw="32" slack="0"/>
<pin id="950" dir="0" index="2" bw="1" slack="0"/>
<pin id="951" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln174_8/50 "/>
</bind>
</comp>

<comp id="956" class="1004" name="bitcast_ln34_9_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="32" slack="2"/>
<pin id="958" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln34_9/54 "/>
</bind>
</comp>

<comp id="960" class="1004" name="tmp_18_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="8" slack="0"/>
<pin id="962" dir="0" index="1" bw="32" slack="0"/>
<pin id="963" dir="0" index="2" bw="6" slack="0"/>
<pin id="964" dir="0" index="3" bw="6" slack="0"/>
<pin id="965" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/54 "/>
</bind>
</comp>

<comp id="970" class="1004" name="trunc_ln34_9_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="32" slack="0"/>
<pin id="972" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34_9/54 "/>
</bind>
</comp>

<comp id="974" class="1004" name="icmp_ln34_18_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="8" slack="0"/>
<pin id="976" dir="0" index="1" bw="1" slack="0"/>
<pin id="977" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_18/54 "/>
</bind>
</comp>

<comp id="980" class="1004" name="icmp_ln34_19_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="23" slack="0"/>
<pin id="982" dir="0" index="1" bw="1" slack="0"/>
<pin id="983" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_19/54 "/>
</bind>
</comp>

<comp id="986" class="1004" name="or_ln34_9_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="1" slack="0"/>
<pin id="988" dir="0" index="1" bw="1" slack="0"/>
<pin id="989" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln34_9/54 "/>
</bind>
</comp>

<comp id="992" class="1004" name="and_ln34_9_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="1" slack="0"/>
<pin id="994" dir="0" index="1" bw="1" slack="0"/>
<pin id="995" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34_9/54 "/>
</bind>
</comp>

<comp id="998" class="1004" name="select_ln174_9_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="1" slack="0"/>
<pin id="1000" dir="0" index="1" bw="32" slack="0"/>
<pin id="1001" dir="0" index="2" bw="1" slack="0"/>
<pin id="1002" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln174_9/54 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="bitcast_ln34_10_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="32" slack="2"/>
<pin id="1009" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln34_10/58 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="tmp_20_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="8" slack="0"/>
<pin id="1013" dir="0" index="1" bw="32" slack="0"/>
<pin id="1014" dir="0" index="2" bw="6" slack="0"/>
<pin id="1015" dir="0" index="3" bw="6" slack="0"/>
<pin id="1016" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/58 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="trunc_ln34_10_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="32" slack="0"/>
<pin id="1023" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34_10/58 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="icmp_ln34_20_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="8" slack="0"/>
<pin id="1027" dir="0" index="1" bw="1" slack="0"/>
<pin id="1028" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_20/58 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="icmp_ln34_21_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="23" slack="0"/>
<pin id="1033" dir="0" index="1" bw="1" slack="0"/>
<pin id="1034" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_21/58 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="or_ln34_10_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="1" slack="0"/>
<pin id="1039" dir="0" index="1" bw="1" slack="0"/>
<pin id="1040" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln34_10/58 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="and_ln34_10_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="1" slack="0"/>
<pin id="1045" dir="0" index="1" bw="1" slack="0"/>
<pin id="1046" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34_10/58 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="select_ln174_10_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="1" slack="0"/>
<pin id="1051" dir="0" index="1" bw="32" slack="0"/>
<pin id="1052" dir="0" index="2" bw="1" slack="0"/>
<pin id="1053" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln174_10/58 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="bitcast_ln34_11_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="32" slack="2"/>
<pin id="1060" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln34_11/62 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="tmp_22_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="8" slack="0"/>
<pin id="1064" dir="0" index="1" bw="32" slack="0"/>
<pin id="1065" dir="0" index="2" bw="6" slack="0"/>
<pin id="1066" dir="0" index="3" bw="6" slack="0"/>
<pin id="1067" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_22/62 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="trunc_ln34_11_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="32" slack="0"/>
<pin id="1074" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34_11/62 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="icmp_ln34_22_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="8" slack="0"/>
<pin id="1078" dir="0" index="1" bw="1" slack="0"/>
<pin id="1079" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_22/62 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="icmp_ln34_23_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="23" slack="0"/>
<pin id="1084" dir="0" index="1" bw="1" slack="0"/>
<pin id="1085" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_23/62 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="or_ln34_11_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="1" slack="0"/>
<pin id="1090" dir="0" index="1" bw="1" slack="0"/>
<pin id="1091" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln34_11/62 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="and_ln34_11_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="1" slack="0"/>
<pin id="1096" dir="0" index="1" bw="1" slack="0"/>
<pin id="1097" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34_11/62 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="select_ln174_11_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="1" slack="0"/>
<pin id="1102" dir="0" index="1" bw="32" slack="0"/>
<pin id="1103" dir="0" index="2" bw="1" slack="0"/>
<pin id="1104" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln174_11/62 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="bitcast_ln34_12_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="32" slack="2"/>
<pin id="1111" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln34_12/66 "/>
</bind>
</comp>

<comp id="1113" class="1004" name="tmp_24_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="8" slack="0"/>
<pin id="1115" dir="0" index="1" bw="32" slack="0"/>
<pin id="1116" dir="0" index="2" bw="6" slack="0"/>
<pin id="1117" dir="0" index="3" bw="6" slack="0"/>
<pin id="1118" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_24/66 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="trunc_ln34_12_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="32" slack="0"/>
<pin id="1125" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34_12/66 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="icmp_ln34_24_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="8" slack="0"/>
<pin id="1129" dir="0" index="1" bw="1" slack="0"/>
<pin id="1130" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_24/66 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="icmp_ln34_25_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="23" slack="0"/>
<pin id="1135" dir="0" index="1" bw="1" slack="0"/>
<pin id="1136" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_25/66 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="or_ln34_12_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="1" slack="0"/>
<pin id="1141" dir="0" index="1" bw="1" slack="0"/>
<pin id="1142" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln34_12/66 "/>
</bind>
</comp>

<comp id="1145" class="1004" name="and_ln34_12_fu_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="1" slack="0"/>
<pin id="1147" dir="0" index="1" bw="1" slack="0"/>
<pin id="1148" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34_12/66 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="select_ln174_12_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="1" slack="0"/>
<pin id="1153" dir="0" index="1" bw="32" slack="0"/>
<pin id="1154" dir="0" index="2" bw="1" slack="0"/>
<pin id="1155" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln174_12/66 "/>
</bind>
</comp>

<comp id="1160" class="1004" name="bitcast_ln34_13_fu_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="32" slack="2"/>
<pin id="1162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln34_13/70 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="tmp_26_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="8" slack="0"/>
<pin id="1166" dir="0" index="1" bw="32" slack="0"/>
<pin id="1167" dir="0" index="2" bw="6" slack="0"/>
<pin id="1168" dir="0" index="3" bw="6" slack="0"/>
<pin id="1169" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_26/70 "/>
</bind>
</comp>

<comp id="1174" class="1004" name="trunc_ln34_13_fu_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="32" slack="0"/>
<pin id="1176" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34_13/70 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="icmp_ln34_26_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="8" slack="0"/>
<pin id="1180" dir="0" index="1" bw="1" slack="0"/>
<pin id="1181" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_26/70 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="icmp_ln34_27_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="23" slack="0"/>
<pin id="1186" dir="0" index="1" bw="1" slack="0"/>
<pin id="1187" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_27/70 "/>
</bind>
</comp>

<comp id="1190" class="1004" name="or_ln34_13_fu_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="1" slack="0"/>
<pin id="1192" dir="0" index="1" bw="1" slack="0"/>
<pin id="1193" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln34_13/70 "/>
</bind>
</comp>

<comp id="1196" class="1004" name="and_ln34_13_fu_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="1" slack="0"/>
<pin id="1198" dir="0" index="1" bw="1" slack="0"/>
<pin id="1199" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34_13/70 "/>
</bind>
</comp>

<comp id="1202" class="1004" name="select_ln174_13_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="1" slack="0"/>
<pin id="1204" dir="0" index="1" bw="32" slack="0"/>
<pin id="1205" dir="0" index="2" bw="1" slack="0"/>
<pin id="1206" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln174_13/70 "/>
</bind>
</comp>

<comp id="1211" class="1004" name="store_ln108_store_fu_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="32" slack="0"/>
<pin id="1213" dir="0" index="1" bw="32" slack="0"/>
<pin id="1214" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/71 "/>
</bind>
</comp>

<comp id="1217" class="1004" name="bitcast_ln34_14_fu_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="32" slack="2"/>
<pin id="1219" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln34_14/74 "/>
</bind>
</comp>

<comp id="1221" class="1004" name="tmp_28_fu_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="8" slack="0"/>
<pin id="1223" dir="0" index="1" bw="32" slack="0"/>
<pin id="1224" dir="0" index="2" bw="6" slack="0"/>
<pin id="1225" dir="0" index="3" bw="6" slack="0"/>
<pin id="1226" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_28/74 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="trunc_ln34_14_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="32" slack="0"/>
<pin id="1233" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34_14/74 "/>
</bind>
</comp>

<comp id="1235" class="1004" name="icmp_ln34_28_fu_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="8" slack="0"/>
<pin id="1237" dir="0" index="1" bw="1" slack="0"/>
<pin id="1238" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_28/74 "/>
</bind>
</comp>

<comp id="1241" class="1004" name="icmp_ln34_29_fu_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="23" slack="0"/>
<pin id="1243" dir="0" index="1" bw="1" slack="0"/>
<pin id="1244" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_29/74 "/>
</bind>
</comp>

<comp id="1247" class="1004" name="or_ln34_14_fu_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="1" slack="0"/>
<pin id="1249" dir="0" index="1" bw="1" slack="0"/>
<pin id="1250" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln34_14/74 "/>
</bind>
</comp>

<comp id="1253" class="1004" name="and_ln34_14_fu_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="1" slack="0"/>
<pin id="1255" dir="0" index="1" bw="1" slack="0"/>
<pin id="1256" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34_14/74 "/>
</bind>
</comp>

<comp id="1259" class="1004" name="select_ln174_14_fu_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="1" slack="0"/>
<pin id="1261" dir="0" index="1" bw="32" slack="0"/>
<pin id="1262" dir="0" index="2" bw="1" slack="0"/>
<pin id="1263" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln174_14/74 "/>
</bind>
</comp>

<comp id="1268" class="1004" name="bitcast_ln34_15_fu_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="32" slack="2"/>
<pin id="1270" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln34_15/77 "/>
</bind>
</comp>

<comp id="1272" class="1004" name="tmp_30_fu_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="8" slack="0"/>
<pin id="1274" dir="0" index="1" bw="32" slack="0"/>
<pin id="1275" dir="0" index="2" bw="6" slack="0"/>
<pin id="1276" dir="0" index="3" bw="6" slack="0"/>
<pin id="1277" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_30/77 "/>
</bind>
</comp>

<comp id="1282" class="1004" name="trunc_ln34_15_fu_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="32" slack="0"/>
<pin id="1284" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34_15/77 "/>
</bind>
</comp>

<comp id="1286" class="1004" name="icmp_ln34_30_fu_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="8" slack="0"/>
<pin id="1288" dir="0" index="1" bw="1" slack="0"/>
<pin id="1289" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_30/77 "/>
</bind>
</comp>

<comp id="1292" class="1004" name="icmp_ln34_31_fu_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="23" slack="0"/>
<pin id="1294" dir="0" index="1" bw="1" slack="0"/>
<pin id="1295" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_31/77 "/>
</bind>
</comp>

<comp id="1298" class="1004" name="or_ln34_15_fu_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="1" slack="0"/>
<pin id="1300" dir="0" index="1" bw="1" slack="0"/>
<pin id="1301" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln34_15/77 "/>
</bind>
</comp>

<comp id="1304" class="1004" name="and_ln34_15_fu_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="1" slack="0"/>
<pin id="1306" dir="0" index="1" bw="1" slack="0"/>
<pin id="1307" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34_15/77 "/>
</bind>
</comp>

<comp id="1310" class="1004" name="select_ln174_15_fu_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="1" slack="0"/>
<pin id="1312" dir="0" index="1" bw="32" slack="0"/>
<pin id="1313" dir="0" index="2" bw="1" slack="0"/>
<pin id="1314" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln174_15/77 "/>
</bind>
</comp>

<comp id="1319" class="1005" name="add_ln90_reg_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="7" slack="0"/>
<pin id="1321" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln90 "/>
</bind>
</comp>

<comp id="1324" class="1005" name="icmp_ln90_reg_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="1" slack="1"/>
<pin id="1326" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln90 "/>
</bind>
</comp>

<comp id="1331" class="1005" name="add_ln97_reg_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="4" slack="0"/>
<pin id="1333" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln97 "/>
</bind>
</comp>

<comp id="1336" class="1005" name="icmp_ln97_reg_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="1" slack="1"/>
<pin id="1338" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln97 "/>
</bind>
</comp>

<comp id="1340" class="1005" name="bias_addr_reg_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="3" slack="1"/>
<pin id="1342" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bias_addr "/>
</bind>
</comp>

<comp id="1345" class="1005" name="weight_0_0_0_addr_reg_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="3" slack="1"/>
<pin id="1347" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="weight_0_0_0_addr "/>
</bind>
</comp>

<comp id="1350" class="1005" name="weight_0_0_1_addr_reg_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="3" slack="1"/>
<pin id="1352" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="weight_0_0_1_addr "/>
</bind>
</comp>

<comp id="1355" class="1005" name="weight_0_0_2_addr_reg_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="3" slack="1"/>
<pin id="1357" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="weight_0_0_2_addr "/>
</bind>
</comp>

<comp id="1360" class="1005" name="weight_0_0_3_addr_reg_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="3" slack="1"/>
<pin id="1362" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="weight_0_0_3_addr "/>
</bind>
</comp>

<comp id="1365" class="1005" name="weight_0_1_0_addr_reg_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="3" slack="1"/>
<pin id="1367" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="weight_0_1_0_addr "/>
</bind>
</comp>

<comp id="1370" class="1005" name="weight_0_1_1_addr_reg_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="3" slack="1"/>
<pin id="1372" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="weight_0_1_1_addr "/>
</bind>
</comp>

<comp id="1375" class="1005" name="weight_0_1_2_addr_reg_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="3" slack="1"/>
<pin id="1377" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="weight_0_1_2_addr "/>
</bind>
</comp>

<comp id="1380" class="1005" name="weight_0_1_3_addr_reg_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="3" slack="1"/>
<pin id="1382" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="weight_0_1_3_addr "/>
</bind>
</comp>

<comp id="1385" class="1005" name="weight_0_2_0_addr_reg_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="3" slack="1"/>
<pin id="1387" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="weight_0_2_0_addr "/>
</bind>
</comp>

<comp id="1390" class="1005" name="weight_0_2_1_addr_reg_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="3" slack="1"/>
<pin id="1392" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="weight_0_2_1_addr "/>
</bind>
</comp>

<comp id="1395" class="1005" name="weight_0_2_2_addr_reg_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="3" slack="1"/>
<pin id="1397" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="weight_0_2_2_addr "/>
</bind>
</comp>

<comp id="1400" class="1005" name="weight_0_2_3_addr_reg_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="3" slack="1"/>
<pin id="1402" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="weight_0_2_3_addr "/>
</bind>
</comp>

<comp id="1405" class="1005" name="weight_0_3_0_addr_reg_1405">
<pin_list>
<pin id="1406" dir="0" index="0" bw="3" slack="1"/>
<pin id="1407" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="weight_0_3_0_addr "/>
</bind>
</comp>

<comp id="1410" class="1005" name="weight_0_3_1_addr_reg_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="3" slack="1"/>
<pin id="1412" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="weight_0_3_1_addr "/>
</bind>
</comp>

<comp id="1415" class="1005" name="weight_0_3_2_addr_reg_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="3" slack="1"/>
<pin id="1417" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="weight_0_3_2_addr "/>
</bind>
</comp>

<comp id="1420" class="1005" name="weight_0_3_3_addr_reg_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="3" slack="1"/>
<pin id="1422" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="weight_0_3_3_addr "/>
</bind>
</comp>

<comp id="1425" class="1005" name="bias_load_reg_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="32" slack="9"/>
<pin id="1427" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="bias_load "/>
</bind>
</comp>

<comp id="1430" class="1005" name="weight_0_0_0_load_reg_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="32" slack="1"/>
<pin id="1432" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weight_0_0_0_load "/>
</bind>
</comp>

<comp id="1435" class="1005" name="weight_0_0_1_load_reg_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="32" slack="2"/>
<pin id="1437" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="weight_0_0_1_load "/>
</bind>
</comp>

<comp id="1440" class="1005" name="weight_0_0_2_load_reg_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="32" slack="3"/>
<pin id="1442" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="weight_0_0_2_load "/>
</bind>
</comp>

<comp id="1445" class="1005" name="weight_0_0_3_load_reg_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="32" slack="4"/>
<pin id="1447" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="weight_0_0_3_load "/>
</bind>
</comp>

<comp id="1450" class="1005" name="weight_0_1_0_load_reg_1450">
<pin_list>
<pin id="1451" dir="0" index="0" bw="32" slack="5"/>
<pin id="1452" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="weight_0_1_0_load "/>
</bind>
</comp>

<comp id="1455" class="1005" name="weight_0_1_1_load_reg_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="32" slack="6"/>
<pin id="1457" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="weight_0_1_1_load "/>
</bind>
</comp>

<comp id="1460" class="1005" name="weight_0_1_2_load_reg_1460">
<pin_list>
<pin id="1461" dir="0" index="0" bw="32" slack="7"/>
<pin id="1462" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="weight_0_1_2_load "/>
</bind>
</comp>

<comp id="1465" class="1005" name="weight_0_1_3_load_reg_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="32" slack="8"/>
<pin id="1467" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="weight_0_1_3_load "/>
</bind>
</comp>

<comp id="1470" class="1005" name="weight_0_2_0_load_reg_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="32" slack="9"/>
<pin id="1472" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="weight_0_2_0_load "/>
</bind>
</comp>

<comp id="1475" class="1005" name="weight_0_2_1_load_reg_1475">
<pin_list>
<pin id="1476" dir="0" index="0" bw="32" slack="10"/>
<pin id="1477" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="weight_0_2_1_load "/>
</bind>
</comp>

<comp id="1480" class="1005" name="weight_0_2_2_load_reg_1480">
<pin_list>
<pin id="1481" dir="0" index="0" bw="32" slack="11"/>
<pin id="1482" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="weight_0_2_2_load "/>
</bind>
</comp>

<comp id="1485" class="1005" name="weight_0_2_3_load_reg_1485">
<pin_list>
<pin id="1486" dir="0" index="0" bw="32" slack="12"/>
<pin id="1487" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="weight_0_2_3_load "/>
</bind>
</comp>

<comp id="1490" class="1005" name="weight_0_3_0_load_reg_1490">
<pin_list>
<pin id="1491" dir="0" index="0" bw="32" slack="13"/>
<pin id="1492" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="weight_0_3_0_load "/>
</bind>
</comp>

<comp id="1495" class="1005" name="weight_0_3_1_load_reg_1495">
<pin_list>
<pin id="1496" dir="0" index="0" bw="32" slack="14"/>
<pin id="1497" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="weight_0_3_1_load "/>
</bind>
</comp>

<comp id="1500" class="1005" name="weight_0_3_2_load_reg_1500">
<pin_list>
<pin id="1501" dir="0" index="0" bw="32" slack="15"/>
<pin id="1502" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="weight_0_3_2_load "/>
</bind>
</comp>

<comp id="1505" class="1005" name="weight_0_3_3_load_reg_1505">
<pin_list>
<pin id="1506" dir="0" index="0" bw="32" slack="16"/>
<pin id="1507" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="weight_0_3_3_load "/>
</bind>
</comp>

<comp id="1510" class="1005" name="sum_load_reg_1510">
<pin_list>
<pin id="1511" dir="0" index="0" bw="32" slack="1"/>
<pin id="1512" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_load "/>
</bind>
</comp>

<comp id="1515" class="1005" name="mul_0_3_reg_1515">
<pin_list>
<pin id="1516" dir="0" index="0" bw="32" slack="10"/>
<pin id="1517" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="mul_0_3 "/>
</bind>
</comp>

<comp id="1520" class="1005" name="mul_1_1_reg_1520">
<pin_list>
<pin id="1521" dir="0" index="0" bw="32" slack="16"/>
<pin id="1522" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="mul_1_1 "/>
</bind>
</comp>

<comp id="1525" class="1005" name="mul_1_2_reg_1525">
<pin_list>
<pin id="1526" dir="0" index="0" bw="32" slack="19"/>
<pin id="1527" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opset="mul_1_2 "/>
</bind>
</comp>

<comp id="1530" class="1005" name="mul_1_3_reg_1530">
<pin_list>
<pin id="1531" dir="0" index="0" bw="32" slack="22"/>
<pin id="1532" dir="1" index="1" bw="32" slack="22"/>
</pin_list>
<bind>
<opset="mul_1_3 "/>
</bind>
</comp>

<comp id="1535" class="1005" name="mul_2_1_reg_1535">
<pin_list>
<pin id="1536" dir="0" index="0" bw="32" slack="28"/>
<pin id="1537" dir="1" index="1" bw="32" slack="28"/>
</pin_list>
<bind>
<opset="mul_2_1 "/>
</bind>
</comp>

<comp id="1540" class="1005" name="mul_2_2_reg_1540">
<pin_list>
<pin id="1541" dir="0" index="0" bw="32" slack="31"/>
<pin id="1542" dir="1" index="1" bw="32" slack="31"/>
</pin_list>
<bind>
<opset="mul_2_2 "/>
</bind>
</comp>

<comp id="1545" class="1005" name="select_ln174_reg_1545">
<pin_list>
<pin id="1546" dir="0" index="0" bw="32" slack="1"/>
<pin id="1547" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln174 "/>
</bind>
</comp>

<comp id="1550" class="1005" name="mul_2_3_reg_1550">
<pin_list>
<pin id="1551" dir="0" index="0" bw="32" slack="34"/>
<pin id="1552" dir="1" index="1" bw="32" slack="34"/>
</pin_list>
<bind>
<opset="mul_2_3 "/>
</bind>
</comp>

<comp id="1555" class="1005" name="mul_3_1_reg_1555">
<pin_list>
<pin id="1556" dir="0" index="0" bw="32" slack="40"/>
<pin id="1557" dir="1" index="1" bw="32" slack="40"/>
</pin_list>
<bind>
<opset="mul_3_1 "/>
</bind>
</comp>

<comp id="1560" class="1005" name="mul_3_2_reg_1560">
<pin_list>
<pin id="1561" dir="0" index="0" bw="32" slack="43"/>
<pin id="1562" dir="1" index="1" bw="32" slack="43"/>
</pin_list>
<bind>
<opset="mul_3_2 "/>
</bind>
</comp>

<comp id="1565" class="1005" name="select_ln174_1_reg_1565">
<pin_list>
<pin id="1566" dir="0" index="0" bw="32" slack="1"/>
<pin id="1567" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln174_1 "/>
</bind>
</comp>

<comp id="1570" class="1005" name="mul_3_3_reg_1570">
<pin_list>
<pin id="1571" dir="0" index="0" bw="32" slack="46"/>
<pin id="1572" dir="1" index="1" bw="32" slack="46"/>
</pin_list>
<bind>
<opset="mul_3_3 "/>
</bind>
</comp>

<comp id="1575" class="1005" name="select_ln174_2_reg_1575">
<pin_list>
<pin id="1576" dir="0" index="0" bw="32" slack="1"/>
<pin id="1577" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln174_2 "/>
</bind>
</comp>

<comp id="1580" class="1005" name="select_ln174_3_reg_1580">
<pin_list>
<pin id="1581" dir="0" index="0" bw="32" slack="1"/>
<pin id="1582" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln174_3 "/>
</bind>
</comp>

<comp id="1585" class="1005" name="select_ln174_4_reg_1585">
<pin_list>
<pin id="1586" dir="0" index="0" bw="32" slack="1"/>
<pin id="1587" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln174_4 "/>
</bind>
</comp>

<comp id="1590" class="1005" name="select_ln174_5_reg_1590">
<pin_list>
<pin id="1591" dir="0" index="0" bw="32" slack="1"/>
<pin id="1592" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln174_5 "/>
</bind>
</comp>

<comp id="1595" class="1005" name="select_ln174_6_reg_1595">
<pin_list>
<pin id="1596" dir="0" index="0" bw="32" slack="1"/>
<pin id="1597" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln174_6 "/>
</bind>
</comp>

<comp id="1600" class="1005" name="select_ln174_7_reg_1600">
<pin_list>
<pin id="1601" dir="0" index="0" bw="32" slack="1"/>
<pin id="1602" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln174_7 "/>
</bind>
</comp>

<comp id="1605" class="1005" name="select_ln174_8_reg_1605">
<pin_list>
<pin id="1606" dir="0" index="0" bw="32" slack="1"/>
<pin id="1607" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln174_8 "/>
</bind>
</comp>

<comp id="1610" class="1005" name="select_ln174_9_reg_1610">
<pin_list>
<pin id="1611" dir="0" index="0" bw="32" slack="1"/>
<pin id="1612" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln174_9 "/>
</bind>
</comp>

<comp id="1615" class="1005" name="select_ln174_10_reg_1615">
<pin_list>
<pin id="1616" dir="0" index="0" bw="32" slack="1"/>
<pin id="1617" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln174_10 "/>
</bind>
</comp>

<comp id="1620" class="1005" name="select_ln174_11_reg_1620">
<pin_list>
<pin id="1621" dir="0" index="0" bw="32" slack="1"/>
<pin id="1622" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln174_11 "/>
</bind>
</comp>

<comp id="1625" class="1005" name="select_ln174_12_reg_1625">
<pin_list>
<pin id="1626" dir="0" index="0" bw="32" slack="1"/>
<pin id="1627" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln174_12 "/>
</bind>
</comp>

<comp id="1630" class="1005" name="select_ln174_13_reg_1630">
<pin_list>
<pin id="1631" dir="0" index="0" bw="32" slack="1"/>
<pin id="1632" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln174_13 "/>
</bind>
</comp>

<comp id="1635" class="1005" name="select_ln174_14_reg_1635">
<pin_list>
<pin id="1636" dir="0" index="0" bw="32" slack="1"/>
<pin id="1637" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln174_14 "/>
</bind>
</comp>

<comp id="1640" class="1005" name="select_ln174_15_reg_1640">
<pin_list>
<pin id="1641" dir="0" index="0" bw="32" slack="1"/>
<pin id="1642" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln174_15 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="123"><net_src comp="80" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="0" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="58" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="130"><net_src comp="82" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="100" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="4" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="100" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="6" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="114" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="2" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="8" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="98" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="153" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="171"><net_src comp="10" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="98" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="166" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="184"><net_src comp="14" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="98" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="179" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="197"><net_src comp="16" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="98" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="192" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="210"><net_src comp="18" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="98" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="217"><net_src comp="205" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="223"><net_src comp="20" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="98" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="230"><net_src comp="218" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="236"><net_src comp="22" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="98" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="243"><net_src comp="231" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="249"><net_src comp="24" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="98" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="256"><net_src comp="244" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="262"><net_src comp="26" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="98" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="269"><net_src comp="257" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="275"><net_src comp="28" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="98" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="282"><net_src comp="270" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="288"><net_src comp="30" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="98" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="295"><net_src comp="283" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="301"><net_src comp="32" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="98" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="308"><net_src comp="296" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="314"><net_src comp="34" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="98" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="321"><net_src comp="309" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="327"><net_src comp="36" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="98" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="334"><net_src comp="322" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="340"><net_src comp="38" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="98" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="347"><net_src comp="335" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="353"><net_src comp="40" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="98" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="360"><net_src comp="348" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="366"><net_src comp="42" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="98" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="373"><net_src comp="361" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="377"><net_src comp="66" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="384"><net_src comp="374" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="388"><net_src comp="84" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="395"><net_src comp="385" pin="1"/><net_sink comp="389" pin=2"/></net>

<net id="404"><net_src comp="102" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="409"><net_src comp="102" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="413"><net_src comp="400" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="418"><net_src comp="400" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="423"><net_src comp="400" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="428"><net_src comp="396" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="430"><net_src comp="425" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="434"><net_src comp="396" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="436"><net_src comp="431" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="441"><net_src comp="378" pin="4"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="68" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="378" pin="4"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="70" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="453"><net_src comp="389" pin="4"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="86" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="459"><net_src comp="389" pin="4"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="94" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="464"><net_src comp="389" pin="4"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="466"><net_src comp="461" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="467"><net_src comp="461" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="468"><net_src comp="461" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="469"><net_src comp="461" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="470"><net_src comp="461" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="471"><net_src comp="461" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="472"><net_src comp="461" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="473"><net_src comp="461" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="474"><net_src comp="461" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="475"><net_src comp="461" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="476"><net_src comp="461" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="477"><net_src comp="461" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="478"><net_src comp="461" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="479"><net_src comp="461" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="480"><net_src comp="461" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="481"><net_src comp="461" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="485"><net_src comp="368" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="490"><net_src comp="160" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="495"><net_src comp="12" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="500"><net_src comp="425" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="507"><net_src comp="104" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="508"><net_src comp="497" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="509"><net_src comp="106" pin="0"/><net_sink comp="501" pin=2"/></net>

<net id="510"><net_src comp="108" pin="0"/><net_sink comp="501" pin=3"/></net>

<net id="514"><net_src comp="497" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="519"><net_src comp="501" pin="4"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="110" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="525"><net_src comp="511" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="112" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="531"><net_src comp="521" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="515" pin="2"/><net_sink comp="527" pin=1"/></net>

<net id="537"><net_src comp="527" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="405" pin="2"/><net_sink comp="533" pin=1"/></net>

<net id="544"><net_src comp="533" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="545"><net_src comp="497" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="546"><net_src comp="50" pin="0"/><net_sink comp="539" pin=2"/></net>

<net id="547"><net_src comp="539" pin="3"/><net_sink comp="146" pin=2"/></net>

<net id="551"><net_src comp="431" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="558"><net_src comp="104" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="559"><net_src comp="548" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="560"><net_src comp="106" pin="0"/><net_sink comp="552" pin=2"/></net>

<net id="561"><net_src comp="108" pin="0"/><net_sink comp="552" pin=3"/></net>

<net id="565"><net_src comp="548" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="570"><net_src comp="552" pin="4"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="110" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="576"><net_src comp="562" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="112" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="582"><net_src comp="572" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="566" pin="2"/><net_sink comp="578" pin=1"/></net>

<net id="588"><net_src comp="578" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="405" pin="2"/><net_sink comp="584" pin=1"/></net>

<net id="595"><net_src comp="584" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="596"><net_src comp="548" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="597"><net_src comp="50" pin="0"/><net_sink comp="590" pin=2"/></net>

<net id="598"><net_src comp="590" pin="3"/><net_sink comp="146" pin=2"/></net>

<net id="602"><net_src comp="425" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="609"><net_src comp="104" pin="0"/><net_sink comp="603" pin=0"/></net>

<net id="610"><net_src comp="599" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="611"><net_src comp="106" pin="0"/><net_sink comp="603" pin=2"/></net>

<net id="612"><net_src comp="108" pin="0"/><net_sink comp="603" pin=3"/></net>

<net id="616"><net_src comp="599" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="621"><net_src comp="603" pin="4"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="110" pin="0"/><net_sink comp="617" pin=1"/></net>

<net id="627"><net_src comp="613" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="112" pin="0"/><net_sink comp="623" pin=1"/></net>

<net id="633"><net_src comp="623" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="617" pin="2"/><net_sink comp="629" pin=1"/></net>

<net id="639"><net_src comp="629" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="405" pin="2"/><net_sink comp="635" pin=1"/></net>

<net id="646"><net_src comp="635" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="647"><net_src comp="599" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="648"><net_src comp="50" pin="0"/><net_sink comp="641" pin=2"/></net>

<net id="649"><net_src comp="641" pin="3"/><net_sink comp="146" pin=2"/></net>

<net id="653"><net_src comp="431" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="660"><net_src comp="104" pin="0"/><net_sink comp="654" pin=0"/></net>

<net id="661"><net_src comp="650" pin="1"/><net_sink comp="654" pin=1"/></net>

<net id="662"><net_src comp="106" pin="0"/><net_sink comp="654" pin=2"/></net>

<net id="663"><net_src comp="108" pin="0"/><net_sink comp="654" pin=3"/></net>

<net id="667"><net_src comp="650" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="672"><net_src comp="654" pin="4"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="110" pin="0"/><net_sink comp="668" pin=1"/></net>

<net id="678"><net_src comp="664" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="112" pin="0"/><net_sink comp="674" pin=1"/></net>

<net id="684"><net_src comp="674" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="685"><net_src comp="668" pin="2"/><net_sink comp="680" pin=1"/></net>

<net id="690"><net_src comp="680" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="405" pin="2"/><net_sink comp="686" pin=1"/></net>

<net id="697"><net_src comp="686" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="698"><net_src comp="650" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="699"><net_src comp="50" pin="0"/><net_sink comp="692" pin=2"/></net>

<net id="700"><net_src comp="692" pin="3"/><net_sink comp="146" pin=2"/></net>

<net id="704"><net_src comp="425" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="711"><net_src comp="104" pin="0"/><net_sink comp="705" pin=0"/></net>

<net id="712"><net_src comp="701" pin="1"/><net_sink comp="705" pin=1"/></net>

<net id="713"><net_src comp="106" pin="0"/><net_sink comp="705" pin=2"/></net>

<net id="714"><net_src comp="108" pin="0"/><net_sink comp="705" pin=3"/></net>

<net id="718"><net_src comp="701" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="723"><net_src comp="705" pin="4"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="110" pin="0"/><net_sink comp="719" pin=1"/></net>

<net id="729"><net_src comp="715" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="730"><net_src comp="112" pin="0"/><net_sink comp="725" pin=1"/></net>

<net id="735"><net_src comp="725" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="736"><net_src comp="719" pin="2"/><net_sink comp="731" pin=1"/></net>

<net id="741"><net_src comp="731" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="742"><net_src comp="405" pin="2"/><net_sink comp="737" pin=1"/></net>

<net id="748"><net_src comp="737" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="749"><net_src comp="701" pin="1"/><net_sink comp="743" pin=1"/></net>

<net id="750"><net_src comp="50" pin="0"/><net_sink comp="743" pin=2"/></net>

<net id="751"><net_src comp="743" pin="3"/><net_sink comp="146" pin=2"/></net>

<net id="755"><net_src comp="431" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="762"><net_src comp="104" pin="0"/><net_sink comp="756" pin=0"/></net>

<net id="763"><net_src comp="752" pin="1"/><net_sink comp="756" pin=1"/></net>

<net id="764"><net_src comp="106" pin="0"/><net_sink comp="756" pin=2"/></net>

<net id="765"><net_src comp="108" pin="0"/><net_sink comp="756" pin=3"/></net>

<net id="769"><net_src comp="752" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="774"><net_src comp="756" pin="4"/><net_sink comp="770" pin=0"/></net>

<net id="775"><net_src comp="110" pin="0"/><net_sink comp="770" pin=1"/></net>

<net id="780"><net_src comp="766" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="781"><net_src comp="112" pin="0"/><net_sink comp="776" pin=1"/></net>

<net id="786"><net_src comp="776" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="787"><net_src comp="770" pin="2"/><net_sink comp="782" pin=1"/></net>

<net id="792"><net_src comp="782" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="793"><net_src comp="405" pin="2"/><net_sink comp="788" pin=1"/></net>

<net id="799"><net_src comp="788" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="800"><net_src comp="752" pin="1"/><net_sink comp="794" pin=1"/></net>

<net id="801"><net_src comp="50" pin="0"/><net_sink comp="794" pin=2"/></net>

<net id="802"><net_src comp="794" pin="3"/><net_sink comp="146" pin=2"/></net>

<net id="806"><net_src comp="425" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="813"><net_src comp="104" pin="0"/><net_sink comp="807" pin=0"/></net>

<net id="814"><net_src comp="803" pin="1"/><net_sink comp="807" pin=1"/></net>

<net id="815"><net_src comp="106" pin="0"/><net_sink comp="807" pin=2"/></net>

<net id="816"><net_src comp="108" pin="0"/><net_sink comp="807" pin=3"/></net>

<net id="820"><net_src comp="803" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="825"><net_src comp="807" pin="4"/><net_sink comp="821" pin=0"/></net>

<net id="826"><net_src comp="110" pin="0"/><net_sink comp="821" pin=1"/></net>

<net id="831"><net_src comp="817" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="832"><net_src comp="112" pin="0"/><net_sink comp="827" pin=1"/></net>

<net id="837"><net_src comp="827" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="838"><net_src comp="821" pin="2"/><net_sink comp="833" pin=1"/></net>

<net id="843"><net_src comp="833" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="844"><net_src comp="405" pin="2"/><net_sink comp="839" pin=1"/></net>

<net id="850"><net_src comp="839" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="851"><net_src comp="803" pin="1"/><net_sink comp="845" pin=1"/></net>

<net id="852"><net_src comp="50" pin="0"/><net_sink comp="845" pin=2"/></net>

<net id="853"><net_src comp="845" pin="3"/><net_sink comp="146" pin=2"/></net>

<net id="857"><net_src comp="431" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="864"><net_src comp="104" pin="0"/><net_sink comp="858" pin=0"/></net>

<net id="865"><net_src comp="854" pin="1"/><net_sink comp="858" pin=1"/></net>

<net id="866"><net_src comp="106" pin="0"/><net_sink comp="858" pin=2"/></net>

<net id="867"><net_src comp="108" pin="0"/><net_sink comp="858" pin=3"/></net>

<net id="871"><net_src comp="854" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="876"><net_src comp="858" pin="4"/><net_sink comp="872" pin=0"/></net>

<net id="877"><net_src comp="110" pin="0"/><net_sink comp="872" pin=1"/></net>

<net id="882"><net_src comp="868" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="883"><net_src comp="112" pin="0"/><net_sink comp="878" pin=1"/></net>

<net id="888"><net_src comp="878" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="889"><net_src comp="872" pin="2"/><net_sink comp="884" pin=1"/></net>

<net id="894"><net_src comp="884" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="895"><net_src comp="405" pin="2"/><net_sink comp="890" pin=1"/></net>

<net id="901"><net_src comp="890" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="902"><net_src comp="854" pin="1"/><net_sink comp="896" pin=1"/></net>

<net id="903"><net_src comp="50" pin="0"/><net_sink comp="896" pin=2"/></net>

<net id="904"><net_src comp="896" pin="3"/><net_sink comp="146" pin=2"/></net>

<net id="908"><net_src comp="425" pin="1"/><net_sink comp="905" pin=0"/></net>

<net id="915"><net_src comp="104" pin="0"/><net_sink comp="909" pin=0"/></net>

<net id="916"><net_src comp="905" pin="1"/><net_sink comp="909" pin=1"/></net>

<net id="917"><net_src comp="106" pin="0"/><net_sink comp="909" pin=2"/></net>

<net id="918"><net_src comp="108" pin="0"/><net_sink comp="909" pin=3"/></net>

<net id="922"><net_src comp="905" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="927"><net_src comp="909" pin="4"/><net_sink comp="923" pin=0"/></net>

<net id="928"><net_src comp="110" pin="0"/><net_sink comp="923" pin=1"/></net>

<net id="933"><net_src comp="919" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="934"><net_src comp="112" pin="0"/><net_sink comp="929" pin=1"/></net>

<net id="939"><net_src comp="929" pin="2"/><net_sink comp="935" pin=0"/></net>

<net id="940"><net_src comp="923" pin="2"/><net_sink comp="935" pin=1"/></net>

<net id="945"><net_src comp="935" pin="2"/><net_sink comp="941" pin=0"/></net>

<net id="946"><net_src comp="405" pin="2"/><net_sink comp="941" pin=1"/></net>

<net id="952"><net_src comp="941" pin="2"/><net_sink comp="947" pin=0"/></net>

<net id="953"><net_src comp="905" pin="1"/><net_sink comp="947" pin=1"/></net>

<net id="954"><net_src comp="50" pin="0"/><net_sink comp="947" pin=2"/></net>

<net id="955"><net_src comp="947" pin="3"/><net_sink comp="146" pin=2"/></net>

<net id="959"><net_src comp="431" pin="1"/><net_sink comp="956" pin=0"/></net>

<net id="966"><net_src comp="104" pin="0"/><net_sink comp="960" pin=0"/></net>

<net id="967"><net_src comp="956" pin="1"/><net_sink comp="960" pin=1"/></net>

<net id="968"><net_src comp="106" pin="0"/><net_sink comp="960" pin=2"/></net>

<net id="969"><net_src comp="108" pin="0"/><net_sink comp="960" pin=3"/></net>

<net id="973"><net_src comp="956" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="978"><net_src comp="960" pin="4"/><net_sink comp="974" pin=0"/></net>

<net id="979"><net_src comp="110" pin="0"/><net_sink comp="974" pin=1"/></net>

<net id="984"><net_src comp="970" pin="1"/><net_sink comp="980" pin=0"/></net>

<net id="985"><net_src comp="112" pin="0"/><net_sink comp="980" pin=1"/></net>

<net id="990"><net_src comp="980" pin="2"/><net_sink comp="986" pin=0"/></net>

<net id="991"><net_src comp="974" pin="2"/><net_sink comp="986" pin=1"/></net>

<net id="996"><net_src comp="986" pin="2"/><net_sink comp="992" pin=0"/></net>

<net id="997"><net_src comp="405" pin="2"/><net_sink comp="992" pin=1"/></net>

<net id="1003"><net_src comp="992" pin="2"/><net_sink comp="998" pin=0"/></net>

<net id="1004"><net_src comp="956" pin="1"/><net_sink comp="998" pin=1"/></net>

<net id="1005"><net_src comp="50" pin="0"/><net_sink comp="998" pin=2"/></net>

<net id="1006"><net_src comp="998" pin="3"/><net_sink comp="146" pin=2"/></net>

<net id="1010"><net_src comp="425" pin="1"/><net_sink comp="1007" pin=0"/></net>

<net id="1017"><net_src comp="104" pin="0"/><net_sink comp="1011" pin=0"/></net>

<net id="1018"><net_src comp="1007" pin="1"/><net_sink comp="1011" pin=1"/></net>

<net id="1019"><net_src comp="106" pin="0"/><net_sink comp="1011" pin=2"/></net>

<net id="1020"><net_src comp="108" pin="0"/><net_sink comp="1011" pin=3"/></net>

<net id="1024"><net_src comp="1007" pin="1"/><net_sink comp="1021" pin=0"/></net>

<net id="1029"><net_src comp="1011" pin="4"/><net_sink comp="1025" pin=0"/></net>

<net id="1030"><net_src comp="110" pin="0"/><net_sink comp="1025" pin=1"/></net>

<net id="1035"><net_src comp="1021" pin="1"/><net_sink comp="1031" pin=0"/></net>

<net id="1036"><net_src comp="112" pin="0"/><net_sink comp="1031" pin=1"/></net>

<net id="1041"><net_src comp="1031" pin="2"/><net_sink comp="1037" pin=0"/></net>

<net id="1042"><net_src comp="1025" pin="2"/><net_sink comp="1037" pin=1"/></net>

<net id="1047"><net_src comp="1037" pin="2"/><net_sink comp="1043" pin=0"/></net>

<net id="1048"><net_src comp="405" pin="2"/><net_sink comp="1043" pin=1"/></net>

<net id="1054"><net_src comp="1043" pin="2"/><net_sink comp="1049" pin=0"/></net>

<net id="1055"><net_src comp="1007" pin="1"/><net_sink comp="1049" pin=1"/></net>

<net id="1056"><net_src comp="50" pin="0"/><net_sink comp="1049" pin=2"/></net>

<net id="1057"><net_src comp="1049" pin="3"/><net_sink comp="146" pin=2"/></net>

<net id="1061"><net_src comp="431" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="1068"><net_src comp="104" pin="0"/><net_sink comp="1062" pin=0"/></net>

<net id="1069"><net_src comp="1058" pin="1"/><net_sink comp="1062" pin=1"/></net>

<net id="1070"><net_src comp="106" pin="0"/><net_sink comp="1062" pin=2"/></net>

<net id="1071"><net_src comp="108" pin="0"/><net_sink comp="1062" pin=3"/></net>

<net id="1075"><net_src comp="1058" pin="1"/><net_sink comp="1072" pin=0"/></net>

<net id="1080"><net_src comp="1062" pin="4"/><net_sink comp="1076" pin=0"/></net>

<net id="1081"><net_src comp="110" pin="0"/><net_sink comp="1076" pin=1"/></net>

<net id="1086"><net_src comp="1072" pin="1"/><net_sink comp="1082" pin=0"/></net>

<net id="1087"><net_src comp="112" pin="0"/><net_sink comp="1082" pin=1"/></net>

<net id="1092"><net_src comp="1082" pin="2"/><net_sink comp="1088" pin=0"/></net>

<net id="1093"><net_src comp="1076" pin="2"/><net_sink comp="1088" pin=1"/></net>

<net id="1098"><net_src comp="1088" pin="2"/><net_sink comp="1094" pin=0"/></net>

<net id="1099"><net_src comp="405" pin="2"/><net_sink comp="1094" pin=1"/></net>

<net id="1105"><net_src comp="1094" pin="2"/><net_sink comp="1100" pin=0"/></net>

<net id="1106"><net_src comp="1058" pin="1"/><net_sink comp="1100" pin=1"/></net>

<net id="1107"><net_src comp="50" pin="0"/><net_sink comp="1100" pin=2"/></net>

<net id="1108"><net_src comp="1100" pin="3"/><net_sink comp="146" pin=2"/></net>

<net id="1112"><net_src comp="425" pin="1"/><net_sink comp="1109" pin=0"/></net>

<net id="1119"><net_src comp="104" pin="0"/><net_sink comp="1113" pin=0"/></net>

<net id="1120"><net_src comp="1109" pin="1"/><net_sink comp="1113" pin=1"/></net>

<net id="1121"><net_src comp="106" pin="0"/><net_sink comp="1113" pin=2"/></net>

<net id="1122"><net_src comp="108" pin="0"/><net_sink comp="1113" pin=3"/></net>

<net id="1126"><net_src comp="1109" pin="1"/><net_sink comp="1123" pin=0"/></net>

<net id="1131"><net_src comp="1113" pin="4"/><net_sink comp="1127" pin=0"/></net>

<net id="1132"><net_src comp="110" pin="0"/><net_sink comp="1127" pin=1"/></net>

<net id="1137"><net_src comp="1123" pin="1"/><net_sink comp="1133" pin=0"/></net>

<net id="1138"><net_src comp="112" pin="0"/><net_sink comp="1133" pin=1"/></net>

<net id="1143"><net_src comp="1133" pin="2"/><net_sink comp="1139" pin=0"/></net>

<net id="1144"><net_src comp="1127" pin="2"/><net_sink comp="1139" pin=1"/></net>

<net id="1149"><net_src comp="1139" pin="2"/><net_sink comp="1145" pin=0"/></net>

<net id="1150"><net_src comp="405" pin="2"/><net_sink comp="1145" pin=1"/></net>

<net id="1156"><net_src comp="1145" pin="2"/><net_sink comp="1151" pin=0"/></net>

<net id="1157"><net_src comp="1109" pin="1"/><net_sink comp="1151" pin=1"/></net>

<net id="1158"><net_src comp="50" pin="0"/><net_sink comp="1151" pin=2"/></net>

<net id="1159"><net_src comp="1151" pin="3"/><net_sink comp="146" pin=2"/></net>

<net id="1163"><net_src comp="431" pin="1"/><net_sink comp="1160" pin=0"/></net>

<net id="1170"><net_src comp="104" pin="0"/><net_sink comp="1164" pin=0"/></net>

<net id="1171"><net_src comp="1160" pin="1"/><net_sink comp="1164" pin=1"/></net>

<net id="1172"><net_src comp="106" pin="0"/><net_sink comp="1164" pin=2"/></net>

<net id="1173"><net_src comp="108" pin="0"/><net_sink comp="1164" pin=3"/></net>

<net id="1177"><net_src comp="1160" pin="1"/><net_sink comp="1174" pin=0"/></net>

<net id="1182"><net_src comp="1164" pin="4"/><net_sink comp="1178" pin=0"/></net>

<net id="1183"><net_src comp="110" pin="0"/><net_sink comp="1178" pin=1"/></net>

<net id="1188"><net_src comp="1174" pin="1"/><net_sink comp="1184" pin=0"/></net>

<net id="1189"><net_src comp="112" pin="0"/><net_sink comp="1184" pin=1"/></net>

<net id="1194"><net_src comp="1184" pin="2"/><net_sink comp="1190" pin=0"/></net>

<net id="1195"><net_src comp="1178" pin="2"/><net_sink comp="1190" pin=1"/></net>

<net id="1200"><net_src comp="1190" pin="2"/><net_sink comp="1196" pin=0"/></net>

<net id="1201"><net_src comp="405" pin="2"/><net_sink comp="1196" pin=1"/></net>

<net id="1207"><net_src comp="1196" pin="2"/><net_sink comp="1202" pin=0"/></net>

<net id="1208"><net_src comp="1160" pin="1"/><net_sink comp="1202" pin=1"/></net>

<net id="1209"><net_src comp="50" pin="0"/><net_sink comp="1202" pin=2"/></net>

<net id="1210"><net_src comp="1202" pin="3"/><net_sink comp="146" pin=2"/></net>

<net id="1215"><net_src comp="396" pin="2"/><net_sink comp="1211" pin=0"/></net>

<net id="1216"><net_src comp="12" pin="0"/><net_sink comp="1211" pin=1"/></net>

<net id="1220"><net_src comp="425" pin="1"/><net_sink comp="1217" pin=0"/></net>

<net id="1227"><net_src comp="104" pin="0"/><net_sink comp="1221" pin=0"/></net>

<net id="1228"><net_src comp="1217" pin="1"/><net_sink comp="1221" pin=1"/></net>

<net id="1229"><net_src comp="106" pin="0"/><net_sink comp="1221" pin=2"/></net>

<net id="1230"><net_src comp="108" pin="0"/><net_sink comp="1221" pin=3"/></net>

<net id="1234"><net_src comp="1217" pin="1"/><net_sink comp="1231" pin=0"/></net>

<net id="1239"><net_src comp="1221" pin="4"/><net_sink comp="1235" pin=0"/></net>

<net id="1240"><net_src comp="110" pin="0"/><net_sink comp="1235" pin=1"/></net>

<net id="1245"><net_src comp="1231" pin="1"/><net_sink comp="1241" pin=0"/></net>

<net id="1246"><net_src comp="112" pin="0"/><net_sink comp="1241" pin=1"/></net>

<net id="1251"><net_src comp="1241" pin="2"/><net_sink comp="1247" pin=0"/></net>

<net id="1252"><net_src comp="1235" pin="2"/><net_sink comp="1247" pin=1"/></net>

<net id="1257"><net_src comp="1247" pin="2"/><net_sink comp="1253" pin=0"/></net>

<net id="1258"><net_src comp="405" pin="2"/><net_sink comp="1253" pin=1"/></net>

<net id="1264"><net_src comp="1253" pin="2"/><net_sink comp="1259" pin=0"/></net>

<net id="1265"><net_src comp="1217" pin="1"/><net_sink comp="1259" pin=1"/></net>

<net id="1266"><net_src comp="50" pin="0"/><net_sink comp="1259" pin=2"/></net>

<net id="1267"><net_src comp="1259" pin="3"/><net_sink comp="146" pin=2"/></net>

<net id="1271"><net_src comp="431" pin="1"/><net_sink comp="1268" pin=0"/></net>

<net id="1278"><net_src comp="104" pin="0"/><net_sink comp="1272" pin=0"/></net>

<net id="1279"><net_src comp="1268" pin="1"/><net_sink comp="1272" pin=1"/></net>

<net id="1280"><net_src comp="106" pin="0"/><net_sink comp="1272" pin=2"/></net>

<net id="1281"><net_src comp="108" pin="0"/><net_sink comp="1272" pin=3"/></net>

<net id="1285"><net_src comp="1268" pin="1"/><net_sink comp="1282" pin=0"/></net>

<net id="1290"><net_src comp="1272" pin="4"/><net_sink comp="1286" pin=0"/></net>

<net id="1291"><net_src comp="110" pin="0"/><net_sink comp="1286" pin=1"/></net>

<net id="1296"><net_src comp="1282" pin="1"/><net_sink comp="1292" pin=0"/></net>

<net id="1297"><net_src comp="112" pin="0"/><net_sink comp="1292" pin=1"/></net>

<net id="1302"><net_src comp="1292" pin="2"/><net_sink comp="1298" pin=0"/></net>

<net id="1303"><net_src comp="1286" pin="2"/><net_sink comp="1298" pin=1"/></net>

<net id="1308"><net_src comp="1298" pin="2"/><net_sink comp="1304" pin=0"/></net>

<net id="1309"><net_src comp="405" pin="2"/><net_sink comp="1304" pin=1"/></net>

<net id="1315"><net_src comp="1304" pin="2"/><net_sink comp="1310" pin=0"/></net>

<net id="1316"><net_src comp="1268" pin="1"/><net_sink comp="1310" pin=1"/></net>

<net id="1317"><net_src comp="50" pin="0"/><net_sink comp="1310" pin=2"/></net>

<net id="1318"><net_src comp="1310" pin="3"/><net_sink comp="146" pin=2"/></net>

<net id="1322"><net_src comp="437" pin="2"/><net_sink comp="1319" pin=0"/></net>

<net id="1323"><net_src comp="1319" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="1327"><net_src comp="443" pin="2"/><net_sink comp="1324" pin=0"/></net>

<net id="1334"><net_src comp="449" pin="2"/><net_sink comp="1331" pin=0"/></net>

<net id="1335"><net_src comp="1331" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="1339"><net_src comp="455" pin="2"/><net_sink comp="1336" pin=0"/></net>

<net id="1343"><net_src comp="153" pin="3"/><net_sink comp="1340" pin=0"/></net>

<net id="1344"><net_src comp="1340" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="1348"><net_src comp="166" pin="3"/><net_sink comp="1345" pin=0"/></net>

<net id="1349"><net_src comp="1345" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="1353"><net_src comp="179" pin="3"/><net_sink comp="1350" pin=0"/></net>

<net id="1354"><net_src comp="1350" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="1358"><net_src comp="192" pin="3"/><net_sink comp="1355" pin=0"/></net>

<net id="1359"><net_src comp="1355" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="1363"><net_src comp="205" pin="3"/><net_sink comp="1360" pin=0"/></net>

<net id="1364"><net_src comp="1360" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="1368"><net_src comp="218" pin="3"/><net_sink comp="1365" pin=0"/></net>

<net id="1369"><net_src comp="1365" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="1373"><net_src comp="231" pin="3"/><net_sink comp="1370" pin=0"/></net>

<net id="1374"><net_src comp="1370" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="1378"><net_src comp="244" pin="3"/><net_sink comp="1375" pin=0"/></net>

<net id="1379"><net_src comp="1375" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="1383"><net_src comp="257" pin="3"/><net_sink comp="1380" pin=0"/></net>

<net id="1384"><net_src comp="1380" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="1388"><net_src comp="270" pin="3"/><net_sink comp="1385" pin=0"/></net>

<net id="1389"><net_src comp="1385" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="1393"><net_src comp="283" pin="3"/><net_sink comp="1390" pin=0"/></net>

<net id="1394"><net_src comp="1390" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="1398"><net_src comp="296" pin="3"/><net_sink comp="1395" pin=0"/></net>

<net id="1399"><net_src comp="1395" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="1403"><net_src comp="309" pin="3"/><net_sink comp="1400" pin=0"/></net>

<net id="1404"><net_src comp="1400" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="1408"><net_src comp="322" pin="3"/><net_sink comp="1405" pin=0"/></net>

<net id="1409"><net_src comp="1405" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="1413"><net_src comp="335" pin="3"/><net_sink comp="1410" pin=0"/></net>

<net id="1414"><net_src comp="1410" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="1418"><net_src comp="348" pin="3"/><net_sink comp="1415" pin=0"/></net>

<net id="1419"><net_src comp="1415" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="1423"><net_src comp="361" pin="3"/><net_sink comp="1420" pin=0"/></net>

<net id="1424"><net_src comp="1420" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="1428"><net_src comp="160" pin="3"/><net_sink comp="1425" pin=0"/></net>

<net id="1429"><net_src comp="1425" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="1433"><net_src comp="173" pin="3"/><net_sink comp="1430" pin=0"/></net>

<net id="1434"><net_src comp="1430" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="1438"><net_src comp="186" pin="3"/><net_sink comp="1435" pin=0"/></net>

<net id="1439"><net_src comp="1435" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="1443"><net_src comp="199" pin="3"/><net_sink comp="1440" pin=0"/></net>

<net id="1444"><net_src comp="1440" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="1448"><net_src comp="212" pin="3"/><net_sink comp="1445" pin=0"/></net>

<net id="1449"><net_src comp="1445" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="1453"><net_src comp="225" pin="3"/><net_sink comp="1450" pin=0"/></net>

<net id="1454"><net_src comp="1450" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="1458"><net_src comp="238" pin="3"/><net_sink comp="1455" pin=0"/></net>

<net id="1459"><net_src comp="1455" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="1463"><net_src comp="251" pin="3"/><net_sink comp="1460" pin=0"/></net>

<net id="1464"><net_src comp="1460" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="1468"><net_src comp="264" pin="3"/><net_sink comp="1465" pin=0"/></net>

<net id="1469"><net_src comp="1465" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="1473"><net_src comp="277" pin="3"/><net_sink comp="1470" pin=0"/></net>

<net id="1474"><net_src comp="1470" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="1478"><net_src comp="290" pin="3"/><net_sink comp="1475" pin=0"/></net>

<net id="1479"><net_src comp="1475" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="1483"><net_src comp="303" pin="3"/><net_sink comp="1480" pin=0"/></net>

<net id="1484"><net_src comp="1480" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="1488"><net_src comp="316" pin="3"/><net_sink comp="1485" pin=0"/></net>

<net id="1489"><net_src comp="1485" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="1493"><net_src comp="329" pin="3"/><net_sink comp="1490" pin=0"/></net>

<net id="1494"><net_src comp="1490" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="1498"><net_src comp="342" pin="3"/><net_sink comp="1495" pin=0"/></net>

<net id="1499"><net_src comp="1495" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="1503"><net_src comp="355" pin="3"/><net_sink comp="1500" pin=0"/></net>

<net id="1504"><net_src comp="1500" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="1508"><net_src comp="368" pin="3"/><net_sink comp="1505" pin=0"/></net>

<net id="1509"><net_src comp="1505" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="1513"><net_src comp="492" pin="1"/><net_sink comp="1510" pin=0"/></net>

<net id="1514"><net_src comp="1510" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="1518"><net_src comp="400" pin="2"/><net_sink comp="1515" pin=0"/></net>

<net id="1519"><net_src comp="1515" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="1523"><net_src comp="400" pin="2"/><net_sink comp="1520" pin=0"/></net>

<net id="1524"><net_src comp="1520" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="1528"><net_src comp="400" pin="2"/><net_sink comp="1525" pin=0"/></net>

<net id="1529"><net_src comp="1525" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="1533"><net_src comp="400" pin="2"/><net_sink comp="1530" pin=0"/></net>

<net id="1534"><net_src comp="1530" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="1538"><net_src comp="400" pin="2"/><net_sink comp="1535" pin=0"/></net>

<net id="1539"><net_src comp="1535" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="1543"><net_src comp="400" pin="2"/><net_sink comp="1540" pin=0"/></net>

<net id="1544"><net_src comp="1540" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="1548"><net_src comp="539" pin="3"/><net_sink comp="1545" pin=0"/></net>

<net id="1549"><net_src comp="1545" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="1553"><net_src comp="400" pin="2"/><net_sink comp="1550" pin=0"/></net>

<net id="1554"><net_src comp="1550" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="1558"><net_src comp="400" pin="2"/><net_sink comp="1555" pin=0"/></net>

<net id="1559"><net_src comp="1555" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="1563"><net_src comp="400" pin="2"/><net_sink comp="1560" pin=0"/></net>

<net id="1564"><net_src comp="1560" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="1568"><net_src comp="590" pin="3"/><net_sink comp="1565" pin=0"/></net>

<net id="1569"><net_src comp="1565" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="1573"><net_src comp="400" pin="2"/><net_sink comp="1570" pin=0"/></net>

<net id="1574"><net_src comp="1570" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="1578"><net_src comp="641" pin="3"/><net_sink comp="1575" pin=0"/></net>

<net id="1579"><net_src comp="1575" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="1583"><net_src comp="692" pin="3"/><net_sink comp="1580" pin=0"/></net>

<net id="1584"><net_src comp="1580" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="1588"><net_src comp="743" pin="3"/><net_sink comp="1585" pin=0"/></net>

<net id="1589"><net_src comp="1585" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="1593"><net_src comp="794" pin="3"/><net_sink comp="1590" pin=0"/></net>

<net id="1594"><net_src comp="1590" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="1598"><net_src comp="845" pin="3"/><net_sink comp="1595" pin=0"/></net>

<net id="1599"><net_src comp="1595" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="1603"><net_src comp="896" pin="3"/><net_sink comp="1600" pin=0"/></net>

<net id="1604"><net_src comp="1600" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="1608"><net_src comp="947" pin="3"/><net_sink comp="1605" pin=0"/></net>

<net id="1609"><net_src comp="1605" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="1613"><net_src comp="998" pin="3"/><net_sink comp="1610" pin=0"/></net>

<net id="1614"><net_src comp="1610" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="1618"><net_src comp="1049" pin="3"/><net_sink comp="1615" pin=0"/></net>

<net id="1619"><net_src comp="1615" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="1623"><net_src comp="1100" pin="3"/><net_sink comp="1620" pin=0"/></net>

<net id="1624"><net_src comp="1620" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="1628"><net_src comp="1151" pin="3"/><net_sink comp="1625" pin=0"/></net>

<net id="1629"><net_src comp="1625" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="1633"><net_src comp="1202" pin="3"/><net_sink comp="1630" pin=0"/></net>

<net id="1634"><net_src comp="1630" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="1638"><net_src comp="1259" pin="3"/><net_sink comp="1635" pin=0"/></net>

<net id="1639"><net_src comp="1635" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="1643"><net_src comp="1310" pin="3"/><net_sink comp="1640" pin=0"/></net>

<net id="1644"><net_src comp="1640" pin="1"/><net_sink comp="146" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V | {19 23 27 31 35 39 43 47 51 55 59 63 67 71 75 78 }
	Port: test_val2 | {4 }
	Port: test_bias | {4 }
	Port: sum | {71 }
 - Input state : 
	Port: test_array : in_V | {2 }
	Port: test_array : bias | {3 4 }
	Port: test_array : weight_0_0_0 | {3 4 }
	Port: test_array : sum | {8 }
	Port: test_array : weight_0_0_1 | {3 4 }
	Port: test_array : weight_0_0_2 | {3 4 }
	Port: test_array : weight_0_0_3 | {3 4 }
	Port: test_array : weight_0_1_0 | {3 4 }
	Port: test_array : weight_0_1_1 | {3 4 }
	Port: test_array : weight_0_1_2 | {3 4 }
	Port: test_array : weight_0_1_3 | {3 4 }
	Port: test_array : weight_0_2_0 | {3 4 }
	Port: test_array : weight_0_2_1 | {3 4 }
	Port: test_array : weight_0_2_2 | {3 4 }
	Port: test_array : weight_0_2_3 | {3 4 }
	Port: test_array : weight_0_3_0 | {3 4 }
	Port: test_array : weight_0_3_1 | {3 4 }
	Port: test_array : weight_0_3_2 | {3 4 }
	Port: test_array : weight_0_3_3 | {3 4 }
  - Chain level:
	State 1
	State 2
		add_ln90 : 1
		icmp_ln90 : 1
		br_ln90 : 2
	State 3
		add_ln97 : 1
		icmp_ln97 : 1
		br_ln97 : 2
		indvars_iv16_cast : 1
		bias_addr : 2
		bias_load : 3
		weight_0_0_0_addr : 2
		weight_0_0_0_load : 3
		weight_0_0_1_addr : 2
		weight_0_0_1_load : 3
		weight_0_0_2_addr : 2
		weight_0_0_2_load : 3
		weight_0_0_3_addr : 2
		weight_0_0_3_load : 3
		weight_0_1_0_addr : 2
		weight_0_1_0_load : 3
		weight_0_1_1_addr : 2
		weight_0_1_1_load : 3
		weight_0_1_2_addr : 2
		weight_0_1_2_load : 3
		weight_0_1_3_addr : 2
		weight_0_1_3_load : 3
		weight_0_2_0_addr : 2
		weight_0_2_0_load : 3
		weight_0_2_1_addr : 2
		weight_0_2_1_load : 3
		weight_0_2_2_addr : 2
		weight_0_2_2_load : 3
		weight_0_2_3_addr : 2
		weight_0_2_3_load : 3
		weight_0_3_0_addr : 2
		weight_0_3_0_load : 3
		weight_0_3_1_addr : 2
		weight_0_3_1_load : 3
		weight_0_3_2_addr : 2
		weight_0_3_2_load : 3
		weight_0_3_3_addr : 2
		weight_0_3_3_load : 3
	State 4
		bitcast_ln107 : 1
		write_ln107 : 2
		bitcast_ln114 : 1
		write_ln114 : 2
	State 5
	State 6
	State 7
	State 8
		add : 1
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		tmp_1 : 1
		trunc_ln34 : 1
		icmp_ln34 : 2
		icmp_ln34_1 : 2
		or_ln34 : 3
		and_ln34 : 3
		select_ln174 : 3
		write_ln174 : 4
	State 19
	State 20
	State 21
	State 22
		tmp_3 : 1
		trunc_ln34_1 : 1
		icmp_ln34_2 : 2
		icmp_ln34_3 : 2
		or_ln34_1 : 3
		and_ln34_1 : 3
		select_ln174_1 : 3
		write_ln174 : 4
	State 23
	State 24
	State 25
	State 26
		tmp_5 : 1
		trunc_ln34_2 : 1
		icmp_ln34_4 : 2
		icmp_ln34_5 : 2
		or_ln34_2 : 3
		and_ln34_2 : 3
		select_ln174_2 : 3
		write_ln174 : 4
	State 27
	State 28
	State 29
	State 30
		tmp_7 : 1
		trunc_ln34_3 : 1
		icmp_ln34_6 : 2
		icmp_ln34_7 : 2
		or_ln34_3 : 3
		and_ln34_3 : 3
		select_ln174_3 : 3
		write_ln174 : 4
	State 31
	State 32
	State 33
	State 34
		tmp_9 : 1
		trunc_ln34_4 : 1
		icmp_ln34_8 : 2
		icmp_ln34_9 : 2
		or_ln34_4 : 3
		and_ln34_4 : 3
		select_ln174_4 : 3
		write_ln174 : 4
	State 35
	State 36
	State 37
	State 38
		tmp_10 : 1
		trunc_ln34_5 : 1
		icmp_ln34_10 : 2
		icmp_ln34_11 : 2
		or_ln34_5 : 3
		and_ln34_5 : 3
		select_ln174_5 : 3
		write_ln174 : 4
	State 39
	State 40
	State 41
	State 42
		tmp_12 : 1
		trunc_ln34_6 : 1
		icmp_ln34_12 : 2
		icmp_ln34_13 : 2
		or_ln34_6 : 3
		and_ln34_6 : 3
		select_ln174_6 : 3
		write_ln174 : 4
	State 43
	State 44
	State 45
	State 46
		tmp_14 : 1
		trunc_ln34_7 : 1
		icmp_ln34_14 : 2
		icmp_ln34_15 : 2
		or_ln34_7 : 3
		and_ln34_7 : 3
		select_ln174_7 : 3
		write_ln174 : 4
	State 47
	State 48
	State 49
	State 50
		tmp_16 : 1
		trunc_ln34_8 : 1
		icmp_ln34_16 : 2
		icmp_ln34_17 : 2
		or_ln34_8 : 3
		and_ln34_8 : 3
		select_ln174_8 : 3
		write_ln174 : 4
	State 51
	State 52
	State 53
	State 54
		tmp_18 : 1
		trunc_ln34_9 : 1
		icmp_ln34_18 : 2
		icmp_ln34_19 : 2
		or_ln34_9 : 3
		and_ln34_9 : 3
		select_ln174_9 : 3
		write_ln174 : 4
	State 55
	State 56
	State 57
	State 58
		tmp_20 : 1
		trunc_ln34_10 : 1
		icmp_ln34_20 : 2
		icmp_ln34_21 : 2
		or_ln34_10 : 3
		and_ln34_10 : 3
		select_ln174_10 : 3
		write_ln174 : 4
	State 59
	State 60
	State 61
	State 62
		tmp_22 : 1
		trunc_ln34_11 : 1
		icmp_ln34_22 : 2
		icmp_ln34_23 : 2
		or_ln34_11 : 3
		and_ln34_11 : 3
		select_ln174_11 : 3
		write_ln174 : 4
	State 63
	State 64
	State 65
	State 66
		tmp_24 : 1
		trunc_ln34_12 : 1
		icmp_ln34_24 : 2
		icmp_ln34_25 : 2
		or_ln34_12 : 3
		and_ln34_12 : 3
		select_ln174_12 : 3
		write_ln174 : 4
	State 67
	State 68
	State 69
	State 70
		tmp_26 : 1
		trunc_ln34_13 : 1
		icmp_ln34_26 : 2
		icmp_ln34_27 : 2
		or_ln34_13 : 3
		and_ln34_13 : 3
		select_ln174_13 : 3
		write_ln174 : 4
	State 71
		store_ln108 : 1
	State 72
	State 73
	State 74
		tmp_28 : 1
		trunc_ln34_14 : 1
		icmp_ln34_28 : 2
		icmp_ln34_29 : 2
		or_ln34_14 : 3
		and_ln34_14 : 3
		select_ln174_14 : 3
		write_ln174 : 4
	State 75
	State 76
	State 77
		tmp_30 : 1
		trunc_ln34_15 : 1
		icmp_ln34_30 : 2
		icmp_ln34_31 : 2
		or_ln34_15 : 3
		and_ln34_15 : 3
		select_ln174_15 : 3
		write_ln174 : 4
	State 78
	State 79


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          |    select_ln174_fu_539   |    0    |    0    |    32   |
|          |   select_ln174_1_fu_590  |    0    |    0    |    32   |
|          |   select_ln174_2_fu_641  |    0    |    0    |    32   |
|          |   select_ln174_3_fu_692  |    0    |    0    |    32   |
|          |   select_ln174_4_fu_743  |    0    |    0    |    32   |
|          |   select_ln174_5_fu_794  |    0    |    0    |    32   |
|          |   select_ln174_6_fu_845  |    0    |    0    |    32   |
|  select  |   select_ln174_7_fu_896  |    0    |    0    |    32   |
|          |   select_ln174_8_fu_947  |    0    |    0    |    32   |
|          |   select_ln174_9_fu_998  |    0    |    0    |    32   |
|          |  select_ln174_10_fu_1049 |    0    |    0    |    32   |
|          |  select_ln174_11_fu_1100 |    0    |    0    |    32   |
|          |  select_ln174_12_fu_1151 |    0    |    0    |    32   |
|          |  select_ln174_13_fu_1202 |    0    |    0    |    32   |
|          |  select_ln174_14_fu_1259 |    0    |    0    |    32   |
|          |  select_ln174_15_fu_1310 |    0    |    0    |    32   |
|----------|--------------------------|---------|---------|---------|
|          |     icmp_ln90_fu_443     |    0    |    0    |    10   |
|          |     icmp_ln97_fu_455     |    0    |    0    |    9    |
|          |     icmp_ln34_fu_515     |    0    |    0    |    11   |
|          |    icmp_ln34_1_fu_521    |    0    |    0    |    16   |
|          |    icmp_ln34_2_fu_566    |    0    |    0    |    11   |
|          |    icmp_ln34_3_fu_572    |    0    |    0    |    16   |
|          |    icmp_ln34_4_fu_617    |    0    |    0    |    11   |
|          |    icmp_ln34_5_fu_623    |    0    |    0    |    16   |
|          |    icmp_ln34_6_fu_668    |    0    |    0    |    11   |
|          |    icmp_ln34_7_fu_674    |    0    |    0    |    16   |
|          |    icmp_ln34_8_fu_719    |    0    |    0    |    11   |
|          |    icmp_ln34_9_fu_725    |    0    |    0    |    16   |
|          |    icmp_ln34_10_fu_770   |    0    |    0    |    11   |
|          |    icmp_ln34_11_fu_776   |    0    |    0    |    16   |
|          |    icmp_ln34_12_fu_821   |    0    |    0    |    11   |
|          |    icmp_ln34_13_fu_827   |    0    |    0    |    16   |
|   icmp   |    icmp_ln34_14_fu_872   |    0    |    0    |    11   |
|          |    icmp_ln34_15_fu_878   |    0    |    0    |    16   |
|          |    icmp_ln34_16_fu_923   |    0    |    0    |    11   |
|          |    icmp_ln34_17_fu_929   |    0    |    0    |    16   |
|          |    icmp_ln34_18_fu_974   |    0    |    0    |    11   |
|          |    icmp_ln34_19_fu_980   |    0    |    0    |    16   |
|          |   icmp_ln34_20_fu_1025   |    0    |    0    |    11   |
|          |   icmp_ln34_21_fu_1031   |    0    |    0    |    16   |
|          |   icmp_ln34_22_fu_1076   |    0    |    0    |    11   |
|          |   icmp_ln34_23_fu_1082   |    0    |    0    |    16   |
|          |   icmp_ln34_24_fu_1127   |    0    |    0    |    11   |
|          |   icmp_ln34_25_fu_1133   |    0    |    0    |    16   |
|          |   icmp_ln34_26_fu_1178   |    0    |    0    |    11   |
|          |   icmp_ln34_27_fu_1184   |    0    |    0    |    16   |
|          |   icmp_ln34_28_fu_1235   |    0    |    0    |    11   |
|          |   icmp_ln34_29_fu_1241   |    0    |    0    |    16   |
|          |   icmp_ln34_30_fu_1286   |    0    |    0    |    11   |
|          |   icmp_ln34_31_fu_1292   |    0    |    0    |    16   |
|----------|--------------------------|---------|---------|---------|
|   fadd   |        grp_fu_396        |    2    |   227   |   214   |
|----------|--------------------------|---------|---------|---------|
|   fmul   |        grp_fu_400        |    3    |   128   |   135   |
|----------|--------------------------|---------|---------|---------|
|          |      or_ln34_fu_527      |    0    |    0    |    2    |
|          |     or_ln34_1_fu_578     |    0    |    0    |    2    |
|          |     or_ln34_2_fu_629     |    0    |    0    |    2    |
|          |     or_ln34_3_fu_680     |    0    |    0    |    2    |
|          |     or_ln34_4_fu_731     |    0    |    0    |    2    |
|          |     or_ln34_5_fu_782     |    0    |    0    |    2    |
|          |     or_ln34_6_fu_833     |    0    |    0    |    2    |
|    or    |     or_ln34_7_fu_884     |    0    |    0    |    2    |
|          |     or_ln34_8_fu_935     |    0    |    0    |    2    |
|          |     or_ln34_9_fu_986     |    0    |    0    |    2    |
|          |    or_ln34_10_fu_1037    |    0    |    0    |    2    |
|          |    or_ln34_11_fu_1088    |    0    |    0    |    2    |
|          |    or_ln34_12_fu_1139    |    0    |    0    |    2    |
|          |    or_ln34_13_fu_1190    |    0    |    0    |    2    |
|          |    or_ln34_14_fu_1247    |    0    |    0    |    2    |
|          |    or_ln34_15_fu_1298    |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|          |      and_ln34_fu_533     |    0    |    0    |    2    |
|          |     and_ln34_1_fu_584    |    0    |    0    |    2    |
|          |     and_ln34_2_fu_635    |    0    |    0    |    2    |
|          |     and_ln34_3_fu_686    |    0    |    0    |    2    |
|          |     and_ln34_4_fu_737    |    0    |    0    |    2    |
|          |     and_ln34_5_fu_788    |    0    |    0    |    2    |
|          |     and_ln34_6_fu_839    |    0    |    0    |    2    |
|    and   |     and_ln34_7_fu_890    |    0    |    0    |    2    |
|          |     and_ln34_8_fu_941    |    0    |    0    |    2    |
|          |     and_ln34_9_fu_992    |    0    |    0    |    2    |
|          |    and_ln34_10_fu_1043   |    0    |    0    |    2    |
|          |    and_ln34_11_fu_1094   |    0    |    0    |    2    |
|          |    and_ln34_12_fu_1145   |    0    |    0    |    2    |
|          |    and_ln34_13_fu_1196   |    0    |    0    |    2    |
|          |    and_ln34_14_fu_1253   |    0    |    0    |    2    |
|          |    and_ln34_15_fu_1304   |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|    add   |      add_ln90_fu_437     |    0    |    0    |    14   |
|          |      add_ln97_fu_449     |    0    |    0    |    12   |
|----------|--------------------------|---------|---------|---------|
| nbreadreq|   tmp_nbreadreq_fu_118   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   read   |      p_0_read_fu_126     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          | write_ln107_write_fu_132 |    0    |    0    |    0    |
|   write  | write_ln114_write_fu_139 |    0    |    0    |    0    |
|          |     grp_write_fu_146     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   fcmp   |        grp_fu_405        |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   zext   | indvars_iv16_cast_fu_461 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |       tmp_1_fu_501       |    0    |    0    |    0    |
|          |       tmp_3_fu_552       |    0    |    0    |    0    |
|          |       tmp_5_fu_603       |    0    |    0    |    0    |
|          |       tmp_7_fu_654       |    0    |    0    |    0    |
|          |       tmp_9_fu_705       |    0    |    0    |    0    |
|          |       tmp_10_fu_756      |    0    |    0    |    0    |
|          |       tmp_12_fu_807      |    0    |    0    |    0    |
|partselect|       tmp_14_fu_858      |    0    |    0    |    0    |
|          |       tmp_16_fu_909      |    0    |    0    |    0    |
|          |       tmp_18_fu_960      |    0    |    0    |    0    |
|          |      tmp_20_fu_1011      |    0    |    0    |    0    |
|          |      tmp_22_fu_1062      |    0    |    0    |    0    |
|          |      tmp_24_fu_1113      |    0    |    0    |    0    |
|          |      tmp_26_fu_1164      |    0    |    0    |    0    |
|          |      tmp_28_fu_1221      |    0    |    0    |    0    |
|          |      tmp_30_fu_1272      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     trunc_ln34_fu_511    |    0    |    0    |    0    |
|          |    trunc_ln34_1_fu_562   |    0    |    0    |    0    |
|          |    trunc_ln34_2_fu_613   |    0    |    0    |    0    |
|          |    trunc_ln34_3_fu_664   |    0    |    0    |    0    |
|          |    trunc_ln34_4_fu_715   |    0    |    0    |    0    |
|          |    trunc_ln34_5_fu_766   |    0    |    0    |    0    |
|          |    trunc_ln34_6_fu_817   |    0    |    0    |    0    |
|   trunc  |    trunc_ln34_7_fu_868   |    0    |    0    |    0    |
|          |    trunc_ln34_8_fu_919   |    0    |    0    |    0    |
|          |    trunc_ln34_9_fu_970   |    0    |    0    |    0    |
|          |   trunc_ln34_10_fu_1021  |    0    |    0    |    0    |
|          |   trunc_ln34_11_fu_1072  |    0    |    0    |    0    |
|          |   trunc_ln34_12_fu_1123  |    0    |    0    |    0    |
|          |   trunc_ln34_13_fu_1174  |    0    |    0    |    0    |
|          |   trunc_ln34_14_fu_1231  |    0    |    0    |    0    |
|          |   trunc_ln34_15_fu_1282  |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    5    |   355   |   1402  |
|----------|--------------------------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |
+------------+--------+--------+--------+
|    bias    |    0   |   32   |    4   |
|weight_0_0_0|    0   |   32   |    4   |
|weight_0_0_1|    0   |   32   |    4   |
|weight_0_0_2|    0   |   32   |    4   |
|weight_0_0_3|    0   |   32   |    4   |
|weight_0_1_0|    0   |   32   |    4   |
|weight_0_1_1|    0   |   32   |    4   |
|weight_0_1_2|    0   |   32   |    4   |
|weight_0_1_3|    0   |   32   |    4   |
|weight_0_2_0|    0   |   32   |    4   |
|weight_0_2_1|    0   |   32   |    4   |
|weight_0_2_2|    0   |   32   |    4   |
|weight_0_2_3|    0   |   32   |    4   |
|weight_0_3_0|    0   |   32   |    4   |
|weight_0_3_1|    0   |   32   |    4   |
|weight_0_3_2|    0   |   32   |    4   |
|weight_0_3_3|    0   |   32   |    4   |
+------------+--------+--------+--------+
|    Total   |    0   |   544  |   68   |
+------------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     add_ln90_reg_1319    |    7   |
|     add_ln97_reg_1331    |    4   |
|    bias_addr_reg_1340    |    3   |
|    bias_load_reg_1425    |   32   |
|       empty_reg_374      |    7   |
|    icmp_ln90_reg_1324    |    1   |
|    icmp_ln97_reg_1336    |    1   |
|   indvars_iv16_reg_385   |    4   |
|     mul_0_3_reg_1515     |   32   |
|     mul_1_1_reg_1520     |   32   |
|     mul_1_2_reg_1525     |   32   |
|     mul_1_3_reg_1530     |   32   |
|     mul_2_1_reg_1535     |   32   |
|     mul_2_2_reg_1540     |   32   |
|     mul_2_3_reg_1550     |   32   |
|     mul_3_1_reg_1555     |   32   |
|     mul_3_2_reg_1560     |   32   |
|     mul_3_3_reg_1570     |   32   |
|          reg_410         |   32   |
|          reg_415         |   32   |
|          reg_420         |   32   |
|          reg_425         |   32   |
|          reg_431         |   32   |
| select_ln174_10_reg_1615 |   32   |
| select_ln174_11_reg_1620 |   32   |
| select_ln174_12_reg_1625 |   32   |
| select_ln174_13_reg_1630 |   32   |
| select_ln174_14_reg_1635 |   32   |
| select_ln174_15_reg_1640 |   32   |
|  select_ln174_1_reg_1565 |   32   |
|  select_ln174_2_reg_1575 |   32   |
|  select_ln174_3_reg_1580 |   32   |
|  select_ln174_4_reg_1585 |   32   |
|  select_ln174_5_reg_1590 |   32   |
|  select_ln174_6_reg_1595 |   32   |
|  select_ln174_7_reg_1600 |   32   |
|  select_ln174_8_reg_1605 |   32   |
|  select_ln174_9_reg_1610 |   32   |
|   select_ln174_reg_1545  |   32   |
|     sum_load_reg_1510    |   32   |
|weight_0_0_0_addr_reg_1345|    3   |
|weight_0_0_0_load_reg_1430|   32   |
|weight_0_0_1_addr_reg_1350|    3   |
|weight_0_0_1_load_reg_1435|   32   |
|weight_0_0_2_addr_reg_1355|    3   |
|weight_0_0_2_load_reg_1440|   32   |
|weight_0_0_3_addr_reg_1360|    3   |
|weight_0_0_3_load_reg_1445|   32   |
|weight_0_1_0_addr_reg_1365|    3   |
|weight_0_1_0_load_reg_1450|   32   |
|weight_0_1_1_addr_reg_1370|    3   |
|weight_0_1_1_load_reg_1455|   32   |
|weight_0_1_2_addr_reg_1375|    3   |
|weight_0_1_2_load_reg_1460|   32   |
|weight_0_1_3_addr_reg_1380|    3   |
|weight_0_1_3_load_reg_1465|   32   |
|weight_0_2_0_addr_reg_1385|    3   |
|weight_0_2_0_load_reg_1470|   32   |
|weight_0_2_1_addr_reg_1390|    3   |
|weight_0_2_1_load_reg_1475|   32   |
|weight_0_2_2_addr_reg_1395|    3   |
|weight_0_2_2_load_reg_1480|   32   |
|weight_0_2_3_addr_reg_1400|    3   |
|weight_0_2_3_load_reg_1485|   32   |
|weight_0_3_0_addr_reg_1405|    3   |
|weight_0_3_0_load_reg_1490|   32   |
|weight_0_3_1_addr_reg_1410|    3   |
|weight_0_3_1_load_reg_1495|   32   |
|weight_0_3_2_addr_reg_1415|    3   |
|weight_0_3_2_load_reg_1500|   32   |
|weight_0_3_3_addr_reg_1420|    3   |
|weight_0_3_3_load_reg_1505|   32   |
+--------------------------+--------+
|           Total          |  1643  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_146 |  p2  |  32  |  32  |  1024  ||   148   |
| grp_access_fu_160 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_173 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_186 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_199 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_212 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_225 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_238 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_251 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_264 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_277 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_290 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_303 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_316 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_329 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_342 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_355 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_368 |  p0  |   2  |   3  |    6   ||    9    |
|     grp_fu_396    |  p0  |   4  |  32  |   128  ||    20   |
|     grp_fu_396    |  p1  |  14  |  32  |   448  ||    65   |
|     grp_fu_400    |  p0  |  16  |  32  |   512  ||    65   |
|     grp_fu_405    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  2278  || 10.0949 ||   460   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |   355  |  1402  |
|   Memory  |    0   |    -   |    -   |   544  |   68   |
|Multiplexer|    -   |    -   |   10   |    -   |   460  |
|  Register |    -   |    -   |    -   |  1643  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   10   |  2542  |  1930  |
+-----------+--------+--------+--------+--------+--------+
