// Seed: 2970750589
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    output logic id_2
);
  always @(posedge id_1) begin
    id_2 = 1'b0;
    id_2 = 1;
  end
endmodule
