/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4M1L/verilog/tsl18cio250/zero/pc3b03ed.v
/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4M1L/verilog/tsl18cio250/zero/pc3d01.v
/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4M1L/verilog/tsl18cio250/zero/pt3b02.v
/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/iopad/cio250/6M1L/verilog/tsl18cio250/zero/pc3d21.v
/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/verilog/vcs_sim_model/tsl18fs120_scl.v
/home/madank/work/vsdRiscvScl180/gl/RAM128.v
/home/madank/work/vsdRiscvScl180/gl/caravel_netlists.v
/home/madank/work/vsdRiscvScl180/gl/defines.v
/home/madank/work/vsdRiscvScl180/gls/hkspi_tb.v
/home/madank/work/vsdRiscvScl180/gls/spiflash.v
/home/madank/work/vsdRiscvScl180/gls/tbuart.v
/home/madank/work/vsdRiscvScl180/rtl/RAM256.v
/home/madank/work/vsdRiscvScl180/rtl/constant_block.v
/home/madank/work/vsdRiscvScl180/rtl/dummy_scl180_conb_1.v
/home/madank/work/vsdRiscvScl180/rtl/scl180_wrapper/pc3b03ed_wrapper.v
/home/madank/work/vsdRiscvScl180/rtl/scl180_wrapper/pc3d01_wrapper.v
/home/madank/work/vsdRiscvScl180/rtl/scl180_wrapper/pt3b02_wrapper.v
/home/madank/work/vsdRiscvScl180/synthesis/output/vsdcaravel_synthesis.v
