

================================================================
== Vitis HLS Report for 'ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_s'
================================================================
* Date:           Mon Mar 10 15:36:51 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SDA
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p_CIV-fsvh2892-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       27|       27|  0.270 us|  0.270 us|   27|   27|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_7  |       25|       25|        11|          1|          1|    16|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     713|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     3|        0|      20|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      99|    -|
|Register             |        -|     -|      867|      32|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     3|      867|     864|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------------------+---------+----+---+----+-----+
    |         Instance         |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |mul_28ns_32s_32_1_1_U717  |mul_28ns_32s_32_1_1  |        0|   3|  0|  20|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |Total                     |                     |        0|   3|  0|  20|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln251_fu_192_p2                 |         +|   0|  0|  95|          88|           1|
    |add_ln254_1_fu_310_p2               |         +|   0|  0|  67|          60|           1|
    |add_ln254_fu_238_p2                 |         +|   0|  0|  35|          28|           1|
    |add_ln257_fu_290_p2                 |         +|   0|  0|  39|          32|           1|
    |empty_1051_fu_275_p2                |         +|   0|  0|  71|          64|          64|
    |ap_block_state11_pp0_stage0_iter10  |       and|   0|  0|   2|           1|           1|
    |ap_block_state12_pp0_stage0_iter11  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln251_fu_187_p2                |      icmp|   0|  0|  95|          88|          88|
    |icmp_ln254_fu_201_p2                |      icmp|   0|  0|  67|          60|          60|
    |icmp_ln257_1_fu_225_p2              |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln257_fu_220_p2                |      icmp|   0|  0|  39|          32|           1|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001           |        or|   0|  0|   2|           1|           1|
    |or_ln251_fu_214_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln254_fu_244_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln257_fu_296_p2                  |        or|   0|  0|   2|           1|           1|
    |select_ln251_1_fu_230_p3            |    select|   0|  0|   2|           1|           1|
    |select_ln251_fu_206_p3              |    select|   0|  0|  28|           1|           1|
    |select_ln254_1_fu_316_p3            |    select|   0|  0|  58|           1|           1|
    |select_ln254_fu_250_p3              |    select|   0|  0|  28|           1|          28|
    |select_ln257_fu_302_p3              |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 713|         498|         291|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |MM_BUS_blk_n_AR                        |   9|          2|    1|          2|
    |MM_BUS_blk_n_R                         |   9|          2|    1|          2|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                |   9|          2|    1|          2|
    |ap_phi_mux_first_iter_3_phi_fu_146_p4  |   9|          2|    1|          2|
    |fifo_mm_w_blk_n                        |   9|          2|    1|          2|
    |indvar_flatten41_fu_92                 |   9|          2|   60|        120|
    |indvar_flatten53_fu_96                 |   9|          2|   88|        176|
    |m_fu_88                                |   9|          2|   28|         56|
    |n_fu_84                                |   9|          2|   32|         64|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  99|         22|  215|        430|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+-----+----+-----+-----------+
    |                Name               |  FF | LUT| Bits| Const Bits|
    +-----------------------------------+-----+----+-----+-----------+
    |MM_BUS_addr_read_reg_424           |  512|   0|  512|          0|
    |ap_CS_fsm                          |    1|   0|    1|          0|
    |ap_done_reg                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |    1|   0|    1|          0|
    |first_iter_3_reg_142               |    1|   0|    1|          0|
    |icmp_ln251_reg_405                 |    1|   0|    1|          0|
    |indvar_flatten41_fu_92             |   60|   0|   60|          0|
    |indvar_flatten53_fu_96             |   88|   0|   88|          0|
    |m_fu_88                            |   28|   0|   28|          0|
    |n_fu_84                            |   32|   0|   32|          0|
    |or_ln254_reg_409                   |    1|   0|    1|          0|
    |trunc_ln9_reg_413                  |   58|   0|   58|          0|
    |icmp_ln251_reg_405                 |   64|  32|    1|          0|
    +-----------------------------------+-----+----+-----+-----------+
    |Total                              |  867|  32|  804|          0|
    +-----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                                   Source Object                                  |    C Type    |
+--------------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_|  return value|
|m_axi_MM_BUS_AWVALID      |  out|    1|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_AWREADY      |   in|    1|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_AWADDR       |  out|   64|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_AWID         |  out|    1|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_AWLEN        |  out|   32|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_AWSIZE       |  out|    3|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_AWBURST      |  out|    2|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_AWLOCK       |  out|    2|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_AWCACHE      |  out|    4|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_AWPROT       |  out|    3|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_AWQOS        |  out|    4|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_AWREGION     |  out|    4|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_AWUSER       |  out|    1|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_WVALID       |  out|    1|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_WREADY       |   in|    1|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_WDATA        |  out|  512|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_WSTRB        |  out|   64|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_WLAST        |  out|    1|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_WID          |  out|    1|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_WUSER        |  out|    1|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_ARVALID      |  out|    1|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_ARREADY      |   in|    1|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_ARADDR       |  out|   64|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_ARID         |  out|    1|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_ARLEN        |  out|   32|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_ARSIZE       |  out|    3|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_ARBURST      |  out|    2|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_ARLOCK       |  out|    2|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_ARCACHE      |  out|    4|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_ARPROT       |  out|    3|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_ARQOS        |  out|    4|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_ARREGION     |  out|    4|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_ARUSER       |  out|    1|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_RVALID       |   in|    1|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_RREADY       |  out|    1|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_RDATA        |   in|  512|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_RLAST        |   in|    1|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_RID          |   in|    1|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_RFIFONUM     |   in|    9|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_RUSER        |   in|    1|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_RRESP        |   in|    2|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_BVALID       |   in|    1|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_BREADY       |  out|    1|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_BRESP        |   in|    2|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_BID          |   in|    1|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_BUSER        |   in|    1|       m_axi|                                                                            MM_BUS|       pointer|
|fifo_mm_w_din             |  out|  512|     ap_fifo|                                                                         fifo_mm_w|       pointer|
|fifo_mm_w_num_data_valid  |   in|    8|     ap_fifo|                                                                         fifo_mm_w|       pointer|
|fifo_mm_w_fifo_cap        |   in|    8|     ap_fifo|                                                                         fifo_mm_w|       pointer|
|fifo_mm_w_full_n          |   in|    1|     ap_fifo|                                                                         fifo_mm_w|       pointer|
|fifo_mm_w_write           |  out|    1|     ap_fifo|                                                                         fifo_mm_w|       pointer|
|bound46                   |   in|   88|     ap_none|                                                                           bound46|        scalar|
|N                         |   in|   32|     ap_none|                                                                                 N|        scalar|
|bound39                   |   in|   60|     ap_none|                                                                           bound39|        scalar|
|MM_Weight                 |   in|   64|     ap_none|                                                                         MM_Weight|        scalar|
+--------------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.36>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [tools.cpp:257]   --->   Operation 14 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%m = alloca i32 1" [tools.cpp:254]   --->   Operation 15 'alloca' 'm' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten41 = alloca i32 1"   --->   Operation 16 'alloca' 'indvar_flatten41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten53 = alloca i32 1"   --->   Operation 17 'alloca' 'indvar_flatten53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %MM_BUS, void @empty_17, i32 0, i32 0, void @empty_14, i32 0, i32 5000, void @empty_10, void @empty_12, void @empty_14, i32 16, i32 16, i32 16, i32 16, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_mm_w, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%MM_Weight_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %MM_Weight" [tools.cpp:224]   --->   Operation 20 'read' 'MM_Weight_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%bound39_read = read i60 @_ssdm_op_Read.ap_auto.i60, i60 %bound39" [tools.cpp:224]   --->   Operation 21 'read' 'bound39_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%N_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %N" [tools.cpp:224]   --->   Operation 22 'read' 'N_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%bound46_read = read i88 @_ssdm_op_Read.ap_auto.i88, i88 %bound46" [tools.cpp:224]   --->   Operation 23 'read' 'bound46_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.36ns)   --->   "%store_ln0 = store i88 0, i88 %indvar_flatten53"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 25 [1/1] (0.36ns)   --->   "%store_ln0 = store i60 0, i60 %indvar_flatten41"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 26 [1/1] (0.36ns)   --->   "%store_ln254 = store i28 0, i28 %m" [tools.cpp:254]   --->   Operation 26 'store' 'store_ln254' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 27 [1/1] (0.36ns)   --->   "%store_ln257 = store i32 0, i32 %n" [tools.cpp:257]   --->   Operation 27 'store' 'store_ln257' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 28 [1/1] (0.36ns)   --->   "%br_ln0 = br void %for.inc65"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.36>

State 2 <SV = 1> <Delay = 6.01>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%first_iter_3 = phi i1 1, void %newFuncRoot, i1 0, void %for.inc65.split"   --->   Operation 29 'phi' 'first_iter_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%n_1 = load i32 %n" [tools.cpp:257]   --->   Operation 30 'load' 'n_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten41_load = load i60 %indvar_flatten41" [tools.cpp:254]   --->   Operation 31 'load' 'indvar_flatten41_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%indvar_flatten53_load = load i88 %indvar_flatten53" [tools.cpp:251]   --->   Operation 32 'load' 'indvar_flatten53_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.09ns)   --->   "%icmp_ln251 = icmp_eq  i88 %indvar_flatten53_load, i88 %bound46_read" [tools.cpp:251]   --->   Operation 33 'icmp' 'icmp_ln251' <Predicate = true> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.09ns)   --->   "%add_ln251 = add i88 %indvar_flatten53_load, i88 1" [tools.cpp:251]   --->   Operation 34 'add' 'add_ln251' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln251 = br i1 %icmp_ln251, void %for.inc71.loopexit, void %if.end.loopexit.exitStub" [tools.cpp:251]   --->   Operation 35 'br' 'br_ln251' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%m_load = load i28 %m" [tools.cpp:251]   --->   Operation 36 'load' 'm_load' <Predicate = (!icmp_ln251)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.94ns)   --->   "%icmp_ln254 = icmp_eq  i60 %indvar_flatten41_load, i60 %bound39_read" [tools.cpp:254]   --->   Operation 37 'icmp' 'icmp_ln254' <Predicate = (!icmp_ln251)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.30ns)   --->   "%select_ln251 = select i1 %icmp_ln254, i28 0, i28 %m_load" [tools.cpp:251]   --->   Operation 38 'select' 'select_ln251' <Predicate = (!icmp_ln251)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node or_ln254)   --->   "%or_ln251 = or i1 %icmp_ln254, i1 %first_iter_3" [tools.cpp:251]   --->   Operation 39 'or' 'or_ln251' <Predicate = (!icmp_ln251)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.79ns)   --->   "%icmp_ln257 = icmp_eq  i32 %N_read, i32 0" [tools.cpp:257]   --->   Operation 40 'icmp' 'icmp_ln257' <Predicate = (!icmp_ln251)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.79ns)   --->   "%icmp_ln257_1 = icmp_eq  i32 %n_1, i32 %N_read" [tools.cpp:257]   --->   Operation 41 'icmp' 'icmp_ln257_1' <Predicate = (!icmp_ln251)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.25ns)   --->   "%select_ln251_1 = select i1 %icmp_ln254, i1 %icmp_ln257, i1 %icmp_ln257_1" [tools.cpp:251]   --->   Operation 42 'select' 'select_ln251_1' <Predicate = (!icmp_ln251)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.77ns)   --->   "%add_ln254 = add i28 %select_ln251, i28 1" [tools.cpp:254]   --->   Operation 43 'add' 'add_ln254' <Predicate = (!icmp_ln251)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.11ns) (out node of the LUT)   --->   "%or_ln254 = or i1 %select_ln251_1, i1 %or_ln251" [tools.cpp:254]   --->   Operation 44 'or' 'or_ln254' <Predicate = (!icmp_ln251)> <Delay = 0.11> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.30ns)   --->   "%select_ln254 = select i1 %select_ln251_1, i28 %add_ln254, i28 %select_ln251" [tools.cpp:254]   --->   Operation 45 'select' 'select_ln254' <Predicate = (!icmp_ln251)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%m_2_cast = zext i28 %select_ln254" [tools.cpp:254]   --->   Operation 46 'zext' 'm_2_cast' <Predicate = (!icmp_ln251)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (2.73ns)   --->   "%empty_1050 = mul i32 %m_2_cast, i32 %N_read" [tools.cpp:254]   --->   Operation 47 'mul' 'empty_1050' <Predicate = (!icmp_ln251)> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %empty_1050, i6 0" [tools.cpp:254]   --->   Operation 48 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln251)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%p_cast7 = zext i38 %tmp_s" [tools.cpp:254]   --->   Operation 49 'zext' 'p_cast7' <Predicate = (!icmp_ln251)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.96ns)   --->   "%empty_1051 = add i64 %p_cast7, i64 %MM_Weight_read" [tools.cpp:254]   --->   Operation 50 'add' 'empty_1051' <Predicate = (!icmp_ln251)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_1051, i32 6, i32 63" [tools.cpp:257]   --->   Operation 51 'partselect' 'trunc_ln9' <Predicate = (!icmp_ln251)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln257 = br i1 %or_ln254, void %for.inc65.split, void %for.first.iter.for.inc65" [tools.cpp:257]   --->   Operation 52 'br' 'br_ln257' <Predicate = (!icmp_ln251)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.79ns)   --->   "%add_ln257 = add i32 %n_1, i32 1" [tools.cpp:257]   --->   Operation 53 'add' 'add_ln257' <Predicate = (!icmp_ln251)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln257)   --->   "%or_ln257 = or i1 %select_ln251_1, i1 %icmp_ln254" [tools.cpp:257]   --->   Operation 54 'or' 'or_ln257' <Predicate = (!icmp_ln251)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.21ns) (out node of the LUT)   --->   "%select_ln257 = select i1 %or_ln257, i32 1, i32 %add_ln257" [tools.cpp:257]   --->   Operation 55 'select' 'select_ln257' <Predicate = (!icmp_ln251)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.94ns)   --->   "%add_ln254_1 = add i60 %indvar_flatten41_load, i60 1" [tools.cpp:254]   --->   Operation 56 'add' 'add_ln254_1' <Predicate = (!icmp_ln251)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.27ns)   --->   "%select_ln254_1 = select i1 %icmp_ln254, i60 1, i60 %add_ln254_1" [tools.cpp:254]   --->   Operation 57 'select' 'select_ln254_1' <Predicate = (!icmp_ln251)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.36ns)   --->   "%store_ln251 = store i88 %add_ln251, i88 %indvar_flatten53" [tools.cpp:251]   --->   Operation 58 'store' 'store_ln251' <Predicate = (!icmp_ln251)> <Delay = 0.36>
ST_2 : Operation 59 [1/1] (0.36ns)   --->   "%store_ln254 = store i60 %select_ln254_1, i60 %indvar_flatten41" [tools.cpp:254]   --->   Operation 59 'store' 'store_ln254' <Predicate = (!icmp_ln251)> <Delay = 0.36>
ST_2 : Operation 60 [1/1] (0.36ns)   --->   "%store_ln254 = store i28 %select_ln254, i28 %m" [tools.cpp:254]   --->   Operation 60 'store' 'store_ln254' <Predicate = (!icmp_ln251)> <Delay = 0.36>
ST_2 : Operation 61 [1/1] (0.36ns)   --->   "%store_ln257 = store i32 %select_ln257, i32 %n" [tools.cpp:257]   --->   Operation 61 'store' 'store_ln257' <Predicate = (!icmp_ln251)> <Delay = 0.36>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln257 = br void %for.inc65" [tools.cpp:257]   --->   Operation 62 'br' 'br_ln257' <Predicate = (!icmp_ln251)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_7_str"   --->   Operation 63 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 64 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln257 = sext i58 %trunc_ln9" [tools.cpp:257]   --->   Operation 65 'sext' 'sext_ln257' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%MM_BUS_addr = getelementptr i512 %MM_BUS, i64 %sext_ln257" [tools.cpp:257]   --->   Operation 66 'getelementptr' 'MM_BUS_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %MM_BUS_addr, i32 %N_read" [tools.cpp:257]   --->   Operation 67 'readreq' 'empty' <Predicate = (or_ln254)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 68 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %MM_BUS_addr, i32 %N_read" [tools.cpp:257]   --->   Operation 68 'readreq' 'empty' <Predicate = (or_ln254)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 69 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %MM_BUS_addr, i32 %N_read" [tools.cpp:257]   --->   Operation 69 'readreq' 'empty' <Predicate = (or_ln254)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 70 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %MM_BUS_addr, i32 %N_read" [tools.cpp:257]   --->   Operation 70 'readreq' 'empty' <Predicate = (or_ln254)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 71 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %MM_BUS_addr, i32 %N_read" [tools.cpp:257]   --->   Operation 71 'readreq' 'empty' <Predicate = (or_ln254)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 72 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %MM_BUS_addr, i32 %N_read" [tools.cpp:257]   --->   Operation 72 'readreq' 'empty' <Predicate = (or_ln254)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 73 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %MM_BUS_addr, i32 %N_read" [tools.cpp:257]   --->   Operation 73 'readreq' 'empty' <Predicate = (or_ln254)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 74 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %MM_BUS_addr, i32 %N_read" [tools.cpp:257]   --->   Operation 74 'readreq' 'empty' <Predicate = (or_ln254)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln257 = br void %for.inc65.split" [tools.cpp:257]   --->   Operation 75 'br' 'br_ln257' <Predicate = (or_ln254)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 76 [1/1] (7.30ns)   --->   "%MM_BUS_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i64 %MM_BUS_addr" [tools.cpp:261]   --->   Operation 76 'read' 'MM_BUS_addr_read' <Predicate = (!icmp_ln251)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 79 'ret' 'ret_ln0' <Predicate = (icmp_ln251)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 1.46>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%specpipeline_ln260 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_14" [tools.cpp:260]   --->   Operation 77 'specpipeline' 'specpipeline_ln260' <Predicate = (!icmp_ln251)> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (1.46ns)   --->   "%write_ln262 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_mm_w, i512 %MM_BUS_addr_read" [tools.cpp:262]   --->   Operation 78 'write' 'write_ln262' <Predicate = (!icmp_ln251)> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 128> <FIFO>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bound46]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fifo_mm_w]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ N]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bound39]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ MM_Weight]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ MM_BUS]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n                     (alloca           ) [ 0110000000000]
m                     (alloca           ) [ 0110000000000]
indvar_flatten41      (alloca           ) [ 0110000000000]
indvar_flatten53      (alloca           ) [ 0110000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000]
MM_Weight_read        (read             ) [ 0110000000000]
bound39_read          (read             ) [ 0110000000000]
N_read                (read             ) [ 0111111111100]
bound46_read          (read             ) [ 0110000000000]
store_ln0             (store            ) [ 0000000000000]
store_ln0             (store            ) [ 0000000000000]
store_ln254           (store            ) [ 0000000000000]
store_ln257           (store            ) [ 0000000000000]
br_ln0                (br               ) [ 0110000000000]
first_iter_3          (phi              ) [ 0110000000000]
n_1                   (load             ) [ 0000000000000]
indvar_flatten41_load (load             ) [ 0000000000000]
indvar_flatten53_load (load             ) [ 0000000000000]
icmp_ln251            (icmp             ) [ 0111111111111]
add_ln251             (add              ) [ 0000000000000]
br_ln251              (br               ) [ 0000000000000]
m_load                (load             ) [ 0000000000000]
icmp_ln254            (icmp             ) [ 0000000000000]
select_ln251          (select           ) [ 0000000000000]
or_ln251              (or               ) [ 0000000000000]
icmp_ln257            (icmp             ) [ 0000000000000]
icmp_ln257_1          (icmp             ) [ 0000000000000]
select_ln251_1        (select           ) [ 0000000000000]
add_ln254             (add              ) [ 0000000000000]
or_ln254              (or               ) [ 0101111111100]
select_ln254          (select           ) [ 0000000000000]
m_2_cast              (zext             ) [ 0000000000000]
empty_1050            (mul              ) [ 0000000000000]
tmp_s                 (bitconcatenate   ) [ 0000000000000]
p_cast7               (zext             ) [ 0000000000000]
empty_1051            (add              ) [ 0000000000000]
trunc_ln9             (partselect       ) [ 0101000000000]
br_ln257              (br               ) [ 0000000000000]
add_ln257             (add              ) [ 0000000000000]
or_ln257              (or               ) [ 0000000000000]
select_ln257          (select           ) [ 0000000000000]
add_ln254_1           (add              ) [ 0000000000000]
select_ln254_1        (select           ) [ 0000000000000]
store_ln251           (store            ) [ 0000000000000]
store_ln254           (store            ) [ 0000000000000]
store_ln254           (store            ) [ 0000000000000]
store_ln257           (store            ) [ 0000000000000]
br_ln257              (br               ) [ 0110000000000]
specloopname_ln0      (specloopname     ) [ 0000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000]
sext_ln257            (sext             ) [ 0000000000000]
MM_BUS_addr           (getelementptr    ) [ 0100111111110]
empty                 (readreq          ) [ 0000000000000]
br_ln257              (br               ) [ 0000000000000]
MM_BUS_addr_read      (read             ) [ 0100000000001]
specpipeline_ln260    (specpipeline     ) [ 0000000000000]
write_ln262           (write            ) [ 0000000000000]
ret_ln0               (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bound46">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound46"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_mm_w">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_mm_w"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="N">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="N"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bound39">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound39"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="MM_Weight">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MM_Weight"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="MM_BUS">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MM_BUS"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i60"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i88"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i38.i32.i6"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i58.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_7_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="n_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="m_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="indvar_flatten41_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten41/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="indvar_flatten53_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="88" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten53/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="MM_Weight_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="64" slack="0"/>
<pin id="102" dir="0" index="1" bw="64" slack="0"/>
<pin id="103" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="MM_Weight_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="bound39_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="60" slack="0"/>
<pin id="108" dir="0" index="1" bw="60" slack="0"/>
<pin id="109" dir="1" index="2" bw="60" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound39_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="N_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="N_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="bound46_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="88" slack="0"/>
<pin id="120" dir="0" index="1" bw="88" slack="0"/>
<pin id="121" dir="1" index="2" bw="88" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound46_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_readreq_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="512" slack="0"/>
<pin id="127" dir="0" index="2" bw="32" slack="2"/>
<pin id="128" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="MM_BUS_addr_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="512" slack="0"/>
<pin id="132" dir="0" index="1" bw="512" slack="8"/>
<pin id="133" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="MM_BUS_addr_read/11 "/>
</bind>
</comp>

<comp id="135" class="1004" name="write_ln262_write_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="0" slack="0"/>
<pin id="137" dir="0" index="1" bw="512" slack="0"/>
<pin id="138" dir="0" index="2" bw="512" slack="1"/>
<pin id="139" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln262/12 "/>
</bind>
</comp>

<comp id="142" class="1005" name="first_iter_3_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="1"/>
<pin id="144" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="first_iter_3 (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="first_iter_3_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="1"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="1" slack="0"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_iter_3/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="empty_1050_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="28" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="1"/>
<pin id="157" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_1050/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="store_ln0_store_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="88" slack="0"/>
<pin id="161" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="store_ln0_store_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="60" slack="0"/>
<pin id="166" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln254_store_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="28" slack="0"/>
<pin id="171" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln254/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="store_ln257_store_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="0"/>
<pin id="176" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln257/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="n_1_load_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="1"/>
<pin id="180" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n_1/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="indvar_flatten41_load_load_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="60" slack="1"/>
<pin id="183" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten41_load/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="indvar_flatten53_load_load_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="88" slack="1"/>
<pin id="186" dir="1" index="1" bw="88" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten53_load/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="icmp_ln251_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="88" slack="0"/>
<pin id="189" dir="0" index="1" bw="88" slack="1"/>
<pin id="190" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln251/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="add_ln251_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="88" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="88" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln251/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="m_load_load_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="28" slack="1"/>
<pin id="200" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_load/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="icmp_ln254_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="60" slack="0"/>
<pin id="203" dir="0" index="1" bw="60" slack="1"/>
<pin id="204" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln254/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="select_ln251_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="28" slack="0"/>
<pin id="209" dir="0" index="2" bw="28" slack="0"/>
<pin id="210" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln251/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="or_ln251_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln251/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="icmp_ln257_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="1"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln257/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="icmp_ln257_1_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="1"/>
<pin id="228" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln257_1/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="select_ln251_1_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="1" slack="0"/>
<pin id="234" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln251_1/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="add_ln254_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="28" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln254/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="or_ln254_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln254/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="select_ln254_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="28" slack="0"/>
<pin id="253" dir="0" index="2" bw="28" slack="0"/>
<pin id="254" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln254/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="m_2_cast_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="28" slack="0"/>
<pin id="260" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_2_cast/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_s_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="38" slack="0"/>
<pin id="265" dir="0" index="1" bw="32" slack="0"/>
<pin id="266" dir="0" index="2" bw="1" slack="0"/>
<pin id="267" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="p_cast7_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="38" slack="0"/>
<pin id="273" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast7/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="empty_1051_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="38" slack="0"/>
<pin id="277" dir="0" index="1" bw="64" slack="1"/>
<pin id="278" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_1051/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="trunc_ln9_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="58" slack="0"/>
<pin id="282" dir="0" index="1" bw="64" slack="0"/>
<pin id="283" dir="0" index="2" bw="4" slack="0"/>
<pin id="284" dir="0" index="3" bw="7" slack="0"/>
<pin id="285" dir="1" index="4" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln9/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="add_ln257_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln257/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="or_ln257_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln257/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="select_ln257_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="0"/>
<pin id="305" dir="0" index="2" bw="32" slack="0"/>
<pin id="306" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln257/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="add_ln254_1_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="60" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="1" index="2" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln254_1/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="select_ln254_1_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="60" slack="0"/>
<pin id="319" dir="0" index="2" bw="60" slack="0"/>
<pin id="320" dir="1" index="3" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln254_1/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="store_ln251_store_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="88" slack="0"/>
<pin id="326" dir="0" index="1" bw="88" slack="1"/>
<pin id="327" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln251/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="store_ln254_store_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="60" slack="0"/>
<pin id="331" dir="0" index="1" bw="60" slack="1"/>
<pin id="332" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln254/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="store_ln254_store_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="28" slack="0"/>
<pin id="336" dir="0" index="1" bw="28" slack="1"/>
<pin id="337" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln254/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="store_ln257_store_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="0"/>
<pin id="341" dir="0" index="1" bw="32" slack="1"/>
<pin id="342" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln257/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="sext_ln257_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="58" slack="1"/>
<pin id="346" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln257/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="MM_BUS_addr_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="64" slack="0"/>
<pin id="349" dir="0" index="1" bw="64" slack="0"/>
<pin id="350" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MM_BUS_addr/3 "/>
</bind>
</comp>

<comp id="354" class="1005" name="n_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="361" class="1005" name="m_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="28" slack="0"/>
<pin id="363" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="368" class="1005" name="indvar_flatten41_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="60" slack="0"/>
<pin id="370" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten41 "/>
</bind>
</comp>

<comp id="375" class="1005" name="indvar_flatten53_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="88" slack="0"/>
<pin id="377" dir="1" index="1" bw="88" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten53 "/>
</bind>
</comp>

<comp id="382" class="1005" name="MM_Weight_read_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="64" slack="1"/>
<pin id="384" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="MM_Weight_read "/>
</bind>
</comp>

<comp id="387" class="1005" name="bound39_read_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="60" slack="1"/>
<pin id="389" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opset="bound39_read "/>
</bind>
</comp>

<comp id="392" class="1005" name="N_read_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="1"/>
<pin id="394" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="N_read "/>
</bind>
</comp>

<comp id="400" class="1005" name="bound46_read_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="88" slack="1"/>
<pin id="402" dir="1" index="1" bw="88" slack="1"/>
</pin_list>
<bind>
<opset="bound46_read "/>
</bind>
</comp>

<comp id="405" class="1005" name="icmp_ln251_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="1"/>
<pin id="407" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln251 "/>
</bind>
</comp>

<comp id="409" class="1005" name="or_ln254_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="1"/>
<pin id="411" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln254 "/>
</bind>
</comp>

<comp id="413" class="1005" name="trunc_ln9_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="58" slack="1"/>
<pin id="415" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln9 "/>
</bind>
</comp>

<comp id="418" class="1005" name="MM_BUS_addr_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="512" slack="1"/>
<pin id="420" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="MM_BUS_addr "/>
</bind>
</comp>

<comp id="424" class="1005" name="MM_BUS_addr_read_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="512" slack="1"/>
<pin id="426" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="MM_BUS_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="12" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="12" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="12" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="34" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="36" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="38" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="40" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="76" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="78" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="82" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="2" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="48" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="142" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="50" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="162"><net_src comp="42" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="167"><net_src comp="44" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="172"><net_src comp="46" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="177"><net_src comp="18" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="191"><net_src comp="184" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="196"><net_src comp="184" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="52" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="205"><net_src comp="181" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="201" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="46" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="198" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="218"><net_src comp="201" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="146" pin="4"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="18" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="229"><net_src comp="178" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="201" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="220" pin="2"/><net_sink comp="230" pin=1"/></net>

<net id="237"><net_src comp="225" pin="2"/><net_sink comp="230" pin=2"/></net>

<net id="242"><net_src comp="206" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="54" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="230" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="214" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="255"><net_src comp="230" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="238" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="206" pin="3"/><net_sink comp="250" pin=2"/></net>

<net id="261"><net_src comp="250" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="268"><net_src comp="56" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="154" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="58" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="274"><net_src comp="263" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="279"><net_src comp="271" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="286"><net_src comp="60" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="275" pin="2"/><net_sink comp="280" pin=1"/></net>

<net id="288"><net_src comp="62" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="289"><net_src comp="64" pin="0"/><net_sink comp="280" pin=3"/></net>

<net id="294"><net_src comp="178" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="12" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="230" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="201" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="307"><net_src comp="296" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="12" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="309"><net_src comp="290" pin="2"/><net_sink comp="302" pin=2"/></net>

<net id="314"><net_src comp="181" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="66" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="321"><net_src comp="201" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="66" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="323"><net_src comp="310" pin="2"/><net_sink comp="316" pin=2"/></net>

<net id="328"><net_src comp="192" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="333"><net_src comp="316" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="338"><net_src comp="250" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="343"><net_src comp="302" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="351"><net_src comp="10" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="344" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="353"><net_src comp="347" pin="2"/><net_sink comp="124" pin=1"/></net>

<net id="357"><net_src comp="84" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="359"><net_src comp="354" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="360"><net_src comp="354" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="364"><net_src comp="88" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="366"><net_src comp="361" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="367"><net_src comp="361" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="371"><net_src comp="92" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="373"><net_src comp="368" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="374"><net_src comp="368" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="378"><net_src comp="96" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="380"><net_src comp="375" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="381"><net_src comp="375" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="385"><net_src comp="100" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="390"><net_src comp="106" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="395"><net_src comp="112" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="397"><net_src comp="392" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="398"><net_src comp="392" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="399"><net_src comp="392" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="403"><net_src comp="118" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="408"><net_src comp="187" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="412"><net_src comp="244" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="416"><net_src comp="280" pin="4"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="421"><net_src comp="347" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="423"><net_src comp="418" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="427"><net_src comp="130" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="135" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_mm_w | {12 }
	Port: MM_BUS | {}
 - Input state : 
	Port: ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_ : bound46 | {1 }
	Port: ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_ : fifo_mm_w | {}
	Port: ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_ : N | {1 }
	Port: ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_ : bound39 | {1 }
	Port: ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_ : MM_Weight | {1 }
	Port: ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_ : MM_BUS | {3 4 5 6 7 8 9 10 11 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln254 : 1
		store_ln257 : 1
	State 2
		icmp_ln251 : 1
		add_ln251 : 1
		br_ln251 : 2
		icmp_ln254 : 1
		select_ln251 : 2
		or_ln251 : 2
		icmp_ln257_1 : 1
		select_ln251_1 : 2
		add_ln254 : 3
		or_ln254 : 3
		select_ln254 : 4
		m_2_cast : 5
		empty_1050 : 6
		tmp_s : 7
		p_cast7 : 8
		empty_1051 : 9
		trunc_ln9 : 10
		br_ln257 : 3
		add_ln257 : 1
		or_ln257 : 3
		select_ln257 : 3
		add_ln254_1 : 1
		select_ln254_1 : 2
		store_ln251 : 2
		store_ln254 : 3
		store_ln254 : 5
		store_ln257 : 4
	State 3
		MM_BUS_addr : 1
		empty : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |       add_ln251_fu_192       |    0    |    0    |    95   |
|          |       add_ln254_fu_238       |    0    |    0    |    35   |
|    add   |       empty_1051_fu_275      |    0    |    0    |    71   |
|          |       add_ln257_fu_290       |    0    |    0    |    39   |
|          |      add_ln254_1_fu_310      |    0    |    0    |    67   |
|----------|------------------------------|---------|---------|---------|
|          |       icmp_ln251_fu_187      |    0    |    0    |    95   |
|   icmp   |       icmp_ln254_fu_201      |    0    |    0    |    67   |
|          |       icmp_ln257_fu_220      |    0    |    0    |    39   |
|          |      icmp_ln257_1_fu_225     |    0    |    0    |    39   |
|----------|------------------------------|---------|---------|---------|
|          |      select_ln251_fu_206     |    0    |    0    |    28   |
|          |     select_ln251_1_fu_230    |    0    |    0    |    2    |
|  select  |      select_ln254_fu_250     |    0    |    0    |    28   |
|          |      select_ln257_fu_302     |    0    |    0    |    32   |
|          |     select_ln254_1_fu_316    |    0    |    0    |    58   |
|----------|------------------------------|---------|---------|---------|
|    mul   |       empty_1050_fu_154      |    3    |    0    |    20   |
|----------|------------------------------|---------|---------|---------|
|          |        or_ln251_fu_214       |    0    |    0    |    2    |
|    or    |        or_ln254_fu_244       |    0    |    0    |    2    |
|          |        or_ln257_fu_296       |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          |  MM_Weight_read_read_fu_100  |    0    |    0    |    0    |
|          |   bound39_read_read_fu_106   |    0    |    0    |    0    |
|   read   |      N_read_read_fu_112      |    0    |    0    |    0    |
|          |   bound46_read_read_fu_118   |    0    |    0    |    0    |
|          | MM_BUS_addr_read_read_fu_130 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|  readreq |      grp_readreq_fu_124      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |   write_ln262_write_fu_135   |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   zext   |        m_2_cast_fu_258       |    0    |    0    |    0    |
|          |        p_cast7_fu_271        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|bitconcatenate|         tmp_s_fu_263         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|partselect|       trunc_ln9_fu_280       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   sext   |       sext_ln257_fu_344      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    3    |    0    |   721   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|MM_BUS_addr_read_reg_424|   512  |
|   MM_BUS_addr_reg_418  |   512  |
| MM_Weight_read_reg_382 |   64   |
|     N_read_reg_392     |   32   |
|  bound39_read_reg_387  |   60   |
|  bound46_read_reg_400  |   88   |
|  first_iter_3_reg_142  |    1   |
|   icmp_ln251_reg_405   |    1   |
|indvar_flatten41_reg_368|   60   |
|indvar_flatten53_reg_375|   88   |
|        m_reg_361       |   28   |
|        n_reg_354       |   32   |
|    or_ln254_reg_409    |    1   |
|    trunc_ln9_reg_413   |   58   |
+------------------------+--------+
|          Total         |  1537  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_124 |  p1  |   2  |  512 |  1024  ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |  1024  ||  0.362  ||    9    |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   721  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |  1537  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    0   |  1537  |   730  |
+-----------+--------+--------+--------+--------+
