// Seed: 2276052187
module module_0 (
    output id_0,
    input id_1,
    output id_2,
    input logic id_3,
    output reg id_4,
    input reg id_5,
    input logic id_6,
    input logic id_7
);
  initial begin
    id_4 <= id_5;
  end
endmodule
