{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 15 12:37:09 2020 " "Info: Processing started: Tue Dec 15 12:37:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Hamm_enc_dec -c Hamm_enc_dec --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Hamm_enc_dec -c Hamm_enc_dec --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Hamm_enc_dec.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file Hamm_enc_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hamm_enc_dec " "Info: Found entity 1: Hamm_enc_dec" {  } { { "Hamm_enc_dec.v" "" { Text "G:/4-2/EEE 458 VLSI 2 Lab/Project/Codes/Hamm/Hamm_enc_dec.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 enc " "Info: Found entity 2: enc" {  } { { "Hamm_enc_dec.v" "" { Text "G:/4-2/EEE 458 VLSI 2 Lab/Project/Codes/Hamm/Hamm_enc_dec.v" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 dec " "Info: Found entity 3: dec" {  } { { "Hamm_enc_dec.v" "" { Text "G:/4-2/EEE 458 VLSI 2 Lab/Project/Codes/Hamm/Hamm_enc_dec.v" 27 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S Hamm_enc_dec.v(14) " "Warning (10236): Verilog HDL Implicit Net warning at Hamm_enc_dec.v(14): created implicit net for \"S\"" {  } { { "Hamm_enc_dec.v" "" { Text "G:/4-2/EEE 458 VLSI 2 Lab/Project/Codes/Hamm/Hamm_enc_dec.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Hamm_enc_dec.v(13) " "Critical Warning (10846): Verilog HDL Instantiation warning at Hamm_enc_dec.v(13): instance has no name" {  } { { "Hamm_enc_dec.v" "" { Text "G:/4-2/EEE 458 VLSI 2 Lab/Project/Codes/Hamm/Hamm_enc_dec.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Hamm_enc_dec.v(14) " "Critical Warning (10846): Verilog HDL Instantiation warning at Hamm_enc_dec.v(14): instance has no name" {  } { { "Hamm_enc_dec.v" "" { Text "G:/4-2/EEE 458 VLSI 2 Lab/Project/Codes/Hamm/Hamm_enc_dec.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "Warning: EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 0 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "" 0 -1}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "Warning: EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 0 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "" 0 -1}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "Warning: EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 0 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Hamm_enc_dec " "Info: Elaborating entity \"Hamm_enc_dec\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enc enc:comb_22 " "Info: Elaborating entity \"enc\" for hierarchy \"enc:comb_22\"" {  } { { "Hamm_enc_dec.v" "comb_22" { Text "G:/4-2/EEE 458 VLSI 2 Lab/Project/Codes/Hamm/Hamm_enc_dec.v" 13 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec dec:comb_41 " "Info: Elaborating entity \"dec\" for hierarchy \"dec:comb_41\"" {  } { { "Hamm_enc_dec.v" "comb_41" { Text "G:/4-2/EEE 458 VLSI 2 Lab/Project/Codes/Hamm/Hamm_enc_dec.v" 14 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "e Hamm_enc_dec.v(33) " "Warning (10240): Verilog HDL Always Construct warning at Hamm_enc_dec.v(33): inferring latch(es) for variable \"e\", which holds its previous value in one or more paths through the always construct" {  } { { "Hamm_enc_dec.v" "" { Text "G:/4-2/EEE 458 VLSI 2 Lab/Project/Codes/Hamm/Hamm_enc_dec.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[0\] Hamm_enc_dec.v(38) " "Info (10041): Inferred latch for \"e\[0\]\" at Hamm_enc_dec.v(38)" {  } { { "Hamm_enc_dec.v" "" { Text "G:/4-2/EEE 458 VLSI 2 Lab/Project/Codes/Hamm/Hamm_enc_dec.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[1\] Hamm_enc_dec.v(38) " "Info (10041): Inferred latch for \"e\[1\]\" at Hamm_enc_dec.v(38)" {  } { { "Hamm_enc_dec.v" "" { Text "G:/4-2/EEE 458 VLSI 2 Lab/Project/Codes/Hamm/Hamm_enc_dec.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[2\] Hamm_enc_dec.v(38) " "Info (10041): Inferred latch for \"e\[2\]\" at Hamm_enc_dec.v(38)" {  } { { "Hamm_enc_dec.v" "" { Text "G:/4-2/EEE 458 VLSI 2 Lab/Project/Codes/Hamm/Hamm_enc_dec.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[3\] Hamm_enc_dec.v(38) " "Info (10041): Inferred latch for \"e\[3\]\" at Hamm_enc_dec.v(38)" {  } { { "Hamm_enc_dec.v" "" { Text "G:/4-2/EEE 458 VLSI 2 Lab/Project/Codes/Hamm/Hamm_enc_dec.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[4\] Hamm_enc_dec.v(38) " "Info (10041): Inferred latch for \"e\[4\]\" at Hamm_enc_dec.v(38)" {  } { { "Hamm_enc_dec.v" "" { Text "G:/4-2/EEE 458 VLSI 2 Lab/Project/Codes/Hamm/Hamm_enc_dec.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[5\] Hamm_enc_dec.v(38) " "Info (10041): Inferred latch for \"e\[5\]\" at Hamm_enc_dec.v(38)" {  } { { "Hamm_enc_dec.v" "" { Text "G:/4-2/EEE 458 VLSI 2 Lab/Project/Codes/Hamm/Hamm_enc_dec.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 7 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "226 " "Info: Peak virtual memory: 226 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 15 12:37:10 2020 " "Info: Processing ended: Tue Dec 15 12:37:10 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
