Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,7964
design__instance__area,67304.6
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,82
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.00576558755710721
power__switching__total,0.002995588816702366
power__leakage__total,7.643114940947271E-8
power__total,0.008761253207921982
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.5508016421087177
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.6551506189660071
timing__hold__ws__corner:nom_tt_025C_1v80,0.32273262753493065
timing__setup__ws__corner:nom_tt_025C_1v80,0.0
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.322733
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,0.000000
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,186
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,82
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.8139681381526044
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.9807367417995316
timing__hold__ws__corner:nom_ss_100C_1v60,0.8647567351404138
timing__setup__ws__corner:nom_ss_100C_1v60,-4.678571440466675
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-316.54105654821217
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-4.678571440466675
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.864757
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,255
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-4.678571
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,221
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,82
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.449684774367703
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.5284033360426477
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11492951360350759
timing__setup__ws__corner:nom_ff_n40C_1v95,0.0
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.114930
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,0.000000
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,211
design__max_fanout_violation__count,82
design__max_cap_violation__count,2
clock__skew__worst_hold,-0.4445901272970654
clock__skew__worst_setup,0.5147683536246951
timing__hold__ws,0.11258178041808557
timing__setup__ws,-4.98003519185043
timing__hold__tns,0.0
timing__setup__tns,-381.88177256880857
timing__hold__wns,0
timing__setup__wns,-4.98003519185043
timing__hold_vio__count,0
timing__hold_r2r__ws,0.112582
timing__hold_r2r_vio__count,0
timing__setup_vio__count,761
timing__setup_r2r__ws,-4.980035
timing__setup_r2r_vio__count,655
design__die__bbox,0.0 0.0 508.76 225.76
design__core__bbox,2.76 2.72 506.0 223.04
design__io,45
design__die__area,114858
design__core__area,110874
design__instance__count__stdcell,7964
design__instance__area__stdcell,67304.6
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.607037
design__instance__utilization__stdcell,0.607037
design__instance__count__class:buffer,8
design__instance__count__class:inverter,146
design__instance__count__class:clock_gate_cell,5
design__instance__count__class:sequential_cell,1175
design__instance__count__class:multi_input_combinational_cell,3457
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,6056
design__instance__count__class:tap_cell,1577
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,166018
design__violations,0
design__instance__count__class:timing_repair_buffer,1139
design__instance__count__class:clock_buffer,62
design__instance__count__class:clock_inverter,43
design__instance__count__setup_buffer,63
design__instance__count__hold_buffer,740
antenna__violating__nets,5
antenna__violating__pins,5
route__antenna_violation__count,5
design__instance__count__class:antenna_cell,352
antenna_diodes_count,14
route__net,6013
route__net__special,2
route__drc_errors__iter:1,4557
route__wirelength__iter:1,191693
route__drc_errors__iter:2,2608
route__wirelength__iter:2,189903
route__drc_errors__iter:3,2202
route__wirelength__iter:3,189720
route__drc_errors__iter:4,624
route__wirelength__iter:4,189560
route__drc_errors__iter:5,96
route__wirelength__iter:5,189388
route__drc_errors__iter:6,0
route__wirelength__iter:6,189374
route__drc_errors,0
route__wirelength,189374
route__vias,46323
route__vias__singlecut,46323
route__vias__multicut,0
design__disconnected_pin__count,5
design__critical_disconnected_pin__count,0
route__wirelength__max,655.105
timing__unannotated_net__count__corner:nom_tt_025C_1v80,46
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,46
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,46
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,82
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.5438318838076077
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.6366626295255606
timing__hold__ws__corner:min_tt_025C_1v80,0.3166523799463074
timing__setup__ws__corner:min_tt_025C_1v80,0.0
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.316652
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,0.000000
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,46
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,131
design__max_fanout_violation__count__corner:min_ss_100C_1v60,82
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.8018195223620573
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.9510820178392861
timing__hold__ws__corner:min_ss_100C_1v60,0.8573124675051589
timing__setup__ws__corner:min_ss_100C_1v60,-4.315763868434571
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-240.55325523506252
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-4.315763868434571
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.857312
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,235
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-4.315764
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,201
timing__unannotated_net__count__corner:min_ss_100C_1v60,46
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,82
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.4445901272970654
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.5147683536246951
timing__hold__ws__corner:min_ff_n40C_1v95,0.11258178041808557
timing__setup__ws__corner:min_ff_n40C_1v95,0.0
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.112582
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,0.000000
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,46
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,82
design__max_cap_violation__count__corner:max_tt_025C_1v80,1
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.5621395730237557
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.6779031972092545
timing__hold__ws__corner:max_tt_025C_1v80,0.32653791705945434
timing__setup__ws__corner:max_tt_025C_1v80,0.0
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.326538
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,0.000000
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,46
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,211
design__max_fanout_violation__count__corner:max_ss_100C_1v60,82
design__max_cap_violation__count__corner:max_ss_100C_1v60,2
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.8316826351899187
clock__skew__worst_setup__corner:max_ss_100C_1v60,1.0131893388832645
timing__hold__ws__corner:max_ss_100C_1v60,0.8722371960472951
timing__setup__ws__corner:max_ss_100C_1v60,-4.98003519185043
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-381.88177256880857
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-4.98003519185043
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.872237
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,271
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-4.980035
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,233
timing__unannotated_net__count__corner:max_ss_100C_1v60,46
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,82
design__max_cap_violation__count__corner:max_ff_n40C_1v95,1
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.4576211483725407
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.5456039108273282
timing__hold__ws__corner:max_ff_n40C_1v95,0.11780832198777888
timing__setup__ws__corner:max_ff_n40C_1v95,0.0
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.117808
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,0.000000
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,46
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,46
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79978
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79998
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000216403
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000210743
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000224454
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000210743
design_powergrid__voltage__worst,0.000210743
design_powergrid__voltage__worst__net:VPWR,1.79978
design_powergrid__drop__worst,0.000216403
design_powergrid__drop__worst__net:VPWR,0.000216403
design_powergrid__voltage__worst__net:VGND,0.000210743
design_powergrid__drop__worst__net:VGND,0.000210743
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000219999999999999994279749337966478606176679022610187530517578125
ir__drop__worst,0.0002159999999999999919196580489000325542292557656764984130859375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
