ncverilog(64): 14.10-s005: (c) Copyright 1995-2014 Cadence Design Systems, Inc.
TOOL:	ncverilog	14.10-s005: Started on Mar 05, 2020 at 22:55:07 CST
ncverilog
	-f pre.f
		tb.v
		huffman.v
		+access+r
		+nc64bit
Recompiling... reason: file './tb.v' is newer than expected.
	expected: Thu Mar  5 22:33:10 2020
	actual:   Thu Mar  5 22:55:06 2020
file: tb.v
  `define PAT "./pattern2.dat"
                              |
ncvlog: *W,MACRDF (tb.v,17|30): text macro 'PAT' redefined - replaced with new definition.
  `define EXP "./golden2.dat"
                             |
ncvlog: *W,MACRDF (tb.v,18|29): text macro 'EXP' redefined - replaced with new definition.
  `define PAT "./pattern3.dat"
                              |
ncvlog: *W,MACRDF (tb.v,22|30): text macro 'PAT' redefined - replaced with new definition.
  `define EXP "./golden3.dat"
                             |
ncvlog: *W,MACRDF (tb.v,23|29): text macro 'EXP' redefined - replaced with new definition.
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 4
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                  4       4
		Registers:               31      31
		Scalar wires:             7       -
		Vectored wires:          25       -
		Always blocks:           15      15
		Initial blocks:           7       7
		Cont. assignments:       26      26
		Pseudo assignments:       1       1
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.tb:v
Loading snapshot worklib.tb:v .................... Done
*Verdi* Loading libsscore_ius141.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_O-2018.09, Linux x86_64/64bit, 08/30/2018
(C) 1996 - 2018 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'huffman.fsdb'
*Verdi* : Begin traversing the scope (tb.u_huffman), layer (0).
*Verdi* : Enable +struct and +mda dumping.
*Verdi* : End of traversing.
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
./pattern3.dat and ./golden3.dat were used for this simulation.
Check CNT : PASS
Check HC : PASS
Check M : PASS
You PASS the contest now.
Simulation complete via $finish(1) at time 1530 NS + 0
./tb.v:178                  $finish;
ncsim> exit
TOOL:	ncverilog	14.10-s005: Exiting on Mar 05, 2020 at 22:55:08 CST  (total: 00:00:01)
