Protel Design System Design Rule Check
PCB File : E:\派哟项目\Hexbot项目\HEXBot_迭代3.0\气体传感器\hexbot_气体传感器.PcbDoc
Date     : 2022/11/19
Time     : 14:33:01

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=6mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=5mil) (Max=20mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (5.136mil < 10mil) Between Arc (3600mil,3260mil) on Top Overlay And Pad R12-2(3645mil,3315mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.136mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.998mil < 10mil) Between Arc (3690mil,3260mil) on Top Overlay And Pad R12-2(3645mil,3315mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.998mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.891mil < 10mil) Between Arc (4050.821mil,3334.635mil) on Top Overlay And Pad U2-1(4020.611mil,3334.635mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.891mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.89mil < 10mil) Between Arc (4725.821mil,3344.635mil) on Top Overlay And Pad U1-1(4695.612mil,3344.634mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.136mil < 10mil) Between Arc (4860mil,3260mil) on Top Overlay And Pad R11-2(4905mil,3315mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.136mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.998mil < 10mil) Between Arc (4950mil,3260mil) on Top Overlay And Pad R11-2(4905mil,3315mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.998mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.471mil < 10mil) Between Pad C1-1(3405.003mil,3299.406mil) on Top Layer And Track (3379.413mil,3273.816mil)(3379.413mil,3310mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.471mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.59mil < 10mil) Between Pad C1-1(3405.003mil,3299.406mil) on Top Layer And Track (3379.413mil,3273.816mil)(3430.594mil,3273.816mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.594mil < 10mil) Between Pad C1-1(3405.003mil,3299.406mil) on Top Layer And Track (3396mil,3325mil)(3414mil,3325mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.594mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.594mil < 10mil) Between Pad C1-1(3405.003mil,3299.406mil) on Top Layer And Track (3405mil,3322mil)(3405mil,3325mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.594mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.594mil < 10mil) Between Pad C1-1(3405.003mil,3299.406mil) on Top Layer And Track (3405mil,3325mil)(3405mil,3328mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.594mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.591mil < 10mil) Between Pad C1-1(3405.003mil,3299.406mil) on Top Layer And Track (3430.594mil,3273.816mil)(3430.594mil,3310mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.591mil < 10mil) Between Pad C1-2(3405.003mil,3350.587mil) on Top Layer And Track (3379.413mil,3340mil)(3379.413mil,3376.178mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.59mil < 10mil) Between Pad C1-2(3405.003mil,3350.587mil) on Top Layer And Track (3379.413mil,3376.178mil)(3430.594mil,3376.178mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.171mil < 10mil) Between Pad C1-2(3405.003mil,3350.587mil) on Top Layer And Track (3396mil,3325mil)(3414mil,3325mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.171mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.587mil < 10mil) Between Pad C1-2(3405.003mil,3350.587mil) on Top Layer And Track (3405mil,3322mil)(3405mil,3325mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.587mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.587mil < 10mil) Between Pad C1-2(3405.003mil,3350.587mil) on Top Layer And Track (3405mil,3325mil)(3405mil,3328mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.587mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.591mil < 10mil) Between Pad C1-2(3405.003mil,3350.587mil) on Top Layer And Track (3430.594mil,3340mil)(3430.594mil,3376.178mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.59mil < 10mil) Between Pad C2-1(4344.406mil,3274.997mil) on Top Layer And Track (4318.816mil,3249.406mil)(4318.816mil,3300.587mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.471mil < 10mil) Between Pad C2-1(4344.406mil,3274.997mil) on Top Layer And Track (4318.816mil,3249.406mil)(4355mil,3249.406mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.471mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.591mil < 10mil) Between Pad C2-1(4344.406mil,3274.997mil) on Top Layer And Track (4318.816mil,3300.587mil)(4355mil,3300.587mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.594mil < 10mil) Between Pad C2-1(4344.406mil,3274.997mil) on Top Layer And Track (4367mil,3275mil)(4370mil,3275mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.594mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.594mil < 10mil) Between Pad C2-1(4344.406mil,3274.997mil) on Top Layer And Track (4370mil,3266mil)(4370mil,3284mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.594mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.594mil < 10mil) Between Pad C2-1(4344.406mil,3274.997mil) on Top Layer And Track (4370mil,3275mil)(4373mil,3275mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.594mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.587mil < 10mil) Between Pad C2-2(4395.587mil,3274.997mil) on Top Layer And Track (4367mil,3275mil)(4370mil,3275mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.587mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.168mil < 10mil) Between Pad C2-2(4395.587mil,3274.997mil) on Top Layer And Track (4370mil,3266mil)(4370mil,3284mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.168mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.587mil < 10mil) Between Pad C2-2(4395.587mil,3274.997mil) on Top Layer And Track (4370mil,3275mil)(4373mil,3275mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.587mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.591mil < 10mil) Between Pad C2-2(4395.587mil,3274.997mil) on Top Layer And Track (4385mil,3249.406mil)(4421.178mil,3249.406mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.591mil < 10mil) Between Pad C2-2(4395.587mil,3274.997mil) on Top Layer And Track (4385mil,3300.587mil)(4421.178mil,3300.587mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.59mil < 10mil) Between Pad C2-2(4395.587mil,3274.997mil) on Top Layer And Track (4421.178mil,3249.406mil)(4421.178mil,3300.587mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.594mil < 10mil) Between Pad C3-1(4185.594mil,3275.003mil) on Top Layer And Track (4157mil,3275mil)(4160mil,3275mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.594mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.177mil < 10mil) Between Pad C3-1(4185.594mil,3275.003mil) on Top Layer And Track (4160mil,3266mil)(4160mil,3284mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.177mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.594mil < 10mil) Between Pad C3-1(4185.594mil,3275.003mil) on Top Layer And Track (4160mil,3275mil)(4163mil,3275mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.594mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.591mil < 10mil) Between Pad C3-1(4185.594mil,3275.003mil) on Top Layer And Track (4175mil,3249.413mil)(4211.184mil,3249.413mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.591mil < 10mil) Between Pad C3-1(4185.594mil,3275.003mil) on Top Layer And Track (4175mil,3300.594mil)(4211.184mil,3300.594mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.59mil < 10mil) Between Pad C3-1(4185.594mil,3275.003mil) on Top Layer And Track (4211.184mil,3249.413mil)(4211.184mil,3300.594mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.59mil < 10mil) Between Pad C3-2(4134.413mil,3275.003mil) on Top Layer And Track (4108.822mil,3249.413mil)(4108.822mil,3300.594mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.473mil < 10mil) Between Pad C3-2(4134.413mil,3275.003mil) on Top Layer And Track (4108.822mil,3249.413mil)(4145mil,3249.413mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.591mil < 10mil) Between Pad C3-2(4134.413mil,3275.003mil) on Top Layer And Track (4108.822mil,3300.594mil)(4145mil,3300.594mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.587mil < 10mil) Between Pad C3-2(4134.413mil,3275.003mil) on Top Layer And Track (4157mil,3275mil)(4160mil,3275mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.587mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.587mil < 10mil) Between Pad C3-2(4134.413mil,3275.003mil) on Top Layer And Track (4160mil,3266mil)(4160mil,3284mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.587mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.587mil < 10mil) Between Pad C3-2(4134.413mil,3275.003mil) on Top Layer And Track (4160mil,3275mil)(4163mil,3275mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.587mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.161mil < 10mil) Between Pad JP1-17(4415mil,2355mil) on Multi-Layer And Track (4365mil,2405mil)(4390mil,2380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.161mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.68mil < 10mil) Between Pad JP1-19(4515mil,2355mil) on Multi-Layer And Track (4465mil,2405mil)(4495mil,2375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.68mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.161mil < 10mil) Between Pad JP1-21(4615mil,2355mil) on Multi-Layer And Track (4565mil,2405mil)(4590mil,2380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.161mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.161mil < 10mil) Between Pad JP1-23(4715mil,2355mil) on Multi-Layer And Track (4665mil,2405mil)(4690mil,2380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.161mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.37mil < 10mil) Between Pad JP1-6(3815mil,2455mil) on Multi-Layer And Track (3815mil,2490mil)(3815mil,2605mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Pad JP1-8(3915mil,2455mil) on Multi-Layer And Track (3915mil,2495mil)(3915mil,2610mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad LED10-1(4274.995mil,2749.741mil) on Top Layer And Track (4256.995mil,2721.741mil)(4309.995mil,2721.741mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad LED10-1(4274.995mil,2749.741mil) on Top Layer And Track (4256.995mil,2777.741mil)(4310.995mil,2777.741mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad LED10-1(4274.995mil,2749.741mil) on Top Layer And Track (4310.995mil,2721.741mil)(4310.995mil,2775.741mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.902mil < 10mil) Between Pad LED10-1(4274.995mil,2749.741mil) on Top Layer And Track (4310.995mil,2775.741mil)(4310.995mil,2777.741mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.901mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad LED10-2(4204.995mil,2749.741mil) on Top Layer And Track (4168.995mil,2721.741mil)(4222.995mil,2721.741mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad LED10-2(4204.995mil,2749.741mil) on Top Layer And Track (4168.995mil,2723.741mil)(4168.995mil,2777.741mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad LED10-2(4204.995mil,2749.741mil) on Top Layer And Track (4169.995mil,2777.741mil)(4222.995mil,2777.741mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad LED1-1(3874.995mil,4384.74mil) on Top Layer And Track (3856.995mil,4356.74mil)(3909.995mil,4356.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad LED1-1(3874.995mil,4384.74mil) on Top Layer And Track (3856.995mil,4412.74mil)(3910.995mil,4412.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad LED1-1(3874.995mil,4384.74mil) on Top Layer And Track (3910.995mil,4356.74mil)(3910.995mil,4410.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.902mil < 10mil) Between Pad LED1-1(3874.995mil,4384.74mil) on Top Layer And Track (3910.995mil,4410.74mil)(3910.995mil,4412.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.901mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad LED11-1(4074.995mil,2749.741mil) on Top Layer And Track (4056.995mil,2721.741mil)(4109.995mil,2721.741mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad LED11-1(4074.995mil,2749.741mil) on Top Layer And Track (4056.995mil,2777.741mil)(4110.995mil,2777.741mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad LED11-1(4074.995mil,2749.741mil) on Top Layer And Track (4110.995mil,2721.741mil)(4110.995mil,2775.741mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.902mil < 10mil) Between Pad LED11-1(4074.995mil,2749.741mil) on Top Layer And Track (4110.995mil,2775.741mil)(4110.995mil,2777.741mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.901mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad LED11-2(4004.995mil,2749.741mil) on Top Layer And Track (3968.995mil,2721.741mil)(4022.995mil,2721.741mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad LED11-2(4004.995mil,2749.741mil) on Top Layer And Track (3968.995mil,2723.741mil)(3968.995mil,2777.741mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad LED11-2(4004.995mil,2749.741mil) on Top Layer And Track (3969.995mil,2777.741mil)(4022.995mil,2777.741mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad LED1-2(3804.995mil,4384.74mil) on Top Layer And Track (3768.995mil,4356.74mil)(3822.995mil,4356.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad LED1-2(3804.995mil,4384.74mil) on Top Layer And Track (3768.995mil,4358.74mil)(3768.995mil,4412.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad LED1-2(3804.995mil,4384.74mil) on Top Layer And Track (3769.995mil,4412.74mil)(3822.995mil,4412.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad LED12-1(3874.995mil,2749.741mil) on Top Layer And Track (3856.995mil,2721.741mil)(3909.995mil,2721.741mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad LED12-1(3874.995mil,2749.741mil) on Top Layer And Track (3856.995mil,2777.741mil)(3910.995mil,2777.741mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad LED12-1(3874.995mil,2749.741mil) on Top Layer And Track (3910.995mil,2721.741mil)(3910.995mil,2775.741mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.902mil < 10mil) Between Pad LED12-1(3874.995mil,2749.741mil) on Top Layer And Track (3910.995mil,2775.741mil)(3910.995mil,2777.741mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.901mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad LED12-2(3804.995mil,2749.741mil) on Top Layer And Track (3768.995mil,2721.741mil)(3822.995mil,2721.741mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad LED12-2(3804.995mil,2749.741mil) on Top Layer And Track (3768.995mil,2723.741mil)(3768.995mil,2777.741mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad LED12-2(3804.995mil,2749.741mil) on Top Layer And Track (3769.995mil,2777.741mil)(3822.995mil,2777.741mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad LED13-1(5185.26mil,3504.996mil) on Top Layer And Track (5157.26mil,3486.996mil)(5157.26mil,3540.996mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.902mil < 10mil) Between Pad LED13-1(5185.26mil,3504.996mil) on Top Layer And Track (5157.26mil,3540.996mil)(5159.26mil,3540.996mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.901mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad LED13-1(5185.26mil,3504.996mil) on Top Layer And Track (5159.26mil,3540.996mil)(5213.26mil,3540.996mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad LED13-1(5185.26mil,3504.996mil) on Top Layer And Track (5213.26mil,3486.996mil)(5213.26mil,3539.996mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad LED13-2(5185.26mil,3434.996mil) on Top Layer And Track (5157.26mil,3398.996mil)(5211.26mil,3398.996mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad LED13-2(5185.26mil,3434.996mil) on Top Layer And Track (5157.26mil,3399.996mil)(5157.26mil,3452.996mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad LED13-2(5185.26mil,3434.996mil) on Top Layer And Track (5213.26mil,3398.996mil)(5213.26mil,3452.996mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad LED2-1(4079.996mil,4384.74mil) on Top Layer And Track (4061.996mil,4356.74mil)(4114.996mil,4356.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad LED2-1(4079.996mil,4384.74mil) on Top Layer And Track (4061.996mil,4412.74mil)(4115.996mil,4412.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad LED2-1(4079.996mil,4384.74mil) on Top Layer And Track (4115.996mil,4356.74mil)(4115.996mil,4410.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.902mil < 10mil) Between Pad LED2-1(4079.996mil,4384.74mil) on Top Layer And Track (4115.996mil,4410.74mil)(4115.996mil,4412.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.901mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad LED2-2(4009.996mil,4384.74mil) on Top Layer And Track (3973.996mil,4356.74mil)(4027.996mil,4356.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad LED2-2(4009.996mil,4384.74mil) on Top Layer And Track (3973.996mil,4358.74mil)(3973.996mil,4412.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad LED2-2(4009.996mil,4384.74mil) on Top Layer And Track (3974.996mil,4412.74mil)(4027.996mil,4412.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad LED3-1(4274.995mil,4384.74mil) on Top Layer And Track (4256.995mil,4356.74mil)(4309.995mil,4356.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad LED3-1(4274.995mil,4384.74mil) on Top Layer And Track (4256.995mil,4412.74mil)(4310.995mil,4412.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad LED3-1(4274.995mil,4384.74mil) on Top Layer And Track (4310.995mil,4356.74mil)(4310.995mil,4410.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.902mil < 10mil) Between Pad LED3-1(4274.995mil,4384.74mil) on Top Layer And Track (4310.995mil,4410.74mil)(4310.995mil,4412.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.901mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad LED3-2(4204.995mil,4384.74mil) on Top Layer And Track (4168.995mil,4356.74mil)(4222.995mil,4356.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad LED3-2(4204.995mil,4384.74mil) on Top Layer And Track (4168.995mil,4358.74mil)(4168.995mil,4412.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad LED3-2(4204.995mil,4384.74mil) on Top Layer And Track (4169.995mil,4412.74mil)(4222.995mil,4412.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad LED4-1(4474.995mil,4384.74mil) on Top Layer And Track (4456.995mil,4356.74mil)(4509.995mil,4356.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad LED4-1(4474.995mil,4384.74mil) on Top Layer And Track (4456.995mil,4412.74mil)(4510.995mil,4412.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad LED4-1(4474.995mil,4384.74mil) on Top Layer And Track (4510.995mil,4356.74mil)(4510.995mil,4410.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.902mil < 10mil) Between Pad LED4-1(4474.995mil,4384.74mil) on Top Layer And Track (4510.995mil,4410.74mil)(4510.995mil,4412.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.901mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad LED4-2(4404.995mil,4384.74mil) on Top Layer And Track (4368.995mil,4356.74mil)(4422.995mil,4356.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad LED4-2(4404.995mil,4384.74mil) on Top Layer And Track (4368.995mil,4358.74mil)(4368.995mil,4412.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad LED4-2(4404.995mil,4384.74mil) on Top Layer And Track (4369.995mil,4412.74mil)(4422.995mil,4412.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad LED5-1(4674.995mil,4384.74mil) on Top Layer And Track (4656.995mil,4356.74mil)(4709.995mil,4356.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad LED5-1(4674.995mil,4384.74mil) on Top Layer And Track (4656.995mil,4412.74mil)(4710.995mil,4412.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad LED5-1(4674.995mil,4384.74mil) on Top Layer And Track (4710.995mil,4356.74mil)(4710.995mil,4410.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.902mil < 10mil) Between Pad LED5-1(4674.995mil,4384.74mil) on Top Layer And Track (4710.995mil,4410.74mil)(4710.995mil,4412.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.901mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad LED5-2(4604.995mil,4384.74mil) on Top Layer And Track (4568.995mil,4356.74mil)(4622.995mil,4356.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad LED5-2(4604.995mil,4384.74mil) on Top Layer And Track (4568.995mil,4358.74mil)(4568.995mil,4412.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad LED5-2(4604.995mil,4384.74mil) on Top Layer And Track (4569.995mil,4412.74mil)(4622.995mil,4412.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad LED6-1(4869.995mil,4384.74mil) on Top Layer And Track (4851.995mil,4356.74mil)(4904.995mil,4356.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad LED6-1(4869.995mil,4384.74mil) on Top Layer And Track (4851.995mil,4412.74mil)(4905.995mil,4412.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad LED6-1(4869.995mil,4384.74mil) on Top Layer And Track (4905.995mil,4356.74mil)(4905.995mil,4410.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.902mil < 10mil) Between Pad LED6-1(4869.995mil,4384.74mil) on Top Layer And Track (4905.995mil,4410.74mil)(4905.995mil,4412.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.901mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad LED6-2(4799.995mil,4384.74mil) on Top Layer And Track (4763.995mil,4356.74mil)(4817.995mil,4356.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad LED6-2(4799.995mil,4384.74mil) on Top Layer And Track (4763.995mil,4358.74mil)(4763.995mil,4412.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad LED6-2(4799.995mil,4384.74mil) on Top Layer And Track (4764.995mil,4412.74mil)(4817.995mil,4412.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad LED7-1(4869.995mil,2749.741mil) on Top Layer And Track (4851.995mil,2721.741mil)(4904.995mil,2721.741mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad LED7-1(4869.995mil,2749.741mil) on Top Layer And Track (4851.995mil,2777.741mil)(4905.995mil,2777.741mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad LED7-1(4869.995mil,2749.741mil) on Top Layer And Track (4905.995mil,2721.741mil)(4905.995mil,2775.741mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.902mil < 10mil) Between Pad LED7-1(4869.995mil,2749.741mil) on Top Layer And Track (4905.995mil,2775.741mil)(4905.995mil,2777.741mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.901mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad LED7-2(4799.995mil,2749.741mil) on Top Layer And Track (4763.995mil,2721.741mil)(4817.995mil,2721.741mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad LED7-2(4799.995mil,2749.741mil) on Top Layer And Track (4763.995mil,2723.741mil)(4763.995mil,2777.741mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad LED7-2(4799.995mil,2749.741mil) on Top Layer And Track (4764.995mil,2777.741mil)(4817.995mil,2777.741mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad LED8-1(4674.995mil,2749.741mil) on Top Layer And Track (4656.995mil,2721.741mil)(4709.995mil,2721.741mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad LED8-1(4674.995mil,2749.741mil) on Top Layer And Track (4656.995mil,2777.741mil)(4710.995mil,2777.741mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad LED8-1(4674.995mil,2749.741mil) on Top Layer And Track (4710.995mil,2721.741mil)(4710.995mil,2775.741mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.902mil < 10mil) Between Pad LED8-1(4674.995mil,2749.741mil) on Top Layer And Track (4710.995mil,2775.741mil)(4710.995mil,2777.741mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.901mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad LED8-2(4604.995mil,2749.741mil) on Top Layer And Track (4568.995mil,2721.741mil)(4622.995mil,2721.741mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad LED8-2(4604.995mil,2749.741mil) on Top Layer And Track (4568.995mil,2723.741mil)(4568.995mil,2777.741mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad LED8-2(4604.995mil,2749.741mil) on Top Layer And Track (4569.995mil,2777.741mil)(4622.995mil,2777.741mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad LED9-1(4474.995mil,2749.741mil) on Top Layer And Track (4456.995mil,2721.741mil)(4509.995mil,2721.741mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad LED9-1(4474.995mil,2749.741mil) on Top Layer And Track (4456.995mil,2777.741mil)(4510.995mil,2777.741mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad LED9-1(4474.995mil,2749.741mil) on Top Layer And Track (4510.995mil,2721.741mil)(4510.995mil,2775.741mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.902mil < 10mil) Between Pad LED9-1(4474.995mil,2749.741mil) on Top Layer And Track (4510.995mil,2775.741mil)(4510.995mil,2777.741mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.901mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad LED9-2(4404.995mil,2749.741mil) on Top Layer And Track (4368.995mil,2721.741mil)(4422.995mil,2721.741mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad LED9-2(4404.995mil,2749.741mil) on Top Layer And Track (4368.995mil,2723.741mil)(4368.995mil,2777.741mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad LED9-2(4404.995mil,2749.741mil) on Top Layer And Track (4369.995mil,2777.741mil)(4422.995mil,2777.741mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.706mil < 10mil) Between Pad MQ-135-1(3603mil,4000mil) on Multi-Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [8.706mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.706mil < 10mil) Between Pad MQ-135-3(3867mil,4000mil) on Multi-Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [8.706mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.98mil < 10mil) Between Pad MQ-135-4(3867mil,3736mil) on Multi-Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [6.98mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.234mil < 10mil) Between Pad MQ-135-4(3867mil,3736mil) on Multi-Layer And Track (3745.803mil,3705.331mil)(3878.803mil,3705.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.234mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.234mil < 10mil) Between Pad MQ-135-4(3867mil,3736mil) on Multi-Layer And Track (3746.803mil,3706.331mil)(3876.803mil,3706.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.234mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mil < 10mil) Between Pad MQ-135-4(3867mil,3736mil) on Multi-Layer And Track (3749.803mil,3707.331mil)(3874.803mil,3707.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.234mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-135-4(3867mil,3736mil) on Multi-Layer And Track (3750.803mil,3708.331mil)(3873.803mil,3708.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-135-4(3867mil,3736mil) on Multi-Layer And Track (3752.803mil,3709.331mil)(3871.803mil,3709.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.031mil < 10mil) Between Pad MQ-135-4(3867mil,3736mil) on Multi-Layer And Track (3878.803mil,3717.331mil)(3918.803mil,3717.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.787mil < 10mil) Between Pad MQ-135-4(3867mil,3736mil) on Multi-Layer And Track (3878.803mil,3718.331mil)(3918.803mil,3718.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.531mil < 10mil) Between Pad MQ-135-4(3867mil,3736mil) on Multi-Layer And Track (3879.803mil,3715.331mil)(3916.803mil,3715.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.531mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.1mil < 10mil) Between Pad MQ-135-4(3867mil,3736mil) on Multi-Layer And Track (3879.803mil,3716.331mil)(3917.803mil,3716.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.421mil < 10mil) Between Pad MQ-135-4(3867mil,3736mil) on Multi-Layer And Track (3880.803mil,3712.331mil)(3915.803mil,3712.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.421mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.637mil < 10mil) Between Pad MQ-135-4(3867mil,3736mil) on Multi-Layer And Track (3880.803mil,3713.331mil)(3915.803mil,3713.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.637mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.966mil < 10mil) Between Pad MQ-135-4(3867mil,3736mil) on Multi-Layer And Track (3880.803mil,3714.331mil)(3916.803mil,3714.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.966mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.458mil < 10mil) Between Pad MQ-135-4(3867mil,3736mil) on Multi-Layer And Track (3880.803mil,3732.331mil)(3927.803mil,3732.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.458mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.458mil < 10mil) Between Pad MQ-135-4(3867mil,3736mil) on Multi-Layer And Track (3880.803mil,3733.331mil)(3927.803mil,3733.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.458mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.458mil < 10mil) Between Pad MQ-135-4(3867mil,3736mil) on Multi-Layer And Track (3880.803mil,3734.331mil)(3928.803mil,3734.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.458mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.328mil < 10mil) Between Pad MQ-135-4(3867mil,3736mil) on Multi-Layer And Track (3881.803mil,3711.331mil)(3914.803mil,3711.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.328mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.632mil < 10mil) Between Pad MQ-135-4(3867mil,3736mil) on Multi-Layer And Track (3881.803mil,3735.331mil)(3928.803mil,3735.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.632mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.632mil < 10mil) Between Pad MQ-135-4(3867mil,3736mil) on Multi-Layer And Track (3881.803mil,3736.331mil)(3929.803mil,3736.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.632mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.809mil < 10mil) Between Pad MQ-135-4(3867mil,3736mil) on Multi-Layer And Track (3882.803mil,3737.331mil)(3929.803mil,3737.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.809mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.372mil < 10mil) Between Pad MQ-135-4(3867mil,3736mil) on Multi-Layer And Track (3883.803mil,3710.331mil)(3913.803mil,3710.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.372mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.809mil < 10mil) Between Pad MQ-135-4(3867mil,3736mil) on Multi-Layer And Track (3883.803mil,3738.331mil)(3930.803mil,3738.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.809mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.809mil < 10mil) Between Pad MQ-135-4(3867mil,3736mil) on Multi-Layer And Track (3883.803mil,3739.331mil)(3930.803mil,3739.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.809mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.809mil < 10mil) Between Pad MQ-135-4(3867mil,3736mil) on Multi-Layer And Track (3883.803mil,3740.331mil)(3931.803mil,3740.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.809mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.36mil < 10mil) Between Pad MQ-135-4(3867mil,3736mil) on Multi-Layer And Track (3884.803mil,3709.331mil)(3913.803mil,3709.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.36mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.837mil < 10mil) Between Pad MQ-135-4(3867mil,3736mil) on Multi-Layer And Track (3884.803mil,3741.331mil)(3932.803mil,3741.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.837mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.837mil < 10mil) Between Pad MQ-135-4(3867mil,3736mil) on Multi-Layer And Track (3884.803mil,3742.331mil)(3932.803mil,3742.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.837mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-135-4(3867mil,3736mil) on Multi-Layer And Track (3885.803mil,3743.331mil)(3933.803mil,3743.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.785mil < 10mil) Between Pad MQ-135-4(3867mil,3736mil) on Multi-Layer And Track (3886.803mil,3708.331mil)(3912.803mil,3708.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.785mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-135-4(3867mil,3736mil) on Multi-Layer And Track (3886.803mil,3744.331mil)(3933.803mil,3744.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-135-4(3867mil,3736mil) on Multi-Layer And Track (3886.803mil,3745.331mil)(3934.803mil,3745.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-135-4(3867mil,3736mil) on Multi-Layer And Track (3887.803mil,3746.331mil)(3935.803mil,3746.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-135-4(3867mil,3736mil) on Multi-Layer And Track (3888.803mil,3747.331mil)(3935.803mil,3747.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-135-4(3867mil,3736mil) on Multi-Layer And Track (3888.803mil,3748.331mil)(3936.803mil,3748.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.887mil < 10mil) Between Pad MQ-135-4(3867mil,3736mil) on Multi-Layer And Track (3889.803mil,3706.331mil)(3910.803mil,3706.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.887mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.891mil < 10mil) Between Pad MQ-135-4(3867mil,3736mil) on Multi-Layer And Track (3889.803mil,3707.331mil)(3910.803mil,3707.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.891mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-135-4(3867mil,3736mil) on Multi-Layer And Track (3889.803mil,3749.331mil)(3936.803mil,3749.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-135-4(3867mil,3736mil) on Multi-Layer And Track (3889.803mil,3750.331mil)(3937.803mil,3750.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-135-4(3867mil,3736mil) on Multi-Layer And Track (3890.803mil,3751.331mil)(3938.803mil,3751.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.919mil < 10mil) Between Pad MQ-135-4(3867mil,3736mil) on Multi-Layer And Track (3891.803mil,3686.331mil)(4018.803mil,3686.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.919mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.921mil < 10mil) Between Pad MQ-135-4(3867mil,3736mil) on Multi-Layer And Track (3891.803mil,3705.331mil)(3909.803mil,3705.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-135-4(3867mil,3736mil) on Multi-Layer And Track (3891.803mil,3752.331mil)(3938.803mil,3752.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-135-4(3867mil,3736mil) on Multi-Layer And Track (3891.803mil,3753.331mil)(3938.803mil,3753.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.808mil < 10mil) Between Pad MQ-135-4(3867mil,3736mil) on Multi-Layer And Track (3892.803mil,3687.331mil)(4017.803mil,3687.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.808mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.119mil < 10mil) Between Pad MQ-135-4(3867mil,3736mil) on Multi-Layer And Track (3892.803mil,3688.331mil)(4016.803mil,3688.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.119mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-135-4(3867mil,3736mil) on Multi-Layer And Track (3892.803mil,3754.331mil)(3939.803mil,3754.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-135-4(3867mil,3736mil) on Multi-Layer And Track (3892.803mil,3755.331mil)(3940.803mil,3755.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.309mil < 10mil) Between Pad MQ-135-4(3867mil,3736mil) on Multi-Layer And Track (3893.803mil,3689.331mil)(4015.803mil,3689.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.309mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-135-4(3867mil,3736mil) on Multi-Layer And Track (3893.803mil,3756.331mil)(3940.803mil,3756.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-135-4(3867mil,3736mil) on Multi-Layer And Track (3894.803mil,3757.331mil)(3941.803mil,3757.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-135-4(3867mil,3736mil) on Multi-Layer And Track (3894.803mil,3758.331mil)(3941.803mil,3758.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-135-4(3867mil,3736mil) on Multi-Layer And Track (3894.803mil,3759.331mil)(3941.803mil,3759.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.041mil < 10mil) Between Pad MQ-135-4(3867mil,3736mil) on Multi-Layer And Track (3895.803mil,3690.331mil)(4014.803mil,3690.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.041mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.495mil < 10mil) Between Pad MQ-135-4(3867mil,3736mil) on Multi-Layer And Track (3895.803mil,3691.331mil)(4013.803mil,3691.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.495mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.91mil < 10mil) Between Pad MQ-135-4(3867mil,3736mil) on Multi-Layer And Track (3895.803mil,3704.331mil)(3907.803mil,3704.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.91mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.883mil < 10mil) Between Pad MQ-135-4(3867mil,3736mil) on Multi-Layer And Track (3897.803mil,3692.331mil)(4013.803mil,3692.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.883mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.736mil < 10mil) Between Pad MQ-135-4(3867mil,3736mil) on Multi-Layer And Track (3898.803mil,3693.331mil)(4011.803mil,3693.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.736mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.36mil < 10mil) Between Pad MQ-135-4(3867mil,3736mil) on Multi-Layer And Track (3898.803mil,3694.331mil)(4011.803mil,3694.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.36mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.255mil < 10mil) Between Pad MQ-135-4(3867mil,3736mil) on Multi-Layer And Track (3900.803mil,3695.331mil)(4009.803mil,3695.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.255mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.882mil < 10mil) Between Pad MQ-135-4(3867mil,3736mil) on Multi-Layer And Track (3901.803mil,3696.331mil)(4008.803mil,3696.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.668mil < 10mil) Between Pad MQ-135-4(3867mil,3736mil) on Multi-Layer And Track (3902.803mil,3697.331mil)(4007.803mil,3697.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.668mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.89mil < 10mil) Between Pad MQ-135-4(3867mil,3736mil) on Multi-Layer And Track (3902.803mil,3703.331mil)(3905.803mil,3703.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.594mil < 10mil) Between Pad MQ-135-4(3867mil,3736mil) on Multi-Layer And Track (3903.803mil,3698.331mil)(4005.803mil,3698.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.594mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.711mil < 10mil) Between Pad MQ-135-4(3867mil,3736mil) on Multi-Layer And Track (3905.803mil,3699.331mil)(4004.803mil,3699.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.711mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.809mil < 10mil) Between Pad MQ-135-5(3735mil,3681mil) on Multi-Layer And Track (3740.803mil,3684.331mil)(3882.803mil,3684.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.809mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.809mil < 10mil) Between Pad MQ-135-5(3735mil,3681mil) on Multi-Layer And Track (3740.803mil,3685.331mil)(3882.803mil,3685.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.809mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.837mil < 10mil) Between Pad MQ-135-5(3735mil,3681mil) on Multi-Layer And Track (3740.803mil,3686.331mil)(3882.803mil,3686.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.837mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.837mil < 10mil) Between Pad MQ-135-5(3735mil,3681mil) on Multi-Layer And Track (3740.803mil,3687.331mil)(3883.803mil,3687.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.837mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-135-5(3735mil,3681mil) on Multi-Layer And Track (3740.803mil,3688.331mil)(3883.803mil,3688.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-135-5(3735mil,3681mil) on Multi-Layer And Track (3740.803mil,3689.331mil)(3883.803mil,3689.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-135-5(3735mil,3681mil) on Multi-Layer And Track (3740.803mil,3690.331mil)(3883.803mil,3690.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-135-5(3735mil,3681mil) on Multi-Layer And Track (3740.803mil,3691.331mil)(3883.803mil,3691.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-135-5(3735mil,3681mil) on Multi-Layer And Track (3740.803mil,3692.331mil)(3882.803mil,3692.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-135-5(3735mil,3681mil) on Multi-Layer And Track (3740.803mil,3693.331mil)(3882.803mil,3693.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-135-5(3735mil,3681mil) on Multi-Layer And Track (3740.803mil,3694.331mil)(3882.803mil,3694.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.632mil < 10mil) Between Pad MQ-135-5(3735mil,3681mil) on Multi-Layer And Track (3741.803mil,3681.331mil)(3882.803mil,3681.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.632mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.809mil < 10mil) Between Pad MQ-135-5(3735mil,3681mil) on Multi-Layer And Track (3741.803mil,3682.331mil)(3882.803mil,3682.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.809mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.809mil < 10mil) Between Pad MQ-135-5(3735mil,3681mil) on Multi-Layer And Track (3741.803mil,3683.331mil)(3882.803mil,3683.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.809mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-135-5(3735mil,3681mil) on Multi-Layer And Track (3741.803mil,3695.331mil)(3882.803mil,3695.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-135-5(3735mil,3681mil) on Multi-Layer And Track (3741.803mil,3696.331mil)(3882.803mil,3696.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-135-5(3735mil,3681mil) on Multi-Layer And Track (3741.803mil,3697.331mil)(3882.803mil,3697.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-135-5(3735mil,3681mil) on Multi-Layer And Track (3741.803mil,3698.331mil)(3882.803mil,3698.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.464mil < 10mil) Between Pad MQ-135-5(3735mil,3681mil) on Multi-Layer And Track (3741.803mil,3699.331mil)(3882.803mil,3699.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.464mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.458mil < 10mil) Between Pad MQ-135-5(3735mil,3681mil) on Multi-Layer And Track (3742.803mil,3678.331mil)(3880.803mil,3678.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.458mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.458mil < 10mil) Between Pad MQ-135-5(3735mil,3681mil) on Multi-Layer And Track (3742.803mil,3679.331mil)(3881.803mil,3679.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.458mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.516mil < 10mil) Between Pad MQ-135-5(3735mil,3681mil) on Multi-Layer And Track (3742.803mil,3700.331mil)(3881.803mil,3700.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.516mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.922mil < 10mil) Between Pad MQ-135-5(3735mil,3681mil) on Multi-Layer And Track (3742.803mil,3701.331mil)(3880.803mil,3701.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.922mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.884mil < 10mil) Between Pad MQ-135-5(3735mil,3681mil) on Multi-Layer And Track (3743.803mil,3676.331mil)(3879.803mil,3676.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.884mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.458mil < 10mil) Between Pad MQ-135-5(3735mil,3681mil) on Multi-Layer And Track (3743.803mil,3677.331mil)(3879.803mil,3677.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.458mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.288mil < 10mil) Between Pad MQ-135-5(3735mil,3681mil) on Multi-Layer And Track (3743.803mil,3702.331mil)(3880.803mil,3702.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.894mil < 10mil) Between Pad MQ-135-5(3735mil,3681mil) on Multi-Layer And Track (3743.803mil,3703.331mil)(3879.803mil,3703.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.894mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.884mil < 10mil) Between Pad MQ-135-5(3735mil,3681mil) on Multi-Layer And Track (3744.803mil,3675.331mil)(3879.803mil,3675.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.884mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.565mil < 10mil) Between Pad MQ-135-5(3735mil,3681mil) on Multi-Layer And Track (3744.803mil,3704.331mil)(3879.803mil,3704.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.565mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.884mil < 10mil) Between Pad MQ-135-5(3735mil,3681mil) on Multi-Layer And Track (3745.803mil,3674.331mil)(3878.803mil,3674.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.884mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-135-5(3735mil,3681mil) on Multi-Layer And Track (3745.803mil,3705.331mil)(3878.803mil,3705.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.94mil < 10mil) Between Pad MQ-135-5(3735mil,3681mil) on Multi-Layer And Track (3746.803mil,3673.331mil)(3876.803mil,3673.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.94mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-135-5(3735mil,3681mil) on Multi-Layer And Track (3746.803mil,3706.331mil)(3876.803mil,3706.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.94mil < 10mil) Between Pad MQ-135-5(3735mil,3681mil) on Multi-Layer And Track (3748.803mil,3672.331mil)(3875.803mil,3672.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.94mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-135-5(3735mil,3681mil) on Multi-Layer And Track (3749.803mil,3707.331mil)(3874.803mil,3707.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-135-5(3735mil,3681mil) on Multi-Layer And Track (3750.803mil,3708.331mil)(3873.803mil,3708.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.94mil < 10mil) Between Pad MQ-135-5(3735mil,3681mil) on Multi-Layer And Track (3751.803mil,3671.331mil)(3872.803mil,3671.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.94mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-135-5(3735mil,3681mil) on Multi-Layer And Track (3752.803mil,3709.331mil)(3871.803mil,3709.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.13mil < 10mil) Between Pad MQ-135-5(3735mil,3681mil) on Multi-Layer And Track (3754.803mil,3670.331mil)(3869.803mil,3670.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.13mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.358mil < 10mil) Between Pad MQ-135-5(3735mil,3681mil) on Multi-Layer And Track (3788.803mil,3669.331mil)(3835.803mil,3669.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.571mil < 10mil) Between Pad MQ-135-6(3603mil,3736mil) on Multi-Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [9.571mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.706mil < 10mil) Between Pad MQ-9-1(4483mil,4000mil) on Multi-Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [8.706mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.706mil < 10mil) Between Pad MQ-9-3(4747mil,4000mil) on Multi-Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [8.706mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.98mil < 10mil) Between Pad MQ-9-4(4747mil,3736mil) on Multi-Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [6.98mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.474mil < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4449.803mil,3631.331mil)(4590.803mil,3631.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.474mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.435mil < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4449.803mil,3632.331mil)(4590.803mil,3632.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.435mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.438mil < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4449.803mil,3633.331mil)(4590.803mil,3633.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.438mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.442mil < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4449.803mil,3634.331mil)(4590.803mil,3634.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.442mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.448mil < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4449.803mil,3635.331mil)(4590.803mil,3635.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.448mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.455mil < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4449.803mil,3636.331mil)(4590.803mil,3636.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.455mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.465mil < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4449.803mil,3637.331mil)(4590.803mil,3637.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.465mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.48mil < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4449.803mil,3638.331mil)(4590.803mil,3638.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.48mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.504mil < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4449.803mil,3639.331mil)(4590.803mil,3639.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.553mil < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4449.803mil,3640.331mil)(4590.803mil,3640.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.553mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.675mil < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4449.803mil,3641.331mil)(4590.803mil,3641.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4449.803mil,3642.331mil)(4590.803mil,3642.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.234mil < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4449.803mil,3643.331mil)(4590.803mil,3643.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.234mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.234mil < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4449.803mil,3644.331mil)(4590.803mil,3644.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.234mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.234mil < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4449.803mil,3645.331mil)(4590.803mil,3645.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.234mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.234mil < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4449.803mil,3646.331mil)(4590.803mil,3646.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.234mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.234mil < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4449.803mil,3647.331mil)(4590.803mil,3647.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.234mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.234mil < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4449.803mil,3648.331mil)(4590.803mil,3648.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.234mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.234mil < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4449.803mil,3649.331mil)(4590.803mil,3649.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.234mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.234mil < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4545.803mil,3650.331mil)(4590.803mil,3650.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.234mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.234mil < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4546.803mil,3651.331mil)(4590.803mil,3651.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.234mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mil < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4546.803mil,3652.331mil)(4590.803mil,3652.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.234mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4546.803mil,3653.331mil)(4590.803mil,3653.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4546.803mil,3654.331mil)(4590.803mil,3654.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4546.803mil,3655.331mil)(4590.803mil,3655.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4546.803mil,3656.331mil)(4590.803mil,3656.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4546.803mil,3657.331mil)(4590.803mil,3657.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4546.803mil,3658.331mil)(4590.803mil,3658.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4546.803mil,3659.331mil)(4590.803mil,3659.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4546.803mil,3660.331mil)(4590.803mil,3660.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4546.803mil,3661.331mil)(4590.803mil,3661.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4546.803mil,3662.331mil)(4590.803mil,3662.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4546.803mil,3663.331mil)(4590.803mil,3663.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4546.803mil,3664.331mil)(4590.803mil,3664.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4546.803mil,3665.331mil)(4590.803mil,3665.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4546.803mil,3666.331mil)(4590.803mil,3666.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4546.803mil,3667.331mil)(4590.803mil,3667.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4546.803mil,3668.331mil)(4590.803mil,3668.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4546.803mil,3669.331mil)(4590.803mil,3669.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4546.803mil,3670.331mil)(4590.803mil,3670.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4546.803mil,3671.331mil)(4590.803mil,3671.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4546.803mil,3672.331mil)(4590.803mil,3672.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4546.803mil,3673.331mil)(4590.803mil,3673.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4546.803mil,3674.331mil)(4590.803mil,3674.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4546.803mil,3675.331mil)(4590.803mil,3675.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4546.803mil,3676.331mil)(4590.803mil,3676.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4546.803mil,3677.331mil)(4590.803mil,3677.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4546.803mil,3678.331mil)(4590.803mil,3678.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4546.803mil,3679.331mil)(4590.803mil,3679.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4546.803mil,3680.331mil)(4590.803mil,3680.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4546.803mil,3681.331mil)(4590.803mil,3681.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4546.803mil,3682.331mil)(4590.803mil,3682.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4546.803mil,3683.331mil)(4590.803mil,3683.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4546.803mil,3684.331mil)(4590.803mil,3684.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4546.803mil,3685.331mil)(4590.803mil,3685.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4546.803mil,3686.331mil)(4590.803mil,3686.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4546.803mil,3687.331mil)(4590.803mil,3687.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4546.803mil,3688.331mil)(4590.803mil,3688.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4546.803mil,3689.331mil)(4590.803mil,3689.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4546.803mil,3690.331mil)(4590.803mil,3690.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4546.803mil,3691.331mil)(4590.803mil,3691.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4547.803mil,3692.331mil)(4590.803mil,3692.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4547.803mil,3693.331mil)(4590.803mil,3693.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4547.803mil,3694.331mil)(4590.803mil,3694.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4547.803mil,3695.331mil)(4590.803mil,3695.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4548.803mil,3696.331mil)(4589.803mil,3696.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4548.803mil,3697.331mil)(4589.803mil,3697.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4548.803mil,3698.331mil)(4589.803mil,3698.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4548.803mil,3699.331mil)(4589.803mil,3699.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4548.803mil,3700.331mil)(4588.803mil,3700.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4548.803mil,3701.331mil)(4588.803mil,3701.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4549.803mil,3702.331mil)(4587.803mil,3702.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4550.803mil,3703.331mil)(4587.803mil,3703.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4551.803mil,3704.331mil)(4586.803mil,3704.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4552.803mil,3705.331mil)(4585.803mil,3705.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4553.803mil,3706.331mil)(4584.803mil,3706.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mil < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4555.803mil,3707.331mil)(4583.803mil,3707.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.099mil < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4556.803mil,3708.331mil)(4581.803mil,3708.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.099mil < 10mil) Between Pad MQ-9-5(4615mil,3681mil) on Multi-Layer And Track (4558.803mil,3709.331mil)(4578.803mil,3709.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.571mil < 10mil) Between Pad MQ-9-6(4483mil,3736mil) on Multi-Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [9.571mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.832mil < 10mil) Between Pad MQ-9-6(4483mil,3736mil) on Multi-Layer And Track (4314.803mil,3705.331mil)(4437.803mil,3705.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.832mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.344mil < 10mil) Between Pad MQ-9-6(4483mil,3736mil) on Multi-Layer And Track (4315.803mil,3706.331mil)(4437.803mil,3706.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.344mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.017mil < 10mil) Between Pad MQ-9-6(4483mil,3736mil) on Multi-Layer And Track (4317.803mil,3707.331mil)(4438.803mil,3707.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.017mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.872mil < 10mil) Between Pad MQ-9-6(4483mil,3736mil) on Multi-Layer And Track (4319.803mil,3708.331mil)(4441.803mil,3708.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.636mil < 10mil) Between Pad MQ-9-6(4483mil,3736mil) on Multi-Layer And Track (4321.803mil,3709.331mil)(4443.803mil,3709.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.636mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-6(4483mil,3736mil) on Multi-Layer And Track (4398.803mil,3736.331mil)(4449.803mil,3736.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-6(4483mil,3736mil) on Multi-Layer And Track (4401.803mil,3735.331mil)(4449.803mil,3735.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-6(4483mil,3736mil) on Multi-Layer And Track (4402.803mil,3734.331mil)(4449.803mil,3734.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-6(4483mil,3736mil) on Multi-Layer And Track (4403.803mil,3732.331mil)(4450.803mil,3732.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-6(4483mil,3736mil) on Multi-Layer And Track (4403.803mil,3733.331mil)(4450.803mil,3733.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-6(4483mil,3736mil) on Multi-Layer And Track (4404.803mil,3731.331mil)(4451.803mil,3731.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-6(4483mil,3736mil) on Multi-Layer And Track (4405.803mil,3729.331mil)(4452.803mil,3729.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-6(4483mil,3736mil) on Multi-Layer And Track (4405.803mil,3730.331mil)(4451.803mil,3730.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-6(4483mil,3736mil) on Multi-Layer And Track (4406.803mil,3727.331mil)(4452.803mil,3727.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-6(4483mil,3736mil) on Multi-Layer And Track (4406.803mil,3728.331mil)(4452.803mil,3728.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-6(4483mil,3736mil) on Multi-Layer And Track (4407.803mil,3725.331mil)(4452.803mil,3725.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-6(4483mil,3736mil) on Multi-Layer And Track (4407.803mil,3726.331mil)(4452.803mil,3726.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-6(4483mil,3736mil) on Multi-Layer And Track (4408.803mil,3723.331mil)(4452.803mil,3723.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-6(4483mil,3736mil) on Multi-Layer And Track (4408.803mil,3724.331mil)(4452.803mil,3724.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-6(4483mil,3736mil) on Multi-Layer And Track (4409.803mil,3722.331mil)(4452.803mil,3722.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-6(4483mil,3736mil) on Multi-Layer And Track (4410.803mil,3721.331mil)(4452.803mil,3721.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-6(4483mil,3736mil) on Multi-Layer And Track (4411.803mil,3719.331mil)(4451.803mil,3719.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-6(4483mil,3736mil) on Multi-Layer And Track (4411.803mil,3720.331mil)(4452.803mil,3720.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-6(4483mil,3736mil) on Multi-Layer And Track (4412.803mil,3717.331mil)(4451.803mil,3717.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-6(4483mil,3736mil) on Multi-Layer And Track (4412.803mil,3718.331mil)(4451.803mil,3718.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-6(4483mil,3736mil) on Multi-Layer And Track (4413.803mil,3716.331mil)(4450.803mil,3716.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.419mil < 10mil) Between Pad MQ-9-6(4483mil,3736mil) on Multi-Layer And Track (4414.803mil,3710.331mil)(4444.803mil,3710.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.419mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-6(4483mil,3736mil) on Multi-Layer And Track (4414.803mil,3711.331mil)(4446.803mil,3711.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-6(4483mil,3736mil) on Multi-Layer And Track (4414.803mil,3712.331mil)(4447.803mil,3712.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-6(4483mil,3736mil) on Multi-Layer And Track (4414.803mil,3713.331mil)(4448.803mil,3713.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-6(4483mil,3736mil) on Multi-Layer And Track (4414.803mil,3714.331mil)(4449.803mil,3714.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-6(4483mil,3736mil) on Multi-Layer And Track (4414.803mil,3715.331mil)(4450.803mil,3715.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.615mil < 10mil) Between Pad MQ-9-6(4483mil,3736mil) on Multi-Layer And Track (4449.803mil,3681.331mil)(4493.803mil,3681.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.615mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.615mil < 10mil) Between Pad MQ-9-6(4483mil,3736mil) on Multi-Layer And Track (4449.803mil,3682.331mil)(4493.803mil,3682.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.615mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.615mil < 10mil) Between Pad MQ-9-6(4483mil,3736mil) on Multi-Layer And Track (4449.803mil,3683.331mil)(4493.803mil,3683.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.615mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.615mil < 10mil) Between Pad MQ-9-6(4483mil,3736mil) on Multi-Layer And Track (4449.803mil,3684.331mil)(4493.803mil,3684.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.615mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.615mil < 10mil) Between Pad MQ-9-6(4483mil,3736mil) on Multi-Layer And Track (4449.803mil,3685.331mil)(4493.803mil,3685.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.615mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.615mil < 10mil) Between Pad MQ-9-6(4483mil,3736mil) on Multi-Layer And Track (4449.803mil,3686.331mil)(4493.803mil,3686.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.615mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.406mil < 10mil) Between Pad MQ-9-6(4483mil,3736mil) on Multi-Layer And Track (4449.803mil,3687.331mil)(4493.803mil,3687.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.406mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.406mil < 10mil) Between Pad MQ-9-6(4483mil,3736mil) on Multi-Layer And Track (4449.803mil,3688.331mil)(4493.803mil,3688.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.406mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.406mil < 10mil) Between Pad MQ-9-6(4483mil,3736mil) on Multi-Layer And Track (4449.803mil,3689.331mil)(4493.803mil,3689.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.406mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.406mil < 10mil) Between Pad MQ-9-6(4483mil,3736mil) on Multi-Layer And Track (4449.803mil,3690.331mil)(4493.803mil,3690.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.406mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.406mil < 10mil) Between Pad MQ-9-6(4483mil,3736mil) on Multi-Layer And Track (4449.803mil,3691.331mil)(4493.803mil,3691.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.406mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.406mil < 10mil) Between Pad MQ-9-6(4483mil,3736mil) on Multi-Layer And Track (4449.803mil,3692.331mil)(4493.803mil,3692.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.406mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.406mil < 10mil) Between Pad MQ-9-6(4483mil,3736mil) on Multi-Layer And Track (4450.803mil,3693.331mil)(4493.803mil,3693.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.406mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.406mil < 10mil) Between Pad MQ-9-6(4483mil,3736mil) on Multi-Layer And Track (4450.803mil,3694.331mil)(4492.803mil,3694.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.406mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.406mil < 10mil) Between Pad MQ-9-6(4483mil,3736mil) on Multi-Layer And Track (4450.803mil,3695.331mil)(4492.803mil,3695.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.406mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.406mil < 10mil) Between Pad MQ-9-6(4483mil,3736mil) on Multi-Layer And Track (4450.803mil,3696.331mil)(4492.803mil,3696.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.406mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-6(4483mil,3736mil) on Multi-Layer And Track (4450.803mil,3697.331mil)(4492.803mil,3697.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.831mil < 10mil) Between Pad MQ-9-6(4483mil,3736mil) on Multi-Layer And Track (4450.803mil,3698.331mil)(4491.803mil,3698.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.831mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.307mil < 10mil) Between Pad MQ-9-6(4483mil,3736mil) on Multi-Layer And Track (4451.803mil,3699.331mil)(4491.803mil,3699.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.307mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.428mil < 10mil) Between Pad MQ-9-6(4483mil,3736mil) on Multi-Layer And Track (4451.803mil,3700.331mil)(4491.803mil,3700.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.428mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.577mil < 10mil) Between Pad MQ-9-6(4483mil,3736mil) on Multi-Layer And Track (4451.803mil,3701.331mil)(4490.803mil,3701.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.577mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.418mil < 10mil) Between Pad MQ-9-6(4483mil,3736mil) on Multi-Layer And Track (4452.803mil,3702.331mil)(4490.803mil,3702.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.418mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.509mil < 10mil) Between Pad MQ-9-6(4483mil,3736mil) on Multi-Layer And Track (4453.803mil,3703.331mil)(4489.803mil,3703.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.509mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.961mil < 10mil) Between Pad MQ-9-6(4483mil,3736mil) on Multi-Layer And Track (4453.803mil,3704.331mil)(4488.803mil,3704.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.961mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.445mil < 10mil) Between Pad MQ-9-6(4483mil,3736mil) on Multi-Layer And Track (4454.803mil,3705.331mil)(4488.803mil,3705.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.445mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.136mil < 10mil) Between Pad MQ-9-6(4483mil,3736mil) on Multi-Layer And Track (4455.803mil,3706.331mil)(4486.803mil,3706.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.135mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.985mil < 10mil) Between Pad MQ-9-6(4483mil,3736mil) on Multi-Layer And Track (4457.803mil,3707.331mil)(4485.803mil,3707.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.985mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MQ-9-6(4483mil,3736mil) on Multi-Layer And Track (4458.803mil,3708.331mil)(4483.803mil,3708.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.422mil < 10mil) Between Pad MQ-9-6(4483mil,3736mil) on Multi-Layer And Track (4461.803mil,3709.331mil)(4481.803mil,3709.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.422mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.59mil < 10mil) Between Pad R10-1(4134.406mil,3104.996mil) on Top Layer And Track (4108.816mil,3079.406mil)(4108.816mil,3130.588mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.59mil < 10mil) Between Pad R10-1(4134.406mil,3104.996mil) on Top Layer And Track (4108.816mil,3079.406mil)(4211.178mil,3079.406mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.592mil < 10mil) Between Pad R10-1(4134.406mil,3104.996mil) on Top Layer And Track (4108.816mil,3130.588mil)(4211.178mil,3130.588mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.592mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.59mil < 10mil) Between Pad R10-2(4185.588mil,3104.996mil) on Top Layer And Track (4108.816mil,3079.406mil)(4211.178mil,3079.406mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.592mil < 10mil) Between Pad R10-2(4185.588mil,3104.996mil) on Top Layer And Track (4108.816mil,3130.588mil)(4211.178mil,3130.588mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.592mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.59mil < 10mil) Between Pad R10-2(4185.588mil,3104.996mil) on Top Layer And Track (4211.178mil,3079.406mil)(4211.178mil,3130.588mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.59mil < 10mil) Between Pad R1-1(3324.996mil,3350.594mil) on Top Layer And Track (3299.406mil,3273.822mil)(3299.406mil,3376.184mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.59mil < 10mil) Between Pad R1-1(3324.996mil,3350.594mil) on Top Layer And Track (3299.406mil,3376.184mil)(3350.588mil,3376.184mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.592mil < 10mil) Between Pad R1-1(3324.996mil,3350.594mil) on Top Layer And Track (3350.588mil,3273.822mil)(3350.588mil,3376.184mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.592mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R11-1(4805mil,3115mil) on Multi-Layer And Track (4775mil,3045mil)(4775mil,3265mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.267mil < 10mil) Between Pad R11-2(4905mil,3315mil) on Multi-Layer And Track (4865mil,3345mil)(4945mil,3345mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.267mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.677mil < 10mil) Between Pad R11-3(5005mil,3115mil) on Multi-Layer And Track (5035mil,3045mil)(5035mil,3265mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.677mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.59mil < 10mil) Between Pad R1-2(3324.996mil,3299.412mil) on Top Layer And Track (3299.406mil,3273.822mil)(3299.406mil,3376.184mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.59mil < 10mil) Between Pad R1-2(3324.996mil,3299.412mil) on Top Layer And Track (3299.406mil,3273.822mil)(3350.588mil,3273.822mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.592mil < 10mil) Between Pad R1-2(3324.996mil,3299.412mil) on Top Layer And Track (3350.588mil,3273.822mil)(3350.588mil,3376.184mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.592mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R12-1(3545mil,3115mil) on Multi-Layer And Track (3515mil,3045mil)(3515mil,3265mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.267mil < 10mil) Between Pad R12-2(3645mil,3315mil) on Multi-Layer And Track (3605mil,3345mil)(3685mil,3345mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.267mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.677mil < 10mil) Between Pad R12-3(3745mil,3115mil) on Multi-Layer And Track (3775mil,3045mil)(3775mil,3265mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.677mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.591mil < 10mil) Between Pad R2-1(3670.594mil,4385.003mil) on Top Layer And Track (3593.822mil,4359.413mil)(3696.184mil,4359.413mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.591mil < 10mil) Between Pad R2-1(3670.594mil,4385.003mil) on Top Layer And Track (3593.822mil,4410.594mil)(3696.184mil,4410.594mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.59mil < 10mil) Between Pad R2-1(3670.594mil,4385.003mil) on Top Layer And Track (3696.184mil,4359.413mil)(3696.184mil,4410.594mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.59mil < 10mil) Between Pad R2-2(3619.413mil,4385.003mil) on Top Layer And Track (3593.822mil,4359.413mil)(3593.822mil,4410.594mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.591mil < 10mil) Between Pad R2-2(3619.413mil,4385.003mil) on Top Layer And Track (3593.822mil,4359.413mil)(3696.184mil,4359.413mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.591mil < 10mil) Between Pad R2-2(3619.413mil,4385.003mil) on Top Layer And Track (3593.822mil,4410.594mil)(3696.184mil,4410.594mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.592mil < 10mil) Between Pad R3-1(3670.594mil,2750.004mil) on Top Layer And Track (3593.822mil,2724.412mil)(3696.184mil,2724.412mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.592mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.59mil < 10mil) Between Pad R3-1(3670.594mil,2750.004mil) on Top Layer And Track (3593.822mil,2775.594mil)(3696.184mil,2775.594mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.59mil < 10mil) Between Pad R3-1(3670.594mil,2750.004mil) on Top Layer And Track (3696.184mil,2724.412mil)(3696.184mil,2775.594mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.59mil < 10mil) Between Pad R3-2(3619.412mil,2750.004mil) on Top Layer And Track (3593.822mil,2724.412mil)(3593.822mil,2775.594mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.592mil < 10mil) Between Pad R3-2(3619.412mil,2750.004mil) on Top Layer And Track (3593.822mil,2724.412mil)(3696.184mil,2724.412mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.592mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.59mil < 10mil) Between Pad R3-2(3619.412mil,2750.004mil) on Top Layer And Track (3593.822mil,2775.594mil)(3696.184mil,2775.594mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.592mil < 10mil) Between Pad R4-1(5185.004mil,3214.406mil) on Top Layer And Track (5159.412mil,3188.816mil)(5159.412mil,3291.178mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.592mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.59mil < 10mil) Between Pad R4-1(5185.004mil,3214.406mil) on Top Layer And Track (5159.412mil,3188.816mil)(5210.594mil,3188.816mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.59mil < 10mil) Between Pad R4-1(5185.004mil,3214.406mil) on Top Layer And Track (5210.594mil,3188.816mil)(5210.594mil,3291.178mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.592mil < 10mil) Between Pad R4-2(5185.004mil,3265.588mil) on Top Layer And Track (5159.412mil,3188.816mil)(5159.412mil,3291.178mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.592mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.59mil < 10mil) Between Pad R4-2(5185.004mil,3265.588mil) on Top Layer And Track (5159.412mil,3291.178mil)(5210.594mil,3291.178mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.59mil < 10mil) Between Pad R4-2(5185.004mil,3265.588mil) on Top Layer And Track (5210.594mil,3188.816mil)(5210.594mil,3291.178mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.59mil < 10mil) Between Pad R5-1(4344.406mil,3364.996mil) on Top Layer And Track (4318.816mil,3339.406mil)(4318.816mil,3390.588mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.59mil < 10mil) Between Pad R5-1(4344.406mil,3364.996mil) on Top Layer And Track (4318.816mil,3339.406mil)(4421.178mil,3339.406mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.592mil < 10mil) Between Pad R5-1(4344.406mil,3364.996mil) on Top Layer And Track (4318.816mil,3390.588mil)(4421.178mil,3390.588mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.592mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.59mil < 10mil) Between Pad R5-2(4395.588mil,3364.996mil) on Top Layer And Track (4318.816mil,3339.406mil)(4421.178mil,3339.406mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.592mil < 10mil) Between Pad R5-2(4395.588mil,3364.996mil) on Top Layer And Track (4318.816mil,3390.588mil)(4421.178mil,3390.588mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.592mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.59mil < 10mil) Between Pad R5-2(4395.588mil,3364.996mil) on Top Layer And Track (4421.178mil,3339.406mil)(4421.178mil,3390.588mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.59mil < 10mil) Between Pad R6-1(4344.406mil,3179.996mil) on Top Layer And Track (4318.816mil,3154.406mil)(4318.816mil,3205.588mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.59mil < 10mil) Between Pad R6-1(4344.406mil,3179.996mil) on Top Layer And Track (4318.816mil,3154.406mil)(4421.178mil,3154.406mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.592mil < 10mil) Between Pad R6-1(4344.406mil,3179.996mil) on Top Layer And Track (4318.816mil,3205.588mil)(4421.178mil,3205.588mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.592mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.59mil < 10mil) Between Pad R6-2(4395.588mil,3179.996mil) on Top Layer And Track (4318.816mil,3154.406mil)(4421.178mil,3154.406mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.592mil < 10mil) Between Pad R6-2(4395.588mil,3179.996mil) on Top Layer And Track (4318.816mil,3205.588mil)(4421.178mil,3205.588mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.592mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.59mil < 10mil) Between Pad R6-2(4395.588mil,3179.996mil) on Top Layer And Track (4421.178mil,3154.406mil)(4421.178mil,3205.588mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.592mil < 10mil) Between Pad R7-1(4395.594mil,3105.004mil) on Top Layer And Track (4318.822mil,3079.412mil)(4421.184mil,3079.412mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.592mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.59mil < 10mil) Between Pad R7-1(4395.594mil,3105.004mil) on Top Layer And Track (4318.822mil,3130.594mil)(4421.184mil,3130.594mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.59mil < 10mil) Between Pad R7-1(4395.594mil,3105.004mil) on Top Layer And Track (4421.184mil,3079.412mil)(4421.184mil,3130.594mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.59mil < 10mil) Between Pad R7-2(4344.412mil,3105.004mil) on Top Layer And Track (4318.822mil,3079.412mil)(4318.822mil,3130.594mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.592mil < 10mil) Between Pad R7-2(4344.412mil,3105.004mil) on Top Layer And Track (4318.822mil,3079.412mil)(4421.184mil,3079.412mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.592mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.59mil < 10mil) Between Pad R7-2(4344.412mil,3105.004mil) on Top Layer And Track (4318.822mil,3130.594mil)(4421.184mil,3130.594mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.592mil < 10mil) Between Pad R8-1(4185.594mil,3365.004mil) on Top Layer And Track (4108.822mil,3339.412mil)(4211.184mil,3339.412mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.592mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.59mil < 10mil) Between Pad R8-1(4185.594mil,3365.004mil) on Top Layer And Track (4108.822mil,3390.594mil)(4211.184mil,3390.594mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.59mil < 10mil) Between Pad R8-1(4185.594mil,3365.004mil) on Top Layer And Track (4211.184mil,3339.412mil)(4211.184mil,3390.594mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.59mil < 10mil) Between Pad R8-2(4134.412mil,3365.004mil) on Top Layer And Track (4108.822mil,3339.412mil)(4108.822mil,3390.594mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.592mil < 10mil) Between Pad R8-2(4134.412mil,3365.004mil) on Top Layer And Track (4108.822mil,3339.412mil)(4211.184mil,3339.412mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.592mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.59mil < 10mil) Between Pad R8-2(4134.412mil,3365.004mil) on Top Layer And Track (4108.822mil,3390.594mil)(4211.184mil,3390.594mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.591mil < 10mil) Between Pad R9-1(4185.594mil,3185.003mil) on Top Layer And Track (4108.822mil,3159.413mil)(4211.184mil,3159.413mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.591mil < 10mil) Between Pad R9-1(4185.594mil,3185.003mil) on Top Layer And Track (4108.822mil,3210.594mil)(4211.184mil,3210.594mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.59mil < 10mil) Between Pad R9-1(4185.594mil,3185.003mil) on Top Layer And Track (4211.184mil,3159.413mil)(4211.184mil,3210.594mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.59mil < 10mil) Between Pad R9-2(4134.413mil,3185.003mil) on Top Layer And Track (4108.822mil,3159.413mil)(4108.822mil,3210.594mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.591mil < 10mil) Between Pad R9-2(4134.413mil,3185.003mil) on Top Layer And Track (4108.822mil,3159.413mil)(4211.184mil,3159.413mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.591mil < 10mil) Between Pad R9-2(4134.413mil,3185.003mil) on Top Layer And Track (4108.822mil,3210.594mil)(4211.184mil,3210.594mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.634mil < 10mil) Between Pad U1-1(4695.612mil,3344.634mil) on Top Layer And Track (4519.186mil,3298.922mil)(4722.036mil,3298.922mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.634mil < 10mil) Between Pad U1-2(4645.612mil,3344.634mil) on Top Layer And Track (4519.186mil,3298.922mil)(4722.036mil,3298.922mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.634mil < 10mil) Between Pad U1-3(4595.612mil,3344.634mil) on Top Layer And Track (4519.186mil,3298.922mil)(4722.036mil,3298.922mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.634mil < 10mil) Between Pad U1-4(4545.612mil,3344.634mil) on Top Layer And Track (4519.186mil,3298.922mil)(4722.036mil,3298.922mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.114mil < 10mil) Between Pad U1-5(4545.612mil,3133.414mil) on Top Layer And Track (4519.186mil,3179.126mil)(4722.036mil,3179.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.114mil < 10mil) Between Pad U1-6(4595.612mil,3133.414mil) on Top Layer And Track (4519.186mil,3179.126mil)(4722.036mil,3179.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.114mil < 10mil) Between Pad U1-7(4645.612mil,3133.414mil) on Top Layer And Track (4519.186mil,3179.126mil)(4722.036mil,3179.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.114mil < 10mil) Between Pad U1-8(4695.612mil,3133.414mil) on Top Layer And Track (4519.186mil,3179.126mil)(4722.036mil,3179.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.634mil < 10mil) Between Pad U2-1(4020.611mil,3334.635mil) on Top Layer And Track (3844.186mil,3288.923mil)(4047.036mil,3288.923mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.634mil < 10mil) Between Pad U2-2(3970.611mil,3334.635mil) on Top Layer And Track (3844.186mil,3288.923mil)(4047.036mil,3288.923mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.634mil < 10mil) Between Pad U2-3(3920.611mil,3334.635mil) on Top Layer And Track (3844.186mil,3288.923mil)(4047.036mil,3288.923mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.634mil < 10mil) Between Pad U2-4(3870.611mil,3334.635mil) on Top Layer And Track (3844.186mil,3288.923mil)(4047.036mil,3288.923mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.114mil < 10mil) Between Pad U2-5(3870.611mil,3123.414mil) on Top Layer And Track (3844.186mil,3169.126mil)(4047.036mil,3169.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.114mil < 10mil) Between Pad U2-6(3920.611mil,3123.414mil) on Top Layer And Track (3844.186mil,3169.126mil)(4047.036mil,3169.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.114mil < 10mil) Between Pad U2-7(3970.611mil,3123.414mil) on Top Layer And Track (3844.186mil,3169.126mil)(4047.036mil,3169.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.114mil < 10mil) Between Pad U2-8(4020.611mil,3123.414mil) on Top Layer And Track (3844.186mil,3169.126mil)(4047.036mil,3169.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.114mil]
Rule Violations :472

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (6.898mil < 10mil) Between Text "135_A 9_A" (3715.166mil,2626.064mil) on Top Overlay And Track (3815mil,2490mil)(3815mil,2605mil) on Top Overlay Silk Text to Silk Clearance [6.898mil]
   Violation between Silk To Silk Clearance Constraint: (3.048mil < 10mil) Between Text "135_A 9_A" (3715.166mil,2626.064mil) on Top Overlay And Track (3915mil,2495mil)(3915mil,2610mil) on Top Overlay Silk Text to Silk Clearance [3.048mil]
   Violation between Silk To Silk Clearance Constraint: (9.828mil < 10mil) Between Text "C2" (4433.467mil,3255.781mil) on Top Overlay And Track (4421.178mil,3249.406mil)(4421.178mil,3300.587mil) on Top Overlay Silk Text to Silk Clearance [9.828mil]
   Violation between Silk To Silk Clearance Constraint: (9.835mil < 10mil) Between Text "C3" (4218.28mil,3255.802mil) on Top Overlay And Track (4211.184mil,3249.413mil)(4211.184mil,3300.594mil) on Top Overlay Silk Text to Silk Clearance [9.835mil]
   Violation between Silk To Silk Clearance Constraint: (6.886mil < 10mil) Between Text "DAT 135_D 9_D LED7 LED1" (4141.21mil,2526.064mil) on Top Overlay And Track (4365mil,2455mil)(4365mil,2505mil) on Top Overlay Silk Text to Silk Clearance [6.886mil]
   Violation between Silk To Silk Clearance Constraint: (0.414mil < 10mil) Between Text "DAT 135_D 9_D LED7 LED1" (4141.21mil,2526.064mil) on Top Overlay And Track (4465mil,2500mil)(4465mil,2510mil) on Top Overlay Silk Text to Silk Clearance [0.414mil]
   Violation between Silk To Silk Clearance Constraint: (8.466mil < 10mil) Between Text "LED13" (5263.928mil,3391.189mil) on Top Overlay And Track (5157.26mil,3388.996mil)(5213.26mil,3388.996mil) on Top Overlay Silk Text to Silk Clearance [8.466mil]
   Violation between Silk To Silk Clearance Constraint: (9.073mil < 10mil) Between Text "LED13" (5263.928mil,3391.189mil) on Top Overlay And Track (5159.26mil,3540.996mil)(5213.26mil,3540.996mil) on Top Overlay Silk Text to Silk Clearance [9.073mil]
   Violation between Silk To Silk Clearance Constraint: (8.271mil < 10mil) Between Text "LED13" (5263.928mil,3391.189mil) on Top Overlay And Track (5213.26mil,3388.996mil)(5213.26mil,3398.996mil) on Top Overlay Silk Text to Silk Clearance [8.271mil]
   Violation between Silk To Silk Clearance Constraint: (8.271mil < 10mil) Between Text "LED13" (5263.928mil,3391.189mil) on Top Overlay And Track (5213.26mil,3398.996mil)(5213.26mil,3452.996mil) on Top Overlay Silk Text to Silk Clearance [8.271mil]
   Violation between Silk To Silk Clearance Constraint: (8.146mil < 10mil) Between Text "LED13" (5263.928mil,3391.189mil) on Top Overlay And Track (5213.26mil,3486.996mil)(5213.26mil,3539.996mil) on Top Overlay Silk Text to Silk Clearance [8.146mil]
   Violation between Silk To Silk Clearance Constraint: (9.057mil < 10mil) Between Text "LED13" (5263.928mil,3391.189mil) on Top Overlay And Track (5213.26mil,3539.996mil)(5213.26mil,3540.996mil) on Top Overlay Silk Text to Silk Clearance [9.057mil]
   Violation between Silk To Silk Clearance Constraint: (6.416mil < 10mil) Between Text "R10" (4219.198mil,3086.051mil) on Top Overlay And Track (4108.816mil,3079.406mil)(4211.178mil,3079.406mil) on Top Overlay Silk Text to Silk Clearance [6.416mil]
   Violation between Silk To Silk Clearance Constraint: (6.101mil < 10mil) Between Text "R10" (4219.198mil,3086.051mil) on Top Overlay And Track (4108.816mil,3130.588mil)(4211.178mil,3130.588mil) on Top Overlay Silk Text to Silk Clearance [6.101mil]
   Violation between Silk To Silk Clearance Constraint: (9.096mil < 10mil) Between Text "R10" (4219.198mil,3086.051mil) on Top Overlay And Track (4211.178mil,3079.406mil)(4211.178mil,3130.588mil) on Top Overlay Silk Text to Silk Clearance [9.096mil]
   Violation between Silk To Silk Clearance Constraint: (9.762mil < 10mil) Between Text "R10" (4219.198mil,3086.051mil) on Top Overlay And Track (4318.822mil,3079.412mil)(4318.822mil,3130.594mil) on Top Overlay Silk Text to Silk Clearance [9.762mil]
   Violation between Silk To Silk Clearance Constraint: (6.231mil < 10mil) Between Text "R5" (4428.904mil,3346.114mil) on Top Overlay And Track (4318.816mil,3339.406mil)(4421.178mil,3339.406mil) on Top Overlay Silk Text to Silk Clearance [6.231mil]
   Violation between Silk To Silk Clearance Constraint: (5.83mil < 10mil) Between Text "R5" (4428.904mil,3346.114mil) on Top Overlay And Track (4318.816mil,3390.588mil)(4421.178mil,3390.588mil) on Top Overlay Silk Text to Silk Clearance [5.83mil]
   Violation between Silk To Silk Clearance Constraint: (8.801mil < 10mil) Between Text "R5" (4428.904mil,3346.114mil) on Top Overlay And Track (4421.178mil,3339.406mil)(4421.178mil,3390.588mil) on Top Overlay Silk Text to Silk Clearance [8.801mil]
   Violation between Silk To Silk Clearance Constraint: (8.872mil < 10mil) Between Text "R6" (4434.05mil,3161.051mil) on Top Overlay And Track (4421.178mil,3154.406mil)(4421.178mil,3205.588mil) on Top Overlay Silk Text to Silk Clearance [8.872mil]
   Violation between Silk To Silk Clearance Constraint: (8.94mil < 10mil) Between Text "R7" (4434.05mil,3090.808mil) on Top Overlay And Track (4318.822mil,3130.594mil)(4421.184mil,3130.594mil) on Top Overlay Silk Text to Silk Clearance [8.94mil]
   Violation between Silk To Silk Clearance Constraint: (8.865mil < 10mil) Between Text "R7" (4434.05mil,3090.808mil) on Top Overlay And Track (4421.184mil,3079.412mil)(4421.184mil,3130.594mil) on Top Overlay Silk Text to Silk Clearance [8.865mil]
   Violation between Silk To Silk Clearance Constraint: (6.261mil < 10mil) Between Text "R8" (4219.008mil,3346.051mil) on Top Overlay And Track (4108.822mil,3339.412mil)(4211.184mil,3339.412mil) on Top Overlay Silk Text to Silk Clearance [6.261mil]
   Violation between Silk To Silk Clearance Constraint: (5.949mil < 10mil) Between Text "R8" (4219.008mil,3346.051mil) on Top Overlay And Track (4108.822mil,3390.594mil)(4211.184mil,3390.594mil) on Top Overlay Silk Text to Silk Clearance [5.949mil]
   Violation between Silk To Silk Clearance Constraint: (8.899mil < 10mil) Between Text "R8" (4219.008mil,3346.051mil) on Top Overlay And Track (4211.184mil,3339.412mil)(4211.184mil,3390.594mil) on Top Overlay Silk Text to Silk Clearance [8.899mil]
   Violation between Silk To Silk Clearance Constraint: (6.261mil < 10mil) Between Text "R9" (4219.008mil,3166.051mil) on Top Overlay And Track (4108.822mil,3159.413mil)(4211.184mil,3159.413mil) on Top Overlay Silk Text to Silk Clearance [6.261mil]
   Violation between Silk To Silk Clearance Constraint: (5.949mil < 10mil) Between Text "R9" (4219.008mil,3166.051mil) on Top Overlay And Track (4108.822mil,3210.594mil)(4211.184mil,3210.594mil) on Top Overlay Silk Text to Silk Clearance [5.949mil]
   Violation between Silk To Silk Clearance Constraint: (8.899mil < 10mil) Between Text "R9" (4219.008mil,3166.051mil) on Top Overlay And Track (4211.184mil,3159.413mil)(4211.184mil,3210.594mil) on Top Overlay Silk Text to Silk Clearance [8.899mil]
Rule Violations :28

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02