#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Mar 23 18:27:19 2023
# Process ID: 12532
# Current directory: C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17968 C:\Users\Frank Andes\Documents\VScode_VHDL\DSD2-MipsProcessor\Remake\Remake.xpr
# Log file: C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/vivado.log
# Journal file: C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake\vivado.jou
# Running On: DESKTOP-5CIH7MF, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 4, Host memory: 16872 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.xpr}
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1153.543 ; gain = 349.891
import_files -norecurse {{C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/design/InstructionDecode.vhd} {C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/design/InstructionMem.vhd} {C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/design/global_pkg.vhd} {C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/design/notN.vhd} {C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/design/srlN.vhd} {C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/design/InstructionFetch.vhd} {C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/design/sraN.vhd} {C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/design/orN.vhd} {C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/design/xorN.vhd} {C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/design/andN.vhd} {C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/design/RegisterFile.vhd} {C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/design/carrysavemult.vhd} {C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/design/fulladder.vhd} {C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/design/sllN.vhd} {C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/design/Execute.vhd} {C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/design/addsubN.vhd} {C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/design/ControlUnit.vhd} {C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/design/ALU.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse {{C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/sim/aluTB.vhd} {C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/sim/InstructionFetchTB.vhd} {C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/sim/carrysavemultTB.vhd} {C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/sim/carrysavemultTBsynth.vhd} {C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/sim/aluTBsynth.vhd} {C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/sim/ExecuteTB.vhd} {C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/sim/InstructionDecodeTB.vhd} {C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/sim/addsubNTB.vhd}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property is_enabled false [get_files  {{C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/InstructionDecode.vhd}}]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  {{C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/InstructionFetch.vhd}}]
set_property is_enabled false [get_files  {{C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/ControlUnit.vhd}}]
set_property is_enabled false [get_files  {{C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/RegisterFile.vhd}}]
set_property is_enabled false [get_files  {{C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/InstructionMem.vhd}}]
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Execute
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1971.246 ; gain = 413.258
---------------------------------------------------------------------------------
ERROR: [Synth 8-10097] type error near op ; current type std_logic; expected type std_logic_vector [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/addsubN.vhd:35]
INFO: [Synth 8-11252] unit 'structural' is ignored due to previous errors [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/addsubN.vhd:55]
INFO: [Synth 8-10443] VHDL file 'C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/addsubN.vhd' is ignored due to errors
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2040.461 ; gain = 482.473
---------------------------------------------------------------------------------
RTL Elaboration failed
4 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
set_property file_type {VHDL 2008} [get_files  {{C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/notN.vhd}}]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Frank Andes\Documents\VScode_VHDL\DSD2-MipsProcessor\Remake\Remake.srcs\sources_1\imports\design\sllN.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Frank Andes\Documents\VScode_VHDL\DSD2-MipsProcessor\Remake\Remake.srcs\sources_1\imports\design\xorN.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Frank Andes\Documents\VScode_VHDL\DSD2-MipsProcessor\Remake\Remake.srcs\sources_1\imports\design\fulladder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Frank Andes\Documents\VScode_VHDL\DSD2-MipsProcessor\Remake\Remake.srcs\sources_1\imports\design\srlN.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Frank Andes\Documents\VScode_VHDL\DSD2-MipsProcessor\Remake\Remake.srcs\sources_1\imports\design\orN.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Frank Andes\Documents\VScode_VHDL\DSD2-MipsProcessor\Remake\Remake.srcs\sources_1\imports\design\carrysavemult.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Frank Andes\Documents\VScode_VHDL\DSD2-MipsProcessor\Remake\Remake.srcs\sources_1\imports\design\Execute.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Frank Andes\Documents\VScode_VHDL\DSD2-MipsProcessor\Remake\Remake.srcs\sources_1\imports\design\andN.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Frank Andes\Documents\VScode_VHDL\DSD2-MipsProcessor\Remake\Remake.srcs\sources_1\imports\design\addsubN.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Frank Andes\Documents\VScode_VHDL\DSD2-MipsProcessor\Remake\Remake.srcs\sources_1\imports\design\notN.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Frank Andes\Documents\VScode_VHDL\DSD2-MipsProcessor\Remake\Remake.srcs\sources_1\imports\design\global_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Frank Andes\Documents\VScode_VHDL\DSD2-MipsProcessor\Remake\Remake.srcs\sources_1\imports\design\sraN.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Frank Andes\Documents\VScode_VHDL\DSD2-MipsProcessor\Remake\Remake.srcs\sources_1\imports\design\ALU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Frank Andes\Documents\VScode_VHDL\DSD2-MipsProcessor\Remake\Remake.srcs\sources_1\imports\design\sllN.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Frank Andes\Documents\VScode_VHDL\DSD2-MipsProcessor\Remake\Remake.srcs\sources_1\imports\design\xorN.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Frank Andes\Documents\VScode_VHDL\DSD2-MipsProcessor\Remake\Remake.srcs\sources_1\imports\design\fulladder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Frank Andes\Documents\VScode_VHDL\DSD2-MipsProcessor\Remake\Remake.srcs\sources_1\imports\design\srlN.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Frank Andes\Documents\VScode_VHDL\DSD2-MipsProcessor\Remake\Remake.srcs\sources_1\imports\design\orN.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Frank Andes\Documents\VScode_VHDL\DSD2-MipsProcessor\Remake\Remake.srcs\sources_1\imports\design\carrysavemult.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Frank Andes\Documents\VScode_VHDL\DSD2-MipsProcessor\Remake\Remake.srcs\sources_1\imports\design\Execute.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Frank Andes\Documents\VScode_VHDL\DSD2-MipsProcessor\Remake\Remake.srcs\sources_1\imports\design\andN.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Frank Andes\Documents\VScode_VHDL\DSD2-MipsProcessor\Remake\Remake.srcs\sources_1\imports\design\addsubN.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Frank Andes\Documents\VScode_VHDL\DSD2-MipsProcessor\Remake\Remake.srcs\sources_1\imports\design\notN.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Frank Andes\Documents\VScode_VHDL\DSD2-MipsProcessor\Remake\Remake.srcs\sources_1\imports\design\global_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Frank Andes\Documents\VScode_VHDL\DSD2-MipsProcessor\Remake\Remake.srcs\sources_1\imports\design\sraN.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Frank Andes\Documents\VScode_VHDL\DSD2-MipsProcessor\Remake\Remake.srcs\sources_1\imports\design\ALU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Frank Andes\Documents\VScode_VHDL\DSD2-MipsProcessor\Remake\Remake.srcs\sources_1\imports\design\sllN.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Frank Andes\Documents\VScode_VHDL\DSD2-MipsProcessor\Remake\Remake.srcs\sources_1\imports\design\xorN.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Frank Andes\Documents\VScode_VHDL\DSD2-MipsProcessor\Remake\Remake.srcs\sources_1\imports\design\fulladder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Frank Andes\Documents\VScode_VHDL\DSD2-MipsProcessor\Remake\Remake.srcs\sources_1\imports\design\srlN.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Frank Andes\Documents\VScode_VHDL\DSD2-MipsProcessor\Remake\Remake.srcs\sources_1\imports\design\orN.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Frank Andes\Documents\VScode_VHDL\DSD2-MipsProcessor\Remake\Remake.srcs\sources_1\imports\design\carrysavemult.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Frank Andes\Documents\VScode_VHDL\DSD2-MipsProcessor\Remake\Remake.srcs\sources_1\imports\design\Execute.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Frank Andes\Documents\VScode_VHDL\DSD2-MipsProcessor\Remake\Remake.srcs\sources_1\imports\design\andN.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Frank Andes\Documents\VScode_VHDL\DSD2-MipsProcessor\Remake\Remake.srcs\sources_1\imports\design\addsubN.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Frank Andes\Documents\VScode_VHDL\DSD2-MipsProcessor\Remake\Remake.srcs\sources_1\imports\design\notN.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Frank Andes\Documents\VScode_VHDL\DSD2-MipsProcessor\Remake\Remake.srcs\sources_1\imports\design\global_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Frank Andes\Documents\VScode_VHDL\DSD2-MipsProcessor\Remake\Remake.srcs\sources_1\imports\design\sraN.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Frank Andes\Documents\VScode_VHDL\DSD2-MipsProcessor\Remake\Remake.srcs\sources_1\imports\design\ALU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Frank Andes\Documents\VScode_VHDL\DSD2-MipsProcessor\Remake\Remake.srcs\sources_1\imports\design\sllN.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Frank Andes\Documents\VScode_VHDL\DSD2-MipsProcessor\Remake\Remake.srcs\sources_1\imports\design\xorN.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Frank Andes\Documents\VScode_VHDL\DSD2-MipsProcessor\Remake\Remake.srcs\sources_1\imports\design\fulladder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Frank Andes\Documents\VScode_VHDL\DSD2-MipsProcessor\Remake\Remake.srcs\sources_1\imports\design\srlN.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Frank Andes\Documents\VScode_VHDL\DSD2-MipsProcessor\Remake\Remake.srcs\sources_1\imports\design\orN.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Frank Andes\Documents\VScode_VHDL\DSD2-MipsProcessor\Remake\Remake.srcs\sources_1\imports\design\carrysavemult.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Frank Andes\Documents\VScode_VHDL\DSD2-MipsProcessor\Remake\Remake.srcs\sources_1\imports\design\Execute.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Frank Andes\Documents\VScode_VHDL\DSD2-MipsProcessor\Remake\Remake.srcs\sources_1\imports\design\andN.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Frank Andes\Documents\VScode_VHDL\DSD2-MipsProcessor\Remake\Remake.srcs\sources_1\imports\design\addsubN.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Frank Andes\Documents\VScode_VHDL\DSD2-MipsProcessor\Remake\Remake.srcs\sources_1\imports\design\notN.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Frank Andes\Documents\VScode_VHDL\DSD2-MipsProcessor\Remake\Remake.srcs\sources_1\imports\design\global_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Frank Andes\Documents\VScode_VHDL\DSD2-MipsProcessor\Remake\Remake.srcs\sources_1\imports\design\sraN.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Frank Andes\Documents\VScode_VHDL\DSD2-MipsProcessor\Remake\Remake.srcs\sources_1\imports\design\ALU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Frank Andes\Documents\VScode_VHDL\DSD2-MipsProcessor\Remake\Remake.srcs\sources_1\imports\design\sllN.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Frank Andes\Documents\VScode_VHDL\DSD2-MipsProcessor\Remake\Remake.srcs\sources_1\imports\design\xorN.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Frank Andes\Documents\VScode_VHDL\DSD2-MipsProcessor\Remake\Remake.srcs\sources_1\imports\design\fulladder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Frank Andes\Documents\VScode_VHDL\DSD2-MipsProcessor\Remake\Remake.srcs\sources_1\imports\design\srlN.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Frank Andes\Documents\VScode_VHDL\DSD2-MipsProcessor\Remake\Remake.srcs\sources_1\imports\design\orN.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Frank Andes\Documents\VScode_VHDL\DSD2-MipsProcessor\Remake\Remake.srcs\sources_1\imports\design\carrysavemult.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Frank Andes\Documents\VScode_VHDL\DSD2-MipsProcessor\Remake\Remake.srcs\sources_1\imports\design\Execute.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Frank Andes\Documents\VScode_VHDL\DSD2-MipsProcessor\Remake\Remake.srcs\sources_1\imports\design\andN.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Frank Andes\Documents\VScode_VHDL\DSD2-MipsProcessor\Remake\Remake.srcs\sources_1\imports\design\addsubN.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Frank Andes\Documents\VScode_VHDL\DSD2-MipsProcessor\Remake\Remake.srcs\sources_1\imports\design\notN.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Frank Andes\Documents\VScode_VHDL\DSD2-MipsProcessor\Remake\Remake.srcs\sources_1\imports\design\global_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Frank Andes\Documents\VScode_VHDL\DSD2-MipsProcessor\Remake\Remake.srcs\sources_1\imports\design\sraN.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Frank Andes\Documents\VScode_VHDL\DSD2-MipsProcessor\Remake\Remake.srcs\sources_1\imports\design\ALU.vhd:]
set_property file_type {VHDL 2008} [get_files  {{C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/global_pkg.vhd}}]
set_property file_type {VHDL 2008} [get_files  {{C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/sllN.vhd}}]
set_property file_type {VHDL 2008} [get_files  {{C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/srlN.vhd}}]
set_property file_type {VHDL 2008} [get_files  {{C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/sraN.vhd}}]
set_property file_type {VHDL 2008} [get_files  {{C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/orN.vhd}}]
set_property file_type {VHDL 2008} [get_files  {{C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/andN.vhd}}]
set_property file_type {VHDL 2008} [get_files  {{C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/xorN.vhd}}]
set_property file_type {VHDL 2008} [get_files  {{C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/fulladder.vhd}}]
set_property file_type {VHDL 2008} [get_files  {{C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/addsubN.vhd}}]
set_property file_type {VHDL 2008} [get_files  {{C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/carrysavemult.vhd}}]
set_property file_type {VHDL 2008} [get_files  {{C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/Execute.vhd}}]
set_property file_type {VHDL 2008} [get_files  {{C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/ALU.vhd}}]
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Execute
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2053.789 ; gain = 13.328
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Execute' [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/Execute.vhd:37]
INFO: [Synth 8-226] default block is never used [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/Execute.vhd:49]
INFO: [Synth 8-226] default block is never used [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/Execute.vhd:57]
INFO: [Synth 8-638] synthesizing module 'alu' [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/ALU.vhd:29]
INFO: [Synth 8-638] synthesizing module 'notN' [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/notN.vhd:24]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'notN' (0#1) [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/notN.vhd:24]
INFO: [Synth 8-638] synthesizing module 'sllN' [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/sllN.vhd:27]
	Parameter N bound to: 32 - type: integer 
	Parameter M bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sllN' (0#1) [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/sllN.vhd:27]
INFO: [Synth 8-638] synthesizing module 'srlN' [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/srlN.vhd:27]
	Parameter N bound to: 32 - type: integer 
	Parameter M bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'srlN' (0#1) [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/srlN.vhd:27]
INFO: [Synth 8-638] synthesizing module 'sraN' [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/sraN.vhd:34]
	Parameter N bound to: 32 - type: integer 
	Parameter M bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sraN' (0#1) [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/sraN.vhd:34]
INFO: [Synth 8-638] synthesizing module 'orN' [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/orN.vhd:25]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN' (0#1) [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/orN.vhd:25]
INFO: [Synth 8-638] synthesizing module 'andN' [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/andN.vhd:25]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN' (0#1) [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/andN.vhd:25]
INFO: [Synth 8-638] synthesizing module 'xorN' [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/xorN.vhd:25]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xorN' (0#1) [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/xorN.vhd:25]
INFO: [Synth 8-638] synthesizing module 'addsubN' [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/addsubN.vhd:27]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fulladder' [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/fulladder.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'fulladder' (0#1) [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/fulladder.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'addsubN' (0#1) [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/addsubN.vhd:27]
INFO: [Synth 8-638] synthesizing module 'carrysavemult' [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/carrysavemult.vhd:27]
	Parameter N bound to: 32 - type: integer 
	Parameter M bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'carrysavemult' (0#1) [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/carrysavemult.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'alu' (0#1) [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/ALU.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'Execute' (0#1) [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/Execute.vhd:37]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2113.645 ; gain = 73.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2113.645 ; gain = 73.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2113.645 ; gain = 73.184
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2113.645 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2172.770 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2209.477 ; gain = 169.016
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2209.477 ; gain = 169.016
launch_runs synth_1 -jobs 8
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Thu Mar 23 18:33:26 2023] Launched synth_1...
Run output will be captured here: C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Thu Mar 23 18:34:25 2023] Launched impl_1...
Run output will be captured here: C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.runs/impl_1/runme.log
set_property top alu [current_fileset]
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2287.066 ; gain = 58.625
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'alu' [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/ALU.vhd:29]
INFO: [Synth 8-638] synthesizing module 'notN' [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/notN.vhd:24]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'notN' (0#1) [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/notN.vhd:24]
INFO: [Synth 8-638] synthesizing module 'sllN' [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/sllN.vhd:27]
	Parameter N bound to: 32 - type: integer 
	Parameter M bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sllN' (0#1) [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/sllN.vhd:27]
INFO: [Synth 8-638] synthesizing module 'srlN' [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/srlN.vhd:27]
	Parameter N bound to: 32 - type: integer 
	Parameter M bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'srlN' (0#1) [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/srlN.vhd:27]
INFO: [Synth 8-638] synthesizing module 'sraN' [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/sraN.vhd:34]
	Parameter N bound to: 32 - type: integer 
	Parameter M bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sraN' (0#1) [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/sraN.vhd:34]
INFO: [Synth 8-638] synthesizing module 'orN' [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/orN.vhd:25]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN' (0#1) [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/orN.vhd:25]
INFO: [Synth 8-638] synthesizing module 'andN' [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/andN.vhd:25]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN' (0#1) [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/andN.vhd:25]
INFO: [Synth 8-638] synthesizing module 'xorN' [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/xorN.vhd:25]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xorN' (0#1) [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/xorN.vhd:25]
INFO: [Synth 8-638] synthesizing module 'addsubN' [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/addsubN.vhd:27]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fulladder' [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/fulladder.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'fulladder' (0#1) [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/fulladder.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'addsubN' (0#1) [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/addsubN.vhd:27]
INFO: [Synth 8-638] synthesizing module 'carrysavemult' [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/carrysavemult.vhd:27]
	Parameter N bound to: 32 - type: integer 
	Parameter M bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'carrysavemult' (0#1) [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/carrysavemult.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'alu' (0#1) [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/ALU.vhd:29]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2382.023 ; gain = 153.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2382.023 ; gain = 153.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2382.023 ; gain = 153.582
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2382.023 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2382.023 ; gain = 153.582
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.runs/synth_1/Execute.dcp to C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs synth_1 -jobs 8
[Thu Mar 23 18:38:14 2023] Launched synth_1...
Run output will be captured here: C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Thu Mar 23 18:39:14 2023] Launched impl_1...
Run output will be captured here: C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.runs/impl_1/runme.log
set_property top aluTB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'aluTB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'aluTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj aluTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/global_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/notN.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'notN'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/sllN.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sllN'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/srlN.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'srlN'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/sraN.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sraN'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/orN.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'orN'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/andN.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'andN'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/xorN.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xorN'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/fulladder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fulladder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/addsubN.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'addsubN'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/carrysavemult.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'carrysavemult'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sim_1/imports/sim/aluTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'aluTB'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot aluTB_behav xil_defaultlib.aluTB -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot aluTB_behav xil_defaultlib.aluTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.globals
Compiling architecture dataflow of entity xil_defaultlib.notN [notn_default]
Compiling architecture behavioral of entity xil_defaultlib.sllN [slln_default]
Compiling architecture behavioral of entity xil_defaultlib.srlN [srln_default]
Compiling architecture behavioral of entity xil_defaultlib.sraN [sran_default]
Compiling architecture dataflow of entity xil_defaultlib.orN [orn_default]
Compiling architecture dataflow of entity xil_defaultlib.andN [andn_default]
Compiling architecture dataflow of entity xil_defaultlib.xorN [xorn_default]
Compiling architecture behavioral of entity xil_defaultlib.fulladder [fulladder_default]
Compiling architecture structural of entity xil_defaultlib.addsubN [addsubn_default]
Compiling architecture struct of entity xil_defaultlib.carrysavemult [carrysavemult_default]
Compiling architecture structural of entity xil_defaultlib.alu [alu_default]
Compiling architecture tb of entity xil_defaultlib.alutb
Built simulation snapshot aluTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "aluTB_behav -key {Behavioral:sim_1:Functional:aluTB} -tclbatch {aluTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source aluTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aluTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2393.898 ; gain = 11.875
set_property -name {xsim.simulate.runtime} -value {1800ns} -objects [get_filesets sim_1]
set_property dataflow_viewer_settings "min_width=16"   [current_fileset]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'aluTB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'aluTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj aluTB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot aluTB_behav xil_defaultlib.aluTB -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot aluTB_behav xil_defaultlib.aluTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "aluTB_behav -key {Behavioral:sim_1:Functional:aluTB} -tclbatch {aluTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source aluTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1800ns
Failure: Testbench Concluded.
Time: 1800 ns  Iteration: 0  Process: /aluTB/stim_proc  File: C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sim_1/imports/sim/aluTB.vhd
$finish called at time : 1800 ns : File "C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sim_1/imports/sim/aluTB.vhd" Line 103
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aluTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1800ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2401.516 ; gain = 1.039
launch_simulation -mode post-implementation -type timing
Command: launch_simulation  -mode post-implementation -type timing
INFO: [Vivado 12-12493] Simulation top is 'aluTB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2406.918 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.113 . Memory (MB): peak = 2422.688 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.113 . Memory (MB): peak = 2422.688 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2715.281 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2761.738 ; gain = 356.023
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.sim/sim_1/impl/timing/xsim/aluTB_time_impl.v"
write_verilog: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2834.488 ; gain = 50.359
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.sim/sim_1/impl/timing/xsim/aluTB_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.sim/sim_1/impl/timing/xsim/aluTB_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.sim/sim_1/impl/timing/xsim/aluTB_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'aluTB' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj aluTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.sim/sim_1/impl/timing/xsim/aluTB_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module orN
INFO: [VRFC 10-311] analyzing module sllN
INFO: [VRFC 10-311] analyzing module sraN
INFO: [VRFC 10-311] analyzing module srlN
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj aluTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sim_1/imports/sim/aluTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'aluTB'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.sim/sim_1/impl/timing/xsim'
"xelab --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot aluTB_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.aluTB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot aluTB_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.aluTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3146] binding entity 'alu' does not have generic 't' [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sim_1/imports/sim/aluTB.vhd:25]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.sim/sim_1/impl/timing/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.sim/sim_1/impl/timing/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 2837.180 ; gain = 431.465
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top aluTBsynth [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation -mode post-implementation -type timing
Command: launch_simulation  -mode post-implementation -type timing
INFO: [Vivado 12-12493] Simulation top is 'aluTBsynth'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.sim/sim_1/impl/timing/xsim/aluTBsynth_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.sim/sim_1/impl/timing/xsim/aluTBsynth_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.sim/sim_1/impl/timing/xsim/aluTBsynth_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.sim/sim_1/impl/timing/xsim/aluTBsynth_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'aluTBsynth' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj aluTBsynth_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.sim/sim_1/impl/timing/xsim/aluTBsynth_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module orN
INFO: [VRFC 10-311] analyzing module sllN
INFO: [VRFC 10-311] analyzing module sraN
INFO: [VRFC 10-311] analyzing module srlN
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj aluTBsynth_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sim_1/imports/sim/aluTBsynth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'aluTBsynth'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.sim/sim_1/impl/timing/xsim'
"xelab --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot aluTBsynth_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.aluTBsynth xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot aluTBsynth_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.aluTBsynth xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "aluTBsynth_time_impl.sdf", for root module "aluTBsynth/aluN_0".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "aluTBsynth_time_impl.sdf", for root module "aluTBsynth/aluN_0".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module xil_defaultlib.orN
Compiling module xil_defaultlib.sllN
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.sraN
Compiling module xil_defaultlib.srlN
Compiling module xil_defaultlib.alu
Compiling architecture tb of entity xil_defaultlib.alutbsynth
Built simulation snapshot aluTBsynth_time_impl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:25 . Memory (MB): peak = 2864.977 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '25' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "aluTBsynth_time_impl -key {Post-Implementation:sim_1:Timing:aluTBsynth} -tclbatch {aluTBsynth.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source aluTBsynth.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1800ns
Failure: Testbench Concluded.
Time: 1800 ns  Iteration: 0  Process: /aluTBsynth/stim_proc  File: C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sim_1/imports/sim/aluTBsynth.vhd
$finish called at time : 1800 ns : File "C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sim_1/imports/sim/aluTBsynth.vhd" Line 99
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aluTBsynth_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1800ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:33 . Memory (MB): peak = 2878.094 ; gain = 18.922
set_property top Execute [current_fileset]
update_compile_order -fileset sources_1
set_property top Execute_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Execute_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Execute_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Execute_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Execute_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/Execute.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Execute'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sim_1/imports/sim/ExecuteTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Execute_TB'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Execute_TB_behav xil_defaultlib.Execute_TB -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Execute_TB_behav xil_defaultlib.Execute_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.globals
Compiling architecture dataflow of entity xil_defaultlib.notN [notn_default]
Compiling architecture behavioral of entity xil_defaultlib.sllN [slln_default]
Compiling architecture behavioral of entity xil_defaultlib.srlN [srln_default]
Compiling architecture behavioral of entity xil_defaultlib.sraN [sran_default]
Compiling architecture dataflow of entity xil_defaultlib.orN [orn_default]
Compiling architecture dataflow of entity xil_defaultlib.andN [andn_default]
Compiling architecture dataflow of entity xil_defaultlib.xorN [xorn_default]
Compiling architecture behavioral of entity xil_defaultlib.fulladder [fulladder_default]
Compiling architecture structural of entity xil_defaultlib.addsubN [addsubn_default]
Compiling architecture struct of entity xil_defaultlib.carrysavemult [carrysavemult_default]
Compiling architecture structural of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Execute [execute_default]
Compiling architecture behavioral of entity xil_defaultlib.execute_tb
Built simulation snapshot Execute_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Execute_TB_behav -key {Behavioral:sim_1:Functional:Execute_TB} -tclbatch {Execute_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Execute_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1800ns
Note: All test cases passed.
Time: 60 ns  Iteration: 0  Process: /Execute_TB/line__132  File: C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sim_1/imports/sim/ExecuteTB.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Execute_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1800ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2888.262 ; gain = 0.000
set_property top alu [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/utils_1/imports/synth_1/Execute.dcp with file C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.runs/synth_1/alu.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.runs/synth_1

launch_runs synth_1 -jobs 8
[Thu Mar 23 19:17:50 2023] Launched synth_1...
Run output will be captured here: C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.runs/synth_1

launch_runs synth_1 -jobs 8
[Thu Mar 23 19:18:41 2023] Launched synth_1...
Run output will be captured here: C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.runs/synth_1

launch_runs synth_1 -jobs 8
[Thu Mar 23 19:19:45 2023] Launched synth_1...
Run output will be captured here: C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.runs/synth_1

launch_runs synth_1 -jobs 8
[Thu Mar 23 19:22:55 2023] Launched synth_1...
Run output will be captured here: C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.runs/synth_1/runme.log
set_property top carrysavemult [current_fileset]
update_compile_order -fileset sources_1
set_property top carrysavemultTBSynth [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top carrysavemult_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'carrysavemult_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_design rtl_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'carrysavemult_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'carrysavemult_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj carrysavemult_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/carrysavemult.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'carrysavemult'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sim_1/imports/sim/carrysavemultTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'carrysavemult_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot carrysavemult_tb_behav xil_defaultlib.carrysavemult_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot carrysavemult_tb_behav xil_defaultlib.carrysavemult_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.fulladder [fulladder_default]
Compiling architecture struct of entity xil_defaultlib.carrysavemult [\carrysavemult(n=32,m=16)\]
Compiling architecture behavioral of entity xil_defaultlib.carrysavemult_tb
Built simulation snapshot carrysavemult_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "carrysavemult_tb_behav -key {Behavioral:sim_1:Functional:carrysavemult_tb} -tclbatch {carrysavemult_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source carrysavemult_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1800ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'carrysavemult_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1800ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2897.156 ; gain = 4.547
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'carrysavemult_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'carrysavemult_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj carrysavemult_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sim_1/imports/sim/carrysavemultTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'carrysavemult_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot carrysavemult_tb_behav xil_defaultlib.carrysavemult_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot carrysavemult_tb_behav xil_defaultlib.carrysavemult_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-666] expression has 4 elements; expected 16 [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sim_1/imports/sim/carrysavemultTB.vhd:38]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit carrysavemult_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2900.629 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'carrysavemult_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'carrysavemult_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj carrysavemult_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/global_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/Execute.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Execute'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sim_1/imports/sim/ExecuteTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Execute_TB'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sim_1/imports/sim/InstructionDecodeTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'InstructionDecodeTB'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sim_1/imports/sim/InstructionFetchTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'InstructionFetchTB'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sim_1/imports/sim/addsubNTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'addsubNTB'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sim_1/imports/sim/aluTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'aluTB'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sim_1/imports/sim/aluTBsynth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'aluTBsynth'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sim_1/imports/sim/carrysavemultTBsynth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'carrysavemultTBSynth'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot carrysavemult_tb_behav xil_defaultlib.carrysavemult_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot carrysavemult_tb_behav xil_defaultlib.carrysavemult_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-666] expression has 4 elements; expected 16 [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sim_1/imports/sim/carrysavemultTB.vhd:38]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit carrysavemult_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 2900.629 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Execute_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Execute_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Execute_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/Execute.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Execute'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sim_1/imports/sim/ExecuteTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Execute_TB'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Execute_TB_behav xil_defaultlib.Execute_TB -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Execute_TB_behav xil_defaultlib.Execute_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-923] index value <32> is out of range [31:0] of array <p_int> [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/carrysavemult.vhd:133]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit execute_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2900.629 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 23 19:37:40 2023...
