// Seed: 2637176447
`define pp_0 0
module module_0;
  logic id_1;
  always id_0 = id_1 & ^id_0;
  logic id_2;
  assign id_1 = id_0 & 1;
endmodule
