# asic-combinational-logic-verilog
Structural Verilog implementation of XOR, Full Adder, 4-bit Subtractor and 4-bit Multiplier using Cadence Xcelium
