
IMU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006a40  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000013c  08006ce0  08006ce0  00007ce0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08006e1c  08006e1c  00007e1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08006e24  08006e24  00007e24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08006e28  08006e28  00007e28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000060  24000000  08006e2c  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000454  24000060  08006e8c  00008060  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  240004b4  08006e8c  000084b4  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00008060  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001544b  00000000  00000000  0000808e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002293  00000000  00000000  0001d4d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000d78  00000000  00000000  0001f770  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000a82  00000000  00000000  000204e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00037c2a  00000000  00000000  00020f6a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000135e4  00000000  00000000  00058b94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00160d32  00000000  00000000  0006c178  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001cceaa  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00003db4  00000000  00000000  001ccef0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000065  00000000  00000000  001d0ca4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000060 	.word	0x24000060
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08006cc8 	.word	0x08006cc8

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000064 	.word	0x24000064
 80002dc:	08006cc8 	.word	0x08006cc8

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80003a4:	f000 b96a 	b.w	800067c <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	460c      	mov	r4, r1
 80003c8:	2b00      	cmp	r3, #0
 80003ca:	d14e      	bne.n	800046a <__udivmoddi4+0xaa>
 80003cc:	4694      	mov	ip, r2
 80003ce:	458c      	cmp	ip, r1
 80003d0:	4686      	mov	lr, r0
 80003d2:	fab2 f282 	clz	r2, r2
 80003d6:	d962      	bls.n	800049e <__udivmoddi4+0xde>
 80003d8:	b14a      	cbz	r2, 80003ee <__udivmoddi4+0x2e>
 80003da:	f1c2 0320 	rsb	r3, r2, #32
 80003de:	4091      	lsls	r1, r2
 80003e0:	fa20 f303 	lsr.w	r3, r0, r3
 80003e4:	fa0c fc02 	lsl.w	ip, ip, r2
 80003e8:	4319      	orrs	r1, r3
 80003ea:	fa00 fe02 	lsl.w	lr, r0, r2
 80003ee:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003f2:	fa1f f68c 	uxth.w	r6, ip
 80003f6:	fbb1 f4f7 	udiv	r4, r1, r7
 80003fa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003fe:	fb07 1114 	mls	r1, r7, r4, r1
 8000402:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000406:	fb04 f106 	mul.w	r1, r4, r6
 800040a:	4299      	cmp	r1, r3
 800040c:	d90a      	bls.n	8000424 <__udivmoddi4+0x64>
 800040e:	eb1c 0303 	adds.w	r3, ip, r3
 8000412:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000416:	f080 8112 	bcs.w	800063e <__udivmoddi4+0x27e>
 800041a:	4299      	cmp	r1, r3
 800041c:	f240 810f 	bls.w	800063e <__udivmoddi4+0x27e>
 8000420:	3c02      	subs	r4, #2
 8000422:	4463      	add	r3, ip
 8000424:	1a59      	subs	r1, r3, r1
 8000426:	fa1f f38e 	uxth.w	r3, lr
 800042a:	fbb1 f0f7 	udiv	r0, r1, r7
 800042e:	fb07 1110 	mls	r1, r7, r0, r1
 8000432:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000436:	fb00 f606 	mul.w	r6, r0, r6
 800043a:	429e      	cmp	r6, r3
 800043c:	d90a      	bls.n	8000454 <__udivmoddi4+0x94>
 800043e:	eb1c 0303 	adds.w	r3, ip, r3
 8000442:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000446:	f080 80fc 	bcs.w	8000642 <__udivmoddi4+0x282>
 800044a:	429e      	cmp	r6, r3
 800044c:	f240 80f9 	bls.w	8000642 <__udivmoddi4+0x282>
 8000450:	4463      	add	r3, ip
 8000452:	3802      	subs	r0, #2
 8000454:	1b9b      	subs	r3, r3, r6
 8000456:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800045a:	2100      	movs	r1, #0
 800045c:	b11d      	cbz	r5, 8000466 <__udivmoddi4+0xa6>
 800045e:	40d3      	lsrs	r3, r2
 8000460:	2200      	movs	r2, #0
 8000462:	e9c5 3200 	strd	r3, r2, [r5]
 8000466:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800046a:	428b      	cmp	r3, r1
 800046c:	d905      	bls.n	800047a <__udivmoddi4+0xba>
 800046e:	b10d      	cbz	r5, 8000474 <__udivmoddi4+0xb4>
 8000470:	e9c5 0100 	strd	r0, r1, [r5]
 8000474:	2100      	movs	r1, #0
 8000476:	4608      	mov	r0, r1
 8000478:	e7f5      	b.n	8000466 <__udivmoddi4+0xa6>
 800047a:	fab3 f183 	clz	r1, r3
 800047e:	2900      	cmp	r1, #0
 8000480:	d146      	bne.n	8000510 <__udivmoddi4+0x150>
 8000482:	42a3      	cmp	r3, r4
 8000484:	d302      	bcc.n	800048c <__udivmoddi4+0xcc>
 8000486:	4290      	cmp	r0, r2
 8000488:	f0c0 80f0 	bcc.w	800066c <__udivmoddi4+0x2ac>
 800048c:	1a86      	subs	r6, r0, r2
 800048e:	eb64 0303 	sbc.w	r3, r4, r3
 8000492:	2001      	movs	r0, #1
 8000494:	2d00      	cmp	r5, #0
 8000496:	d0e6      	beq.n	8000466 <__udivmoddi4+0xa6>
 8000498:	e9c5 6300 	strd	r6, r3, [r5]
 800049c:	e7e3      	b.n	8000466 <__udivmoddi4+0xa6>
 800049e:	2a00      	cmp	r2, #0
 80004a0:	f040 8090 	bne.w	80005c4 <__udivmoddi4+0x204>
 80004a4:	eba1 040c 	sub.w	r4, r1, ip
 80004a8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004ac:	fa1f f78c 	uxth.w	r7, ip
 80004b0:	2101      	movs	r1, #1
 80004b2:	fbb4 f6f8 	udiv	r6, r4, r8
 80004b6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80004ba:	fb08 4416 	mls	r4, r8, r6, r4
 80004be:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80004c2:	fb07 f006 	mul.w	r0, r7, r6
 80004c6:	4298      	cmp	r0, r3
 80004c8:	d908      	bls.n	80004dc <__udivmoddi4+0x11c>
 80004ca:	eb1c 0303 	adds.w	r3, ip, r3
 80004ce:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 80004d2:	d202      	bcs.n	80004da <__udivmoddi4+0x11a>
 80004d4:	4298      	cmp	r0, r3
 80004d6:	f200 80cd 	bhi.w	8000674 <__udivmoddi4+0x2b4>
 80004da:	4626      	mov	r6, r4
 80004dc:	1a1c      	subs	r4, r3, r0
 80004de:	fa1f f38e 	uxth.w	r3, lr
 80004e2:	fbb4 f0f8 	udiv	r0, r4, r8
 80004e6:	fb08 4410 	mls	r4, r8, r0, r4
 80004ea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80004ee:	fb00 f707 	mul.w	r7, r0, r7
 80004f2:	429f      	cmp	r7, r3
 80004f4:	d908      	bls.n	8000508 <__udivmoddi4+0x148>
 80004f6:	eb1c 0303 	adds.w	r3, ip, r3
 80004fa:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 80004fe:	d202      	bcs.n	8000506 <__udivmoddi4+0x146>
 8000500:	429f      	cmp	r7, r3
 8000502:	f200 80b0 	bhi.w	8000666 <__udivmoddi4+0x2a6>
 8000506:	4620      	mov	r0, r4
 8000508:	1bdb      	subs	r3, r3, r7
 800050a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800050e:	e7a5      	b.n	800045c <__udivmoddi4+0x9c>
 8000510:	f1c1 0620 	rsb	r6, r1, #32
 8000514:	408b      	lsls	r3, r1
 8000516:	fa22 f706 	lsr.w	r7, r2, r6
 800051a:	431f      	orrs	r7, r3
 800051c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000520:	fa04 f301 	lsl.w	r3, r4, r1
 8000524:	ea43 030c 	orr.w	r3, r3, ip
 8000528:	40f4      	lsrs	r4, r6
 800052a:	fa00 f801 	lsl.w	r8, r0, r1
 800052e:	0c38      	lsrs	r0, r7, #16
 8000530:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000534:	fbb4 fef0 	udiv	lr, r4, r0
 8000538:	fa1f fc87 	uxth.w	ip, r7
 800053c:	fb00 441e 	mls	r4, r0, lr, r4
 8000540:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000544:	fb0e f90c 	mul.w	r9, lr, ip
 8000548:	45a1      	cmp	r9, r4
 800054a:	fa02 f201 	lsl.w	r2, r2, r1
 800054e:	d90a      	bls.n	8000566 <__udivmoddi4+0x1a6>
 8000550:	193c      	adds	r4, r7, r4
 8000552:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000556:	f080 8084 	bcs.w	8000662 <__udivmoddi4+0x2a2>
 800055a:	45a1      	cmp	r9, r4
 800055c:	f240 8081 	bls.w	8000662 <__udivmoddi4+0x2a2>
 8000560:	f1ae 0e02 	sub.w	lr, lr, #2
 8000564:	443c      	add	r4, r7
 8000566:	eba4 0409 	sub.w	r4, r4, r9
 800056a:	fa1f f983 	uxth.w	r9, r3
 800056e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000572:	fb00 4413 	mls	r4, r0, r3, r4
 8000576:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800057a:	fb03 fc0c 	mul.w	ip, r3, ip
 800057e:	45a4      	cmp	ip, r4
 8000580:	d907      	bls.n	8000592 <__udivmoddi4+0x1d2>
 8000582:	193c      	adds	r4, r7, r4
 8000584:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000588:	d267      	bcs.n	800065a <__udivmoddi4+0x29a>
 800058a:	45a4      	cmp	ip, r4
 800058c:	d965      	bls.n	800065a <__udivmoddi4+0x29a>
 800058e:	3b02      	subs	r3, #2
 8000590:	443c      	add	r4, r7
 8000592:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000596:	fba0 9302 	umull	r9, r3, r0, r2
 800059a:	eba4 040c 	sub.w	r4, r4, ip
 800059e:	429c      	cmp	r4, r3
 80005a0:	46ce      	mov	lr, r9
 80005a2:	469c      	mov	ip, r3
 80005a4:	d351      	bcc.n	800064a <__udivmoddi4+0x28a>
 80005a6:	d04e      	beq.n	8000646 <__udivmoddi4+0x286>
 80005a8:	b155      	cbz	r5, 80005c0 <__udivmoddi4+0x200>
 80005aa:	ebb8 030e 	subs.w	r3, r8, lr
 80005ae:	eb64 040c 	sbc.w	r4, r4, ip
 80005b2:	fa04 f606 	lsl.w	r6, r4, r6
 80005b6:	40cb      	lsrs	r3, r1
 80005b8:	431e      	orrs	r6, r3
 80005ba:	40cc      	lsrs	r4, r1
 80005bc:	e9c5 6400 	strd	r6, r4, [r5]
 80005c0:	2100      	movs	r1, #0
 80005c2:	e750      	b.n	8000466 <__udivmoddi4+0xa6>
 80005c4:	f1c2 0320 	rsb	r3, r2, #32
 80005c8:	fa20 f103 	lsr.w	r1, r0, r3
 80005cc:	fa0c fc02 	lsl.w	ip, ip, r2
 80005d0:	fa24 f303 	lsr.w	r3, r4, r3
 80005d4:	4094      	lsls	r4, r2
 80005d6:	430c      	orrs	r4, r1
 80005d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80005dc:	fa00 fe02 	lsl.w	lr, r0, r2
 80005e0:	fa1f f78c 	uxth.w	r7, ip
 80005e4:	fbb3 f0f8 	udiv	r0, r3, r8
 80005e8:	fb08 3110 	mls	r1, r8, r0, r3
 80005ec:	0c23      	lsrs	r3, r4, #16
 80005ee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80005f2:	fb00 f107 	mul.w	r1, r0, r7
 80005f6:	4299      	cmp	r1, r3
 80005f8:	d908      	bls.n	800060c <__udivmoddi4+0x24c>
 80005fa:	eb1c 0303 	adds.w	r3, ip, r3
 80005fe:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000602:	d22c      	bcs.n	800065e <__udivmoddi4+0x29e>
 8000604:	4299      	cmp	r1, r3
 8000606:	d92a      	bls.n	800065e <__udivmoddi4+0x29e>
 8000608:	3802      	subs	r0, #2
 800060a:	4463      	add	r3, ip
 800060c:	1a5b      	subs	r3, r3, r1
 800060e:	b2a4      	uxth	r4, r4
 8000610:	fbb3 f1f8 	udiv	r1, r3, r8
 8000614:	fb08 3311 	mls	r3, r8, r1, r3
 8000618:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800061c:	fb01 f307 	mul.w	r3, r1, r7
 8000620:	42a3      	cmp	r3, r4
 8000622:	d908      	bls.n	8000636 <__udivmoddi4+0x276>
 8000624:	eb1c 0404 	adds.w	r4, ip, r4
 8000628:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800062c:	d213      	bcs.n	8000656 <__udivmoddi4+0x296>
 800062e:	42a3      	cmp	r3, r4
 8000630:	d911      	bls.n	8000656 <__udivmoddi4+0x296>
 8000632:	3902      	subs	r1, #2
 8000634:	4464      	add	r4, ip
 8000636:	1ae4      	subs	r4, r4, r3
 8000638:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800063c:	e739      	b.n	80004b2 <__udivmoddi4+0xf2>
 800063e:	4604      	mov	r4, r0
 8000640:	e6f0      	b.n	8000424 <__udivmoddi4+0x64>
 8000642:	4608      	mov	r0, r1
 8000644:	e706      	b.n	8000454 <__udivmoddi4+0x94>
 8000646:	45c8      	cmp	r8, r9
 8000648:	d2ae      	bcs.n	80005a8 <__udivmoddi4+0x1e8>
 800064a:	ebb9 0e02 	subs.w	lr, r9, r2
 800064e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000652:	3801      	subs	r0, #1
 8000654:	e7a8      	b.n	80005a8 <__udivmoddi4+0x1e8>
 8000656:	4631      	mov	r1, r6
 8000658:	e7ed      	b.n	8000636 <__udivmoddi4+0x276>
 800065a:	4603      	mov	r3, r0
 800065c:	e799      	b.n	8000592 <__udivmoddi4+0x1d2>
 800065e:	4630      	mov	r0, r6
 8000660:	e7d4      	b.n	800060c <__udivmoddi4+0x24c>
 8000662:	46d6      	mov	lr, sl
 8000664:	e77f      	b.n	8000566 <__udivmoddi4+0x1a6>
 8000666:	4463      	add	r3, ip
 8000668:	3802      	subs	r0, #2
 800066a:	e74d      	b.n	8000508 <__udivmoddi4+0x148>
 800066c:	4606      	mov	r6, r0
 800066e:	4623      	mov	r3, r4
 8000670:	4608      	mov	r0, r1
 8000672:	e70f      	b.n	8000494 <__udivmoddi4+0xd4>
 8000674:	3e02      	subs	r6, #2
 8000676:	4463      	add	r3, ip
 8000678:	e730      	b.n	80004dc <__udivmoddi4+0x11c>
 800067a:	bf00      	nop

0800067c <__aeabi_idiv0>:
 800067c:	4770      	bx	lr
 800067e:	bf00      	nop

08000680 <main>:

/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void) {
 8000680:	b580      	push	{r7, lr}
 8000682:	b084      	sub	sp, #16
 8000684:	af04      	add	r7, sp, #16
    /* MCU Configuration */
    HAL_Init();
 8000686:	f000 fd47 	bl	8001118 <HAL_Init>
    SystemClock_Config();
 800068a:	f000 f86b 	bl	8000764 <SystemClock_Config>
    MX_GPIO_Init();
 800068e:	f000 f975 	bl	800097c <MX_GPIO_Init>
    MX_I2C2_Init();
 8000692:	f000 f8e7 	bl	8000864 <MX_I2C2_Init>
    MX_USART3_UART_Init();
 8000696:	f000 f925 	bl	80008e4 <MX_USART3_UART_Init>

    /* Initialization Messages */
    snprintf(uart_buffer, sizeof(uart_buffer), "Starting program...\n");
 800069a:	4a2b      	ldr	r2, [pc, #172]	@ (8000748 <main+0xc8>)
 800069c:	21fa      	movs	r1, #250	@ 0xfa
 800069e:	482b      	ldr	r0, [pc, #172]	@ (800074c <main+0xcc>)
 80006a0:	f005 fe48 	bl	8006334 <sniprintf>
    HAL_UART_Transmit(&huart3, (uint8_t *)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 80006a4:	4829      	ldr	r0, [pc, #164]	@ (800074c <main+0xcc>)
 80006a6:	f7ff fe1b 	bl	80002e0 <strlen>
 80006aa:	4603      	mov	r3, r0
 80006ac:	b29a      	uxth	r2, r3
 80006ae:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80006b2:	4926      	ldr	r1, [pc, #152]	@ (800074c <main+0xcc>)
 80006b4:	4826      	ldr	r0, [pc, #152]	@ (8000750 <main+0xd0>)
 80006b6:	f004 fd23 	bl	8005100 <HAL_UART_Transmit>

    /* Initialize GPS and IMU */
    snprintf(uart_buffer, sizeof(uart_buffer), "Initializing sensors...\n");
 80006ba:	4a26      	ldr	r2, [pc, #152]	@ (8000754 <main+0xd4>)
 80006bc:	21fa      	movs	r1, #250	@ 0xfa
 80006be:	4823      	ldr	r0, [pc, #140]	@ (800074c <main+0xcc>)
 80006c0:	f005 fe38 	bl	8006334 <sniprintf>
    HAL_UART_Transmit(&huart3, (uint8_t *)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 80006c4:	4821      	ldr	r0, [pc, #132]	@ (800074c <main+0xcc>)
 80006c6:	f7ff fe0b 	bl	80002e0 <strlen>
 80006ca:	4603      	mov	r3, r0
 80006cc:	b29a      	uxth	r2, r3
 80006ce:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80006d2:	491e      	ldr	r1, [pc, #120]	@ (800074c <main+0xcc>)
 80006d4:	481e      	ldr	r0, [pc, #120]	@ (8000750 <main+0xd0>)
 80006d6:	f004 fd13 	bl	8005100 <HAL_UART_Transmit>
    icm20948_init();
 80006da:	f000 fa81 	bl	8000be0 <icm20948_init>

    while (1) {
        /* Clear Buffers */
        memset(gps_buffer, 0, sizeof(gps_buffer));
 80006de:	22fa      	movs	r2, #250	@ 0xfa
 80006e0:	2100      	movs	r1, #0
 80006e2:	481d      	ldr	r0, [pc, #116]	@ (8000758 <main+0xd8>)
 80006e4:	f005 fe70 	bl	80063c8 <memset>
        memset(uart_buffer, 0, sizeof(uart_buffer));
 80006e8:	22fa      	movs	r2, #250	@ 0xfa
 80006ea:	2100      	movs	r1, #0
 80006ec:	4817      	ldr	r0, [pc, #92]	@ (800074c <main+0xcc>)
 80006ee:	f005 fe6b 	bl	80063c8 <memset>

        /* Read GPS Data */
        gps_read_and_parse(gps_buffer);
 80006f2:	4819      	ldr	r0, [pc, #100]	@ (8000758 <main+0xd8>)
 80006f4:	f000 fa2c 	bl	8000b50 <gps_read_and_parse>

        /* Read IMU Data */
        icm20948_read_accel(imu_data);
 80006f8:	4818      	ldr	r0, [pc, #96]	@ (800075c <main+0xdc>)
 80006fa:	f000 fac5 	bl	8000c88 <icm20948_read_accel>

        /* Format and Send Data Over UART */
        snprintf(uart_buffer, sizeof(uart_buffer),
                 "GPS: %s\nIMU: X=%d, Y=%d, Z=%d\n",
                 gps_buffer, imu_data[0], imu_data[1], imu_data[2]);
 80006fe:	4b17      	ldr	r3, [pc, #92]	@ (800075c <main+0xdc>)
 8000700:	f9b3 3000 	ldrsh.w	r3, [r3]
        snprintf(uart_buffer, sizeof(uart_buffer),
 8000704:	461a      	mov	r2, r3
                 gps_buffer, imu_data[0], imu_data[1], imu_data[2]);
 8000706:	4b15      	ldr	r3, [pc, #84]	@ (800075c <main+0xdc>)
 8000708:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
        snprintf(uart_buffer, sizeof(uart_buffer),
 800070c:	4619      	mov	r1, r3
                 gps_buffer, imu_data[0], imu_data[1], imu_data[2]);
 800070e:	4b13      	ldr	r3, [pc, #76]	@ (800075c <main+0xdc>)
 8000710:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
        snprintf(uart_buffer, sizeof(uart_buffer),
 8000714:	9302      	str	r3, [sp, #8]
 8000716:	9101      	str	r1, [sp, #4]
 8000718:	9200      	str	r2, [sp, #0]
 800071a:	4b0f      	ldr	r3, [pc, #60]	@ (8000758 <main+0xd8>)
 800071c:	4a10      	ldr	r2, [pc, #64]	@ (8000760 <main+0xe0>)
 800071e:	21fa      	movs	r1, #250	@ 0xfa
 8000720:	480a      	ldr	r0, [pc, #40]	@ (800074c <main+0xcc>)
 8000722:	f005 fe07 	bl	8006334 <sniprintf>
        HAL_UART_Transmit(&huart3, (uint8_t *)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 8000726:	4809      	ldr	r0, [pc, #36]	@ (800074c <main+0xcc>)
 8000728:	f7ff fdda 	bl	80002e0 <strlen>
 800072c:	4603      	mov	r3, r0
 800072e:	b29a      	uxth	r2, r3
 8000730:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000734:	4905      	ldr	r1, [pc, #20]	@ (800074c <main+0xcc>)
 8000736:	4806      	ldr	r0, [pc, #24]	@ (8000750 <main+0xd0>)
 8000738:	f004 fce2 	bl	8005100 <HAL_UART_Transmit>

        /* Delay */
        HAL_Delay(500);
 800073c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000740:	f000 fd7c 	bl	800123c <HAL_Delay>
        memset(gps_buffer, 0, sizeof(gps_buffer));
 8000744:	bf00      	nop
 8000746:	e7ca      	b.n	80006de <main+0x5e>
 8000748:	08006ce0 	.word	0x08006ce0
 800074c:	2400007c 	.word	0x2400007c
 8000750:	240002d0 	.word	0x240002d0
 8000754:	08006cf8 	.word	0x08006cf8
 8000758:	24000178 	.word	0x24000178
 800075c:	24000274 	.word	0x24000274
 8000760:	08006d14 	.word	0x08006d14

08000764 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	b09c      	sub	sp, #112	@ 0x70
 8000768:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800076a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800076e:	224c      	movs	r2, #76	@ 0x4c
 8000770:	2100      	movs	r1, #0
 8000772:	4618      	mov	r0, r3
 8000774:	f005 fe28 	bl	80063c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000778:	1d3b      	adds	r3, r7, #4
 800077a:	2220      	movs	r2, #32
 800077c:	2100      	movs	r1, #0
 800077e:	4618      	mov	r0, r3
 8000780:	f005 fe22 	bl	80063c8 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000784:	2002      	movs	r0, #2
 8000786:	f001 fe1f 	bl	80023c8 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800078a:	2300      	movs	r3, #0
 800078c:	603b      	str	r3, [r7, #0]
 800078e:	4b33      	ldr	r3, [pc, #204]	@ (800085c <SystemClock_Config+0xf8>)
 8000790:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000792:	4a32      	ldr	r2, [pc, #200]	@ (800085c <SystemClock_Config+0xf8>)
 8000794:	f023 0301 	bic.w	r3, r3, #1
 8000798:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800079a:	4b30      	ldr	r3, [pc, #192]	@ (800085c <SystemClock_Config+0xf8>)
 800079c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800079e:	f003 0301 	and.w	r3, r3, #1
 80007a2:	603b      	str	r3, [r7, #0]
 80007a4:	4b2e      	ldr	r3, [pc, #184]	@ (8000860 <SystemClock_Config+0xfc>)
 80007a6:	699b      	ldr	r3, [r3, #24]
 80007a8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80007ac:	4a2c      	ldr	r2, [pc, #176]	@ (8000860 <SystemClock_Config+0xfc>)
 80007ae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80007b2:	6193      	str	r3, [r2, #24]
 80007b4:	4b2a      	ldr	r3, [pc, #168]	@ (8000860 <SystemClock_Config+0xfc>)
 80007b6:	699b      	ldr	r3, [r3, #24]
 80007b8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80007bc:	603b      	str	r3, [r7, #0]
 80007be:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80007c0:	bf00      	nop
 80007c2:	4b27      	ldr	r3, [pc, #156]	@ (8000860 <SystemClock_Config+0xfc>)
 80007c4:	699b      	ldr	r3, [r3, #24]
 80007c6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80007ca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80007ce:	d1f8      	bne.n	80007c2 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 80007d0:	2303      	movs	r3, #3
 80007d2:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80007d4:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80007d8:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80007da:	2301      	movs	r3, #1
 80007dc:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80007de:	2340      	movs	r3, #64	@ 0x40
 80007e0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007e2:	2302      	movs	r3, #2
 80007e4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80007e6:	2302      	movs	r3, #2
 80007e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 80007ea:	2301      	movs	r3, #1
 80007ec:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 24;
 80007ee:	2318      	movs	r3, #24
 80007f0:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80007f2:	2302      	movs	r3, #2
 80007f4:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80007f6:	2304      	movs	r3, #4
 80007f8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80007fa:	2302      	movs	r3, #2
 80007fc:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80007fe:	230c      	movs	r3, #12
 8000800:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000802:	2300      	movs	r3, #0
 8000804:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000806:	2300      	movs	r3, #0
 8000808:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800080a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800080e:	4618      	mov	r0, r3
 8000810:	f001 fe14 	bl	800243c <HAL_RCC_OscConfig>
 8000814:	4603      	mov	r3, r0
 8000816:	2b00      	cmp	r3, #0
 8000818:	d001      	beq.n	800081e <SystemClock_Config+0xba>
  {
    Error_Handler();
 800081a:	f000 fa73 	bl	8000d04 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800081e:	233f      	movs	r3, #63	@ 0x3f
 8000820:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000822:	2300      	movs	r3, #0
 8000824:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000826:	2300      	movs	r3, #0
 8000828:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 800082a:	2300      	movs	r3, #0
 800082c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 800082e:	2300      	movs	r3, #0
 8000830:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000832:	2300      	movs	r3, #0
 8000834:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000836:	2300      	movs	r3, #0
 8000838:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 800083a:	2300      	movs	r3, #0
 800083c:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800083e:	1d3b      	adds	r3, r7, #4
 8000840:	2101      	movs	r1, #1
 8000842:	4618      	mov	r0, r3
 8000844:	f002 fa54 	bl	8002cf0 <HAL_RCC_ClockConfig>
 8000848:	4603      	mov	r3, r0
 800084a:	2b00      	cmp	r3, #0
 800084c:	d001      	beq.n	8000852 <SystemClock_Config+0xee>
  {
    Error_Handler();
 800084e:	f000 fa59 	bl	8000d04 <Error_Handler>
  }
}
 8000852:	bf00      	nop
 8000854:	3770      	adds	r7, #112	@ 0x70
 8000856:	46bd      	mov	sp, r7
 8000858:	bd80      	pop	{r7, pc}
 800085a:	bf00      	nop
 800085c:	58000400 	.word	0x58000400
 8000860:	58024800 	.word	0x58024800

08000864 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000868:	4b1b      	ldr	r3, [pc, #108]	@ (80008d8 <MX_I2C2_Init+0x74>)
 800086a:	4a1c      	ldr	r2, [pc, #112]	@ (80008dc <MX_I2C2_Init+0x78>)
 800086c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10707DBC;
 800086e:	4b1a      	ldr	r3, [pc, #104]	@ (80008d8 <MX_I2C2_Init+0x74>)
 8000870:	4a1b      	ldr	r2, [pc, #108]	@ (80008e0 <MX_I2C2_Init+0x7c>)
 8000872:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000874:	4b18      	ldr	r3, [pc, #96]	@ (80008d8 <MX_I2C2_Init+0x74>)
 8000876:	2200      	movs	r2, #0
 8000878:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800087a:	4b17      	ldr	r3, [pc, #92]	@ (80008d8 <MX_I2C2_Init+0x74>)
 800087c:	2201      	movs	r2, #1
 800087e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000880:	4b15      	ldr	r3, [pc, #84]	@ (80008d8 <MX_I2C2_Init+0x74>)
 8000882:	2200      	movs	r2, #0
 8000884:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000886:	4b14      	ldr	r3, [pc, #80]	@ (80008d8 <MX_I2C2_Init+0x74>)
 8000888:	2200      	movs	r2, #0
 800088a:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800088c:	4b12      	ldr	r3, [pc, #72]	@ (80008d8 <MX_I2C2_Init+0x74>)
 800088e:	2200      	movs	r2, #0
 8000890:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000892:	4b11      	ldr	r3, [pc, #68]	@ (80008d8 <MX_I2C2_Init+0x74>)
 8000894:	2200      	movs	r2, #0
 8000896:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000898:	4b0f      	ldr	r3, [pc, #60]	@ (80008d8 <MX_I2C2_Init+0x74>)
 800089a:	2200      	movs	r2, #0
 800089c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800089e:	480e      	ldr	r0, [pc, #56]	@ (80008d8 <MX_I2C2_Init+0x74>)
 80008a0:	f000 ffaa 	bl	80017f8 <HAL_I2C_Init>
 80008a4:	4603      	mov	r3, r0
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d001      	beq.n	80008ae <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80008aa:	f000 fa2b 	bl	8000d04 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80008ae:	2100      	movs	r1, #0
 80008b0:	4809      	ldr	r0, [pc, #36]	@ (80008d8 <MX_I2C2_Init+0x74>)
 80008b2:	f001 fcf1 	bl	8002298 <HAL_I2CEx_ConfigAnalogFilter>
 80008b6:	4603      	mov	r3, r0
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d001      	beq.n	80008c0 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80008bc:	f000 fa22 	bl	8000d04 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80008c0:	2100      	movs	r1, #0
 80008c2:	4805      	ldr	r0, [pc, #20]	@ (80008d8 <MX_I2C2_Init+0x74>)
 80008c4:	f001 fd33 	bl	800232e <HAL_I2CEx_ConfigDigitalFilter>
 80008c8:	4603      	mov	r3, r0
 80008ca:	2b00      	cmp	r3, #0
 80008cc:	d001      	beq.n	80008d2 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80008ce:	f000 fa19 	bl	8000d04 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80008d2:	bf00      	nop
 80008d4:	bd80      	pop	{r7, pc}
 80008d6:	bf00      	nop
 80008d8:	2400027c 	.word	0x2400027c
 80008dc:	40005800 	.word	0x40005800
 80008e0:	10707dbc 	.word	0x10707dbc

080008e4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80008e8:	4b22      	ldr	r3, [pc, #136]	@ (8000974 <MX_USART3_UART_Init+0x90>)
 80008ea:	4a23      	ldr	r2, [pc, #140]	@ (8000978 <MX_USART3_UART_Init+0x94>)
 80008ec:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80008ee:	4b21      	ldr	r3, [pc, #132]	@ (8000974 <MX_USART3_UART_Init+0x90>)
 80008f0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80008f4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80008f6:	4b1f      	ldr	r3, [pc, #124]	@ (8000974 <MX_USART3_UART_Init+0x90>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80008fc:	4b1d      	ldr	r3, [pc, #116]	@ (8000974 <MX_USART3_UART_Init+0x90>)
 80008fe:	2200      	movs	r2, #0
 8000900:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000902:	4b1c      	ldr	r3, [pc, #112]	@ (8000974 <MX_USART3_UART_Init+0x90>)
 8000904:	2200      	movs	r2, #0
 8000906:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000908:	4b1a      	ldr	r3, [pc, #104]	@ (8000974 <MX_USART3_UART_Init+0x90>)
 800090a:	220c      	movs	r2, #12
 800090c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800090e:	4b19      	ldr	r3, [pc, #100]	@ (8000974 <MX_USART3_UART_Init+0x90>)
 8000910:	2200      	movs	r2, #0
 8000912:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000914:	4b17      	ldr	r3, [pc, #92]	@ (8000974 <MX_USART3_UART_Init+0x90>)
 8000916:	2200      	movs	r2, #0
 8000918:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800091a:	4b16      	ldr	r3, [pc, #88]	@ (8000974 <MX_USART3_UART_Init+0x90>)
 800091c:	2200      	movs	r2, #0
 800091e:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000920:	4b14      	ldr	r3, [pc, #80]	@ (8000974 <MX_USART3_UART_Init+0x90>)
 8000922:	2200      	movs	r2, #0
 8000924:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000926:	4b13      	ldr	r3, [pc, #76]	@ (8000974 <MX_USART3_UART_Init+0x90>)
 8000928:	2200      	movs	r2, #0
 800092a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800092c:	4811      	ldr	r0, [pc, #68]	@ (8000974 <MX_USART3_UART_Init+0x90>)
 800092e:	f004 fb97 	bl	8005060 <HAL_UART_Init>
 8000932:	4603      	mov	r3, r0
 8000934:	2b00      	cmp	r3, #0
 8000936:	d001      	beq.n	800093c <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000938:	f000 f9e4 	bl	8000d04 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800093c:	2100      	movs	r1, #0
 800093e:	480d      	ldr	r0, [pc, #52]	@ (8000974 <MX_USART3_UART_Init+0x90>)
 8000940:	f005 fc2d 	bl	800619e <HAL_UARTEx_SetTxFifoThreshold>
 8000944:	4603      	mov	r3, r0
 8000946:	2b00      	cmp	r3, #0
 8000948:	d001      	beq.n	800094e <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800094a:	f000 f9db 	bl	8000d04 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800094e:	2100      	movs	r1, #0
 8000950:	4808      	ldr	r0, [pc, #32]	@ (8000974 <MX_USART3_UART_Init+0x90>)
 8000952:	f005 fc62 	bl	800621a <HAL_UARTEx_SetRxFifoThreshold>
 8000956:	4603      	mov	r3, r0
 8000958:	2b00      	cmp	r3, #0
 800095a:	d001      	beq.n	8000960 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 800095c:	f000 f9d2 	bl	8000d04 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000960:	4804      	ldr	r0, [pc, #16]	@ (8000974 <MX_USART3_UART_Init+0x90>)
 8000962:	f005 fbe3 	bl	800612c <HAL_UARTEx_DisableFifoMode>
 8000966:	4603      	mov	r3, r0
 8000968:	2b00      	cmp	r3, #0
 800096a:	d001      	beq.n	8000970 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 800096c:	f000 f9ca 	bl	8000d04 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000970:	bf00      	nop
 8000972:	bd80      	pop	{r7, pc}
 8000974:	240002d0 	.word	0x240002d0
 8000978:	40004800 	.word	0x40004800

0800097c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	b08e      	sub	sp, #56	@ 0x38
 8000980:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000982:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000986:	2200      	movs	r2, #0
 8000988:	601a      	str	r2, [r3, #0]
 800098a:	605a      	str	r2, [r3, #4]
 800098c:	609a      	str	r2, [r3, #8]
 800098e:	60da      	str	r2, [r3, #12]
 8000990:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000992:	4b69      	ldr	r3, [pc, #420]	@ (8000b38 <MX_GPIO_Init+0x1bc>)
 8000994:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000998:	4a67      	ldr	r2, [pc, #412]	@ (8000b38 <MX_GPIO_Init+0x1bc>)
 800099a:	f043 0304 	orr.w	r3, r3, #4
 800099e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80009a2:	4b65      	ldr	r3, [pc, #404]	@ (8000b38 <MX_GPIO_Init+0x1bc>)
 80009a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009a8:	f003 0304 	and.w	r3, r3, #4
 80009ac:	623b      	str	r3, [r7, #32]
 80009ae:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80009b0:	4b61      	ldr	r3, [pc, #388]	@ (8000b38 <MX_GPIO_Init+0x1bc>)
 80009b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009b6:	4a60      	ldr	r2, [pc, #384]	@ (8000b38 <MX_GPIO_Init+0x1bc>)
 80009b8:	f043 0320 	orr.w	r3, r3, #32
 80009bc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80009c0:	4b5d      	ldr	r3, [pc, #372]	@ (8000b38 <MX_GPIO_Init+0x1bc>)
 80009c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009c6:	f003 0320 	and.w	r3, r3, #32
 80009ca:	61fb      	str	r3, [r7, #28]
 80009cc:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80009ce:	4b5a      	ldr	r3, [pc, #360]	@ (8000b38 <MX_GPIO_Init+0x1bc>)
 80009d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009d4:	4a58      	ldr	r2, [pc, #352]	@ (8000b38 <MX_GPIO_Init+0x1bc>)
 80009d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80009da:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80009de:	4b56      	ldr	r3, [pc, #344]	@ (8000b38 <MX_GPIO_Init+0x1bc>)
 80009e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80009e8:	61bb      	str	r3, [r7, #24]
 80009ea:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009ec:	4b52      	ldr	r3, [pc, #328]	@ (8000b38 <MX_GPIO_Init+0x1bc>)
 80009ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009f2:	4a51      	ldr	r2, [pc, #324]	@ (8000b38 <MX_GPIO_Init+0x1bc>)
 80009f4:	f043 0301 	orr.w	r3, r3, #1
 80009f8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80009fc:	4b4e      	ldr	r3, [pc, #312]	@ (8000b38 <MX_GPIO_Init+0x1bc>)
 80009fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a02:	f003 0301 	and.w	r3, r3, #1
 8000a06:	617b      	str	r3, [r7, #20]
 8000a08:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a0a:	4b4b      	ldr	r3, [pc, #300]	@ (8000b38 <MX_GPIO_Init+0x1bc>)
 8000a0c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a10:	4a49      	ldr	r2, [pc, #292]	@ (8000b38 <MX_GPIO_Init+0x1bc>)
 8000a12:	f043 0302 	orr.w	r3, r3, #2
 8000a16:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a1a:	4b47      	ldr	r3, [pc, #284]	@ (8000b38 <MX_GPIO_Init+0x1bc>)
 8000a1c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a20:	f003 0302 	and.w	r3, r3, #2
 8000a24:	613b      	str	r3, [r7, #16]
 8000a26:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a28:	4b43      	ldr	r3, [pc, #268]	@ (8000b38 <MX_GPIO_Init+0x1bc>)
 8000a2a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a2e:	4a42      	ldr	r2, [pc, #264]	@ (8000b38 <MX_GPIO_Init+0x1bc>)
 8000a30:	f043 0308 	orr.w	r3, r3, #8
 8000a34:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a38:	4b3f      	ldr	r3, [pc, #252]	@ (8000b38 <MX_GPIO_Init+0x1bc>)
 8000a3a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a3e:	f003 0308 	and.w	r3, r3, #8
 8000a42:	60fb      	str	r3, [r7, #12]
 8000a44:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000a46:	4b3c      	ldr	r3, [pc, #240]	@ (8000b38 <MX_GPIO_Init+0x1bc>)
 8000a48:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a4c:	4a3a      	ldr	r2, [pc, #232]	@ (8000b38 <MX_GPIO_Init+0x1bc>)
 8000a4e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000a52:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a56:	4b38      	ldr	r3, [pc, #224]	@ (8000b38 <MX_GPIO_Init+0x1bc>)
 8000a58:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000a60:	60bb      	str	r3, [r7, #8]
 8000a62:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000a64:	4b34      	ldr	r3, [pc, #208]	@ (8000b38 <MX_GPIO_Init+0x1bc>)
 8000a66:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a6a:	4a33      	ldr	r2, [pc, #204]	@ (8000b38 <MX_GPIO_Init+0x1bc>)
 8000a6c:	f043 0310 	orr.w	r3, r3, #16
 8000a70:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a74:	4b30      	ldr	r3, [pc, #192]	@ (8000b38 <MX_GPIO_Init+0x1bc>)
 8000a76:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a7a:	f003 0310 	and.w	r3, r3, #16
 8000a7e:	607b      	str	r3, [r7, #4]
 8000a80:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin, GPIO_PIN_RESET);
 8000a82:	2200      	movs	r2, #0
 8000a84:	f244 0101 	movw	r1, #16385	@ 0x4001
 8000a88:	482c      	ldr	r0, [pc, #176]	@ (8000b3c <MX_GPIO_Init+0x1c0>)
 8000a8a:	f000 fe9b 	bl	80017c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_OTG_FS_PWR_EN_GPIO_Port, USB_OTG_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 8000a8e:	2200      	movs	r2, #0
 8000a90:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000a94:	482a      	ldr	r0, [pc, #168]	@ (8000b40 <MX_GPIO_Init+0x1c4>)
 8000a96:	f000 fe95 	bl	80017c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	2102      	movs	r1, #2
 8000a9e:	4829      	ldr	r0, [pc, #164]	@ (8000b44 <MX_GPIO_Init+0x1c8>)
 8000aa0:	f000 fe90 	bl	80017c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000aa4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000aa8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000aaa:	2300      	movs	r3, #0
 8000aac:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aae:	2300      	movs	r3, #0
 8000ab0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000ab2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ab6:	4619      	mov	r1, r3
 8000ab8:	4823      	ldr	r0, [pc, #140]	@ (8000b48 <MX_GPIO_Init+0x1cc>)
 8000aba:	f000 fcd3 	bl	8001464 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
 8000abe:	f244 0301 	movw	r3, #16385	@ 0x4001
 8000ac2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ac4:	2301      	movs	r3, #1
 8000ac6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac8:	2300      	movs	r3, #0
 8000aca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000acc:	2300      	movs	r3, #0
 8000ace:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ad0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ad4:	4619      	mov	r1, r3
 8000ad6:	4819      	ldr	r0, [pc, #100]	@ (8000b3c <MX_GPIO_Init+0x1c0>)
 8000ad8:	f000 fcc4 	bl	8001464 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTG_FS_PWR_EN_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin;
 8000adc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000ae0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ae2:	2301      	movs	r3, #1
 8000ae4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aea:	2300      	movs	r3, #0
 8000aec:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(USB_OTG_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8000aee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000af2:	4619      	mov	r1, r3
 8000af4:	4812      	ldr	r0, [pc, #72]	@ (8000b40 <MX_GPIO_Init+0x1c4>)
 8000af6:	f000 fcb5 	bl	8001464 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTG_FS_OVCR_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVCR_Pin;
 8000afa:	2380      	movs	r3, #128	@ 0x80
 8000afc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000afe:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000b02:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b04:	2300      	movs	r3, #0
 8000b06:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_OTG_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 8000b08:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b0c:	4619      	mov	r1, r3
 8000b0e:	480f      	ldr	r0, [pc, #60]	@ (8000b4c <MX_GPIO_Init+0x1d0>)
 8000b10:	f000 fca8 	bl	8001464 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000b14:	2302      	movs	r3, #2
 8000b16:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b18:	2301      	movs	r3, #1
 8000b1a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b20:	2300      	movs	r3, #0
 8000b22:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000b24:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b28:	4619      	mov	r1, r3
 8000b2a:	4806      	ldr	r0, [pc, #24]	@ (8000b44 <MX_GPIO_Init+0x1c8>)
 8000b2c:	f000 fc9a 	bl	8001464 <HAL_GPIO_Init>

}
 8000b30:	bf00      	nop
 8000b32:	3738      	adds	r7, #56	@ 0x38
 8000b34:	46bd      	mov	sp, r7
 8000b36:	bd80      	pop	{r7, pc}
 8000b38:	58024400 	.word	0x58024400
 8000b3c:	58020400 	.word	0x58020400
 8000b40:	58020c00 	.word	0x58020c00
 8000b44:	58021000 	.word	0x58021000
 8000b48:	58020800 	.word	0x58020800
 8000b4c:	58021800 	.word	0x58021800

08000b50 <gps_read_and_parse>:
    snprintf(uart_buffer, sizeof(uart_buffer), "GPS initialized.\n");
    HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
}

// GPS Read and Parse Function
void gps_read_and_parse(char *gps_buffer) {
 8000b50:	b580      	push	{r7, lr}
 8000b52:	b0c4      	sub	sp, #272	@ 0x110
 8000b54:	af02      	add	r7, sp, #8
 8000b56:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8000b5a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8000b5e:	6018      	str	r0, [r3, #0]
    uint8_t buffer[MAX_BUFFER_SIZE];
    memset(buffer, 0, sizeof(buffer));
 8000b60:	f107 0308 	add.w	r3, r7, #8
 8000b64:	22fa      	movs	r2, #250	@ 0xfa
 8000b66:	2100      	movs	r1, #0
 8000b68:	4618      	mov	r0, r3
 8000b6a:	f005 fc2d 	bl	80063c8 <memset>

    // Read raw data from GPS
    HAL_I2C_Master_Receive(&hi2c2, GPS_ADDR << 1, buffer, sizeof(buffer), HAL_MAX_DELAY);
 8000b6e:	f107 0208 	add.w	r2, r7, #8
 8000b72:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000b76:	9300      	str	r3, [sp, #0]
 8000b78:	23fa      	movs	r3, #250	@ 0xfa
 8000b7a:	2120      	movs	r1, #32
 8000b7c:	4814      	ldr	r0, [pc, #80]	@ (8000bd0 <gps_read_and_parse+0x80>)
 8000b7e:	f000 ffef 	bl	8001b60 <HAL_I2C_Master_Receive>

    // Parse GNRMC string
    char *gnrmc = strstr((char*)buffer, "GNRMC");
 8000b82:	f107 0308 	add.w	r3, r7, #8
 8000b86:	4913      	ldr	r1, [pc, #76]	@ (8000bd4 <gps_read_and_parse+0x84>)
 8000b88:	4618      	mov	r0, r3
 8000b8a:	f005 fc07 	bl	800639c <strstr>
 8000b8e:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
    if (gnrmc) {
 8000b92:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d00b      	beq.n	8000bb2 <gps_read_and_parse+0x62>
        snprintf(gps_buffer, MAX_BUFFER_SIZE, "%s", gnrmc);
 8000b9a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8000b9e:	f5a3 7082 	sub.w	r0, r3, #260	@ 0x104
 8000ba2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8000ba6:	4a0c      	ldr	r2, [pc, #48]	@ (8000bd8 <gps_read_and_parse+0x88>)
 8000ba8:	21fa      	movs	r1, #250	@ 0xfa
 8000baa:	6800      	ldr	r0, [r0, #0]
 8000bac:	f005 fbc2 	bl	8006334 <sniprintf>
    } else {
        snprintf(gps_buffer, MAX_BUFFER_SIZE, "No GNRMC data found.");
    }
}
 8000bb0:	e008      	b.n	8000bc4 <gps_read_and_parse+0x74>
        snprintf(gps_buffer, MAX_BUFFER_SIZE, "No GNRMC data found.");
 8000bb2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8000bb6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8000bba:	4a08      	ldr	r2, [pc, #32]	@ (8000bdc <gps_read_and_parse+0x8c>)
 8000bbc:	21fa      	movs	r1, #250	@ 0xfa
 8000bbe:	6818      	ldr	r0, [r3, #0]
 8000bc0:	f005 fbb8 	bl	8006334 <sniprintf>
}
 8000bc4:	bf00      	nop
 8000bc6:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	bd80      	pop	{r7, pc}
 8000bce:	bf00      	nop
 8000bd0:	2400027c 	.word	0x2400027c
 8000bd4:	08006d78 	.word	0x08006d78
 8000bd8:	08006d80 	.word	0x08006d80
 8000bdc:	08006d84 	.word	0x08006d84

08000be0 <icm20948_init>:

// IMU Initialization
void icm20948_init(void) {
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b084      	sub	sp, #16
 8000be4:	af02      	add	r7, sp, #8
    uint8_t reg[2];
    // Wake up IMU and configure accelerometer
    reg[0] = PWR_MGMT_1; reg[1] = 0x00;
 8000be6:	2306      	movs	r3, #6
 8000be8:	713b      	strb	r3, [r7, #4]
 8000bea:	2300      	movs	r3, #0
 8000bec:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c2, IMU_ADDR << 1, reg, 2, HAL_MAX_DELAY);
 8000bee:	1d3a      	adds	r2, r7, #4
 8000bf0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000bf4:	9300      	str	r3, [sp, #0]
 8000bf6:	2302      	movs	r3, #2
 8000bf8:	21d2      	movs	r1, #210	@ 0xd2
 8000bfa:	481f      	ldr	r0, [pc, #124]	@ (8000c78 <icm20948_init+0x98>)
 8000bfc:	f000 fe98 	bl	8001930 <HAL_I2C_Master_Transmit>

    reg[0] = PWR_MGMT_1; reg[1] = 0x01; // Set clock source
 8000c00:	2306      	movs	r3, #6
 8000c02:	713b      	strb	r3, [r7, #4]
 8000c04:	2301      	movs	r3, #1
 8000c06:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c2, IMU_ADDR << 1, reg, 2, HAL_MAX_DELAY);
 8000c08:	1d3a      	adds	r2, r7, #4
 8000c0a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000c0e:	9300      	str	r3, [sp, #0]
 8000c10:	2302      	movs	r3, #2
 8000c12:	21d2      	movs	r1, #210	@ 0xd2
 8000c14:	4818      	ldr	r0, [pc, #96]	@ (8000c78 <icm20948_init+0x98>)
 8000c16:	f000 fe8b 	bl	8001930 <HAL_I2C_Master_Transmit>

    reg[0] = ACCEL_CONFIG; reg[1] = 0x11; // Set accelerometer to 2g
 8000c1a:	2314      	movs	r3, #20
 8000c1c:	713b      	strb	r3, [r7, #4]
 8000c1e:	2311      	movs	r3, #17
 8000c20:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c2, IMU_ADDR << 1, reg, 2, HAL_MAX_DELAY);
 8000c22:	1d3a      	adds	r2, r7, #4
 8000c24:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000c28:	9300      	str	r3, [sp, #0]
 8000c2a:	2302      	movs	r3, #2
 8000c2c:	21d2      	movs	r1, #210	@ 0xd2
 8000c2e:	4812      	ldr	r0, [pc, #72]	@ (8000c78 <icm20948_init+0x98>)
 8000c30:	f000 fe7e 	bl	8001930 <HAL_I2C_Master_Transmit>

    reg[0] = ACCEL_SMPLRT_DIV_2; reg[1] = 0x0A; // Sample rate 100Hz
 8000c34:	2311      	movs	r3, #17
 8000c36:	713b      	strb	r3, [r7, #4]
 8000c38:	230a      	movs	r3, #10
 8000c3a:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c2, IMU_ADDR << 1, reg, 2, HAL_MAX_DELAY);
 8000c3c:	1d3a      	adds	r2, r7, #4
 8000c3e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000c42:	9300      	str	r3, [sp, #0]
 8000c44:	2302      	movs	r3, #2
 8000c46:	21d2      	movs	r1, #210	@ 0xd2
 8000c48:	480b      	ldr	r0, [pc, #44]	@ (8000c78 <icm20948_init+0x98>)
 8000c4a:	f000 fe71 	bl	8001930 <HAL_I2C_Master_Transmit>

    snprintf(uart_buffer, sizeof(uart_buffer), "IMU initialized.\n");
 8000c4e:	4a0b      	ldr	r2, [pc, #44]	@ (8000c7c <icm20948_init+0x9c>)
 8000c50:	21fa      	movs	r1, #250	@ 0xfa
 8000c52:	480b      	ldr	r0, [pc, #44]	@ (8000c80 <icm20948_init+0xa0>)
 8000c54:	f005 fb6e 	bl	8006334 <sniprintf>
    HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 8000c58:	4809      	ldr	r0, [pc, #36]	@ (8000c80 <icm20948_init+0xa0>)
 8000c5a:	f7ff fb41 	bl	80002e0 <strlen>
 8000c5e:	4603      	mov	r3, r0
 8000c60:	b29a      	uxth	r2, r3
 8000c62:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000c66:	4906      	ldr	r1, [pc, #24]	@ (8000c80 <icm20948_init+0xa0>)
 8000c68:	4806      	ldr	r0, [pc, #24]	@ (8000c84 <icm20948_init+0xa4>)
 8000c6a:	f004 fa49 	bl	8005100 <HAL_UART_Transmit>
}
 8000c6e:	bf00      	nop
 8000c70:	3708      	adds	r7, #8
 8000c72:	46bd      	mov	sp, r7
 8000c74:	bd80      	pop	{r7, pc}
 8000c76:	bf00      	nop
 8000c78:	2400027c 	.word	0x2400027c
 8000c7c:	08006d9c 	.word	0x08006d9c
 8000c80:	2400007c 	.word	0x2400007c
 8000c84:	240002d0 	.word	0x240002d0

08000c88 <icm20948_read_accel>:

// IMU Accelerometer Read Function
void icm20948_read_accel(int16_t *imu_data) {
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b088      	sub	sp, #32
 8000c8c:	af02      	add	r7, sp, #8
 8000c8e:	6078      	str	r0, [r7, #4]
    uint8_t buffer[6];
    uint8_t reg = ACCEL_XOUT_H;
 8000c90:	232d      	movs	r3, #45	@ 0x2d
 8000c92:	73fb      	strb	r3, [r7, #15]

    // Request accelerometer data
    HAL_I2C_Master_Transmit(&hi2c2, IMU_ADDR << 1, &reg, 1, HAL_MAX_DELAY);
 8000c94:	f107 020f 	add.w	r2, r7, #15
 8000c98:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000c9c:	9300      	str	r3, [sp, #0]
 8000c9e:	2301      	movs	r3, #1
 8000ca0:	21d2      	movs	r1, #210	@ 0xd2
 8000ca2:	4817      	ldr	r0, [pc, #92]	@ (8000d00 <icm20948_read_accel+0x78>)
 8000ca4:	f000 fe44 	bl	8001930 <HAL_I2C_Master_Transmit>

    // Read accelerometer data (6 bytes)
    HAL_I2C_Master_Receive(&hi2c2, IMU_ADDR << 1, buffer, 6, HAL_MAX_DELAY);
 8000ca8:	f107 0210 	add.w	r2, r7, #16
 8000cac:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000cb0:	9300      	str	r3, [sp, #0]
 8000cb2:	2306      	movs	r3, #6
 8000cb4:	21d2      	movs	r1, #210	@ 0xd2
 8000cb6:	4812      	ldr	r0, [pc, #72]	@ (8000d00 <icm20948_read_accel+0x78>)
 8000cb8:	f000 ff52 	bl	8001b60 <HAL_I2C_Master_Receive>

    // Combine high and low bytes for X, Y, Z
    imu_data[0] = (buffer[0] << 8) | buffer[1];
 8000cbc:	7c3b      	ldrb	r3, [r7, #16]
 8000cbe:	021b      	lsls	r3, r3, #8
 8000cc0:	b21a      	sxth	r2, r3
 8000cc2:	7c7b      	ldrb	r3, [r7, #17]
 8000cc4:	b21b      	sxth	r3, r3
 8000cc6:	4313      	orrs	r3, r2
 8000cc8:	b21a      	sxth	r2, r3
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	801a      	strh	r2, [r3, #0]
    imu_data[1] = (buffer[2] << 8) | buffer[3];
 8000cce:	7cbb      	ldrb	r3, [r7, #18]
 8000cd0:	021b      	lsls	r3, r3, #8
 8000cd2:	b219      	sxth	r1, r3
 8000cd4:	7cfb      	ldrb	r3, [r7, #19]
 8000cd6:	b21a      	sxth	r2, r3
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	3302      	adds	r3, #2
 8000cdc:	430a      	orrs	r2, r1
 8000cde:	b212      	sxth	r2, r2
 8000ce0:	801a      	strh	r2, [r3, #0]
    imu_data[2] = (buffer[4] << 8) | buffer[5];
 8000ce2:	7d3b      	ldrb	r3, [r7, #20]
 8000ce4:	021b      	lsls	r3, r3, #8
 8000ce6:	b219      	sxth	r1, r3
 8000ce8:	7d7b      	ldrb	r3, [r7, #21]
 8000cea:	b21a      	sxth	r2, r3
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	3304      	adds	r3, #4
 8000cf0:	430a      	orrs	r2, r1
 8000cf2:	b212      	sxth	r2, r2
 8000cf4:	801a      	strh	r2, [r3, #0]
}
 8000cf6:	bf00      	nop
 8000cf8:	3718      	adds	r7, #24
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bd80      	pop	{r7, pc}
 8000cfe:	bf00      	nop
 8000d00:	2400027c 	.word	0x2400027c

08000d04 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d04:	b480      	push	{r7}
 8000d06:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d08:	b672      	cpsid	i
}
 8000d0a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d0c:	bf00      	nop
 8000d0e:	e7fd      	b.n	8000d0c <Error_Handler+0x8>

08000d10 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d10:	b480      	push	{r7}
 8000d12:	b083      	sub	sp, #12
 8000d14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d16:	4b0a      	ldr	r3, [pc, #40]	@ (8000d40 <HAL_MspInit+0x30>)
 8000d18:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000d1c:	4a08      	ldr	r2, [pc, #32]	@ (8000d40 <HAL_MspInit+0x30>)
 8000d1e:	f043 0302 	orr.w	r3, r3, #2
 8000d22:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000d26:	4b06      	ldr	r3, [pc, #24]	@ (8000d40 <HAL_MspInit+0x30>)
 8000d28:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000d2c:	f003 0302 	and.w	r3, r3, #2
 8000d30:	607b      	str	r3, [r7, #4]
 8000d32:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d34:	bf00      	nop
 8000d36:	370c      	adds	r7, #12
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3e:	4770      	bx	lr
 8000d40:	58024400 	.word	0x58024400

08000d44 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b0ba      	sub	sp, #232	@ 0xe8
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d4c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000d50:	2200      	movs	r2, #0
 8000d52:	601a      	str	r2, [r3, #0]
 8000d54:	605a      	str	r2, [r3, #4]
 8000d56:	609a      	str	r2, [r3, #8]
 8000d58:	60da      	str	r2, [r3, #12]
 8000d5a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000d5c:	f107 0310 	add.w	r3, r7, #16
 8000d60:	22c0      	movs	r2, #192	@ 0xc0
 8000d62:	2100      	movs	r1, #0
 8000d64:	4618      	mov	r0, r3
 8000d66:	f005 fb2f 	bl	80063c8 <memset>
  if(hi2c->Instance==I2C2)
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	4a26      	ldr	r2, [pc, #152]	@ (8000e08 <HAL_I2C_MspInit+0xc4>)
 8000d70:	4293      	cmp	r3, r2
 8000d72:	d145      	bne.n	8000e00 <HAL_I2C_MspInit+0xbc>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8000d74:	f04f 0208 	mov.w	r2, #8
 8000d78:	f04f 0300 	mov.w	r3, #0
 8000d7c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8000d80:	2300      	movs	r3, #0
 8000d82:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d86:	f107 0310 	add.w	r3, r7, #16
 8000d8a:	4618      	mov	r0, r3
 8000d8c:	f002 fb3c 	bl	8003408 <HAL_RCCEx_PeriphCLKConfig>
 8000d90:	4603      	mov	r3, r0
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d001      	beq.n	8000d9a <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8000d96:	f7ff ffb5 	bl	8000d04 <Error_Handler>
    }

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000d9a:	4b1c      	ldr	r3, [pc, #112]	@ (8000e0c <HAL_I2C_MspInit+0xc8>)
 8000d9c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000da0:	4a1a      	ldr	r2, [pc, #104]	@ (8000e0c <HAL_I2C_MspInit+0xc8>)
 8000da2:	f043 0320 	orr.w	r3, r3, #32
 8000da6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000daa:	4b18      	ldr	r3, [pc, #96]	@ (8000e0c <HAL_I2C_MspInit+0xc8>)
 8000dac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000db0:	f003 0320 	and.w	r3, r3, #32
 8000db4:	60fb      	str	r3, [r7, #12]
 8000db6:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PF0     ------> I2C2_SDA
    PF1     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000db8:	2303      	movs	r3, #3
 8000dba:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000dbe:	2312      	movs	r3, #18
 8000dc0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dca:	2300      	movs	r3, #0
 8000dcc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000dd0:	2304      	movs	r3, #4
 8000dd2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000dd6:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000dda:	4619      	mov	r1, r3
 8000ddc:	480c      	ldr	r0, [pc, #48]	@ (8000e10 <HAL_I2C_MspInit+0xcc>)
 8000dde:	f000 fb41 	bl	8001464 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000de2:	4b0a      	ldr	r3, [pc, #40]	@ (8000e0c <HAL_I2C_MspInit+0xc8>)
 8000de4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000de8:	4a08      	ldr	r2, [pc, #32]	@ (8000e0c <HAL_I2C_MspInit+0xc8>)
 8000dea:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000dee:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000df2:	4b06      	ldr	r3, [pc, #24]	@ (8000e0c <HAL_I2C_MspInit+0xc8>)
 8000df4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000df8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000dfc:	60bb      	str	r3, [r7, #8]
 8000dfe:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8000e00:	bf00      	nop
 8000e02:	37e8      	adds	r7, #232	@ 0xe8
 8000e04:	46bd      	mov	sp, r7
 8000e06:	bd80      	pop	{r7, pc}
 8000e08:	40005800 	.word	0x40005800
 8000e0c:	58024400 	.word	0x58024400
 8000e10:	58021400 	.word	0x58021400

08000e14 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b0ba      	sub	sp, #232	@ 0xe8
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e1c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000e20:	2200      	movs	r2, #0
 8000e22:	601a      	str	r2, [r3, #0]
 8000e24:	605a      	str	r2, [r3, #4]
 8000e26:	609a      	str	r2, [r3, #8]
 8000e28:	60da      	str	r2, [r3, #12]
 8000e2a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000e2c:	f107 0310 	add.w	r3, r7, #16
 8000e30:	22c0      	movs	r2, #192	@ 0xc0
 8000e32:	2100      	movs	r1, #0
 8000e34:	4618      	mov	r0, r3
 8000e36:	f005 fac7 	bl	80063c8 <memset>
  if(huart->Instance==USART3)
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	4a27      	ldr	r2, [pc, #156]	@ (8000edc <HAL_UART_MspInit+0xc8>)
 8000e40:	4293      	cmp	r3, r2
 8000e42:	d146      	bne.n	8000ed2 <HAL_UART_MspInit+0xbe>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000e44:	f04f 0202 	mov.w	r2, #2
 8000e48:	f04f 0300 	mov.w	r3, #0
 8000e4c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000e50:	2300      	movs	r3, #0
 8000e52:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000e56:	f107 0310 	add.w	r3, r7, #16
 8000e5a:	4618      	mov	r0, r3
 8000e5c:	f002 fad4 	bl	8003408 <HAL_RCCEx_PeriphCLKConfig>
 8000e60:	4603      	mov	r3, r0
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d001      	beq.n	8000e6a <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8000e66:	f7ff ff4d 	bl	8000d04 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000e6a:	4b1d      	ldr	r3, [pc, #116]	@ (8000ee0 <HAL_UART_MspInit+0xcc>)
 8000e6c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000e70:	4a1b      	ldr	r2, [pc, #108]	@ (8000ee0 <HAL_UART_MspInit+0xcc>)
 8000e72:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000e76:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000e7a:	4b19      	ldr	r3, [pc, #100]	@ (8000ee0 <HAL_UART_MspInit+0xcc>)
 8000e7c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000e80:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000e84:	60fb      	str	r3, [r7, #12]
 8000e86:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e88:	4b15      	ldr	r3, [pc, #84]	@ (8000ee0 <HAL_UART_MspInit+0xcc>)
 8000e8a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e8e:	4a14      	ldr	r2, [pc, #80]	@ (8000ee0 <HAL_UART_MspInit+0xcc>)
 8000e90:	f043 0308 	orr.w	r3, r3, #8
 8000e94:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e98:	4b11      	ldr	r3, [pc, #68]	@ (8000ee0 <HAL_UART_MspInit+0xcc>)
 8000e9a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e9e:	f003 0308 	and.w	r3, r3, #8
 8000ea2:	60bb      	str	r3, [r7, #8]
 8000ea4:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8000ea6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000eaa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eae:	2302      	movs	r3, #2
 8000eb0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000ec0:	2307      	movs	r3, #7
 8000ec2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ec6:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000eca:	4619      	mov	r1, r3
 8000ecc:	4805      	ldr	r0, [pc, #20]	@ (8000ee4 <HAL_UART_MspInit+0xd0>)
 8000ece:	f000 fac9 	bl	8001464 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000ed2:	bf00      	nop
 8000ed4:	37e8      	adds	r7, #232	@ 0xe8
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bd80      	pop	{r7, pc}
 8000eda:	bf00      	nop
 8000edc:	40004800 	.word	0x40004800
 8000ee0:	58024400 	.word	0x58024400
 8000ee4:	58020c00 	.word	0x58020c00

08000ee8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000eec:	bf00      	nop
 8000eee:	e7fd      	b.n	8000eec <NMI_Handler+0x4>

08000ef0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ef4:	bf00      	nop
 8000ef6:	e7fd      	b.n	8000ef4 <HardFault_Handler+0x4>

08000ef8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000efc:	bf00      	nop
 8000efe:	e7fd      	b.n	8000efc <MemManage_Handler+0x4>

08000f00 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f00:	b480      	push	{r7}
 8000f02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f04:	bf00      	nop
 8000f06:	e7fd      	b.n	8000f04 <BusFault_Handler+0x4>

08000f08 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f08:	b480      	push	{r7}
 8000f0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f0c:	bf00      	nop
 8000f0e:	e7fd      	b.n	8000f0c <UsageFault_Handler+0x4>

08000f10 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f10:	b480      	push	{r7}
 8000f12:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f14:	bf00      	nop
 8000f16:	46bd      	mov	sp, r7
 8000f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1c:	4770      	bx	lr

08000f1e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f1e:	b480      	push	{r7}
 8000f20:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f22:	bf00      	nop
 8000f24:	46bd      	mov	sp, r7
 8000f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2a:	4770      	bx	lr

08000f2c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f30:	bf00      	nop
 8000f32:	46bd      	mov	sp, r7
 8000f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f38:	4770      	bx	lr

08000f3a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f3a:	b580      	push	{r7, lr}
 8000f3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f3e:	f000 f95d 	bl	80011fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f42:	bf00      	nop
 8000f44:	bd80      	pop	{r7, pc}
	...

08000f48 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b086      	sub	sp, #24
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f50:	4a14      	ldr	r2, [pc, #80]	@ (8000fa4 <_sbrk+0x5c>)
 8000f52:	4b15      	ldr	r3, [pc, #84]	@ (8000fa8 <_sbrk+0x60>)
 8000f54:	1ad3      	subs	r3, r2, r3
 8000f56:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f58:	697b      	ldr	r3, [r7, #20]
 8000f5a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f5c:	4b13      	ldr	r3, [pc, #76]	@ (8000fac <_sbrk+0x64>)
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d102      	bne.n	8000f6a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f64:	4b11      	ldr	r3, [pc, #68]	@ (8000fac <_sbrk+0x64>)
 8000f66:	4a12      	ldr	r2, [pc, #72]	@ (8000fb0 <_sbrk+0x68>)
 8000f68:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f6a:	4b10      	ldr	r3, [pc, #64]	@ (8000fac <_sbrk+0x64>)
 8000f6c:	681a      	ldr	r2, [r3, #0]
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	4413      	add	r3, r2
 8000f72:	693a      	ldr	r2, [r7, #16]
 8000f74:	429a      	cmp	r2, r3
 8000f76:	d207      	bcs.n	8000f88 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f78:	f005 fa2e 	bl	80063d8 <__errno>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	220c      	movs	r2, #12
 8000f80:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f82:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000f86:	e009      	b.n	8000f9c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f88:	4b08      	ldr	r3, [pc, #32]	@ (8000fac <_sbrk+0x64>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f8e:	4b07      	ldr	r3, [pc, #28]	@ (8000fac <_sbrk+0x64>)
 8000f90:	681a      	ldr	r2, [r3, #0]
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	4413      	add	r3, r2
 8000f96:	4a05      	ldr	r2, [pc, #20]	@ (8000fac <_sbrk+0x64>)
 8000f98:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f9a:	68fb      	ldr	r3, [r7, #12]
}
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	3718      	adds	r7, #24
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bd80      	pop	{r7, pc}
 8000fa4:	24080000 	.word	0x24080000
 8000fa8:	00000400 	.word	0x00000400
 8000fac:	24000364 	.word	0x24000364
 8000fb0:	240004b8 	.word	0x240004b8

08000fb4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000fb8:	4b37      	ldr	r3, [pc, #220]	@ (8001098 <SystemInit+0xe4>)
 8000fba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000fbe:	4a36      	ldr	r2, [pc, #216]	@ (8001098 <SystemInit+0xe4>)
 8000fc0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000fc4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000fc8:	4b34      	ldr	r3, [pc, #208]	@ (800109c <SystemInit+0xe8>)
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	f003 030f 	and.w	r3, r3, #15
 8000fd0:	2b06      	cmp	r3, #6
 8000fd2:	d807      	bhi.n	8000fe4 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000fd4:	4b31      	ldr	r3, [pc, #196]	@ (800109c <SystemInit+0xe8>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	f023 030f 	bic.w	r3, r3, #15
 8000fdc:	4a2f      	ldr	r2, [pc, #188]	@ (800109c <SystemInit+0xe8>)
 8000fde:	f043 0307 	orr.w	r3, r3, #7
 8000fe2:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000fe4:	4b2e      	ldr	r3, [pc, #184]	@ (80010a0 <SystemInit+0xec>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	4a2d      	ldr	r2, [pc, #180]	@ (80010a0 <SystemInit+0xec>)
 8000fea:	f043 0301 	orr.w	r3, r3, #1
 8000fee:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000ff0:	4b2b      	ldr	r3, [pc, #172]	@ (80010a0 <SystemInit+0xec>)
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000ff6:	4b2a      	ldr	r3, [pc, #168]	@ (80010a0 <SystemInit+0xec>)
 8000ff8:	681a      	ldr	r2, [r3, #0]
 8000ffa:	4929      	ldr	r1, [pc, #164]	@ (80010a0 <SystemInit+0xec>)
 8000ffc:	4b29      	ldr	r3, [pc, #164]	@ (80010a4 <SystemInit+0xf0>)
 8000ffe:	4013      	ands	r3, r2
 8001000:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001002:	4b26      	ldr	r3, [pc, #152]	@ (800109c <SystemInit+0xe8>)
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	f003 0308 	and.w	r3, r3, #8
 800100a:	2b00      	cmp	r3, #0
 800100c:	d007      	beq.n	800101e <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800100e:	4b23      	ldr	r3, [pc, #140]	@ (800109c <SystemInit+0xe8>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	f023 030f 	bic.w	r3, r3, #15
 8001016:	4a21      	ldr	r2, [pc, #132]	@ (800109c <SystemInit+0xe8>)
 8001018:	f043 0307 	orr.w	r3, r3, #7
 800101c:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800101e:	4b20      	ldr	r3, [pc, #128]	@ (80010a0 <SystemInit+0xec>)
 8001020:	2200      	movs	r2, #0
 8001022:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001024:	4b1e      	ldr	r3, [pc, #120]	@ (80010a0 <SystemInit+0xec>)
 8001026:	2200      	movs	r2, #0
 8001028:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800102a:	4b1d      	ldr	r3, [pc, #116]	@ (80010a0 <SystemInit+0xec>)
 800102c:	2200      	movs	r2, #0
 800102e:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001030:	4b1b      	ldr	r3, [pc, #108]	@ (80010a0 <SystemInit+0xec>)
 8001032:	4a1d      	ldr	r2, [pc, #116]	@ (80010a8 <SystemInit+0xf4>)
 8001034:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001036:	4b1a      	ldr	r3, [pc, #104]	@ (80010a0 <SystemInit+0xec>)
 8001038:	4a1c      	ldr	r2, [pc, #112]	@ (80010ac <SystemInit+0xf8>)
 800103a:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800103c:	4b18      	ldr	r3, [pc, #96]	@ (80010a0 <SystemInit+0xec>)
 800103e:	4a1c      	ldr	r2, [pc, #112]	@ (80010b0 <SystemInit+0xfc>)
 8001040:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001042:	4b17      	ldr	r3, [pc, #92]	@ (80010a0 <SystemInit+0xec>)
 8001044:	2200      	movs	r2, #0
 8001046:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001048:	4b15      	ldr	r3, [pc, #84]	@ (80010a0 <SystemInit+0xec>)
 800104a:	4a19      	ldr	r2, [pc, #100]	@ (80010b0 <SystemInit+0xfc>)
 800104c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800104e:	4b14      	ldr	r3, [pc, #80]	@ (80010a0 <SystemInit+0xec>)
 8001050:	2200      	movs	r2, #0
 8001052:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001054:	4b12      	ldr	r3, [pc, #72]	@ (80010a0 <SystemInit+0xec>)
 8001056:	4a16      	ldr	r2, [pc, #88]	@ (80010b0 <SystemInit+0xfc>)
 8001058:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800105a:	4b11      	ldr	r3, [pc, #68]	@ (80010a0 <SystemInit+0xec>)
 800105c:	2200      	movs	r2, #0
 800105e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001060:	4b0f      	ldr	r3, [pc, #60]	@ (80010a0 <SystemInit+0xec>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	4a0e      	ldr	r2, [pc, #56]	@ (80010a0 <SystemInit+0xec>)
 8001066:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800106a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800106c:	4b0c      	ldr	r3, [pc, #48]	@ (80010a0 <SystemInit+0xec>)
 800106e:	2200      	movs	r2, #0
 8001070:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8001072:	4b10      	ldr	r3, [pc, #64]	@ (80010b4 <SystemInit+0x100>)
 8001074:	681a      	ldr	r2, [r3, #0]
 8001076:	4b10      	ldr	r3, [pc, #64]	@ (80010b8 <SystemInit+0x104>)
 8001078:	4013      	ands	r3, r2
 800107a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800107e:	d202      	bcs.n	8001086 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8001080:	4b0e      	ldr	r3, [pc, #56]	@ (80010bc <SystemInit+0x108>)
 8001082:	2201      	movs	r2, #1
 8001084:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001086:	4b0e      	ldr	r3, [pc, #56]	@ (80010c0 <SystemInit+0x10c>)
 8001088:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 800108c:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 800108e:	bf00      	nop
 8001090:	46bd      	mov	sp, r7
 8001092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001096:	4770      	bx	lr
 8001098:	e000ed00 	.word	0xe000ed00
 800109c:	52002000 	.word	0x52002000
 80010a0:	58024400 	.word	0x58024400
 80010a4:	eaf6ed7f 	.word	0xeaf6ed7f
 80010a8:	02020200 	.word	0x02020200
 80010ac:	01ff0000 	.word	0x01ff0000
 80010b0:	01010280 	.word	0x01010280
 80010b4:	5c001000 	.word	0x5c001000
 80010b8:	ffff0000 	.word	0xffff0000
 80010bc:	51008108 	.word	0x51008108
 80010c0:	52004000 	.word	0x52004000

080010c4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80010c4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80010fc <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80010c8:	f7ff ff74 	bl	8000fb4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80010cc:	480c      	ldr	r0, [pc, #48]	@ (8001100 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80010ce:	490d      	ldr	r1, [pc, #52]	@ (8001104 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80010d0:	4a0d      	ldr	r2, [pc, #52]	@ (8001108 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80010d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80010d4:	e002      	b.n	80010dc <LoopCopyDataInit>

080010d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80010d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80010d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80010da:	3304      	adds	r3, #4

080010dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80010dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80010de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80010e0:	d3f9      	bcc.n	80010d6 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80010e2:	4a0a      	ldr	r2, [pc, #40]	@ (800110c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80010e4:	4c0a      	ldr	r4, [pc, #40]	@ (8001110 <LoopFillZerobss+0x22>)
  movs r3, #0
 80010e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80010e8:	e001      	b.n	80010ee <LoopFillZerobss>

080010ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80010ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80010ec:	3204      	adds	r2, #4

080010ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80010ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80010f0:	d3fb      	bcc.n	80010ea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80010f2:	f005 f977 	bl	80063e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80010f6:	f7ff fac3 	bl	8000680 <main>
  bx  lr
 80010fa:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80010fc:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001100:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001104:	24000060 	.word	0x24000060
  ldr r2, =_sidata
 8001108:	08006e2c 	.word	0x08006e2c
  ldr r2, =_sbss
 800110c:	24000060 	.word	0x24000060
  ldr r4, =_ebss
 8001110:	240004b4 	.word	0x240004b4

08001114 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001114:	e7fe      	b.n	8001114 <ADC3_IRQHandler>
	...

08001118 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b082      	sub	sp, #8
 800111c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800111e:	2003      	movs	r0, #3
 8001120:	f000 f96e 	bl	8001400 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001124:	f001 ff9a 	bl	800305c <HAL_RCC_GetSysClockFreq>
 8001128:	4602      	mov	r2, r0
 800112a:	4b15      	ldr	r3, [pc, #84]	@ (8001180 <HAL_Init+0x68>)
 800112c:	699b      	ldr	r3, [r3, #24]
 800112e:	0a1b      	lsrs	r3, r3, #8
 8001130:	f003 030f 	and.w	r3, r3, #15
 8001134:	4913      	ldr	r1, [pc, #76]	@ (8001184 <HAL_Init+0x6c>)
 8001136:	5ccb      	ldrb	r3, [r1, r3]
 8001138:	f003 031f 	and.w	r3, r3, #31
 800113c:	fa22 f303 	lsr.w	r3, r2, r3
 8001140:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001142:	4b0f      	ldr	r3, [pc, #60]	@ (8001180 <HAL_Init+0x68>)
 8001144:	699b      	ldr	r3, [r3, #24]
 8001146:	f003 030f 	and.w	r3, r3, #15
 800114a:	4a0e      	ldr	r2, [pc, #56]	@ (8001184 <HAL_Init+0x6c>)
 800114c:	5cd3      	ldrb	r3, [r2, r3]
 800114e:	f003 031f 	and.w	r3, r3, #31
 8001152:	687a      	ldr	r2, [r7, #4]
 8001154:	fa22 f303 	lsr.w	r3, r2, r3
 8001158:	4a0b      	ldr	r2, [pc, #44]	@ (8001188 <HAL_Init+0x70>)
 800115a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800115c:	4a0b      	ldr	r2, [pc, #44]	@ (800118c <HAL_Init+0x74>)
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001162:	2000      	movs	r0, #0
 8001164:	f000 f814 	bl	8001190 <HAL_InitTick>
 8001168:	4603      	mov	r3, r0
 800116a:	2b00      	cmp	r3, #0
 800116c:	d001      	beq.n	8001172 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800116e:	2301      	movs	r3, #1
 8001170:	e002      	b.n	8001178 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001172:	f7ff fdcd 	bl	8000d10 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001176:	2300      	movs	r3, #0
}
 8001178:	4618      	mov	r0, r3
 800117a:	3708      	adds	r7, #8
 800117c:	46bd      	mov	sp, r7
 800117e:	bd80      	pop	{r7, pc}
 8001180:	58024400 	.word	0x58024400
 8001184:	08006db0 	.word	0x08006db0
 8001188:	24000004 	.word	0x24000004
 800118c:	24000000 	.word	0x24000000

08001190 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b082      	sub	sp, #8
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001198:	4b15      	ldr	r3, [pc, #84]	@ (80011f0 <HAL_InitTick+0x60>)
 800119a:	781b      	ldrb	r3, [r3, #0]
 800119c:	2b00      	cmp	r3, #0
 800119e:	d101      	bne.n	80011a4 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80011a0:	2301      	movs	r3, #1
 80011a2:	e021      	b.n	80011e8 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80011a4:	4b13      	ldr	r3, [pc, #76]	@ (80011f4 <HAL_InitTick+0x64>)
 80011a6:	681a      	ldr	r2, [r3, #0]
 80011a8:	4b11      	ldr	r3, [pc, #68]	@ (80011f0 <HAL_InitTick+0x60>)
 80011aa:	781b      	ldrb	r3, [r3, #0]
 80011ac:	4619      	mov	r1, r3
 80011ae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80011b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80011ba:	4618      	mov	r0, r3
 80011bc:	f000 f945 	bl	800144a <HAL_SYSTICK_Config>
 80011c0:	4603      	mov	r3, r0
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d001      	beq.n	80011ca <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80011c6:	2301      	movs	r3, #1
 80011c8:	e00e      	b.n	80011e8 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	2b0f      	cmp	r3, #15
 80011ce:	d80a      	bhi.n	80011e6 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011d0:	2200      	movs	r2, #0
 80011d2:	6879      	ldr	r1, [r7, #4]
 80011d4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80011d8:	f000 f91d 	bl	8001416 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80011dc:	4a06      	ldr	r2, [pc, #24]	@ (80011f8 <HAL_InitTick+0x68>)
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80011e2:	2300      	movs	r3, #0
 80011e4:	e000      	b.n	80011e8 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80011e6:	2301      	movs	r3, #1
}
 80011e8:	4618      	mov	r0, r3
 80011ea:	3708      	adds	r7, #8
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bd80      	pop	{r7, pc}
 80011f0:	2400000c 	.word	0x2400000c
 80011f4:	24000000 	.word	0x24000000
 80011f8:	24000008 	.word	0x24000008

080011fc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011fc:	b480      	push	{r7}
 80011fe:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001200:	4b06      	ldr	r3, [pc, #24]	@ (800121c <HAL_IncTick+0x20>)
 8001202:	781b      	ldrb	r3, [r3, #0]
 8001204:	461a      	mov	r2, r3
 8001206:	4b06      	ldr	r3, [pc, #24]	@ (8001220 <HAL_IncTick+0x24>)
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	4413      	add	r3, r2
 800120c:	4a04      	ldr	r2, [pc, #16]	@ (8001220 <HAL_IncTick+0x24>)
 800120e:	6013      	str	r3, [r2, #0]
}
 8001210:	bf00      	nop
 8001212:	46bd      	mov	sp, r7
 8001214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001218:	4770      	bx	lr
 800121a:	bf00      	nop
 800121c:	2400000c 	.word	0x2400000c
 8001220:	24000368 	.word	0x24000368

08001224 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001224:	b480      	push	{r7}
 8001226:	af00      	add	r7, sp, #0
  return uwTick;
 8001228:	4b03      	ldr	r3, [pc, #12]	@ (8001238 <HAL_GetTick+0x14>)
 800122a:	681b      	ldr	r3, [r3, #0]
}
 800122c:	4618      	mov	r0, r3
 800122e:	46bd      	mov	sp, r7
 8001230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001234:	4770      	bx	lr
 8001236:	bf00      	nop
 8001238:	24000368 	.word	0x24000368

0800123c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b084      	sub	sp, #16
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001244:	f7ff ffee 	bl	8001224 <HAL_GetTick>
 8001248:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800124e:	68fb      	ldr	r3, [r7, #12]
 8001250:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001254:	d005      	beq.n	8001262 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001256:	4b0a      	ldr	r3, [pc, #40]	@ (8001280 <HAL_Delay+0x44>)
 8001258:	781b      	ldrb	r3, [r3, #0]
 800125a:	461a      	mov	r2, r3
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	4413      	add	r3, r2
 8001260:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001262:	bf00      	nop
 8001264:	f7ff ffde 	bl	8001224 <HAL_GetTick>
 8001268:	4602      	mov	r2, r0
 800126a:	68bb      	ldr	r3, [r7, #8]
 800126c:	1ad3      	subs	r3, r2, r3
 800126e:	68fa      	ldr	r2, [r7, #12]
 8001270:	429a      	cmp	r2, r3
 8001272:	d8f7      	bhi.n	8001264 <HAL_Delay+0x28>
  {
  }
}
 8001274:	bf00      	nop
 8001276:	bf00      	nop
 8001278:	3710      	adds	r7, #16
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}
 800127e:	bf00      	nop
 8001280:	2400000c 	.word	0x2400000c

08001284 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001284:	b480      	push	{r7}
 8001286:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001288:	4b03      	ldr	r3, [pc, #12]	@ (8001298 <HAL_GetREVID+0x14>)
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	0c1b      	lsrs	r3, r3, #16
}
 800128e:	4618      	mov	r0, r3
 8001290:	46bd      	mov	sp, r7
 8001292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001296:	4770      	bx	lr
 8001298:	5c001000 	.word	0x5c001000

0800129c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800129c:	b480      	push	{r7}
 800129e:	b085      	sub	sp, #20
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	f003 0307 	and.w	r3, r3, #7
 80012aa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80012ac:	4b0b      	ldr	r3, [pc, #44]	@ (80012dc <__NVIC_SetPriorityGrouping+0x40>)
 80012ae:	68db      	ldr	r3, [r3, #12]
 80012b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80012b2:	68ba      	ldr	r2, [r7, #8]
 80012b4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80012b8:	4013      	ands	r3, r2
 80012ba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80012c0:	68bb      	ldr	r3, [r7, #8]
 80012c2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80012c4:	4b06      	ldr	r3, [pc, #24]	@ (80012e0 <__NVIC_SetPriorityGrouping+0x44>)
 80012c6:	4313      	orrs	r3, r2
 80012c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80012ca:	4a04      	ldr	r2, [pc, #16]	@ (80012dc <__NVIC_SetPriorityGrouping+0x40>)
 80012cc:	68bb      	ldr	r3, [r7, #8]
 80012ce:	60d3      	str	r3, [r2, #12]
}
 80012d0:	bf00      	nop
 80012d2:	3714      	adds	r7, #20
 80012d4:	46bd      	mov	sp, r7
 80012d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012da:	4770      	bx	lr
 80012dc:	e000ed00 	.word	0xe000ed00
 80012e0:	05fa0000 	.word	0x05fa0000

080012e4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80012e4:	b480      	push	{r7}
 80012e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80012e8:	4b04      	ldr	r3, [pc, #16]	@ (80012fc <__NVIC_GetPriorityGrouping+0x18>)
 80012ea:	68db      	ldr	r3, [r3, #12]
 80012ec:	0a1b      	lsrs	r3, r3, #8
 80012ee:	f003 0307 	and.w	r3, r3, #7
}
 80012f2:	4618      	mov	r0, r3
 80012f4:	46bd      	mov	sp, r7
 80012f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fa:	4770      	bx	lr
 80012fc:	e000ed00 	.word	0xe000ed00

08001300 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001300:	b480      	push	{r7}
 8001302:	b083      	sub	sp, #12
 8001304:	af00      	add	r7, sp, #0
 8001306:	4603      	mov	r3, r0
 8001308:	6039      	str	r1, [r7, #0]
 800130a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800130c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001310:	2b00      	cmp	r3, #0
 8001312:	db0a      	blt.n	800132a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001314:	683b      	ldr	r3, [r7, #0]
 8001316:	b2da      	uxtb	r2, r3
 8001318:	490c      	ldr	r1, [pc, #48]	@ (800134c <__NVIC_SetPriority+0x4c>)
 800131a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800131e:	0112      	lsls	r2, r2, #4
 8001320:	b2d2      	uxtb	r2, r2
 8001322:	440b      	add	r3, r1
 8001324:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001328:	e00a      	b.n	8001340 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800132a:	683b      	ldr	r3, [r7, #0]
 800132c:	b2da      	uxtb	r2, r3
 800132e:	4908      	ldr	r1, [pc, #32]	@ (8001350 <__NVIC_SetPriority+0x50>)
 8001330:	88fb      	ldrh	r3, [r7, #6]
 8001332:	f003 030f 	and.w	r3, r3, #15
 8001336:	3b04      	subs	r3, #4
 8001338:	0112      	lsls	r2, r2, #4
 800133a:	b2d2      	uxtb	r2, r2
 800133c:	440b      	add	r3, r1
 800133e:	761a      	strb	r2, [r3, #24]
}
 8001340:	bf00      	nop
 8001342:	370c      	adds	r7, #12
 8001344:	46bd      	mov	sp, r7
 8001346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134a:	4770      	bx	lr
 800134c:	e000e100 	.word	0xe000e100
 8001350:	e000ed00 	.word	0xe000ed00

08001354 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001354:	b480      	push	{r7}
 8001356:	b089      	sub	sp, #36	@ 0x24
 8001358:	af00      	add	r7, sp, #0
 800135a:	60f8      	str	r0, [r7, #12]
 800135c:	60b9      	str	r1, [r7, #8]
 800135e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	f003 0307 	and.w	r3, r3, #7
 8001366:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001368:	69fb      	ldr	r3, [r7, #28]
 800136a:	f1c3 0307 	rsb	r3, r3, #7
 800136e:	2b04      	cmp	r3, #4
 8001370:	bf28      	it	cs
 8001372:	2304      	movcs	r3, #4
 8001374:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001376:	69fb      	ldr	r3, [r7, #28]
 8001378:	3304      	adds	r3, #4
 800137a:	2b06      	cmp	r3, #6
 800137c:	d902      	bls.n	8001384 <NVIC_EncodePriority+0x30>
 800137e:	69fb      	ldr	r3, [r7, #28]
 8001380:	3b03      	subs	r3, #3
 8001382:	e000      	b.n	8001386 <NVIC_EncodePriority+0x32>
 8001384:	2300      	movs	r3, #0
 8001386:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001388:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800138c:	69bb      	ldr	r3, [r7, #24]
 800138e:	fa02 f303 	lsl.w	r3, r2, r3
 8001392:	43da      	mvns	r2, r3
 8001394:	68bb      	ldr	r3, [r7, #8]
 8001396:	401a      	ands	r2, r3
 8001398:	697b      	ldr	r3, [r7, #20]
 800139a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800139c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80013a0:	697b      	ldr	r3, [r7, #20]
 80013a2:	fa01 f303 	lsl.w	r3, r1, r3
 80013a6:	43d9      	mvns	r1, r3
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013ac:	4313      	orrs	r3, r2
         );
}
 80013ae:	4618      	mov	r0, r3
 80013b0:	3724      	adds	r7, #36	@ 0x24
 80013b2:	46bd      	mov	sp, r7
 80013b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b8:	4770      	bx	lr
	...

080013bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b082      	sub	sp, #8
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	3b01      	subs	r3, #1
 80013c8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80013cc:	d301      	bcc.n	80013d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80013ce:	2301      	movs	r3, #1
 80013d0:	e00f      	b.n	80013f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80013d2:	4a0a      	ldr	r2, [pc, #40]	@ (80013fc <SysTick_Config+0x40>)
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	3b01      	subs	r3, #1
 80013d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80013da:	210f      	movs	r1, #15
 80013dc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80013e0:	f7ff ff8e 	bl	8001300 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80013e4:	4b05      	ldr	r3, [pc, #20]	@ (80013fc <SysTick_Config+0x40>)
 80013e6:	2200      	movs	r2, #0
 80013e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80013ea:	4b04      	ldr	r3, [pc, #16]	@ (80013fc <SysTick_Config+0x40>)
 80013ec:	2207      	movs	r2, #7
 80013ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80013f0:	2300      	movs	r3, #0
}
 80013f2:	4618      	mov	r0, r3
 80013f4:	3708      	adds	r7, #8
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	bf00      	nop
 80013fc:	e000e010 	.word	0xe000e010

08001400 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b082      	sub	sp, #8
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001408:	6878      	ldr	r0, [r7, #4]
 800140a:	f7ff ff47 	bl	800129c <__NVIC_SetPriorityGrouping>
}
 800140e:	bf00      	nop
 8001410:	3708      	adds	r7, #8
 8001412:	46bd      	mov	sp, r7
 8001414:	bd80      	pop	{r7, pc}

08001416 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001416:	b580      	push	{r7, lr}
 8001418:	b086      	sub	sp, #24
 800141a:	af00      	add	r7, sp, #0
 800141c:	4603      	mov	r3, r0
 800141e:	60b9      	str	r1, [r7, #8]
 8001420:	607a      	str	r2, [r7, #4]
 8001422:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001424:	f7ff ff5e 	bl	80012e4 <__NVIC_GetPriorityGrouping>
 8001428:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800142a:	687a      	ldr	r2, [r7, #4]
 800142c:	68b9      	ldr	r1, [r7, #8]
 800142e:	6978      	ldr	r0, [r7, #20]
 8001430:	f7ff ff90 	bl	8001354 <NVIC_EncodePriority>
 8001434:	4602      	mov	r2, r0
 8001436:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800143a:	4611      	mov	r1, r2
 800143c:	4618      	mov	r0, r3
 800143e:	f7ff ff5f 	bl	8001300 <__NVIC_SetPriority>
}
 8001442:	bf00      	nop
 8001444:	3718      	adds	r7, #24
 8001446:	46bd      	mov	sp, r7
 8001448:	bd80      	pop	{r7, pc}

0800144a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800144a:	b580      	push	{r7, lr}
 800144c:	b082      	sub	sp, #8
 800144e:	af00      	add	r7, sp, #0
 8001450:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001452:	6878      	ldr	r0, [r7, #4]
 8001454:	f7ff ffb2 	bl	80013bc <SysTick_Config>
 8001458:	4603      	mov	r3, r0
}
 800145a:	4618      	mov	r0, r3
 800145c:	3708      	adds	r7, #8
 800145e:	46bd      	mov	sp, r7
 8001460:	bd80      	pop	{r7, pc}
	...

08001464 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001464:	b480      	push	{r7}
 8001466:	b089      	sub	sp, #36	@ 0x24
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
 800146c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800146e:	2300      	movs	r3, #0
 8001470:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001472:	4b89      	ldr	r3, [pc, #548]	@ (8001698 <HAL_GPIO_Init+0x234>)
 8001474:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001476:	e194      	b.n	80017a2 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001478:	683b      	ldr	r3, [r7, #0]
 800147a:	681a      	ldr	r2, [r3, #0]
 800147c:	2101      	movs	r1, #1
 800147e:	69fb      	ldr	r3, [r7, #28]
 8001480:	fa01 f303 	lsl.w	r3, r1, r3
 8001484:	4013      	ands	r3, r2
 8001486:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001488:	693b      	ldr	r3, [r7, #16]
 800148a:	2b00      	cmp	r3, #0
 800148c:	f000 8186 	beq.w	800179c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001490:	683b      	ldr	r3, [r7, #0]
 8001492:	685b      	ldr	r3, [r3, #4]
 8001494:	f003 0303 	and.w	r3, r3, #3
 8001498:	2b01      	cmp	r3, #1
 800149a:	d005      	beq.n	80014a8 <HAL_GPIO_Init+0x44>
 800149c:	683b      	ldr	r3, [r7, #0]
 800149e:	685b      	ldr	r3, [r3, #4]
 80014a0:	f003 0303 	and.w	r3, r3, #3
 80014a4:	2b02      	cmp	r3, #2
 80014a6:	d130      	bne.n	800150a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	689b      	ldr	r3, [r3, #8]
 80014ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80014ae:	69fb      	ldr	r3, [r7, #28]
 80014b0:	005b      	lsls	r3, r3, #1
 80014b2:	2203      	movs	r2, #3
 80014b4:	fa02 f303 	lsl.w	r3, r2, r3
 80014b8:	43db      	mvns	r3, r3
 80014ba:	69ba      	ldr	r2, [r7, #24]
 80014bc:	4013      	ands	r3, r2
 80014be:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80014c0:	683b      	ldr	r3, [r7, #0]
 80014c2:	68da      	ldr	r2, [r3, #12]
 80014c4:	69fb      	ldr	r3, [r7, #28]
 80014c6:	005b      	lsls	r3, r3, #1
 80014c8:	fa02 f303 	lsl.w	r3, r2, r3
 80014cc:	69ba      	ldr	r2, [r7, #24]
 80014ce:	4313      	orrs	r3, r2
 80014d0:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	69ba      	ldr	r2, [r7, #24]
 80014d6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	685b      	ldr	r3, [r3, #4]
 80014dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80014de:	2201      	movs	r2, #1
 80014e0:	69fb      	ldr	r3, [r7, #28]
 80014e2:	fa02 f303 	lsl.w	r3, r2, r3
 80014e6:	43db      	mvns	r3, r3
 80014e8:	69ba      	ldr	r2, [r7, #24]
 80014ea:	4013      	ands	r3, r2
 80014ec:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80014ee:	683b      	ldr	r3, [r7, #0]
 80014f0:	685b      	ldr	r3, [r3, #4]
 80014f2:	091b      	lsrs	r3, r3, #4
 80014f4:	f003 0201 	and.w	r2, r3, #1
 80014f8:	69fb      	ldr	r3, [r7, #28]
 80014fa:	fa02 f303 	lsl.w	r3, r2, r3
 80014fe:	69ba      	ldr	r2, [r7, #24]
 8001500:	4313      	orrs	r3, r2
 8001502:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	69ba      	ldr	r2, [r7, #24]
 8001508:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800150a:	683b      	ldr	r3, [r7, #0]
 800150c:	685b      	ldr	r3, [r3, #4]
 800150e:	f003 0303 	and.w	r3, r3, #3
 8001512:	2b03      	cmp	r3, #3
 8001514:	d017      	beq.n	8001546 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	68db      	ldr	r3, [r3, #12]
 800151a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800151c:	69fb      	ldr	r3, [r7, #28]
 800151e:	005b      	lsls	r3, r3, #1
 8001520:	2203      	movs	r2, #3
 8001522:	fa02 f303 	lsl.w	r3, r2, r3
 8001526:	43db      	mvns	r3, r3
 8001528:	69ba      	ldr	r2, [r7, #24]
 800152a:	4013      	ands	r3, r2
 800152c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800152e:	683b      	ldr	r3, [r7, #0]
 8001530:	689a      	ldr	r2, [r3, #8]
 8001532:	69fb      	ldr	r3, [r7, #28]
 8001534:	005b      	lsls	r3, r3, #1
 8001536:	fa02 f303 	lsl.w	r3, r2, r3
 800153a:	69ba      	ldr	r2, [r7, #24]
 800153c:	4313      	orrs	r3, r2
 800153e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	69ba      	ldr	r2, [r7, #24]
 8001544:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001546:	683b      	ldr	r3, [r7, #0]
 8001548:	685b      	ldr	r3, [r3, #4]
 800154a:	f003 0303 	and.w	r3, r3, #3
 800154e:	2b02      	cmp	r3, #2
 8001550:	d123      	bne.n	800159a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001552:	69fb      	ldr	r3, [r7, #28]
 8001554:	08da      	lsrs	r2, r3, #3
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	3208      	adds	r2, #8
 800155a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800155e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001560:	69fb      	ldr	r3, [r7, #28]
 8001562:	f003 0307 	and.w	r3, r3, #7
 8001566:	009b      	lsls	r3, r3, #2
 8001568:	220f      	movs	r2, #15
 800156a:	fa02 f303 	lsl.w	r3, r2, r3
 800156e:	43db      	mvns	r3, r3
 8001570:	69ba      	ldr	r2, [r7, #24]
 8001572:	4013      	ands	r3, r2
 8001574:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001576:	683b      	ldr	r3, [r7, #0]
 8001578:	691a      	ldr	r2, [r3, #16]
 800157a:	69fb      	ldr	r3, [r7, #28]
 800157c:	f003 0307 	and.w	r3, r3, #7
 8001580:	009b      	lsls	r3, r3, #2
 8001582:	fa02 f303 	lsl.w	r3, r2, r3
 8001586:	69ba      	ldr	r2, [r7, #24]
 8001588:	4313      	orrs	r3, r2
 800158a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800158c:	69fb      	ldr	r3, [r7, #28]
 800158e:	08da      	lsrs	r2, r3, #3
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	3208      	adds	r2, #8
 8001594:	69b9      	ldr	r1, [r7, #24]
 8001596:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80015a0:	69fb      	ldr	r3, [r7, #28]
 80015a2:	005b      	lsls	r3, r3, #1
 80015a4:	2203      	movs	r2, #3
 80015a6:	fa02 f303 	lsl.w	r3, r2, r3
 80015aa:	43db      	mvns	r3, r3
 80015ac:	69ba      	ldr	r2, [r7, #24]
 80015ae:	4013      	ands	r3, r2
 80015b0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80015b2:	683b      	ldr	r3, [r7, #0]
 80015b4:	685b      	ldr	r3, [r3, #4]
 80015b6:	f003 0203 	and.w	r2, r3, #3
 80015ba:	69fb      	ldr	r3, [r7, #28]
 80015bc:	005b      	lsls	r3, r3, #1
 80015be:	fa02 f303 	lsl.w	r3, r2, r3
 80015c2:	69ba      	ldr	r2, [r7, #24]
 80015c4:	4313      	orrs	r3, r2
 80015c6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	69ba      	ldr	r2, [r7, #24]
 80015cc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80015ce:	683b      	ldr	r3, [r7, #0]
 80015d0:	685b      	ldr	r3, [r3, #4]
 80015d2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	f000 80e0 	beq.w	800179c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015dc:	4b2f      	ldr	r3, [pc, #188]	@ (800169c <HAL_GPIO_Init+0x238>)
 80015de:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80015e2:	4a2e      	ldr	r2, [pc, #184]	@ (800169c <HAL_GPIO_Init+0x238>)
 80015e4:	f043 0302 	orr.w	r3, r3, #2
 80015e8:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80015ec:	4b2b      	ldr	r3, [pc, #172]	@ (800169c <HAL_GPIO_Init+0x238>)
 80015ee:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80015f2:	f003 0302 	and.w	r3, r3, #2
 80015f6:	60fb      	str	r3, [r7, #12]
 80015f8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80015fa:	4a29      	ldr	r2, [pc, #164]	@ (80016a0 <HAL_GPIO_Init+0x23c>)
 80015fc:	69fb      	ldr	r3, [r7, #28]
 80015fe:	089b      	lsrs	r3, r3, #2
 8001600:	3302      	adds	r3, #2
 8001602:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001606:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001608:	69fb      	ldr	r3, [r7, #28]
 800160a:	f003 0303 	and.w	r3, r3, #3
 800160e:	009b      	lsls	r3, r3, #2
 8001610:	220f      	movs	r2, #15
 8001612:	fa02 f303 	lsl.w	r3, r2, r3
 8001616:	43db      	mvns	r3, r3
 8001618:	69ba      	ldr	r2, [r7, #24]
 800161a:	4013      	ands	r3, r2
 800161c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	4a20      	ldr	r2, [pc, #128]	@ (80016a4 <HAL_GPIO_Init+0x240>)
 8001622:	4293      	cmp	r3, r2
 8001624:	d052      	beq.n	80016cc <HAL_GPIO_Init+0x268>
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	4a1f      	ldr	r2, [pc, #124]	@ (80016a8 <HAL_GPIO_Init+0x244>)
 800162a:	4293      	cmp	r3, r2
 800162c:	d031      	beq.n	8001692 <HAL_GPIO_Init+0x22e>
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	4a1e      	ldr	r2, [pc, #120]	@ (80016ac <HAL_GPIO_Init+0x248>)
 8001632:	4293      	cmp	r3, r2
 8001634:	d02b      	beq.n	800168e <HAL_GPIO_Init+0x22a>
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	4a1d      	ldr	r2, [pc, #116]	@ (80016b0 <HAL_GPIO_Init+0x24c>)
 800163a:	4293      	cmp	r3, r2
 800163c:	d025      	beq.n	800168a <HAL_GPIO_Init+0x226>
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	4a1c      	ldr	r2, [pc, #112]	@ (80016b4 <HAL_GPIO_Init+0x250>)
 8001642:	4293      	cmp	r3, r2
 8001644:	d01f      	beq.n	8001686 <HAL_GPIO_Init+0x222>
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	4a1b      	ldr	r2, [pc, #108]	@ (80016b8 <HAL_GPIO_Init+0x254>)
 800164a:	4293      	cmp	r3, r2
 800164c:	d019      	beq.n	8001682 <HAL_GPIO_Init+0x21e>
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	4a1a      	ldr	r2, [pc, #104]	@ (80016bc <HAL_GPIO_Init+0x258>)
 8001652:	4293      	cmp	r3, r2
 8001654:	d013      	beq.n	800167e <HAL_GPIO_Init+0x21a>
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	4a19      	ldr	r2, [pc, #100]	@ (80016c0 <HAL_GPIO_Init+0x25c>)
 800165a:	4293      	cmp	r3, r2
 800165c:	d00d      	beq.n	800167a <HAL_GPIO_Init+0x216>
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	4a18      	ldr	r2, [pc, #96]	@ (80016c4 <HAL_GPIO_Init+0x260>)
 8001662:	4293      	cmp	r3, r2
 8001664:	d007      	beq.n	8001676 <HAL_GPIO_Init+0x212>
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	4a17      	ldr	r2, [pc, #92]	@ (80016c8 <HAL_GPIO_Init+0x264>)
 800166a:	4293      	cmp	r3, r2
 800166c:	d101      	bne.n	8001672 <HAL_GPIO_Init+0x20e>
 800166e:	2309      	movs	r3, #9
 8001670:	e02d      	b.n	80016ce <HAL_GPIO_Init+0x26a>
 8001672:	230a      	movs	r3, #10
 8001674:	e02b      	b.n	80016ce <HAL_GPIO_Init+0x26a>
 8001676:	2308      	movs	r3, #8
 8001678:	e029      	b.n	80016ce <HAL_GPIO_Init+0x26a>
 800167a:	2307      	movs	r3, #7
 800167c:	e027      	b.n	80016ce <HAL_GPIO_Init+0x26a>
 800167e:	2306      	movs	r3, #6
 8001680:	e025      	b.n	80016ce <HAL_GPIO_Init+0x26a>
 8001682:	2305      	movs	r3, #5
 8001684:	e023      	b.n	80016ce <HAL_GPIO_Init+0x26a>
 8001686:	2304      	movs	r3, #4
 8001688:	e021      	b.n	80016ce <HAL_GPIO_Init+0x26a>
 800168a:	2303      	movs	r3, #3
 800168c:	e01f      	b.n	80016ce <HAL_GPIO_Init+0x26a>
 800168e:	2302      	movs	r3, #2
 8001690:	e01d      	b.n	80016ce <HAL_GPIO_Init+0x26a>
 8001692:	2301      	movs	r3, #1
 8001694:	e01b      	b.n	80016ce <HAL_GPIO_Init+0x26a>
 8001696:	bf00      	nop
 8001698:	58000080 	.word	0x58000080
 800169c:	58024400 	.word	0x58024400
 80016a0:	58000400 	.word	0x58000400
 80016a4:	58020000 	.word	0x58020000
 80016a8:	58020400 	.word	0x58020400
 80016ac:	58020800 	.word	0x58020800
 80016b0:	58020c00 	.word	0x58020c00
 80016b4:	58021000 	.word	0x58021000
 80016b8:	58021400 	.word	0x58021400
 80016bc:	58021800 	.word	0x58021800
 80016c0:	58021c00 	.word	0x58021c00
 80016c4:	58022000 	.word	0x58022000
 80016c8:	58022400 	.word	0x58022400
 80016cc:	2300      	movs	r3, #0
 80016ce:	69fa      	ldr	r2, [r7, #28]
 80016d0:	f002 0203 	and.w	r2, r2, #3
 80016d4:	0092      	lsls	r2, r2, #2
 80016d6:	4093      	lsls	r3, r2
 80016d8:	69ba      	ldr	r2, [r7, #24]
 80016da:	4313      	orrs	r3, r2
 80016dc:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80016de:	4938      	ldr	r1, [pc, #224]	@ (80017c0 <HAL_GPIO_Init+0x35c>)
 80016e0:	69fb      	ldr	r3, [r7, #28]
 80016e2:	089b      	lsrs	r3, r3, #2
 80016e4:	3302      	adds	r3, #2
 80016e6:	69ba      	ldr	r2, [r7, #24]
 80016e8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80016ec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80016f4:	693b      	ldr	r3, [r7, #16]
 80016f6:	43db      	mvns	r3, r3
 80016f8:	69ba      	ldr	r2, [r7, #24]
 80016fa:	4013      	ands	r3, r2
 80016fc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80016fe:	683b      	ldr	r3, [r7, #0]
 8001700:	685b      	ldr	r3, [r3, #4]
 8001702:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001706:	2b00      	cmp	r3, #0
 8001708:	d003      	beq.n	8001712 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800170a:	69ba      	ldr	r2, [r7, #24]
 800170c:	693b      	ldr	r3, [r7, #16]
 800170e:	4313      	orrs	r3, r2
 8001710:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8001712:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001716:	69bb      	ldr	r3, [r7, #24]
 8001718:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800171a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800171e:	685b      	ldr	r3, [r3, #4]
 8001720:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001722:	693b      	ldr	r3, [r7, #16]
 8001724:	43db      	mvns	r3, r3
 8001726:	69ba      	ldr	r2, [r7, #24]
 8001728:	4013      	ands	r3, r2
 800172a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	685b      	ldr	r3, [r3, #4]
 8001730:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001734:	2b00      	cmp	r3, #0
 8001736:	d003      	beq.n	8001740 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001738:	69ba      	ldr	r2, [r7, #24]
 800173a:	693b      	ldr	r3, [r7, #16]
 800173c:	4313      	orrs	r3, r2
 800173e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001740:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001744:	69bb      	ldr	r3, [r7, #24]
 8001746:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001748:	697b      	ldr	r3, [r7, #20]
 800174a:	685b      	ldr	r3, [r3, #4]
 800174c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800174e:	693b      	ldr	r3, [r7, #16]
 8001750:	43db      	mvns	r3, r3
 8001752:	69ba      	ldr	r2, [r7, #24]
 8001754:	4013      	ands	r3, r2
 8001756:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001758:	683b      	ldr	r3, [r7, #0]
 800175a:	685b      	ldr	r3, [r3, #4]
 800175c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001760:	2b00      	cmp	r3, #0
 8001762:	d003      	beq.n	800176c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8001764:	69ba      	ldr	r2, [r7, #24]
 8001766:	693b      	ldr	r3, [r7, #16]
 8001768:	4313      	orrs	r3, r2
 800176a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800176c:	697b      	ldr	r3, [r7, #20]
 800176e:	69ba      	ldr	r2, [r7, #24]
 8001770:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001772:	697b      	ldr	r3, [r7, #20]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001778:	693b      	ldr	r3, [r7, #16]
 800177a:	43db      	mvns	r3, r3
 800177c:	69ba      	ldr	r2, [r7, #24]
 800177e:	4013      	ands	r3, r2
 8001780:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001782:	683b      	ldr	r3, [r7, #0]
 8001784:	685b      	ldr	r3, [r3, #4]
 8001786:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800178a:	2b00      	cmp	r3, #0
 800178c:	d003      	beq.n	8001796 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800178e:	69ba      	ldr	r2, [r7, #24]
 8001790:	693b      	ldr	r3, [r7, #16]
 8001792:	4313      	orrs	r3, r2
 8001794:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8001796:	697b      	ldr	r3, [r7, #20]
 8001798:	69ba      	ldr	r2, [r7, #24]
 800179a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800179c:	69fb      	ldr	r3, [r7, #28]
 800179e:	3301      	adds	r3, #1
 80017a0:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80017a2:	683b      	ldr	r3, [r7, #0]
 80017a4:	681a      	ldr	r2, [r3, #0]
 80017a6:	69fb      	ldr	r3, [r7, #28]
 80017a8:	fa22 f303 	lsr.w	r3, r2, r3
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	f47f ae63 	bne.w	8001478 <HAL_GPIO_Init+0x14>
  }
}
 80017b2:	bf00      	nop
 80017b4:	bf00      	nop
 80017b6:	3724      	adds	r7, #36	@ 0x24
 80017b8:	46bd      	mov	sp, r7
 80017ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017be:	4770      	bx	lr
 80017c0:	58000400 	.word	0x58000400

080017c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80017c4:	b480      	push	{r7}
 80017c6:	b083      	sub	sp, #12
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
 80017cc:	460b      	mov	r3, r1
 80017ce:	807b      	strh	r3, [r7, #2]
 80017d0:	4613      	mov	r3, r2
 80017d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80017d4:	787b      	ldrb	r3, [r7, #1]
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d003      	beq.n	80017e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80017da:	887a      	ldrh	r2, [r7, #2]
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80017e0:	e003      	b.n	80017ea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80017e2:	887b      	ldrh	r3, [r7, #2]
 80017e4:	041a      	lsls	r2, r3, #16
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	619a      	str	r2, [r3, #24]
}
 80017ea:	bf00      	nop
 80017ec:	370c      	adds	r7, #12
 80017ee:	46bd      	mov	sp, r7
 80017f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f4:	4770      	bx	lr
	...

080017f8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b082      	sub	sp, #8
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	2b00      	cmp	r3, #0
 8001804:	d101      	bne.n	800180a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001806:	2301      	movs	r3, #1
 8001808:	e08b      	b.n	8001922 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001810:	b2db      	uxtb	r3, r3
 8001812:	2b00      	cmp	r3, #0
 8001814:	d106      	bne.n	8001824 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	2200      	movs	r2, #0
 800181a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800181e:	6878      	ldr	r0, [r7, #4]
 8001820:	f7ff fa90 	bl	8000d44 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	2224      	movs	r2, #36	@ 0x24
 8001828:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	681a      	ldr	r2, [r3, #0]
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	f022 0201 	bic.w	r2, r2, #1
 800183a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	685a      	ldr	r2, [r3, #4]
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001848:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	689a      	ldr	r2, [r3, #8]
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001858:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	68db      	ldr	r3, [r3, #12]
 800185e:	2b01      	cmp	r3, #1
 8001860:	d107      	bne.n	8001872 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	689a      	ldr	r2, [r3, #8]
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800186e:	609a      	str	r2, [r3, #8]
 8001870:	e006      	b.n	8001880 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	689a      	ldr	r2, [r3, #8]
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800187e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	68db      	ldr	r3, [r3, #12]
 8001884:	2b02      	cmp	r3, #2
 8001886:	d108      	bne.n	800189a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	685a      	ldr	r2, [r3, #4]
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001896:	605a      	str	r2, [r3, #4]
 8001898:	e007      	b.n	80018aa <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	685a      	ldr	r2, [r3, #4]
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80018a8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	6859      	ldr	r1, [r3, #4]
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681a      	ldr	r2, [r3, #0]
 80018b4:	4b1d      	ldr	r3, [pc, #116]	@ (800192c <HAL_I2C_Init+0x134>)
 80018b6:	430b      	orrs	r3, r1
 80018b8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	68da      	ldr	r2, [r3, #12]
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80018c8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	691a      	ldr	r2, [r3, #16]
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	695b      	ldr	r3, [r3, #20]
 80018d2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	699b      	ldr	r3, [r3, #24]
 80018da:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	430a      	orrs	r2, r1
 80018e2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	69d9      	ldr	r1, [r3, #28]
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	6a1a      	ldr	r2, [r3, #32]
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	430a      	orrs	r2, r1
 80018f2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	681a      	ldr	r2, [r3, #0]
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	f042 0201 	orr.w	r2, r2, #1
 8001902:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	2200      	movs	r2, #0
 8001908:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	2220      	movs	r2, #32
 800190e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	2200      	movs	r2, #0
 8001916:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	2200      	movs	r2, #0
 800191c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8001920:	2300      	movs	r3, #0
}
 8001922:	4618      	mov	r0, r3
 8001924:	3708      	adds	r7, #8
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}
 800192a:	bf00      	nop
 800192c:	02008000 	.word	0x02008000

08001930 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b088      	sub	sp, #32
 8001934:	af02      	add	r7, sp, #8
 8001936:	60f8      	str	r0, [r7, #12]
 8001938:	607a      	str	r2, [r7, #4]
 800193a:	461a      	mov	r2, r3
 800193c:	460b      	mov	r3, r1
 800193e:	817b      	strh	r3, [r7, #10]
 8001940:	4613      	mov	r3, r2
 8001942:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800194a:	b2db      	uxtb	r3, r3
 800194c:	2b20      	cmp	r3, #32
 800194e:	f040 80fd 	bne.w	8001b4c <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001958:	2b01      	cmp	r3, #1
 800195a:	d101      	bne.n	8001960 <HAL_I2C_Master_Transmit+0x30>
 800195c:	2302      	movs	r3, #2
 800195e:	e0f6      	b.n	8001b4e <HAL_I2C_Master_Transmit+0x21e>
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	2201      	movs	r2, #1
 8001964:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001968:	f7ff fc5c 	bl	8001224 <HAL_GetTick>
 800196c:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800196e:	693b      	ldr	r3, [r7, #16]
 8001970:	9300      	str	r3, [sp, #0]
 8001972:	2319      	movs	r3, #25
 8001974:	2201      	movs	r2, #1
 8001976:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800197a:	68f8      	ldr	r0, [r7, #12]
 800197c:	f000 fa0a 	bl	8001d94 <I2C_WaitOnFlagUntilTimeout>
 8001980:	4603      	mov	r3, r0
 8001982:	2b00      	cmp	r3, #0
 8001984:	d001      	beq.n	800198a <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8001986:	2301      	movs	r3, #1
 8001988:	e0e1      	b.n	8001b4e <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	2221      	movs	r2, #33	@ 0x21
 800198e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	2210      	movs	r2, #16
 8001996:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	2200      	movs	r2, #0
 800199e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	687a      	ldr	r2, [r7, #4]
 80019a4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	893a      	ldrh	r2, [r7, #8]
 80019aa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	2200      	movs	r2, #0
 80019b0:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80019b6:	b29b      	uxth	r3, r3
 80019b8:	2bff      	cmp	r3, #255	@ 0xff
 80019ba:	d906      	bls.n	80019ca <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	22ff      	movs	r2, #255	@ 0xff
 80019c0:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 80019c2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80019c6:	617b      	str	r3, [r7, #20]
 80019c8:	e007      	b.n	80019da <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80019ce:	b29a      	uxth	r2, r3
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 80019d4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80019d8:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d024      	beq.n	8001a2c <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019e6:	781a      	ldrb	r2, [r3, #0]
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019f2:	1c5a      	adds	r2, r3, #1
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80019fc:	b29b      	uxth	r3, r3
 80019fe:	3b01      	subs	r3, #1
 8001a00:	b29a      	uxth	r2, r3
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001a0a:	3b01      	subs	r3, #1
 8001a0c:	b29a      	uxth	r2, r3
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001a16:	b2db      	uxtb	r3, r3
 8001a18:	3301      	adds	r3, #1
 8001a1a:	b2da      	uxtb	r2, r3
 8001a1c:	8979      	ldrh	r1, [r7, #10]
 8001a1e:	4b4e      	ldr	r3, [pc, #312]	@ (8001b58 <HAL_I2C_Master_Transmit+0x228>)
 8001a20:	9300      	str	r3, [sp, #0]
 8001a22:	697b      	ldr	r3, [r7, #20]
 8001a24:	68f8      	ldr	r0, [r7, #12]
 8001a26:	f000 fc05 	bl	8002234 <I2C_TransferConfig>
 8001a2a:	e066      	b.n	8001afa <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001a30:	b2da      	uxtb	r2, r3
 8001a32:	8979      	ldrh	r1, [r7, #10]
 8001a34:	4b48      	ldr	r3, [pc, #288]	@ (8001b58 <HAL_I2C_Master_Transmit+0x228>)
 8001a36:	9300      	str	r3, [sp, #0]
 8001a38:	697b      	ldr	r3, [r7, #20]
 8001a3a:	68f8      	ldr	r0, [r7, #12]
 8001a3c:	f000 fbfa 	bl	8002234 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8001a40:	e05b      	b.n	8001afa <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001a42:	693a      	ldr	r2, [r7, #16]
 8001a44:	6a39      	ldr	r1, [r7, #32]
 8001a46:	68f8      	ldr	r0, [r7, #12]
 8001a48:	f000 f9fd 	bl	8001e46 <I2C_WaitOnTXISFlagUntilTimeout>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d001      	beq.n	8001a56 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8001a52:	2301      	movs	r3, #1
 8001a54:	e07b      	b.n	8001b4e <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a5a:	781a      	ldrb	r2, [r3, #0]
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a66:	1c5a      	adds	r2, r3, #1
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001a70:	b29b      	uxth	r3, r3
 8001a72:	3b01      	subs	r3, #1
 8001a74:	b29a      	uxth	r2, r3
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001a7e:	3b01      	subs	r3, #1
 8001a80:	b29a      	uxth	r2, r3
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001a8a:	b29b      	uxth	r3, r3
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d034      	beq.n	8001afa <HAL_I2C_Master_Transmit+0x1ca>
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d130      	bne.n	8001afa <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001a98:	693b      	ldr	r3, [r7, #16]
 8001a9a:	9300      	str	r3, [sp, #0]
 8001a9c:	6a3b      	ldr	r3, [r7, #32]
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	2180      	movs	r1, #128	@ 0x80
 8001aa2:	68f8      	ldr	r0, [r7, #12]
 8001aa4:	f000 f976 	bl	8001d94 <I2C_WaitOnFlagUntilTimeout>
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d001      	beq.n	8001ab2 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8001aae:	2301      	movs	r3, #1
 8001ab0:	e04d      	b.n	8001b4e <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ab6:	b29b      	uxth	r3, r3
 8001ab8:	2bff      	cmp	r3, #255	@ 0xff
 8001aba:	d90e      	bls.n	8001ada <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	22ff      	movs	r2, #255	@ 0xff
 8001ac0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ac6:	b2da      	uxtb	r2, r3
 8001ac8:	8979      	ldrh	r1, [r7, #10]
 8001aca:	2300      	movs	r3, #0
 8001acc:	9300      	str	r3, [sp, #0]
 8001ace:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001ad2:	68f8      	ldr	r0, [r7, #12]
 8001ad4:	f000 fbae 	bl	8002234 <I2C_TransferConfig>
 8001ad8:	e00f      	b.n	8001afa <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ade:	b29a      	uxth	r2, r3
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ae8:	b2da      	uxtb	r2, r3
 8001aea:	8979      	ldrh	r1, [r7, #10]
 8001aec:	2300      	movs	r3, #0
 8001aee:	9300      	str	r3, [sp, #0]
 8001af0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001af4:	68f8      	ldr	r0, [r7, #12]
 8001af6:	f000 fb9d 	bl	8002234 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001afe:	b29b      	uxth	r3, r3
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d19e      	bne.n	8001a42 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001b04:	693a      	ldr	r2, [r7, #16]
 8001b06:	6a39      	ldr	r1, [r7, #32]
 8001b08:	68f8      	ldr	r0, [r7, #12]
 8001b0a:	f000 f9e3 	bl	8001ed4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d001      	beq.n	8001b18 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8001b14:	2301      	movs	r3, #1
 8001b16:	e01a      	b.n	8001b4e <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	2220      	movs	r2, #32
 8001b1e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	6859      	ldr	r1, [r3, #4]
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	681a      	ldr	r2, [r3, #0]
 8001b2a:	4b0c      	ldr	r3, [pc, #48]	@ (8001b5c <HAL_I2C_Master_Transmit+0x22c>)
 8001b2c:	400b      	ands	r3, r1
 8001b2e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	2220      	movs	r2, #32
 8001b34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	2200      	movs	r2, #0
 8001b44:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001b48:	2300      	movs	r3, #0
 8001b4a:	e000      	b.n	8001b4e <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8001b4c:	2302      	movs	r3, #2
  }
}
 8001b4e:	4618      	mov	r0, r3
 8001b50:	3718      	adds	r7, #24
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}
 8001b56:	bf00      	nop
 8001b58:	80002000 	.word	0x80002000
 8001b5c:	fe00e800 	.word	0xfe00e800

08001b60 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b088      	sub	sp, #32
 8001b64:	af02      	add	r7, sp, #8
 8001b66:	60f8      	str	r0, [r7, #12]
 8001b68:	607a      	str	r2, [r7, #4]
 8001b6a:	461a      	mov	r2, r3
 8001b6c:	460b      	mov	r3, r1
 8001b6e:	817b      	strh	r3, [r7, #10]
 8001b70:	4613      	mov	r3, r2
 8001b72:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001b7a:	b2db      	uxtb	r3, r3
 8001b7c:	2b20      	cmp	r3, #32
 8001b7e:	f040 80db 	bne.w	8001d38 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001b88:	2b01      	cmp	r3, #1
 8001b8a:	d101      	bne.n	8001b90 <HAL_I2C_Master_Receive+0x30>
 8001b8c:	2302      	movs	r3, #2
 8001b8e:	e0d4      	b.n	8001d3a <HAL_I2C_Master_Receive+0x1da>
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	2201      	movs	r2, #1
 8001b94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001b98:	f7ff fb44 	bl	8001224 <HAL_GetTick>
 8001b9c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001b9e:	697b      	ldr	r3, [r7, #20]
 8001ba0:	9300      	str	r3, [sp, #0]
 8001ba2:	2319      	movs	r3, #25
 8001ba4:	2201      	movs	r2, #1
 8001ba6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001baa:	68f8      	ldr	r0, [r7, #12]
 8001bac:	f000 f8f2 	bl	8001d94 <I2C_WaitOnFlagUntilTimeout>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d001      	beq.n	8001bba <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	e0bf      	b.n	8001d3a <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	2222      	movs	r2, #34	@ 0x22
 8001bbe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	2210      	movs	r2, #16
 8001bc6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	2200      	movs	r2, #0
 8001bce:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	687a      	ldr	r2, [r7, #4]
 8001bd4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	893a      	ldrh	r2, [r7, #8]
 8001bda:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	2200      	movs	r2, #0
 8001be0:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001be6:	b29b      	uxth	r3, r3
 8001be8:	2bff      	cmp	r3, #255	@ 0xff
 8001bea:	d90e      	bls.n	8001c0a <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	22ff      	movs	r2, #255	@ 0xff
 8001bf0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001bf6:	b2da      	uxtb	r2, r3
 8001bf8:	8979      	ldrh	r1, [r7, #10]
 8001bfa:	4b52      	ldr	r3, [pc, #328]	@ (8001d44 <HAL_I2C_Master_Receive+0x1e4>)
 8001bfc:	9300      	str	r3, [sp, #0]
 8001bfe:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001c02:	68f8      	ldr	r0, [r7, #12]
 8001c04:	f000 fb16 	bl	8002234 <I2C_TransferConfig>
 8001c08:	e06d      	b.n	8001ce6 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001c0e:	b29a      	uxth	r2, r3
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c18:	b2da      	uxtb	r2, r3
 8001c1a:	8979      	ldrh	r1, [r7, #10]
 8001c1c:	4b49      	ldr	r3, [pc, #292]	@ (8001d44 <HAL_I2C_Master_Receive+0x1e4>)
 8001c1e:	9300      	str	r3, [sp, #0]
 8001c20:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001c24:	68f8      	ldr	r0, [r7, #12]
 8001c26:	f000 fb05 	bl	8002234 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8001c2a:	e05c      	b.n	8001ce6 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001c2c:	697a      	ldr	r2, [r7, #20]
 8001c2e:	6a39      	ldr	r1, [r7, #32]
 8001c30:	68f8      	ldr	r0, [r7, #12]
 8001c32:	f000 f993 	bl	8001f5c <I2C_WaitOnRXNEFlagUntilTimeout>
 8001c36:	4603      	mov	r3, r0
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d001      	beq.n	8001c40 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8001c3c:	2301      	movs	r3, #1
 8001c3e:	e07c      	b.n	8001d3a <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c4a:	b2d2      	uxtb	r2, r2
 8001c4c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c52:	1c5a      	adds	r2, r3, #1
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c5c:	3b01      	subs	r3, #1
 8001c5e:	b29a      	uxth	r2, r3
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001c68:	b29b      	uxth	r3, r3
 8001c6a:	3b01      	subs	r3, #1
 8001c6c:	b29a      	uxth	r2, r3
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001c76:	b29b      	uxth	r3, r3
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d034      	beq.n	8001ce6 <HAL_I2C_Master_Receive+0x186>
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d130      	bne.n	8001ce6 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001c84:	697b      	ldr	r3, [r7, #20]
 8001c86:	9300      	str	r3, [sp, #0]
 8001c88:	6a3b      	ldr	r3, [r7, #32]
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	2180      	movs	r1, #128	@ 0x80
 8001c8e:	68f8      	ldr	r0, [r7, #12]
 8001c90:	f000 f880 	bl	8001d94 <I2C_WaitOnFlagUntilTimeout>
 8001c94:	4603      	mov	r3, r0
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d001      	beq.n	8001c9e <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8001c9a:	2301      	movs	r3, #1
 8001c9c:	e04d      	b.n	8001d3a <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ca2:	b29b      	uxth	r3, r3
 8001ca4:	2bff      	cmp	r3, #255	@ 0xff
 8001ca6:	d90e      	bls.n	8001cc6 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	22ff      	movs	r2, #255	@ 0xff
 8001cac:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001cb2:	b2da      	uxtb	r2, r3
 8001cb4:	8979      	ldrh	r1, [r7, #10]
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	9300      	str	r3, [sp, #0]
 8001cba:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001cbe:	68f8      	ldr	r0, [r7, #12]
 8001cc0:	f000 fab8 	bl	8002234 <I2C_TransferConfig>
 8001cc4:	e00f      	b.n	8001ce6 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001cca:	b29a      	uxth	r2, r3
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001cd4:	b2da      	uxtb	r2, r3
 8001cd6:	8979      	ldrh	r1, [r7, #10]
 8001cd8:	2300      	movs	r3, #0
 8001cda:	9300      	str	r3, [sp, #0]
 8001cdc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001ce0:	68f8      	ldr	r0, [r7, #12]
 8001ce2:	f000 faa7 	bl	8002234 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001cea:	b29b      	uxth	r3, r3
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d19d      	bne.n	8001c2c <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001cf0:	697a      	ldr	r2, [r7, #20]
 8001cf2:	6a39      	ldr	r1, [r7, #32]
 8001cf4:	68f8      	ldr	r0, [r7, #12]
 8001cf6:	f000 f8ed 	bl	8001ed4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d001      	beq.n	8001d04 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8001d00:	2301      	movs	r3, #1
 8001d02:	e01a      	b.n	8001d3a <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	2220      	movs	r2, #32
 8001d0a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	6859      	ldr	r1, [r3, #4]
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	681a      	ldr	r2, [r3, #0]
 8001d16:	4b0c      	ldr	r3, [pc, #48]	@ (8001d48 <HAL_I2C_Master_Receive+0x1e8>)
 8001d18:	400b      	ands	r3, r1
 8001d1a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	2220      	movs	r2, #32
 8001d20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	2200      	movs	r2, #0
 8001d28:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	2200      	movs	r2, #0
 8001d30:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001d34:	2300      	movs	r3, #0
 8001d36:	e000      	b.n	8001d3a <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8001d38:	2302      	movs	r3, #2
  }
}
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	3718      	adds	r7, #24
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bd80      	pop	{r7, pc}
 8001d42:	bf00      	nop
 8001d44:	80002400 	.word	0x80002400
 8001d48:	fe00e800 	.word	0xfe00e800

08001d4c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	b083      	sub	sp, #12
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	699b      	ldr	r3, [r3, #24]
 8001d5a:	f003 0302 	and.w	r3, r3, #2
 8001d5e:	2b02      	cmp	r3, #2
 8001d60:	d103      	bne.n	8001d6a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	2200      	movs	r2, #0
 8001d68:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	699b      	ldr	r3, [r3, #24]
 8001d70:	f003 0301 	and.w	r3, r3, #1
 8001d74:	2b01      	cmp	r3, #1
 8001d76:	d007      	beq.n	8001d88 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	699a      	ldr	r2, [r3, #24]
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	f042 0201 	orr.w	r2, r2, #1
 8001d86:	619a      	str	r2, [r3, #24]
  }
}
 8001d88:	bf00      	nop
 8001d8a:	370c      	adds	r7, #12
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d92:	4770      	bx	lr

08001d94 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b084      	sub	sp, #16
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	60f8      	str	r0, [r7, #12]
 8001d9c:	60b9      	str	r1, [r7, #8]
 8001d9e:	603b      	str	r3, [r7, #0]
 8001da0:	4613      	mov	r3, r2
 8001da2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001da4:	e03b      	b.n	8001e1e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001da6:	69ba      	ldr	r2, [r7, #24]
 8001da8:	6839      	ldr	r1, [r7, #0]
 8001daa:	68f8      	ldr	r0, [r7, #12]
 8001dac:	f000 f962 	bl	8002074 <I2C_IsErrorOccurred>
 8001db0:	4603      	mov	r3, r0
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d001      	beq.n	8001dba <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8001db6:	2301      	movs	r3, #1
 8001db8:	e041      	b.n	8001e3e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001dba:	683b      	ldr	r3, [r7, #0]
 8001dbc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001dc0:	d02d      	beq.n	8001e1e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001dc2:	f7ff fa2f 	bl	8001224 <HAL_GetTick>
 8001dc6:	4602      	mov	r2, r0
 8001dc8:	69bb      	ldr	r3, [r7, #24]
 8001dca:	1ad3      	subs	r3, r2, r3
 8001dcc:	683a      	ldr	r2, [r7, #0]
 8001dce:	429a      	cmp	r2, r3
 8001dd0:	d302      	bcc.n	8001dd8 <I2C_WaitOnFlagUntilTimeout+0x44>
 8001dd2:	683b      	ldr	r3, [r7, #0]
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d122      	bne.n	8001e1e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	699a      	ldr	r2, [r3, #24]
 8001dde:	68bb      	ldr	r3, [r7, #8]
 8001de0:	4013      	ands	r3, r2
 8001de2:	68ba      	ldr	r2, [r7, #8]
 8001de4:	429a      	cmp	r2, r3
 8001de6:	bf0c      	ite	eq
 8001de8:	2301      	moveq	r3, #1
 8001dea:	2300      	movne	r3, #0
 8001dec:	b2db      	uxtb	r3, r3
 8001dee:	461a      	mov	r2, r3
 8001df0:	79fb      	ldrb	r3, [r7, #7]
 8001df2:	429a      	cmp	r2, r3
 8001df4:	d113      	bne.n	8001e1e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dfa:	f043 0220 	orr.w	r2, r3, #32
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	2220      	movs	r2, #32
 8001e06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	2200      	movs	r2, #0
 8001e16:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8001e1a:	2301      	movs	r3, #1
 8001e1c:	e00f      	b.n	8001e3e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	699a      	ldr	r2, [r3, #24]
 8001e24:	68bb      	ldr	r3, [r7, #8]
 8001e26:	4013      	ands	r3, r2
 8001e28:	68ba      	ldr	r2, [r7, #8]
 8001e2a:	429a      	cmp	r2, r3
 8001e2c:	bf0c      	ite	eq
 8001e2e:	2301      	moveq	r3, #1
 8001e30:	2300      	movne	r3, #0
 8001e32:	b2db      	uxtb	r3, r3
 8001e34:	461a      	mov	r2, r3
 8001e36:	79fb      	ldrb	r3, [r7, #7]
 8001e38:	429a      	cmp	r2, r3
 8001e3a:	d0b4      	beq.n	8001da6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001e3c:	2300      	movs	r3, #0
}
 8001e3e:	4618      	mov	r0, r3
 8001e40:	3710      	adds	r7, #16
 8001e42:	46bd      	mov	sp, r7
 8001e44:	bd80      	pop	{r7, pc}

08001e46 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001e46:	b580      	push	{r7, lr}
 8001e48:	b084      	sub	sp, #16
 8001e4a:	af00      	add	r7, sp, #0
 8001e4c:	60f8      	str	r0, [r7, #12]
 8001e4e:	60b9      	str	r1, [r7, #8]
 8001e50:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001e52:	e033      	b.n	8001ebc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001e54:	687a      	ldr	r2, [r7, #4]
 8001e56:	68b9      	ldr	r1, [r7, #8]
 8001e58:	68f8      	ldr	r0, [r7, #12]
 8001e5a:	f000 f90b 	bl	8002074 <I2C_IsErrorOccurred>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d001      	beq.n	8001e68 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001e64:	2301      	movs	r3, #1
 8001e66:	e031      	b.n	8001ecc <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001e68:	68bb      	ldr	r3, [r7, #8]
 8001e6a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001e6e:	d025      	beq.n	8001ebc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001e70:	f7ff f9d8 	bl	8001224 <HAL_GetTick>
 8001e74:	4602      	mov	r2, r0
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	1ad3      	subs	r3, r2, r3
 8001e7a:	68ba      	ldr	r2, [r7, #8]
 8001e7c:	429a      	cmp	r2, r3
 8001e7e:	d302      	bcc.n	8001e86 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8001e80:	68bb      	ldr	r3, [r7, #8]
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d11a      	bne.n	8001ebc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	699b      	ldr	r3, [r3, #24]
 8001e8c:	f003 0302 	and.w	r3, r3, #2
 8001e90:	2b02      	cmp	r3, #2
 8001e92:	d013      	beq.n	8001ebc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e98:	f043 0220 	orr.w	r2, r3, #32
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	2220      	movs	r2, #32
 8001ea4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	2200      	movs	r2, #0
 8001eac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8001eb8:	2301      	movs	r3, #1
 8001eba:	e007      	b.n	8001ecc <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	699b      	ldr	r3, [r3, #24]
 8001ec2:	f003 0302 	and.w	r3, r3, #2
 8001ec6:	2b02      	cmp	r3, #2
 8001ec8:	d1c4      	bne.n	8001e54 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8001eca:	2300      	movs	r3, #0
}
 8001ecc:	4618      	mov	r0, r3
 8001ece:	3710      	adds	r7, #16
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	bd80      	pop	{r7, pc}

08001ed4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b084      	sub	sp, #16
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	60f8      	str	r0, [r7, #12]
 8001edc:	60b9      	str	r1, [r7, #8]
 8001ede:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001ee0:	e02f      	b.n	8001f42 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001ee2:	687a      	ldr	r2, [r7, #4]
 8001ee4:	68b9      	ldr	r1, [r7, #8]
 8001ee6:	68f8      	ldr	r0, [r7, #12]
 8001ee8:	f000 f8c4 	bl	8002074 <I2C_IsErrorOccurred>
 8001eec:	4603      	mov	r3, r0
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d001      	beq.n	8001ef6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	e02d      	b.n	8001f52 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001ef6:	f7ff f995 	bl	8001224 <HAL_GetTick>
 8001efa:	4602      	mov	r2, r0
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	1ad3      	subs	r3, r2, r3
 8001f00:	68ba      	ldr	r2, [r7, #8]
 8001f02:	429a      	cmp	r2, r3
 8001f04:	d302      	bcc.n	8001f0c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8001f06:	68bb      	ldr	r3, [r7, #8]
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d11a      	bne.n	8001f42 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	699b      	ldr	r3, [r3, #24]
 8001f12:	f003 0320 	and.w	r3, r3, #32
 8001f16:	2b20      	cmp	r3, #32
 8001f18:	d013      	beq.n	8001f42 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f1e:	f043 0220 	orr.w	r2, r3, #32
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	2220      	movs	r2, #32
 8001f2a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	2200      	movs	r2, #0
 8001f32:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	2200      	movs	r2, #0
 8001f3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8001f3e:	2301      	movs	r3, #1
 8001f40:	e007      	b.n	8001f52 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	699b      	ldr	r3, [r3, #24]
 8001f48:	f003 0320 	and.w	r3, r3, #32
 8001f4c:	2b20      	cmp	r3, #32
 8001f4e:	d1c8      	bne.n	8001ee2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001f50:	2300      	movs	r3, #0
}
 8001f52:	4618      	mov	r0, r3
 8001f54:	3710      	adds	r7, #16
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bd80      	pop	{r7, pc}
	...

08001f5c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b086      	sub	sp, #24
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	60f8      	str	r0, [r7, #12]
 8001f64:	60b9      	str	r1, [r7, #8]
 8001f66:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001f68:	2300      	movs	r3, #0
 8001f6a:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8001f6c:	e071      	b.n	8002052 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001f6e:	687a      	ldr	r2, [r7, #4]
 8001f70:	68b9      	ldr	r1, [r7, #8]
 8001f72:	68f8      	ldr	r0, [r7, #12]
 8001f74:	f000 f87e 	bl	8002074 <I2C_IsErrorOccurred>
 8001f78:	4603      	mov	r3, r0
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d001      	beq.n	8001f82 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8001f7e:	2301      	movs	r3, #1
 8001f80:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	699b      	ldr	r3, [r3, #24]
 8001f88:	f003 0320 	and.w	r3, r3, #32
 8001f8c:	2b20      	cmp	r3, #32
 8001f8e:	d13b      	bne.n	8002008 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8001f90:	7dfb      	ldrb	r3, [r7, #23]
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d138      	bne.n	8002008 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	699b      	ldr	r3, [r3, #24]
 8001f9c:	f003 0304 	and.w	r3, r3, #4
 8001fa0:	2b04      	cmp	r3, #4
 8001fa2:	d105      	bne.n	8001fb0 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d001      	beq.n	8001fb0 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8001fac:	2300      	movs	r3, #0
 8001fae:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	699b      	ldr	r3, [r3, #24]
 8001fb6:	f003 0310 	and.w	r3, r3, #16
 8001fba:	2b10      	cmp	r3, #16
 8001fbc:	d121      	bne.n	8002002 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	2210      	movs	r2, #16
 8001fc4:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	2204      	movs	r2, #4
 8001fca:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	2220      	movs	r2, #32
 8001fd2:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	6859      	ldr	r1, [r3, #4]
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	681a      	ldr	r2, [r3, #0]
 8001fde:	4b24      	ldr	r3, [pc, #144]	@ (8002070 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8001fe0:	400b      	ands	r3, r1
 8001fe2:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	2220      	movs	r2, #32
 8001fe8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	2200      	movs	r2, #0
 8001ff0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8001ffc:	2301      	movs	r3, #1
 8001ffe:	75fb      	strb	r3, [r7, #23]
 8002000:	e002      	b.n	8002008 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	2200      	movs	r2, #0
 8002006:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8002008:	f7ff f90c 	bl	8001224 <HAL_GetTick>
 800200c:	4602      	mov	r2, r0
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	1ad3      	subs	r3, r2, r3
 8002012:	68ba      	ldr	r2, [r7, #8]
 8002014:	429a      	cmp	r2, r3
 8002016:	d302      	bcc.n	800201e <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8002018:	68bb      	ldr	r3, [r7, #8]
 800201a:	2b00      	cmp	r3, #0
 800201c:	d119      	bne.n	8002052 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 800201e:	7dfb      	ldrb	r3, [r7, #23]
 8002020:	2b00      	cmp	r3, #0
 8002022:	d116      	bne.n	8002052 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	699b      	ldr	r3, [r3, #24]
 800202a:	f003 0304 	and.w	r3, r3, #4
 800202e:	2b04      	cmp	r3, #4
 8002030:	d00f      	beq.n	8002052 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002036:	f043 0220 	orr.w	r2, r3, #32
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	2220      	movs	r2, #32
 8002042:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	2200      	movs	r2, #0
 800204a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800204e:	2301      	movs	r3, #1
 8002050:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	699b      	ldr	r3, [r3, #24]
 8002058:	f003 0304 	and.w	r3, r3, #4
 800205c:	2b04      	cmp	r3, #4
 800205e:	d002      	beq.n	8002066 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8002060:	7dfb      	ldrb	r3, [r7, #23]
 8002062:	2b00      	cmp	r3, #0
 8002064:	d083      	beq.n	8001f6e <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 8002066:	7dfb      	ldrb	r3, [r7, #23]
}
 8002068:	4618      	mov	r0, r3
 800206a:	3718      	adds	r7, #24
 800206c:	46bd      	mov	sp, r7
 800206e:	bd80      	pop	{r7, pc}
 8002070:	fe00e800 	.word	0xfe00e800

08002074 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b08a      	sub	sp, #40	@ 0x28
 8002078:	af00      	add	r7, sp, #0
 800207a:	60f8      	str	r0, [r7, #12]
 800207c:	60b9      	str	r1, [r7, #8]
 800207e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002080:	2300      	movs	r3, #0
 8002082:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	699b      	ldr	r3, [r3, #24]
 800208c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800208e:	2300      	movs	r3, #0
 8002090:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002096:	69bb      	ldr	r3, [r7, #24]
 8002098:	f003 0310 	and.w	r3, r3, #16
 800209c:	2b00      	cmp	r3, #0
 800209e:	d068      	beq.n	8002172 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	2210      	movs	r2, #16
 80020a6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80020a8:	e049      	b.n	800213e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80020aa:	68bb      	ldr	r3, [r7, #8]
 80020ac:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80020b0:	d045      	beq.n	800213e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80020b2:	f7ff f8b7 	bl	8001224 <HAL_GetTick>
 80020b6:	4602      	mov	r2, r0
 80020b8:	69fb      	ldr	r3, [r7, #28]
 80020ba:	1ad3      	subs	r3, r2, r3
 80020bc:	68ba      	ldr	r2, [r7, #8]
 80020be:	429a      	cmp	r2, r3
 80020c0:	d302      	bcc.n	80020c8 <I2C_IsErrorOccurred+0x54>
 80020c2:	68bb      	ldr	r3, [r7, #8]
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d13a      	bne.n	800213e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	685b      	ldr	r3, [r3, #4]
 80020ce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80020d2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80020da:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	699b      	ldr	r3, [r3, #24]
 80020e2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80020e6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80020ea:	d121      	bne.n	8002130 <I2C_IsErrorOccurred+0xbc>
 80020ec:	697b      	ldr	r3, [r7, #20]
 80020ee:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80020f2:	d01d      	beq.n	8002130 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80020f4:	7cfb      	ldrb	r3, [r7, #19]
 80020f6:	2b20      	cmp	r3, #32
 80020f8:	d01a      	beq.n	8002130 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	685a      	ldr	r2, [r3, #4]
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002108:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800210a:	f7ff f88b 	bl	8001224 <HAL_GetTick>
 800210e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002110:	e00e      	b.n	8002130 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002112:	f7ff f887 	bl	8001224 <HAL_GetTick>
 8002116:	4602      	mov	r2, r0
 8002118:	69fb      	ldr	r3, [r7, #28]
 800211a:	1ad3      	subs	r3, r2, r3
 800211c:	2b19      	cmp	r3, #25
 800211e:	d907      	bls.n	8002130 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002120:	6a3b      	ldr	r3, [r7, #32]
 8002122:	f043 0320 	orr.w	r3, r3, #32
 8002126:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002128:	2301      	movs	r3, #1
 800212a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800212e:	e006      	b.n	800213e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	699b      	ldr	r3, [r3, #24]
 8002136:	f003 0320 	and.w	r3, r3, #32
 800213a:	2b20      	cmp	r3, #32
 800213c:	d1e9      	bne.n	8002112 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	699b      	ldr	r3, [r3, #24]
 8002144:	f003 0320 	and.w	r3, r3, #32
 8002148:	2b20      	cmp	r3, #32
 800214a:	d003      	beq.n	8002154 <I2C_IsErrorOccurred+0xe0>
 800214c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002150:	2b00      	cmp	r3, #0
 8002152:	d0aa      	beq.n	80020aa <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002154:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002158:	2b00      	cmp	r3, #0
 800215a:	d103      	bne.n	8002164 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	2220      	movs	r2, #32
 8002162:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002164:	6a3b      	ldr	r3, [r7, #32]
 8002166:	f043 0304 	orr.w	r3, r3, #4
 800216a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800216c:	2301      	movs	r3, #1
 800216e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	699b      	ldr	r3, [r3, #24]
 8002178:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800217a:	69bb      	ldr	r3, [r7, #24]
 800217c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002180:	2b00      	cmp	r3, #0
 8002182:	d00b      	beq.n	800219c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002184:	6a3b      	ldr	r3, [r7, #32]
 8002186:	f043 0301 	orr.w	r3, r3, #1
 800218a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002194:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002196:	2301      	movs	r3, #1
 8002198:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800219c:	69bb      	ldr	r3, [r7, #24]
 800219e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d00b      	beq.n	80021be <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80021a6:	6a3b      	ldr	r3, [r7, #32]
 80021a8:	f043 0308 	orr.w	r3, r3, #8
 80021ac:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80021b6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80021b8:	2301      	movs	r3, #1
 80021ba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80021be:	69bb      	ldr	r3, [r7, #24]
 80021c0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d00b      	beq.n	80021e0 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80021c8:	6a3b      	ldr	r3, [r7, #32]
 80021ca:	f043 0302 	orr.w	r3, r3, #2
 80021ce:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80021d8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80021da:	2301      	movs	r3, #1
 80021dc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80021e0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d01c      	beq.n	8002222 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80021e8:	68f8      	ldr	r0, [r7, #12]
 80021ea:	f7ff fdaf 	bl	8001d4c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	6859      	ldr	r1, [r3, #4]
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	681a      	ldr	r2, [r3, #0]
 80021f8:	4b0d      	ldr	r3, [pc, #52]	@ (8002230 <I2C_IsErrorOccurred+0x1bc>)
 80021fa:	400b      	ands	r3, r1
 80021fc:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002202:	6a3b      	ldr	r3, [r7, #32]
 8002204:	431a      	orrs	r2, r3
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	2220      	movs	r2, #32
 800220e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	2200      	movs	r2, #0
 8002216:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	2200      	movs	r2, #0
 800221e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8002222:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8002226:	4618      	mov	r0, r3
 8002228:	3728      	adds	r7, #40	@ 0x28
 800222a:	46bd      	mov	sp, r7
 800222c:	bd80      	pop	{r7, pc}
 800222e:	bf00      	nop
 8002230:	fe00e800 	.word	0xfe00e800

08002234 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002234:	b480      	push	{r7}
 8002236:	b087      	sub	sp, #28
 8002238:	af00      	add	r7, sp, #0
 800223a:	60f8      	str	r0, [r7, #12]
 800223c:	607b      	str	r3, [r7, #4]
 800223e:	460b      	mov	r3, r1
 8002240:	817b      	strh	r3, [r7, #10]
 8002242:	4613      	mov	r3, r2
 8002244:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002246:	897b      	ldrh	r3, [r7, #10]
 8002248:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800224c:	7a7b      	ldrb	r3, [r7, #9]
 800224e:	041b      	lsls	r3, r3, #16
 8002250:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002254:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800225a:	6a3b      	ldr	r3, [r7, #32]
 800225c:	4313      	orrs	r3, r2
 800225e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002262:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	685a      	ldr	r2, [r3, #4]
 800226a:	6a3b      	ldr	r3, [r7, #32]
 800226c:	0d5b      	lsrs	r3, r3, #21
 800226e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8002272:	4b08      	ldr	r3, [pc, #32]	@ (8002294 <I2C_TransferConfig+0x60>)
 8002274:	430b      	orrs	r3, r1
 8002276:	43db      	mvns	r3, r3
 8002278:	ea02 0103 	and.w	r1, r2, r3
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	697a      	ldr	r2, [r7, #20]
 8002282:	430a      	orrs	r2, r1
 8002284:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002286:	bf00      	nop
 8002288:	371c      	adds	r7, #28
 800228a:	46bd      	mov	sp, r7
 800228c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002290:	4770      	bx	lr
 8002292:	bf00      	nop
 8002294:	03ff63ff 	.word	0x03ff63ff

08002298 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002298:	b480      	push	{r7}
 800229a:	b083      	sub	sp, #12
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
 80022a0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80022a8:	b2db      	uxtb	r3, r3
 80022aa:	2b20      	cmp	r3, #32
 80022ac:	d138      	bne.n	8002320 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80022b4:	2b01      	cmp	r3, #1
 80022b6:	d101      	bne.n	80022bc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80022b8:	2302      	movs	r3, #2
 80022ba:	e032      	b.n	8002322 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	2201      	movs	r2, #1
 80022c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	2224      	movs	r2, #36	@ 0x24
 80022c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	681a      	ldr	r2, [r3, #0]
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f022 0201 	bic.w	r2, r2, #1
 80022da:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	681a      	ldr	r2, [r3, #0]
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80022ea:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	6819      	ldr	r1, [r3, #0]
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	683a      	ldr	r2, [r7, #0]
 80022f8:	430a      	orrs	r2, r1
 80022fa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	681a      	ldr	r2, [r3, #0]
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f042 0201 	orr.w	r2, r2, #1
 800230a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	2220      	movs	r2, #32
 8002310:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	2200      	movs	r2, #0
 8002318:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800231c:	2300      	movs	r3, #0
 800231e:	e000      	b.n	8002322 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002320:	2302      	movs	r3, #2
  }
}
 8002322:	4618      	mov	r0, r3
 8002324:	370c      	adds	r7, #12
 8002326:	46bd      	mov	sp, r7
 8002328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232c:	4770      	bx	lr

0800232e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800232e:	b480      	push	{r7}
 8002330:	b085      	sub	sp, #20
 8002332:	af00      	add	r7, sp, #0
 8002334:	6078      	str	r0, [r7, #4]
 8002336:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800233e:	b2db      	uxtb	r3, r3
 8002340:	2b20      	cmp	r3, #32
 8002342:	d139      	bne.n	80023b8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800234a:	2b01      	cmp	r3, #1
 800234c:	d101      	bne.n	8002352 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800234e:	2302      	movs	r3, #2
 8002350:	e033      	b.n	80023ba <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	2201      	movs	r2, #1
 8002356:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	2224      	movs	r2, #36	@ 0x24
 800235e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	681a      	ldr	r2, [r3, #0]
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f022 0201 	bic.w	r2, r2, #1
 8002370:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002380:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002382:	683b      	ldr	r3, [r7, #0]
 8002384:	021b      	lsls	r3, r3, #8
 8002386:	68fa      	ldr	r2, [r7, #12]
 8002388:	4313      	orrs	r3, r2
 800238a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	68fa      	ldr	r2, [r7, #12]
 8002392:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	681a      	ldr	r2, [r3, #0]
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f042 0201 	orr.w	r2, r2, #1
 80023a2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	2220      	movs	r2, #32
 80023a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	2200      	movs	r2, #0
 80023b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80023b4:	2300      	movs	r3, #0
 80023b6:	e000      	b.n	80023ba <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80023b8:	2302      	movs	r3, #2
  }
}
 80023ba:	4618      	mov	r0, r3
 80023bc:	3714      	adds	r7, #20
 80023be:	46bd      	mov	sp, r7
 80023c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c4:	4770      	bx	lr
	...

080023c8 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b084      	sub	sp, #16
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80023d0:	4b19      	ldr	r3, [pc, #100]	@ (8002438 <HAL_PWREx_ConfigSupply+0x70>)
 80023d2:	68db      	ldr	r3, [r3, #12]
 80023d4:	f003 0304 	and.w	r3, r3, #4
 80023d8:	2b04      	cmp	r3, #4
 80023da:	d00a      	beq.n	80023f2 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80023dc:	4b16      	ldr	r3, [pc, #88]	@ (8002438 <HAL_PWREx_ConfigSupply+0x70>)
 80023de:	68db      	ldr	r3, [r3, #12]
 80023e0:	f003 0307 	and.w	r3, r3, #7
 80023e4:	687a      	ldr	r2, [r7, #4]
 80023e6:	429a      	cmp	r2, r3
 80023e8:	d001      	beq.n	80023ee <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80023ea:	2301      	movs	r3, #1
 80023ec:	e01f      	b.n	800242e <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80023ee:	2300      	movs	r3, #0
 80023f0:	e01d      	b.n	800242e <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80023f2:	4b11      	ldr	r3, [pc, #68]	@ (8002438 <HAL_PWREx_ConfigSupply+0x70>)
 80023f4:	68db      	ldr	r3, [r3, #12]
 80023f6:	f023 0207 	bic.w	r2, r3, #7
 80023fa:	490f      	ldr	r1, [pc, #60]	@ (8002438 <HAL_PWREx_ConfigSupply+0x70>)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	4313      	orrs	r3, r2
 8002400:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8002402:	f7fe ff0f 	bl	8001224 <HAL_GetTick>
 8002406:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002408:	e009      	b.n	800241e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800240a:	f7fe ff0b 	bl	8001224 <HAL_GetTick>
 800240e:	4602      	mov	r2, r0
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	1ad3      	subs	r3, r2, r3
 8002414:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002418:	d901      	bls.n	800241e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800241a:	2301      	movs	r3, #1
 800241c:	e007      	b.n	800242e <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800241e:	4b06      	ldr	r3, [pc, #24]	@ (8002438 <HAL_PWREx_ConfigSupply+0x70>)
 8002420:	685b      	ldr	r3, [r3, #4]
 8002422:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002426:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800242a:	d1ee      	bne.n	800240a <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800242c:	2300      	movs	r3, #0
}
 800242e:	4618      	mov	r0, r3
 8002430:	3710      	adds	r7, #16
 8002432:	46bd      	mov	sp, r7
 8002434:	bd80      	pop	{r7, pc}
 8002436:	bf00      	nop
 8002438:	58024800 	.word	0x58024800

0800243c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b08c      	sub	sp, #48	@ 0x30
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	2b00      	cmp	r3, #0
 8002448:	d102      	bne.n	8002450 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800244a:	2301      	movs	r3, #1
 800244c:	f000 bc48 	b.w	8002ce0 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f003 0301 	and.w	r3, r3, #1
 8002458:	2b00      	cmp	r3, #0
 800245a:	f000 8088 	beq.w	800256e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800245e:	4b99      	ldr	r3, [pc, #612]	@ (80026c4 <HAL_RCC_OscConfig+0x288>)
 8002460:	691b      	ldr	r3, [r3, #16]
 8002462:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002466:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002468:	4b96      	ldr	r3, [pc, #600]	@ (80026c4 <HAL_RCC_OscConfig+0x288>)
 800246a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800246c:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800246e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002470:	2b10      	cmp	r3, #16
 8002472:	d007      	beq.n	8002484 <HAL_RCC_OscConfig+0x48>
 8002474:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002476:	2b18      	cmp	r3, #24
 8002478:	d111      	bne.n	800249e <HAL_RCC_OscConfig+0x62>
 800247a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800247c:	f003 0303 	and.w	r3, r3, #3
 8002480:	2b02      	cmp	r3, #2
 8002482:	d10c      	bne.n	800249e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002484:	4b8f      	ldr	r3, [pc, #572]	@ (80026c4 <HAL_RCC_OscConfig+0x288>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800248c:	2b00      	cmp	r3, #0
 800248e:	d06d      	beq.n	800256c <HAL_RCC_OscConfig+0x130>
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	685b      	ldr	r3, [r3, #4]
 8002494:	2b00      	cmp	r3, #0
 8002496:	d169      	bne.n	800256c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002498:	2301      	movs	r3, #1
 800249a:	f000 bc21 	b.w	8002ce0 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	685b      	ldr	r3, [r3, #4]
 80024a2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80024a6:	d106      	bne.n	80024b6 <HAL_RCC_OscConfig+0x7a>
 80024a8:	4b86      	ldr	r3, [pc, #536]	@ (80026c4 <HAL_RCC_OscConfig+0x288>)
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	4a85      	ldr	r2, [pc, #532]	@ (80026c4 <HAL_RCC_OscConfig+0x288>)
 80024ae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80024b2:	6013      	str	r3, [r2, #0]
 80024b4:	e02e      	b.n	8002514 <HAL_RCC_OscConfig+0xd8>
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	685b      	ldr	r3, [r3, #4]
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d10c      	bne.n	80024d8 <HAL_RCC_OscConfig+0x9c>
 80024be:	4b81      	ldr	r3, [pc, #516]	@ (80026c4 <HAL_RCC_OscConfig+0x288>)
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	4a80      	ldr	r2, [pc, #512]	@ (80026c4 <HAL_RCC_OscConfig+0x288>)
 80024c4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80024c8:	6013      	str	r3, [r2, #0]
 80024ca:	4b7e      	ldr	r3, [pc, #504]	@ (80026c4 <HAL_RCC_OscConfig+0x288>)
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	4a7d      	ldr	r2, [pc, #500]	@ (80026c4 <HAL_RCC_OscConfig+0x288>)
 80024d0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80024d4:	6013      	str	r3, [r2, #0]
 80024d6:	e01d      	b.n	8002514 <HAL_RCC_OscConfig+0xd8>
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	685b      	ldr	r3, [r3, #4]
 80024dc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80024e0:	d10c      	bne.n	80024fc <HAL_RCC_OscConfig+0xc0>
 80024e2:	4b78      	ldr	r3, [pc, #480]	@ (80026c4 <HAL_RCC_OscConfig+0x288>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	4a77      	ldr	r2, [pc, #476]	@ (80026c4 <HAL_RCC_OscConfig+0x288>)
 80024e8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80024ec:	6013      	str	r3, [r2, #0]
 80024ee:	4b75      	ldr	r3, [pc, #468]	@ (80026c4 <HAL_RCC_OscConfig+0x288>)
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	4a74      	ldr	r2, [pc, #464]	@ (80026c4 <HAL_RCC_OscConfig+0x288>)
 80024f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80024f8:	6013      	str	r3, [r2, #0]
 80024fa:	e00b      	b.n	8002514 <HAL_RCC_OscConfig+0xd8>
 80024fc:	4b71      	ldr	r3, [pc, #452]	@ (80026c4 <HAL_RCC_OscConfig+0x288>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	4a70      	ldr	r2, [pc, #448]	@ (80026c4 <HAL_RCC_OscConfig+0x288>)
 8002502:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002506:	6013      	str	r3, [r2, #0]
 8002508:	4b6e      	ldr	r3, [pc, #440]	@ (80026c4 <HAL_RCC_OscConfig+0x288>)
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	4a6d      	ldr	r2, [pc, #436]	@ (80026c4 <HAL_RCC_OscConfig+0x288>)
 800250e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002512:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	685b      	ldr	r3, [r3, #4]
 8002518:	2b00      	cmp	r3, #0
 800251a:	d013      	beq.n	8002544 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800251c:	f7fe fe82 	bl	8001224 <HAL_GetTick>
 8002520:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002522:	e008      	b.n	8002536 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002524:	f7fe fe7e 	bl	8001224 <HAL_GetTick>
 8002528:	4602      	mov	r2, r0
 800252a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800252c:	1ad3      	subs	r3, r2, r3
 800252e:	2b64      	cmp	r3, #100	@ 0x64
 8002530:	d901      	bls.n	8002536 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002532:	2303      	movs	r3, #3
 8002534:	e3d4      	b.n	8002ce0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002536:	4b63      	ldr	r3, [pc, #396]	@ (80026c4 <HAL_RCC_OscConfig+0x288>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800253e:	2b00      	cmp	r3, #0
 8002540:	d0f0      	beq.n	8002524 <HAL_RCC_OscConfig+0xe8>
 8002542:	e014      	b.n	800256e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002544:	f7fe fe6e 	bl	8001224 <HAL_GetTick>
 8002548:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800254a:	e008      	b.n	800255e <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800254c:	f7fe fe6a 	bl	8001224 <HAL_GetTick>
 8002550:	4602      	mov	r2, r0
 8002552:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002554:	1ad3      	subs	r3, r2, r3
 8002556:	2b64      	cmp	r3, #100	@ 0x64
 8002558:	d901      	bls.n	800255e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800255a:	2303      	movs	r3, #3
 800255c:	e3c0      	b.n	8002ce0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800255e:	4b59      	ldr	r3, [pc, #356]	@ (80026c4 <HAL_RCC_OscConfig+0x288>)
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002566:	2b00      	cmp	r3, #0
 8002568:	d1f0      	bne.n	800254c <HAL_RCC_OscConfig+0x110>
 800256a:	e000      	b.n	800256e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800256c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f003 0302 	and.w	r3, r3, #2
 8002576:	2b00      	cmp	r3, #0
 8002578:	f000 80ca 	beq.w	8002710 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800257c:	4b51      	ldr	r3, [pc, #324]	@ (80026c4 <HAL_RCC_OscConfig+0x288>)
 800257e:	691b      	ldr	r3, [r3, #16]
 8002580:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002584:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002586:	4b4f      	ldr	r3, [pc, #316]	@ (80026c4 <HAL_RCC_OscConfig+0x288>)
 8002588:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800258a:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800258c:	6a3b      	ldr	r3, [r7, #32]
 800258e:	2b00      	cmp	r3, #0
 8002590:	d007      	beq.n	80025a2 <HAL_RCC_OscConfig+0x166>
 8002592:	6a3b      	ldr	r3, [r7, #32]
 8002594:	2b18      	cmp	r3, #24
 8002596:	d156      	bne.n	8002646 <HAL_RCC_OscConfig+0x20a>
 8002598:	69fb      	ldr	r3, [r7, #28]
 800259a:	f003 0303 	and.w	r3, r3, #3
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d151      	bne.n	8002646 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80025a2:	4b48      	ldr	r3, [pc, #288]	@ (80026c4 <HAL_RCC_OscConfig+0x288>)
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f003 0304 	and.w	r3, r3, #4
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d005      	beq.n	80025ba <HAL_RCC_OscConfig+0x17e>
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	68db      	ldr	r3, [r3, #12]
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d101      	bne.n	80025ba <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80025b6:	2301      	movs	r3, #1
 80025b8:	e392      	b.n	8002ce0 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80025ba:	4b42      	ldr	r3, [pc, #264]	@ (80026c4 <HAL_RCC_OscConfig+0x288>)
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f023 0219 	bic.w	r2, r3, #25
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	68db      	ldr	r3, [r3, #12]
 80025c6:	493f      	ldr	r1, [pc, #252]	@ (80026c4 <HAL_RCC_OscConfig+0x288>)
 80025c8:	4313      	orrs	r3, r2
 80025ca:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025cc:	f7fe fe2a 	bl	8001224 <HAL_GetTick>
 80025d0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80025d2:	e008      	b.n	80025e6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025d4:	f7fe fe26 	bl	8001224 <HAL_GetTick>
 80025d8:	4602      	mov	r2, r0
 80025da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025dc:	1ad3      	subs	r3, r2, r3
 80025de:	2b02      	cmp	r3, #2
 80025e0:	d901      	bls.n	80025e6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80025e2:	2303      	movs	r3, #3
 80025e4:	e37c      	b.n	8002ce0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80025e6:	4b37      	ldr	r3, [pc, #220]	@ (80026c4 <HAL_RCC_OscConfig+0x288>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f003 0304 	and.w	r3, r3, #4
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d0f0      	beq.n	80025d4 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025f2:	f7fe fe47 	bl	8001284 <HAL_GetREVID>
 80025f6:	4603      	mov	r3, r0
 80025f8:	f241 0203 	movw	r2, #4099	@ 0x1003
 80025fc:	4293      	cmp	r3, r2
 80025fe:	d817      	bhi.n	8002630 <HAL_RCC_OscConfig+0x1f4>
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	691b      	ldr	r3, [r3, #16]
 8002604:	2b40      	cmp	r3, #64	@ 0x40
 8002606:	d108      	bne.n	800261a <HAL_RCC_OscConfig+0x1de>
 8002608:	4b2e      	ldr	r3, [pc, #184]	@ (80026c4 <HAL_RCC_OscConfig+0x288>)
 800260a:	685b      	ldr	r3, [r3, #4]
 800260c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002610:	4a2c      	ldr	r2, [pc, #176]	@ (80026c4 <HAL_RCC_OscConfig+0x288>)
 8002612:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002616:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002618:	e07a      	b.n	8002710 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800261a:	4b2a      	ldr	r3, [pc, #168]	@ (80026c4 <HAL_RCC_OscConfig+0x288>)
 800261c:	685b      	ldr	r3, [r3, #4]
 800261e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	691b      	ldr	r3, [r3, #16]
 8002626:	031b      	lsls	r3, r3, #12
 8002628:	4926      	ldr	r1, [pc, #152]	@ (80026c4 <HAL_RCC_OscConfig+0x288>)
 800262a:	4313      	orrs	r3, r2
 800262c:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800262e:	e06f      	b.n	8002710 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002630:	4b24      	ldr	r3, [pc, #144]	@ (80026c4 <HAL_RCC_OscConfig+0x288>)
 8002632:	685b      	ldr	r3, [r3, #4]
 8002634:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	691b      	ldr	r3, [r3, #16]
 800263c:	061b      	lsls	r3, r3, #24
 800263e:	4921      	ldr	r1, [pc, #132]	@ (80026c4 <HAL_RCC_OscConfig+0x288>)
 8002640:	4313      	orrs	r3, r2
 8002642:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002644:	e064      	b.n	8002710 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	68db      	ldr	r3, [r3, #12]
 800264a:	2b00      	cmp	r3, #0
 800264c:	d047      	beq.n	80026de <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800264e:	4b1d      	ldr	r3, [pc, #116]	@ (80026c4 <HAL_RCC_OscConfig+0x288>)
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f023 0219 	bic.w	r2, r3, #25
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	68db      	ldr	r3, [r3, #12]
 800265a:	491a      	ldr	r1, [pc, #104]	@ (80026c4 <HAL_RCC_OscConfig+0x288>)
 800265c:	4313      	orrs	r3, r2
 800265e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002660:	f7fe fde0 	bl	8001224 <HAL_GetTick>
 8002664:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002666:	e008      	b.n	800267a <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002668:	f7fe fddc 	bl	8001224 <HAL_GetTick>
 800266c:	4602      	mov	r2, r0
 800266e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002670:	1ad3      	subs	r3, r2, r3
 8002672:	2b02      	cmp	r3, #2
 8002674:	d901      	bls.n	800267a <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8002676:	2303      	movs	r3, #3
 8002678:	e332      	b.n	8002ce0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800267a:	4b12      	ldr	r3, [pc, #72]	@ (80026c4 <HAL_RCC_OscConfig+0x288>)
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f003 0304 	and.w	r3, r3, #4
 8002682:	2b00      	cmp	r3, #0
 8002684:	d0f0      	beq.n	8002668 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002686:	f7fe fdfd 	bl	8001284 <HAL_GetREVID>
 800268a:	4603      	mov	r3, r0
 800268c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002690:	4293      	cmp	r3, r2
 8002692:	d819      	bhi.n	80026c8 <HAL_RCC_OscConfig+0x28c>
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	691b      	ldr	r3, [r3, #16]
 8002698:	2b40      	cmp	r3, #64	@ 0x40
 800269a:	d108      	bne.n	80026ae <HAL_RCC_OscConfig+0x272>
 800269c:	4b09      	ldr	r3, [pc, #36]	@ (80026c4 <HAL_RCC_OscConfig+0x288>)
 800269e:	685b      	ldr	r3, [r3, #4]
 80026a0:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80026a4:	4a07      	ldr	r2, [pc, #28]	@ (80026c4 <HAL_RCC_OscConfig+0x288>)
 80026a6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80026aa:	6053      	str	r3, [r2, #4]
 80026ac:	e030      	b.n	8002710 <HAL_RCC_OscConfig+0x2d4>
 80026ae:	4b05      	ldr	r3, [pc, #20]	@ (80026c4 <HAL_RCC_OscConfig+0x288>)
 80026b0:	685b      	ldr	r3, [r3, #4]
 80026b2:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	691b      	ldr	r3, [r3, #16]
 80026ba:	031b      	lsls	r3, r3, #12
 80026bc:	4901      	ldr	r1, [pc, #4]	@ (80026c4 <HAL_RCC_OscConfig+0x288>)
 80026be:	4313      	orrs	r3, r2
 80026c0:	604b      	str	r3, [r1, #4]
 80026c2:	e025      	b.n	8002710 <HAL_RCC_OscConfig+0x2d4>
 80026c4:	58024400 	.word	0x58024400
 80026c8:	4b9a      	ldr	r3, [pc, #616]	@ (8002934 <HAL_RCC_OscConfig+0x4f8>)
 80026ca:	685b      	ldr	r3, [r3, #4]
 80026cc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	691b      	ldr	r3, [r3, #16]
 80026d4:	061b      	lsls	r3, r3, #24
 80026d6:	4997      	ldr	r1, [pc, #604]	@ (8002934 <HAL_RCC_OscConfig+0x4f8>)
 80026d8:	4313      	orrs	r3, r2
 80026da:	604b      	str	r3, [r1, #4]
 80026dc:	e018      	b.n	8002710 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80026de:	4b95      	ldr	r3, [pc, #596]	@ (8002934 <HAL_RCC_OscConfig+0x4f8>)
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	4a94      	ldr	r2, [pc, #592]	@ (8002934 <HAL_RCC_OscConfig+0x4f8>)
 80026e4:	f023 0301 	bic.w	r3, r3, #1
 80026e8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026ea:	f7fe fd9b 	bl	8001224 <HAL_GetTick>
 80026ee:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80026f0:	e008      	b.n	8002704 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80026f2:	f7fe fd97 	bl	8001224 <HAL_GetTick>
 80026f6:	4602      	mov	r2, r0
 80026f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026fa:	1ad3      	subs	r3, r2, r3
 80026fc:	2b02      	cmp	r3, #2
 80026fe:	d901      	bls.n	8002704 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8002700:	2303      	movs	r3, #3
 8002702:	e2ed      	b.n	8002ce0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002704:	4b8b      	ldr	r3, [pc, #556]	@ (8002934 <HAL_RCC_OscConfig+0x4f8>)
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f003 0304 	and.w	r3, r3, #4
 800270c:	2b00      	cmp	r3, #0
 800270e:	d1f0      	bne.n	80026f2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	f003 0310 	and.w	r3, r3, #16
 8002718:	2b00      	cmp	r3, #0
 800271a:	f000 80a9 	beq.w	8002870 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800271e:	4b85      	ldr	r3, [pc, #532]	@ (8002934 <HAL_RCC_OscConfig+0x4f8>)
 8002720:	691b      	ldr	r3, [r3, #16]
 8002722:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002726:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002728:	4b82      	ldr	r3, [pc, #520]	@ (8002934 <HAL_RCC_OscConfig+0x4f8>)
 800272a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800272c:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800272e:	69bb      	ldr	r3, [r7, #24]
 8002730:	2b08      	cmp	r3, #8
 8002732:	d007      	beq.n	8002744 <HAL_RCC_OscConfig+0x308>
 8002734:	69bb      	ldr	r3, [r7, #24]
 8002736:	2b18      	cmp	r3, #24
 8002738:	d13a      	bne.n	80027b0 <HAL_RCC_OscConfig+0x374>
 800273a:	697b      	ldr	r3, [r7, #20]
 800273c:	f003 0303 	and.w	r3, r3, #3
 8002740:	2b01      	cmp	r3, #1
 8002742:	d135      	bne.n	80027b0 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002744:	4b7b      	ldr	r3, [pc, #492]	@ (8002934 <HAL_RCC_OscConfig+0x4f8>)
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800274c:	2b00      	cmp	r3, #0
 800274e:	d005      	beq.n	800275c <HAL_RCC_OscConfig+0x320>
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	69db      	ldr	r3, [r3, #28]
 8002754:	2b80      	cmp	r3, #128	@ 0x80
 8002756:	d001      	beq.n	800275c <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8002758:	2301      	movs	r3, #1
 800275a:	e2c1      	b.n	8002ce0 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800275c:	f7fe fd92 	bl	8001284 <HAL_GetREVID>
 8002760:	4603      	mov	r3, r0
 8002762:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002766:	4293      	cmp	r3, r2
 8002768:	d817      	bhi.n	800279a <HAL_RCC_OscConfig+0x35e>
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	6a1b      	ldr	r3, [r3, #32]
 800276e:	2b20      	cmp	r3, #32
 8002770:	d108      	bne.n	8002784 <HAL_RCC_OscConfig+0x348>
 8002772:	4b70      	ldr	r3, [pc, #448]	@ (8002934 <HAL_RCC_OscConfig+0x4f8>)
 8002774:	685b      	ldr	r3, [r3, #4]
 8002776:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800277a:	4a6e      	ldr	r2, [pc, #440]	@ (8002934 <HAL_RCC_OscConfig+0x4f8>)
 800277c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002780:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002782:	e075      	b.n	8002870 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002784:	4b6b      	ldr	r3, [pc, #428]	@ (8002934 <HAL_RCC_OscConfig+0x4f8>)
 8002786:	685b      	ldr	r3, [r3, #4]
 8002788:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	6a1b      	ldr	r3, [r3, #32]
 8002790:	069b      	lsls	r3, r3, #26
 8002792:	4968      	ldr	r1, [pc, #416]	@ (8002934 <HAL_RCC_OscConfig+0x4f8>)
 8002794:	4313      	orrs	r3, r2
 8002796:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002798:	e06a      	b.n	8002870 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800279a:	4b66      	ldr	r3, [pc, #408]	@ (8002934 <HAL_RCC_OscConfig+0x4f8>)
 800279c:	68db      	ldr	r3, [r3, #12]
 800279e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	6a1b      	ldr	r3, [r3, #32]
 80027a6:	061b      	lsls	r3, r3, #24
 80027a8:	4962      	ldr	r1, [pc, #392]	@ (8002934 <HAL_RCC_OscConfig+0x4f8>)
 80027aa:	4313      	orrs	r3, r2
 80027ac:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80027ae:	e05f      	b.n	8002870 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	69db      	ldr	r3, [r3, #28]
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d042      	beq.n	800283e <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80027b8:	4b5e      	ldr	r3, [pc, #376]	@ (8002934 <HAL_RCC_OscConfig+0x4f8>)
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	4a5d      	ldr	r2, [pc, #372]	@ (8002934 <HAL_RCC_OscConfig+0x4f8>)
 80027be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80027c2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027c4:	f7fe fd2e 	bl	8001224 <HAL_GetTick>
 80027c8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80027ca:	e008      	b.n	80027de <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80027cc:	f7fe fd2a 	bl	8001224 <HAL_GetTick>
 80027d0:	4602      	mov	r2, r0
 80027d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027d4:	1ad3      	subs	r3, r2, r3
 80027d6:	2b02      	cmp	r3, #2
 80027d8:	d901      	bls.n	80027de <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80027da:	2303      	movs	r3, #3
 80027dc:	e280      	b.n	8002ce0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80027de:	4b55      	ldr	r3, [pc, #340]	@ (8002934 <HAL_RCC_OscConfig+0x4f8>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d0f0      	beq.n	80027cc <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80027ea:	f7fe fd4b 	bl	8001284 <HAL_GetREVID>
 80027ee:	4603      	mov	r3, r0
 80027f0:	f241 0203 	movw	r2, #4099	@ 0x1003
 80027f4:	4293      	cmp	r3, r2
 80027f6:	d817      	bhi.n	8002828 <HAL_RCC_OscConfig+0x3ec>
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	6a1b      	ldr	r3, [r3, #32]
 80027fc:	2b20      	cmp	r3, #32
 80027fe:	d108      	bne.n	8002812 <HAL_RCC_OscConfig+0x3d6>
 8002800:	4b4c      	ldr	r3, [pc, #304]	@ (8002934 <HAL_RCC_OscConfig+0x4f8>)
 8002802:	685b      	ldr	r3, [r3, #4]
 8002804:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002808:	4a4a      	ldr	r2, [pc, #296]	@ (8002934 <HAL_RCC_OscConfig+0x4f8>)
 800280a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800280e:	6053      	str	r3, [r2, #4]
 8002810:	e02e      	b.n	8002870 <HAL_RCC_OscConfig+0x434>
 8002812:	4b48      	ldr	r3, [pc, #288]	@ (8002934 <HAL_RCC_OscConfig+0x4f8>)
 8002814:	685b      	ldr	r3, [r3, #4]
 8002816:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	6a1b      	ldr	r3, [r3, #32]
 800281e:	069b      	lsls	r3, r3, #26
 8002820:	4944      	ldr	r1, [pc, #272]	@ (8002934 <HAL_RCC_OscConfig+0x4f8>)
 8002822:	4313      	orrs	r3, r2
 8002824:	604b      	str	r3, [r1, #4]
 8002826:	e023      	b.n	8002870 <HAL_RCC_OscConfig+0x434>
 8002828:	4b42      	ldr	r3, [pc, #264]	@ (8002934 <HAL_RCC_OscConfig+0x4f8>)
 800282a:	68db      	ldr	r3, [r3, #12]
 800282c:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	6a1b      	ldr	r3, [r3, #32]
 8002834:	061b      	lsls	r3, r3, #24
 8002836:	493f      	ldr	r1, [pc, #252]	@ (8002934 <HAL_RCC_OscConfig+0x4f8>)
 8002838:	4313      	orrs	r3, r2
 800283a:	60cb      	str	r3, [r1, #12]
 800283c:	e018      	b.n	8002870 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800283e:	4b3d      	ldr	r3, [pc, #244]	@ (8002934 <HAL_RCC_OscConfig+0x4f8>)
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	4a3c      	ldr	r2, [pc, #240]	@ (8002934 <HAL_RCC_OscConfig+0x4f8>)
 8002844:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002848:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800284a:	f7fe fceb 	bl	8001224 <HAL_GetTick>
 800284e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002850:	e008      	b.n	8002864 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002852:	f7fe fce7 	bl	8001224 <HAL_GetTick>
 8002856:	4602      	mov	r2, r0
 8002858:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800285a:	1ad3      	subs	r3, r2, r3
 800285c:	2b02      	cmp	r3, #2
 800285e:	d901      	bls.n	8002864 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002860:	2303      	movs	r3, #3
 8002862:	e23d      	b.n	8002ce0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002864:	4b33      	ldr	r3, [pc, #204]	@ (8002934 <HAL_RCC_OscConfig+0x4f8>)
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800286c:	2b00      	cmp	r3, #0
 800286e:	d1f0      	bne.n	8002852 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f003 0308 	and.w	r3, r3, #8
 8002878:	2b00      	cmp	r3, #0
 800287a:	d036      	beq.n	80028ea <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	695b      	ldr	r3, [r3, #20]
 8002880:	2b00      	cmp	r3, #0
 8002882:	d019      	beq.n	80028b8 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002884:	4b2b      	ldr	r3, [pc, #172]	@ (8002934 <HAL_RCC_OscConfig+0x4f8>)
 8002886:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002888:	4a2a      	ldr	r2, [pc, #168]	@ (8002934 <HAL_RCC_OscConfig+0x4f8>)
 800288a:	f043 0301 	orr.w	r3, r3, #1
 800288e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002890:	f7fe fcc8 	bl	8001224 <HAL_GetTick>
 8002894:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002896:	e008      	b.n	80028aa <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002898:	f7fe fcc4 	bl	8001224 <HAL_GetTick>
 800289c:	4602      	mov	r2, r0
 800289e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028a0:	1ad3      	subs	r3, r2, r3
 80028a2:	2b02      	cmp	r3, #2
 80028a4:	d901      	bls.n	80028aa <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80028a6:	2303      	movs	r3, #3
 80028a8:	e21a      	b.n	8002ce0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80028aa:	4b22      	ldr	r3, [pc, #136]	@ (8002934 <HAL_RCC_OscConfig+0x4f8>)
 80028ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80028ae:	f003 0302 	and.w	r3, r3, #2
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d0f0      	beq.n	8002898 <HAL_RCC_OscConfig+0x45c>
 80028b6:	e018      	b.n	80028ea <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80028b8:	4b1e      	ldr	r3, [pc, #120]	@ (8002934 <HAL_RCC_OscConfig+0x4f8>)
 80028ba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80028bc:	4a1d      	ldr	r2, [pc, #116]	@ (8002934 <HAL_RCC_OscConfig+0x4f8>)
 80028be:	f023 0301 	bic.w	r3, r3, #1
 80028c2:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028c4:	f7fe fcae 	bl	8001224 <HAL_GetTick>
 80028c8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80028ca:	e008      	b.n	80028de <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028cc:	f7fe fcaa 	bl	8001224 <HAL_GetTick>
 80028d0:	4602      	mov	r2, r0
 80028d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028d4:	1ad3      	subs	r3, r2, r3
 80028d6:	2b02      	cmp	r3, #2
 80028d8:	d901      	bls.n	80028de <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80028da:	2303      	movs	r3, #3
 80028dc:	e200      	b.n	8002ce0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80028de:	4b15      	ldr	r3, [pc, #84]	@ (8002934 <HAL_RCC_OscConfig+0x4f8>)
 80028e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80028e2:	f003 0302 	and.w	r3, r3, #2
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d1f0      	bne.n	80028cc <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f003 0320 	and.w	r3, r3, #32
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d039      	beq.n	800296a <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	699b      	ldr	r3, [r3, #24]
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d01c      	beq.n	8002938 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80028fe:	4b0d      	ldr	r3, [pc, #52]	@ (8002934 <HAL_RCC_OscConfig+0x4f8>)
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	4a0c      	ldr	r2, [pc, #48]	@ (8002934 <HAL_RCC_OscConfig+0x4f8>)
 8002904:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002908:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800290a:	f7fe fc8b 	bl	8001224 <HAL_GetTick>
 800290e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002910:	e008      	b.n	8002924 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002912:	f7fe fc87 	bl	8001224 <HAL_GetTick>
 8002916:	4602      	mov	r2, r0
 8002918:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800291a:	1ad3      	subs	r3, r2, r3
 800291c:	2b02      	cmp	r3, #2
 800291e:	d901      	bls.n	8002924 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8002920:	2303      	movs	r3, #3
 8002922:	e1dd      	b.n	8002ce0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002924:	4b03      	ldr	r3, [pc, #12]	@ (8002934 <HAL_RCC_OscConfig+0x4f8>)
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800292c:	2b00      	cmp	r3, #0
 800292e:	d0f0      	beq.n	8002912 <HAL_RCC_OscConfig+0x4d6>
 8002930:	e01b      	b.n	800296a <HAL_RCC_OscConfig+0x52e>
 8002932:	bf00      	nop
 8002934:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002938:	4b9b      	ldr	r3, [pc, #620]	@ (8002ba8 <HAL_RCC_OscConfig+0x76c>)
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	4a9a      	ldr	r2, [pc, #616]	@ (8002ba8 <HAL_RCC_OscConfig+0x76c>)
 800293e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002942:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002944:	f7fe fc6e 	bl	8001224 <HAL_GetTick>
 8002948:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800294a:	e008      	b.n	800295e <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800294c:	f7fe fc6a 	bl	8001224 <HAL_GetTick>
 8002950:	4602      	mov	r2, r0
 8002952:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002954:	1ad3      	subs	r3, r2, r3
 8002956:	2b02      	cmp	r3, #2
 8002958:	d901      	bls.n	800295e <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800295a:	2303      	movs	r3, #3
 800295c:	e1c0      	b.n	8002ce0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800295e:	4b92      	ldr	r3, [pc, #584]	@ (8002ba8 <HAL_RCC_OscConfig+0x76c>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002966:	2b00      	cmp	r3, #0
 8002968:	d1f0      	bne.n	800294c <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f003 0304 	and.w	r3, r3, #4
 8002972:	2b00      	cmp	r3, #0
 8002974:	f000 8081 	beq.w	8002a7a <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002978:	4b8c      	ldr	r3, [pc, #560]	@ (8002bac <HAL_RCC_OscConfig+0x770>)
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	4a8b      	ldr	r2, [pc, #556]	@ (8002bac <HAL_RCC_OscConfig+0x770>)
 800297e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002982:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002984:	f7fe fc4e 	bl	8001224 <HAL_GetTick>
 8002988:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800298a:	e008      	b.n	800299e <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800298c:	f7fe fc4a 	bl	8001224 <HAL_GetTick>
 8002990:	4602      	mov	r2, r0
 8002992:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002994:	1ad3      	subs	r3, r2, r3
 8002996:	2b64      	cmp	r3, #100	@ 0x64
 8002998:	d901      	bls.n	800299e <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800299a:	2303      	movs	r3, #3
 800299c:	e1a0      	b.n	8002ce0 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800299e:	4b83      	ldr	r3, [pc, #524]	@ (8002bac <HAL_RCC_OscConfig+0x770>)
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d0f0      	beq.n	800298c <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	689b      	ldr	r3, [r3, #8]
 80029ae:	2b01      	cmp	r3, #1
 80029b0:	d106      	bne.n	80029c0 <HAL_RCC_OscConfig+0x584>
 80029b2:	4b7d      	ldr	r3, [pc, #500]	@ (8002ba8 <HAL_RCC_OscConfig+0x76c>)
 80029b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029b6:	4a7c      	ldr	r2, [pc, #496]	@ (8002ba8 <HAL_RCC_OscConfig+0x76c>)
 80029b8:	f043 0301 	orr.w	r3, r3, #1
 80029bc:	6713      	str	r3, [r2, #112]	@ 0x70
 80029be:	e02d      	b.n	8002a1c <HAL_RCC_OscConfig+0x5e0>
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	689b      	ldr	r3, [r3, #8]
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d10c      	bne.n	80029e2 <HAL_RCC_OscConfig+0x5a6>
 80029c8:	4b77      	ldr	r3, [pc, #476]	@ (8002ba8 <HAL_RCC_OscConfig+0x76c>)
 80029ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029cc:	4a76      	ldr	r2, [pc, #472]	@ (8002ba8 <HAL_RCC_OscConfig+0x76c>)
 80029ce:	f023 0301 	bic.w	r3, r3, #1
 80029d2:	6713      	str	r3, [r2, #112]	@ 0x70
 80029d4:	4b74      	ldr	r3, [pc, #464]	@ (8002ba8 <HAL_RCC_OscConfig+0x76c>)
 80029d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029d8:	4a73      	ldr	r2, [pc, #460]	@ (8002ba8 <HAL_RCC_OscConfig+0x76c>)
 80029da:	f023 0304 	bic.w	r3, r3, #4
 80029de:	6713      	str	r3, [r2, #112]	@ 0x70
 80029e0:	e01c      	b.n	8002a1c <HAL_RCC_OscConfig+0x5e0>
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	689b      	ldr	r3, [r3, #8]
 80029e6:	2b05      	cmp	r3, #5
 80029e8:	d10c      	bne.n	8002a04 <HAL_RCC_OscConfig+0x5c8>
 80029ea:	4b6f      	ldr	r3, [pc, #444]	@ (8002ba8 <HAL_RCC_OscConfig+0x76c>)
 80029ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029ee:	4a6e      	ldr	r2, [pc, #440]	@ (8002ba8 <HAL_RCC_OscConfig+0x76c>)
 80029f0:	f043 0304 	orr.w	r3, r3, #4
 80029f4:	6713      	str	r3, [r2, #112]	@ 0x70
 80029f6:	4b6c      	ldr	r3, [pc, #432]	@ (8002ba8 <HAL_RCC_OscConfig+0x76c>)
 80029f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029fa:	4a6b      	ldr	r2, [pc, #428]	@ (8002ba8 <HAL_RCC_OscConfig+0x76c>)
 80029fc:	f043 0301 	orr.w	r3, r3, #1
 8002a00:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a02:	e00b      	b.n	8002a1c <HAL_RCC_OscConfig+0x5e0>
 8002a04:	4b68      	ldr	r3, [pc, #416]	@ (8002ba8 <HAL_RCC_OscConfig+0x76c>)
 8002a06:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a08:	4a67      	ldr	r2, [pc, #412]	@ (8002ba8 <HAL_RCC_OscConfig+0x76c>)
 8002a0a:	f023 0301 	bic.w	r3, r3, #1
 8002a0e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a10:	4b65      	ldr	r3, [pc, #404]	@ (8002ba8 <HAL_RCC_OscConfig+0x76c>)
 8002a12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a14:	4a64      	ldr	r2, [pc, #400]	@ (8002ba8 <HAL_RCC_OscConfig+0x76c>)
 8002a16:	f023 0304 	bic.w	r3, r3, #4
 8002a1a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	689b      	ldr	r3, [r3, #8]
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d015      	beq.n	8002a50 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a24:	f7fe fbfe 	bl	8001224 <HAL_GetTick>
 8002a28:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002a2a:	e00a      	b.n	8002a42 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a2c:	f7fe fbfa 	bl	8001224 <HAL_GetTick>
 8002a30:	4602      	mov	r2, r0
 8002a32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a34:	1ad3      	subs	r3, r2, r3
 8002a36:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a3a:	4293      	cmp	r3, r2
 8002a3c:	d901      	bls.n	8002a42 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8002a3e:	2303      	movs	r3, #3
 8002a40:	e14e      	b.n	8002ce0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002a42:	4b59      	ldr	r3, [pc, #356]	@ (8002ba8 <HAL_RCC_OscConfig+0x76c>)
 8002a44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a46:	f003 0302 	and.w	r3, r3, #2
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d0ee      	beq.n	8002a2c <HAL_RCC_OscConfig+0x5f0>
 8002a4e:	e014      	b.n	8002a7a <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a50:	f7fe fbe8 	bl	8001224 <HAL_GetTick>
 8002a54:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002a56:	e00a      	b.n	8002a6e <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a58:	f7fe fbe4 	bl	8001224 <HAL_GetTick>
 8002a5c:	4602      	mov	r2, r0
 8002a5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a60:	1ad3      	subs	r3, r2, r3
 8002a62:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a66:	4293      	cmp	r3, r2
 8002a68:	d901      	bls.n	8002a6e <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8002a6a:	2303      	movs	r3, #3
 8002a6c:	e138      	b.n	8002ce0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002a6e:	4b4e      	ldr	r3, [pc, #312]	@ (8002ba8 <HAL_RCC_OscConfig+0x76c>)
 8002a70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a72:	f003 0302 	and.w	r3, r3, #2
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d1ee      	bne.n	8002a58 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	f000 812d 	beq.w	8002cde <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8002a84:	4b48      	ldr	r3, [pc, #288]	@ (8002ba8 <HAL_RCC_OscConfig+0x76c>)
 8002a86:	691b      	ldr	r3, [r3, #16]
 8002a88:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002a8c:	2b18      	cmp	r3, #24
 8002a8e:	f000 80bd 	beq.w	8002c0c <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a96:	2b02      	cmp	r3, #2
 8002a98:	f040 809e 	bne.w	8002bd8 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a9c:	4b42      	ldr	r3, [pc, #264]	@ (8002ba8 <HAL_RCC_OscConfig+0x76c>)
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	4a41      	ldr	r2, [pc, #260]	@ (8002ba8 <HAL_RCC_OscConfig+0x76c>)
 8002aa2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002aa6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002aa8:	f7fe fbbc 	bl	8001224 <HAL_GetTick>
 8002aac:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002aae:	e008      	b.n	8002ac2 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ab0:	f7fe fbb8 	bl	8001224 <HAL_GetTick>
 8002ab4:	4602      	mov	r2, r0
 8002ab6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ab8:	1ad3      	subs	r3, r2, r3
 8002aba:	2b02      	cmp	r3, #2
 8002abc:	d901      	bls.n	8002ac2 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8002abe:	2303      	movs	r3, #3
 8002ac0:	e10e      	b.n	8002ce0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002ac2:	4b39      	ldr	r3, [pc, #228]	@ (8002ba8 <HAL_RCC_OscConfig+0x76c>)
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d1f0      	bne.n	8002ab0 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002ace:	4b36      	ldr	r3, [pc, #216]	@ (8002ba8 <HAL_RCC_OscConfig+0x76c>)
 8002ad0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002ad2:	4b37      	ldr	r3, [pc, #220]	@ (8002bb0 <HAL_RCC_OscConfig+0x774>)
 8002ad4:	4013      	ands	r3, r2
 8002ad6:	687a      	ldr	r2, [r7, #4]
 8002ad8:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8002ada:	687a      	ldr	r2, [r7, #4]
 8002adc:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002ade:	0112      	lsls	r2, r2, #4
 8002ae0:	430a      	orrs	r2, r1
 8002ae2:	4931      	ldr	r1, [pc, #196]	@ (8002ba8 <HAL_RCC_OscConfig+0x76c>)
 8002ae4:	4313      	orrs	r3, r2
 8002ae6:	628b      	str	r3, [r1, #40]	@ 0x28
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aec:	3b01      	subs	r3, #1
 8002aee:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002af6:	3b01      	subs	r3, #1
 8002af8:	025b      	lsls	r3, r3, #9
 8002afa:	b29b      	uxth	r3, r3
 8002afc:	431a      	orrs	r2, r3
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b02:	3b01      	subs	r3, #1
 8002b04:	041b      	lsls	r3, r3, #16
 8002b06:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8002b0a:	431a      	orrs	r2, r3
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b10:	3b01      	subs	r3, #1
 8002b12:	061b      	lsls	r3, r3, #24
 8002b14:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8002b18:	4923      	ldr	r1, [pc, #140]	@ (8002ba8 <HAL_RCC_OscConfig+0x76c>)
 8002b1a:	4313      	orrs	r3, r2
 8002b1c:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8002b1e:	4b22      	ldr	r3, [pc, #136]	@ (8002ba8 <HAL_RCC_OscConfig+0x76c>)
 8002b20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b22:	4a21      	ldr	r2, [pc, #132]	@ (8002ba8 <HAL_RCC_OscConfig+0x76c>)
 8002b24:	f023 0301 	bic.w	r3, r3, #1
 8002b28:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002b2a:	4b1f      	ldr	r3, [pc, #124]	@ (8002ba8 <HAL_RCC_OscConfig+0x76c>)
 8002b2c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002b2e:	4b21      	ldr	r3, [pc, #132]	@ (8002bb4 <HAL_RCC_OscConfig+0x778>)
 8002b30:	4013      	ands	r3, r2
 8002b32:	687a      	ldr	r2, [r7, #4]
 8002b34:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002b36:	00d2      	lsls	r2, r2, #3
 8002b38:	491b      	ldr	r1, [pc, #108]	@ (8002ba8 <HAL_RCC_OscConfig+0x76c>)
 8002b3a:	4313      	orrs	r3, r2
 8002b3c:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002b3e:	4b1a      	ldr	r3, [pc, #104]	@ (8002ba8 <HAL_RCC_OscConfig+0x76c>)
 8002b40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b42:	f023 020c 	bic.w	r2, r3, #12
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b4a:	4917      	ldr	r1, [pc, #92]	@ (8002ba8 <HAL_RCC_OscConfig+0x76c>)
 8002b4c:	4313      	orrs	r3, r2
 8002b4e:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002b50:	4b15      	ldr	r3, [pc, #84]	@ (8002ba8 <HAL_RCC_OscConfig+0x76c>)
 8002b52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b54:	f023 0202 	bic.w	r2, r3, #2
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b5c:	4912      	ldr	r1, [pc, #72]	@ (8002ba8 <HAL_RCC_OscConfig+0x76c>)
 8002b5e:	4313      	orrs	r3, r2
 8002b60:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002b62:	4b11      	ldr	r3, [pc, #68]	@ (8002ba8 <HAL_RCC_OscConfig+0x76c>)
 8002b64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b66:	4a10      	ldr	r2, [pc, #64]	@ (8002ba8 <HAL_RCC_OscConfig+0x76c>)
 8002b68:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b6c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002b6e:	4b0e      	ldr	r3, [pc, #56]	@ (8002ba8 <HAL_RCC_OscConfig+0x76c>)
 8002b70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b72:	4a0d      	ldr	r2, [pc, #52]	@ (8002ba8 <HAL_RCC_OscConfig+0x76c>)
 8002b74:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002b78:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002b7a:	4b0b      	ldr	r3, [pc, #44]	@ (8002ba8 <HAL_RCC_OscConfig+0x76c>)
 8002b7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b7e:	4a0a      	ldr	r2, [pc, #40]	@ (8002ba8 <HAL_RCC_OscConfig+0x76c>)
 8002b80:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002b84:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8002b86:	4b08      	ldr	r3, [pc, #32]	@ (8002ba8 <HAL_RCC_OscConfig+0x76c>)
 8002b88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b8a:	4a07      	ldr	r2, [pc, #28]	@ (8002ba8 <HAL_RCC_OscConfig+0x76c>)
 8002b8c:	f043 0301 	orr.w	r3, r3, #1
 8002b90:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002b92:	4b05      	ldr	r3, [pc, #20]	@ (8002ba8 <HAL_RCC_OscConfig+0x76c>)
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	4a04      	ldr	r2, [pc, #16]	@ (8002ba8 <HAL_RCC_OscConfig+0x76c>)
 8002b98:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002b9c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b9e:	f7fe fb41 	bl	8001224 <HAL_GetTick>
 8002ba2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002ba4:	e011      	b.n	8002bca <HAL_RCC_OscConfig+0x78e>
 8002ba6:	bf00      	nop
 8002ba8:	58024400 	.word	0x58024400
 8002bac:	58024800 	.word	0x58024800
 8002bb0:	fffffc0c 	.word	0xfffffc0c
 8002bb4:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bb8:	f7fe fb34 	bl	8001224 <HAL_GetTick>
 8002bbc:	4602      	mov	r2, r0
 8002bbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bc0:	1ad3      	subs	r3, r2, r3
 8002bc2:	2b02      	cmp	r3, #2
 8002bc4:	d901      	bls.n	8002bca <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8002bc6:	2303      	movs	r3, #3
 8002bc8:	e08a      	b.n	8002ce0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002bca:	4b47      	ldr	r3, [pc, #284]	@ (8002ce8 <HAL_RCC_OscConfig+0x8ac>)
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d0f0      	beq.n	8002bb8 <HAL_RCC_OscConfig+0x77c>
 8002bd6:	e082      	b.n	8002cde <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bd8:	4b43      	ldr	r3, [pc, #268]	@ (8002ce8 <HAL_RCC_OscConfig+0x8ac>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	4a42      	ldr	r2, [pc, #264]	@ (8002ce8 <HAL_RCC_OscConfig+0x8ac>)
 8002bde:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002be2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002be4:	f7fe fb1e 	bl	8001224 <HAL_GetTick>
 8002be8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002bea:	e008      	b.n	8002bfe <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bec:	f7fe fb1a 	bl	8001224 <HAL_GetTick>
 8002bf0:	4602      	mov	r2, r0
 8002bf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bf4:	1ad3      	subs	r3, r2, r3
 8002bf6:	2b02      	cmp	r3, #2
 8002bf8:	d901      	bls.n	8002bfe <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8002bfa:	2303      	movs	r3, #3
 8002bfc:	e070      	b.n	8002ce0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002bfe:	4b3a      	ldr	r3, [pc, #232]	@ (8002ce8 <HAL_RCC_OscConfig+0x8ac>)
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d1f0      	bne.n	8002bec <HAL_RCC_OscConfig+0x7b0>
 8002c0a:	e068      	b.n	8002cde <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002c0c:	4b36      	ldr	r3, [pc, #216]	@ (8002ce8 <HAL_RCC_OscConfig+0x8ac>)
 8002c0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c10:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002c12:	4b35      	ldr	r3, [pc, #212]	@ (8002ce8 <HAL_RCC_OscConfig+0x8ac>)
 8002c14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c16:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c1c:	2b01      	cmp	r3, #1
 8002c1e:	d031      	beq.n	8002c84 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c20:	693b      	ldr	r3, [r7, #16]
 8002c22:	f003 0203 	and.w	r2, r3, #3
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002c2a:	429a      	cmp	r2, r3
 8002c2c:	d12a      	bne.n	8002c84 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002c2e:	693b      	ldr	r3, [r7, #16]
 8002c30:	091b      	lsrs	r3, r3, #4
 8002c32:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c3a:	429a      	cmp	r2, r3
 8002c3c:	d122      	bne.n	8002c84 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c48:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002c4a:	429a      	cmp	r2, r3
 8002c4c:	d11a      	bne.n	8002c84 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	0a5b      	lsrs	r3, r3, #9
 8002c52:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c5a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002c5c:	429a      	cmp	r2, r3
 8002c5e:	d111      	bne.n	8002c84 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	0c1b      	lsrs	r3, r3, #16
 8002c64:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c6c:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002c6e:	429a      	cmp	r2, r3
 8002c70:	d108      	bne.n	8002c84 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	0e1b      	lsrs	r3, r3, #24
 8002c76:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c7e:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002c80:	429a      	cmp	r2, r3
 8002c82:	d001      	beq.n	8002c88 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8002c84:	2301      	movs	r3, #1
 8002c86:	e02b      	b.n	8002ce0 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8002c88:	4b17      	ldr	r3, [pc, #92]	@ (8002ce8 <HAL_RCC_OscConfig+0x8ac>)
 8002c8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c8c:	08db      	lsrs	r3, r3, #3
 8002c8e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002c92:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002c98:	693a      	ldr	r2, [r7, #16]
 8002c9a:	429a      	cmp	r2, r3
 8002c9c:	d01f      	beq.n	8002cde <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8002c9e:	4b12      	ldr	r3, [pc, #72]	@ (8002ce8 <HAL_RCC_OscConfig+0x8ac>)
 8002ca0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ca2:	4a11      	ldr	r2, [pc, #68]	@ (8002ce8 <HAL_RCC_OscConfig+0x8ac>)
 8002ca4:	f023 0301 	bic.w	r3, r3, #1
 8002ca8:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002caa:	f7fe fabb 	bl	8001224 <HAL_GetTick>
 8002cae:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8002cb0:	bf00      	nop
 8002cb2:	f7fe fab7 	bl	8001224 <HAL_GetTick>
 8002cb6:	4602      	mov	r2, r0
 8002cb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cba:	4293      	cmp	r3, r2
 8002cbc:	d0f9      	beq.n	8002cb2 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002cbe:	4b0a      	ldr	r3, [pc, #40]	@ (8002ce8 <HAL_RCC_OscConfig+0x8ac>)
 8002cc0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002cc2:	4b0a      	ldr	r3, [pc, #40]	@ (8002cec <HAL_RCC_OscConfig+0x8b0>)
 8002cc4:	4013      	ands	r3, r2
 8002cc6:	687a      	ldr	r2, [r7, #4]
 8002cc8:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002cca:	00d2      	lsls	r2, r2, #3
 8002ccc:	4906      	ldr	r1, [pc, #24]	@ (8002ce8 <HAL_RCC_OscConfig+0x8ac>)
 8002cce:	4313      	orrs	r3, r2
 8002cd0:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8002cd2:	4b05      	ldr	r3, [pc, #20]	@ (8002ce8 <HAL_RCC_OscConfig+0x8ac>)
 8002cd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cd6:	4a04      	ldr	r2, [pc, #16]	@ (8002ce8 <HAL_RCC_OscConfig+0x8ac>)
 8002cd8:	f043 0301 	orr.w	r3, r3, #1
 8002cdc:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8002cde:	2300      	movs	r3, #0
}
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	3730      	adds	r7, #48	@ 0x30
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	bd80      	pop	{r7, pc}
 8002ce8:	58024400 	.word	0x58024400
 8002cec:	ffff0007 	.word	0xffff0007

08002cf0 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	b086      	sub	sp, #24
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
 8002cf8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d101      	bne.n	8002d04 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002d00:	2301      	movs	r3, #1
 8002d02:	e19c      	b.n	800303e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002d04:	4b8a      	ldr	r3, [pc, #552]	@ (8002f30 <HAL_RCC_ClockConfig+0x240>)
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f003 030f 	and.w	r3, r3, #15
 8002d0c:	683a      	ldr	r2, [r7, #0]
 8002d0e:	429a      	cmp	r2, r3
 8002d10:	d910      	bls.n	8002d34 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d12:	4b87      	ldr	r3, [pc, #540]	@ (8002f30 <HAL_RCC_ClockConfig+0x240>)
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f023 020f 	bic.w	r2, r3, #15
 8002d1a:	4985      	ldr	r1, [pc, #532]	@ (8002f30 <HAL_RCC_ClockConfig+0x240>)
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	4313      	orrs	r3, r2
 8002d20:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d22:	4b83      	ldr	r3, [pc, #524]	@ (8002f30 <HAL_RCC_ClockConfig+0x240>)
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f003 030f 	and.w	r3, r3, #15
 8002d2a:	683a      	ldr	r2, [r7, #0]
 8002d2c:	429a      	cmp	r2, r3
 8002d2e:	d001      	beq.n	8002d34 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002d30:	2301      	movs	r3, #1
 8002d32:	e184      	b.n	800303e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f003 0304 	and.w	r3, r3, #4
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d010      	beq.n	8002d62 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	691a      	ldr	r2, [r3, #16]
 8002d44:	4b7b      	ldr	r3, [pc, #492]	@ (8002f34 <HAL_RCC_ClockConfig+0x244>)
 8002d46:	699b      	ldr	r3, [r3, #24]
 8002d48:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002d4c:	429a      	cmp	r2, r3
 8002d4e:	d908      	bls.n	8002d62 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002d50:	4b78      	ldr	r3, [pc, #480]	@ (8002f34 <HAL_RCC_ClockConfig+0x244>)
 8002d52:	699b      	ldr	r3, [r3, #24]
 8002d54:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	691b      	ldr	r3, [r3, #16]
 8002d5c:	4975      	ldr	r1, [pc, #468]	@ (8002f34 <HAL_RCC_ClockConfig+0x244>)
 8002d5e:	4313      	orrs	r3, r2
 8002d60:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f003 0308 	and.w	r3, r3, #8
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d010      	beq.n	8002d90 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	695a      	ldr	r2, [r3, #20]
 8002d72:	4b70      	ldr	r3, [pc, #448]	@ (8002f34 <HAL_RCC_ClockConfig+0x244>)
 8002d74:	69db      	ldr	r3, [r3, #28]
 8002d76:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002d7a:	429a      	cmp	r2, r3
 8002d7c:	d908      	bls.n	8002d90 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002d7e:	4b6d      	ldr	r3, [pc, #436]	@ (8002f34 <HAL_RCC_ClockConfig+0x244>)
 8002d80:	69db      	ldr	r3, [r3, #28]
 8002d82:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	695b      	ldr	r3, [r3, #20]
 8002d8a:	496a      	ldr	r1, [pc, #424]	@ (8002f34 <HAL_RCC_ClockConfig+0x244>)
 8002d8c:	4313      	orrs	r3, r2
 8002d8e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f003 0310 	and.w	r3, r3, #16
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d010      	beq.n	8002dbe <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	699a      	ldr	r2, [r3, #24]
 8002da0:	4b64      	ldr	r3, [pc, #400]	@ (8002f34 <HAL_RCC_ClockConfig+0x244>)
 8002da2:	69db      	ldr	r3, [r3, #28]
 8002da4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002da8:	429a      	cmp	r2, r3
 8002daa:	d908      	bls.n	8002dbe <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002dac:	4b61      	ldr	r3, [pc, #388]	@ (8002f34 <HAL_RCC_ClockConfig+0x244>)
 8002dae:	69db      	ldr	r3, [r3, #28]
 8002db0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	699b      	ldr	r3, [r3, #24]
 8002db8:	495e      	ldr	r1, [pc, #376]	@ (8002f34 <HAL_RCC_ClockConfig+0x244>)
 8002dba:	4313      	orrs	r3, r2
 8002dbc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f003 0320 	and.w	r3, r3, #32
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d010      	beq.n	8002dec <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	69da      	ldr	r2, [r3, #28]
 8002dce:	4b59      	ldr	r3, [pc, #356]	@ (8002f34 <HAL_RCC_ClockConfig+0x244>)
 8002dd0:	6a1b      	ldr	r3, [r3, #32]
 8002dd2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002dd6:	429a      	cmp	r2, r3
 8002dd8:	d908      	bls.n	8002dec <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002dda:	4b56      	ldr	r3, [pc, #344]	@ (8002f34 <HAL_RCC_ClockConfig+0x244>)
 8002ddc:	6a1b      	ldr	r3, [r3, #32]
 8002dde:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	69db      	ldr	r3, [r3, #28]
 8002de6:	4953      	ldr	r1, [pc, #332]	@ (8002f34 <HAL_RCC_ClockConfig+0x244>)
 8002de8:	4313      	orrs	r3, r2
 8002dea:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f003 0302 	and.w	r3, r3, #2
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d010      	beq.n	8002e1a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	68da      	ldr	r2, [r3, #12]
 8002dfc:	4b4d      	ldr	r3, [pc, #308]	@ (8002f34 <HAL_RCC_ClockConfig+0x244>)
 8002dfe:	699b      	ldr	r3, [r3, #24]
 8002e00:	f003 030f 	and.w	r3, r3, #15
 8002e04:	429a      	cmp	r2, r3
 8002e06:	d908      	bls.n	8002e1a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e08:	4b4a      	ldr	r3, [pc, #296]	@ (8002f34 <HAL_RCC_ClockConfig+0x244>)
 8002e0a:	699b      	ldr	r3, [r3, #24]
 8002e0c:	f023 020f 	bic.w	r2, r3, #15
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	68db      	ldr	r3, [r3, #12]
 8002e14:	4947      	ldr	r1, [pc, #284]	@ (8002f34 <HAL_RCC_ClockConfig+0x244>)
 8002e16:	4313      	orrs	r3, r2
 8002e18:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f003 0301 	and.w	r3, r3, #1
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d055      	beq.n	8002ed2 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8002e26:	4b43      	ldr	r3, [pc, #268]	@ (8002f34 <HAL_RCC_ClockConfig+0x244>)
 8002e28:	699b      	ldr	r3, [r3, #24]
 8002e2a:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	689b      	ldr	r3, [r3, #8]
 8002e32:	4940      	ldr	r1, [pc, #256]	@ (8002f34 <HAL_RCC_ClockConfig+0x244>)
 8002e34:	4313      	orrs	r3, r2
 8002e36:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	685b      	ldr	r3, [r3, #4]
 8002e3c:	2b02      	cmp	r3, #2
 8002e3e:	d107      	bne.n	8002e50 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002e40:	4b3c      	ldr	r3, [pc, #240]	@ (8002f34 <HAL_RCC_ClockConfig+0x244>)
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d121      	bne.n	8002e90 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002e4c:	2301      	movs	r3, #1
 8002e4e:	e0f6      	b.n	800303e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	685b      	ldr	r3, [r3, #4]
 8002e54:	2b03      	cmp	r3, #3
 8002e56:	d107      	bne.n	8002e68 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002e58:	4b36      	ldr	r3, [pc, #216]	@ (8002f34 <HAL_RCC_ClockConfig+0x244>)
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d115      	bne.n	8002e90 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002e64:	2301      	movs	r3, #1
 8002e66:	e0ea      	b.n	800303e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	685b      	ldr	r3, [r3, #4]
 8002e6c:	2b01      	cmp	r3, #1
 8002e6e:	d107      	bne.n	8002e80 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002e70:	4b30      	ldr	r3, [pc, #192]	@ (8002f34 <HAL_RCC_ClockConfig+0x244>)
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d109      	bne.n	8002e90 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002e7c:	2301      	movs	r3, #1
 8002e7e:	e0de      	b.n	800303e <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002e80:	4b2c      	ldr	r3, [pc, #176]	@ (8002f34 <HAL_RCC_ClockConfig+0x244>)
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f003 0304 	and.w	r3, r3, #4
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d101      	bne.n	8002e90 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002e8c:	2301      	movs	r3, #1
 8002e8e:	e0d6      	b.n	800303e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002e90:	4b28      	ldr	r3, [pc, #160]	@ (8002f34 <HAL_RCC_ClockConfig+0x244>)
 8002e92:	691b      	ldr	r3, [r3, #16]
 8002e94:	f023 0207 	bic.w	r2, r3, #7
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	685b      	ldr	r3, [r3, #4]
 8002e9c:	4925      	ldr	r1, [pc, #148]	@ (8002f34 <HAL_RCC_ClockConfig+0x244>)
 8002e9e:	4313      	orrs	r3, r2
 8002ea0:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ea2:	f7fe f9bf 	bl	8001224 <HAL_GetTick>
 8002ea6:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ea8:	e00a      	b.n	8002ec0 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002eaa:	f7fe f9bb 	bl	8001224 <HAL_GetTick>
 8002eae:	4602      	mov	r2, r0
 8002eb0:	697b      	ldr	r3, [r7, #20]
 8002eb2:	1ad3      	subs	r3, r2, r3
 8002eb4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002eb8:	4293      	cmp	r3, r2
 8002eba:	d901      	bls.n	8002ec0 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8002ebc:	2303      	movs	r3, #3
 8002ebe:	e0be      	b.n	800303e <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ec0:	4b1c      	ldr	r3, [pc, #112]	@ (8002f34 <HAL_RCC_ClockConfig+0x244>)
 8002ec2:	691b      	ldr	r3, [r3, #16]
 8002ec4:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	685b      	ldr	r3, [r3, #4]
 8002ecc:	00db      	lsls	r3, r3, #3
 8002ece:	429a      	cmp	r2, r3
 8002ed0:	d1eb      	bne.n	8002eaa <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f003 0302 	and.w	r3, r3, #2
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d010      	beq.n	8002f00 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	68da      	ldr	r2, [r3, #12]
 8002ee2:	4b14      	ldr	r3, [pc, #80]	@ (8002f34 <HAL_RCC_ClockConfig+0x244>)
 8002ee4:	699b      	ldr	r3, [r3, #24]
 8002ee6:	f003 030f 	and.w	r3, r3, #15
 8002eea:	429a      	cmp	r2, r3
 8002eec:	d208      	bcs.n	8002f00 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002eee:	4b11      	ldr	r3, [pc, #68]	@ (8002f34 <HAL_RCC_ClockConfig+0x244>)
 8002ef0:	699b      	ldr	r3, [r3, #24]
 8002ef2:	f023 020f 	bic.w	r2, r3, #15
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	68db      	ldr	r3, [r3, #12]
 8002efa:	490e      	ldr	r1, [pc, #56]	@ (8002f34 <HAL_RCC_ClockConfig+0x244>)
 8002efc:	4313      	orrs	r3, r2
 8002efe:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002f00:	4b0b      	ldr	r3, [pc, #44]	@ (8002f30 <HAL_RCC_ClockConfig+0x240>)
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f003 030f 	and.w	r3, r3, #15
 8002f08:	683a      	ldr	r2, [r7, #0]
 8002f0a:	429a      	cmp	r2, r3
 8002f0c:	d214      	bcs.n	8002f38 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f0e:	4b08      	ldr	r3, [pc, #32]	@ (8002f30 <HAL_RCC_ClockConfig+0x240>)
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f023 020f 	bic.w	r2, r3, #15
 8002f16:	4906      	ldr	r1, [pc, #24]	@ (8002f30 <HAL_RCC_ClockConfig+0x240>)
 8002f18:	683b      	ldr	r3, [r7, #0]
 8002f1a:	4313      	orrs	r3, r2
 8002f1c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f1e:	4b04      	ldr	r3, [pc, #16]	@ (8002f30 <HAL_RCC_ClockConfig+0x240>)
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f003 030f 	and.w	r3, r3, #15
 8002f26:	683a      	ldr	r2, [r7, #0]
 8002f28:	429a      	cmp	r2, r3
 8002f2a:	d005      	beq.n	8002f38 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002f2c:	2301      	movs	r3, #1
 8002f2e:	e086      	b.n	800303e <HAL_RCC_ClockConfig+0x34e>
 8002f30:	52002000 	.word	0x52002000
 8002f34:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f003 0304 	and.w	r3, r3, #4
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d010      	beq.n	8002f66 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	691a      	ldr	r2, [r3, #16]
 8002f48:	4b3f      	ldr	r3, [pc, #252]	@ (8003048 <HAL_RCC_ClockConfig+0x358>)
 8002f4a:	699b      	ldr	r3, [r3, #24]
 8002f4c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002f50:	429a      	cmp	r2, r3
 8002f52:	d208      	bcs.n	8002f66 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002f54:	4b3c      	ldr	r3, [pc, #240]	@ (8003048 <HAL_RCC_ClockConfig+0x358>)
 8002f56:	699b      	ldr	r3, [r3, #24]
 8002f58:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	691b      	ldr	r3, [r3, #16]
 8002f60:	4939      	ldr	r1, [pc, #228]	@ (8003048 <HAL_RCC_ClockConfig+0x358>)
 8002f62:	4313      	orrs	r3, r2
 8002f64:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f003 0308 	and.w	r3, r3, #8
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d010      	beq.n	8002f94 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	695a      	ldr	r2, [r3, #20]
 8002f76:	4b34      	ldr	r3, [pc, #208]	@ (8003048 <HAL_RCC_ClockConfig+0x358>)
 8002f78:	69db      	ldr	r3, [r3, #28]
 8002f7a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002f7e:	429a      	cmp	r2, r3
 8002f80:	d208      	bcs.n	8002f94 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002f82:	4b31      	ldr	r3, [pc, #196]	@ (8003048 <HAL_RCC_ClockConfig+0x358>)
 8002f84:	69db      	ldr	r3, [r3, #28]
 8002f86:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	695b      	ldr	r3, [r3, #20]
 8002f8e:	492e      	ldr	r1, [pc, #184]	@ (8003048 <HAL_RCC_ClockConfig+0x358>)
 8002f90:	4313      	orrs	r3, r2
 8002f92:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f003 0310 	and.w	r3, r3, #16
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d010      	beq.n	8002fc2 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	699a      	ldr	r2, [r3, #24]
 8002fa4:	4b28      	ldr	r3, [pc, #160]	@ (8003048 <HAL_RCC_ClockConfig+0x358>)
 8002fa6:	69db      	ldr	r3, [r3, #28]
 8002fa8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002fac:	429a      	cmp	r2, r3
 8002fae:	d208      	bcs.n	8002fc2 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002fb0:	4b25      	ldr	r3, [pc, #148]	@ (8003048 <HAL_RCC_ClockConfig+0x358>)
 8002fb2:	69db      	ldr	r3, [r3, #28]
 8002fb4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	699b      	ldr	r3, [r3, #24]
 8002fbc:	4922      	ldr	r1, [pc, #136]	@ (8003048 <HAL_RCC_ClockConfig+0x358>)
 8002fbe:	4313      	orrs	r3, r2
 8002fc0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f003 0320 	and.w	r3, r3, #32
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d010      	beq.n	8002ff0 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	69da      	ldr	r2, [r3, #28]
 8002fd2:	4b1d      	ldr	r3, [pc, #116]	@ (8003048 <HAL_RCC_ClockConfig+0x358>)
 8002fd4:	6a1b      	ldr	r3, [r3, #32]
 8002fd6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002fda:	429a      	cmp	r2, r3
 8002fdc:	d208      	bcs.n	8002ff0 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002fde:	4b1a      	ldr	r3, [pc, #104]	@ (8003048 <HAL_RCC_ClockConfig+0x358>)
 8002fe0:	6a1b      	ldr	r3, [r3, #32]
 8002fe2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	69db      	ldr	r3, [r3, #28]
 8002fea:	4917      	ldr	r1, [pc, #92]	@ (8003048 <HAL_RCC_ClockConfig+0x358>)
 8002fec:	4313      	orrs	r3, r2
 8002fee:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002ff0:	f000 f834 	bl	800305c <HAL_RCC_GetSysClockFreq>
 8002ff4:	4602      	mov	r2, r0
 8002ff6:	4b14      	ldr	r3, [pc, #80]	@ (8003048 <HAL_RCC_ClockConfig+0x358>)
 8002ff8:	699b      	ldr	r3, [r3, #24]
 8002ffa:	0a1b      	lsrs	r3, r3, #8
 8002ffc:	f003 030f 	and.w	r3, r3, #15
 8003000:	4912      	ldr	r1, [pc, #72]	@ (800304c <HAL_RCC_ClockConfig+0x35c>)
 8003002:	5ccb      	ldrb	r3, [r1, r3]
 8003004:	f003 031f 	and.w	r3, r3, #31
 8003008:	fa22 f303 	lsr.w	r3, r2, r3
 800300c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800300e:	4b0e      	ldr	r3, [pc, #56]	@ (8003048 <HAL_RCC_ClockConfig+0x358>)
 8003010:	699b      	ldr	r3, [r3, #24]
 8003012:	f003 030f 	and.w	r3, r3, #15
 8003016:	4a0d      	ldr	r2, [pc, #52]	@ (800304c <HAL_RCC_ClockConfig+0x35c>)
 8003018:	5cd3      	ldrb	r3, [r2, r3]
 800301a:	f003 031f 	and.w	r3, r3, #31
 800301e:	693a      	ldr	r2, [r7, #16]
 8003020:	fa22 f303 	lsr.w	r3, r2, r3
 8003024:	4a0a      	ldr	r2, [pc, #40]	@ (8003050 <HAL_RCC_ClockConfig+0x360>)
 8003026:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003028:	4a0a      	ldr	r2, [pc, #40]	@ (8003054 <HAL_RCC_ClockConfig+0x364>)
 800302a:	693b      	ldr	r3, [r7, #16]
 800302c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800302e:	4b0a      	ldr	r3, [pc, #40]	@ (8003058 <HAL_RCC_ClockConfig+0x368>)
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	4618      	mov	r0, r3
 8003034:	f7fe f8ac 	bl	8001190 <HAL_InitTick>
 8003038:	4603      	mov	r3, r0
 800303a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800303c:	7bfb      	ldrb	r3, [r7, #15]
}
 800303e:	4618      	mov	r0, r3
 8003040:	3718      	adds	r7, #24
 8003042:	46bd      	mov	sp, r7
 8003044:	bd80      	pop	{r7, pc}
 8003046:	bf00      	nop
 8003048:	58024400 	.word	0x58024400
 800304c:	08006db0 	.word	0x08006db0
 8003050:	24000004 	.word	0x24000004
 8003054:	24000000 	.word	0x24000000
 8003058:	24000008 	.word	0x24000008

0800305c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800305c:	b480      	push	{r7}
 800305e:	b089      	sub	sp, #36	@ 0x24
 8003060:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003062:	4bb3      	ldr	r3, [pc, #716]	@ (8003330 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003064:	691b      	ldr	r3, [r3, #16]
 8003066:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800306a:	2b18      	cmp	r3, #24
 800306c:	f200 8155 	bhi.w	800331a <HAL_RCC_GetSysClockFreq+0x2be>
 8003070:	a201      	add	r2, pc, #4	@ (adr r2, 8003078 <HAL_RCC_GetSysClockFreq+0x1c>)
 8003072:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003076:	bf00      	nop
 8003078:	080030dd 	.word	0x080030dd
 800307c:	0800331b 	.word	0x0800331b
 8003080:	0800331b 	.word	0x0800331b
 8003084:	0800331b 	.word	0x0800331b
 8003088:	0800331b 	.word	0x0800331b
 800308c:	0800331b 	.word	0x0800331b
 8003090:	0800331b 	.word	0x0800331b
 8003094:	0800331b 	.word	0x0800331b
 8003098:	08003103 	.word	0x08003103
 800309c:	0800331b 	.word	0x0800331b
 80030a0:	0800331b 	.word	0x0800331b
 80030a4:	0800331b 	.word	0x0800331b
 80030a8:	0800331b 	.word	0x0800331b
 80030ac:	0800331b 	.word	0x0800331b
 80030b0:	0800331b 	.word	0x0800331b
 80030b4:	0800331b 	.word	0x0800331b
 80030b8:	08003109 	.word	0x08003109
 80030bc:	0800331b 	.word	0x0800331b
 80030c0:	0800331b 	.word	0x0800331b
 80030c4:	0800331b 	.word	0x0800331b
 80030c8:	0800331b 	.word	0x0800331b
 80030cc:	0800331b 	.word	0x0800331b
 80030d0:	0800331b 	.word	0x0800331b
 80030d4:	0800331b 	.word	0x0800331b
 80030d8:	0800310f 	.word	0x0800310f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80030dc:	4b94      	ldr	r3, [pc, #592]	@ (8003330 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f003 0320 	and.w	r3, r3, #32
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d009      	beq.n	80030fc <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80030e8:	4b91      	ldr	r3, [pc, #580]	@ (8003330 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	08db      	lsrs	r3, r3, #3
 80030ee:	f003 0303 	and.w	r3, r3, #3
 80030f2:	4a90      	ldr	r2, [pc, #576]	@ (8003334 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80030f4:	fa22 f303 	lsr.w	r3, r2, r3
 80030f8:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80030fa:	e111      	b.n	8003320 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80030fc:	4b8d      	ldr	r3, [pc, #564]	@ (8003334 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80030fe:	61bb      	str	r3, [r7, #24]
      break;
 8003100:	e10e      	b.n	8003320 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8003102:	4b8d      	ldr	r3, [pc, #564]	@ (8003338 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003104:	61bb      	str	r3, [r7, #24]
      break;
 8003106:	e10b      	b.n	8003320 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8003108:	4b8c      	ldr	r3, [pc, #560]	@ (800333c <HAL_RCC_GetSysClockFreq+0x2e0>)
 800310a:	61bb      	str	r3, [r7, #24]
      break;
 800310c:	e108      	b.n	8003320 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800310e:	4b88      	ldr	r3, [pc, #544]	@ (8003330 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003110:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003112:	f003 0303 	and.w	r3, r3, #3
 8003116:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8003118:	4b85      	ldr	r3, [pc, #532]	@ (8003330 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800311a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800311c:	091b      	lsrs	r3, r3, #4
 800311e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003122:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003124:	4b82      	ldr	r3, [pc, #520]	@ (8003330 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003126:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003128:	f003 0301 	and.w	r3, r3, #1
 800312c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800312e:	4b80      	ldr	r3, [pc, #512]	@ (8003330 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003130:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003132:	08db      	lsrs	r3, r3, #3
 8003134:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003138:	68fa      	ldr	r2, [r7, #12]
 800313a:	fb02 f303 	mul.w	r3, r2, r3
 800313e:	ee07 3a90 	vmov	s15, r3
 8003142:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003146:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800314a:	693b      	ldr	r3, [r7, #16]
 800314c:	2b00      	cmp	r3, #0
 800314e:	f000 80e1 	beq.w	8003314 <HAL_RCC_GetSysClockFreq+0x2b8>
 8003152:	697b      	ldr	r3, [r7, #20]
 8003154:	2b02      	cmp	r3, #2
 8003156:	f000 8083 	beq.w	8003260 <HAL_RCC_GetSysClockFreq+0x204>
 800315a:	697b      	ldr	r3, [r7, #20]
 800315c:	2b02      	cmp	r3, #2
 800315e:	f200 80a1 	bhi.w	80032a4 <HAL_RCC_GetSysClockFreq+0x248>
 8003162:	697b      	ldr	r3, [r7, #20]
 8003164:	2b00      	cmp	r3, #0
 8003166:	d003      	beq.n	8003170 <HAL_RCC_GetSysClockFreq+0x114>
 8003168:	697b      	ldr	r3, [r7, #20]
 800316a:	2b01      	cmp	r3, #1
 800316c:	d056      	beq.n	800321c <HAL_RCC_GetSysClockFreq+0x1c0>
 800316e:	e099      	b.n	80032a4 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003170:	4b6f      	ldr	r3, [pc, #444]	@ (8003330 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f003 0320 	and.w	r3, r3, #32
 8003178:	2b00      	cmp	r3, #0
 800317a:	d02d      	beq.n	80031d8 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800317c:	4b6c      	ldr	r3, [pc, #432]	@ (8003330 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	08db      	lsrs	r3, r3, #3
 8003182:	f003 0303 	and.w	r3, r3, #3
 8003186:	4a6b      	ldr	r2, [pc, #428]	@ (8003334 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003188:	fa22 f303 	lsr.w	r3, r2, r3
 800318c:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	ee07 3a90 	vmov	s15, r3
 8003194:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003198:	693b      	ldr	r3, [r7, #16]
 800319a:	ee07 3a90 	vmov	s15, r3
 800319e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80031a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80031a6:	4b62      	ldr	r3, [pc, #392]	@ (8003330 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80031a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80031ae:	ee07 3a90 	vmov	s15, r3
 80031b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80031b6:	ed97 6a02 	vldr	s12, [r7, #8]
 80031ba:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8003340 <HAL_RCC_GetSysClockFreq+0x2e4>
 80031be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80031c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80031c6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80031ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80031ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031d2:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80031d6:	e087      	b.n	80032e8 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80031d8:	693b      	ldr	r3, [r7, #16]
 80031da:	ee07 3a90 	vmov	s15, r3
 80031de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80031e2:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8003344 <HAL_RCC_GetSysClockFreq+0x2e8>
 80031e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80031ea:	4b51      	ldr	r3, [pc, #324]	@ (8003330 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80031ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80031f2:	ee07 3a90 	vmov	s15, r3
 80031f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80031fa:	ed97 6a02 	vldr	s12, [r7, #8]
 80031fe:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8003340 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003202:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003206:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800320a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800320e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003212:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003216:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800321a:	e065      	b.n	80032e8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800321c:	693b      	ldr	r3, [r7, #16]
 800321e:	ee07 3a90 	vmov	s15, r3
 8003222:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003226:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8003348 <HAL_RCC_GetSysClockFreq+0x2ec>
 800322a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800322e:	4b40      	ldr	r3, [pc, #256]	@ (8003330 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003230:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003232:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003236:	ee07 3a90 	vmov	s15, r3
 800323a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800323e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003242:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8003340 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003246:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800324a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800324e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003252:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003256:	ee67 7a27 	vmul.f32	s15, s14, s15
 800325a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800325e:	e043      	b.n	80032e8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003260:	693b      	ldr	r3, [r7, #16]
 8003262:	ee07 3a90 	vmov	s15, r3
 8003266:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800326a:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800334c <HAL_RCC_GetSysClockFreq+0x2f0>
 800326e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003272:	4b2f      	ldr	r3, [pc, #188]	@ (8003330 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003274:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003276:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800327a:	ee07 3a90 	vmov	s15, r3
 800327e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003282:	ed97 6a02 	vldr	s12, [r7, #8]
 8003286:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8003340 <HAL_RCC_GetSysClockFreq+0x2e4>
 800328a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800328e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003292:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003296:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800329a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800329e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80032a2:	e021      	b.n	80032e8 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80032a4:	693b      	ldr	r3, [r7, #16]
 80032a6:	ee07 3a90 	vmov	s15, r3
 80032aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80032ae:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8003348 <HAL_RCC_GetSysClockFreq+0x2ec>
 80032b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80032b6:	4b1e      	ldr	r3, [pc, #120]	@ (8003330 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80032b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80032be:	ee07 3a90 	vmov	s15, r3
 80032c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80032c6:	ed97 6a02 	vldr	s12, [r7, #8]
 80032ca:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8003340 <HAL_RCC_GetSysClockFreq+0x2e4>
 80032ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80032d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80032d6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80032da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80032de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80032e2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80032e6:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80032e8:	4b11      	ldr	r3, [pc, #68]	@ (8003330 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80032ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032ec:	0a5b      	lsrs	r3, r3, #9
 80032ee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80032f2:	3301      	adds	r3, #1
 80032f4:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80032f6:	683b      	ldr	r3, [r7, #0]
 80032f8:	ee07 3a90 	vmov	s15, r3
 80032fc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003300:	edd7 6a07 	vldr	s13, [r7, #28]
 8003304:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003308:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800330c:	ee17 3a90 	vmov	r3, s15
 8003310:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8003312:	e005      	b.n	8003320 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8003314:	2300      	movs	r3, #0
 8003316:	61bb      	str	r3, [r7, #24]
      break;
 8003318:	e002      	b.n	8003320 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800331a:	4b07      	ldr	r3, [pc, #28]	@ (8003338 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800331c:	61bb      	str	r3, [r7, #24]
      break;
 800331e:	bf00      	nop
  }

  return sysclockfreq;
 8003320:	69bb      	ldr	r3, [r7, #24]
}
 8003322:	4618      	mov	r0, r3
 8003324:	3724      	adds	r7, #36	@ 0x24
 8003326:	46bd      	mov	sp, r7
 8003328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332c:	4770      	bx	lr
 800332e:	bf00      	nop
 8003330:	58024400 	.word	0x58024400
 8003334:	03d09000 	.word	0x03d09000
 8003338:	003d0900 	.word	0x003d0900
 800333c:	007a1200 	.word	0x007a1200
 8003340:	46000000 	.word	0x46000000
 8003344:	4c742400 	.word	0x4c742400
 8003348:	4a742400 	.word	0x4a742400
 800334c:	4af42400 	.word	0x4af42400

08003350 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	b082      	sub	sp, #8
 8003354:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8003356:	f7ff fe81 	bl	800305c <HAL_RCC_GetSysClockFreq>
 800335a:	4602      	mov	r2, r0
 800335c:	4b10      	ldr	r3, [pc, #64]	@ (80033a0 <HAL_RCC_GetHCLKFreq+0x50>)
 800335e:	699b      	ldr	r3, [r3, #24]
 8003360:	0a1b      	lsrs	r3, r3, #8
 8003362:	f003 030f 	and.w	r3, r3, #15
 8003366:	490f      	ldr	r1, [pc, #60]	@ (80033a4 <HAL_RCC_GetHCLKFreq+0x54>)
 8003368:	5ccb      	ldrb	r3, [r1, r3]
 800336a:	f003 031f 	and.w	r3, r3, #31
 800336e:	fa22 f303 	lsr.w	r3, r2, r3
 8003372:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003374:	4b0a      	ldr	r3, [pc, #40]	@ (80033a0 <HAL_RCC_GetHCLKFreq+0x50>)
 8003376:	699b      	ldr	r3, [r3, #24]
 8003378:	f003 030f 	and.w	r3, r3, #15
 800337c:	4a09      	ldr	r2, [pc, #36]	@ (80033a4 <HAL_RCC_GetHCLKFreq+0x54>)
 800337e:	5cd3      	ldrb	r3, [r2, r3]
 8003380:	f003 031f 	and.w	r3, r3, #31
 8003384:	687a      	ldr	r2, [r7, #4]
 8003386:	fa22 f303 	lsr.w	r3, r2, r3
 800338a:	4a07      	ldr	r2, [pc, #28]	@ (80033a8 <HAL_RCC_GetHCLKFreq+0x58>)
 800338c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800338e:	4a07      	ldr	r2, [pc, #28]	@ (80033ac <HAL_RCC_GetHCLKFreq+0x5c>)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8003394:	4b04      	ldr	r3, [pc, #16]	@ (80033a8 <HAL_RCC_GetHCLKFreq+0x58>)
 8003396:	681b      	ldr	r3, [r3, #0]
}
 8003398:	4618      	mov	r0, r3
 800339a:	3708      	adds	r7, #8
 800339c:	46bd      	mov	sp, r7
 800339e:	bd80      	pop	{r7, pc}
 80033a0:	58024400 	.word	0x58024400
 80033a4:	08006db0 	.word	0x08006db0
 80033a8:	24000004 	.word	0x24000004
 80033ac:	24000000 	.word	0x24000000

080033b0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80033b4:	f7ff ffcc 	bl	8003350 <HAL_RCC_GetHCLKFreq>
 80033b8:	4602      	mov	r2, r0
 80033ba:	4b06      	ldr	r3, [pc, #24]	@ (80033d4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80033bc:	69db      	ldr	r3, [r3, #28]
 80033be:	091b      	lsrs	r3, r3, #4
 80033c0:	f003 0307 	and.w	r3, r3, #7
 80033c4:	4904      	ldr	r1, [pc, #16]	@ (80033d8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80033c6:	5ccb      	ldrb	r3, [r1, r3]
 80033c8:	f003 031f 	and.w	r3, r3, #31
 80033cc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80033d0:	4618      	mov	r0, r3
 80033d2:	bd80      	pop	{r7, pc}
 80033d4:	58024400 	.word	0x58024400
 80033d8:	08006db0 	.word	0x08006db0

080033dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80033dc:	b580      	push	{r7, lr}
 80033de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80033e0:	f7ff ffb6 	bl	8003350 <HAL_RCC_GetHCLKFreq>
 80033e4:	4602      	mov	r2, r0
 80033e6:	4b06      	ldr	r3, [pc, #24]	@ (8003400 <HAL_RCC_GetPCLK2Freq+0x24>)
 80033e8:	69db      	ldr	r3, [r3, #28]
 80033ea:	0a1b      	lsrs	r3, r3, #8
 80033ec:	f003 0307 	and.w	r3, r3, #7
 80033f0:	4904      	ldr	r1, [pc, #16]	@ (8003404 <HAL_RCC_GetPCLK2Freq+0x28>)
 80033f2:	5ccb      	ldrb	r3, [r1, r3]
 80033f4:	f003 031f 	and.w	r3, r3, #31
 80033f8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80033fc:	4618      	mov	r0, r3
 80033fe:	bd80      	pop	{r7, pc}
 8003400:	58024400 	.word	0x58024400
 8003404:	08006db0 	.word	0x08006db0

08003408 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003408:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800340c:	b0ca      	sub	sp, #296	@ 0x128
 800340e:	af00      	add	r7, sp, #0
 8003410:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003414:	2300      	movs	r3, #0
 8003416:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800341a:	2300      	movs	r3, #0
 800341c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003420:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003424:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003428:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800342c:	2500      	movs	r5, #0
 800342e:	ea54 0305 	orrs.w	r3, r4, r5
 8003432:	d049      	beq.n	80034c8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8003434:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003438:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800343a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800343e:	d02f      	beq.n	80034a0 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8003440:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003444:	d828      	bhi.n	8003498 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003446:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800344a:	d01a      	beq.n	8003482 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800344c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003450:	d822      	bhi.n	8003498 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003452:	2b00      	cmp	r3, #0
 8003454:	d003      	beq.n	800345e <HAL_RCCEx_PeriphCLKConfig+0x56>
 8003456:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800345a:	d007      	beq.n	800346c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800345c:	e01c      	b.n	8003498 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800345e:	4bb8      	ldr	r3, [pc, #736]	@ (8003740 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003460:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003462:	4ab7      	ldr	r2, [pc, #732]	@ (8003740 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003464:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003468:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800346a:	e01a      	b.n	80034a2 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800346c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003470:	3308      	adds	r3, #8
 8003472:	2102      	movs	r1, #2
 8003474:	4618      	mov	r0, r3
 8003476:	f001 fc8f 	bl	8004d98 <RCCEx_PLL2_Config>
 800347a:	4603      	mov	r3, r0
 800347c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003480:	e00f      	b.n	80034a2 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003482:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003486:	3328      	adds	r3, #40	@ 0x28
 8003488:	2102      	movs	r1, #2
 800348a:	4618      	mov	r0, r3
 800348c:	f001 fd36 	bl	8004efc <RCCEx_PLL3_Config>
 8003490:	4603      	mov	r3, r0
 8003492:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003496:	e004      	b.n	80034a2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003498:	2301      	movs	r3, #1
 800349a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800349e:	e000      	b.n	80034a2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80034a0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80034a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d10a      	bne.n	80034c0 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80034aa:	4ba5      	ldr	r3, [pc, #660]	@ (8003740 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80034ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80034ae:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80034b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034b6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80034b8:	4aa1      	ldr	r2, [pc, #644]	@ (8003740 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80034ba:	430b      	orrs	r3, r1
 80034bc:	6513      	str	r3, [r2, #80]	@ 0x50
 80034be:	e003      	b.n	80034c8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034c0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80034c4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80034c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034d0:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 80034d4:	f04f 0900 	mov.w	r9, #0
 80034d8:	ea58 0309 	orrs.w	r3, r8, r9
 80034dc:	d047      	beq.n	800356e <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 80034de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034e4:	2b04      	cmp	r3, #4
 80034e6:	d82a      	bhi.n	800353e <HAL_RCCEx_PeriphCLKConfig+0x136>
 80034e8:	a201      	add	r2, pc, #4	@ (adr r2, 80034f0 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80034ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034ee:	bf00      	nop
 80034f0:	08003505 	.word	0x08003505
 80034f4:	08003513 	.word	0x08003513
 80034f8:	08003529 	.word	0x08003529
 80034fc:	08003547 	.word	0x08003547
 8003500:	08003547 	.word	0x08003547
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003504:	4b8e      	ldr	r3, [pc, #568]	@ (8003740 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003506:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003508:	4a8d      	ldr	r2, [pc, #564]	@ (8003740 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800350a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800350e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003510:	e01a      	b.n	8003548 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003512:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003516:	3308      	adds	r3, #8
 8003518:	2100      	movs	r1, #0
 800351a:	4618      	mov	r0, r3
 800351c:	f001 fc3c 	bl	8004d98 <RCCEx_PLL2_Config>
 8003520:	4603      	mov	r3, r0
 8003522:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003526:	e00f      	b.n	8003548 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003528:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800352c:	3328      	adds	r3, #40	@ 0x28
 800352e:	2100      	movs	r1, #0
 8003530:	4618      	mov	r0, r3
 8003532:	f001 fce3 	bl	8004efc <RCCEx_PLL3_Config>
 8003536:	4603      	mov	r3, r0
 8003538:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800353c:	e004      	b.n	8003548 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800353e:	2301      	movs	r3, #1
 8003540:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003544:	e000      	b.n	8003548 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8003546:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003548:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800354c:	2b00      	cmp	r3, #0
 800354e:	d10a      	bne.n	8003566 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003550:	4b7b      	ldr	r3, [pc, #492]	@ (8003740 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003552:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003554:	f023 0107 	bic.w	r1, r3, #7
 8003558:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800355c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800355e:	4a78      	ldr	r2, [pc, #480]	@ (8003740 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003560:	430b      	orrs	r3, r1
 8003562:	6513      	str	r3, [r2, #80]	@ 0x50
 8003564:	e003      	b.n	800356e <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003566:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800356a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800356e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003572:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003576:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800357a:	f04f 0b00 	mov.w	fp, #0
 800357e:	ea5a 030b 	orrs.w	r3, sl, fp
 8003582:	d04c      	beq.n	800361e <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8003584:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003588:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800358a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800358e:	d030      	beq.n	80035f2 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8003590:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003594:	d829      	bhi.n	80035ea <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003596:	2bc0      	cmp	r3, #192	@ 0xc0
 8003598:	d02d      	beq.n	80035f6 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800359a:	2bc0      	cmp	r3, #192	@ 0xc0
 800359c:	d825      	bhi.n	80035ea <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800359e:	2b80      	cmp	r3, #128	@ 0x80
 80035a0:	d018      	beq.n	80035d4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80035a2:	2b80      	cmp	r3, #128	@ 0x80
 80035a4:	d821      	bhi.n	80035ea <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d002      	beq.n	80035b0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 80035aa:	2b40      	cmp	r3, #64	@ 0x40
 80035ac:	d007      	beq.n	80035be <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80035ae:	e01c      	b.n	80035ea <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80035b0:	4b63      	ldr	r3, [pc, #396]	@ (8003740 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80035b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035b4:	4a62      	ldr	r2, [pc, #392]	@ (8003740 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80035b6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80035ba:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80035bc:	e01c      	b.n	80035f8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80035be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035c2:	3308      	adds	r3, #8
 80035c4:	2100      	movs	r1, #0
 80035c6:	4618      	mov	r0, r3
 80035c8:	f001 fbe6 	bl	8004d98 <RCCEx_PLL2_Config>
 80035cc:	4603      	mov	r3, r0
 80035ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80035d2:	e011      	b.n	80035f8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80035d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035d8:	3328      	adds	r3, #40	@ 0x28
 80035da:	2100      	movs	r1, #0
 80035dc:	4618      	mov	r0, r3
 80035de:	f001 fc8d 	bl	8004efc <RCCEx_PLL3_Config>
 80035e2:	4603      	mov	r3, r0
 80035e4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80035e8:	e006      	b.n	80035f8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80035ea:	2301      	movs	r3, #1
 80035ec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80035f0:	e002      	b.n	80035f8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80035f2:	bf00      	nop
 80035f4:	e000      	b.n	80035f8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80035f6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80035f8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d10a      	bne.n	8003616 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8003600:	4b4f      	ldr	r3, [pc, #316]	@ (8003740 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003602:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003604:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8003608:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800360c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800360e:	4a4c      	ldr	r2, [pc, #304]	@ (8003740 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003610:	430b      	orrs	r3, r1
 8003612:	6513      	str	r3, [r2, #80]	@ 0x50
 8003614:	e003      	b.n	800361e <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003616:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800361a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800361e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003622:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003626:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800362a:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800362e:	2300      	movs	r3, #0
 8003630:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8003634:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8003638:	460b      	mov	r3, r1
 800363a:	4313      	orrs	r3, r2
 800363c:	d053      	beq.n	80036e6 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800363e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003642:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003646:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800364a:	d035      	beq.n	80036b8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 800364c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003650:	d82e      	bhi.n	80036b0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003652:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003656:	d031      	beq.n	80036bc <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8003658:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800365c:	d828      	bhi.n	80036b0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800365e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003662:	d01a      	beq.n	800369a <HAL_RCCEx_PeriphCLKConfig+0x292>
 8003664:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003668:	d822      	bhi.n	80036b0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800366a:	2b00      	cmp	r3, #0
 800366c:	d003      	beq.n	8003676 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800366e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003672:	d007      	beq.n	8003684 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8003674:	e01c      	b.n	80036b0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003676:	4b32      	ldr	r3, [pc, #200]	@ (8003740 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003678:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800367a:	4a31      	ldr	r2, [pc, #196]	@ (8003740 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800367c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003680:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003682:	e01c      	b.n	80036be <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003684:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003688:	3308      	adds	r3, #8
 800368a:	2100      	movs	r1, #0
 800368c:	4618      	mov	r0, r3
 800368e:	f001 fb83 	bl	8004d98 <RCCEx_PLL2_Config>
 8003692:	4603      	mov	r3, r0
 8003694:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003698:	e011      	b.n	80036be <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800369a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800369e:	3328      	adds	r3, #40	@ 0x28
 80036a0:	2100      	movs	r1, #0
 80036a2:	4618      	mov	r0, r3
 80036a4:	f001 fc2a 	bl	8004efc <RCCEx_PLL3_Config>
 80036a8:	4603      	mov	r3, r0
 80036aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80036ae:	e006      	b.n	80036be <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80036b0:	2301      	movs	r3, #1
 80036b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80036b6:	e002      	b.n	80036be <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80036b8:	bf00      	nop
 80036ba:	e000      	b.n	80036be <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80036bc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80036be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d10b      	bne.n	80036de <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80036c6:	4b1e      	ldr	r3, [pc, #120]	@ (8003740 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80036c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036ca:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80036ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036d2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80036d6:	4a1a      	ldr	r2, [pc, #104]	@ (8003740 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80036d8:	430b      	orrs	r3, r1
 80036da:	6593      	str	r3, [r2, #88]	@ 0x58
 80036dc:	e003      	b.n	80036e6 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80036e2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80036e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036ee:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80036f2:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80036f6:	2300      	movs	r3, #0
 80036f8:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80036fc:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8003700:	460b      	mov	r3, r1
 8003702:	4313      	orrs	r3, r2
 8003704:	d056      	beq.n	80037b4 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8003706:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800370a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800370e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003712:	d038      	beq.n	8003786 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8003714:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003718:	d831      	bhi.n	800377e <HAL_RCCEx_PeriphCLKConfig+0x376>
 800371a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800371e:	d034      	beq.n	800378a <HAL_RCCEx_PeriphCLKConfig+0x382>
 8003720:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003724:	d82b      	bhi.n	800377e <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003726:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800372a:	d01d      	beq.n	8003768 <HAL_RCCEx_PeriphCLKConfig+0x360>
 800372c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003730:	d825      	bhi.n	800377e <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003732:	2b00      	cmp	r3, #0
 8003734:	d006      	beq.n	8003744 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8003736:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800373a:	d00a      	beq.n	8003752 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800373c:	e01f      	b.n	800377e <HAL_RCCEx_PeriphCLKConfig+0x376>
 800373e:	bf00      	nop
 8003740:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003744:	4ba2      	ldr	r3, [pc, #648]	@ (80039d0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003746:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003748:	4aa1      	ldr	r2, [pc, #644]	@ (80039d0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800374a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800374e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003750:	e01c      	b.n	800378c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003752:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003756:	3308      	adds	r3, #8
 8003758:	2100      	movs	r1, #0
 800375a:	4618      	mov	r0, r3
 800375c:	f001 fb1c 	bl	8004d98 <RCCEx_PLL2_Config>
 8003760:	4603      	mov	r3, r0
 8003762:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003766:	e011      	b.n	800378c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003768:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800376c:	3328      	adds	r3, #40	@ 0x28
 800376e:	2100      	movs	r1, #0
 8003770:	4618      	mov	r0, r3
 8003772:	f001 fbc3 	bl	8004efc <RCCEx_PLL3_Config>
 8003776:	4603      	mov	r3, r0
 8003778:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800377c:	e006      	b.n	800378c <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800377e:	2301      	movs	r3, #1
 8003780:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003784:	e002      	b.n	800378c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8003786:	bf00      	nop
 8003788:	e000      	b.n	800378c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800378a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800378c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003790:	2b00      	cmp	r3, #0
 8003792:	d10b      	bne.n	80037ac <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8003794:	4b8e      	ldr	r3, [pc, #568]	@ (80039d0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003796:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003798:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800379c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037a0:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80037a4:	4a8a      	ldr	r2, [pc, #552]	@ (80039d0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80037a6:	430b      	orrs	r3, r1
 80037a8:	6593      	str	r3, [r2, #88]	@ 0x58
 80037aa:	e003      	b.n	80037b4 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037ac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80037b0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80037b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037bc:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80037c0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80037c4:	2300      	movs	r3, #0
 80037c6:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80037ca:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80037ce:	460b      	mov	r3, r1
 80037d0:	4313      	orrs	r3, r2
 80037d2:	d03a      	beq.n	800384a <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 80037d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037da:	2b30      	cmp	r3, #48	@ 0x30
 80037dc:	d01f      	beq.n	800381e <HAL_RCCEx_PeriphCLKConfig+0x416>
 80037de:	2b30      	cmp	r3, #48	@ 0x30
 80037e0:	d819      	bhi.n	8003816 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80037e2:	2b20      	cmp	r3, #32
 80037e4:	d00c      	beq.n	8003800 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 80037e6:	2b20      	cmp	r3, #32
 80037e8:	d815      	bhi.n	8003816 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d019      	beq.n	8003822 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 80037ee:	2b10      	cmp	r3, #16
 80037f0:	d111      	bne.n	8003816 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80037f2:	4b77      	ldr	r3, [pc, #476]	@ (80039d0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80037f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037f6:	4a76      	ldr	r2, [pc, #472]	@ (80039d0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80037f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80037fc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80037fe:	e011      	b.n	8003824 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003800:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003804:	3308      	adds	r3, #8
 8003806:	2102      	movs	r1, #2
 8003808:	4618      	mov	r0, r3
 800380a:	f001 fac5 	bl	8004d98 <RCCEx_PLL2_Config>
 800380e:	4603      	mov	r3, r0
 8003810:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003814:	e006      	b.n	8003824 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003816:	2301      	movs	r3, #1
 8003818:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800381c:	e002      	b.n	8003824 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800381e:	bf00      	nop
 8003820:	e000      	b.n	8003824 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8003822:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003824:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003828:	2b00      	cmp	r3, #0
 800382a:	d10a      	bne.n	8003842 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800382c:	4b68      	ldr	r3, [pc, #416]	@ (80039d0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800382e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003830:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8003834:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003838:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800383a:	4a65      	ldr	r2, [pc, #404]	@ (80039d0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800383c:	430b      	orrs	r3, r1
 800383e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003840:	e003      	b.n	800384a <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003842:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003846:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800384a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800384e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003852:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8003856:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800385a:	2300      	movs	r3, #0
 800385c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8003860:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8003864:	460b      	mov	r3, r1
 8003866:	4313      	orrs	r3, r2
 8003868:	d051      	beq.n	800390e <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800386a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800386e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003870:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003874:	d035      	beq.n	80038e2 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8003876:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800387a:	d82e      	bhi.n	80038da <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800387c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003880:	d031      	beq.n	80038e6 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8003882:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003886:	d828      	bhi.n	80038da <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003888:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800388c:	d01a      	beq.n	80038c4 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800388e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003892:	d822      	bhi.n	80038da <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003894:	2b00      	cmp	r3, #0
 8003896:	d003      	beq.n	80038a0 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8003898:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800389c:	d007      	beq.n	80038ae <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800389e:	e01c      	b.n	80038da <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80038a0:	4b4b      	ldr	r3, [pc, #300]	@ (80039d0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80038a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038a4:	4a4a      	ldr	r2, [pc, #296]	@ (80039d0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80038a6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80038aa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80038ac:	e01c      	b.n	80038e8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80038ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038b2:	3308      	adds	r3, #8
 80038b4:	2100      	movs	r1, #0
 80038b6:	4618      	mov	r0, r3
 80038b8:	f001 fa6e 	bl	8004d98 <RCCEx_PLL2_Config>
 80038bc:	4603      	mov	r3, r0
 80038be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80038c2:	e011      	b.n	80038e8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80038c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038c8:	3328      	adds	r3, #40	@ 0x28
 80038ca:	2100      	movs	r1, #0
 80038cc:	4618      	mov	r0, r3
 80038ce:	f001 fb15 	bl	8004efc <RCCEx_PLL3_Config>
 80038d2:	4603      	mov	r3, r0
 80038d4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80038d8:	e006      	b.n	80038e8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80038da:	2301      	movs	r3, #1
 80038dc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80038e0:	e002      	b.n	80038e8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80038e2:	bf00      	nop
 80038e4:	e000      	b.n	80038e8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80038e6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80038e8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d10a      	bne.n	8003906 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80038f0:	4b37      	ldr	r3, [pc, #220]	@ (80039d0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80038f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80038f4:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80038f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80038fe:	4a34      	ldr	r2, [pc, #208]	@ (80039d0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003900:	430b      	orrs	r3, r1
 8003902:	6513      	str	r3, [r2, #80]	@ 0x50
 8003904:	e003      	b.n	800390e <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003906:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800390a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800390e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003912:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003916:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800391a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800391e:	2300      	movs	r3, #0
 8003920:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8003924:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8003928:	460b      	mov	r3, r1
 800392a:	4313      	orrs	r3, r2
 800392c:	d056      	beq.n	80039dc <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800392e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003932:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003934:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003938:	d033      	beq.n	80039a2 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800393a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800393e:	d82c      	bhi.n	800399a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003940:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003944:	d02f      	beq.n	80039a6 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8003946:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800394a:	d826      	bhi.n	800399a <HAL_RCCEx_PeriphCLKConfig+0x592>
 800394c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003950:	d02b      	beq.n	80039aa <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8003952:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003956:	d820      	bhi.n	800399a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003958:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800395c:	d012      	beq.n	8003984 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800395e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003962:	d81a      	bhi.n	800399a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003964:	2b00      	cmp	r3, #0
 8003966:	d022      	beq.n	80039ae <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8003968:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800396c:	d115      	bne.n	800399a <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800396e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003972:	3308      	adds	r3, #8
 8003974:	2101      	movs	r1, #1
 8003976:	4618      	mov	r0, r3
 8003978:	f001 fa0e 	bl	8004d98 <RCCEx_PLL2_Config>
 800397c:	4603      	mov	r3, r0
 800397e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003982:	e015      	b.n	80039b0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003984:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003988:	3328      	adds	r3, #40	@ 0x28
 800398a:	2101      	movs	r1, #1
 800398c:	4618      	mov	r0, r3
 800398e:	f001 fab5 	bl	8004efc <RCCEx_PLL3_Config>
 8003992:	4603      	mov	r3, r0
 8003994:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003998:	e00a      	b.n	80039b0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800399a:	2301      	movs	r3, #1
 800399c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80039a0:	e006      	b.n	80039b0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80039a2:	bf00      	nop
 80039a4:	e004      	b.n	80039b0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80039a6:	bf00      	nop
 80039a8:	e002      	b.n	80039b0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80039aa:	bf00      	nop
 80039ac:	e000      	b.n	80039b0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80039ae:	bf00      	nop
    }

    if (ret == HAL_OK)
 80039b0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d10d      	bne.n	80039d4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80039b8:	4b05      	ldr	r3, [pc, #20]	@ (80039d0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80039ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80039bc:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80039c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039c4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80039c6:	4a02      	ldr	r2, [pc, #8]	@ (80039d0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80039c8:	430b      	orrs	r3, r1
 80039ca:	6513      	str	r3, [r2, #80]	@ 0x50
 80039cc:	e006      	b.n	80039dc <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80039ce:	bf00      	nop
 80039d0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039d4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80039d8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80039dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039e4:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80039e8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80039ec:	2300      	movs	r3, #0
 80039ee:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80039f2:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80039f6:	460b      	mov	r3, r1
 80039f8:	4313      	orrs	r3, r2
 80039fa:	d055      	beq.n	8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80039fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a00:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003a04:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003a08:	d033      	beq.n	8003a72 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8003a0a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003a0e:	d82c      	bhi.n	8003a6a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003a10:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a14:	d02f      	beq.n	8003a76 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8003a16:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a1a:	d826      	bhi.n	8003a6a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003a1c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003a20:	d02b      	beq.n	8003a7a <HAL_RCCEx_PeriphCLKConfig+0x672>
 8003a22:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003a26:	d820      	bhi.n	8003a6a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003a28:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003a2c:	d012      	beq.n	8003a54 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8003a2e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003a32:	d81a      	bhi.n	8003a6a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d022      	beq.n	8003a7e <HAL_RCCEx_PeriphCLKConfig+0x676>
 8003a38:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003a3c:	d115      	bne.n	8003a6a <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003a3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a42:	3308      	adds	r3, #8
 8003a44:	2101      	movs	r1, #1
 8003a46:	4618      	mov	r0, r3
 8003a48:	f001 f9a6 	bl	8004d98 <RCCEx_PLL2_Config>
 8003a4c:	4603      	mov	r3, r0
 8003a4e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003a52:	e015      	b.n	8003a80 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003a54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a58:	3328      	adds	r3, #40	@ 0x28
 8003a5a:	2101      	movs	r1, #1
 8003a5c:	4618      	mov	r0, r3
 8003a5e:	f001 fa4d 	bl	8004efc <RCCEx_PLL3_Config>
 8003a62:	4603      	mov	r3, r0
 8003a64:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003a68:	e00a      	b.n	8003a80 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8003a6a:	2301      	movs	r3, #1
 8003a6c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003a70:	e006      	b.n	8003a80 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003a72:	bf00      	nop
 8003a74:	e004      	b.n	8003a80 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003a76:	bf00      	nop
 8003a78:	e002      	b.n	8003a80 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003a7a:	bf00      	nop
 8003a7c:	e000      	b.n	8003a80 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003a7e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003a80:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d10b      	bne.n	8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8003a88:	4ba3      	ldr	r3, [pc, #652]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003a8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a8c:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003a90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a94:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003a98:	4a9f      	ldr	r2, [pc, #636]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003a9a:	430b      	orrs	r3, r1
 8003a9c:	6593      	str	r3, [r2, #88]	@ 0x58
 8003a9e:	e003      	b.n	8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003aa0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003aa4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003aa8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003aac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ab0:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8003ab4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003ab8:	2300      	movs	r3, #0
 8003aba:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8003abe:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003ac2:	460b      	mov	r3, r1
 8003ac4:	4313      	orrs	r3, r2
 8003ac6:	d037      	beq.n	8003b38 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8003ac8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003acc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ace:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003ad2:	d00e      	beq.n	8003af2 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8003ad4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003ad8:	d816      	bhi.n	8003b08 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d018      	beq.n	8003b10 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8003ade:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003ae2:	d111      	bne.n	8003b08 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003ae4:	4b8c      	ldr	r3, [pc, #560]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003ae6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ae8:	4a8b      	ldr	r2, [pc, #556]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003aea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003aee:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003af0:	e00f      	b.n	8003b12 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003af2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003af6:	3308      	adds	r3, #8
 8003af8:	2101      	movs	r1, #1
 8003afa:	4618      	mov	r0, r3
 8003afc:	f001 f94c 	bl	8004d98 <RCCEx_PLL2_Config>
 8003b00:	4603      	mov	r3, r0
 8003b02:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003b06:	e004      	b.n	8003b12 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003b08:	2301      	movs	r3, #1
 8003b0a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003b0e:	e000      	b.n	8003b12 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8003b10:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003b12:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d10a      	bne.n	8003b30 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003b1a:	4b7f      	ldr	r3, [pc, #508]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003b1c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b1e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8003b22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b26:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b28:	4a7b      	ldr	r2, [pc, #492]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003b2a:	430b      	orrs	r3, r1
 8003b2c:	6513      	str	r3, [r2, #80]	@ 0x50
 8003b2e:	e003      	b.n	8003b38 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b30:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b34:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8003b38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b40:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8003b44:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003b48:	2300      	movs	r3, #0
 8003b4a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8003b4e:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8003b52:	460b      	mov	r3, r1
 8003b54:	4313      	orrs	r3, r2
 8003b56:	d039      	beq.n	8003bcc <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8003b58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b5c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b5e:	2b03      	cmp	r3, #3
 8003b60:	d81c      	bhi.n	8003b9c <HAL_RCCEx_PeriphCLKConfig+0x794>
 8003b62:	a201      	add	r2, pc, #4	@ (adr r2, 8003b68 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8003b64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b68:	08003ba5 	.word	0x08003ba5
 8003b6c:	08003b79 	.word	0x08003b79
 8003b70:	08003b87 	.word	0x08003b87
 8003b74:	08003ba5 	.word	0x08003ba5
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003b78:	4b67      	ldr	r3, [pc, #412]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003b7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b7c:	4a66      	ldr	r2, [pc, #408]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003b7e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b82:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003b84:	e00f      	b.n	8003ba6 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003b86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b8a:	3308      	adds	r3, #8
 8003b8c:	2102      	movs	r1, #2
 8003b8e:	4618      	mov	r0, r3
 8003b90:	f001 f902 	bl	8004d98 <RCCEx_PLL2_Config>
 8003b94:	4603      	mov	r3, r0
 8003b96:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003b9a:	e004      	b.n	8003ba6 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003b9c:	2301      	movs	r3, #1
 8003b9e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003ba2:	e000      	b.n	8003ba6 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8003ba4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ba6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d10a      	bne.n	8003bc4 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8003bae:	4b5a      	ldr	r3, [pc, #360]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003bb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003bb2:	f023 0103 	bic.w	r1, r3, #3
 8003bb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003bbc:	4a56      	ldr	r2, [pc, #344]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003bbe:	430b      	orrs	r3, r1
 8003bc0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003bc2:	e003      	b.n	8003bcc <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003bc4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003bc8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003bcc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bd4:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8003bd8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003bdc:	2300      	movs	r3, #0
 8003bde:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003be2:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8003be6:	460b      	mov	r3, r1
 8003be8:	4313      	orrs	r3, r2
 8003bea:	f000 809f 	beq.w	8003d2c <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003bee:	4b4b      	ldr	r3, [pc, #300]	@ (8003d1c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	4a4a      	ldr	r2, [pc, #296]	@ (8003d1c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003bf4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003bf8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003bfa:	f7fd fb13 	bl	8001224 <HAL_GetTick>
 8003bfe:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003c02:	e00b      	b.n	8003c1c <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c04:	f7fd fb0e 	bl	8001224 <HAL_GetTick>
 8003c08:	4602      	mov	r2, r0
 8003c0a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003c0e:	1ad3      	subs	r3, r2, r3
 8003c10:	2b64      	cmp	r3, #100	@ 0x64
 8003c12:	d903      	bls.n	8003c1c <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8003c14:	2303      	movs	r3, #3
 8003c16:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003c1a:	e005      	b.n	8003c28 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003c1c:	4b3f      	ldr	r3, [pc, #252]	@ (8003d1c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d0ed      	beq.n	8003c04 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8003c28:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d179      	bne.n	8003d24 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8003c30:	4b39      	ldr	r3, [pc, #228]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c32:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003c34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c38:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003c3c:	4053      	eors	r3, r2
 8003c3e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d015      	beq.n	8003c72 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003c46:	4b34      	ldr	r3, [pc, #208]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c4a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003c4e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003c52:	4b31      	ldr	r3, [pc, #196]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c56:	4a30      	ldr	r2, [pc, #192]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c58:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c5c:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003c5e:	4b2e      	ldr	r3, [pc, #184]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c62:	4a2d      	ldr	r2, [pc, #180]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c64:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c68:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8003c6a:	4a2b      	ldr	r2, [pc, #172]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c6c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003c70:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8003c72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c76:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003c7a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003c7e:	d118      	bne.n	8003cb2 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c80:	f7fd fad0 	bl	8001224 <HAL_GetTick>
 8003c84:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003c88:	e00d      	b.n	8003ca6 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c8a:	f7fd facb 	bl	8001224 <HAL_GetTick>
 8003c8e:	4602      	mov	r2, r0
 8003c90:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003c94:	1ad2      	subs	r2, r2, r3
 8003c96:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003c9a:	429a      	cmp	r2, r3
 8003c9c:	d903      	bls.n	8003ca6 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8003c9e:	2303      	movs	r3, #3
 8003ca0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8003ca4:	e005      	b.n	8003cb2 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003ca6:	4b1c      	ldr	r3, [pc, #112]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003ca8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003caa:	f003 0302 	and.w	r3, r3, #2
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d0eb      	beq.n	8003c8a <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8003cb2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d129      	bne.n	8003d0e <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003cba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cbe:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003cc2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003cc6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003cca:	d10e      	bne.n	8003cea <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8003ccc:	4b12      	ldr	r3, [pc, #72]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003cce:	691b      	ldr	r3, [r3, #16]
 8003cd0:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8003cd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cd8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003cdc:	091a      	lsrs	r2, r3, #4
 8003cde:	4b10      	ldr	r3, [pc, #64]	@ (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8003ce0:	4013      	ands	r3, r2
 8003ce2:	4a0d      	ldr	r2, [pc, #52]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003ce4:	430b      	orrs	r3, r1
 8003ce6:	6113      	str	r3, [r2, #16]
 8003ce8:	e005      	b.n	8003cf6 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8003cea:	4b0b      	ldr	r3, [pc, #44]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003cec:	691b      	ldr	r3, [r3, #16]
 8003cee:	4a0a      	ldr	r2, [pc, #40]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003cf0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003cf4:	6113      	str	r3, [r2, #16]
 8003cf6:	4b08      	ldr	r3, [pc, #32]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003cf8:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8003cfa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cfe:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003d02:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d06:	4a04      	ldr	r2, [pc, #16]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003d08:	430b      	orrs	r3, r1
 8003d0a:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d0c:	e00e      	b.n	8003d2c <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003d0e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d12:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8003d16:	e009      	b.n	8003d2c <HAL_RCCEx_PeriphCLKConfig+0x924>
 8003d18:	58024400 	.word	0x58024400
 8003d1c:	58024800 	.word	0x58024800
 8003d20:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d24:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d28:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003d2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d34:	f002 0301 	and.w	r3, r2, #1
 8003d38:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003d3c:	2300      	movs	r3, #0
 8003d3e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003d42:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003d46:	460b      	mov	r3, r1
 8003d48:	4313      	orrs	r3, r2
 8003d4a:	f000 8089 	beq.w	8003e60 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8003d4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d52:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003d54:	2b28      	cmp	r3, #40	@ 0x28
 8003d56:	d86b      	bhi.n	8003e30 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8003d58:	a201      	add	r2, pc, #4	@ (adr r2, 8003d60 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003d5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d5e:	bf00      	nop
 8003d60:	08003e39 	.word	0x08003e39
 8003d64:	08003e31 	.word	0x08003e31
 8003d68:	08003e31 	.word	0x08003e31
 8003d6c:	08003e31 	.word	0x08003e31
 8003d70:	08003e31 	.word	0x08003e31
 8003d74:	08003e31 	.word	0x08003e31
 8003d78:	08003e31 	.word	0x08003e31
 8003d7c:	08003e31 	.word	0x08003e31
 8003d80:	08003e05 	.word	0x08003e05
 8003d84:	08003e31 	.word	0x08003e31
 8003d88:	08003e31 	.word	0x08003e31
 8003d8c:	08003e31 	.word	0x08003e31
 8003d90:	08003e31 	.word	0x08003e31
 8003d94:	08003e31 	.word	0x08003e31
 8003d98:	08003e31 	.word	0x08003e31
 8003d9c:	08003e31 	.word	0x08003e31
 8003da0:	08003e1b 	.word	0x08003e1b
 8003da4:	08003e31 	.word	0x08003e31
 8003da8:	08003e31 	.word	0x08003e31
 8003dac:	08003e31 	.word	0x08003e31
 8003db0:	08003e31 	.word	0x08003e31
 8003db4:	08003e31 	.word	0x08003e31
 8003db8:	08003e31 	.word	0x08003e31
 8003dbc:	08003e31 	.word	0x08003e31
 8003dc0:	08003e39 	.word	0x08003e39
 8003dc4:	08003e31 	.word	0x08003e31
 8003dc8:	08003e31 	.word	0x08003e31
 8003dcc:	08003e31 	.word	0x08003e31
 8003dd0:	08003e31 	.word	0x08003e31
 8003dd4:	08003e31 	.word	0x08003e31
 8003dd8:	08003e31 	.word	0x08003e31
 8003ddc:	08003e31 	.word	0x08003e31
 8003de0:	08003e39 	.word	0x08003e39
 8003de4:	08003e31 	.word	0x08003e31
 8003de8:	08003e31 	.word	0x08003e31
 8003dec:	08003e31 	.word	0x08003e31
 8003df0:	08003e31 	.word	0x08003e31
 8003df4:	08003e31 	.word	0x08003e31
 8003df8:	08003e31 	.word	0x08003e31
 8003dfc:	08003e31 	.word	0x08003e31
 8003e00:	08003e39 	.word	0x08003e39
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003e04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e08:	3308      	adds	r3, #8
 8003e0a:	2101      	movs	r1, #1
 8003e0c:	4618      	mov	r0, r3
 8003e0e:	f000 ffc3 	bl	8004d98 <RCCEx_PLL2_Config>
 8003e12:	4603      	mov	r3, r0
 8003e14:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003e18:	e00f      	b.n	8003e3a <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003e1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e1e:	3328      	adds	r3, #40	@ 0x28
 8003e20:	2101      	movs	r1, #1
 8003e22:	4618      	mov	r0, r3
 8003e24:	f001 f86a 	bl	8004efc <RCCEx_PLL3_Config>
 8003e28:	4603      	mov	r3, r0
 8003e2a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003e2e:	e004      	b.n	8003e3a <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003e30:	2301      	movs	r3, #1
 8003e32:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003e36:	e000      	b.n	8003e3a <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8003e38:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e3a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d10a      	bne.n	8003e58 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8003e42:	4bbf      	ldr	r3, [pc, #764]	@ (8004140 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003e44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e46:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8003e4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e4e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003e50:	4abb      	ldr	r2, [pc, #748]	@ (8004140 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003e52:	430b      	orrs	r3, r1
 8003e54:	6553      	str	r3, [r2, #84]	@ 0x54
 8003e56:	e003      	b.n	8003e60 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e58:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e5c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003e60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e68:	f002 0302 	and.w	r3, r2, #2
 8003e6c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003e70:	2300      	movs	r3, #0
 8003e72:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8003e76:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8003e7a:	460b      	mov	r3, r1
 8003e7c:	4313      	orrs	r3, r2
 8003e7e:	d041      	beq.n	8003f04 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8003e80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e84:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003e86:	2b05      	cmp	r3, #5
 8003e88:	d824      	bhi.n	8003ed4 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8003e8a:	a201      	add	r2, pc, #4	@ (adr r2, 8003e90 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8003e8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e90:	08003edd 	.word	0x08003edd
 8003e94:	08003ea9 	.word	0x08003ea9
 8003e98:	08003ebf 	.word	0x08003ebf
 8003e9c:	08003edd 	.word	0x08003edd
 8003ea0:	08003edd 	.word	0x08003edd
 8003ea4:	08003edd 	.word	0x08003edd
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003ea8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003eac:	3308      	adds	r3, #8
 8003eae:	2101      	movs	r1, #1
 8003eb0:	4618      	mov	r0, r3
 8003eb2:	f000 ff71 	bl	8004d98 <RCCEx_PLL2_Config>
 8003eb6:	4603      	mov	r3, r0
 8003eb8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003ebc:	e00f      	b.n	8003ede <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003ebe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ec2:	3328      	adds	r3, #40	@ 0x28
 8003ec4:	2101      	movs	r1, #1
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	f001 f818 	bl	8004efc <RCCEx_PLL3_Config>
 8003ecc:	4603      	mov	r3, r0
 8003ece:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003ed2:	e004      	b.n	8003ede <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003ed4:	2301      	movs	r3, #1
 8003ed6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003eda:	e000      	b.n	8003ede <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8003edc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ede:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d10a      	bne.n	8003efc <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8003ee6:	4b96      	ldr	r3, [pc, #600]	@ (8004140 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003ee8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003eea:	f023 0107 	bic.w	r1, r3, #7
 8003eee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ef2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003ef4:	4a92      	ldr	r2, [pc, #584]	@ (8004140 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003ef6:	430b      	orrs	r3, r1
 8003ef8:	6553      	str	r3, [r2, #84]	@ 0x54
 8003efa:	e003      	b.n	8003f04 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003efc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f00:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003f04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f0c:	f002 0304 	and.w	r3, r2, #4
 8003f10:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003f14:	2300      	movs	r3, #0
 8003f16:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003f1a:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8003f1e:	460b      	mov	r3, r1
 8003f20:	4313      	orrs	r3, r2
 8003f22:	d044      	beq.n	8003fae <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8003f24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f28:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003f2c:	2b05      	cmp	r3, #5
 8003f2e:	d825      	bhi.n	8003f7c <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8003f30:	a201      	add	r2, pc, #4	@ (adr r2, 8003f38 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8003f32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f36:	bf00      	nop
 8003f38:	08003f85 	.word	0x08003f85
 8003f3c:	08003f51 	.word	0x08003f51
 8003f40:	08003f67 	.word	0x08003f67
 8003f44:	08003f85 	.word	0x08003f85
 8003f48:	08003f85 	.word	0x08003f85
 8003f4c:	08003f85 	.word	0x08003f85
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003f50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f54:	3308      	adds	r3, #8
 8003f56:	2101      	movs	r1, #1
 8003f58:	4618      	mov	r0, r3
 8003f5a:	f000 ff1d 	bl	8004d98 <RCCEx_PLL2_Config>
 8003f5e:	4603      	mov	r3, r0
 8003f60:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003f64:	e00f      	b.n	8003f86 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003f66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f6a:	3328      	adds	r3, #40	@ 0x28
 8003f6c:	2101      	movs	r1, #1
 8003f6e:	4618      	mov	r0, r3
 8003f70:	f000 ffc4 	bl	8004efc <RCCEx_PLL3_Config>
 8003f74:	4603      	mov	r3, r0
 8003f76:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003f7a:	e004      	b.n	8003f86 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003f7c:	2301      	movs	r3, #1
 8003f7e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003f82:	e000      	b.n	8003f86 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8003f84:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f86:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d10b      	bne.n	8003fa6 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003f8e:	4b6c      	ldr	r3, [pc, #432]	@ (8004140 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003f90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f92:	f023 0107 	bic.w	r1, r3, #7
 8003f96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f9a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003f9e:	4a68      	ldr	r2, [pc, #416]	@ (8004140 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003fa0:	430b      	orrs	r3, r1
 8003fa2:	6593      	str	r3, [r2, #88]	@ 0x58
 8003fa4:	e003      	b.n	8003fae <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003fa6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003faa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003fae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fb6:	f002 0320 	and.w	r3, r2, #32
 8003fba:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003fbe:	2300      	movs	r3, #0
 8003fc0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003fc4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003fc8:	460b      	mov	r3, r1
 8003fca:	4313      	orrs	r3, r2
 8003fcc:	d055      	beq.n	800407a <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8003fce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003fd6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003fda:	d033      	beq.n	8004044 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8003fdc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003fe0:	d82c      	bhi.n	800403c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003fe2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003fe6:	d02f      	beq.n	8004048 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8003fe8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003fec:	d826      	bhi.n	800403c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003fee:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003ff2:	d02b      	beq.n	800404c <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8003ff4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003ff8:	d820      	bhi.n	800403c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003ffa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003ffe:	d012      	beq.n	8004026 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8004000:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004004:	d81a      	bhi.n	800403c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004006:	2b00      	cmp	r3, #0
 8004008:	d022      	beq.n	8004050 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800400a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800400e:	d115      	bne.n	800403c <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004010:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004014:	3308      	adds	r3, #8
 8004016:	2100      	movs	r1, #0
 8004018:	4618      	mov	r0, r3
 800401a:	f000 febd 	bl	8004d98 <RCCEx_PLL2_Config>
 800401e:	4603      	mov	r3, r0
 8004020:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004024:	e015      	b.n	8004052 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004026:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800402a:	3328      	adds	r3, #40	@ 0x28
 800402c:	2102      	movs	r1, #2
 800402e:	4618      	mov	r0, r3
 8004030:	f000 ff64 	bl	8004efc <RCCEx_PLL3_Config>
 8004034:	4603      	mov	r3, r0
 8004036:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800403a:	e00a      	b.n	8004052 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800403c:	2301      	movs	r3, #1
 800403e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004042:	e006      	b.n	8004052 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004044:	bf00      	nop
 8004046:	e004      	b.n	8004052 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004048:	bf00      	nop
 800404a:	e002      	b.n	8004052 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800404c:	bf00      	nop
 800404e:	e000      	b.n	8004052 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004050:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004052:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004056:	2b00      	cmp	r3, #0
 8004058:	d10b      	bne.n	8004072 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800405a:	4b39      	ldr	r3, [pc, #228]	@ (8004140 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800405c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800405e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004062:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004066:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800406a:	4a35      	ldr	r2, [pc, #212]	@ (8004140 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800406c:	430b      	orrs	r3, r1
 800406e:	6553      	str	r3, [r2, #84]	@ 0x54
 8004070:	e003      	b.n	800407a <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004072:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004076:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800407a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800407e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004082:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8004086:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800408a:	2300      	movs	r3, #0
 800408c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004090:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8004094:	460b      	mov	r3, r1
 8004096:	4313      	orrs	r3, r2
 8004098:	d058      	beq.n	800414c <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800409a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800409e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80040a2:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80040a6:	d033      	beq.n	8004110 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 80040a8:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80040ac:	d82c      	bhi.n	8004108 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80040ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80040b2:	d02f      	beq.n	8004114 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 80040b4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80040b8:	d826      	bhi.n	8004108 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80040ba:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80040be:	d02b      	beq.n	8004118 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 80040c0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80040c4:	d820      	bhi.n	8004108 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80040c6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80040ca:	d012      	beq.n	80040f2 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 80040cc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80040d0:	d81a      	bhi.n	8004108 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d022      	beq.n	800411c <HAL_RCCEx_PeriphCLKConfig+0xd14>
 80040d6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80040da:	d115      	bne.n	8004108 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80040dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040e0:	3308      	adds	r3, #8
 80040e2:	2100      	movs	r1, #0
 80040e4:	4618      	mov	r0, r3
 80040e6:	f000 fe57 	bl	8004d98 <RCCEx_PLL2_Config>
 80040ea:	4603      	mov	r3, r0
 80040ec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80040f0:	e015      	b.n	800411e <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80040f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040f6:	3328      	adds	r3, #40	@ 0x28
 80040f8:	2102      	movs	r1, #2
 80040fa:	4618      	mov	r0, r3
 80040fc:	f000 fefe 	bl	8004efc <RCCEx_PLL3_Config>
 8004100:	4603      	mov	r3, r0
 8004102:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004106:	e00a      	b.n	800411e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004108:	2301      	movs	r3, #1
 800410a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800410e:	e006      	b.n	800411e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004110:	bf00      	nop
 8004112:	e004      	b.n	800411e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004114:	bf00      	nop
 8004116:	e002      	b.n	800411e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004118:	bf00      	nop
 800411a:	e000      	b.n	800411e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800411c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800411e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004122:	2b00      	cmp	r3, #0
 8004124:	d10e      	bne.n	8004144 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004126:	4b06      	ldr	r3, [pc, #24]	@ (8004140 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004128:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800412a:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800412e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004132:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004136:	4a02      	ldr	r2, [pc, #8]	@ (8004140 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004138:	430b      	orrs	r3, r1
 800413a:	6593      	str	r3, [r2, #88]	@ 0x58
 800413c:	e006      	b.n	800414c <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800413e:	bf00      	nop
 8004140:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004144:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004148:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800414c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004150:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004154:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8004158:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800415c:	2300      	movs	r3, #0
 800415e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004162:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8004166:	460b      	mov	r3, r1
 8004168:	4313      	orrs	r3, r2
 800416a:	d055      	beq.n	8004218 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800416c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004170:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004174:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004178:	d033      	beq.n	80041e2 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800417a:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800417e:	d82c      	bhi.n	80041da <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004180:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004184:	d02f      	beq.n	80041e6 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8004186:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800418a:	d826      	bhi.n	80041da <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800418c:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004190:	d02b      	beq.n	80041ea <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8004192:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004196:	d820      	bhi.n	80041da <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004198:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800419c:	d012      	beq.n	80041c4 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800419e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80041a2:	d81a      	bhi.n	80041da <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d022      	beq.n	80041ee <HAL_RCCEx_PeriphCLKConfig+0xde6>
 80041a8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80041ac:	d115      	bne.n	80041da <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80041ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041b2:	3308      	adds	r3, #8
 80041b4:	2100      	movs	r1, #0
 80041b6:	4618      	mov	r0, r3
 80041b8:	f000 fdee 	bl	8004d98 <RCCEx_PLL2_Config>
 80041bc:	4603      	mov	r3, r0
 80041be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80041c2:	e015      	b.n	80041f0 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80041c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041c8:	3328      	adds	r3, #40	@ 0x28
 80041ca:	2102      	movs	r1, #2
 80041cc:	4618      	mov	r0, r3
 80041ce:	f000 fe95 	bl	8004efc <RCCEx_PLL3_Config>
 80041d2:	4603      	mov	r3, r0
 80041d4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80041d8:	e00a      	b.n	80041f0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80041da:	2301      	movs	r3, #1
 80041dc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80041e0:	e006      	b.n	80041f0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80041e2:	bf00      	nop
 80041e4:	e004      	b.n	80041f0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80041e6:	bf00      	nop
 80041e8:	e002      	b.n	80041f0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80041ea:	bf00      	nop
 80041ec:	e000      	b.n	80041f0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80041ee:	bf00      	nop
    }

    if (ret == HAL_OK)
 80041f0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d10b      	bne.n	8004210 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80041f8:	4ba1      	ldr	r3, [pc, #644]	@ (8004480 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80041fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041fc:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8004200:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004204:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004208:	4a9d      	ldr	r2, [pc, #628]	@ (8004480 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800420a:	430b      	orrs	r3, r1
 800420c:	6593      	str	r3, [r2, #88]	@ 0x58
 800420e:	e003      	b.n	8004218 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004210:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004214:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8004218:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800421c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004220:	f002 0308 	and.w	r3, r2, #8
 8004224:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004228:	2300      	movs	r3, #0
 800422a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800422e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8004232:	460b      	mov	r3, r1
 8004234:	4313      	orrs	r3, r2
 8004236:	d01e      	beq.n	8004276 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8004238:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800423c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004240:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004244:	d10c      	bne.n	8004260 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004246:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800424a:	3328      	adds	r3, #40	@ 0x28
 800424c:	2102      	movs	r1, #2
 800424e:	4618      	mov	r0, r3
 8004250:	f000 fe54 	bl	8004efc <RCCEx_PLL3_Config>
 8004254:	4603      	mov	r3, r0
 8004256:	2b00      	cmp	r3, #0
 8004258:	d002      	beq.n	8004260 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800425a:	2301      	movs	r3, #1
 800425c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8004260:	4b87      	ldr	r3, [pc, #540]	@ (8004480 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004262:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004264:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004268:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800426c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004270:	4a83      	ldr	r2, [pc, #524]	@ (8004480 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004272:	430b      	orrs	r3, r1
 8004274:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004276:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800427a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800427e:	f002 0310 	and.w	r3, r2, #16
 8004282:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004286:	2300      	movs	r3, #0
 8004288:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800428c:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8004290:	460b      	mov	r3, r1
 8004292:	4313      	orrs	r3, r2
 8004294:	d01e      	beq.n	80042d4 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8004296:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800429a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800429e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80042a2:	d10c      	bne.n	80042be <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80042a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042a8:	3328      	adds	r3, #40	@ 0x28
 80042aa:	2102      	movs	r1, #2
 80042ac:	4618      	mov	r0, r3
 80042ae:	f000 fe25 	bl	8004efc <RCCEx_PLL3_Config>
 80042b2:	4603      	mov	r3, r0
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d002      	beq.n	80042be <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 80042b8:	2301      	movs	r3, #1
 80042ba:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80042be:	4b70      	ldr	r3, [pc, #448]	@ (8004480 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80042c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042c2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80042c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042ca:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80042ce:	4a6c      	ldr	r2, [pc, #432]	@ (8004480 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80042d0:	430b      	orrs	r3, r1
 80042d2:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80042d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042dc:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80042e0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80042e4:	2300      	movs	r3, #0
 80042e6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80042ea:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80042ee:	460b      	mov	r3, r1
 80042f0:	4313      	orrs	r3, r2
 80042f2:	d03e      	beq.n	8004372 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 80042f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042f8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80042fc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004300:	d022      	beq.n	8004348 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8004302:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004306:	d81b      	bhi.n	8004340 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8004308:	2b00      	cmp	r3, #0
 800430a:	d003      	beq.n	8004314 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800430c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004310:	d00b      	beq.n	800432a <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8004312:	e015      	b.n	8004340 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004314:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004318:	3308      	adds	r3, #8
 800431a:	2100      	movs	r1, #0
 800431c:	4618      	mov	r0, r3
 800431e:	f000 fd3b 	bl	8004d98 <RCCEx_PLL2_Config>
 8004322:	4603      	mov	r3, r0
 8004324:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004328:	e00f      	b.n	800434a <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800432a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800432e:	3328      	adds	r3, #40	@ 0x28
 8004330:	2102      	movs	r1, #2
 8004332:	4618      	mov	r0, r3
 8004334:	f000 fde2 	bl	8004efc <RCCEx_PLL3_Config>
 8004338:	4603      	mov	r3, r0
 800433a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800433e:	e004      	b.n	800434a <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004340:	2301      	movs	r3, #1
 8004342:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004346:	e000      	b.n	800434a <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8004348:	bf00      	nop
    }

    if (ret == HAL_OK)
 800434a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800434e:	2b00      	cmp	r3, #0
 8004350:	d10b      	bne.n	800436a <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004352:	4b4b      	ldr	r3, [pc, #300]	@ (8004480 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004354:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004356:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800435a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800435e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004362:	4a47      	ldr	r2, [pc, #284]	@ (8004480 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004364:	430b      	orrs	r3, r1
 8004366:	6593      	str	r3, [r2, #88]	@ 0x58
 8004368:	e003      	b.n	8004372 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800436a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800436e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004372:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004376:	e9d3 2300 	ldrd	r2, r3, [r3]
 800437a:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800437e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004380:	2300      	movs	r3, #0
 8004382:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004384:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8004388:	460b      	mov	r3, r1
 800438a:	4313      	orrs	r3, r2
 800438c:	d03b      	beq.n	8004406 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800438e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004392:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004396:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800439a:	d01f      	beq.n	80043dc <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800439c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80043a0:	d818      	bhi.n	80043d4 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 80043a2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80043a6:	d003      	beq.n	80043b0 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 80043a8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80043ac:	d007      	beq.n	80043be <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 80043ae:	e011      	b.n	80043d4 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80043b0:	4b33      	ldr	r3, [pc, #204]	@ (8004480 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80043b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043b4:	4a32      	ldr	r2, [pc, #200]	@ (8004480 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80043b6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80043ba:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80043bc:	e00f      	b.n	80043de <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80043be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043c2:	3328      	adds	r3, #40	@ 0x28
 80043c4:	2101      	movs	r1, #1
 80043c6:	4618      	mov	r0, r3
 80043c8:	f000 fd98 	bl	8004efc <RCCEx_PLL3_Config>
 80043cc:	4603      	mov	r3, r0
 80043ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 80043d2:	e004      	b.n	80043de <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80043d4:	2301      	movs	r3, #1
 80043d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80043da:	e000      	b.n	80043de <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 80043dc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80043de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d10b      	bne.n	80043fe <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80043e6:	4b26      	ldr	r3, [pc, #152]	@ (8004480 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80043e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043ea:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80043ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043f6:	4a22      	ldr	r2, [pc, #136]	@ (8004480 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80043f8:	430b      	orrs	r3, r1
 80043fa:	6553      	str	r3, [r2, #84]	@ 0x54
 80043fc:	e003      	b.n	8004406 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043fe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004402:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8004406:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800440a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800440e:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8004412:	673b      	str	r3, [r7, #112]	@ 0x70
 8004414:	2300      	movs	r3, #0
 8004416:	677b      	str	r3, [r7, #116]	@ 0x74
 8004418:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800441c:	460b      	mov	r3, r1
 800441e:	4313      	orrs	r3, r2
 8004420:	d034      	beq.n	800448c <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8004422:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004426:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004428:	2b00      	cmp	r3, #0
 800442a:	d003      	beq.n	8004434 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 800442c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004430:	d007      	beq.n	8004442 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8004432:	e011      	b.n	8004458 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004434:	4b12      	ldr	r3, [pc, #72]	@ (8004480 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004436:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004438:	4a11      	ldr	r2, [pc, #68]	@ (8004480 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800443a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800443e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004440:	e00e      	b.n	8004460 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004442:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004446:	3308      	adds	r3, #8
 8004448:	2102      	movs	r1, #2
 800444a:	4618      	mov	r0, r3
 800444c:	f000 fca4 	bl	8004d98 <RCCEx_PLL2_Config>
 8004450:	4603      	mov	r3, r0
 8004452:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004456:	e003      	b.n	8004460 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8004458:	2301      	movs	r3, #1
 800445a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800445e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004460:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004464:	2b00      	cmp	r3, #0
 8004466:	d10d      	bne.n	8004484 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8004468:	4b05      	ldr	r3, [pc, #20]	@ (8004480 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800446a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800446c:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004470:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004474:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004476:	4a02      	ldr	r2, [pc, #8]	@ (8004480 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004478:	430b      	orrs	r3, r1
 800447a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800447c:	e006      	b.n	800448c <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800447e:	bf00      	nop
 8004480:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004484:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004488:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800448c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004490:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004494:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8004498:	66bb      	str	r3, [r7, #104]	@ 0x68
 800449a:	2300      	movs	r3, #0
 800449c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800449e:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80044a2:	460b      	mov	r3, r1
 80044a4:	4313      	orrs	r3, r2
 80044a6:	d00c      	beq.n	80044c2 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80044a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044ac:	3328      	adds	r3, #40	@ 0x28
 80044ae:	2102      	movs	r1, #2
 80044b0:	4618      	mov	r0, r3
 80044b2:	f000 fd23 	bl	8004efc <RCCEx_PLL3_Config>
 80044b6:	4603      	mov	r3, r0
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d002      	beq.n	80044c2 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 80044bc:	2301      	movs	r3, #1
 80044be:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80044c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044ca:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80044ce:	663b      	str	r3, [r7, #96]	@ 0x60
 80044d0:	2300      	movs	r3, #0
 80044d2:	667b      	str	r3, [r7, #100]	@ 0x64
 80044d4:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80044d8:	460b      	mov	r3, r1
 80044da:	4313      	orrs	r3, r2
 80044dc:	d038      	beq.n	8004550 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 80044de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80044e6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80044ea:	d018      	beq.n	800451e <HAL_RCCEx_PeriphCLKConfig+0x1116>
 80044ec:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80044f0:	d811      	bhi.n	8004516 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 80044f2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80044f6:	d014      	beq.n	8004522 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 80044f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80044fc:	d80b      	bhi.n	8004516 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d011      	beq.n	8004526 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8004502:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004506:	d106      	bne.n	8004516 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004508:	4bc3      	ldr	r3, [pc, #780]	@ (8004818 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800450a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800450c:	4ac2      	ldr	r2, [pc, #776]	@ (8004818 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800450e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004512:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8004514:	e008      	b.n	8004528 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004516:	2301      	movs	r3, #1
 8004518:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800451c:	e004      	b.n	8004528 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800451e:	bf00      	nop
 8004520:	e002      	b.n	8004528 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004522:	bf00      	nop
 8004524:	e000      	b.n	8004528 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004526:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004528:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800452c:	2b00      	cmp	r3, #0
 800452e:	d10b      	bne.n	8004548 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004530:	4bb9      	ldr	r3, [pc, #740]	@ (8004818 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004532:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004534:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004538:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800453c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004540:	4ab5      	ldr	r2, [pc, #724]	@ (8004818 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004542:	430b      	orrs	r3, r1
 8004544:	6553      	str	r3, [r2, #84]	@ 0x54
 8004546:	e003      	b.n	8004550 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004548:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800454c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004550:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004554:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004558:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800455c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800455e:	2300      	movs	r3, #0
 8004560:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004562:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8004566:	460b      	mov	r3, r1
 8004568:	4313      	orrs	r3, r2
 800456a:	d009      	beq.n	8004580 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800456c:	4baa      	ldr	r3, [pc, #680]	@ (8004818 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800456e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004570:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8004574:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004578:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800457a:	4aa7      	ldr	r2, [pc, #668]	@ (8004818 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800457c:	430b      	orrs	r3, r1
 800457e:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8004580:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004584:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004588:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800458c:	653b      	str	r3, [r7, #80]	@ 0x50
 800458e:	2300      	movs	r3, #0
 8004590:	657b      	str	r3, [r7, #84]	@ 0x54
 8004592:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8004596:	460b      	mov	r3, r1
 8004598:	4313      	orrs	r3, r2
 800459a:	d00a      	beq.n	80045b2 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800459c:	4b9e      	ldr	r3, [pc, #632]	@ (8004818 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800459e:	691b      	ldr	r3, [r3, #16]
 80045a0:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 80045a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045a8:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80045ac:	4a9a      	ldr	r2, [pc, #616]	@ (8004818 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80045ae:	430b      	orrs	r3, r1
 80045b0:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80045b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045ba:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80045be:	64bb      	str	r3, [r7, #72]	@ 0x48
 80045c0:	2300      	movs	r3, #0
 80045c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80045c4:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80045c8:	460b      	mov	r3, r1
 80045ca:	4313      	orrs	r3, r2
 80045cc:	d009      	beq.n	80045e2 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80045ce:	4b92      	ldr	r3, [pc, #584]	@ (8004818 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80045d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045d2:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 80045d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045da:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80045dc:	4a8e      	ldr	r2, [pc, #568]	@ (8004818 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80045de:	430b      	orrs	r3, r1
 80045e0:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80045e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045ea:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80045ee:	643b      	str	r3, [r7, #64]	@ 0x40
 80045f0:	2300      	movs	r3, #0
 80045f2:	647b      	str	r3, [r7, #68]	@ 0x44
 80045f4:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80045f8:	460b      	mov	r3, r1
 80045fa:	4313      	orrs	r3, r2
 80045fc:	d00e      	beq.n	800461c <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80045fe:	4b86      	ldr	r3, [pc, #536]	@ (8004818 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004600:	691b      	ldr	r3, [r3, #16]
 8004602:	4a85      	ldr	r2, [pc, #532]	@ (8004818 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004604:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004608:	6113      	str	r3, [r2, #16]
 800460a:	4b83      	ldr	r3, [pc, #524]	@ (8004818 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800460c:	6919      	ldr	r1, [r3, #16]
 800460e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004612:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004616:	4a80      	ldr	r2, [pc, #512]	@ (8004818 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004618:	430b      	orrs	r3, r1
 800461a:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800461c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004620:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004624:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8004628:	63bb      	str	r3, [r7, #56]	@ 0x38
 800462a:	2300      	movs	r3, #0
 800462c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800462e:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8004632:	460b      	mov	r3, r1
 8004634:	4313      	orrs	r3, r2
 8004636:	d009      	beq.n	800464c <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8004638:	4b77      	ldr	r3, [pc, #476]	@ (8004818 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800463a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800463c:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8004640:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004644:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004646:	4a74      	ldr	r2, [pc, #464]	@ (8004818 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004648:	430b      	orrs	r3, r1
 800464a:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800464c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004650:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004654:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8004658:	633b      	str	r3, [r7, #48]	@ 0x30
 800465a:	2300      	movs	r3, #0
 800465c:	637b      	str	r3, [r7, #52]	@ 0x34
 800465e:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8004662:	460b      	mov	r3, r1
 8004664:	4313      	orrs	r3, r2
 8004666:	d00a      	beq.n	800467e <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004668:	4b6b      	ldr	r3, [pc, #428]	@ (8004818 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800466a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800466c:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8004670:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004674:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004678:	4a67      	ldr	r2, [pc, #412]	@ (8004818 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800467a:	430b      	orrs	r3, r1
 800467c:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800467e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004682:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004686:	2100      	movs	r1, #0
 8004688:	62b9      	str	r1, [r7, #40]	@ 0x28
 800468a:	f003 0301 	and.w	r3, r3, #1
 800468e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004690:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8004694:	460b      	mov	r3, r1
 8004696:	4313      	orrs	r3, r2
 8004698:	d011      	beq.n	80046be <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800469a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800469e:	3308      	adds	r3, #8
 80046a0:	2100      	movs	r1, #0
 80046a2:	4618      	mov	r0, r3
 80046a4:	f000 fb78 	bl	8004d98 <RCCEx_PLL2_Config>
 80046a8:	4603      	mov	r3, r0
 80046aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80046ae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d003      	beq.n	80046be <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046ba:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80046be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046c6:	2100      	movs	r1, #0
 80046c8:	6239      	str	r1, [r7, #32]
 80046ca:	f003 0302 	and.w	r3, r3, #2
 80046ce:	627b      	str	r3, [r7, #36]	@ 0x24
 80046d0:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80046d4:	460b      	mov	r3, r1
 80046d6:	4313      	orrs	r3, r2
 80046d8:	d011      	beq.n	80046fe <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80046da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046de:	3308      	adds	r3, #8
 80046e0:	2101      	movs	r1, #1
 80046e2:	4618      	mov	r0, r3
 80046e4:	f000 fb58 	bl	8004d98 <RCCEx_PLL2_Config>
 80046e8:	4603      	mov	r3, r0
 80046ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80046ee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d003      	beq.n	80046fe <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046fa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80046fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004702:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004706:	2100      	movs	r1, #0
 8004708:	61b9      	str	r1, [r7, #24]
 800470a:	f003 0304 	and.w	r3, r3, #4
 800470e:	61fb      	str	r3, [r7, #28]
 8004710:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8004714:	460b      	mov	r3, r1
 8004716:	4313      	orrs	r3, r2
 8004718:	d011      	beq.n	800473e <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800471a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800471e:	3308      	adds	r3, #8
 8004720:	2102      	movs	r1, #2
 8004722:	4618      	mov	r0, r3
 8004724:	f000 fb38 	bl	8004d98 <RCCEx_PLL2_Config>
 8004728:	4603      	mov	r3, r0
 800472a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800472e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004732:	2b00      	cmp	r3, #0
 8004734:	d003      	beq.n	800473e <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004736:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800473a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800473e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004742:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004746:	2100      	movs	r1, #0
 8004748:	6139      	str	r1, [r7, #16]
 800474a:	f003 0308 	and.w	r3, r3, #8
 800474e:	617b      	str	r3, [r7, #20]
 8004750:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8004754:	460b      	mov	r3, r1
 8004756:	4313      	orrs	r3, r2
 8004758:	d011      	beq.n	800477e <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800475a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800475e:	3328      	adds	r3, #40	@ 0x28
 8004760:	2100      	movs	r1, #0
 8004762:	4618      	mov	r0, r3
 8004764:	f000 fbca 	bl	8004efc <RCCEx_PLL3_Config>
 8004768:	4603      	mov	r3, r0
 800476a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800476e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004772:	2b00      	cmp	r3, #0
 8004774:	d003      	beq.n	800477e <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004776:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800477a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800477e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004782:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004786:	2100      	movs	r1, #0
 8004788:	60b9      	str	r1, [r7, #8]
 800478a:	f003 0310 	and.w	r3, r3, #16
 800478e:	60fb      	str	r3, [r7, #12]
 8004790:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8004794:	460b      	mov	r3, r1
 8004796:	4313      	orrs	r3, r2
 8004798:	d011      	beq.n	80047be <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800479a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800479e:	3328      	adds	r3, #40	@ 0x28
 80047a0:	2101      	movs	r1, #1
 80047a2:	4618      	mov	r0, r3
 80047a4:	f000 fbaa 	bl	8004efc <RCCEx_PLL3_Config>
 80047a8:	4603      	mov	r3, r0
 80047aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80047ae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d003      	beq.n	80047be <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80047ba:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80047be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047c6:	2100      	movs	r1, #0
 80047c8:	6039      	str	r1, [r7, #0]
 80047ca:	f003 0320 	and.w	r3, r3, #32
 80047ce:	607b      	str	r3, [r7, #4]
 80047d0:	e9d7 1200 	ldrd	r1, r2, [r7]
 80047d4:	460b      	mov	r3, r1
 80047d6:	4313      	orrs	r3, r2
 80047d8:	d011      	beq.n	80047fe <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80047da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047de:	3328      	adds	r3, #40	@ 0x28
 80047e0:	2102      	movs	r1, #2
 80047e2:	4618      	mov	r0, r3
 80047e4:	f000 fb8a 	bl	8004efc <RCCEx_PLL3_Config>
 80047e8:	4603      	mov	r3, r0
 80047ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80047ee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d003      	beq.n	80047fe <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80047fa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 80047fe:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8004802:	2b00      	cmp	r3, #0
 8004804:	d101      	bne.n	800480a <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8004806:	2300      	movs	r3, #0
 8004808:	e000      	b.n	800480c <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800480a:	2301      	movs	r3, #1
}
 800480c:	4618      	mov	r0, r3
 800480e:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8004812:	46bd      	mov	sp, r7
 8004814:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004818:	58024400 	.word	0x58024400

0800481c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800481c:	b580      	push	{r7, lr}
 800481e:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8004820:	f7fe fd96 	bl	8003350 <HAL_RCC_GetHCLKFreq>
 8004824:	4602      	mov	r2, r0
 8004826:	4b06      	ldr	r3, [pc, #24]	@ (8004840 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8004828:	6a1b      	ldr	r3, [r3, #32]
 800482a:	091b      	lsrs	r3, r3, #4
 800482c:	f003 0307 	and.w	r3, r3, #7
 8004830:	4904      	ldr	r1, [pc, #16]	@ (8004844 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8004832:	5ccb      	ldrb	r3, [r1, r3]
 8004834:	f003 031f 	and.w	r3, r3, #31
 8004838:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800483c:	4618      	mov	r0, r3
 800483e:	bd80      	pop	{r7, pc}
 8004840:	58024400 	.word	0x58024400
 8004844:	08006db0 	.word	0x08006db0

08004848 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8004848:	b480      	push	{r7}
 800484a:	b089      	sub	sp, #36	@ 0x24
 800484c:	af00      	add	r7, sp, #0
 800484e:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004850:	4ba1      	ldr	r3, [pc, #644]	@ (8004ad8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004852:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004854:	f003 0303 	and.w	r3, r3, #3
 8004858:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800485a:	4b9f      	ldr	r3, [pc, #636]	@ (8004ad8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800485c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800485e:	0b1b      	lsrs	r3, r3, #12
 8004860:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004864:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8004866:	4b9c      	ldr	r3, [pc, #624]	@ (8004ad8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004868:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800486a:	091b      	lsrs	r3, r3, #4
 800486c:	f003 0301 	and.w	r3, r3, #1
 8004870:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8004872:	4b99      	ldr	r3, [pc, #612]	@ (8004ad8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004874:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004876:	08db      	lsrs	r3, r3, #3
 8004878:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800487c:	693a      	ldr	r2, [r7, #16]
 800487e:	fb02 f303 	mul.w	r3, r2, r3
 8004882:	ee07 3a90 	vmov	s15, r3
 8004886:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800488a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800488e:	697b      	ldr	r3, [r7, #20]
 8004890:	2b00      	cmp	r3, #0
 8004892:	f000 8111 	beq.w	8004ab8 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8004896:	69bb      	ldr	r3, [r7, #24]
 8004898:	2b02      	cmp	r3, #2
 800489a:	f000 8083 	beq.w	80049a4 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800489e:	69bb      	ldr	r3, [r7, #24]
 80048a0:	2b02      	cmp	r3, #2
 80048a2:	f200 80a1 	bhi.w	80049e8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80048a6:	69bb      	ldr	r3, [r7, #24]
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d003      	beq.n	80048b4 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80048ac:	69bb      	ldr	r3, [r7, #24]
 80048ae:	2b01      	cmp	r3, #1
 80048b0:	d056      	beq.n	8004960 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80048b2:	e099      	b.n	80049e8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80048b4:	4b88      	ldr	r3, [pc, #544]	@ (8004ad8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f003 0320 	and.w	r3, r3, #32
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d02d      	beq.n	800491c <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80048c0:	4b85      	ldr	r3, [pc, #532]	@ (8004ad8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	08db      	lsrs	r3, r3, #3
 80048c6:	f003 0303 	and.w	r3, r3, #3
 80048ca:	4a84      	ldr	r2, [pc, #528]	@ (8004adc <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80048cc:	fa22 f303 	lsr.w	r3, r2, r3
 80048d0:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80048d2:	68bb      	ldr	r3, [r7, #8]
 80048d4:	ee07 3a90 	vmov	s15, r3
 80048d8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80048dc:	697b      	ldr	r3, [r7, #20]
 80048de:	ee07 3a90 	vmov	s15, r3
 80048e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80048e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80048ea:	4b7b      	ldr	r3, [pc, #492]	@ (8004ad8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80048ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80048f2:	ee07 3a90 	vmov	s15, r3
 80048f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80048fa:	ed97 6a03 	vldr	s12, [r7, #12]
 80048fe:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004ae0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004902:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004906:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800490a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800490e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004912:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004916:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800491a:	e087      	b.n	8004a2c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800491c:	697b      	ldr	r3, [r7, #20]
 800491e:	ee07 3a90 	vmov	s15, r3
 8004922:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004926:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8004ae4 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800492a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800492e:	4b6a      	ldr	r3, [pc, #424]	@ (8004ad8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004930:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004932:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004936:	ee07 3a90 	vmov	s15, r3
 800493a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800493e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004942:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8004ae0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004946:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800494a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800494e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004952:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004956:	ee67 7a27 	vmul.f32	s15, s14, s15
 800495a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800495e:	e065      	b.n	8004a2c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004960:	697b      	ldr	r3, [r7, #20]
 8004962:	ee07 3a90 	vmov	s15, r3
 8004966:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800496a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004ae8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800496e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004972:	4b59      	ldr	r3, [pc, #356]	@ (8004ad8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004974:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004976:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800497a:	ee07 3a90 	vmov	s15, r3
 800497e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004982:	ed97 6a03 	vldr	s12, [r7, #12]
 8004986:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8004ae0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800498a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800498e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004992:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004996:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800499a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800499e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80049a2:	e043      	b.n	8004a2c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80049a4:	697b      	ldr	r3, [r7, #20]
 80049a6:	ee07 3a90 	vmov	s15, r3
 80049aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80049ae:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8004aec <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80049b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80049b6:	4b48      	ldr	r3, [pc, #288]	@ (8004ad8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80049b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80049be:	ee07 3a90 	vmov	s15, r3
 80049c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80049c6:	ed97 6a03 	vldr	s12, [r7, #12]
 80049ca:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8004ae0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80049ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80049d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80049d6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80049da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80049de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80049e2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80049e6:	e021      	b.n	8004a2c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80049e8:	697b      	ldr	r3, [r7, #20]
 80049ea:	ee07 3a90 	vmov	s15, r3
 80049ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80049f2:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8004ae8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80049f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80049fa:	4b37      	ldr	r3, [pc, #220]	@ (8004ad8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80049fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a02:	ee07 3a90 	vmov	s15, r3
 8004a06:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004a0a:	ed97 6a03 	vldr	s12, [r7, #12]
 8004a0e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8004ae0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004a12:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004a16:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004a1a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004a1e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004a22:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a26:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004a2a:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8004a2c:	4b2a      	ldr	r3, [pc, #168]	@ (8004ad8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004a2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a30:	0a5b      	lsrs	r3, r3, #9
 8004a32:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004a36:	ee07 3a90 	vmov	s15, r3
 8004a3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a3e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004a42:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004a46:	edd7 6a07 	vldr	s13, [r7, #28]
 8004a4a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004a4e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004a52:	ee17 2a90 	vmov	r2, s15
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8004a5a:	4b1f      	ldr	r3, [pc, #124]	@ (8004ad8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004a5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a5e:	0c1b      	lsrs	r3, r3, #16
 8004a60:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004a64:	ee07 3a90 	vmov	s15, r3
 8004a68:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a6c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004a70:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004a74:	edd7 6a07 	vldr	s13, [r7, #28]
 8004a78:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004a7c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004a80:	ee17 2a90 	vmov	r2, s15
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8004a88:	4b13      	ldr	r3, [pc, #76]	@ (8004ad8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004a8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a8c:	0e1b      	lsrs	r3, r3, #24
 8004a8e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004a92:	ee07 3a90 	vmov	s15, r3
 8004a96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a9a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004a9e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004aa2:	edd7 6a07 	vldr	s13, [r7, #28]
 8004aa6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004aaa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004aae:	ee17 2a90 	vmov	r2, s15
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8004ab6:	e008      	b.n	8004aca <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2200      	movs	r2, #0
 8004abc:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	2200      	movs	r2, #0
 8004ac2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	2200      	movs	r2, #0
 8004ac8:	609a      	str	r2, [r3, #8]
}
 8004aca:	bf00      	nop
 8004acc:	3724      	adds	r7, #36	@ 0x24
 8004ace:	46bd      	mov	sp, r7
 8004ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad4:	4770      	bx	lr
 8004ad6:	bf00      	nop
 8004ad8:	58024400 	.word	0x58024400
 8004adc:	03d09000 	.word	0x03d09000
 8004ae0:	46000000 	.word	0x46000000
 8004ae4:	4c742400 	.word	0x4c742400
 8004ae8:	4a742400 	.word	0x4a742400
 8004aec:	4af42400 	.word	0x4af42400

08004af0 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8004af0:	b480      	push	{r7}
 8004af2:	b089      	sub	sp, #36	@ 0x24
 8004af4:	af00      	add	r7, sp, #0
 8004af6:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004af8:	4ba1      	ldr	r3, [pc, #644]	@ (8004d80 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004afa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004afc:	f003 0303 	and.w	r3, r3, #3
 8004b00:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8004b02:	4b9f      	ldr	r3, [pc, #636]	@ (8004d80 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004b04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b06:	0d1b      	lsrs	r3, r3, #20
 8004b08:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004b0c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8004b0e:	4b9c      	ldr	r3, [pc, #624]	@ (8004d80 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004b10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b12:	0a1b      	lsrs	r3, r3, #8
 8004b14:	f003 0301 	and.w	r3, r3, #1
 8004b18:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8004b1a:	4b99      	ldr	r3, [pc, #612]	@ (8004d80 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004b1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b1e:	08db      	lsrs	r3, r3, #3
 8004b20:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004b24:	693a      	ldr	r2, [r7, #16]
 8004b26:	fb02 f303 	mul.w	r3, r2, r3
 8004b2a:	ee07 3a90 	vmov	s15, r3
 8004b2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b32:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8004b36:	697b      	ldr	r3, [r7, #20]
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	f000 8111 	beq.w	8004d60 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8004b3e:	69bb      	ldr	r3, [r7, #24]
 8004b40:	2b02      	cmp	r3, #2
 8004b42:	f000 8083 	beq.w	8004c4c <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8004b46:	69bb      	ldr	r3, [r7, #24]
 8004b48:	2b02      	cmp	r3, #2
 8004b4a:	f200 80a1 	bhi.w	8004c90 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8004b4e:	69bb      	ldr	r3, [r7, #24]
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d003      	beq.n	8004b5c <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8004b54:	69bb      	ldr	r3, [r7, #24]
 8004b56:	2b01      	cmp	r3, #1
 8004b58:	d056      	beq.n	8004c08 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8004b5a:	e099      	b.n	8004c90 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004b5c:	4b88      	ldr	r3, [pc, #544]	@ (8004d80 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f003 0320 	and.w	r3, r3, #32
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d02d      	beq.n	8004bc4 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004b68:	4b85      	ldr	r3, [pc, #532]	@ (8004d80 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	08db      	lsrs	r3, r3, #3
 8004b6e:	f003 0303 	and.w	r3, r3, #3
 8004b72:	4a84      	ldr	r2, [pc, #528]	@ (8004d84 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8004b74:	fa22 f303 	lsr.w	r3, r2, r3
 8004b78:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004b7a:	68bb      	ldr	r3, [r7, #8]
 8004b7c:	ee07 3a90 	vmov	s15, r3
 8004b80:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b84:	697b      	ldr	r3, [r7, #20]
 8004b86:	ee07 3a90 	vmov	s15, r3
 8004b8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b8e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b92:	4b7b      	ldr	r3, [pc, #492]	@ (8004d80 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004b94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b9a:	ee07 3a90 	vmov	s15, r3
 8004b9e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004ba2:	ed97 6a03 	vldr	s12, [r7, #12]
 8004ba6:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004d88 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004baa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004bae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004bb2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004bb6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004bba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004bbe:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8004bc2:	e087      	b.n	8004cd4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004bc4:	697b      	ldr	r3, [r7, #20]
 8004bc6:	ee07 3a90 	vmov	s15, r3
 8004bca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004bce:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8004d8c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8004bd2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004bd6:	4b6a      	ldr	r3, [pc, #424]	@ (8004d80 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004bd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004bde:	ee07 3a90 	vmov	s15, r3
 8004be2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004be6:	ed97 6a03 	vldr	s12, [r7, #12]
 8004bea:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8004d88 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004bee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004bf2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004bf6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004bfa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004bfe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c02:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004c06:	e065      	b.n	8004cd4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004c08:	697b      	ldr	r3, [r7, #20]
 8004c0a:	ee07 3a90 	vmov	s15, r3
 8004c0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c12:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004d90 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004c16:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004c1a:	4b59      	ldr	r3, [pc, #356]	@ (8004d80 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004c1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c22:	ee07 3a90 	vmov	s15, r3
 8004c26:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004c2a:	ed97 6a03 	vldr	s12, [r7, #12]
 8004c2e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8004d88 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004c32:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004c36:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004c3a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004c3e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004c42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c46:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004c4a:	e043      	b.n	8004cd4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004c4c:	697b      	ldr	r3, [r7, #20]
 8004c4e:	ee07 3a90 	vmov	s15, r3
 8004c52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c56:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8004d94 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8004c5a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004c5e:	4b48      	ldr	r3, [pc, #288]	@ (8004d80 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004c60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c66:	ee07 3a90 	vmov	s15, r3
 8004c6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004c6e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004c72:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8004d88 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004c76:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004c7a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004c7e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004c82:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004c86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c8a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004c8e:	e021      	b.n	8004cd4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004c90:	697b      	ldr	r3, [r7, #20]
 8004c92:	ee07 3a90 	vmov	s15, r3
 8004c96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c9a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8004d90 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004c9e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004ca2:	4b37      	ldr	r3, [pc, #220]	@ (8004d80 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004ca4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ca6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004caa:	ee07 3a90 	vmov	s15, r3
 8004cae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004cb2:	ed97 6a03 	vldr	s12, [r7, #12]
 8004cb6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8004d88 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004cba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004cbe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004cc2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004cc6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004cca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004cce:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004cd2:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8004cd4:	4b2a      	ldr	r3, [pc, #168]	@ (8004d80 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004cd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cd8:	0a5b      	lsrs	r3, r3, #9
 8004cda:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004cde:	ee07 3a90 	vmov	s15, r3
 8004ce2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ce6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004cea:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004cee:	edd7 6a07 	vldr	s13, [r7, #28]
 8004cf2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004cf6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004cfa:	ee17 2a90 	vmov	r2, s15
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8004d02:	4b1f      	ldr	r3, [pc, #124]	@ (8004d80 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004d04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d06:	0c1b      	lsrs	r3, r3, #16
 8004d08:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004d0c:	ee07 3a90 	vmov	s15, r3
 8004d10:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d14:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004d18:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004d1c:	edd7 6a07 	vldr	s13, [r7, #28]
 8004d20:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004d24:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004d28:	ee17 2a90 	vmov	r2, s15
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8004d30:	4b13      	ldr	r3, [pc, #76]	@ (8004d80 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004d32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d34:	0e1b      	lsrs	r3, r3, #24
 8004d36:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004d3a:	ee07 3a90 	vmov	s15, r3
 8004d3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d42:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004d46:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004d4a:	edd7 6a07 	vldr	s13, [r7, #28]
 8004d4e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004d52:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004d56:	ee17 2a90 	vmov	r2, s15
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8004d5e:	e008      	b.n	8004d72 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	2200      	movs	r2, #0
 8004d64:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	2200      	movs	r2, #0
 8004d6a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	2200      	movs	r2, #0
 8004d70:	609a      	str	r2, [r3, #8]
}
 8004d72:	bf00      	nop
 8004d74:	3724      	adds	r7, #36	@ 0x24
 8004d76:	46bd      	mov	sp, r7
 8004d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d7c:	4770      	bx	lr
 8004d7e:	bf00      	nop
 8004d80:	58024400 	.word	0x58024400
 8004d84:	03d09000 	.word	0x03d09000
 8004d88:	46000000 	.word	0x46000000
 8004d8c:	4c742400 	.word	0x4c742400
 8004d90:	4a742400 	.word	0x4a742400
 8004d94:	4af42400 	.word	0x4af42400

08004d98 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8004d98:	b580      	push	{r7, lr}
 8004d9a:	b084      	sub	sp, #16
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	6078      	str	r0, [r7, #4]
 8004da0:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004da2:	2300      	movs	r3, #0
 8004da4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004da6:	4b53      	ldr	r3, [pc, #332]	@ (8004ef4 <RCCEx_PLL2_Config+0x15c>)
 8004da8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004daa:	f003 0303 	and.w	r3, r3, #3
 8004dae:	2b03      	cmp	r3, #3
 8004db0:	d101      	bne.n	8004db6 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8004db2:	2301      	movs	r3, #1
 8004db4:	e099      	b.n	8004eea <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8004db6:	4b4f      	ldr	r3, [pc, #316]	@ (8004ef4 <RCCEx_PLL2_Config+0x15c>)
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	4a4e      	ldr	r2, [pc, #312]	@ (8004ef4 <RCCEx_PLL2_Config+0x15c>)
 8004dbc:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004dc0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004dc2:	f7fc fa2f 	bl	8001224 <HAL_GetTick>
 8004dc6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004dc8:	e008      	b.n	8004ddc <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004dca:	f7fc fa2b 	bl	8001224 <HAL_GetTick>
 8004dce:	4602      	mov	r2, r0
 8004dd0:	68bb      	ldr	r3, [r7, #8]
 8004dd2:	1ad3      	subs	r3, r2, r3
 8004dd4:	2b02      	cmp	r3, #2
 8004dd6:	d901      	bls.n	8004ddc <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004dd8:	2303      	movs	r3, #3
 8004dda:	e086      	b.n	8004eea <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004ddc:	4b45      	ldr	r3, [pc, #276]	@ (8004ef4 <RCCEx_PLL2_Config+0x15c>)
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d1f0      	bne.n	8004dca <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004de8:	4b42      	ldr	r3, [pc, #264]	@ (8004ef4 <RCCEx_PLL2_Config+0x15c>)
 8004dea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dec:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	031b      	lsls	r3, r3, #12
 8004df6:	493f      	ldr	r1, [pc, #252]	@ (8004ef4 <RCCEx_PLL2_Config+0x15c>)
 8004df8:	4313      	orrs	r3, r2
 8004dfa:	628b      	str	r3, [r1, #40]	@ 0x28
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	685b      	ldr	r3, [r3, #4]
 8004e00:	3b01      	subs	r3, #1
 8004e02:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	689b      	ldr	r3, [r3, #8]
 8004e0a:	3b01      	subs	r3, #1
 8004e0c:	025b      	lsls	r3, r3, #9
 8004e0e:	b29b      	uxth	r3, r3
 8004e10:	431a      	orrs	r2, r3
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	68db      	ldr	r3, [r3, #12]
 8004e16:	3b01      	subs	r3, #1
 8004e18:	041b      	lsls	r3, r3, #16
 8004e1a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004e1e:	431a      	orrs	r2, r3
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	691b      	ldr	r3, [r3, #16]
 8004e24:	3b01      	subs	r3, #1
 8004e26:	061b      	lsls	r3, r3, #24
 8004e28:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004e2c:	4931      	ldr	r1, [pc, #196]	@ (8004ef4 <RCCEx_PLL2_Config+0x15c>)
 8004e2e:	4313      	orrs	r3, r2
 8004e30:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8004e32:	4b30      	ldr	r3, [pc, #192]	@ (8004ef4 <RCCEx_PLL2_Config+0x15c>)
 8004e34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e36:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	695b      	ldr	r3, [r3, #20]
 8004e3e:	492d      	ldr	r1, [pc, #180]	@ (8004ef4 <RCCEx_PLL2_Config+0x15c>)
 8004e40:	4313      	orrs	r3, r2
 8004e42:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8004e44:	4b2b      	ldr	r3, [pc, #172]	@ (8004ef4 <RCCEx_PLL2_Config+0x15c>)
 8004e46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e48:	f023 0220 	bic.w	r2, r3, #32
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	699b      	ldr	r3, [r3, #24]
 8004e50:	4928      	ldr	r1, [pc, #160]	@ (8004ef4 <RCCEx_PLL2_Config+0x15c>)
 8004e52:	4313      	orrs	r3, r2
 8004e54:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8004e56:	4b27      	ldr	r3, [pc, #156]	@ (8004ef4 <RCCEx_PLL2_Config+0x15c>)
 8004e58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e5a:	4a26      	ldr	r2, [pc, #152]	@ (8004ef4 <RCCEx_PLL2_Config+0x15c>)
 8004e5c:	f023 0310 	bic.w	r3, r3, #16
 8004e60:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8004e62:	4b24      	ldr	r3, [pc, #144]	@ (8004ef4 <RCCEx_PLL2_Config+0x15c>)
 8004e64:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004e66:	4b24      	ldr	r3, [pc, #144]	@ (8004ef8 <RCCEx_PLL2_Config+0x160>)
 8004e68:	4013      	ands	r3, r2
 8004e6a:	687a      	ldr	r2, [r7, #4]
 8004e6c:	69d2      	ldr	r2, [r2, #28]
 8004e6e:	00d2      	lsls	r2, r2, #3
 8004e70:	4920      	ldr	r1, [pc, #128]	@ (8004ef4 <RCCEx_PLL2_Config+0x15c>)
 8004e72:	4313      	orrs	r3, r2
 8004e74:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8004e76:	4b1f      	ldr	r3, [pc, #124]	@ (8004ef4 <RCCEx_PLL2_Config+0x15c>)
 8004e78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e7a:	4a1e      	ldr	r2, [pc, #120]	@ (8004ef4 <RCCEx_PLL2_Config+0x15c>)
 8004e7c:	f043 0310 	orr.w	r3, r3, #16
 8004e80:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004e82:	683b      	ldr	r3, [r7, #0]
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d106      	bne.n	8004e96 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004e88:	4b1a      	ldr	r3, [pc, #104]	@ (8004ef4 <RCCEx_PLL2_Config+0x15c>)
 8004e8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e8c:	4a19      	ldr	r2, [pc, #100]	@ (8004ef4 <RCCEx_PLL2_Config+0x15c>)
 8004e8e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004e92:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004e94:	e00f      	b.n	8004eb6 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004e96:	683b      	ldr	r3, [r7, #0]
 8004e98:	2b01      	cmp	r3, #1
 8004e9a:	d106      	bne.n	8004eaa <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8004e9c:	4b15      	ldr	r3, [pc, #84]	@ (8004ef4 <RCCEx_PLL2_Config+0x15c>)
 8004e9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ea0:	4a14      	ldr	r2, [pc, #80]	@ (8004ef4 <RCCEx_PLL2_Config+0x15c>)
 8004ea2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004ea6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004ea8:	e005      	b.n	8004eb6 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8004eaa:	4b12      	ldr	r3, [pc, #72]	@ (8004ef4 <RCCEx_PLL2_Config+0x15c>)
 8004eac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004eae:	4a11      	ldr	r2, [pc, #68]	@ (8004ef4 <RCCEx_PLL2_Config+0x15c>)
 8004eb0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004eb4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8004eb6:	4b0f      	ldr	r3, [pc, #60]	@ (8004ef4 <RCCEx_PLL2_Config+0x15c>)
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	4a0e      	ldr	r2, [pc, #56]	@ (8004ef4 <RCCEx_PLL2_Config+0x15c>)
 8004ebc:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004ec0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ec2:	f7fc f9af 	bl	8001224 <HAL_GetTick>
 8004ec6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004ec8:	e008      	b.n	8004edc <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004eca:	f7fc f9ab 	bl	8001224 <HAL_GetTick>
 8004ece:	4602      	mov	r2, r0
 8004ed0:	68bb      	ldr	r3, [r7, #8]
 8004ed2:	1ad3      	subs	r3, r2, r3
 8004ed4:	2b02      	cmp	r3, #2
 8004ed6:	d901      	bls.n	8004edc <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004ed8:	2303      	movs	r3, #3
 8004eda:	e006      	b.n	8004eea <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004edc:	4b05      	ldr	r3, [pc, #20]	@ (8004ef4 <RCCEx_PLL2_Config+0x15c>)
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d0f0      	beq.n	8004eca <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8004ee8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004eea:	4618      	mov	r0, r3
 8004eec:	3710      	adds	r7, #16
 8004eee:	46bd      	mov	sp, r7
 8004ef0:	bd80      	pop	{r7, pc}
 8004ef2:	bf00      	nop
 8004ef4:	58024400 	.word	0x58024400
 8004ef8:	ffff0007 	.word	0xffff0007

08004efc <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8004efc:	b580      	push	{r7, lr}
 8004efe:	b084      	sub	sp, #16
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	6078      	str	r0, [r7, #4]
 8004f04:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004f06:	2300      	movs	r3, #0
 8004f08:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004f0a:	4b53      	ldr	r3, [pc, #332]	@ (8005058 <RCCEx_PLL3_Config+0x15c>)
 8004f0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f0e:	f003 0303 	and.w	r3, r3, #3
 8004f12:	2b03      	cmp	r3, #3
 8004f14:	d101      	bne.n	8004f1a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8004f16:	2301      	movs	r3, #1
 8004f18:	e099      	b.n	800504e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8004f1a:	4b4f      	ldr	r3, [pc, #316]	@ (8005058 <RCCEx_PLL3_Config+0x15c>)
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	4a4e      	ldr	r2, [pc, #312]	@ (8005058 <RCCEx_PLL3_Config+0x15c>)
 8004f20:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004f24:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f26:	f7fc f97d 	bl	8001224 <HAL_GetTick>
 8004f2a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004f2c:	e008      	b.n	8004f40 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004f2e:	f7fc f979 	bl	8001224 <HAL_GetTick>
 8004f32:	4602      	mov	r2, r0
 8004f34:	68bb      	ldr	r3, [r7, #8]
 8004f36:	1ad3      	subs	r3, r2, r3
 8004f38:	2b02      	cmp	r3, #2
 8004f3a:	d901      	bls.n	8004f40 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004f3c:	2303      	movs	r3, #3
 8004f3e:	e086      	b.n	800504e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004f40:	4b45      	ldr	r3, [pc, #276]	@ (8005058 <RCCEx_PLL3_Config+0x15c>)
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d1f0      	bne.n	8004f2e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8004f4c:	4b42      	ldr	r3, [pc, #264]	@ (8005058 <RCCEx_PLL3_Config+0x15c>)
 8004f4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f50:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	051b      	lsls	r3, r3, #20
 8004f5a:	493f      	ldr	r1, [pc, #252]	@ (8005058 <RCCEx_PLL3_Config+0x15c>)
 8004f5c:	4313      	orrs	r3, r2
 8004f5e:	628b      	str	r3, [r1, #40]	@ 0x28
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	685b      	ldr	r3, [r3, #4]
 8004f64:	3b01      	subs	r3, #1
 8004f66:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	689b      	ldr	r3, [r3, #8]
 8004f6e:	3b01      	subs	r3, #1
 8004f70:	025b      	lsls	r3, r3, #9
 8004f72:	b29b      	uxth	r3, r3
 8004f74:	431a      	orrs	r2, r3
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	68db      	ldr	r3, [r3, #12]
 8004f7a:	3b01      	subs	r3, #1
 8004f7c:	041b      	lsls	r3, r3, #16
 8004f7e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004f82:	431a      	orrs	r2, r3
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	691b      	ldr	r3, [r3, #16]
 8004f88:	3b01      	subs	r3, #1
 8004f8a:	061b      	lsls	r3, r3, #24
 8004f8c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004f90:	4931      	ldr	r1, [pc, #196]	@ (8005058 <RCCEx_PLL3_Config+0x15c>)
 8004f92:	4313      	orrs	r3, r2
 8004f94:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8004f96:	4b30      	ldr	r3, [pc, #192]	@ (8005058 <RCCEx_PLL3_Config+0x15c>)
 8004f98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f9a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	695b      	ldr	r3, [r3, #20]
 8004fa2:	492d      	ldr	r1, [pc, #180]	@ (8005058 <RCCEx_PLL3_Config+0x15c>)
 8004fa4:	4313      	orrs	r3, r2
 8004fa6:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8004fa8:	4b2b      	ldr	r3, [pc, #172]	@ (8005058 <RCCEx_PLL3_Config+0x15c>)
 8004faa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fac:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	699b      	ldr	r3, [r3, #24]
 8004fb4:	4928      	ldr	r1, [pc, #160]	@ (8005058 <RCCEx_PLL3_Config+0x15c>)
 8004fb6:	4313      	orrs	r3, r2
 8004fb8:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8004fba:	4b27      	ldr	r3, [pc, #156]	@ (8005058 <RCCEx_PLL3_Config+0x15c>)
 8004fbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fbe:	4a26      	ldr	r2, [pc, #152]	@ (8005058 <RCCEx_PLL3_Config+0x15c>)
 8004fc0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004fc4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8004fc6:	4b24      	ldr	r3, [pc, #144]	@ (8005058 <RCCEx_PLL3_Config+0x15c>)
 8004fc8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004fca:	4b24      	ldr	r3, [pc, #144]	@ (800505c <RCCEx_PLL3_Config+0x160>)
 8004fcc:	4013      	ands	r3, r2
 8004fce:	687a      	ldr	r2, [r7, #4]
 8004fd0:	69d2      	ldr	r2, [r2, #28]
 8004fd2:	00d2      	lsls	r2, r2, #3
 8004fd4:	4920      	ldr	r1, [pc, #128]	@ (8005058 <RCCEx_PLL3_Config+0x15c>)
 8004fd6:	4313      	orrs	r3, r2
 8004fd8:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8004fda:	4b1f      	ldr	r3, [pc, #124]	@ (8005058 <RCCEx_PLL3_Config+0x15c>)
 8004fdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fde:	4a1e      	ldr	r2, [pc, #120]	@ (8005058 <RCCEx_PLL3_Config+0x15c>)
 8004fe0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004fe4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004fe6:	683b      	ldr	r3, [r7, #0]
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d106      	bne.n	8004ffa <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004fec:	4b1a      	ldr	r3, [pc, #104]	@ (8005058 <RCCEx_PLL3_Config+0x15c>)
 8004fee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ff0:	4a19      	ldr	r2, [pc, #100]	@ (8005058 <RCCEx_PLL3_Config+0x15c>)
 8004ff2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004ff6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004ff8:	e00f      	b.n	800501a <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004ffa:	683b      	ldr	r3, [r7, #0]
 8004ffc:	2b01      	cmp	r3, #1
 8004ffe:	d106      	bne.n	800500e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8005000:	4b15      	ldr	r3, [pc, #84]	@ (8005058 <RCCEx_PLL3_Config+0x15c>)
 8005002:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005004:	4a14      	ldr	r2, [pc, #80]	@ (8005058 <RCCEx_PLL3_Config+0x15c>)
 8005006:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800500a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800500c:	e005      	b.n	800501a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800500e:	4b12      	ldr	r3, [pc, #72]	@ (8005058 <RCCEx_PLL3_Config+0x15c>)
 8005010:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005012:	4a11      	ldr	r2, [pc, #68]	@ (8005058 <RCCEx_PLL3_Config+0x15c>)
 8005014:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005018:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800501a:	4b0f      	ldr	r3, [pc, #60]	@ (8005058 <RCCEx_PLL3_Config+0x15c>)
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	4a0e      	ldr	r2, [pc, #56]	@ (8005058 <RCCEx_PLL3_Config+0x15c>)
 8005020:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005024:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005026:	f7fc f8fd 	bl	8001224 <HAL_GetTick>
 800502a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800502c:	e008      	b.n	8005040 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800502e:	f7fc f8f9 	bl	8001224 <HAL_GetTick>
 8005032:	4602      	mov	r2, r0
 8005034:	68bb      	ldr	r3, [r7, #8]
 8005036:	1ad3      	subs	r3, r2, r3
 8005038:	2b02      	cmp	r3, #2
 800503a:	d901      	bls.n	8005040 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800503c:	2303      	movs	r3, #3
 800503e:	e006      	b.n	800504e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005040:	4b05      	ldr	r3, [pc, #20]	@ (8005058 <RCCEx_PLL3_Config+0x15c>)
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005048:	2b00      	cmp	r3, #0
 800504a:	d0f0      	beq.n	800502e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800504c:	7bfb      	ldrb	r3, [r7, #15]
}
 800504e:	4618      	mov	r0, r3
 8005050:	3710      	adds	r7, #16
 8005052:	46bd      	mov	sp, r7
 8005054:	bd80      	pop	{r7, pc}
 8005056:	bf00      	nop
 8005058:	58024400 	.word	0x58024400
 800505c:	ffff0007 	.word	0xffff0007

08005060 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005060:	b580      	push	{r7, lr}
 8005062:	b082      	sub	sp, #8
 8005064:	af00      	add	r7, sp, #0
 8005066:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	2b00      	cmp	r3, #0
 800506c:	d101      	bne.n	8005072 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800506e:	2301      	movs	r3, #1
 8005070:	e042      	b.n	80050f8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005078:	2b00      	cmp	r3, #0
 800507a:	d106      	bne.n	800508a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	2200      	movs	r2, #0
 8005080:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005084:	6878      	ldr	r0, [r7, #4]
 8005086:	f7fb fec5 	bl	8000e14 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	2224      	movs	r2, #36	@ 0x24
 800508e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	681a      	ldr	r2, [r3, #0]
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	f022 0201 	bic.w	r2, r2, #1
 80050a0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d002      	beq.n	80050b0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80050aa:	6878      	ldr	r0, [r7, #4]
 80050ac:	f000 fe1e 	bl	8005cec <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80050b0:	6878      	ldr	r0, [r7, #4]
 80050b2:	f000 f8b3 	bl	800521c <UART_SetConfig>
 80050b6:	4603      	mov	r3, r0
 80050b8:	2b01      	cmp	r3, #1
 80050ba:	d101      	bne.n	80050c0 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80050bc:	2301      	movs	r3, #1
 80050be:	e01b      	b.n	80050f8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	685a      	ldr	r2, [r3, #4]
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80050ce:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	689a      	ldr	r2, [r3, #8]
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80050de:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	681a      	ldr	r2, [r3, #0]
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f042 0201 	orr.w	r2, r2, #1
 80050ee:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80050f0:	6878      	ldr	r0, [r7, #4]
 80050f2:	f000 fe9d 	bl	8005e30 <UART_CheckIdleState>
 80050f6:	4603      	mov	r3, r0
}
 80050f8:	4618      	mov	r0, r3
 80050fa:	3708      	adds	r7, #8
 80050fc:	46bd      	mov	sp, r7
 80050fe:	bd80      	pop	{r7, pc}

08005100 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005100:	b580      	push	{r7, lr}
 8005102:	b08a      	sub	sp, #40	@ 0x28
 8005104:	af02      	add	r7, sp, #8
 8005106:	60f8      	str	r0, [r7, #12]
 8005108:	60b9      	str	r1, [r7, #8]
 800510a:	603b      	str	r3, [r7, #0]
 800510c:	4613      	mov	r3, r2
 800510e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005116:	2b20      	cmp	r3, #32
 8005118:	d17b      	bne.n	8005212 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800511a:	68bb      	ldr	r3, [r7, #8]
 800511c:	2b00      	cmp	r3, #0
 800511e:	d002      	beq.n	8005126 <HAL_UART_Transmit+0x26>
 8005120:	88fb      	ldrh	r3, [r7, #6]
 8005122:	2b00      	cmp	r3, #0
 8005124:	d101      	bne.n	800512a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005126:	2301      	movs	r3, #1
 8005128:	e074      	b.n	8005214 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	2200      	movs	r2, #0
 800512e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	2221      	movs	r2, #33	@ 0x21
 8005136:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800513a:	f7fc f873 	bl	8001224 <HAL_GetTick>
 800513e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	88fa      	ldrh	r2, [r7, #6]
 8005144:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	88fa      	ldrh	r2, [r7, #6]
 800514c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	689b      	ldr	r3, [r3, #8]
 8005154:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005158:	d108      	bne.n	800516c <HAL_UART_Transmit+0x6c>
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	691b      	ldr	r3, [r3, #16]
 800515e:	2b00      	cmp	r3, #0
 8005160:	d104      	bne.n	800516c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005162:	2300      	movs	r3, #0
 8005164:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005166:	68bb      	ldr	r3, [r7, #8]
 8005168:	61bb      	str	r3, [r7, #24]
 800516a:	e003      	b.n	8005174 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800516c:	68bb      	ldr	r3, [r7, #8]
 800516e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005170:	2300      	movs	r3, #0
 8005172:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005174:	e030      	b.n	80051d8 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005176:	683b      	ldr	r3, [r7, #0]
 8005178:	9300      	str	r3, [sp, #0]
 800517a:	697b      	ldr	r3, [r7, #20]
 800517c:	2200      	movs	r2, #0
 800517e:	2180      	movs	r1, #128	@ 0x80
 8005180:	68f8      	ldr	r0, [r7, #12]
 8005182:	f000 feff 	bl	8005f84 <UART_WaitOnFlagUntilTimeout>
 8005186:	4603      	mov	r3, r0
 8005188:	2b00      	cmp	r3, #0
 800518a:	d005      	beq.n	8005198 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	2220      	movs	r2, #32
 8005190:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8005194:	2303      	movs	r3, #3
 8005196:	e03d      	b.n	8005214 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8005198:	69fb      	ldr	r3, [r7, #28]
 800519a:	2b00      	cmp	r3, #0
 800519c:	d10b      	bne.n	80051b6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800519e:	69bb      	ldr	r3, [r7, #24]
 80051a0:	881b      	ldrh	r3, [r3, #0]
 80051a2:	461a      	mov	r2, r3
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80051ac:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80051ae:	69bb      	ldr	r3, [r7, #24]
 80051b0:	3302      	adds	r3, #2
 80051b2:	61bb      	str	r3, [r7, #24]
 80051b4:	e007      	b.n	80051c6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80051b6:	69fb      	ldr	r3, [r7, #28]
 80051b8:	781a      	ldrb	r2, [r3, #0]
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80051c0:	69fb      	ldr	r3, [r7, #28]
 80051c2:	3301      	adds	r3, #1
 80051c4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80051cc:	b29b      	uxth	r3, r3
 80051ce:	3b01      	subs	r3, #1
 80051d0:	b29a      	uxth	r2, r3
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80051de:	b29b      	uxth	r3, r3
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d1c8      	bne.n	8005176 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80051e4:	683b      	ldr	r3, [r7, #0]
 80051e6:	9300      	str	r3, [sp, #0]
 80051e8:	697b      	ldr	r3, [r7, #20]
 80051ea:	2200      	movs	r2, #0
 80051ec:	2140      	movs	r1, #64	@ 0x40
 80051ee:	68f8      	ldr	r0, [r7, #12]
 80051f0:	f000 fec8 	bl	8005f84 <UART_WaitOnFlagUntilTimeout>
 80051f4:	4603      	mov	r3, r0
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d005      	beq.n	8005206 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	2220      	movs	r2, #32
 80051fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8005202:	2303      	movs	r3, #3
 8005204:	e006      	b.n	8005214 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	2220      	movs	r2, #32
 800520a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800520e:	2300      	movs	r3, #0
 8005210:	e000      	b.n	8005214 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8005212:	2302      	movs	r3, #2
  }
}
 8005214:	4618      	mov	r0, r3
 8005216:	3720      	adds	r7, #32
 8005218:	46bd      	mov	sp, r7
 800521a:	bd80      	pop	{r7, pc}

0800521c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800521c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005220:	b092      	sub	sp, #72	@ 0x48
 8005222:	af00      	add	r7, sp, #0
 8005224:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005226:	2300      	movs	r3, #0
 8005228:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800522c:	697b      	ldr	r3, [r7, #20]
 800522e:	689a      	ldr	r2, [r3, #8]
 8005230:	697b      	ldr	r3, [r7, #20]
 8005232:	691b      	ldr	r3, [r3, #16]
 8005234:	431a      	orrs	r2, r3
 8005236:	697b      	ldr	r3, [r7, #20]
 8005238:	695b      	ldr	r3, [r3, #20]
 800523a:	431a      	orrs	r2, r3
 800523c:	697b      	ldr	r3, [r7, #20]
 800523e:	69db      	ldr	r3, [r3, #28]
 8005240:	4313      	orrs	r3, r2
 8005242:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005244:	697b      	ldr	r3, [r7, #20]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	681a      	ldr	r2, [r3, #0]
 800524a:	4bbe      	ldr	r3, [pc, #760]	@ (8005544 <UART_SetConfig+0x328>)
 800524c:	4013      	ands	r3, r2
 800524e:	697a      	ldr	r2, [r7, #20]
 8005250:	6812      	ldr	r2, [r2, #0]
 8005252:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005254:	430b      	orrs	r3, r1
 8005256:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005258:	697b      	ldr	r3, [r7, #20]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	685b      	ldr	r3, [r3, #4]
 800525e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005262:	697b      	ldr	r3, [r7, #20]
 8005264:	68da      	ldr	r2, [r3, #12]
 8005266:	697b      	ldr	r3, [r7, #20]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	430a      	orrs	r2, r1
 800526c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800526e:	697b      	ldr	r3, [r7, #20]
 8005270:	699b      	ldr	r3, [r3, #24]
 8005272:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005274:	697b      	ldr	r3, [r7, #20]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	4ab3      	ldr	r2, [pc, #716]	@ (8005548 <UART_SetConfig+0x32c>)
 800527a:	4293      	cmp	r3, r2
 800527c:	d004      	beq.n	8005288 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800527e:	697b      	ldr	r3, [r7, #20]
 8005280:	6a1b      	ldr	r3, [r3, #32]
 8005282:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005284:	4313      	orrs	r3, r2
 8005286:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005288:	697b      	ldr	r3, [r7, #20]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	689a      	ldr	r2, [r3, #8]
 800528e:	4baf      	ldr	r3, [pc, #700]	@ (800554c <UART_SetConfig+0x330>)
 8005290:	4013      	ands	r3, r2
 8005292:	697a      	ldr	r2, [r7, #20]
 8005294:	6812      	ldr	r2, [r2, #0]
 8005296:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005298:	430b      	orrs	r3, r1
 800529a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800529c:	697b      	ldr	r3, [r7, #20]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052a2:	f023 010f 	bic.w	r1, r3, #15
 80052a6:	697b      	ldr	r3, [r7, #20]
 80052a8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80052aa:	697b      	ldr	r3, [r7, #20]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	430a      	orrs	r2, r1
 80052b0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80052b2:	697b      	ldr	r3, [r7, #20]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	4aa6      	ldr	r2, [pc, #664]	@ (8005550 <UART_SetConfig+0x334>)
 80052b8:	4293      	cmp	r3, r2
 80052ba:	d177      	bne.n	80053ac <UART_SetConfig+0x190>
 80052bc:	4ba5      	ldr	r3, [pc, #660]	@ (8005554 <UART_SetConfig+0x338>)
 80052be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052c0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80052c4:	2b28      	cmp	r3, #40	@ 0x28
 80052c6:	d86d      	bhi.n	80053a4 <UART_SetConfig+0x188>
 80052c8:	a201      	add	r2, pc, #4	@ (adr r2, 80052d0 <UART_SetConfig+0xb4>)
 80052ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052ce:	bf00      	nop
 80052d0:	08005375 	.word	0x08005375
 80052d4:	080053a5 	.word	0x080053a5
 80052d8:	080053a5 	.word	0x080053a5
 80052dc:	080053a5 	.word	0x080053a5
 80052e0:	080053a5 	.word	0x080053a5
 80052e4:	080053a5 	.word	0x080053a5
 80052e8:	080053a5 	.word	0x080053a5
 80052ec:	080053a5 	.word	0x080053a5
 80052f0:	0800537d 	.word	0x0800537d
 80052f4:	080053a5 	.word	0x080053a5
 80052f8:	080053a5 	.word	0x080053a5
 80052fc:	080053a5 	.word	0x080053a5
 8005300:	080053a5 	.word	0x080053a5
 8005304:	080053a5 	.word	0x080053a5
 8005308:	080053a5 	.word	0x080053a5
 800530c:	080053a5 	.word	0x080053a5
 8005310:	08005385 	.word	0x08005385
 8005314:	080053a5 	.word	0x080053a5
 8005318:	080053a5 	.word	0x080053a5
 800531c:	080053a5 	.word	0x080053a5
 8005320:	080053a5 	.word	0x080053a5
 8005324:	080053a5 	.word	0x080053a5
 8005328:	080053a5 	.word	0x080053a5
 800532c:	080053a5 	.word	0x080053a5
 8005330:	0800538d 	.word	0x0800538d
 8005334:	080053a5 	.word	0x080053a5
 8005338:	080053a5 	.word	0x080053a5
 800533c:	080053a5 	.word	0x080053a5
 8005340:	080053a5 	.word	0x080053a5
 8005344:	080053a5 	.word	0x080053a5
 8005348:	080053a5 	.word	0x080053a5
 800534c:	080053a5 	.word	0x080053a5
 8005350:	08005395 	.word	0x08005395
 8005354:	080053a5 	.word	0x080053a5
 8005358:	080053a5 	.word	0x080053a5
 800535c:	080053a5 	.word	0x080053a5
 8005360:	080053a5 	.word	0x080053a5
 8005364:	080053a5 	.word	0x080053a5
 8005368:	080053a5 	.word	0x080053a5
 800536c:	080053a5 	.word	0x080053a5
 8005370:	0800539d 	.word	0x0800539d
 8005374:	2301      	movs	r3, #1
 8005376:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800537a:	e222      	b.n	80057c2 <UART_SetConfig+0x5a6>
 800537c:	2304      	movs	r3, #4
 800537e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005382:	e21e      	b.n	80057c2 <UART_SetConfig+0x5a6>
 8005384:	2308      	movs	r3, #8
 8005386:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800538a:	e21a      	b.n	80057c2 <UART_SetConfig+0x5a6>
 800538c:	2310      	movs	r3, #16
 800538e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005392:	e216      	b.n	80057c2 <UART_SetConfig+0x5a6>
 8005394:	2320      	movs	r3, #32
 8005396:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800539a:	e212      	b.n	80057c2 <UART_SetConfig+0x5a6>
 800539c:	2340      	movs	r3, #64	@ 0x40
 800539e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80053a2:	e20e      	b.n	80057c2 <UART_SetConfig+0x5a6>
 80053a4:	2380      	movs	r3, #128	@ 0x80
 80053a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80053aa:	e20a      	b.n	80057c2 <UART_SetConfig+0x5a6>
 80053ac:	697b      	ldr	r3, [r7, #20]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	4a69      	ldr	r2, [pc, #420]	@ (8005558 <UART_SetConfig+0x33c>)
 80053b2:	4293      	cmp	r3, r2
 80053b4:	d130      	bne.n	8005418 <UART_SetConfig+0x1fc>
 80053b6:	4b67      	ldr	r3, [pc, #412]	@ (8005554 <UART_SetConfig+0x338>)
 80053b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053ba:	f003 0307 	and.w	r3, r3, #7
 80053be:	2b05      	cmp	r3, #5
 80053c0:	d826      	bhi.n	8005410 <UART_SetConfig+0x1f4>
 80053c2:	a201      	add	r2, pc, #4	@ (adr r2, 80053c8 <UART_SetConfig+0x1ac>)
 80053c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053c8:	080053e1 	.word	0x080053e1
 80053cc:	080053e9 	.word	0x080053e9
 80053d0:	080053f1 	.word	0x080053f1
 80053d4:	080053f9 	.word	0x080053f9
 80053d8:	08005401 	.word	0x08005401
 80053dc:	08005409 	.word	0x08005409
 80053e0:	2300      	movs	r3, #0
 80053e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80053e6:	e1ec      	b.n	80057c2 <UART_SetConfig+0x5a6>
 80053e8:	2304      	movs	r3, #4
 80053ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80053ee:	e1e8      	b.n	80057c2 <UART_SetConfig+0x5a6>
 80053f0:	2308      	movs	r3, #8
 80053f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80053f6:	e1e4      	b.n	80057c2 <UART_SetConfig+0x5a6>
 80053f8:	2310      	movs	r3, #16
 80053fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80053fe:	e1e0      	b.n	80057c2 <UART_SetConfig+0x5a6>
 8005400:	2320      	movs	r3, #32
 8005402:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005406:	e1dc      	b.n	80057c2 <UART_SetConfig+0x5a6>
 8005408:	2340      	movs	r3, #64	@ 0x40
 800540a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800540e:	e1d8      	b.n	80057c2 <UART_SetConfig+0x5a6>
 8005410:	2380      	movs	r3, #128	@ 0x80
 8005412:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005416:	e1d4      	b.n	80057c2 <UART_SetConfig+0x5a6>
 8005418:	697b      	ldr	r3, [r7, #20]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	4a4f      	ldr	r2, [pc, #316]	@ (800555c <UART_SetConfig+0x340>)
 800541e:	4293      	cmp	r3, r2
 8005420:	d130      	bne.n	8005484 <UART_SetConfig+0x268>
 8005422:	4b4c      	ldr	r3, [pc, #304]	@ (8005554 <UART_SetConfig+0x338>)
 8005424:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005426:	f003 0307 	and.w	r3, r3, #7
 800542a:	2b05      	cmp	r3, #5
 800542c:	d826      	bhi.n	800547c <UART_SetConfig+0x260>
 800542e:	a201      	add	r2, pc, #4	@ (adr r2, 8005434 <UART_SetConfig+0x218>)
 8005430:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005434:	0800544d 	.word	0x0800544d
 8005438:	08005455 	.word	0x08005455
 800543c:	0800545d 	.word	0x0800545d
 8005440:	08005465 	.word	0x08005465
 8005444:	0800546d 	.word	0x0800546d
 8005448:	08005475 	.word	0x08005475
 800544c:	2300      	movs	r3, #0
 800544e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005452:	e1b6      	b.n	80057c2 <UART_SetConfig+0x5a6>
 8005454:	2304      	movs	r3, #4
 8005456:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800545a:	e1b2      	b.n	80057c2 <UART_SetConfig+0x5a6>
 800545c:	2308      	movs	r3, #8
 800545e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005462:	e1ae      	b.n	80057c2 <UART_SetConfig+0x5a6>
 8005464:	2310      	movs	r3, #16
 8005466:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800546a:	e1aa      	b.n	80057c2 <UART_SetConfig+0x5a6>
 800546c:	2320      	movs	r3, #32
 800546e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005472:	e1a6      	b.n	80057c2 <UART_SetConfig+0x5a6>
 8005474:	2340      	movs	r3, #64	@ 0x40
 8005476:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800547a:	e1a2      	b.n	80057c2 <UART_SetConfig+0x5a6>
 800547c:	2380      	movs	r3, #128	@ 0x80
 800547e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005482:	e19e      	b.n	80057c2 <UART_SetConfig+0x5a6>
 8005484:	697b      	ldr	r3, [r7, #20]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	4a35      	ldr	r2, [pc, #212]	@ (8005560 <UART_SetConfig+0x344>)
 800548a:	4293      	cmp	r3, r2
 800548c:	d130      	bne.n	80054f0 <UART_SetConfig+0x2d4>
 800548e:	4b31      	ldr	r3, [pc, #196]	@ (8005554 <UART_SetConfig+0x338>)
 8005490:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005492:	f003 0307 	and.w	r3, r3, #7
 8005496:	2b05      	cmp	r3, #5
 8005498:	d826      	bhi.n	80054e8 <UART_SetConfig+0x2cc>
 800549a:	a201      	add	r2, pc, #4	@ (adr r2, 80054a0 <UART_SetConfig+0x284>)
 800549c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054a0:	080054b9 	.word	0x080054b9
 80054a4:	080054c1 	.word	0x080054c1
 80054a8:	080054c9 	.word	0x080054c9
 80054ac:	080054d1 	.word	0x080054d1
 80054b0:	080054d9 	.word	0x080054d9
 80054b4:	080054e1 	.word	0x080054e1
 80054b8:	2300      	movs	r3, #0
 80054ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80054be:	e180      	b.n	80057c2 <UART_SetConfig+0x5a6>
 80054c0:	2304      	movs	r3, #4
 80054c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80054c6:	e17c      	b.n	80057c2 <UART_SetConfig+0x5a6>
 80054c8:	2308      	movs	r3, #8
 80054ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80054ce:	e178      	b.n	80057c2 <UART_SetConfig+0x5a6>
 80054d0:	2310      	movs	r3, #16
 80054d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80054d6:	e174      	b.n	80057c2 <UART_SetConfig+0x5a6>
 80054d8:	2320      	movs	r3, #32
 80054da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80054de:	e170      	b.n	80057c2 <UART_SetConfig+0x5a6>
 80054e0:	2340      	movs	r3, #64	@ 0x40
 80054e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80054e6:	e16c      	b.n	80057c2 <UART_SetConfig+0x5a6>
 80054e8:	2380      	movs	r3, #128	@ 0x80
 80054ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80054ee:	e168      	b.n	80057c2 <UART_SetConfig+0x5a6>
 80054f0:	697b      	ldr	r3, [r7, #20]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	4a1b      	ldr	r2, [pc, #108]	@ (8005564 <UART_SetConfig+0x348>)
 80054f6:	4293      	cmp	r3, r2
 80054f8:	d142      	bne.n	8005580 <UART_SetConfig+0x364>
 80054fa:	4b16      	ldr	r3, [pc, #88]	@ (8005554 <UART_SetConfig+0x338>)
 80054fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054fe:	f003 0307 	and.w	r3, r3, #7
 8005502:	2b05      	cmp	r3, #5
 8005504:	d838      	bhi.n	8005578 <UART_SetConfig+0x35c>
 8005506:	a201      	add	r2, pc, #4	@ (adr r2, 800550c <UART_SetConfig+0x2f0>)
 8005508:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800550c:	08005525 	.word	0x08005525
 8005510:	0800552d 	.word	0x0800552d
 8005514:	08005535 	.word	0x08005535
 8005518:	0800553d 	.word	0x0800553d
 800551c:	08005569 	.word	0x08005569
 8005520:	08005571 	.word	0x08005571
 8005524:	2300      	movs	r3, #0
 8005526:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800552a:	e14a      	b.n	80057c2 <UART_SetConfig+0x5a6>
 800552c:	2304      	movs	r3, #4
 800552e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005532:	e146      	b.n	80057c2 <UART_SetConfig+0x5a6>
 8005534:	2308      	movs	r3, #8
 8005536:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800553a:	e142      	b.n	80057c2 <UART_SetConfig+0x5a6>
 800553c:	2310      	movs	r3, #16
 800553e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005542:	e13e      	b.n	80057c2 <UART_SetConfig+0x5a6>
 8005544:	cfff69f3 	.word	0xcfff69f3
 8005548:	58000c00 	.word	0x58000c00
 800554c:	11fff4ff 	.word	0x11fff4ff
 8005550:	40011000 	.word	0x40011000
 8005554:	58024400 	.word	0x58024400
 8005558:	40004400 	.word	0x40004400
 800555c:	40004800 	.word	0x40004800
 8005560:	40004c00 	.word	0x40004c00
 8005564:	40005000 	.word	0x40005000
 8005568:	2320      	movs	r3, #32
 800556a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800556e:	e128      	b.n	80057c2 <UART_SetConfig+0x5a6>
 8005570:	2340      	movs	r3, #64	@ 0x40
 8005572:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005576:	e124      	b.n	80057c2 <UART_SetConfig+0x5a6>
 8005578:	2380      	movs	r3, #128	@ 0x80
 800557a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800557e:	e120      	b.n	80057c2 <UART_SetConfig+0x5a6>
 8005580:	697b      	ldr	r3, [r7, #20]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	4acb      	ldr	r2, [pc, #812]	@ (80058b4 <UART_SetConfig+0x698>)
 8005586:	4293      	cmp	r3, r2
 8005588:	d176      	bne.n	8005678 <UART_SetConfig+0x45c>
 800558a:	4bcb      	ldr	r3, [pc, #812]	@ (80058b8 <UART_SetConfig+0x69c>)
 800558c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800558e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005592:	2b28      	cmp	r3, #40	@ 0x28
 8005594:	d86c      	bhi.n	8005670 <UART_SetConfig+0x454>
 8005596:	a201      	add	r2, pc, #4	@ (adr r2, 800559c <UART_SetConfig+0x380>)
 8005598:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800559c:	08005641 	.word	0x08005641
 80055a0:	08005671 	.word	0x08005671
 80055a4:	08005671 	.word	0x08005671
 80055a8:	08005671 	.word	0x08005671
 80055ac:	08005671 	.word	0x08005671
 80055b0:	08005671 	.word	0x08005671
 80055b4:	08005671 	.word	0x08005671
 80055b8:	08005671 	.word	0x08005671
 80055bc:	08005649 	.word	0x08005649
 80055c0:	08005671 	.word	0x08005671
 80055c4:	08005671 	.word	0x08005671
 80055c8:	08005671 	.word	0x08005671
 80055cc:	08005671 	.word	0x08005671
 80055d0:	08005671 	.word	0x08005671
 80055d4:	08005671 	.word	0x08005671
 80055d8:	08005671 	.word	0x08005671
 80055dc:	08005651 	.word	0x08005651
 80055e0:	08005671 	.word	0x08005671
 80055e4:	08005671 	.word	0x08005671
 80055e8:	08005671 	.word	0x08005671
 80055ec:	08005671 	.word	0x08005671
 80055f0:	08005671 	.word	0x08005671
 80055f4:	08005671 	.word	0x08005671
 80055f8:	08005671 	.word	0x08005671
 80055fc:	08005659 	.word	0x08005659
 8005600:	08005671 	.word	0x08005671
 8005604:	08005671 	.word	0x08005671
 8005608:	08005671 	.word	0x08005671
 800560c:	08005671 	.word	0x08005671
 8005610:	08005671 	.word	0x08005671
 8005614:	08005671 	.word	0x08005671
 8005618:	08005671 	.word	0x08005671
 800561c:	08005661 	.word	0x08005661
 8005620:	08005671 	.word	0x08005671
 8005624:	08005671 	.word	0x08005671
 8005628:	08005671 	.word	0x08005671
 800562c:	08005671 	.word	0x08005671
 8005630:	08005671 	.word	0x08005671
 8005634:	08005671 	.word	0x08005671
 8005638:	08005671 	.word	0x08005671
 800563c:	08005669 	.word	0x08005669
 8005640:	2301      	movs	r3, #1
 8005642:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005646:	e0bc      	b.n	80057c2 <UART_SetConfig+0x5a6>
 8005648:	2304      	movs	r3, #4
 800564a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800564e:	e0b8      	b.n	80057c2 <UART_SetConfig+0x5a6>
 8005650:	2308      	movs	r3, #8
 8005652:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005656:	e0b4      	b.n	80057c2 <UART_SetConfig+0x5a6>
 8005658:	2310      	movs	r3, #16
 800565a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800565e:	e0b0      	b.n	80057c2 <UART_SetConfig+0x5a6>
 8005660:	2320      	movs	r3, #32
 8005662:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005666:	e0ac      	b.n	80057c2 <UART_SetConfig+0x5a6>
 8005668:	2340      	movs	r3, #64	@ 0x40
 800566a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800566e:	e0a8      	b.n	80057c2 <UART_SetConfig+0x5a6>
 8005670:	2380      	movs	r3, #128	@ 0x80
 8005672:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005676:	e0a4      	b.n	80057c2 <UART_SetConfig+0x5a6>
 8005678:	697b      	ldr	r3, [r7, #20]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	4a8f      	ldr	r2, [pc, #572]	@ (80058bc <UART_SetConfig+0x6a0>)
 800567e:	4293      	cmp	r3, r2
 8005680:	d130      	bne.n	80056e4 <UART_SetConfig+0x4c8>
 8005682:	4b8d      	ldr	r3, [pc, #564]	@ (80058b8 <UART_SetConfig+0x69c>)
 8005684:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005686:	f003 0307 	and.w	r3, r3, #7
 800568a:	2b05      	cmp	r3, #5
 800568c:	d826      	bhi.n	80056dc <UART_SetConfig+0x4c0>
 800568e:	a201      	add	r2, pc, #4	@ (adr r2, 8005694 <UART_SetConfig+0x478>)
 8005690:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005694:	080056ad 	.word	0x080056ad
 8005698:	080056b5 	.word	0x080056b5
 800569c:	080056bd 	.word	0x080056bd
 80056a0:	080056c5 	.word	0x080056c5
 80056a4:	080056cd 	.word	0x080056cd
 80056a8:	080056d5 	.word	0x080056d5
 80056ac:	2300      	movs	r3, #0
 80056ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80056b2:	e086      	b.n	80057c2 <UART_SetConfig+0x5a6>
 80056b4:	2304      	movs	r3, #4
 80056b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80056ba:	e082      	b.n	80057c2 <UART_SetConfig+0x5a6>
 80056bc:	2308      	movs	r3, #8
 80056be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80056c2:	e07e      	b.n	80057c2 <UART_SetConfig+0x5a6>
 80056c4:	2310      	movs	r3, #16
 80056c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80056ca:	e07a      	b.n	80057c2 <UART_SetConfig+0x5a6>
 80056cc:	2320      	movs	r3, #32
 80056ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80056d2:	e076      	b.n	80057c2 <UART_SetConfig+0x5a6>
 80056d4:	2340      	movs	r3, #64	@ 0x40
 80056d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80056da:	e072      	b.n	80057c2 <UART_SetConfig+0x5a6>
 80056dc:	2380      	movs	r3, #128	@ 0x80
 80056de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80056e2:	e06e      	b.n	80057c2 <UART_SetConfig+0x5a6>
 80056e4:	697b      	ldr	r3, [r7, #20]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	4a75      	ldr	r2, [pc, #468]	@ (80058c0 <UART_SetConfig+0x6a4>)
 80056ea:	4293      	cmp	r3, r2
 80056ec:	d130      	bne.n	8005750 <UART_SetConfig+0x534>
 80056ee:	4b72      	ldr	r3, [pc, #456]	@ (80058b8 <UART_SetConfig+0x69c>)
 80056f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056f2:	f003 0307 	and.w	r3, r3, #7
 80056f6:	2b05      	cmp	r3, #5
 80056f8:	d826      	bhi.n	8005748 <UART_SetConfig+0x52c>
 80056fa:	a201      	add	r2, pc, #4	@ (adr r2, 8005700 <UART_SetConfig+0x4e4>)
 80056fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005700:	08005719 	.word	0x08005719
 8005704:	08005721 	.word	0x08005721
 8005708:	08005729 	.word	0x08005729
 800570c:	08005731 	.word	0x08005731
 8005710:	08005739 	.word	0x08005739
 8005714:	08005741 	.word	0x08005741
 8005718:	2300      	movs	r3, #0
 800571a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800571e:	e050      	b.n	80057c2 <UART_SetConfig+0x5a6>
 8005720:	2304      	movs	r3, #4
 8005722:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005726:	e04c      	b.n	80057c2 <UART_SetConfig+0x5a6>
 8005728:	2308      	movs	r3, #8
 800572a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800572e:	e048      	b.n	80057c2 <UART_SetConfig+0x5a6>
 8005730:	2310      	movs	r3, #16
 8005732:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005736:	e044      	b.n	80057c2 <UART_SetConfig+0x5a6>
 8005738:	2320      	movs	r3, #32
 800573a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800573e:	e040      	b.n	80057c2 <UART_SetConfig+0x5a6>
 8005740:	2340      	movs	r3, #64	@ 0x40
 8005742:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005746:	e03c      	b.n	80057c2 <UART_SetConfig+0x5a6>
 8005748:	2380      	movs	r3, #128	@ 0x80
 800574a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800574e:	e038      	b.n	80057c2 <UART_SetConfig+0x5a6>
 8005750:	697b      	ldr	r3, [r7, #20]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	4a5b      	ldr	r2, [pc, #364]	@ (80058c4 <UART_SetConfig+0x6a8>)
 8005756:	4293      	cmp	r3, r2
 8005758:	d130      	bne.n	80057bc <UART_SetConfig+0x5a0>
 800575a:	4b57      	ldr	r3, [pc, #348]	@ (80058b8 <UART_SetConfig+0x69c>)
 800575c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800575e:	f003 0307 	and.w	r3, r3, #7
 8005762:	2b05      	cmp	r3, #5
 8005764:	d826      	bhi.n	80057b4 <UART_SetConfig+0x598>
 8005766:	a201      	add	r2, pc, #4	@ (adr r2, 800576c <UART_SetConfig+0x550>)
 8005768:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800576c:	08005785 	.word	0x08005785
 8005770:	0800578d 	.word	0x0800578d
 8005774:	08005795 	.word	0x08005795
 8005778:	0800579d 	.word	0x0800579d
 800577c:	080057a5 	.word	0x080057a5
 8005780:	080057ad 	.word	0x080057ad
 8005784:	2302      	movs	r3, #2
 8005786:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800578a:	e01a      	b.n	80057c2 <UART_SetConfig+0x5a6>
 800578c:	2304      	movs	r3, #4
 800578e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005792:	e016      	b.n	80057c2 <UART_SetConfig+0x5a6>
 8005794:	2308      	movs	r3, #8
 8005796:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800579a:	e012      	b.n	80057c2 <UART_SetConfig+0x5a6>
 800579c:	2310      	movs	r3, #16
 800579e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80057a2:	e00e      	b.n	80057c2 <UART_SetConfig+0x5a6>
 80057a4:	2320      	movs	r3, #32
 80057a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80057aa:	e00a      	b.n	80057c2 <UART_SetConfig+0x5a6>
 80057ac:	2340      	movs	r3, #64	@ 0x40
 80057ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80057b2:	e006      	b.n	80057c2 <UART_SetConfig+0x5a6>
 80057b4:	2380      	movs	r3, #128	@ 0x80
 80057b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80057ba:	e002      	b.n	80057c2 <UART_SetConfig+0x5a6>
 80057bc:	2380      	movs	r3, #128	@ 0x80
 80057be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80057c2:	697b      	ldr	r3, [r7, #20]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	4a3f      	ldr	r2, [pc, #252]	@ (80058c4 <UART_SetConfig+0x6a8>)
 80057c8:	4293      	cmp	r3, r2
 80057ca:	f040 80f8 	bne.w	80059be <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80057ce:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80057d2:	2b20      	cmp	r3, #32
 80057d4:	dc46      	bgt.n	8005864 <UART_SetConfig+0x648>
 80057d6:	2b02      	cmp	r3, #2
 80057d8:	f2c0 8082 	blt.w	80058e0 <UART_SetConfig+0x6c4>
 80057dc:	3b02      	subs	r3, #2
 80057de:	2b1e      	cmp	r3, #30
 80057e0:	d87e      	bhi.n	80058e0 <UART_SetConfig+0x6c4>
 80057e2:	a201      	add	r2, pc, #4	@ (adr r2, 80057e8 <UART_SetConfig+0x5cc>)
 80057e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057e8:	0800586b 	.word	0x0800586b
 80057ec:	080058e1 	.word	0x080058e1
 80057f0:	08005873 	.word	0x08005873
 80057f4:	080058e1 	.word	0x080058e1
 80057f8:	080058e1 	.word	0x080058e1
 80057fc:	080058e1 	.word	0x080058e1
 8005800:	08005883 	.word	0x08005883
 8005804:	080058e1 	.word	0x080058e1
 8005808:	080058e1 	.word	0x080058e1
 800580c:	080058e1 	.word	0x080058e1
 8005810:	080058e1 	.word	0x080058e1
 8005814:	080058e1 	.word	0x080058e1
 8005818:	080058e1 	.word	0x080058e1
 800581c:	080058e1 	.word	0x080058e1
 8005820:	08005893 	.word	0x08005893
 8005824:	080058e1 	.word	0x080058e1
 8005828:	080058e1 	.word	0x080058e1
 800582c:	080058e1 	.word	0x080058e1
 8005830:	080058e1 	.word	0x080058e1
 8005834:	080058e1 	.word	0x080058e1
 8005838:	080058e1 	.word	0x080058e1
 800583c:	080058e1 	.word	0x080058e1
 8005840:	080058e1 	.word	0x080058e1
 8005844:	080058e1 	.word	0x080058e1
 8005848:	080058e1 	.word	0x080058e1
 800584c:	080058e1 	.word	0x080058e1
 8005850:	080058e1 	.word	0x080058e1
 8005854:	080058e1 	.word	0x080058e1
 8005858:	080058e1 	.word	0x080058e1
 800585c:	080058e1 	.word	0x080058e1
 8005860:	080058d3 	.word	0x080058d3
 8005864:	2b40      	cmp	r3, #64	@ 0x40
 8005866:	d037      	beq.n	80058d8 <UART_SetConfig+0x6bc>
 8005868:	e03a      	b.n	80058e0 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800586a:	f7fe ffd7 	bl	800481c <HAL_RCCEx_GetD3PCLK1Freq>
 800586e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005870:	e03c      	b.n	80058ec <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005872:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005876:	4618      	mov	r0, r3
 8005878:	f7fe ffe6 	bl	8004848 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800587c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800587e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005880:	e034      	b.n	80058ec <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005882:	f107 0318 	add.w	r3, r7, #24
 8005886:	4618      	mov	r0, r3
 8005888:	f7ff f932 	bl	8004af0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800588c:	69fb      	ldr	r3, [r7, #28]
 800588e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005890:	e02c      	b.n	80058ec <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005892:	4b09      	ldr	r3, [pc, #36]	@ (80058b8 <UART_SetConfig+0x69c>)
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	f003 0320 	and.w	r3, r3, #32
 800589a:	2b00      	cmp	r3, #0
 800589c:	d016      	beq.n	80058cc <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800589e:	4b06      	ldr	r3, [pc, #24]	@ (80058b8 <UART_SetConfig+0x69c>)
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	08db      	lsrs	r3, r3, #3
 80058a4:	f003 0303 	and.w	r3, r3, #3
 80058a8:	4a07      	ldr	r2, [pc, #28]	@ (80058c8 <UART_SetConfig+0x6ac>)
 80058aa:	fa22 f303 	lsr.w	r3, r2, r3
 80058ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80058b0:	e01c      	b.n	80058ec <UART_SetConfig+0x6d0>
 80058b2:	bf00      	nop
 80058b4:	40011400 	.word	0x40011400
 80058b8:	58024400 	.word	0x58024400
 80058bc:	40007800 	.word	0x40007800
 80058c0:	40007c00 	.word	0x40007c00
 80058c4:	58000c00 	.word	0x58000c00
 80058c8:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 80058cc:	4b9d      	ldr	r3, [pc, #628]	@ (8005b44 <UART_SetConfig+0x928>)
 80058ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80058d0:	e00c      	b.n	80058ec <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80058d2:	4b9d      	ldr	r3, [pc, #628]	@ (8005b48 <UART_SetConfig+0x92c>)
 80058d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80058d6:	e009      	b.n	80058ec <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80058d8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80058dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80058de:	e005      	b.n	80058ec <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 80058e0:	2300      	movs	r3, #0
 80058e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80058e4:	2301      	movs	r3, #1
 80058e6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80058ea:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80058ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	f000 81de 	beq.w	8005cb0 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80058f4:	697b      	ldr	r3, [r7, #20]
 80058f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058f8:	4a94      	ldr	r2, [pc, #592]	@ (8005b4c <UART_SetConfig+0x930>)
 80058fa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80058fe:	461a      	mov	r2, r3
 8005900:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005902:	fbb3 f3f2 	udiv	r3, r3, r2
 8005906:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005908:	697b      	ldr	r3, [r7, #20]
 800590a:	685a      	ldr	r2, [r3, #4]
 800590c:	4613      	mov	r3, r2
 800590e:	005b      	lsls	r3, r3, #1
 8005910:	4413      	add	r3, r2
 8005912:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005914:	429a      	cmp	r2, r3
 8005916:	d305      	bcc.n	8005924 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005918:	697b      	ldr	r3, [r7, #20]
 800591a:	685b      	ldr	r3, [r3, #4]
 800591c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800591e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005920:	429a      	cmp	r2, r3
 8005922:	d903      	bls.n	800592c <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8005924:	2301      	movs	r3, #1
 8005926:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800592a:	e1c1      	b.n	8005cb0 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800592c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800592e:	2200      	movs	r2, #0
 8005930:	60bb      	str	r3, [r7, #8]
 8005932:	60fa      	str	r2, [r7, #12]
 8005934:	697b      	ldr	r3, [r7, #20]
 8005936:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005938:	4a84      	ldr	r2, [pc, #528]	@ (8005b4c <UART_SetConfig+0x930>)
 800593a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800593e:	b29b      	uxth	r3, r3
 8005940:	2200      	movs	r2, #0
 8005942:	603b      	str	r3, [r7, #0]
 8005944:	607a      	str	r2, [r7, #4]
 8005946:	e9d7 2300 	ldrd	r2, r3, [r7]
 800594a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800594e:	f7fa fd1f 	bl	8000390 <__aeabi_uldivmod>
 8005952:	4602      	mov	r2, r0
 8005954:	460b      	mov	r3, r1
 8005956:	4610      	mov	r0, r2
 8005958:	4619      	mov	r1, r3
 800595a:	f04f 0200 	mov.w	r2, #0
 800595e:	f04f 0300 	mov.w	r3, #0
 8005962:	020b      	lsls	r3, r1, #8
 8005964:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005968:	0202      	lsls	r2, r0, #8
 800596a:	6979      	ldr	r1, [r7, #20]
 800596c:	6849      	ldr	r1, [r1, #4]
 800596e:	0849      	lsrs	r1, r1, #1
 8005970:	2000      	movs	r0, #0
 8005972:	460c      	mov	r4, r1
 8005974:	4605      	mov	r5, r0
 8005976:	eb12 0804 	adds.w	r8, r2, r4
 800597a:	eb43 0905 	adc.w	r9, r3, r5
 800597e:	697b      	ldr	r3, [r7, #20]
 8005980:	685b      	ldr	r3, [r3, #4]
 8005982:	2200      	movs	r2, #0
 8005984:	469a      	mov	sl, r3
 8005986:	4693      	mov	fp, r2
 8005988:	4652      	mov	r2, sl
 800598a:	465b      	mov	r3, fp
 800598c:	4640      	mov	r0, r8
 800598e:	4649      	mov	r1, r9
 8005990:	f7fa fcfe 	bl	8000390 <__aeabi_uldivmod>
 8005994:	4602      	mov	r2, r0
 8005996:	460b      	mov	r3, r1
 8005998:	4613      	mov	r3, r2
 800599a:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800599c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800599e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80059a2:	d308      	bcc.n	80059b6 <UART_SetConfig+0x79a>
 80059a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059a6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80059aa:	d204      	bcs.n	80059b6 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 80059ac:	697b      	ldr	r3, [r7, #20]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80059b2:	60da      	str	r2, [r3, #12]
 80059b4:	e17c      	b.n	8005cb0 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 80059b6:	2301      	movs	r3, #1
 80059b8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80059bc:	e178      	b.n	8005cb0 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80059be:	697b      	ldr	r3, [r7, #20]
 80059c0:	69db      	ldr	r3, [r3, #28]
 80059c2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80059c6:	f040 80c5 	bne.w	8005b54 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 80059ca:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80059ce:	2b20      	cmp	r3, #32
 80059d0:	dc48      	bgt.n	8005a64 <UART_SetConfig+0x848>
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	db7b      	blt.n	8005ace <UART_SetConfig+0x8b2>
 80059d6:	2b20      	cmp	r3, #32
 80059d8:	d879      	bhi.n	8005ace <UART_SetConfig+0x8b2>
 80059da:	a201      	add	r2, pc, #4	@ (adr r2, 80059e0 <UART_SetConfig+0x7c4>)
 80059dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059e0:	08005a6b 	.word	0x08005a6b
 80059e4:	08005a73 	.word	0x08005a73
 80059e8:	08005acf 	.word	0x08005acf
 80059ec:	08005acf 	.word	0x08005acf
 80059f0:	08005a7b 	.word	0x08005a7b
 80059f4:	08005acf 	.word	0x08005acf
 80059f8:	08005acf 	.word	0x08005acf
 80059fc:	08005acf 	.word	0x08005acf
 8005a00:	08005a8b 	.word	0x08005a8b
 8005a04:	08005acf 	.word	0x08005acf
 8005a08:	08005acf 	.word	0x08005acf
 8005a0c:	08005acf 	.word	0x08005acf
 8005a10:	08005acf 	.word	0x08005acf
 8005a14:	08005acf 	.word	0x08005acf
 8005a18:	08005acf 	.word	0x08005acf
 8005a1c:	08005acf 	.word	0x08005acf
 8005a20:	08005a9b 	.word	0x08005a9b
 8005a24:	08005acf 	.word	0x08005acf
 8005a28:	08005acf 	.word	0x08005acf
 8005a2c:	08005acf 	.word	0x08005acf
 8005a30:	08005acf 	.word	0x08005acf
 8005a34:	08005acf 	.word	0x08005acf
 8005a38:	08005acf 	.word	0x08005acf
 8005a3c:	08005acf 	.word	0x08005acf
 8005a40:	08005acf 	.word	0x08005acf
 8005a44:	08005acf 	.word	0x08005acf
 8005a48:	08005acf 	.word	0x08005acf
 8005a4c:	08005acf 	.word	0x08005acf
 8005a50:	08005acf 	.word	0x08005acf
 8005a54:	08005acf 	.word	0x08005acf
 8005a58:	08005acf 	.word	0x08005acf
 8005a5c:	08005acf 	.word	0x08005acf
 8005a60:	08005ac1 	.word	0x08005ac1
 8005a64:	2b40      	cmp	r3, #64	@ 0x40
 8005a66:	d02e      	beq.n	8005ac6 <UART_SetConfig+0x8aa>
 8005a68:	e031      	b.n	8005ace <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005a6a:	f7fd fca1 	bl	80033b0 <HAL_RCC_GetPCLK1Freq>
 8005a6e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005a70:	e033      	b.n	8005ada <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005a72:	f7fd fcb3 	bl	80033dc <HAL_RCC_GetPCLK2Freq>
 8005a76:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005a78:	e02f      	b.n	8005ada <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005a7a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005a7e:	4618      	mov	r0, r3
 8005a80:	f7fe fee2 	bl	8004848 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005a84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a86:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005a88:	e027      	b.n	8005ada <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005a8a:	f107 0318 	add.w	r3, r7, #24
 8005a8e:	4618      	mov	r0, r3
 8005a90:	f7ff f82e 	bl	8004af0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005a94:	69fb      	ldr	r3, [r7, #28]
 8005a96:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005a98:	e01f      	b.n	8005ada <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005a9a:	4b2d      	ldr	r3, [pc, #180]	@ (8005b50 <UART_SetConfig+0x934>)
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	f003 0320 	and.w	r3, r3, #32
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d009      	beq.n	8005aba <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005aa6:	4b2a      	ldr	r3, [pc, #168]	@ (8005b50 <UART_SetConfig+0x934>)
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	08db      	lsrs	r3, r3, #3
 8005aac:	f003 0303 	and.w	r3, r3, #3
 8005ab0:	4a24      	ldr	r2, [pc, #144]	@ (8005b44 <UART_SetConfig+0x928>)
 8005ab2:	fa22 f303 	lsr.w	r3, r2, r3
 8005ab6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005ab8:	e00f      	b.n	8005ada <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8005aba:	4b22      	ldr	r3, [pc, #136]	@ (8005b44 <UART_SetConfig+0x928>)
 8005abc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005abe:	e00c      	b.n	8005ada <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005ac0:	4b21      	ldr	r3, [pc, #132]	@ (8005b48 <UART_SetConfig+0x92c>)
 8005ac2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005ac4:	e009      	b.n	8005ada <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005ac6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005aca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005acc:	e005      	b.n	8005ada <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8005ace:	2300      	movs	r3, #0
 8005ad0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8005ad2:	2301      	movs	r3, #1
 8005ad4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8005ad8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005ada:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	f000 80e7 	beq.w	8005cb0 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005ae2:	697b      	ldr	r3, [r7, #20]
 8005ae4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ae6:	4a19      	ldr	r2, [pc, #100]	@ (8005b4c <UART_SetConfig+0x930>)
 8005ae8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005aec:	461a      	mov	r2, r3
 8005aee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005af0:	fbb3 f3f2 	udiv	r3, r3, r2
 8005af4:	005a      	lsls	r2, r3, #1
 8005af6:	697b      	ldr	r3, [r7, #20]
 8005af8:	685b      	ldr	r3, [r3, #4]
 8005afa:	085b      	lsrs	r3, r3, #1
 8005afc:	441a      	add	r2, r3
 8005afe:	697b      	ldr	r3, [r7, #20]
 8005b00:	685b      	ldr	r3, [r3, #4]
 8005b02:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b06:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005b08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b0a:	2b0f      	cmp	r3, #15
 8005b0c:	d916      	bls.n	8005b3c <UART_SetConfig+0x920>
 8005b0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b10:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005b14:	d212      	bcs.n	8005b3c <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005b16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b18:	b29b      	uxth	r3, r3
 8005b1a:	f023 030f 	bic.w	r3, r3, #15
 8005b1e:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005b20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b22:	085b      	lsrs	r3, r3, #1
 8005b24:	b29b      	uxth	r3, r3
 8005b26:	f003 0307 	and.w	r3, r3, #7
 8005b2a:	b29a      	uxth	r2, r3
 8005b2c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8005b2e:	4313      	orrs	r3, r2
 8005b30:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8005b32:	697b      	ldr	r3, [r7, #20]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8005b38:	60da      	str	r2, [r3, #12]
 8005b3a:	e0b9      	b.n	8005cb0 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8005b3c:	2301      	movs	r3, #1
 8005b3e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8005b42:	e0b5      	b.n	8005cb0 <UART_SetConfig+0xa94>
 8005b44:	03d09000 	.word	0x03d09000
 8005b48:	003d0900 	.word	0x003d0900
 8005b4c:	08006dc0 	.word	0x08006dc0
 8005b50:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8005b54:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8005b58:	2b20      	cmp	r3, #32
 8005b5a:	dc49      	bgt.n	8005bf0 <UART_SetConfig+0x9d4>
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	db7c      	blt.n	8005c5a <UART_SetConfig+0xa3e>
 8005b60:	2b20      	cmp	r3, #32
 8005b62:	d87a      	bhi.n	8005c5a <UART_SetConfig+0xa3e>
 8005b64:	a201      	add	r2, pc, #4	@ (adr r2, 8005b6c <UART_SetConfig+0x950>)
 8005b66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b6a:	bf00      	nop
 8005b6c:	08005bf7 	.word	0x08005bf7
 8005b70:	08005bff 	.word	0x08005bff
 8005b74:	08005c5b 	.word	0x08005c5b
 8005b78:	08005c5b 	.word	0x08005c5b
 8005b7c:	08005c07 	.word	0x08005c07
 8005b80:	08005c5b 	.word	0x08005c5b
 8005b84:	08005c5b 	.word	0x08005c5b
 8005b88:	08005c5b 	.word	0x08005c5b
 8005b8c:	08005c17 	.word	0x08005c17
 8005b90:	08005c5b 	.word	0x08005c5b
 8005b94:	08005c5b 	.word	0x08005c5b
 8005b98:	08005c5b 	.word	0x08005c5b
 8005b9c:	08005c5b 	.word	0x08005c5b
 8005ba0:	08005c5b 	.word	0x08005c5b
 8005ba4:	08005c5b 	.word	0x08005c5b
 8005ba8:	08005c5b 	.word	0x08005c5b
 8005bac:	08005c27 	.word	0x08005c27
 8005bb0:	08005c5b 	.word	0x08005c5b
 8005bb4:	08005c5b 	.word	0x08005c5b
 8005bb8:	08005c5b 	.word	0x08005c5b
 8005bbc:	08005c5b 	.word	0x08005c5b
 8005bc0:	08005c5b 	.word	0x08005c5b
 8005bc4:	08005c5b 	.word	0x08005c5b
 8005bc8:	08005c5b 	.word	0x08005c5b
 8005bcc:	08005c5b 	.word	0x08005c5b
 8005bd0:	08005c5b 	.word	0x08005c5b
 8005bd4:	08005c5b 	.word	0x08005c5b
 8005bd8:	08005c5b 	.word	0x08005c5b
 8005bdc:	08005c5b 	.word	0x08005c5b
 8005be0:	08005c5b 	.word	0x08005c5b
 8005be4:	08005c5b 	.word	0x08005c5b
 8005be8:	08005c5b 	.word	0x08005c5b
 8005bec:	08005c4d 	.word	0x08005c4d
 8005bf0:	2b40      	cmp	r3, #64	@ 0x40
 8005bf2:	d02e      	beq.n	8005c52 <UART_SetConfig+0xa36>
 8005bf4:	e031      	b.n	8005c5a <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005bf6:	f7fd fbdb 	bl	80033b0 <HAL_RCC_GetPCLK1Freq>
 8005bfa:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005bfc:	e033      	b.n	8005c66 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005bfe:	f7fd fbed 	bl	80033dc <HAL_RCC_GetPCLK2Freq>
 8005c02:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005c04:	e02f      	b.n	8005c66 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005c06:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005c0a:	4618      	mov	r0, r3
 8005c0c:	f7fe fe1c 	bl	8004848 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005c10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005c14:	e027      	b.n	8005c66 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005c16:	f107 0318 	add.w	r3, r7, #24
 8005c1a:	4618      	mov	r0, r3
 8005c1c:	f7fe ff68 	bl	8004af0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005c20:	69fb      	ldr	r3, [r7, #28]
 8005c22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005c24:	e01f      	b.n	8005c66 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005c26:	4b2d      	ldr	r3, [pc, #180]	@ (8005cdc <UART_SetConfig+0xac0>)
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	f003 0320 	and.w	r3, r3, #32
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d009      	beq.n	8005c46 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005c32:	4b2a      	ldr	r3, [pc, #168]	@ (8005cdc <UART_SetConfig+0xac0>)
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	08db      	lsrs	r3, r3, #3
 8005c38:	f003 0303 	and.w	r3, r3, #3
 8005c3c:	4a28      	ldr	r2, [pc, #160]	@ (8005ce0 <UART_SetConfig+0xac4>)
 8005c3e:	fa22 f303 	lsr.w	r3, r2, r3
 8005c42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005c44:	e00f      	b.n	8005c66 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8005c46:	4b26      	ldr	r3, [pc, #152]	@ (8005ce0 <UART_SetConfig+0xac4>)
 8005c48:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005c4a:	e00c      	b.n	8005c66 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005c4c:	4b25      	ldr	r3, [pc, #148]	@ (8005ce4 <UART_SetConfig+0xac8>)
 8005c4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005c50:	e009      	b.n	8005c66 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005c52:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005c56:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005c58:	e005      	b.n	8005c66 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8005c5a:	2300      	movs	r3, #0
 8005c5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8005c5e:	2301      	movs	r3, #1
 8005c60:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8005c64:	bf00      	nop
    }

    if (pclk != 0U)
 8005c66:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d021      	beq.n	8005cb0 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005c6c:	697b      	ldr	r3, [r7, #20]
 8005c6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c70:	4a1d      	ldr	r2, [pc, #116]	@ (8005ce8 <UART_SetConfig+0xacc>)
 8005c72:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005c76:	461a      	mov	r2, r3
 8005c78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005c7a:	fbb3 f2f2 	udiv	r2, r3, r2
 8005c7e:	697b      	ldr	r3, [r7, #20]
 8005c80:	685b      	ldr	r3, [r3, #4]
 8005c82:	085b      	lsrs	r3, r3, #1
 8005c84:	441a      	add	r2, r3
 8005c86:	697b      	ldr	r3, [r7, #20]
 8005c88:	685b      	ldr	r3, [r3, #4]
 8005c8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c8e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005c90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c92:	2b0f      	cmp	r3, #15
 8005c94:	d909      	bls.n	8005caa <UART_SetConfig+0xa8e>
 8005c96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c98:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005c9c:	d205      	bcs.n	8005caa <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005c9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ca0:	b29a      	uxth	r2, r3
 8005ca2:	697b      	ldr	r3, [r7, #20]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	60da      	str	r2, [r3, #12]
 8005ca8:	e002      	b.n	8005cb0 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8005caa:	2301      	movs	r3, #1
 8005cac:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005cb0:	697b      	ldr	r3, [r7, #20]
 8005cb2:	2201      	movs	r2, #1
 8005cb4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8005cb8:	697b      	ldr	r3, [r7, #20]
 8005cba:	2201      	movs	r2, #1
 8005cbc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005cc0:	697b      	ldr	r3, [r7, #20]
 8005cc2:	2200      	movs	r2, #0
 8005cc4:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8005cc6:	697b      	ldr	r3, [r7, #20]
 8005cc8:	2200      	movs	r2, #0
 8005cca:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8005ccc:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8005cd0:	4618      	mov	r0, r3
 8005cd2:	3748      	adds	r7, #72	@ 0x48
 8005cd4:	46bd      	mov	sp, r7
 8005cd6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005cda:	bf00      	nop
 8005cdc:	58024400 	.word	0x58024400
 8005ce0:	03d09000 	.word	0x03d09000
 8005ce4:	003d0900 	.word	0x003d0900
 8005ce8:	08006dc0 	.word	0x08006dc0

08005cec <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005cec:	b480      	push	{r7}
 8005cee:	b083      	sub	sp, #12
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cf8:	f003 0308 	and.w	r3, r3, #8
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d00a      	beq.n	8005d16 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	685b      	ldr	r3, [r3, #4]
 8005d06:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	430a      	orrs	r2, r1
 8005d14:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d1a:	f003 0301 	and.w	r3, r3, #1
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d00a      	beq.n	8005d38 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	685b      	ldr	r3, [r3, #4]
 8005d28:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	430a      	orrs	r2, r1
 8005d36:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d3c:	f003 0302 	and.w	r3, r3, #2
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d00a      	beq.n	8005d5a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	685b      	ldr	r3, [r3, #4]
 8005d4a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	430a      	orrs	r2, r1
 8005d58:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d5e:	f003 0304 	and.w	r3, r3, #4
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d00a      	beq.n	8005d7c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	685b      	ldr	r3, [r3, #4]
 8005d6c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	430a      	orrs	r2, r1
 8005d7a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d80:	f003 0310 	and.w	r3, r3, #16
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d00a      	beq.n	8005d9e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	689b      	ldr	r3, [r3, #8]
 8005d8e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	430a      	orrs	r2, r1
 8005d9c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005da2:	f003 0320 	and.w	r3, r3, #32
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d00a      	beq.n	8005dc0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	689b      	ldr	r3, [r3, #8]
 8005db0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	430a      	orrs	r2, r1
 8005dbe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005dc4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d01a      	beq.n	8005e02 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	685b      	ldr	r3, [r3, #4]
 8005dd2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	430a      	orrs	r2, r1
 8005de0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005de6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005dea:	d10a      	bne.n	8005e02 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	685b      	ldr	r3, [r3, #4]
 8005df2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	430a      	orrs	r2, r1
 8005e00:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d00a      	beq.n	8005e24 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	685b      	ldr	r3, [r3, #4]
 8005e14:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	430a      	orrs	r2, r1
 8005e22:	605a      	str	r2, [r3, #4]
  }
}
 8005e24:	bf00      	nop
 8005e26:	370c      	adds	r7, #12
 8005e28:	46bd      	mov	sp, r7
 8005e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e2e:	4770      	bx	lr

08005e30 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005e30:	b580      	push	{r7, lr}
 8005e32:	b098      	sub	sp, #96	@ 0x60
 8005e34:	af02      	add	r7, sp, #8
 8005e36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2200      	movs	r2, #0
 8005e3c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005e40:	f7fb f9f0 	bl	8001224 <HAL_GetTick>
 8005e44:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	f003 0308 	and.w	r3, r3, #8
 8005e50:	2b08      	cmp	r3, #8
 8005e52:	d12f      	bne.n	8005eb4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005e54:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005e58:	9300      	str	r3, [sp, #0]
 8005e5a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005e5c:	2200      	movs	r2, #0
 8005e5e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005e62:	6878      	ldr	r0, [r7, #4]
 8005e64:	f000 f88e 	bl	8005f84 <UART_WaitOnFlagUntilTimeout>
 8005e68:	4603      	mov	r3, r0
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d022      	beq.n	8005eb4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e76:	e853 3f00 	ldrex	r3, [r3]
 8005e7a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005e7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e7e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005e82:	653b      	str	r3, [r7, #80]	@ 0x50
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	461a      	mov	r2, r3
 8005e8a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005e8c:	647b      	str	r3, [r7, #68]	@ 0x44
 8005e8e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e90:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005e92:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005e94:	e841 2300 	strex	r3, r2, [r1]
 8005e98:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005e9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d1e6      	bne.n	8005e6e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	2220      	movs	r2, #32
 8005ea4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	2200      	movs	r2, #0
 8005eac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005eb0:	2303      	movs	r3, #3
 8005eb2:	e063      	b.n	8005f7c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	f003 0304 	and.w	r3, r3, #4
 8005ebe:	2b04      	cmp	r3, #4
 8005ec0:	d149      	bne.n	8005f56 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005ec2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005ec6:	9300      	str	r3, [sp, #0]
 8005ec8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005eca:	2200      	movs	r2, #0
 8005ecc:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005ed0:	6878      	ldr	r0, [r7, #4]
 8005ed2:	f000 f857 	bl	8005f84 <UART_WaitOnFlagUntilTimeout>
 8005ed6:	4603      	mov	r3, r0
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d03c      	beq.n	8005f56 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ee2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ee4:	e853 3f00 	ldrex	r3, [r3]
 8005ee8:	623b      	str	r3, [r7, #32]
   return(result);
 8005eea:	6a3b      	ldr	r3, [r7, #32]
 8005eec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005ef0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	461a      	mov	r2, r3
 8005ef8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005efa:	633b      	str	r3, [r7, #48]	@ 0x30
 8005efc:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005efe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005f00:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005f02:	e841 2300 	strex	r3, r2, [r1]
 8005f06:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005f08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d1e6      	bne.n	8005edc <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	3308      	adds	r3, #8
 8005f14:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f16:	693b      	ldr	r3, [r7, #16]
 8005f18:	e853 3f00 	ldrex	r3, [r3]
 8005f1c:	60fb      	str	r3, [r7, #12]
   return(result);
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	f023 0301 	bic.w	r3, r3, #1
 8005f24:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	3308      	adds	r3, #8
 8005f2c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005f2e:	61fa      	str	r2, [r7, #28]
 8005f30:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f32:	69b9      	ldr	r1, [r7, #24]
 8005f34:	69fa      	ldr	r2, [r7, #28]
 8005f36:	e841 2300 	strex	r3, r2, [r1]
 8005f3a:	617b      	str	r3, [r7, #20]
   return(result);
 8005f3c:	697b      	ldr	r3, [r7, #20]
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d1e5      	bne.n	8005f0e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	2220      	movs	r2, #32
 8005f46:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	2200      	movs	r2, #0
 8005f4e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005f52:	2303      	movs	r3, #3
 8005f54:	e012      	b.n	8005f7c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	2220      	movs	r2, #32
 8005f5a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	2220      	movs	r2, #32
 8005f62:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	2200      	movs	r2, #0
 8005f6a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	2200      	movs	r2, #0
 8005f70:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	2200      	movs	r2, #0
 8005f76:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005f7a:	2300      	movs	r3, #0
}
 8005f7c:	4618      	mov	r0, r3
 8005f7e:	3758      	adds	r7, #88	@ 0x58
 8005f80:	46bd      	mov	sp, r7
 8005f82:	bd80      	pop	{r7, pc}

08005f84 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005f84:	b580      	push	{r7, lr}
 8005f86:	b084      	sub	sp, #16
 8005f88:	af00      	add	r7, sp, #0
 8005f8a:	60f8      	str	r0, [r7, #12]
 8005f8c:	60b9      	str	r1, [r7, #8]
 8005f8e:	603b      	str	r3, [r7, #0]
 8005f90:	4613      	mov	r3, r2
 8005f92:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f94:	e04f      	b.n	8006036 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f96:	69bb      	ldr	r3, [r7, #24]
 8005f98:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005f9c:	d04b      	beq.n	8006036 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f9e:	f7fb f941 	bl	8001224 <HAL_GetTick>
 8005fa2:	4602      	mov	r2, r0
 8005fa4:	683b      	ldr	r3, [r7, #0]
 8005fa6:	1ad3      	subs	r3, r2, r3
 8005fa8:	69ba      	ldr	r2, [r7, #24]
 8005faa:	429a      	cmp	r2, r3
 8005fac:	d302      	bcc.n	8005fb4 <UART_WaitOnFlagUntilTimeout+0x30>
 8005fae:	69bb      	ldr	r3, [r7, #24]
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d101      	bne.n	8005fb8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005fb4:	2303      	movs	r3, #3
 8005fb6:	e04e      	b.n	8006056 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	f003 0304 	and.w	r3, r3, #4
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d037      	beq.n	8006036 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005fc6:	68bb      	ldr	r3, [r7, #8]
 8005fc8:	2b80      	cmp	r3, #128	@ 0x80
 8005fca:	d034      	beq.n	8006036 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005fcc:	68bb      	ldr	r3, [r7, #8]
 8005fce:	2b40      	cmp	r3, #64	@ 0x40
 8005fd0:	d031      	beq.n	8006036 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	69db      	ldr	r3, [r3, #28]
 8005fd8:	f003 0308 	and.w	r3, r3, #8
 8005fdc:	2b08      	cmp	r3, #8
 8005fde:	d110      	bne.n	8006002 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	2208      	movs	r2, #8
 8005fe6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005fe8:	68f8      	ldr	r0, [r7, #12]
 8005fea:	f000 f839 	bl	8006060 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	2208      	movs	r2, #8
 8005ff2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	2200      	movs	r2, #0
 8005ffa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8005ffe:	2301      	movs	r3, #1
 8006000:	e029      	b.n	8006056 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	69db      	ldr	r3, [r3, #28]
 8006008:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800600c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006010:	d111      	bne.n	8006036 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800601a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800601c:	68f8      	ldr	r0, [r7, #12]
 800601e:	f000 f81f 	bl	8006060 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	2220      	movs	r2, #32
 8006026:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	2200      	movs	r2, #0
 800602e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8006032:	2303      	movs	r3, #3
 8006034:	e00f      	b.n	8006056 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	69da      	ldr	r2, [r3, #28]
 800603c:	68bb      	ldr	r3, [r7, #8]
 800603e:	4013      	ands	r3, r2
 8006040:	68ba      	ldr	r2, [r7, #8]
 8006042:	429a      	cmp	r2, r3
 8006044:	bf0c      	ite	eq
 8006046:	2301      	moveq	r3, #1
 8006048:	2300      	movne	r3, #0
 800604a:	b2db      	uxtb	r3, r3
 800604c:	461a      	mov	r2, r3
 800604e:	79fb      	ldrb	r3, [r7, #7]
 8006050:	429a      	cmp	r2, r3
 8006052:	d0a0      	beq.n	8005f96 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006054:	2300      	movs	r3, #0
}
 8006056:	4618      	mov	r0, r3
 8006058:	3710      	adds	r7, #16
 800605a:	46bd      	mov	sp, r7
 800605c:	bd80      	pop	{r7, pc}
	...

08006060 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006060:	b480      	push	{r7}
 8006062:	b095      	sub	sp, #84	@ 0x54
 8006064:	af00      	add	r7, sp, #0
 8006066:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800606e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006070:	e853 3f00 	ldrex	r3, [r3]
 8006074:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006076:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006078:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800607c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	461a      	mov	r2, r3
 8006084:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006086:	643b      	str	r3, [r7, #64]	@ 0x40
 8006088:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800608a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800608c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800608e:	e841 2300 	strex	r3, r2, [r1]
 8006092:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006094:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006096:	2b00      	cmp	r3, #0
 8006098:	d1e6      	bne.n	8006068 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	3308      	adds	r3, #8
 80060a0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060a2:	6a3b      	ldr	r3, [r7, #32]
 80060a4:	e853 3f00 	ldrex	r3, [r3]
 80060a8:	61fb      	str	r3, [r7, #28]
   return(result);
 80060aa:	69fa      	ldr	r2, [r7, #28]
 80060ac:	4b1e      	ldr	r3, [pc, #120]	@ (8006128 <UART_EndRxTransfer+0xc8>)
 80060ae:	4013      	ands	r3, r2
 80060b0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	3308      	adds	r3, #8
 80060b8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80060ba:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80060bc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060be:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80060c0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80060c2:	e841 2300 	strex	r3, r2, [r1]
 80060c6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80060c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d1e5      	bne.n	800609a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80060d2:	2b01      	cmp	r3, #1
 80060d4:	d118      	bne.n	8006108 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	e853 3f00 	ldrex	r3, [r3]
 80060e2:	60bb      	str	r3, [r7, #8]
   return(result);
 80060e4:	68bb      	ldr	r3, [r7, #8]
 80060e6:	f023 0310 	bic.w	r3, r3, #16
 80060ea:	647b      	str	r3, [r7, #68]	@ 0x44
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	461a      	mov	r2, r3
 80060f2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80060f4:	61bb      	str	r3, [r7, #24]
 80060f6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060f8:	6979      	ldr	r1, [r7, #20]
 80060fa:	69ba      	ldr	r2, [r7, #24]
 80060fc:	e841 2300 	strex	r3, r2, [r1]
 8006100:	613b      	str	r3, [r7, #16]
   return(result);
 8006102:	693b      	ldr	r3, [r7, #16]
 8006104:	2b00      	cmp	r3, #0
 8006106:	d1e6      	bne.n	80060d6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	2220      	movs	r2, #32
 800610c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	2200      	movs	r2, #0
 8006114:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	2200      	movs	r2, #0
 800611a:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800611c:	bf00      	nop
 800611e:	3754      	adds	r7, #84	@ 0x54
 8006120:	46bd      	mov	sp, r7
 8006122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006126:	4770      	bx	lr
 8006128:	effffffe 	.word	0xeffffffe

0800612c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800612c:	b480      	push	{r7}
 800612e:	b085      	sub	sp, #20
 8006130:	af00      	add	r7, sp, #0
 8006132:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800613a:	2b01      	cmp	r3, #1
 800613c:	d101      	bne.n	8006142 <HAL_UARTEx_DisableFifoMode+0x16>
 800613e:	2302      	movs	r3, #2
 8006140:	e027      	b.n	8006192 <HAL_UARTEx_DisableFifoMode+0x66>
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	2201      	movs	r2, #1
 8006146:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	2224      	movs	r2, #36	@ 0x24
 800614e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	681a      	ldr	r2, [r3, #0]
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	f022 0201 	bic.w	r2, r2, #1
 8006168:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006170:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	2200      	movs	r2, #0
 8006176:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	68fa      	ldr	r2, [r7, #12]
 800617e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2220      	movs	r2, #32
 8006184:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	2200      	movs	r2, #0
 800618c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006190:	2300      	movs	r3, #0
}
 8006192:	4618      	mov	r0, r3
 8006194:	3714      	adds	r7, #20
 8006196:	46bd      	mov	sp, r7
 8006198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800619c:	4770      	bx	lr

0800619e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800619e:	b580      	push	{r7, lr}
 80061a0:	b084      	sub	sp, #16
 80061a2:	af00      	add	r7, sp, #0
 80061a4:	6078      	str	r0, [r7, #4]
 80061a6:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80061ae:	2b01      	cmp	r3, #1
 80061b0:	d101      	bne.n	80061b6 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80061b2:	2302      	movs	r3, #2
 80061b4:	e02d      	b.n	8006212 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	2201      	movs	r2, #1
 80061ba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	2224      	movs	r2, #36	@ 0x24
 80061c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	681a      	ldr	r2, [r3, #0]
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	f022 0201 	bic.w	r2, r2, #1
 80061dc:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	689b      	ldr	r3, [r3, #8]
 80061e4:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	683a      	ldr	r2, [r7, #0]
 80061ee:	430a      	orrs	r2, r1
 80061f0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80061f2:	6878      	ldr	r0, [r7, #4]
 80061f4:	f000 f850 	bl	8006298 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	68fa      	ldr	r2, [r7, #12]
 80061fe:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	2220      	movs	r2, #32
 8006204:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	2200      	movs	r2, #0
 800620c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006210:	2300      	movs	r3, #0
}
 8006212:	4618      	mov	r0, r3
 8006214:	3710      	adds	r7, #16
 8006216:	46bd      	mov	sp, r7
 8006218:	bd80      	pop	{r7, pc}

0800621a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800621a:	b580      	push	{r7, lr}
 800621c:	b084      	sub	sp, #16
 800621e:	af00      	add	r7, sp, #0
 8006220:	6078      	str	r0, [r7, #4]
 8006222:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800622a:	2b01      	cmp	r3, #1
 800622c:	d101      	bne.n	8006232 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800622e:	2302      	movs	r3, #2
 8006230:	e02d      	b.n	800628e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	2201      	movs	r2, #1
 8006236:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	2224      	movs	r2, #36	@ 0x24
 800623e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	681a      	ldr	r2, [r3, #0]
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	f022 0201 	bic.w	r2, r2, #1
 8006258:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	689b      	ldr	r3, [r3, #8]
 8006260:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	683a      	ldr	r2, [r7, #0]
 800626a:	430a      	orrs	r2, r1
 800626c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800626e:	6878      	ldr	r0, [r7, #4]
 8006270:	f000 f812 	bl	8006298 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	68fa      	ldr	r2, [r7, #12]
 800627a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	2220      	movs	r2, #32
 8006280:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	2200      	movs	r2, #0
 8006288:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800628c:	2300      	movs	r3, #0
}
 800628e:	4618      	mov	r0, r3
 8006290:	3710      	adds	r7, #16
 8006292:	46bd      	mov	sp, r7
 8006294:	bd80      	pop	{r7, pc}
	...

08006298 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006298:	b480      	push	{r7}
 800629a:	b085      	sub	sp, #20
 800629c:	af00      	add	r7, sp, #0
 800629e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d108      	bne.n	80062ba <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	2201      	movs	r2, #1
 80062ac:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	2201      	movs	r2, #1
 80062b4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80062b8:	e031      	b.n	800631e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80062ba:	2310      	movs	r3, #16
 80062bc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80062be:	2310      	movs	r3, #16
 80062c0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	689b      	ldr	r3, [r3, #8]
 80062c8:	0e5b      	lsrs	r3, r3, #25
 80062ca:	b2db      	uxtb	r3, r3
 80062cc:	f003 0307 	and.w	r3, r3, #7
 80062d0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	689b      	ldr	r3, [r3, #8]
 80062d8:	0f5b      	lsrs	r3, r3, #29
 80062da:	b2db      	uxtb	r3, r3
 80062dc:	f003 0307 	and.w	r3, r3, #7
 80062e0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80062e2:	7bbb      	ldrb	r3, [r7, #14]
 80062e4:	7b3a      	ldrb	r2, [r7, #12]
 80062e6:	4911      	ldr	r1, [pc, #68]	@ (800632c <UARTEx_SetNbDataToProcess+0x94>)
 80062e8:	5c8a      	ldrb	r2, [r1, r2]
 80062ea:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80062ee:	7b3a      	ldrb	r2, [r7, #12]
 80062f0:	490f      	ldr	r1, [pc, #60]	@ (8006330 <UARTEx_SetNbDataToProcess+0x98>)
 80062f2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80062f4:	fb93 f3f2 	sdiv	r3, r3, r2
 80062f8:	b29a      	uxth	r2, r3
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006300:	7bfb      	ldrb	r3, [r7, #15]
 8006302:	7b7a      	ldrb	r2, [r7, #13]
 8006304:	4909      	ldr	r1, [pc, #36]	@ (800632c <UARTEx_SetNbDataToProcess+0x94>)
 8006306:	5c8a      	ldrb	r2, [r1, r2]
 8006308:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800630c:	7b7a      	ldrb	r2, [r7, #13]
 800630e:	4908      	ldr	r1, [pc, #32]	@ (8006330 <UARTEx_SetNbDataToProcess+0x98>)
 8006310:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006312:	fb93 f3f2 	sdiv	r3, r3, r2
 8006316:	b29a      	uxth	r2, r3
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800631e:	bf00      	nop
 8006320:	3714      	adds	r7, #20
 8006322:	46bd      	mov	sp, r7
 8006324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006328:	4770      	bx	lr
 800632a:	bf00      	nop
 800632c:	08006dd8 	.word	0x08006dd8
 8006330:	08006de0 	.word	0x08006de0

08006334 <sniprintf>:
 8006334:	b40c      	push	{r2, r3}
 8006336:	b530      	push	{r4, r5, lr}
 8006338:	4b17      	ldr	r3, [pc, #92]	@ (8006398 <sniprintf+0x64>)
 800633a:	1e0c      	subs	r4, r1, #0
 800633c:	681d      	ldr	r5, [r3, #0]
 800633e:	b09d      	sub	sp, #116	@ 0x74
 8006340:	da08      	bge.n	8006354 <sniprintf+0x20>
 8006342:	238b      	movs	r3, #139	@ 0x8b
 8006344:	602b      	str	r3, [r5, #0]
 8006346:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800634a:	b01d      	add	sp, #116	@ 0x74
 800634c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006350:	b002      	add	sp, #8
 8006352:	4770      	bx	lr
 8006354:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8006358:	f8ad 3014 	strh.w	r3, [sp, #20]
 800635c:	bf14      	ite	ne
 800635e:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8006362:	4623      	moveq	r3, r4
 8006364:	9304      	str	r3, [sp, #16]
 8006366:	9307      	str	r3, [sp, #28]
 8006368:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800636c:	9002      	str	r0, [sp, #8]
 800636e:	9006      	str	r0, [sp, #24]
 8006370:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006374:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006376:	ab21      	add	r3, sp, #132	@ 0x84
 8006378:	a902      	add	r1, sp, #8
 800637a:	4628      	mov	r0, r5
 800637c:	9301      	str	r3, [sp, #4]
 800637e:	f000 f8b3 	bl	80064e8 <_svfiprintf_r>
 8006382:	1c43      	adds	r3, r0, #1
 8006384:	bfbc      	itt	lt
 8006386:	238b      	movlt	r3, #139	@ 0x8b
 8006388:	602b      	strlt	r3, [r5, #0]
 800638a:	2c00      	cmp	r4, #0
 800638c:	d0dd      	beq.n	800634a <sniprintf+0x16>
 800638e:	9b02      	ldr	r3, [sp, #8]
 8006390:	2200      	movs	r2, #0
 8006392:	701a      	strb	r2, [r3, #0]
 8006394:	e7d9      	b.n	800634a <sniprintf+0x16>
 8006396:	bf00      	nop
 8006398:	24000010 	.word	0x24000010

0800639c <strstr>:
 800639c:	780a      	ldrb	r2, [r1, #0]
 800639e:	b570      	push	{r4, r5, r6, lr}
 80063a0:	b96a      	cbnz	r2, 80063be <strstr+0x22>
 80063a2:	bd70      	pop	{r4, r5, r6, pc}
 80063a4:	429a      	cmp	r2, r3
 80063a6:	d109      	bne.n	80063bc <strstr+0x20>
 80063a8:	460c      	mov	r4, r1
 80063aa:	4605      	mov	r5, r0
 80063ac:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d0f6      	beq.n	80063a2 <strstr+0x6>
 80063b4:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 80063b8:	429e      	cmp	r6, r3
 80063ba:	d0f7      	beq.n	80063ac <strstr+0x10>
 80063bc:	3001      	adds	r0, #1
 80063be:	7803      	ldrb	r3, [r0, #0]
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d1ef      	bne.n	80063a4 <strstr+0x8>
 80063c4:	4618      	mov	r0, r3
 80063c6:	e7ec      	b.n	80063a2 <strstr+0x6>

080063c8 <memset>:
 80063c8:	4402      	add	r2, r0
 80063ca:	4603      	mov	r3, r0
 80063cc:	4293      	cmp	r3, r2
 80063ce:	d100      	bne.n	80063d2 <memset+0xa>
 80063d0:	4770      	bx	lr
 80063d2:	f803 1b01 	strb.w	r1, [r3], #1
 80063d6:	e7f9      	b.n	80063cc <memset+0x4>

080063d8 <__errno>:
 80063d8:	4b01      	ldr	r3, [pc, #4]	@ (80063e0 <__errno+0x8>)
 80063da:	6818      	ldr	r0, [r3, #0]
 80063dc:	4770      	bx	lr
 80063de:	bf00      	nop
 80063e0:	24000010 	.word	0x24000010

080063e4 <__libc_init_array>:
 80063e4:	b570      	push	{r4, r5, r6, lr}
 80063e6:	4d0d      	ldr	r5, [pc, #52]	@ (800641c <__libc_init_array+0x38>)
 80063e8:	4c0d      	ldr	r4, [pc, #52]	@ (8006420 <__libc_init_array+0x3c>)
 80063ea:	1b64      	subs	r4, r4, r5
 80063ec:	10a4      	asrs	r4, r4, #2
 80063ee:	2600      	movs	r6, #0
 80063f0:	42a6      	cmp	r6, r4
 80063f2:	d109      	bne.n	8006408 <__libc_init_array+0x24>
 80063f4:	4d0b      	ldr	r5, [pc, #44]	@ (8006424 <__libc_init_array+0x40>)
 80063f6:	4c0c      	ldr	r4, [pc, #48]	@ (8006428 <__libc_init_array+0x44>)
 80063f8:	f000 fc66 	bl	8006cc8 <_init>
 80063fc:	1b64      	subs	r4, r4, r5
 80063fe:	10a4      	asrs	r4, r4, #2
 8006400:	2600      	movs	r6, #0
 8006402:	42a6      	cmp	r6, r4
 8006404:	d105      	bne.n	8006412 <__libc_init_array+0x2e>
 8006406:	bd70      	pop	{r4, r5, r6, pc}
 8006408:	f855 3b04 	ldr.w	r3, [r5], #4
 800640c:	4798      	blx	r3
 800640e:	3601      	adds	r6, #1
 8006410:	e7ee      	b.n	80063f0 <__libc_init_array+0xc>
 8006412:	f855 3b04 	ldr.w	r3, [r5], #4
 8006416:	4798      	blx	r3
 8006418:	3601      	adds	r6, #1
 800641a:	e7f2      	b.n	8006402 <__libc_init_array+0x1e>
 800641c:	08006e24 	.word	0x08006e24
 8006420:	08006e24 	.word	0x08006e24
 8006424:	08006e24 	.word	0x08006e24
 8006428:	08006e28 	.word	0x08006e28

0800642c <__retarget_lock_acquire_recursive>:
 800642c:	4770      	bx	lr

0800642e <__retarget_lock_release_recursive>:
 800642e:	4770      	bx	lr

08006430 <__ssputs_r>:
 8006430:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006434:	688e      	ldr	r6, [r1, #8]
 8006436:	461f      	mov	r7, r3
 8006438:	42be      	cmp	r6, r7
 800643a:	680b      	ldr	r3, [r1, #0]
 800643c:	4682      	mov	sl, r0
 800643e:	460c      	mov	r4, r1
 8006440:	4690      	mov	r8, r2
 8006442:	d82d      	bhi.n	80064a0 <__ssputs_r+0x70>
 8006444:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006448:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800644c:	d026      	beq.n	800649c <__ssputs_r+0x6c>
 800644e:	6965      	ldr	r5, [r4, #20]
 8006450:	6909      	ldr	r1, [r1, #16]
 8006452:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006456:	eba3 0901 	sub.w	r9, r3, r1
 800645a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800645e:	1c7b      	adds	r3, r7, #1
 8006460:	444b      	add	r3, r9
 8006462:	106d      	asrs	r5, r5, #1
 8006464:	429d      	cmp	r5, r3
 8006466:	bf38      	it	cc
 8006468:	461d      	movcc	r5, r3
 800646a:	0553      	lsls	r3, r2, #21
 800646c:	d527      	bpl.n	80064be <__ssputs_r+0x8e>
 800646e:	4629      	mov	r1, r5
 8006470:	f000 f958 	bl	8006724 <_malloc_r>
 8006474:	4606      	mov	r6, r0
 8006476:	b360      	cbz	r0, 80064d2 <__ssputs_r+0xa2>
 8006478:	6921      	ldr	r1, [r4, #16]
 800647a:	464a      	mov	r2, r9
 800647c:	f000 fbc4 	bl	8006c08 <memcpy>
 8006480:	89a3      	ldrh	r3, [r4, #12]
 8006482:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006486:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800648a:	81a3      	strh	r3, [r4, #12]
 800648c:	6126      	str	r6, [r4, #16]
 800648e:	6165      	str	r5, [r4, #20]
 8006490:	444e      	add	r6, r9
 8006492:	eba5 0509 	sub.w	r5, r5, r9
 8006496:	6026      	str	r6, [r4, #0]
 8006498:	60a5      	str	r5, [r4, #8]
 800649a:	463e      	mov	r6, r7
 800649c:	42be      	cmp	r6, r7
 800649e:	d900      	bls.n	80064a2 <__ssputs_r+0x72>
 80064a0:	463e      	mov	r6, r7
 80064a2:	6820      	ldr	r0, [r4, #0]
 80064a4:	4632      	mov	r2, r6
 80064a6:	4641      	mov	r1, r8
 80064a8:	f000 fb84 	bl	8006bb4 <memmove>
 80064ac:	68a3      	ldr	r3, [r4, #8]
 80064ae:	1b9b      	subs	r3, r3, r6
 80064b0:	60a3      	str	r3, [r4, #8]
 80064b2:	6823      	ldr	r3, [r4, #0]
 80064b4:	4433      	add	r3, r6
 80064b6:	6023      	str	r3, [r4, #0]
 80064b8:	2000      	movs	r0, #0
 80064ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80064be:	462a      	mov	r2, r5
 80064c0:	f000 fb4a 	bl	8006b58 <_realloc_r>
 80064c4:	4606      	mov	r6, r0
 80064c6:	2800      	cmp	r0, #0
 80064c8:	d1e0      	bne.n	800648c <__ssputs_r+0x5c>
 80064ca:	6921      	ldr	r1, [r4, #16]
 80064cc:	4650      	mov	r0, sl
 80064ce:	f000 fba9 	bl	8006c24 <_free_r>
 80064d2:	230c      	movs	r3, #12
 80064d4:	f8ca 3000 	str.w	r3, [sl]
 80064d8:	89a3      	ldrh	r3, [r4, #12]
 80064da:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80064de:	81a3      	strh	r3, [r4, #12]
 80064e0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80064e4:	e7e9      	b.n	80064ba <__ssputs_r+0x8a>
	...

080064e8 <_svfiprintf_r>:
 80064e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064ec:	4698      	mov	r8, r3
 80064ee:	898b      	ldrh	r3, [r1, #12]
 80064f0:	061b      	lsls	r3, r3, #24
 80064f2:	b09d      	sub	sp, #116	@ 0x74
 80064f4:	4607      	mov	r7, r0
 80064f6:	460d      	mov	r5, r1
 80064f8:	4614      	mov	r4, r2
 80064fa:	d510      	bpl.n	800651e <_svfiprintf_r+0x36>
 80064fc:	690b      	ldr	r3, [r1, #16]
 80064fe:	b973      	cbnz	r3, 800651e <_svfiprintf_r+0x36>
 8006500:	2140      	movs	r1, #64	@ 0x40
 8006502:	f000 f90f 	bl	8006724 <_malloc_r>
 8006506:	6028      	str	r0, [r5, #0]
 8006508:	6128      	str	r0, [r5, #16]
 800650a:	b930      	cbnz	r0, 800651a <_svfiprintf_r+0x32>
 800650c:	230c      	movs	r3, #12
 800650e:	603b      	str	r3, [r7, #0]
 8006510:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006514:	b01d      	add	sp, #116	@ 0x74
 8006516:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800651a:	2340      	movs	r3, #64	@ 0x40
 800651c:	616b      	str	r3, [r5, #20]
 800651e:	2300      	movs	r3, #0
 8006520:	9309      	str	r3, [sp, #36]	@ 0x24
 8006522:	2320      	movs	r3, #32
 8006524:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006528:	f8cd 800c 	str.w	r8, [sp, #12]
 800652c:	2330      	movs	r3, #48	@ 0x30
 800652e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80066cc <_svfiprintf_r+0x1e4>
 8006532:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006536:	f04f 0901 	mov.w	r9, #1
 800653a:	4623      	mov	r3, r4
 800653c:	469a      	mov	sl, r3
 800653e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006542:	b10a      	cbz	r2, 8006548 <_svfiprintf_r+0x60>
 8006544:	2a25      	cmp	r2, #37	@ 0x25
 8006546:	d1f9      	bne.n	800653c <_svfiprintf_r+0x54>
 8006548:	ebba 0b04 	subs.w	fp, sl, r4
 800654c:	d00b      	beq.n	8006566 <_svfiprintf_r+0x7e>
 800654e:	465b      	mov	r3, fp
 8006550:	4622      	mov	r2, r4
 8006552:	4629      	mov	r1, r5
 8006554:	4638      	mov	r0, r7
 8006556:	f7ff ff6b 	bl	8006430 <__ssputs_r>
 800655a:	3001      	adds	r0, #1
 800655c:	f000 80a7 	beq.w	80066ae <_svfiprintf_r+0x1c6>
 8006560:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006562:	445a      	add	r2, fp
 8006564:	9209      	str	r2, [sp, #36]	@ 0x24
 8006566:	f89a 3000 	ldrb.w	r3, [sl]
 800656a:	2b00      	cmp	r3, #0
 800656c:	f000 809f 	beq.w	80066ae <_svfiprintf_r+0x1c6>
 8006570:	2300      	movs	r3, #0
 8006572:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006576:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800657a:	f10a 0a01 	add.w	sl, sl, #1
 800657e:	9304      	str	r3, [sp, #16]
 8006580:	9307      	str	r3, [sp, #28]
 8006582:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006586:	931a      	str	r3, [sp, #104]	@ 0x68
 8006588:	4654      	mov	r4, sl
 800658a:	2205      	movs	r2, #5
 800658c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006590:	484e      	ldr	r0, [pc, #312]	@ (80066cc <_svfiprintf_r+0x1e4>)
 8006592:	f7f9 fead 	bl	80002f0 <memchr>
 8006596:	9a04      	ldr	r2, [sp, #16]
 8006598:	b9d8      	cbnz	r0, 80065d2 <_svfiprintf_r+0xea>
 800659a:	06d0      	lsls	r0, r2, #27
 800659c:	bf44      	itt	mi
 800659e:	2320      	movmi	r3, #32
 80065a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80065a4:	0711      	lsls	r1, r2, #28
 80065a6:	bf44      	itt	mi
 80065a8:	232b      	movmi	r3, #43	@ 0x2b
 80065aa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80065ae:	f89a 3000 	ldrb.w	r3, [sl]
 80065b2:	2b2a      	cmp	r3, #42	@ 0x2a
 80065b4:	d015      	beq.n	80065e2 <_svfiprintf_r+0xfa>
 80065b6:	9a07      	ldr	r2, [sp, #28]
 80065b8:	4654      	mov	r4, sl
 80065ba:	2000      	movs	r0, #0
 80065bc:	f04f 0c0a 	mov.w	ip, #10
 80065c0:	4621      	mov	r1, r4
 80065c2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80065c6:	3b30      	subs	r3, #48	@ 0x30
 80065c8:	2b09      	cmp	r3, #9
 80065ca:	d94b      	bls.n	8006664 <_svfiprintf_r+0x17c>
 80065cc:	b1b0      	cbz	r0, 80065fc <_svfiprintf_r+0x114>
 80065ce:	9207      	str	r2, [sp, #28]
 80065d0:	e014      	b.n	80065fc <_svfiprintf_r+0x114>
 80065d2:	eba0 0308 	sub.w	r3, r0, r8
 80065d6:	fa09 f303 	lsl.w	r3, r9, r3
 80065da:	4313      	orrs	r3, r2
 80065dc:	9304      	str	r3, [sp, #16]
 80065de:	46a2      	mov	sl, r4
 80065e0:	e7d2      	b.n	8006588 <_svfiprintf_r+0xa0>
 80065e2:	9b03      	ldr	r3, [sp, #12]
 80065e4:	1d19      	adds	r1, r3, #4
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	9103      	str	r1, [sp, #12]
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	bfbb      	ittet	lt
 80065ee:	425b      	neglt	r3, r3
 80065f0:	f042 0202 	orrlt.w	r2, r2, #2
 80065f4:	9307      	strge	r3, [sp, #28]
 80065f6:	9307      	strlt	r3, [sp, #28]
 80065f8:	bfb8      	it	lt
 80065fa:	9204      	strlt	r2, [sp, #16]
 80065fc:	7823      	ldrb	r3, [r4, #0]
 80065fe:	2b2e      	cmp	r3, #46	@ 0x2e
 8006600:	d10a      	bne.n	8006618 <_svfiprintf_r+0x130>
 8006602:	7863      	ldrb	r3, [r4, #1]
 8006604:	2b2a      	cmp	r3, #42	@ 0x2a
 8006606:	d132      	bne.n	800666e <_svfiprintf_r+0x186>
 8006608:	9b03      	ldr	r3, [sp, #12]
 800660a:	1d1a      	adds	r2, r3, #4
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	9203      	str	r2, [sp, #12]
 8006610:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006614:	3402      	adds	r4, #2
 8006616:	9305      	str	r3, [sp, #20]
 8006618:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80066dc <_svfiprintf_r+0x1f4>
 800661c:	7821      	ldrb	r1, [r4, #0]
 800661e:	2203      	movs	r2, #3
 8006620:	4650      	mov	r0, sl
 8006622:	f7f9 fe65 	bl	80002f0 <memchr>
 8006626:	b138      	cbz	r0, 8006638 <_svfiprintf_r+0x150>
 8006628:	9b04      	ldr	r3, [sp, #16]
 800662a:	eba0 000a 	sub.w	r0, r0, sl
 800662e:	2240      	movs	r2, #64	@ 0x40
 8006630:	4082      	lsls	r2, r0
 8006632:	4313      	orrs	r3, r2
 8006634:	3401      	adds	r4, #1
 8006636:	9304      	str	r3, [sp, #16]
 8006638:	f814 1b01 	ldrb.w	r1, [r4], #1
 800663c:	4824      	ldr	r0, [pc, #144]	@ (80066d0 <_svfiprintf_r+0x1e8>)
 800663e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006642:	2206      	movs	r2, #6
 8006644:	f7f9 fe54 	bl	80002f0 <memchr>
 8006648:	2800      	cmp	r0, #0
 800664a:	d036      	beq.n	80066ba <_svfiprintf_r+0x1d2>
 800664c:	4b21      	ldr	r3, [pc, #132]	@ (80066d4 <_svfiprintf_r+0x1ec>)
 800664e:	bb1b      	cbnz	r3, 8006698 <_svfiprintf_r+0x1b0>
 8006650:	9b03      	ldr	r3, [sp, #12]
 8006652:	3307      	adds	r3, #7
 8006654:	f023 0307 	bic.w	r3, r3, #7
 8006658:	3308      	adds	r3, #8
 800665a:	9303      	str	r3, [sp, #12]
 800665c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800665e:	4433      	add	r3, r6
 8006660:	9309      	str	r3, [sp, #36]	@ 0x24
 8006662:	e76a      	b.n	800653a <_svfiprintf_r+0x52>
 8006664:	fb0c 3202 	mla	r2, ip, r2, r3
 8006668:	460c      	mov	r4, r1
 800666a:	2001      	movs	r0, #1
 800666c:	e7a8      	b.n	80065c0 <_svfiprintf_r+0xd8>
 800666e:	2300      	movs	r3, #0
 8006670:	3401      	adds	r4, #1
 8006672:	9305      	str	r3, [sp, #20]
 8006674:	4619      	mov	r1, r3
 8006676:	f04f 0c0a 	mov.w	ip, #10
 800667a:	4620      	mov	r0, r4
 800667c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006680:	3a30      	subs	r2, #48	@ 0x30
 8006682:	2a09      	cmp	r2, #9
 8006684:	d903      	bls.n	800668e <_svfiprintf_r+0x1a6>
 8006686:	2b00      	cmp	r3, #0
 8006688:	d0c6      	beq.n	8006618 <_svfiprintf_r+0x130>
 800668a:	9105      	str	r1, [sp, #20]
 800668c:	e7c4      	b.n	8006618 <_svfiprintf_r+0x130>
 800668e:	fb0c 2101 	mla	r1, ip, r1, r2
 8006692:	4604      	mov	r4, r0
 8006694:	2301      	movs	r3, #1
 8006696:	e7f0      	b.n	800667a <_svfiprintf_r+0x192>
 8006698:	ab03      	add	r3, sp, #12
 800669a:	9300      	str	r3, [sp, #0]
 800669c:	462a      	mov	r2, r5
 800669e:	4b0e      	ldr	r3, [pc, #56]	@ (80066d8 <_svfiprintf_r+0x1f0>)
 80066a0:	a904      	add	r1, sp, #16
 80066a2:	4638      	mov	r0, r7
 80066a4:	f3af 8000 	nop.w
 80066a8:	1c42      	adds	r2, r0, #1
 80066aa:	4606      	mov	r6, r0
 80066ac:	d1d6      	bne.n	800665c <_svfiprintf_r+0x174>
 80066ae:	89ab      	ldrh	r3, [r5, #12]
 80066b0:	065b      	lsls	r3, r3, #25
 80066b2:	f53f af2d 	bmi.w	8006510 <_svfiprintf_r+0x28>
 80066b6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80066b8:	e72c      	b.n	8006514 <_svfiprintf_r+0x2c>
 80066ba:	ab03      	add	r3, sp, #12
 80066bc:	9300      	str	r3, [sp, #0]
 80066be:	462a      	mov	r2, r5
 80066c0:	4b05      	ldr	r3, [pc, #20]	@ (80066d8 <_svfiprintf_r+0x1f0>)
 80066c2:	a904      	add	r1, sp, #16
 80066c4:	4638      	mov	r0, r7
 80066c6:	f000 f91b 	bl	8006900 <_printf_i>
 80066ca:	e7ed      	b.n	80066a8 <_svfiprintf_r+0x1c0>
 80066cc:	08006de8 	.word	0x08006de8
 80066d0:	08006df2 	.word	0x08006df2
 80066d4:	00000000 	.word	0x00000000
 80066d8:	08006431 	.word	0x08006431
 80066dc:	08006dee 	.word	0x08006dee

080066e0 <sbrk_aligned>:
 80066e0:	b570      	push	{r4, r5, r6, lr}
 80066e2:	4e0f      	ldr	r6, [pc, #60]	@ (8006720 <sbrk_aligned+0x40>)
 80066e4:	460c      	mov	r4, r1
 80066e6:	6831      	ldr	r1, [r6, #0]
 80066e8:	4605      	mov	r5, r0
 80066ea:	b911      	cbnz	r1, 80066f2 <sbrk_aligned+0x12>
 80066ec:	f000 fa7c 	bl	8006be8 <_sbrk_r>
 80066f0:	6030      	str	r0, [r6, #0]
 80066f2:	4621      	mov	r1, r4
 80066f4:	4628      	mov	r0, r5
 80066f6:	f000 fa77 	bl	8006be8 <_sbrk_r>
 80066fa:	1c43      	adds	r3, r0, #1
 80066fc:	d103      	bne.n	8006706 <sbrk_aligned+0x26>
 80066fe:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8006702:	4620      	mov	r0, r4
 8006704:	bd70      	pop	{r4, r5, r6, pc}
 8006706:	1cc4      	adds	r4, r0, #3
 8006708:	f024 0403 	bic.w	r4, r4, #3
 800670c:	42a0      	cmp	r0, r4
 800670e:	d0f8      	beq.n	8006702 <sbrk_aligned+0x22>
 8006710:	1a21      	subs	r1, r4, r0
 8006712:	4628      	mov	r0, r5
 8006714:	f000 fa68 	bl	8006be8 <_sbrk_r>
 8006718:	3001      	adds	r0, #1
 800671a:	d1f2      	bne.n	8006702 <sbrk_aligned+0x22>
 800671c:	e7ef      	b.n	80066fe <sbrk_aligned+0x1e>
 800671e:	bf00      	nop
 8006720:	240004a8 	.word	0x240004a8

08006724 <_malloc_r>:
 8006724:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006728:	1ccd      	adds	r5, r1, #3
 800672a:	f025 0503 	bic.w	r5, r5, #3
 800672e:	3508      	adds	r5, #8
 8006730:	2d0c      	cmp	r5, #12
 8006732:	bf38      	it	cc
 8006734:	250c      	movcc	r5, #12
 8006736:	2d00      	cmp	r5, #0
 8006738:	4606      	mov	r6, r0
 800673a:	db01      	blt.n	8006740 <_malloc_r+0x1c>
 800673c:	42a9      	cmp	r1, r5
 800673e:	d904      	bls.n	800674a <_malloc_r+0x26>
 8006740:	230c      	movs	r3, #12
 8006742:	6033      	str	r3, [r6, #0]
 8006744:	2000      	movs	r0, #0
 8006746:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800674a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006820 <_malloc_r+0xfc>
 800674e:	f000 f9f7 	bl	8006b40 <__malloc_lock>
 8006752:	f8d8 3000 	ldr.w	r3, [r8]
 8006756:	461c      	mov	r4, r3
 8006758:	bb44      	cbnz	r4, 80067ac <_malloc_r+0x88>
 800675a:	4629      	mov	r1, r5
 800675c:	4630      	mov	r0, r6
 800675e:	f7ff ffbf 	bl	80066e0 <sbrk_aligned>
 8006762:	1c43      	adds	r3, r0, #1
 8006764:	4604      	mov	r4, r0
 8006766:	d158      	bne.n	800681a <_malloc_r+0xf6>
 8006768:	f8d8 4000 	ldr.w	r4, [r8]
 800676c:	4627      	mov	r7, r4
 800676e:	2f00      	cmp	r7, #0
 8006770:	d143      	bne.n	80067fa <_malloc_r+0xd6>
 8006772:	2c00      	cmp	r4, #0
 8006774:	d04b      	beq.n	800680e <_malloc_r+0xea>
 8006776:	6823      	ldr	r3, [r4, #0]
 8006778:	4639      	mov	r1, r7
 800677a:	4630      	mov	r0, r6
 800677c:	eb04 0903 	add.w	r9, r4, r3
 8006780:	f000 fa32 	bl	8006be8 <_sbrk_r>
 8006784:	4581      	cmp	r9, r0
 8006786:	d142      	bne.n	800680e <_malloc_r+0xea>
 8006788:	6821      	ldr	r1, [r4, #0]
 800678a:	1a6d      	subs	r5, r5, r1
 800678c:	4629      	mov	r1, r5
 800678e:	4630      	mov	r0, r6
 8006790:	f7ff ffa6 	bl	80066e0 <sbrk_aligned>
 8006794:	3001      	adds	r0, #1
 8006796:	d03a      	beq.n	800680e <_malloc_r+0xea>
 8006798:	6823      	ldr	r3, [r4, #0]
 800679a:	442b      	add	r3, r5
 800679c:	6023      	str	r3, [r4, #0]
 800679e:	f8d8 3000 	ldr.w	r3, [r8]
 80067a2:	685a      	ldr	r2, [r3, #4]
 80067a4:	bb62      	cbnz	r2, 8006800 <_malloc_r+0xdc>
 80067a6:	f8c8 7000 	str.w	r7, [r8]
 80067aa:	e00f      	b.n	80067cc <_malloc_r+0xa8>
 80067ac:	6822      	ldr	r2, [r4, #0]
 80067ae:	1b52      	subs	r2, r2, r5
 80067b0:	d420      	bmi.n	80067f4 <_malloc_r+0xd0>
 80067b2:	2a0b      	cmp	r2, #11
 80067b4:	d917      	bls.n	80067e6 <_malloc_r+0xc2>
 80067b6:	1961      	adds	r1, r4, r5
 80067b8:	42a3      	cmp	r3, r4
 80067ba:	6025      	str	r5, [r4, #0]
 80067bc:	bf18      	it	ne
 80067be:	6059      	strne	r1, [r3, #4]
 80067c0:	6863      	ldr	r3, [r4, #4]
 80067c2:	bf08      	it	eq
 80067c4:	f8c8 1000 	streq.w	r1, [r8]
 80067c8:	5162      	str	r2, [r4, r5]
 80067ca:	604b      	str	r3, [r1, #4]
 80067cc:	4630      	mov	r0, r6
 80067ce:	f000 f9bd 	bl	8006b4c <__malloc_unlock>
 80067d2:	f104 000b 	add.w	r0, r4, #11
 80067d6:	1d23      	adds	r3, r4, #4
 80067d8:	f020 0007 	bic.w	r0, r0, #7
 80067dc:	1ac2      	subs	r2, r0, r3
 80067de:	bf1c      	itt	ne
 80067e0:	1a1b      	subne	r3, r3, r0
 80067e2:	50a3      	strne	r3, [r4, r2]
 80067e4:	e7af      	b.n	8006746 <_malloc_r+0x22>
 80067e6:	6862      	ldr	r2, [r4, #4]
 80067e8:	42a3      	cmp	r3, r4
 80067ea:	bf0c      	ite	eq
 80067ec:	f8c8 2000 	streq.w	r2, [r8]
 80067f0:	605a      	strne	r2, [r3, #4]
 80067f2:	e7eb      	b.n	80067cc <_malloc_r+0xa8>
 80067f4:	4623      	mov	r3, r4
 80067f6:	6864      	ldr	r4, [r4, #4]
 80067f8:	e7ae      	b.n	8006758 <_malloc_r+0x34>
 80067fa:	463c      	mov	r4, r7
 80067fc:	687f      	ldr	r7, [r7, #4]
 80067fe:	e7b6      	b.n	800676e <_malloc_r+0x4a>
 8006800:	461a      	mov	r2, r3
 8006802:	685b      	ldr	r3, [r3, #4]
 8006804:	42a3      	cmp	r3, r4
 8006806:	d1fb      	bne.n	8006800 <_malloc_r+0xdc>
 8006808:	2300      	movs	r3, #0
 800680a:	6053      	str	r3, [r2, #4]
 800680c:	e7de      	b.n	80067cc <_malloc_r+0xa8>
 800680e:	230c      	movs	r3, #12
 8006810:	6033      	str	r3, [r6, #0]
 8006812:	4630      	mov	r0, r6
 8006814:	f000 f99a 	bl	8006b4c <__malloc_unlock>
 8006818:	e794      	b.n	8006744 <_malloc_r+0x20>
 800681a:	6005      	str	r5, [r0, #0]
 800681c:	e7d6      	b.n	80067cc <_malloc_r+0xa8>
 800681e:	bf00      	nop
 8006820:	240004ac 	.word	0x240004ac

08006824 <_printf_common>:
 8006824:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006828:	4616      	mov	r6, r2
 800682a:	4698      	mov	r8, r3
 800682c:	688a      	ldr	r2, [r1, #8]
 800682e:	690b      	ldr	r3, [r1, #16]
 8006830:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006834:	4293      	cmp	r3, r2
 8006836:	bfb8      	it	lt
 8006838:	4613      	movlt	r3, r2
 800683a:	6033      	str	r3, [r6, #0]
 800683c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006840:	4607      	mov	r7, r0
 8006842:	460c      	mov	r4, r1
 8006844:	b10a      	cbz	r2, 800684a <_printf_common+0x26>
 8006846:	3301      	adds	r3, #1
 8006848:	6033      	str	r3, [r6, #0]
 800684a:	6823      	ldr	r3, [r4, #0]
 800684c:	0699      	lsls	r1, r3, #26
 800684e:	bf42      	ittt	mi
 8006850:	6833      	ldrmi	r3, [r6, #0]
 8006852:	3302      	addmi	r3, #2
 8006854:	6033      	strmi	r3, [r6, #0]
 8006856:	6825      	ldr	r5, [r4, #0]
 8006858:	f015 0506 	ands.w	r5, r5, #6
 800685c:	d106      	bne.n	800686c <_printf_common+0x48>
 800685e:	f104 0a19 	add.w	sl, r4, #25
 8006862:	68e3      	ldr	r3, [r4, #12]
 8006864:	6832      	ldr	r2, [r6, #0]
 8006866:	1a9b      	subs	r3, r3, r2
 8006868:	42ab      	cmp	r3, r5
 800686a:	dc26      	bgt.n	80068ba <_printf_common+0x96>
 800686c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006870:	6822      	ldr	r2, [r4, #0]
 8006872:	3b00      	subs	r3, #0
 8006874:	bf18      	it	ne
 8006876:	2301      	movne	r3, #1
 8006878:	0692      	lsls	r2, r2, #26
 800687a:	d42b      	bmi.n	80068d4 <_printf_common+0xb0>
 800687c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006880:	4641      	mov	r1, r8
 8006882:	4638      	mov	r0, r7
 8006884:	47c8      	blx	r9
 8006886:	3001      	adds	r0, #1
 8006888:	d01e      	beq.n	80068c8 <_printf_common+0xa4>
 800688a:	6823      	ldr	r3, [r4, #0]
 800688c:	6922      	ldr	r2, [r4, #16]
 800688e:	f003 0306 	and.w	r3, r3, #6
 8006892:	2b04      	cmp	r3, #4
 8006894:	bf02      	ittt	eq
 8006896:	68e5      	ldreq	r5, [r4, #12]
 8006898:	6833      	ldreq	r3, [r6, #0]
 800689a:	1aed      	subeq	r5, r5, r3
 800689c:	68a3      	ldr	r3, [r4, #8]
 800689e:	bf0c      	ite	eq
 80068a0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80068a4:	2500      	movne	r5, #0
 80068a6:	4293      	cmp	r3, r2
 80068a8:	bfc4      	itt	gt
 80068aa:	1a9b      	subgt	r3, r3, r2
 80068ac:	18ed      	addgt	r5, r5, r3
 80068ae:	2600      	movs	r6, #0
 80068b0:	341a      	adds	r4, #26
 80068b2:	42b5      	cmp	r5, r6
 80068b4:	d11a      	bne.n	80068ec <_printf_common+0xc8>
 80068b6:	2000      	movs	r0, #0
 80068b8:	e008      	b.n	80068cc <_printf_common+0xa8>
 80068ba:	2301      	movs	r3, #1
 80068bc:	4652      	mov	r2, sl
 80068be:	4641      	mov	r1, r8
 80068c0:	4638      	mov	r0, r7
 80068c2:	47c8      	blx	r9
 80068c4:	3001      	adds	r0, #1
 80068c6:	d103      	bne.n	80068d0 <_printf_common+0xac>
 80068c8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80068cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80068d0:	3501      	adds	r5, #1
 80068d2:	e7c6      	b.n	8006862 <_printf_common+0x3e>
 80068d4:	18e1      	adds	r1, r4, r3
 80068d6:	1c5a      	adds	r2, r3, #1
 80068d8:	2030      	movs	r0, #48	@ 0x30
 80068da:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80068de:	4422      	add	r2, r4
 80068e0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80068e4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80068e8:	3302      	adds	r3, #2
 80068ea:	e7c7      	b.n	800687c <_printf_common+0x58>
 80068ec:	2301      	movs	r3, #1
 80068ee:	4622      	mov	r2, r4
 80068f0:	4641      	mov	r1, r8
 80068f2:	4638      	mov	r0, r7
 80068f4:	47c8      	blx	r9
 80068f6:	3001      	adds	r0, #1
 80068f8:	d0e6      	beq.n	80068c8 <_printf_common+0xa4>
 80068fa:	3601      	adds	r6, #1
 80068fc:	e7d9      	b.n	80068b2 <_printf_common+0x8e>
	...

08006900 <_printf_i>:
 8006900:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006904:	7e0f      	ldrb	r7, [r1, #24]
 8006906:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006908:	2f78      	cmp	r7, #120	@ 0x78
 800690a:	4691      	mov	r9, r2
 800690c:	4680      	mov	r8, r0
 800690e:	460c      	mov	r4, r1
 8006910:	469a      	mov	sl, r3
 8006912:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006916:	d807      	bhi.n	8006928 <_printf_i+0x28>
 8006918:	2f62      	cmp	r7, #98	@ 0x62
 800691a:	d80a      	bhi.n	8006932 <_printf_i+0x32>
 800691c:	2f00      	cmp	r7, #0
 800691e:	f000 80d2 	beq.w	8006ac6 <_printf_i+0x1c6>
 8006922:	2f58      	cmp	r7, #88	@ 0x58
 8006924:	f000 80b9 	beq.w	8006a9a <_printf_i+0x19a>
 8006928:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800692c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006930:	e03a      	b.n	80069a8 <_printf_i+0xa8>
 8006932:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006936:	2b15      	cmp	r3, #21
 8006938:	d8f6      	bhi.n	8006928 <_printf_i+0x28>
 800693a:	a101      	add	r1, pc, #4	@ (adr r1, 8006940 <_printf_i+0x40>)
 800693c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006940:	08006999 	.word	0x08006999
 8006944:	080069ad 	.word	0x080069ad
 8006948:	08006929 	.word	0x08006929
 800694c:	08006929 	.word	0x08006929
 8006950:	08006929 	.word	0x08006929
 8006954:	08006929 	.word	0x08006929
 8006958:	080069ad 	.word	0x080069ad
 800695c:	08006929 	.word	0x08006929
 8006960:	08006929 	.word	0x08006929
 8006964:	08006929 	.word	0x08006929
 8006968:	08006929 	.word	0x08006929
 800696c:	08006aad 	.word	0x08006aad
 8006970:	080069d7 	.word	0x080069d7
 8006974:	08006a67 	.word	0x08006a67
 8006978:	08006929 	.word	0x08006929
 800697c:	08006929 	.word	0x08006929
 8006980:	08006acf 	.word	0x08006acf
 8006984:	08006929 	.word	0x08006929
 8006988:	080069d7 	.word	0x080069d7
 800698c:	08006929 	.word	0x08006929
 8006990:	08006929 	.word	0x08006929
 8006994:	08006a6f 	.word	0x08006a6f
 8006998:	6833      	ldr	r3, [r6, #0]
 800699a:	1d1a      	adds	r2, r3, #4
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	6032      	str	r2, [r6, #0]
 80069a0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80069a4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80069a8:	2301      	movs	r3, #1
 80069aa:	e09d      	b.n	8006ae8 <_printf_i+0x1e8>
 80069ac:	6833      	ldr	r3, [r6, #0]
 80069ae:	6820      	ldr	r0, [r4, #0]
 80069b0:	1d19      	adds	r1, r3, #4
 80069b2:	6031      	str	r1, [r6, #0]
 80069b4:	0606      	lsls	r6, r0, #24
 80069b6:	d501      	bpl.n	80069bc <_printf_i+0xbc>
 80069b8:	681d      	ldr	r5, [r3, #0]
 80069ba:	e003      	b.n	80069c4 <_printf_i+0xc4>
 80069bc:	0645      	lsls	r5, r0, #25
 80069be:	d5fb      	bpl.n	80069b8 <_printf_i+0xb8>
 80069c0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80069c4:	2d00      	cmp	r5, #0
 80069c6:	da03      	bge.n	80069d0 <_printf_i+0xd0>
 80069c8:	232d      	movs	r3, #45	@ 0x2d
 80069ca:	426d      	negs	r5, r5
 80069cc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80069d0:	4859      	ldr	r0, [pc, #356]	@ (8006b38 <_printf_i+0x238>)
 80069d2:	230a      	movs	r3, #10
 80069d4:	e011      	b.n	80069fa <_printf_i+0xfa>
 80069d6:	6821      	ldr	r1, [r4, #0]
 80069d8:	6833      	ldr	r3, [r6, #0]
 80069da:	0608      	lsls	r0, r1, #24
 80069dc:	f853 5b04 	ldr.w	r5, [r3], #4
 80069e0:	d402      	bmi.n	80069e8 <_printf_i+0xe8>
 80069e2:	0649      	lsls	r1, r1, #25
 80069e4:	bf48      	it	mi
 80069e6:	b2ad      	uxthmi	r5, r5
 80069e8:	2f6f      	cmp	r7, #111	@ 0x6f
 80069ea:	4853      	ldr	r0, [pc, #332]	@ (8006b38 <_printf_i+0x238>)
 80069ec:	6033      	str	r3, [r6, #0]
 80069ee:	bf14      	ite	ne
 80069f0:	230a      	movne	r3, #10
 80069f2:	2308      	moveq	r3, #8
 80069f4:	2100      	movs	r1, #0
 80069f6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80069fa:	6866      	ldr	r6, [r4, #4]
 80069fc:	60a6      	str	r6, [r4, #8]
 80069fe:	2e00      	cmp	r6, #0
 8006a00:	bfa2      	ittt	ge
 8006a02:	6821      	ldrge	r1, [r4, #0]
 8006a04:	f021 0104 	bicge.w	r1, r1, #4
 8006a08:	6021      	strge	r1, [r4, #0]
 8006a0a:	b90d      	cbnz	r5, 8006a10 <_printf_i+0x110>
 8006a0c:	2e00      	cmp	r6, #0
 8006a0e:	d04b      	beq.n	8006aa8 <_printf_i+0x1a8>
 8006a10:	4616      	mov	r6, r2
 8006a12:	fbb5 f1f3 	udiv	r1, r5, r3
 8006a16:	fb03 5711 	mls	r7, r3, r1, r5
 8006a1a:	5dc7      	ldrb	r7, [r0, r7]
 8006a1c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006a20:	462f      	mov	r7, r5
 8006a22:	42bb      	cmp	r3, r7
 8006a24:	460d      	mov	r5, r1
 8006a26:	d9f4      	bls.n	8006a12 <_printf_i+0x112>
 8006a28:	2b08      	cmp	r3, #8
 8006a2a:	d10b      	bne.n	8006a44 <_printf_i+0x144>
 8006a2c:	6823      	ldr	r3, [r4, #0]
 8006a2e:	07df      	lsls	r7, r3, #31
 8006a30:	d508      	bpl.n	8006a44 <_printf_i+0x144>
 8006a32:	6923      	ldr	r3, [r4, #16]
 8006a34:	6861      	ldr	r1, [r4, #4]
 8006a36:	4299      	cmp	r1, r3
 8006a38:	bfde      	ittt	le
 8006a3a:	2330      	movle	r3, #48	@ 0x30
 8006a3c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006a40:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8006a44:	1b92      	subs	r2, r2, r6
 8006a46:	6122      	str	r2, [r4, #16]
 8006a48:	f8cd a000 	str.w	sl, [sp]
 8006a4c:	464b      	mov	r3, r9
 8006a4e:	aa03      	add	r2, sp, #12
 8006a50:	4621      	mov	r1, r4
 8006a52:	4640      	mov	r0, r8
 8006a54:	f7ff fee6 	bl	8006824 <_printf_common>
 8006a58:	3001      	adds	r0, #1
 8006a5a:	d14a      	bne.n	8006af2 <_printf_i+0x1f2>
 8006a5c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006a60:	b004      	add	sp, #16
 8006a62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a66:	6823      	ldr	r3, [r4, #0]
 8006a68:	f043 0320 	orr.w	r3, r3, #32
 8006a6c:	6023      	str	r3, [r4, #0]
 8006a6e:	4833      	ldr	r0, [pc, #204]	@ (8006b3c <_printf_i+0x23c>)
 8006a70:	2778      	movs	r7, #120	@ 0x78
 8006a72:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006a76:	6823      	ldr	r3, [r4, #0]
 8006a78:	6831      	ldr	r1, [r6, #0]
 8006a7a:	061f      	lsls	r7, r3, #24
 8006a7c:	f851 5b04 	ldr.w	r5, [r1], #4
 8006a80:	d402      	bmi.n	8006a88 <_printf_i+0x188>
 8006a82:	065f      	lsls	r7, r3, #25
 8006a84:	bf48      	it	mi
 8006a86:	b2ad      	uxthmi	r5, r5
 8006a88:	6031      	str	r1, [r6, #0]
 8006a8a:	07d9      	lsls	r1, r3, #31
 8006a8c:	bf44      	itt	mi
 8006a8e:	f043 0320 	orrmi.w	r3, r3, #32
 8006a92:	6023      	strmi	r3, [r4, #0]
 8006a94:	b11d      	cbz	r5, 8006a9e <_printf_i+0x19e>
 8006a96:	2310      	movs	r3, #16
 8006a98:	e7ac      	b.n	80069f4 <_printf_i+0xf4>
 8006a9a:	4827      	ldr	r0, [pc, #156]	@ (8006b38 <_printf_i+0x238>)
 8006a9c:	e7e9      	b.n	8006a72 <_printf_i+0x172>
 8006a9e:	6823      	ldr	r3, [r4, #0]
 8006aa0:	f023 0320 	bic.w	r3, r3, #32
 8006aa4:	6023      	str	r3, [r4, #0]
 8006aa6:	e7f6      	b.n	8006a96 <_printf_i+0x196>
 8006aa8:	4616      	mov	r6, r2
 8006aaa:	e7bd      	b.n	8006a28 <_printf_i+0x128>
 8006aac:	6833      	ldr	r3, [r6, #0]
 8006aae:	6825      	ldr	r5, [r4, #0]
 8006ab0:	6961      	ldr	r1, [r4, #20]
 8006ab2:	1d18      	adds	r0, r3, #4
 8006ab4:	6030      	str	r0, [r6, #0]
 8006ab6:	062e      	lsls	r6, r5, #24
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	d501      	bpl.n	8006ac0 <_printf_i+0x1c0>
 8006abc:	6019      	str	r1, [r3, #0]
 8006abe:	e002      	b.n	8006ac6 <_printf_i+0x1c6>
 8006ac0:	0668      	lsls	r0, r5, #25
 8006ac2:	d5fb      	bpl.n	8006abc <_printf_i+0x1bc>
 8006ac4:	8019      	strh	r1, [r3, #0]
 8006ac6:	2300      	movs	r3, #0
 8006ac8:	6123      	str	r3, [r4, #16]
 8006aca:	4616      	mov	r6, r2
 8006acc:	e7bc      	b.n	8006a48 <_printf_i+0x148>
 8006ace:	6833      	ldr	r3, [r6, #0]
 8006ad0:	1d1a      	adds	r2, r3, #4
 8006ad2:	6032      	str	r2, [r6, #0]
 8006ad4:	681e      	ldr	r6, [r3, #0]
 8006ad6:	6862      	ldr	r2, [r4, #4]
 8006ad8:	2100      	movs	r1, #0
 8006ada:	4630      	mov	r0, r6
 8006adc:	f7f9 fc08 	bl	80002f0 <memchr>
 8006ae0:	b108      	cbz	r0, 8006ae6 <_printf_i+0x1e6>
 8006ae2:	1b80      	subs	r0, r0, r6
 8006ae4:	6060      	str	r0, [r4, #4]
 8006ae6:	6863      	ldr	r3, [r4, #4]
 8006ae8:	6123      	str	r3, [r4, #16]
 8006aea:	2300      	movs	r3, #0
 8006aec:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006af0:	e7aa      	b.n	8006a48 <_printf_i+0x148>
 8006af2:	6923      	ldr	r3, [r4, #16]
 8006af4:	4632      	mov	r2, r6
 8006af6:	4649      	mov	r1, r9
 8006af8:	4640      	mov	r0, r8
 8006afa:	47d0      	blx	sl
 8006afc:	3001      	adds	r0, #1
 8006afe:	d0ad      	beq.n	8006a5c <_printf_i+0x15c>
 8006b00:	6823      	ldr	r3, [r4, #0]
 8006b02:	079b      	lsls	r3, r3, #30
 8006b04:	d413      	bmi.n	8006b2e <_printf_i+0x22e>
 8006b06:	68e0      	ldr	r0, [r4, #12]
 8006b08:	9b03      	ldr	r3, [sp, #12]
 8006b0a:	4298      	cmp	r0, r3
 8006b0c:	bfb8      	it	lt
 8006b0e:	4618      	movlt	r0, r3
 8006b10:	e7a6      	b.n	8006a60 <_printf_i+0x160>
 8006b12:	2301      	movs	r3, #1
 8006b14:	4632      	mov	r2, r6
 8006b16:	4649      	mov	r1, r9
 8006b18:	4640      	mov	r0, r8
 8006b1a:	47d0      	blx	sl
 8006b1c:	3001      	adds	r0, #1
 8006b1e:	d09d      	beq.n	8006a5c <_printf_i+0x15c>
 8006b20:	3501      	adds	r5, #1
 8006b22:	68e3      	ldr	r3, [r4, #12]
 8006b24:	9903      	ldr	r1, [sp, #12]
 8006b26:	1a5b      	subs	r3, r3, r1
 8006b28:	42ab      	cmp	r3, r5
 8006b2a:	dcf2      	bgt.n	8006b12 <_printf_i+0x212>
 8006b2c:	e7eb      	b.n	8006b06 <_printf_i+0x206>
 8006b2e:	2500      	movs	r5, #0
 8006b30:	f104 0619 	add.w	r6, r4, #25
 8006b34:	e7f5      	b.n	8006b22 <_printf_i+0x222>
 8006b36:	bf00      	nop
 8006b38:	08006df9 	.word	0x08006df9
 8006b3c:	08006e0a 	.word	0x08006e0a

08006b40 <__malloc_lock>:
 8006b40:	4801      	ldr	r0, [pc, #4]	@ (8006b48 <__malloc_lock+0x8>)
 8006b42:	f7ff bc73 	b.w	800642c <__retarget_lock_acquire_recursive>
 8006b46:	bf00      	nop
 8006b48:	240004a4 	.word	0x240004a4

08006b4c <__malloc_unlock>:
 8006b4c:	4801      	ldr	r0, [pc, #4]	@ (8006b54 <__malloc_unlock+0x8>)
 8006b4e:	f7ff bc6e 	b.w	800642e <__retarget_lock_release_recursive>
 8006b52:	bf00      	nop
 8006b54:	240004a4 	.word	0x240004a4

08006b58 <_realloc_r>:
 8006b58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b5c:	4680      	mov	r8, r0
 8006b5e:	4615      	mov	r5, r2
 8006b60:	460c      	mov	r4, r1
 8006b62:	b921      	cbnz	r1, 8006b6e <_realloc_r+0x16>
 8006b64:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006b68:	4611      	mov	r1, r2
 8006b6a:	f7ff bddb 	b.w	8006724 <_malloc_r>
 8006b6e:	b92a      	cbnz	r2, 8006b7c <_realloc_r+0x24>
 8006b70:	f000 f858 	bl	8006c24 <_free_r>
 8006b74:	2400      	movs	r4, #0
 8006b76:	4620      	mov	r0, r4
 8006b78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006b7c:	f000 f89c 	bl	8006cb8 <_malloc_usable_size_r>
 8006b80:	4285      	cmp	r5, r0
 8006b82:	4606      	mov	r6, r0
 8006b84:	d802      	bhi.n	8006b8c <_realloc_r+0x34>
 8006b86:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8006b8a:	d8f4      	bhi.n	8006b76 <_realloc_r+0x1e>
 8006b8c:	4629      	mov	r1, r5
 8006b8e:	4640      	mov	r0, r8
 8006b90:	f7ff fdc8 	bl	8006724 <_malloc_r>
 8006b94:	4607      	mov	r7, r0
 8006b96:	2800      	cmp	r0, #0
 8006b98:	d0ec      	beq.n	8006b74 <_realloc_r+0x1c>
 8006b9a:	42b5      	cmp	r5, r6
 8006b9c:	462a      	mov	r2, r5
 8006b9e:	4621      	mov	r1, r4
 8006ba0:	bf28      	it	cs
 8006ba2:	4632      	movcs	r2, r6
 8006ba4:	f000 f830 	bl	8006c08 <memcpy>
 8006ba8:	4621      	mov	r1, r4
 8006baa:	4640      	mov	r0, r8
 8006bac:	f000 f83a 	bl	8006c24 <_free_r>
 8006bb0:	463c      	mov	r4, r7
 8006bb2:	e7e0      	b.n	8006b76 <_realloc_r+0x1e>

08006bb4 <memmove>:
 8006bb4:	4288      	cmp	r0, r1
 8006bb6:	b510      	push	{r4, lr}
 8006bb8:	eb01 0402 	add.w	r4, r1, r2
 8006bbc:	d902      	bls.n	8006bc4 <memmove+0x10>
 8006bbe:	4284      	cmp	r4, r0
 8006bc0:	4623      	mov	r3, r4
 8006bc2:	d807      	bhi.n	8006bd4 <memmove+0x20>
 8006bc4:	1e43      	subs	r3, r0, #1
 8006bc6:	42a1      	cmp	r1, r4
 8006bc8:	d008      	beq.n	8006bdc <memmove+0x28>
 8006bca:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006bce:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006bd2:	e7f8      	b.n	8006bc6 <memmove+0x12>
 8006bd4:	4402      	add	r2, r0
 8006bd6:	4601      	mov	r1, r0
 8006bd8:	428a      	cmp	r2, r1
 8006bda:	d100      	bne.n	8006bde <memmove+0x2a>
 8006bdc:	bd10      	pop	{r4, pc}
 8006bde:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006be2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006be6:	e7f7      	b.n	8006bd8 <memmove+0x24>

08006be8 <_sbrk_r>:
 8006be8:	b538      	push	{r3, r4, r5, lr}
 8006bea:	4d06      	ldr	r5, [pc, #24]	@ (8006c04 <_sbrk_r+0x1c>)
 8006bec:	2300      	movs	r3, #0
 8006bee:	4604      	mov	r4, r0
 8006bf0:	4608      	mov	r0, r1
 8006bf2:	602b      	str	r3, [r5, #0]
 8006bf4:	f7fa f9a8 	bl	8000f48 <_sbrk>
 8006bf8:	1c43      	adds	r3, r0, #1
 8006bfa:	d102      	bne.n	8006c02 <_sbrk_r+0x1a>
 8006bfc:	682b      	ldr	r3, [r5, #0]
 8006bfe:	b103      	cbz	r3, 8006c02 <_sbrk_r+0x1a>
 8006c00:	6023      	str	r3, [r4, #0]
 8006c02:	bd38      	pop	{r3, r4, r5, pc}
 8006c04:	240004b0 	.word	0x240004b0

08006c08 <memcpy>:
 8006c08:	440a      	add	r2, r1
 8006c0a:	4291      	cmp	r1, r2
 8006c0c:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8006c10:	d100      	bne.n	8006c14 <memcpy+0xc>
 8006c12:	4770      	bx	lr
 8006c14:	b510      	push	{r4, lr}
 8006c16:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006c1a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006c1e:	4291      	cmp	r1, r2
 8006c20:	d1f9      	bne.n	8006c16 <memcpy+0xe>
 8006c22:	bd10      	pop	{r4, pc}

08006c24 <_free_r>:
 8006c24:	b538      	push	{r3, r4, r5, lr}
 8006c26:	4605      	mov	r5, r0
 8006c28:	2900      	cmp	r1, #0
 8006c2a:	d041      	beq.n	8006cb0 <_free_r+0x8c>
 8006c2c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006c30:	1f0c      	subs	r4, r1, #4
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	bfb8      	it	lt
 8006c36:	18e4      	addlt	r4, r4, r3
 8006c38:	f7ff ff82 	bl	8006b40 <__malloc_lock>
 8006c3c:	4a1d      	ldr	r2, [pc, #116]	@ (8006cb4 <_free_r+0x90>)
 8006c3e:	6813      	ldr	r3, [r2, #0]
 8006c40:	b933      	cbnz	r3, 8006c50 <_free_r+0x2c>
 8006c42:	6063      	str	r3, [r4, #4]
 8006c44:	6014      	str	r4, [r2, #0]
 8006c46:	4628      	mov	r0, r5
 8006c48:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006c4c:	f7ff bf7e 	b.w	8006b4c <__malloc_unlock>
 8006c50:	42a3      	cmp	r3, r4
 8006c52:	d908      	bls.n	8006c66 <_free_r+0x42>
 8006c54:	6820      	ldr	r0, [r4, #0]
 8006c56:	1821      	adds	r1, r4, r0
 8006c58:	428b      	cmp	r3, r1
 8006c5a:	bf01      	itttt	eq
 8006c5c:	6819      	ldreq	r1, [r3, #0]
 8006c5e:	685b      	ldreq	r3, [r3, #4]
 8006c60:	1809      	addeq	r1, r1, r0
 8006c62:	6021      	streq	r1, [r4, #0]
 8006c64:	e7ed      	b.n	8006c42 <_free_r+0x1e>
 8006c66:	461a      	mov	r2, r3
 8006c68:	685b      	ldr	r3, [r3, #4]
 8006c6a:	b10b      	cbz	r3, 8006c70 <_free_r+0x4c>
 8006c6c:	42a3      	cmp	r3, r4
 8006c6e:	d9fa      	bls.n	8006c66 <_free_r+0x42>
 8006c70:	6811      	ldr	r1, [r2, #0]
 8006c72:	1850      	adds	r0, r2, r1
 8006c74:	42a0      	cmp	r0, r4
 8006c76:	d10b      	bne.n	8006c90 <_free_r+0x6c>
 8006c78:	6820      	ldr	r0, [r4, #0]
 8006c7a:	4401      	add	r1, r0
 8006c7c:	1850      	adds	r0, r2, r1
 8006c7e:	4283      	cmp	r3, r0
 8006c80:	6011      	str	r1, [r2, #0]
 8006c82:	d1e0      	bne.n	8006c46 <_free_r+0x22>
 8006c84:	6818      	ldr	r0, [r3, #0]
 8006c86:	685b      	ldr	r3, [r3, #4]
 8006c88:	6053      	str	r3, [r2, #4]
 8006c8a:	4408      	add	r0, r1
 8006c8c:	6010      	str	r0, [r2, #0]
 8006c8e:	e7da      	b.n	8006c46 <_free_r+0x22>
 8006c90:	d902      	bls.n	8006c98 <_free_r+0x74>
 8006c92:	230c      	movs	r3, #12
 8006c94:	602b      	str	r3, [r5, #0]
 8006c96:	e7d6      	b.n	8006c46 <_free_r+0x22>
 8006c98:	6820      	ldr	r0, [r4, #0]
 8006c9a:	1821      	adds	r1, r4, r0
 8006c9c:	428b      	cmp	r3, r1
 8006c9e:	bf04      	itt	eq
 8006ca0:	6819      	ldreq	r1, [r3, #0]
 8006ca2:	685b      	ldreq	r3, [r3, #4]
 8006ca4:	6063      	str	r3, [r4, #4]
 8006ca6:	bf04      	itt	eq
 8006ca8:	1809      	addeq	r1, r1, r0
 8006caa:	6021      	streq	r1, [r4, #0]
 8006cac:	6054      	str	r4, [r2, #4]
 8006cae:	e7ca      	b.n	8006c46 <_free_r+0x22>
 8006cb0:	bd38      	pop	{r3, r4, r5, pc}
 8006cb2:	bf00      	nop
 8006cb4:	240004ac 	.word	0x240004ac

08006cb8 <_malloc_usable_size_r>:
 8006cb8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006cbc:	1f18      	subs	r0, r3, #4
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	bfbc      	itt	lt
 8006cc2:	580b      	ldrlt	r3, [r1, r0]
 8006cc4:	18c0      	addlt	r0, r0, r3
 8006cc6:	4770      	bx	lr

08006cc8 <_init>:
 8006cc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006cca:	bf00      	nop
 8006ccc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006cce:	bc08      	pop	{r3}
 8006cd0:	469e      	mov	lr, r3
 8006cd2:	4770      	bx	lr

08006cd4 <_fini>:
 8006cd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006cd6:	bf00      	nop
 8006cd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006cda:	bc08      	pop	{r3}
 8006cdc:	469e      	mov	lr, r3
 8006cde:	4770      	bx	lr
