#! /usr/local/Cellar/icarus-verilog/10.1.1/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fcbcfe00050 .scope module, "register_bank" "register_bank" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 32 "data_in"
    .port_info 3 /OUTPUT 32 "data_out1"
    .port_info 4 /OUTPUT 32 "data_out2"
    .port_info 5 /INPUT 1 "write"
    .port_info 6 /INPUT 5 "addr_out1"
    .port_info 7 /INPUT 5 "addr_out2"
    .port_info 8 /INPUT 5 "addr_in"
P_0x7fcbcfe04480 .param/l "ADDRESS_SIZE" 0 2 1, +C4<00000000000000000000000000000101>;
P_0x7fcbcfe044c0 .param/l "REGISTER_SIZE" 0 2 1, +C4<00000000000000000000000000100000>;
L_0x7fcbcfe19730 .functor BUFZ 32, L_0x7fcbcfe194f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fcbcfe19a20 .functor BUFZ 32, L_0x7fcbcfe197e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fcbcfe03de0_0 .net *"_s0", 31 0, L_0x7fcbcfe194f0;  1 drivers
v0x7fcbcfe17470_0 .net *"_s10", 6 0, L_0x7fcbcfe198c0;  1 drivers
L_0x10a675050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fcbcfe17510_0 .net *"_s13", 1 0, L_0x10a675050;  1 drivers
v0x7fcbcfe175c0_0 .net *"_s2", 6 0, L_0x7fcbcfe195d0;  1 drivers
L_0x10a675008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fcbcfe17670_0 .net *"_s5", 1 0, L_0x10a675008;  1 drivers
v0x7fcbcfe17760_0 .net *"_s8", 31 0, L_0x7fcbcfe197e0;  1 drivers
o0x10a643128 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x7fcbcfe17810_0 .net "addr_in", 0 4, o0x10a643128;  0 drivers
o0x10a643158 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x7fcbcfe178c0_0 .net "addr_out1", 0 4, o0x10a643158;  0 drivers
o0x10a643188 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x7fcbcfe17970_0 .net "addr_out2", 0 4, o0x10a643188;  0 drivers
v0x7fcbcfe17a80 .array "bank", 31 0, 0 31;
o0x10a6431b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fcbcfe17b20_0 .net "clk", 0 0, o0x10a6431b8;  0 drivers
o0x10a6431e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fcbcfe17bc0_0 .net "data_in", 0 31, o0x10a6431e8;  0 drivers
v0x7fcbcfe17c70_0 .net "data_out1", 0 31, L_0x7fcbcfe19730;  1 drivers
v0x7fcbcfe17d20_0 .net "data_out2", 0 31, L_0x7fcbcfe19a20;  1 drivers
v0x7fcbcfe17dd0_0 .var/i "i", 31 0;
o0x10a6432a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fcbcfe17e80_0 .net "reset", 0 0, o0x10a6432a8;  0 drivers
o0x10a6432d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fcbcfe17f20_0 .net "write", 0 0, o0x10a6432d8;  0 drivers
E_0x7fcbcfe03820 .event edge, v0x7fcbcfe17e80_0;
E_0x7fcbcfe045e0 .event edge, v0x7fcbcfe17b20_0;
L_0x7fcbcfe194f0 .array/port v0x7fcbcfe17a80, L_0x7fcbcfe195d0;
L_0x7fcbcfe195d0 .concat [ 5 2 0 0], o0x10a643158, L_0x10a675008;
L_0x7fcbcfe197e0 .array/port v0x7fcbcfe17a80, L_0x7fcbcfe198c0;
L_0x7fcbcfe198c0 .concat [ 5 2 0 0], o0x10a643188, L_0x10a675050;
S_0x7fcbcfe016b0 .scope module, "test" "test" 3 1;
 .timescale 0 0;
P_0x7fcbcfe04060 .param/l "ADDRESS_SIZE" 0 3 3, +C4<00000000000000000000000000100000>;
P_0x7fcbcfe040a0 .param/l "REG_ADDRESS_SIZE" 0 3 4, +C4<00000000000000000000000000000101>;
L_0x10a675098 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fcbcfe18f40_0 .net "addr_r1", 0 4, L_0x10a675098;  1 drivers
L_0x10a6750e0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fcbcfe19000_0 .net "addr_r2", 0 4, L_0x10a6750e0;  1 drivers
L_0x10a675128 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fcbcfe190b0_0 .net "addr_rd", 0 4, L_0x10a675128;  1 drivers
v0x7fcbcfe19180_0 .var "clk", 0 0;
v0x7fcbcfe19230_0 .net "immediate", 0 31, L_0x7fcbcfe19bd0;  1 drivers
v0x7fcbcfe19300_0 .var "instruction", 0 31;
L_0x10a675170 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fcbcfe19390_0 .net "register_write", 0 0, L_0x10a675170;  1 drivers
v0x7fcbcfe19440_0 .var "reset", 0 0;
S_0x7fcbcfe18160 .scope module, "dec" "Decoder" 3 49, 4 1 0, S_0x7fcbcfe016b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 32 "instruction"
    .port_info 3 /OUTPUT 1 "register_write"
    .port_info 4 /OUTPUT 5 "addr_r1"
    .port_info 5 /OUTPUT 5 "addr_r2"
    .port_info 6 /OUTPUT 5 "addr_rd"
    .port_info 7 /OUTPUT 32 "immediate"
P_0x7fcbcfe182c0 .param/l "ADDRESS_SIZE" 0 4 1, +C4<00000000000000000000000000100000>;
P_0x7fcbcfe18300 .param/l "REG_ADDRESS_SIZE" 0 4 1, +C4<00000000000000000000000000000101>;
L_0x7fcbcfe19bd0 .functor BUFZ 32, v0x7fcbcfe18820_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fcbcfe185a0_0 .net "addr_r1", 0 4, L_0x10a675098;  alias, 1 drivers
v0x7fcbcfe18660_0 .net "addr_r2", 0 4, L_0x10a6750e0;  alias, 1 drivers
v0x7fcbcfe18700_0 .net "addr_rd", 0 4, L_0x10a675128;  alias, 1 drivers
v0x7fcbcfe18790_0 .net "clk", 0 0, v0x7fcbcfe19180_0;  1 drivers
v0x7fcbcfe18820_0 .var "current_instruction", 0 31;
v0x7fcbcfe188f0_0 .net "immediate", 0 31, L_0x7fcbcfe19bd0;  alias, 1 drivers
v0x7fcbcfe18990_0 .net "instruction", 0 31, v0x7fcbcfe19300_0;  1 drivers
v0x7fcbcfe18a40_0 .net "register_write", 0 0, L_0x10a675170;  alias, 1 drivers
v0x7fcbcfe18ae0_0 .net "reset", 0 0, v0x7fcbcfe19440_0;  1 drivers
E_0x7fcbcfe18520 .event edge, v0x7fcbcfe18ae0_0;
E_0x7fcbcfe18560 .event edge, v0x7fcbcfe18790_0;
S_0x7fcbcfe18c60 .scope function, "test_instruction" "test_instruction" 3 17, 3 17 0, S_0x7fcbcfe016b0;
 .timescale 0 0;
v0x7fcbcfe18e20_0 .var "inst", 0 31;
v0x7fcbcfe18eb0_0 .var "test_instruction", 0 0;
TD_test.test_instruction ;
    %load/vec4 v0x7fcbcfe18e20_0;
    %store/vec4 v0x7fcbcfe19300_0, 0, 32;
    %end;
    .scope S_0x7fcbcfe00050;
T_1 ;
    %wait E_0x7fcbcfe045e0;
    %load/vec4 v0x7fcbcfe17b20_0;
    %load/vec4 v0x7fcbcfe17f20_0;
    %and;
    %load/vec4 v0x7fcbcfe17810_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fcbcfe17bc0_0;
    %load/vec4 v0x7fcbcfe17810_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7fcbcfe17a80, 4, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fcbcfe00050;
T_2 ;
    %wait E_0x7fcbcfe03820;
    %load/vec4 v0x7fcbcfe17e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fcbcfe17dd0_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x7fcbcfe17dd0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fcbcfe17dd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcbcfe17a80, 0, 4;
    %load/vec4 v0x7fcbcfe17dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fcbcfe17dd0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fcbcfe18160;
T_3 ;
    %wait E_0x7fcbcfe18560;
    %load/vec4 v0x7fcbcfe18790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %vpi_call 4 18 "$display", "Assigning %b to %b", v0x7fcbcfe18990_0, v0x7fcbcfe18820_0 {0 0 0};
    %vpi_call 4 19 "$display", "Immediate %b", v0x7fcbcfe188f0_0 {0 0 0};
    %load/vec4 v0x7fcbcfe18990_0;
    %assign/vec4 v0x7fcbcfe18820_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %vpi_call 4 23 "$display", "Immediate %b", v0x7fcbcfe188f0_0 {0 0 0};
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fcbcfe18160;
T_4 ;
    %wait E_0x7fcbcfe18520;
    %load/vec4 v0x7fcbcfe18ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fcbcfe18820_0, 0, 32;
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fcbcfe016b0;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcbcfe19440_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x7fcbcfe016b0;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fcbcfe19300_0, 0, 32;
    %end;
    .thread T_6;
    .scope S_0x7fcbcfe016b0;
T_7 ;
    %vpi_call 3 27 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 3 28 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fcbcfe016b0 {0 0 0};
    %delay 40, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fcbcfe19300_0, 0, 32;
    %delay 40, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fcbcfe19300_0, 0, 32;
    %delay 40, 0;
    %vpi_call 3 33 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x7fcbcfe016b0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcbcfe19180_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x7fcbcfe016b0;
T_9 ;
    %delay 10, 0;
    %load/vec4 v0x7fcbcfe19180_0;
    %nor/r;
    %store/vec4 v0x7fcbcfe19180_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fcbcfe016b0;
T_10 ;
    %wait E_0x7fcbcfe18560;
    %load/vec4 v0x7fcbcfe19180_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %vpi_call 3 43 "$display", "\012Instruction: %b", v0x7fcbcfe19300_0 {0 0 0};
    %vpi_call 3 44 "$display", "R1: %1h\011R2: %1h\011RD: %1h\011W: %1b", v0x7fcbcfe18f40_0, v0x7fcbcfe19000_0, v0x7fcbcfe190b0_0, v0x7fcbcfe19390_0 {0 0 0};
    %vpi_call 3 45 "$display", "Immediate: %b", v0x7fcbcfe19230_0 {0 0 0};
T_10.0 ;
    %jmp T_10;
    .thread T_10, $push;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "src/register_bank.v";
    "tests/test_decoder.v";
    "src/decoder.v";
