\hypertarget{struct_port_reg_map}{}\section{Port\+Reg\+Map Struct Reference}
\label{struct_port_reg_map}\index{Port\+Reg\+Map@{Port\+Reg\+Map}}


{\ttfamily \#include $<$H\+W\+P\+\_\+\+D\+A210\+\_\+\+B\+R\+D\+\_\+16\+P\+M\+P\+\_\+\+A\+R1020\+\_\+\+V\+G\+Av1.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
volatile unsigned int \hyperlink{struct_port_reg_map_ae1fc73dfc650aefda7cdb5bd6d85f54f}{tris}
\item 
volatile unsigned int \hyperlink{struct_port_reg_map_ab72ef631d5fe7b039eb35a4b52b70c9d}{port}
\item 
volatile unsigned int \hyperlink{struct_port_reg_map_a695d2ece0857aa46158d751c92a448f8}{lat}
\item 
volatile unsigned int \hyperlink{struct_port_reg_map_a12ad4a7bff9ecc1acfed271243e85f0e}{odc}
\item 
volatile unsigned int \hyperlink{struct_port_reg_map_a461d0294739e53f116e82674e86a57b1}{cnen}
\item 
volatile unsigned int \hyperlink{struct_port_reg_map_a95b951e4fb84df98902e1f9c3bdcdeac}{cnpu}
\item 
volatile unsigned int \hyperlink{struct_port_reg_map_a101731c123625514d21f64228c367464}{cnpd}
\item 
volatile unsigned int \hyperlink{struct_port_reg_map_a6ffbe66f450395aca9edc436fe0a648a}{ansel}
\end{DoxyCompactItemize}


\subsection{Detailed Description}


Definition at line 2813 of file H\+W\+P\+\_\+\+D\+A210\+\_\+\+B\+R\+D\+\_\+16\+P\+M\+P\+\_\+\+A\+R1020\+\_\+\+V\+G\+Av1.\+h.



\subsection{Field Documentation}
\hypertarget{struct_port_reg_map_a6ffbe66f450395aca9edc436fe0a648a}{}\index{Port\+Reg\+Map@{Port\+Reg\+Map}!ansel@{ansel}}
\index{ansel@{ansel}!Port\+Reg\+Map@{Port\+Reg\+Map}}
\subsubsection[{ansel}]{\setlength{\rightskip}{0pt plus 5cm}volatile unsigned int ansel}\label{struct_port_reg_map_a6ffbe66f450395aca9edc436fe0a648a}


Definition at line 2822 of file H\+W\+P\+\_\+\+D\+A210\+\_\+\+B\+R\+D\+\_\+16\+P\+M\+P\+\_\+\+A\+R1020\+\_\+\+V\+G\+Av1.\+h.

\hypertarget{struct_port_reg_map_a461d0294739e53f116e82674e86a57b1}{}\index{Port\+Reg\+Map@{Port\+Reg\+Map}!cnen@{cnen}}
\index{cnen@{cnen}!Port\+Reg\+Map@{Port\+Reg\+Map}}
\subsubsection[{cnen}]{\setlength{\rightskip}{0pt plus 5cm}volatile unsigned int cnen}\label{struct_port_reg_map_a461d0294739e53f116e82674e86a57b1}


Definition at line 2819 of file H\+W\+P\+\_\+\+D\+A210\+\_\+\+B\+R\+D\+\_\+16\+P\+M\+P\+\_\+\+A\+R1020\+\_\+\+V\+G\+Av1.\+h.

\hypertarget{struct_port_reg_map_a101731c123625514d21f64228c367464}{}\index{Port\+Reg\+Map@{Port\+Reg\+Map}!cnpd@{cnpd}}
\index{cnpd@{cnpd}!Port\+Reg\+Map@{Port\+Reg\+Map}}
\subsubsection[{cnpd}]{\setlength{\rightskip}{0pt plus 5cm}volatile unsigned int cnpd}\label{struct_port_reg_map_a101731c123625514d21f64228c367464}


Definition at line 2821 of file H\+W\+P\+\_\+\+D\+A210\+\_\+\+B\+R\+D\+\_\+16\+P\+M\+P\+\_\+\+A\+R1020\+\_\+\+V\+G\+Av1.\+h.

\hypertarget{struct_port_reg_map_a95b951e4fb84df98902e1f9c3bdcdeac}{}\index{Port\+Reg\+Map@{Port\+Reg\+Map}!cnpu@{cnpu}}
\index{cnpu@{cnpu}!Port\+Reg\+Map@{Port\+Reg\+Map}}
\subsubsection[{cnpu}]{\setlength{\rightskip}{0pt plus 5cm}volatile unsigned int cnpu}\label{struct_port_reg_map_a95b951e4fb84df98902e1f9c3bdcdeac}


Definition at line 2820 of file H\+W\+P\+\_\+\+D\+A210\+\_\+\+B\+R\+D\+\_\+16\+P\+M\+P\+\_\+\+A\+R1020\+\_\+\+V\+G\+Av1.\+h.

\hypertarget{struct_port_reg_map_a695d2ece0857aa46158d751c92a448f8}{}\index{Port\+Reg\+Map@{Port\+Reg\+Map}!lat@{lat}}
\index{lat@{lat}!Port\+Reg\+Map@{Port\+Reg\+Map}}
\subsubsection[{lat}]{\setlength{\rightskip}{0pt plus 5cm}volatile unsigned int lat}\label{struct_port_reg_map_a695d2ece0857aa46158d751c92a448f8}


Definition at line 2817 of file H\+W\+P\+\_\+\+D\+A210\+\_\+\+B\+R\+D\+\_\+16\+P\+M\+P\+\_\+\+A\+R1020\+\_\+\+V\+G\+Av1.\+h.

\hypertarget{struct_port_reg_map_a12ad4a7bff9ecc1acfed271243e85f0e}{}\index{Port\+Reg\+Map@{Port\+Reg\+Map}!odc@{odc}}
\index{odc@{odc}!Port\+Reg\+Map@{Port\+Reg\+Map}}
\subsubsection[{odc}]{\setlength{\rightskip}{0pt plus 5cm}volatile unsigned int odc}\label{struct_port_reg_map_a12ad4a7bff9ecc1acfed271243e85f0e}


Definition at line 2818 of file H\+W\+P\+\_\+\+D\+A210\+\_\+\+B\+R\+D\+\_\+16\+P\+M\+P\+\_\+\+A\+R1020\+\_\+\+V\+G\+Av1.\+h.

\hypertarget{struct_port_reg_map_ab72ef631d5fe7b039eb35a4b52b70c9d}{}\index{Port\+Reg\+Map@{Port\+Reg\+Map}!port@{port}}
\index{port@{port}!Port\+Reg\+Map@{Port\+Reg\+Map}}
\subsubsection[{port}]{\setlength{\rightskip}{0pt plus 5cm}volatile unsigned int port}\label{struct_port_reg_map_ab72ef631d5fe7b039eb35a4b52b70c9d}


Definition at line 2816 of file H\+W\+P\+\_\+\+D\+A210\+\_\+\+B\+R\+D\+\_\+16\+P\+M\+P\+\_\+\+A\+R1020\+\_\+\+V\+G\+Av1.\+h.

\hypertarget{struct_port_reg_map_ae1fc73dfc650aefda7cdb5bd6d85f54f}{}\index{Port\+Reg\+Map@{Port\+Reg\+Map}!tris@{tris}}
\index{tris@{tris}!Port\+Reg\+Map@{Port\+Reg\+Map}}
\subsubsection[{tris}]{\setlength{\rightskip}{0pt plus 5cm}volatile unsigned int tris}\label{struct_port_reg_map_ae1fc73dfc650aefda7cdb5bd6d85f54f}


Definition at line 2815 of file H\+W\+P\+\_\+\+D\+A210\+\_\+\+B\+R\+D\+\_\+16\+P\+M\+P\+\_\+\+A\+R1020\+\_\+\+V\+G\+Av1.\+h.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/mainuser/\+Desktop/\+School/\+Senior\+Project/\+Eth\+Kit\+T\+C\+P/\+Microchip/\+Graphics/\+G\+D\+D/\+Default\+\_\+\+Template/\+Configs/\hyperlink{_h_w_p___d_a210___b_r_d__16_p_m_p___a_r1020___v_g_av1_8h}{H\+W\+P\+\_\+\+D\+A210\+\_\+\+B\+R\+D\+\_\+16\+P\+M\+P\+\_\+\+A\+R1020\+\_\+\+V\+G\+Av1.\+h}\item 
C\+:/\+Users/mainuser/\+Desktop/\+School/\+Senior\+Project/\+Eth\+Kit\+T\+C\+P/\+Microchip/\+Graphics/\+G\+D\+D/\+Default\+\_\+\+Template/\+Configs/\hyperlink{_h_w_p___d_a210___b_r_d__16_p_m_p___a_r1020___w_v_g_av1_8h}{H\+W\+P\+\_\+\+D\+A210\+\_\+\+B\+R\+D\+\_\+16\+P\+M\+P\+\_\+\+A\+R1020\+\_\+\+W\+V\+G\+Av1.\+h}\item 
C\+:/\+Users/mainuser/\+Desktop/\+School/\+Senior\+Project/\+Eth\+Kit\+T\+C\+P/\+Microchip/\+Graphics/\+G\+D\+D/\+Default\+\_\+\+Template/\+Configs/\hyperlink{_h_w_p___d_a210___b_r_d__16_p_m_p___i_n_t___q_v_g_av1_8h}{H\+W\+P\+\_\+\+D\+A210\+\_\+\+B\+R\+D\+\_\+16\+P\+M\+P\+\_\+\+I\+N\+T\+\_\+\+Q\+V\+G\+Av1.\+h}\item 
C\+:/\+Users/mainuser/\+Desktop/\+School/\+Senior\+Project/\+Eth\+Kit\+T\+C\+P/\+Microchip/\+Graphics/\+G\+D\+D/\+Default\+\_\+\+Template/\+Configs/\hyperlink{_h_w_p___d_a210___b_r_d__16_p_m_p___i_n_t___w_q_v_g_av1_8h}{H\+W\+P\+\_\+\+D\+A210\+\_\+\+B\+R\+D\+\_\+16\+P\+M\+P\+\_\+\+I\+N\+T\+\_\+\+W\+Q\+V\+G\+Av1.\+h}\item 
C\+:/\+Users/mainuser/\+Desktop/\+School/\+Senior\+Project/\+Eth\+Kit\+T\+C\+P/\+Microchip/\+Graphics/\+G\+D\+D/\+Default\+\_\+\+Template/\+Configs/\hyperlink{_h_w_p___d_a210___b_r_d__16_p_m_p___p_f_l_a_s_h___q_v_g_av1_8h}{H\+W\+P\+\_\+\+D\+A210\+\_\+\+B\+R\+D\+\_\+16\+P\+M\+P\+\_\+\+P\+F\+L\+A\+S\+H\+\_\+\+Q\+V\+G\+Av1.\+h}\item 
C\+:/\+Users/mainuser/\+Desktop/\+School/\+Senior\+Project/\+Eth\+Kit\+T\+C\+P/\+Microchip/\+Graphics/\+G\+D\+D/\+Default\+\_\+\+Template/\+Configs/\hyperlink{_h_w_p___d_a210___b_r_d__16_p_m_p___p_f_l_a_s_h___w_q_v_g_av1_8h}{H\+W\+P\+\_\+\+D\+A210\+\_\+\+B\+R\+D\+\_\+16\+P\+M\+P\+\_\+\+P\+F\+L\+A\+S\+H\+\_\+\+W\+Q\+V\+G\+Av1.\+h}\item 
C\+:/\+Users/mainuser/\+Desktop/\+School/\+Senior\+Project/\+Eth\+Kit\+T\+C\+P/\+Microchip/\+Graphics/\+G\+D\+D/\+Default\+\_\+\+Template/\+Configs/\hyperlink{_h_w_p___d_a210___b_r_d__16_p_m_p___q_v_g_av1_8h}{H\+W\+P\+\_\+\+D\+A210\+\_\+\+B\+R\+D\+\_\+16\+P\+M\+P\+\_\+\+Q\+V\+G\+Av1.\+h}\item 
C\+:/\+Users/mainuser/\+Desktop/\+School/\+Senior\+Project/\+Eth\+Kit\+T\+C\+P/\+Microchip/\+Graphics/\+G\+D\+D/\+Default\+\_\+\+Template/\+Configs/\hyperlink{_h_w_p___d_a210___b_r_d__16_p_m_p___v_g_av1_8h}{H\+W\+P\+\_\+\+D\+A210\+\_\+\+B\+R\+D\+\_\+16\+P\+M\+P\+\_\+\+V\+G\+Av1.\+h}\item 
C\+:/\+Users/mainuser/\+Desktop/\+School/\+Senior\+Project/\+Eth\+Kit\+T\+C\+P/\+Microchip/\+Graphics/\+G\+D\+D/\+Default\+\_\+\+Template/\+Configs/\hyperlink{_h_w_p___d_a210___b_r_d__16_p_m_p___w_q_v_g_av1_8h}{H\+W\+P\+\_\+\+D\+A210\+\_\+\+B\+R\+D\+\_\+16\+P\+M\+P\+\_\+\+W\+Q\+V\+G\+Av1.\+h}\item 
C\+:/\+Users/mainuser/\+Desktop/\+School/\+Senior\+Project/\+Eth\+Kit\+T\+C\+P/\+Microchip/\+Graphics/\+G\+D\+D/\+Default\+\_\+\+Template/\+Configs/\hyperlink{_h_w_p___d_a210___b_r_d__16_p_m_p___w_v_g_av1_8h}{H\+W\+P\+\_\+\+D\+A210\+\_\+\+B\+R\+D\+\_\+16\+P\+M\+P\+\_\+\+W\+V\+G\+Av1.\+h}\item 
C\+:/\+Users/mainuser/\+Desktop/\+School/\+Senior\+Project/\+Eth\+Kit\+T\+C\+P/\+Microchip/\+Graphics/\+G\+D\+D/\+Default\+\_\+\+Template/\+Configs/\hyperlink{_h_w_p___d_a210___b_r_d___i_n_t___q_v_g_av1_8h}{H\+W\+P\+\_\+\+D\+A210\+\_\+\+B\+R\+D\+\_\+\+I\+N\+T\+\_\+\+Q\+V\+G\+Av1.\+h}\item 
C\+:/\+Users/mainuser/\+Desktop/\+School/\+Senior\+Project/\+Eth\+Kit\+T\+C\+P/\+Microchip/\+Graphics/\+G\+D\+D/\+Default\+\_\+\+Template/\+Configs/\hyperlink{_h_w_p___g_f_xv3___e_x16__16_p_m_p___q_v_g_av1_8h}{H\+W\+P\+\_\+\+G\+F\+Xv3\+\_\+\+E\+X16\+\_\+16\+P\+M\+P\+\_\+\+Q\+V\+G\+Av1.\+h}\item 
C\+:/\+Users/mainuser/\+Desktop/\+School/\+Senior\+Project/\+Eth\+Kit\+T\+C\+P/\+Microchip/\+Graphics/\+G\+D\+D/\+Default\+\_\+\+Template/\+Configs/\hyperlink{_h_w_p___g_f_xv3___e_x16__16_p_m_p___w_q_v_g_av1_8h}{H\+W\+P\+\_\+\+G\+F\+Xv3\+\_\+\+E\+X16\+\_\+16\+P\+M\+P\+\_\+\+W\+Q\+V\+G\+Av1.\+h}\item 
C\+:/\+Users/mainuser/\+Desktop/\+School/\+Senior\+Project/\+Eth\+Kit\+T\+C\+P/\+Microchip/\+Graphics/\+G\+D\+D/\+Default\+\_\+\+Template/\+Configs/\hyperlink{_h_w_p___g_f_xv3___e_x16__8_p_m_p___q_v_g_av1_8h}{H\+W\+P\+\_\+\+G\+F\+Xv3\+\_\+\+E\+X16\+\_\+8\+P\+M\+P\+\_\+\+Q\+V\+G\+Av1.\+h}\item 
C\+:/\+Users/mainuser/\+Desktop/\+School/\+Senior\+Project/\+Eth\+Kit\+T\+C\+P/\+Microchip/\+Graphics/\+G\+D\+D/\+Default\+\_\+\+Template/\+Configs/\hyperlink{_h_w_p___g_f_xv3___e_x16__8_p_m_p___w_q_v_g_av1_8h}{H\+W\+P\+\_\+\+G\+F\+Xv3\+\_\+\+E\+X16\+\_\+8\+P\+M\+P\+\_\+\+W\+Q\+V\+G\+Av1.\+h}\item 
C\+:/\+Users/mainuser/\+Desktop/\+School/\+Senior\+Project/\+Eth\+Kit\+T\+C\+P/\+Microchip/\+Graphics/\+G\+D\+D/\+Default\+\_\+\+Template/\+Configs/\hyperlink{_h_w_p___g_f_xv3___p_i_c___s_k__16_p_m_p___q_v_g_av1_8h}{H\+W\+P\+\_\+\+G\+F\+Xv3\+\_\+\+P\+I\+C\+\_\+\+S\+K\+\_\+16\+P\+M\+P\+\_\+\+Q\+V\+G\+Av1.\+h}\item 
C\+:/\+Users/mainuser/\+Desktop/\+School/\+Senior\+Project/\+Eth\+Kit\+T\+C\+P/\+Microchip/\+Graphics/\+G\+D\+D/\+Default\+\_\+\+Template/\+Configs/\hyperlink{_h_w_p___g_f_xv3___p_i_c___s_k__16_p_m_p___w_q_v_g_av1_8h}{H\+W\+P\+\_\+\+G\+F\+Xv3\+\_\+\+P\+I\+C\+\_\+\+S\+K\+\_\+16\+P\+M\+P\+\_\+\+W\+Q\+V\+G\+Av1.\+h}\item 
C\+:/\+Users/mainuser/\+Desktop/\+School/\+Senior\+Project/\+Eth\+Kit\+T\+C\+P/\+Microchip/\+Graphics/\+G\+D\+D/\+Default\+\_\+\+Template/\+Configs/\hyperlink{_h_w_p___g_f_xv3___p_i_c___s_k__8_p_m_p___q_v_g_av1_8h}{H\+W\+P\+\_\+\+G\+F\+Xv3\+\_\+\+P\+I\+C\+\_\+\+S\+K\+\_\+8\+P\+M\+P\+\_\+\+Q\+V\+G\+Av1.\+h}\item 
C\+:/\+Users/mainuser/\+Desktop/\+School/\+Senior\+Project/\+Eth\+Kit\+T\+C\+P/\+Microchip/\+Graphics/\+G\+D\+D/\+Default\+\_\+\+Template/\+Configs/\hyperlink{_h_w_p___g_f_xv3___p_i_c___s_k__8_p_m_p___w_q_v_g_av1_8h}{H\+W\+P\+\_\+\+G\+F\+Xv3\+\_\+\+P\+I\+C\+\_\+\+S\+K\+\_\+8\+P\+M\+P\+\_\+\+W\+Q\+V\+G\+Av1.\+h}\item 
C\+:/\+Users/mainuser/\+Desktop/\+School/\+Senior\+Project/\+Eth\+Kit\+T\+C\+P/\+Microchip/\+Graphics/\+G\+D\+D/\+Default\+\_\+\+Template/\+Configs/\hyperlink{_h_w_p___g_f_xv3e___e_x16__16_p_m_p___a_r1020___v_g_av1_8h}{H\+W\+P\+\_\+\+G\+F\+Xv3e\+\_\+\+E\+X16\+\_\+16\+P\+M\+P\+\_\+\+A\+R1020\+\_\+\+V\+G\+Av1.\+h}\item 
C\+:/\+Users/mainuser/\+Desktop/\+School/\+Senior\+Project/\+Eth\+Kit\+T\+C\+P/\+Microchip/\+Graphics/\+G\+D\+D/\+Default\+\_\+\+Template/\+Configs/\hyperlink{_h_w_p___g_f_xv3e___e_x16__16_p_m_p___q_v_g_av1_8h}{H\+W\+P\+\_\+\+G\+F\+Xv3e\+\_\+\+E\+X16\+\_\+16\+P\+M\+P\+\_\+\+Q\+V\+G\+Av1.\+h}\item 
C\+:/\+Users/mainuser/\+Desktop/\+School/\+Senior\+Project/\+Eth\+Kit\+T\+C\+P/\+Microchip/\+Graphics/\+G\+D\+D/\+Default\+\_\+\+Template/\+Configs/\hyperlink{_h_w_p___g_f_xv3e___e_x16__16_p_m_p___v_g_av1_8h}{H\+W\+P\+\_\+\+G\+F\+Xv3e\+\_\+\+E\+X16\+\_\+16\+P\+M\+P\+\_\+\+V\+G\+Av1.\+h}\item 
C\+:/\+Users/mainuser/\+Desktop/\+School/\+Senior\+Project/\+Eth\+Kit\+T\+C\+P/\+Microchip/\+Graphics/\+G\+D\+D/\+Default\+\_\+\+Template/\+Configs/\hyperlink{_h_w_p___g_f_xv3e___e_x16__16_p_m_p___w_q_v_g_av1_8h}{H\+W\+P\+\_\+\+G\+F\+Xv3e\+\_\+\+E\+X16\+\_\+16\+P\+M\+P\+\_\+\+W\+Q\+V\+G\+Av1.\+h}\item 
C\+:/\+Users/mainuser/\+Desktop/\+School/\+Senior\+Project/\+Eth\+Kit\+T\+C\+P/\+Microchip/\+Graphics/\+G\+D\+D/\+Default\+\_\+\+Template/\+Configs/\hyperlink{_h_w_p___g_f_xv3e___e_x16__16_p_m_p___w_v_g_av1_8h}{H\+W\+P\+\_\+\+G\+F\+Xv3e\+\_\+\+E\+X16\+\_\+16\+P\+M\+P\+\_\+\+W\+V\+G\+Av1.\+h}\item 
C\+:/\+Users/mainuser/\+Desktop/\+School/\+Senior\+Project/\+Eth\+Kit\+T\+C\+P/\+Microchip/\+Graphics/\+G\+D\+D/\+Default\+\_\+\+Template/\+Configs/\hyperlink{_h_w_p___g_f_xv3e___e_x16__8_p_m_p___v_g_av1_8h}{H\+W\+P\+\_\+\+G\+F\+Xv3e\+\_\+\+E\+X16\+\_\+8\+P\+M\+P\+\_\+\+V\+G\+Av1.\+h}\item 
C\+:/\+Users/mainuser/\+Desktop/\+School/\+Senior\+Project/\+Eth\+Kit\+T\+C\+P/\+Microchip/\+Graphics/\+G\+D\+D/\+Default\+\_\+\+Template/\+Configs/\hyperlink{_h_w_p___g_f_xv3e___e_x16__8_p_m_p___w_v_g_av1_8h}{H\+W\+P\+\_\+\+G\+F\+Xv3e\+\_\+\+E\+X16\+\_\+8\+P\+M\+P\+\_\+\+W\+V\+G\+Av1.\+h}\item 
C\+:/\+Users/mainuser/\+Desktop/\+School/\+Senior\+Project/\+Eth\+Kit\+T\+C\+P/\+Microchip/\+Graphics/\+G\+D\+D/\+Default\+\_\+\+Template/\+Configs/\hyperlink{_h_w_p___g_f_xv3e___p_i_c___s_k__16_p_m_p___a_r1020___v_g_av1_8h}{H\+W\+P\+\_\+\+G\+F\+Xv3e\+\_\+\+P\+I\+C\+\_\+\+S\+K\+\_\+16\+P\+M\+P\+\_\+\+A\+R1020\+\_\+\+V\+G\+Av1.\+h}\item 
C\+:/\+Users/mainuser/\+Desktop/\+School/\+Senior\+Project/\+Eth\+Kit\+T\+C\+P/\+Microchip/\+Graphics/\+G\+D\+D/\+Default\+\_\+\+Template/\+Configs/\hyperlink{_h_w_p___g_f_xv3e___p_i_c___s_k__16_p_m_p___v_g_av1_8h}{H\+W\+P\+\_\+\+G\+F\+Xv3e\+\_\+\+P\+I\+C\+\_\+\+S\+K\+\_\+16\+P\+M\+P\+\_\+\+V\+G\+Av1.\+h}\item 
C\+:/\+Users/mainuser/\+Desktop/\+School/\+Senior\+Project/\+Eth\+Kit\+T\+C\+P/\+Microchip/\+Graphics/\+G\+D\+D/\+Default\+\_\+\+Template/\+Configs/\hyperlink{_h_w_p___g_f_xv3e___p_i_c___s_k__16_p_m_p___w_v_g_av1_8h}{H\+W\+P\+\_\+\+G\+F\+Xv3e\+\_\+\+P\+I\+C\+\_\+\+S\+K\+\_\+16\+P\+M\+P\+\_\+\+W\+V\+G\+Av1.\+h}\item 
C\+:/\+Users/mainuser/\+Desktop/\+School/\+Senior\+Project/\+Eth\+Kit\+T\+C\+P/\+Microchip/\+Graphics/\+G\+D\+D/\+Default\+\_\+\+Template/\+Configs/\hyperlink{_h_w_p___g_f_xv3e___p_i_c___s_k__8_p_m_p___v_g_av1_8h}{H\+W\+P\+\_\+\+G\+F\+Xv3e\+\_\+\+P\+I\+C\+\_\+\+S\+K\+\_\+8\+P\+M\+P\+\_\+\+V\+G\+Av1.\+h}\item 
C\+:/\+Users/mainuser/\+Desktop/\+School/\+Senior\+Project/\+Eth\+Kit\+T\+C\+P/\+Microchip/\+Graphics/\+G\+D\+D/\+Default\+\_\+\+Template/\+Configs/\hyperlink{_h_w_p___g_f_xv3e___p_i_c___s_k__8_p_m_p___w_v_g_av1_8h}{H\+W\+P\+\_\+\+G\+F\+Xv3e\+\_\+\+P\+I\+C\+\_\+\+S\+K\+\_\+8\+P\+M\+P\+\_\+\+W\+V\+G\+Av1.\+h}\item 
C\+:/\+Users/mainuser/\+Desktop/\+School/\+Senior\+Project/\+Eth\+Kit\+T\+C\+P/\+Microchip/\+Graphics/\+G\+D\+D/\+Default\+\_\+\+Template/\+Configs/\hyperlink{_h_w_p___l_c_c___e_x16___e_x_t___q_v_g_av1_8h}{H\+W\+P\+\_\+\+L\+C\+C\+\_\+\+E\+X16\+\_\+\+E\+X\+T\+\_\+\+Q\+V\+G\+Av1.\+h}\item 
C\+:/\+Users/mainuser/\+Desktop/\+School/\+Senior\+Project/\+Eth\+Kit\+T\+C\+P/\+Microchip/\+Graphics/\+G\+D\+D/\+Default\+\_\+\+Template/\+Configs/\hyperlink{_h_w_p___l_c_c___e_x16___e_x_t___w_q_v_g_av1_8h}{H\+W\+P\+\_\+\+L\+C\+C\+\_\+\+E\+X16\+\_\+\+E\+X\+T\+\_\+\+W\+Q\+V\+G\+Av1.\+h}\item 
C\+:/\+Users/mainuser/\+Desktop/\+School/\+Senior\+Project/\+Eth\+Kit\+T\+C\+P/\+Microchip/\+Graphics/\+G\+D\+D/\+Default\+\_\+\+Template/\+Configs/\hyperlink{_h_w_p___l_c_c___e_x16___i_n_t___q_v_g_av1_8h}{H\+W\+P\+\_\+\+L\+C\+C\+\_\+\+E\+X16\+\_\+\+I\+N\+T\+\_\+\+Q\+V\+G\+Av1.\+h}\item 
C\+:/\+Users/mainuser/\+Desktop/\+School/\+Senior\+Project/\+Eth\+Kit\+T\+C\+P/\+Microchip/\+Graphics/\+G\+D\+D/\+Default\+\_\+\+Template/\+Configs/\hyperlink{_h_w_p___l_c_c___p_i_c___s_k___e_x_t___q_v_g_av1_8h}{H\+W\+P\+\_\+\+L\+C\+C\+\_\+\+P\+I\+C\+\_\+\+S\+K\+\_\+\+E\+X\+T\+\_\+\+Q\+V\+G\+Av1.\+h}\item 
C\+:/\+Users/mainuser/\+Desktop/\+School/\+Senior\+Project/\+Eth\+Kit\+T\+C\+P/\+Microchip/\+Graphics/\+G\+D\+D/\+Default\+\_\+\+Template/\+Configs/\hyperlink{_h_w_p___l_c_c___p_i_c___s_k___e_x_t___v_g_av1_8h}{H\+W\+P\+\_\+\+L\+C\+C\+\_\+\+P\+I\+C\+\_\+\+S\+K\+\_\+\+E\+X\+T\+\_\+\+V\+G\+Av1.\+h}\item 
C\+:/\+Users/mainuser/\+Desktop/\+School/\+Senior\+Project/\+Eth\+Kit\+T\+C\+P/\+Microchip/\+Graphics/\+G\+D\+D/\+Default\+\_\+\+Template/\+Configs/\hyperlink{_h_w_p___l_c_c___p_i_c___s_k___e_x_t___w_q_v_g_av1_8h}{H\+W\+P\+\_\+\+L\+C\+C\+\_\+\+P\+I\+C\+\_\+\+S\+K\+\_\+\+E\+X\+T\+\_\+\+W\+Q\+V\+G\+Av1.\+h}\item 
C\+:/\+Users/mainuser/\+Desktop/\+School/\+Senior\+Project/\+Eth\+Kit\+T\+C\+P/\+Microchip/\+Graphics/\+G\+D\+D/\+Default\+\_\+\+Template/\+Configs/\hyperlink{_h_w_p___l_c_c___p_i_c___s_k___i_n_t___q_v_g_av1_8h}{H\+W\+P\+\_\+\+L\+C\+C\+\_\+\+P\+I\+C\+\_\+\+S\+K\+\_\+\+I\+N\+T\+\_\+\+Q\+V\+G\+Av1.\+h}\item 
C\+:/\+Users/mainuser/\+Desktop/\+School/\+Senior\+Project/\+Eth\+Kit\+T\+C\+P/\+Microchip/\+Graphics/\+G\+D\+D/\+Default\+\_\+\+Template/\+Configs/\hyperlink{_h_w_p___m_e_b___p_i_c32___e_t_h___s_k__16_p_m_p_8h}{H\+W\+P\+\_\+\+M\+E\+B\+\_\+\+P\+I\+C32\+\_\+\+E\+T\+H\+\_\+\+S\+K\+\_\+16\+P\+M\+P.\+h}\item 
C\+:/\+Users/mainuser/\+Desktop/\+School/\+Senior\+Project/\+Eth\+Kit\+T\+C\+P/\+Microchip/\+Graphics/\+G\+D\+D/\+Default\+\_\+\+Template/\+Configs/\hyperlink{_h_w_p___m_e_b___p_i_c32___e_t_h___s_k__8_p_m_p_8h}{H\+W\+P\+\_\+\+M\+E\+B\+\_\+\+P\+I\+C32\+\_\+\+E\+T\+H\+\_\+\+S\+K\+\_\+8\+P\+M\+P.\+h}\item 
C\+:/\+Users/mainuser/\+Desktop/\+School/\+Senior\+Project/\+Eth\+Kit\+T\+C\+P/\+Microchip/\+Graphics/\+G\+D\+D/\+Default\+\_\+\+Template/\+Configs/\hyperlink{_h_w_p___m_e_b___p_i_c32___g_p___s_k__16_p_m_p_8h}{H\+W\+P\+\_\+\+M\+E\+B\+\_\+\+P\+I\+C32\+\_\+\+G\+P\+\_\+\+S\+K\+\_\+16\+P\+M\+P.\+h}\item 
C\+:/\+Users/mainuser/\+Desktop/\+School/\+Senior\+Project/\+Eth\+Kit\+T\+C\+P/\+Microchip/\+Graphics/\+G\+D\+D/\+Default\+\_\+\+Template/\+Configs/\hyperlink{_h_w_p___m_e_b___p_i_c32___g_p___s_k__8_p_m_p_8h}{H\+W\+P\+\_\+\+M\+E\+B\+\_\+\+P\+I\+C32\+\_\+\+G\+P\+\_\+\+S\+K\+\_\+8\+P\+M\+P.\+h}\item 
C\+:/\+Users/mainuser/\+Desktop/\+School/\+Senior\+Project/\+Eth\+Kit\+T\+C\+P/\+Microchip/\+Graphics/\+G\+D\+D/\+Default\+\_\+\+Template/\+Configs/\hyperlink{_h_w_p___m_e_b___p_i_c32___u_s_b___s_k__16_p_m_p_8h}{H\+W\+P\+\_\+\+M\+E\+B\+\_\+\+P\+I\+C32\+\_\+\+U\+S\+B\+\_\+\+S\+K\+\_\+16\+P\+M\+P.\+h}\item 
C\+:/\+Users/mainuser/\+Desktop/\+School/\+Senior\+Project/\+Eth\+Kit\+T\+C\+P/\+Microchip/\+Graphics/\+G\+D\+D/\+Default\+\_\+\+Template/\+Configs/\hyperlink{_h_w_p___m_e_b___p_i_c32___u_s_b___s_k__8_p_m_p_8h}{H\+W\+P\+\_\+\+M\+E\+B\+\_\+\+P\+I\+C32\+\_\+\+U\+S\+B\+\_\+\+S\+K\+\_\+8\+P\+M\+P.\+h}\item 
C\+:/\+Users/mainuser/\+Desktop/\+School/\+Senior\+Project/\+Eth\+Kit\+T\+C\+P/\+Microchip/\+Graphics/\+G\+D\+D/\+Default\+\_\+\+Template/\+Configs/\hyperlink{_h_w_p___m_e_b___p_i_c___s_k__8_p_m_p_8h}{H\+W\+P\+\_\+\+M\+E\+B\+\_\+\+P\+I\+C\+\_\+\+S\+K\+\_\+8\+P\+M\+P.\+h}\item 
C\+:/\+Users/mainuser/\+Desktop/\+School/\+Senior\+Project/\+Eth\+Kit\+T\+C\+P/\+Microchip/\+Graphics/\+G\+D\+D/\+Default\+\_\+\+Template/\+Configs/\hyperlink{_h_w_p___m_i_k_r_o__8_p_m_p_8h}{H\+W\+P\+\_\+\+M\+I\+K\+R\+O\+\_\+8\+P\+M\+P.\+h}\end{DoxyCompactItemize}
