## C8.2.723 ST1W (scalar plus immediate, single register)

Contiguous store words from vector (immediate index)

This instruction performs a contiguous store of words from elements of a vector register to the memory address generated by a 64-bit scalar base and immediate index in the range -8 to 7 that is multiplied by the vector's in-memory size, irrespective of predication, and added to the base address. Inactive elements are not written to memory.

The 128-bit element variant is illegal when executed in Streaming SVE mode, unless FEAT\_SME\_FA64 is implemented and enabled.

It has encodings from 2 classes: 32-bit and 64-bit elements and 128-bit element

```
32-bit and 64-bit elements (FEAT_SVE || FEAT_SME)
```

<!-- image -->

msz

## Encoding

```
ST1W { <Zt>.<T> }, <Pg>, [<Xn|SP>{, #<imm>, MUL VL}]
```

## Decode for this encoding

```
if !IsFeatureImplemented(FEAT_SVE) && !IsFeatureImplemented(FEAT_SME) then EndOfDecode(Decode_UNDEF); constant integer t = UInt(Zt); constant integer n = UInt(Rn); constant integer g = UInt(Pg); constant integer esize = 32 << UInt(sz); constant integer msize = 32; constant integer offset = SInt(imm4);
```

## 128-bit element (FEAT\_SVE2p1)

<!-- image -->

## Encoding

```
ST1W { <Zt>.Q }, <Pg>, [<Xn|SP>{, #<imm>, MUL VL}]
```

## Decode for this encoding

```
if !IsFeatureImplemented(FEAT_SVE2p1) then constant integer t = UInt(Zt); constant integer n = UInt(Rn); constant integer g = UInt(Pg); constant integer esize = 128; constant integer msize = 32; constant integer offset = SInt(imm4);
```

```
EndOfDecode(Decode_UNDEF);
```

## Assembler Symbols

## &lt;Zt&gt;

Is the name of the scalable vector register to be transferred, encoded in the 'Zt' field.

Is the size specifier, encoded in 'sz':

&lt;T&gt;

## &lt;Pg&gt;

|   sz | <T>   |
|------|-------|
|    0 | S     |
|    1 | D     |

Is the name of the governing scalable predicate register P0-P7, encoded in the 'Pg' field.

## &lt;Xn|SP&gt;

Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the 'Rn' field.

## &lt;imm&gt;

Is the optional signed immediate vector offset, in the range -8 to 7, defaulting to 0, encoded in the 'imm4' field.

## Operation

```
if esize < 128 then CheckSVEEnabled(); else CheckNonStreamingSVEEnabled(); constant integer VL = CurrentVL; constant integer PL = VL DIV 8; constant integer elements = VL DIV esize; bits(64) base; constant bits(PL) mask = P[g, PL]; bits(64) addr; bits(VL) src; constant integer mbytes = msize DIV 8; constant boolean contiguous = TRUE; constant boolean nontemporal = FALSE; constant boolean predicated = TRUE; constant boolean tagchecked = n != 31; constant AccessDescriptor accdesc = CreateAccDescSVE(MemOp_STORE, nontemporal, contiguous, predicated, tagchecked); if !AnyActiveElement(mask, esize) then if n == 31 && ConstrainUnpredictableBool(Unpredictable_CHECKSPNONEACTIVE) then CheckSPAlignment(); else if n == 31 then CheckSPAlignment(); src = Z[t, VL]; base = if n == 31 then SP[64] else X[n, 64]; addr = AddressAdd(base, offset * elements * mbytes, accdesc); for e = 0 to elements-1 if ActivePredicateElement(mask, e, esize) then Mem[addr, mbytes, accdesc] = Elem[src, e, esize]<msize-1:0>; addr = AddressIncrement(addr, mbytes, accdesc);
```

## Operational Information

This instruction is a data-independent-time instruction as described in About PSTATE.DIT.