// Seed: 1940139891
module module_0 (
    input tri0 id_0,
    input wor id_1,
    input supply0 id_2,
    output supply1 id_3,
    input supply0 id_4,
    input wire id_5,
    input wire id_6,
    input uwire id_7
);
  assign id_3 = id_7;
  wire id_9, id_10;
endmodule
module module_1 (
    output logic id_0,
    output wire  id_1,
    output uwire id_2,
    input  logic id_3,
    output uwire id_4,
    input  wor   id_5,
    output uwire id_6
);
  initial begin
    id_0 <= id_3;
    wait (id_3);
  end
  module_0(
      id_5, id_5, id_5, id_2, id_5, id_5, id_5, id_5
  );
endmodule
