gs vpinsrq xmm11,xmm1,qword [rsp + 1 * rbp],127
gs vpinsrq xmm11,xmm1,qword [rsp + 1 * rbp],-128
gs vpinsrq xmm11,xmm1,qword [rsp + 1 * rbp],34
gs vpinsrq xmm11,xmm1,qword [r13],127
gs vpinsrq xmm11,xmm1,qword [r13],-128
vpinsrq xmm11,xmm1,qword [r13],34
vpinsrq xmm11,xmm1,qword [rsp],127
vpinsrq xmm11,xmm1,qword [rsp],-128
gs vpinsrq xmm11,xmm1,qword [rsp],34
gs vpinsrq xmm11,xmm12,qword [rsp + 1 * rbp],127
vpinsrq xmm11,xmm12,qword [rsp + 1 * rbp],-128
vpinsrq xmm11,xmm12,qword [rsp + 1 * rbp],34
gs vpinsrq xmm11,xmm12,qword [r13],127
vpinsrq xmm11,xmm12,qword [r13],-128
gs vpinsrq xmm11,xmm12,qword [r13],34
vpinsrq xmm11,xmm12,qword [rsp],127
vpinsrq xmm11,xmm12,qword [rsp],-128
gs vpinsrq xmm11,xmm12,qword [rsp],34
vpinsrq xmm11,xmm4,qword [rsp + 1 * rbp],127
gs vpinsrq xmm11,xmm4,qword [rsp + 1 * rbp],-128
vpinsrq xmm11,xmm4,qword [rsp + 1 * rbp],34
gs vpinsrq xmm11,xmm4,qword [r13],127
vpinsrq xmm11,xmm4,qword [r13],-128
gs vpinsrq xmm11,xmm4,qword [r13],34
gs vpinsrq xmm11,xmm4,qword [rsp],127
vpinsrq xmm11,xmm4,qword [rsp],-128
gs vpinsrq xmm11,xmm4,qword [rsp],34
gs vpinsrq xmm4,xmm1,qword [rsp + 1 * rbp],127
gs vpinsrq xmm4,xmm1,qword [rsp + 1 * rbp],-128
vpinsrq xmm4,xmm1,qword [rsp + 1 * rbp],34
vpinsrq xmm4,xmm1,qword [r13],127
vpinsrq xmm4,xmm1,qword [r13],-128
gs vpinsrq xmm4,xmm1,qword [r13],34
vpinsrq xmm4,xmm1,qword [rsp],127
gs vpinsrq xmm4,xmm1,qword [rsp],-128
gs vpinsrq xmm4,xmm1,qword [rsp],34
gs vpinsrq xmm4,xmm12,qword [rsp + 1 * rbp],127
gs vpinsrq xmm4,xmm12,qword [rsp + 1 * rbp],-128
vpinsrq xmm4,xmm12,qword [rsp + 1 * rbp],34
vpinsrq xmm4,xmm12,qword [r13],127
vpinsrq xmm4,xmm12,qword [r13],-128
vpinsrq xmm4,xmm12,qword [r13],34
vpinsrq xmm4,xmm12,qword [rsp],127
gs vpinsrq xmm4,xmm12,qword [rsp],-128
vpinsrq xmm4,xmm12,qword [rsp],34
gs vpinsrq xmm4,xmm4,qword [rsp + 1 * rbp],127
gs vpinsrq xmm4,xmm4,qword [rsp + 1 * rbp],-128
vpinsrq xmm4,xmm4,qword [rsp + 1 * rbp],34
vpinsrq xmm4,xmm4,qword [r13],127
gs vpinsrq xmm4,xmm4,qword [r13],-128
vpinsrq xmm4,xmm4,qword [r13],34
gs vpinsrq xmm4,xmm4,qword [rsp],127
vpinsrq xmm4,xmm4,qword [rsp],-128
vpinsrq xmm4,xmm4,qword [rsp],34
gs vpinsrq xmm13,xmm1,qword [rsp + 1 * rbp],127
gs vpinsrq xmm13,xmm1,qword [rsp + 1 * rbp],-128
vpinsrq xmm13,xmm1,qword [rsp + 1 * rbp],34
vpinsrq xmm13,xmm1,qword [r13],127
gs vpinsrq xmm13,xmm1,qword [r13],-128
vpinsrq xmm13,xmm1,qword [r13],34
vpinsrq xmm13,xmm1,qword [rsp],127
gs vpinsrq xmm13,xmm1,qword [rsp],-128
vpinsrq xmm13,xmm1,qword [rsp],34
gs vpinsrq xmm13,xmm12,qword [rsp + 1 * rbp],127
vpinsrq xmm13,xmm12,qword [rsp + 1 * rbp],-128
vpinsrq xmm13,xmm12,qword [rsp + 1 * rbp],34
gs vpinsrq xmm13,xmm12,qword [r13],127
gs vpinsrq xmm13,xmm12,qword [r13],-128
gs vpinsrq xmm13,xmm12,qword [r13],34
gs vpinsrq xmm13,xmm12,qword [rsp],127
vpinsrq xmm13,xmm12,qword [rsp],-128
vpinsrq xmm13,xmm12,qword [rsp],34
vpinsrq xmm13,xmm4,qword [rsp + 1 * rbp],127
vpinsrq xmm13,xmm4,qword [rsp + 1 * rbp],-128
gs vpinsrq xmm13,xmm4,qword [rsp + 1 * rbp],34
vpinsrq xmm13,xmm4,qword [r13],127
vpinsrq xmm13,xmm4,qword [r13],-128
vpinsrq xmm13,xmm4,qword [r13],34
vpinsrq xmm13,xmm4,qword [rsp],127
vpinsrq xmm13,xmm4,qword [rsp],-128
gs vpinsrq xmm13,xmm4,qword [rsp],34
gs a32 vpinsrq xmm5,xmm6,qword [ebx + 8 * edx],-57
gs a32 vpinsrq xmm5,xmm6,qword [ebx + 8 * edx],-128
a32 gs vpinsrq xmm5,xmm6,qword [ebx + 8 * edx],24
a32 gs vpinsrq xmm5,xmm6,qword [r12d],-57
gs vpinsrq xmm5,xmm6,qword [r12d],-128
a32 gs vpinsrq xmm5,xmm6,qword [r12d],24
a32 vpinsrq xmm5,xmm6,qword [r14d + 1 * edx + 0x7FFFFFFF],-57
a32 gs vpinsrq xmm5,xmm6,qword [r14d + 1 * edx + 0x7FFFFFFF],-128
vpinsrq xmm5,xmm6,qword [r14d + 1 * edx + 0x7FFFFFFF],24
gs vpinsrq xmm5,xmm2,qword [ebx + 8 * edx],-57
gs vpinsrq xmm5,xmm2,qword [ebx + 8 * edx],-128
a32 gs vpinsrq xmm5,xmm2,qword [ebx + 8 * edx],24
gs vpinsrq xmm5,xmm2,qword [r12d],-57
gs vpinsrq xmm5,xmm2,qword [r12d],-128
a32 vpinsrq xmm5,xmm2,qword [r12d],24
a32 vpinsrq xmm5,xmm2,qword [r14d + 1 * edx + 0x7FFFFFFF],-57
a32 vpinsrq xmm5,xmm2,qword [r14d + 1 * edx + 0x7FFFFFFF],-128
gs vpinsrq xmm5,xmm2,qword [r14d + 1 * edx + 0x7FFFFFFF],24
gs a32 vpinsrq xmm5,xmm3,qword [ebx + 8 * edx],-57
vpinsrq xmm5,xmm3,qword [ebx + 8 * edx],-128
gs vpinsrq xmm5,xmm3,qword [ebx + 8 * edx],24
a32 gs vpinsrq xmm5,xmm3,qword [r12d],-57
vpinsrq xmm5,xmm3,qword [r12d],-128
vpinsrq xmm5,xmm3,qword [r12d],24
gs a32 vpinsrq xmm5,xmm3,qword [r14d + 1 * edx + 0x7FFFFFFF],-57
gs vpinsrq xmm5,xmm3,qword [r14d + 1 * edx + 0x7FFFFFFF],-128
a32 vpinsrq xmm5,xmm3,qword [r14d + 1 * edx + 0x7FFFFFFF],24
a32 vpinsrq xmm6,xmm6,qword [ebx + 8 * edx],-57
a32 gs vpinsrq xmm6,xmm6,qword [ebx + 8 * edx],-128
a32 vpinsrq xmm6,xmm6,qword [ebx + 8 * edx],24
gs a32 vpinsrq xmm6,xmm6,qword [r12d],-57
gs vpinsrq xmm6,xmm6,qword [r12d],-128
gs a32 vpinsrq xmm6,xmm6,qword [r12d],24
gs vpinsrq xmm6,xmm6,qword [r14d + 1 * edx + 0x7FFFFFFF],-57
a32 vpinsrq xmm6,xmm6,qword [r14d + 1 * edx + 0x7FFFFFFF],-128
gs a32 vpinsrq xmm6,xmm6,qword [r14d + 1 * edx + 0x7FFFFFFF],24
gs a32 vpinsrq xmm6,xmm2,qword [ebx + 8 * edx],-57
gs vpinsrq xmm6,xmm2,qword [ebx + 8 * edx],-128
a32 gs vpinsrq xmm6,xmm2,qword [ebx + 8 * edx],24
a32 gs vpinsrq xmm6,xmm2,qword [r12d],-57
a32 vpinsrq xmm6,xmm2,qword [r12d],-128
a32 vpinsrq xmm6,xmm2,qword [r12d],24
gs a32 vpinsrq xmm6,xmm2,qword [r14d + 1 * edx + 0x7FFFFFFF],-57
gs a32 vpinsrq xmm6,xmm2,qword [r14d + 1 * edx + 0x7FFFFFFF],-128
a32 gs vpinsrq xmm6,xmm2,qword [r14d + 1 * edx + 0x7FFFFFFF],24
vpinsrq xmm6,xmm3,qword [ebx + 8 * edx],-57
vpinsrq xmm6,xmm3,qword [ebx + 8 * edx],-128
gs a32 vpinsrq xmm6,xmm3,qword [ebx + 8 * edx],24
a32 gs vpinsrq xmm6,xmm3,qword [r12d],-57
vpinsrq xmm6,xmm3,qword [r12d],-128
gs vpinsrq xmm6,xmm3,qword [r12d],24
a32 gs vpinsrq xmm6,xmm3,qword [r14d + 1 * edx + 0x7FFFFFFF],-57
a32 gs vpinsrq xmm6,xmm3,qword [r14d + 1 * edx + 0x7FFFFFFF],-128
gs vpinsrq xmm6,xmm3,qword [r14d + 1 * edx + 0x7FFFFFFF],24
gs vpinsrq xmm11,xmm6,qword [ebx + 8 * edx],-57
a32 gs vpinsrq xmm11,xmm6,qword [ebx + 8 * edx],-128
a32 vpinsrq xmm11,xmm6,qword [ebx + 8 * edx],24
gs vpinsrq xmm11,xmm6,qword [r12d],-57
vpinsrq xmm11,xmm6,qword [r12d],-128
a32 vpinsrq xmm11,xmm6,qword [r12d],24
gs a32 vpinsrq xmm11,xmm6,qword [r14d + 1 * edx + 0x7FFFFFFF],-57
gs a32 vpinsrq xmm11,xmm6,qword [r14d + 1 * edx + 0x7FFFFFFF],-128
a32 vpinsrq xmm11,xmm6,qword [r14d + 1 * edx + 0x7FFFFFFF],24
gs a32 vpinsrq xmm11,xmm2,qword [ebx + 8 * edx],-57
a32 gs vpinsrq xmm11,xmm2,qword [ebx + 8 * edx],-128
vpinsrq xmm11,xmm2,qword [ebx + 8 * edx],24
a32 gs vpinsrq xmm11,xmm2,qword [r12d],-57
a32 vpinsrq xmm11,xmm2,qword [r12d],-128
a32 vpinsrq xmm11,xmm2,qword [r12d],24
gs vpinsrq xmm11,xmm2,qword [r14d + 1 * edx + 0x7FFFFFFF],-57
a32 gs vpinsrq xmm11,xmm2,qword [r14d + 1 * edx + 0x7FFFFFFF],-128
vpinsrq xmm11,xmm2,qword [r14d + 1 * edx + 0x7FFFFFFF],24
gs a32 vpinsrq xmm11,xmm3,qword [ebx + 8 * edx],-57
a32 gs vpinsrq xmm11,xmm3,qword [ebx + 8 * edx],-128
a32 gs vpinsrq xmm11,xmm3,qword [ebx + 8 * edx],24
gs a32 vpinsrq xmm11,xmm3,qword [r12d],-57
a32 vpinsrq xmm11,xmm3,qword [r12d],-128
a32 vpinsrq xmm11,xmm3,qword [r12d],24
a32 gs vpinsrq xmm11,xmm3,qword [r14d + 1 * edx + 0x7FFFFFFF],-57
a32 gs vpinsrq xmm11,xmm3,qword [r14d + 1 * edx + 0x7FFFFFFF],-128
gs a32 vpinsrq xmm11,xmm3,qword [r14d + 1 * edx + 0x7FFFFFFF],24
vpinsrq xmm14,xmm8,r14,127
vpinsrq xmm14,xmm8,r14,-128
a32 gs vpinsrq xmm14,xmm8,r14,-57
a32 gs vpinsrq xmm14,xmm8,rbx,127
a32 gs vpinsrq xmm14,xmm8,rbx,-128
a32 vpinsrq xmm14,xmm8,rbx,-57
a32 gs vpinsrq xmm14,xmm8,rdx,127
gs vpinsrq xmm14,xmm8,rdx,-128
vpinsrq xmm14,xmm8,rdx,-57
a32 gs vpinsrq xmm14,xmm7,r14,127
a32 vpinsrq xmm14,xmm7,r14,-128
gs a32 vpinsrq xmm14,xmm7,r14,-57
a32 gs vpinsrq xmm14,xmm7,rbx,127
a32 vpinsrq xmm14,xmm7,rbx,-128
gs a32 vpinsrq xmm14,xmm7,rbx,-57
gs a32 vpinsrq xmm14,xmm7,rdx,127
a32 gs vpinsrq xmm14,xmm7,rdx,-128
gs vpinsrq xmm14,xmm7,rdx,-57
vpinsrq xmm14,xmm14,r14,127
a32 gs vpinsrq xmm14,xmm14,r14,-128
vpinsrq xmm14,xmm14,r14,-57
a32 gs vpinsrq xmm14,xmm14,rbx,127
gs vpinsrq xmm14,xmm14,rbx,-128
vpinsrq xmm14,xmm14,rbx,-57
gs vpinsrq xmm14,xmm14,rdx,127
gs vpinsrq xmm14,xmm14,rdx,-128
gs a32 vpinsrq xmm14,xmm14,rdx,-57
a32 vpinsrq xmm12,xmm8,r14,127
vpinsrq xmm12,xmm8,r14,-128
a32 gs vpinsrq xmm12,xmm8,r14,-57
a32 vpinsrq xmm12,xmm8,rbx,127
a32 gs vpinsrq xmm12,xmm8,rbx,-128
a32 vpinsrq xmm12,xmm8,rbx,-57
vpinsrq xmm12,xmm8,rdx,127
a32 gs vpinsrq xmm12,xmm8,rdx,-128
a32 vpinsrq xmm12,xmm8,rdx,-57
a32 gs vpinsrq xmm12,xmm7,r14,127
a32 vpinsrq xmm12,xmm7,r14,-128
vpinsrq xmm12,xmm7,r14,-57
vpinsrq xmm12,xmm7,rbx,127
a32 gs vpinsrq xmm12,xmm7,rbx,-128
gs a32 vpinsrq xmm12,xmm7,rbx,-57
a32 vpinsrq xmm12,xmm7,rdx,127
a32 gs vpinsrq xmm12,xmm7,rdx,-128
a32 gs vpinsrq xmm12,xmm7,rdx,-57
a32 vpinsrq xmm12,xmm14,r14,127
a32 vpinsrq xmm12,xmm14,r14,-128
vpinsrq xmm12,xmm14,r14,-57
a32 vpinsrq xmm12,xmm14,rbx,127
vpinsrq xmm12,xmm14,rbx,-128
vpinsrq xmm12,xmm14,rbx,-57
gs a32 vpinsrq xmm12,xmm14,rdx,127
gs a32 vpinsrq xmm12,xmm14,rdx,-128
a32 gs vpinsrq xmm12,xmm14,rdx,-57
gs vpinsrq xmm13,xmm8,r14,127
gs vpinsrq xmm13,xmm8,r14,-128
gs a32 vpinsrq xmm13,xmm8,r14,-57
a32 vpinsrq xmm13,xmm8,rbx,127
vpinsrq xmm13,xmm8,rbx,-128
gs vpinsrq xmm13,xmm8,rbx,-57
a32 vpinsrq xmm13,xmm8,rdx,127
gs a32 vpinsrq xmm13,xmm8,rdx,-128
a32 vpinsrq xmm13,xmm8,rdx,-57
gs a32 vpinsrq xmm13,xmm7,r14,127
gs vpinsrq xmm13,xmm7,r14,-128
a32 vpinsrq xmm13,xmm7,r14,-57
a32 gs vpinsrq xmm13,xmm7,rbx,127
vpinsrq xmm13,xmm7,rbx,-128
a32 vpinsrq xmm13,xmm7,rbx,-57
a32 gs vpinsrq xmm13,xmm7,rdx,127
a32 gs vpinsrq xmm13,xmm7,rdx,-128
vpinsrq xmm13,xmm7,rdx,-57
gs a32 vpinsrq xmm13,xmm14,r14,127
vpinsrq xmm13,xmm14,r14,-128
a32 gs vpinsrq xmm13,xmm14,r14,-57
gs vpinsrq xmm13,xmm14,rbx,127
gs a32 vpinsrq xmm13,xmm14,rbx,-128
gs vpinsrq xmm13,xmm14,rbx,-57
a32 gs vpinsrq xmm13,xmm14,rdx,127
gs a32 vpinsrq xmm13,xmm14,rdx,-128
gs a32 vpinsrq xmm13,xmm14,rdx,-57
