[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"SubmoduleManipulationTester.SubmoduleC",
    "name":"SubmoduleC.v",
    "text":"\nmodule SubmoduleC(\n    input  io_in\n);\nendmodule\n    "
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"/Users/caizhongxuan/Chisel/1_code/chisel3/test_run_dir/SubmoduleManipulationTester/202203291517325097540897249198215"
  }
]