<Results/membwl/dimm1/tcp_bi_s1_n2_pT/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1674
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9828.91 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6623.97 --|
|-- Mem Ch  2: Reads (MB/s):   120.25 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    54.86 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   120.25 --||-- NODE 1 Mem Read (MB/s) :  9828.91 --|
|-- NODE 0 Mem Write(MB/s) :    54.86 --||-- NODE 1 Mem Write(MB/s) :  6623.97 --|
|-- NODE 0 P. Write (T/s):      31206 --||-- NODE 1 P. Write (T/s):     176887 --|
|-- NODE 0 Memory (MB/s):      175.11 --||-- NODE 1 Memory (MB/s):    16452.88 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9949.16                --|
            |--                System Write Throughput(MB/s):       6678.83                --|
            |--               System Memory Throughput(MB/s):      16627.99                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 17ac
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      81 M        84    5309 K  3114 K    385 K     0    1056  
 1      82 M        64 K    32 M   292 M     79 M     0    1375 K
-----------------------------------------------------------------------
 *     163 M        64 K    37 M   295 M     79 M     0    1376 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.23        Core1: 137.95        
Core2: 25.63        Core3: 123.65        
Core4: 23.87        Core5: 133.37        
Core6: 20.30        Core7: 91.17        
Core8: 10.94        Core9: 80.38        
Core10: 19.56        Core11: 159.67        
Core12: 22.70        Core13: 153.84        
Core14: 20.23        Core15: 153.48        
Core16: 19.76        Core17: 169.15        
Core18: 22.60        Core19: 20.82        
Core20: 22.55        Core21: 29.63        
Core22: 21.65        Core23: 25.83        
Core24: 25.03        Core25: 26.31        
Core26: 24.00        Core27: 150.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.85
Socket1: 82.56
DDR read Latency(ns)
Socket0: 21857.65
Socket1: 245.18


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.31        Core1: 135.43        
Core2: 25.37        Core3: 122.09        
Core4: 10.80        Core5: 134.52        
Core6: 21.22        Core7: 87.44        
Core8: 14.74        Core9: 88.12        
Core10: 18.37        Core11: 159.55        
Core12: 19.35        Core13: 153.13        
Core14: 23.53        Core15: 154.14        
Core16: 21.64        Core17: 168.81        
Core18: 22.11        Core19: 22.18        
Core20: 23.07        Core21: 27.24        
Core22: 23.28        Core23: 27.39        
Core24: 25.30        Core25: 28.39        
Core26: 23.80        Core27: 150.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.31
Socket1: 82.84
DDR read Latency(ns)
Socket0: 22874.10
Socket1: 244.52
irq_total: 302720.968784901
cpu_total: 46.60
cpu_0: 1.33
cpu_1: 100.00
cpu_2: 1.66
cpu_3: 100.00
cpu_4: 1.20
cpu_5: 100.00
cpu_6: 0.80
cpu_7: 100.00
cpu_8: 1.66
cpu_9: 9.85
cpu_10: 0.53
cpu_11: 100.00
cpu_12: 0.60
cpu_13: 100.00
cpu_14: 0.80
cpu_15: 100.00
cpu_16: 0.53
cpu_17: 100.00
cpu_18: 0.73
cpu_19: 93.68
cpu_20: 0.47
cpu_21: 95.28
cpu_22: 0.33
cpu_23: 94.21
cpu_24: 0.47
cpu_25: 97.47
cpu_26: 3.19
cpu_27: 100.00
enp130s0f0_tx_packets_phy: 130801
enp130s0f1_tx_packets_phy: 534185
enp4s0f0_tx_packets_phy: 451572
enp4s0f1_tx_packets_phy: 129060
Total_tx_packets_phy: 1245618
enp130s0f0_rx_bytes: 2790660722
enp130s0f1_rx_bytes: 2315383945
enp4s0f0_rx_bytes: 2690649
enp4s0f1_rx_bytes: 1257750
Total_rx_bytes: 5109993066
enp130s0f0_tx_packets: 103975
enp130s0f1_tx_packets: 511952
enp4s0f0_tx_packets: 451572
enp4s0f1_tx_packets: 129053
Total_tx_packets: 1196552
enp130s0f0_rx_bytes_phy: 2809140022
enp130s0f1_rx_bytes_phy: 2330617346
enp4s0f0_rx_bytes_phy: 2854055
enp4s0f1_rx_bytes_phy: 1334005
Total_rx_bytes_phy: 5143945428
enp130s0f0_rx_packets: 332002
enp130s0f1_rx_packets: 315589
enp4s0f0_rx_packets: 40767
enp4s0f1_rx_packets: 19056
Total_rx_packets: 707414
enp130s0f0_rx_packets_phy: 332012
enp130s0f1_rx_packets_phy: 315700
enp4s0f0_rx_packets_phy: 40772
enp4s0f1_rx_packets_phy: 19057
Total_rx_packets_phy: 707541
enp130s0f0_tx_bytes_phy: 775805963
enp130s0f1_tx_bytes_phy: 4478163732
enp4s0f0_tx_bytes_phy: 4069803304
enp4s0f1_tx_bytes_phy: 1156427034
Total_tx_bytes_phy: 10480200033
enp130s0f0_tx_bytes: 773681510
enp130s0f1_tx_bytes: 4474842879
enp4s0f0_tx_bytes: 4067999788
enp4s0f1_tx_bytes: 1155844562
Total_tx_bytes: 10472368739


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.17        Core1: 137.72        
Core2: 25.99        Core3: 121.77        
Core4: 11.03        Core5: 133.73        
Core6: 18.97        Core7: 87.66        
Core8: 20.23        Core9: 91.09        
Core10: 21.54        Core11: 157.96        
Core12: 18.88        Core13: 152.27        
Core14: 24.28        Core15: 153.05        
Core16: 22.38        Core17: 168.47        
Core18: 17.56        Core19: 20.86        
Core20: 22.37        Core21: 26.71        
Core22: 23.37        Core23: 23.54        
Core24: 21.92        Core25: 30.95        
Core26: 20.15        Core27: 149.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.96
Socket1: 81.49
DDR read Latency(ns)
Socket0: 22497.14
Socket1: 246.30


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.39        Core1: 137.52        
Core2: 22.13        Core3: 123.38        
Core4: 12.76        Core5: 134.77        
Core6: 20.82        Core7: 89.48        
Core8: 20.03        Core9: 94.66        
Core10: 21.87        Core11: 157.55        
Core12: 10.11        Core13: 153.14        
Core14: 17.88        Core15: 153.39        
Core16: 18.59        Core17: 168.38        
Core18: 25.62        Core19: 23.28        
Core20: 22.24        Core21: 24.84        
Core22: 22.73        Core23: 23.61        
Core24: 21.99        Core25: 34.03        
Core26: 23.53        Core27: 150.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.89
Socket1: 83.11
DDR read Latency(ns)
Socket0: 23097.84
Socket1: 243.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.50        Core1: 136.43        
Core2: 20.34        Core3: 123.18        
Core4: 26.39        Core5: 134.18        
Core6: 29.18        Core7: 91.22        
Core8: 26.98        Core9: 91.61        
Core10: 25.39        Core11: 158.40        
Core12: 15.32        Core13: 152.88        
Core14: 20.93        Core15: 154.53        
Core16: 19.89        Core17: 168.53        
Core18: 21.10        Core19: 23.09        
Core20: 23.67        Core21: 24.56        
Core22: 22.43        Core23: 23.98        
Core24: 23.05        Core25: 30.98        
Core26: 22.24        Core27: 150.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.00
Socket1: 82.50
DDR read Latency(ns)
Socket0: 23403.66
Socket1: 245.12


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.80        Core1: 136.62        
Core2: 25.75        Core3: 122.88        
Core4: 21.80        Core5: 135.69        
Core6: 27.19        Core7: 91.73        
Core8: 15.97        Core9: 93.19        
Core10: 21.94        Core11: 158.57        
Core12: 19.28        Core13: 152.74        
Core14: 23.00        Core15: 154.65        
Core16: 21.39        Core17: 168.49        
Core18: 26.34        Core19: 22.93        
Core20: 23.01        Core21: 22.12        
Core22: 22.78        Core23: 23.90        
Core24: 22.55        Core25: 36.98        
Core26: 21.79        Core27: 150.24        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.29
Socket1: 83.11
DDR read Latency(ns)
Socket0: 22843.81
Socket1: 243.56
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000
 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6679
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14427055582; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14427062522; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7213536836; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7213536836; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7213619534; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7213619534; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6011353620; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4065718; Consumed Joules: 248.15; Watts: 41.32; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 703265; Consumed DRAM Joules: 10.76; DRAM Watts: 1.79
S1P0; QPIClocks: 14427111566; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14427114286; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7213643227; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7213643227; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7213562482; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7213562482; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004740873; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7761878; Consumed Joules: 473.75; Watts: 78.89; Thermal headroom below TjMax: 49
S1; Consumed DRAM energy units: 1721309; Consumed DRAM Joules: 26.34; DRAM Watts: 4.39
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1b51
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.38   0.01    0.60      93 K    715 K    0.87    0.10    0.00    0.02     2688        2        2     70
   1    1     0.11   0.09   1.20    1.20      39 M     49 M    0.21    0.29    0.04    0.05     1904     3101       14     54
   2    0     0.01   0.55   0.01    0.60     169 K   1469 K    0.88    0.12    0.00    0.02     1176        3        2     69
   3    1     0.12   0.10   1.20    1.20      33 M     43 M    0.22    0.39    0.03    0.04     1120     2802       39     54
   4    0     0.01   0.52   0.01    0.60     171 K   1527 K    0.89    0.08    0.00    0.02      392        4        2     70
   5    1     0.10   0.08   1.20    1.20      40 M     50 M    0.21    0.31    0.04    0.05     2352     3660       66     55
   6    0     0.01   0.55   0.01    0.60     135 K   1275 K    0.89    0.11    0.00    0.02      504       12        1     70
   7    1     0.14   0.11   1.20    1.20      29 M     42 M    0.32    0.42    0.02    0.03     2296     2277      385     54
   8    0     0.03   1.51   0.02    0.85      65 K    662 K    0.90    0.43    0.00    0.00     3976        7        1     68
   9    1     0.04   0.35   0.11    0.61    1472 K   2266 K    0.35    0.22    0.00    0.01      224       80        3     55
  10    0     0.00   0.60   0.01    0.60      35 K    378 K    0.91    0.21    0.00    0.01      560        7        1     68
  11    1     0.07   0.06   1.20    1.20      44 M     52 M    0.16    0.23    0.06    0.07     2520     4250       26     53
  12    0     0.00   0.70   0.00    0.60      18 K    172 K    0.89    0.27    0.00    0.01      560        1        0     70
  13    1     0.08   0.06   1.20    1.20      43 M     51 M    0.16    0.26    0.06    0.07     1400     3697       57     53
  14    0     0.00   0.37   0.00    0.60      12 K    107 K    0.89    0.22    0.00    0.01      224        0        0     70
  15    1     0.08   0.06   1.20    1.20      43 M     51 M    0.16    0.26    0.06    0.07     1400     3633       32     53
  16    0     0.00   0.32   0.00    0.60      14 K    132 K    0.89    0.21    0.00    0.01     1792        2        0     70
  17    1     0.02   0.02   1.20    1.20      50 M     57 M    0.12    0.17    0.21    0.24     2576     4619        0     54
  18    0     0.00   0.50   0.00    0.60      29 K    167 K    0.83    0.25    0.00    0.01      616        2        1     70
  19    1     0.16   0.14   1.13    1.20      12 M     39 M    0.69    0.62    0.01    0.02     3696     2017        1     54
  20    0     0.03   1.59   0.02    0.95      34 K    427 K    0.92    0.53    0.00    0.00     3696        6        1     70
  21    1     0.15   0.13   1.13    1.20      12 M     39 M    0.67    0.60    0.01    0.03     2968     1932        5     54
  22    0     0.06   1.71   0.03    1.03      38 K    645 K    0.94    0.58    0.00    0.00     6776        8        3     70
  23    1     0.15   0.13   1.14    1.20      12 M     39 M    0.67    0.61    0.01    0.03     3024     2124        3     55
  24    0     0.00   0.70   0.00    0.60      25 K    242 K    0.89    0.33    0.00    0.01     2184        4        1     71
  25    1     0.14   0.12   1.18    1.20      17 M     40 M    0.58    0.58    0.01    0.03     4592     2430        0     54
  26    0     0.02   1.27   0.02    0.86      41 K    474 K    0.91    0.51    0.00    0.00     4424        5        1     70
  27    1     0.07   0.06   1.20    1.20      42 M     50 M    0.16    0.29    0.06    0.08     1736     3383        7     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.10   0.01    0.75     884 K   8399 K    0.89    0.28    0.00    0.00    29568       63       16     61
 SKT    1     0.10   0.09   1.11    1.19     422 M    610 M    0.31    0.41    0.03    0.04    31808    40005      638     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.10   0.56    1.18     422 M    618 M    0.32    0.41    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   16 G ; Active cycles:  157 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 47.21 %

 C1 core residency: 6.86 %; C3 core residency: 0.40 %; C6 core residency: 45.53 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.10 => corresponds to 2.55 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.43 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     6558 M   6504 M   |    6%     6%   
 SKT    1       21 G     21 G   |   22%    22%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   55 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.62     0.29     208.44       9.01         222.14
 SKT   1    49.41    33.10     397.48      21.97         437.28
---------------------------------------------------------------------------------------------------------------
       *    50.03    33.39     605.92      30.98         437.06
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_n2_pT/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1d33
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9850.98 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6607.70 --|
|-- Mem Ch  2: Reads (MB/s):   119.94 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    50.74 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   119.94 --||-- NODE 1 Mem Read (MB/s) :  9850.98 --|
|-- NODE 0 Mem Write(MB/s) :    50.74 --||-- NODE 1 Mem Write(MB/s) :  6607.70 --|
|-- NODE 0 P. Write (T/s):      31220 --||-- NODE 1 P. Write (T/s):     177308 --|
|-- NODE 0 Memory (MB/s):      170.68 --||-- NODE 1 Memory (MB/s):    16458.68 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9970.92                --|
            |--                System Write Throughput(MB/s):       6658.45                --|
            |--               System Memory Throughput(MB/s):      16629.36                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1e68
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      84 M        36    5167 K    10 M    368 K     0    1260  
 1      66 M        47 K    35 M   296 M     79 M    12    1403 K
-----------------------------------------------------------------------
 *     150 M        47 K    40 M   306 M     79 M    12    1405 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.32        Core1: 139.10        
Core2: 25.49        Core3: 127.25        
Core4: 23.50        Core5: 134.15        
Core6: 22.58        Core7: 79.38        
Core8: 19.41        Core9: 79.07        
Core10: 10.46        Core11: 161.82        
Core12: 15.96        Core13: 164.45        
Core14: 19.48        Core15: 158.59        
Core16: 22.23        Core17: 164.03        
Core18: 22.22        Core19: 22.15        
Core20: 21.47        Core21: 28.10        
Core22: 22.63        Core23: 49.73        
Core24: 20.30        Core25: 23.48        
Core26: 20.61        Core27: 151.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.03
Socket1: 87.32
DDR read Latency(ns)
Socket0: 22610.31
Socket1: 241.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.30        Core1: 140.83        
Core2: 25.40        Core3: 128.31        
Core4: 22.87        Core5: 135.59        
Core6: 21.85        Core7: 77.71        
Core8: 20.88        Core9: 81.19        
Core10: 13.06        Core11: 163.09        
Core12: 11.08        Core13: 164.19        
Core14: 18.24        Core15: 160.80        
Core16: 22.44        Core17: 163.82        
Core18: 21.85        Core19: 21.38        
Core20: 22.99        Core21: 28.78        
Core22: 22.72        Core23: 60.52        
Core24: 20.12        Core25: 22.29        
Core26: 19.51        Core27: 150.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.66
Socket1: 88.51
DDR read Latency(ns)
Socket0: 23397.55
Socket1: 246.85
irq_total: 279370.103814113
cpu_total: 46.32
cpu_0: 1.20
cpu_1: 100.00
cpu_2: 1.53
cpu_3: 100.00
cpu_4: 0.47
cpu_5: 100.00
cpu_6: 0.86
cpu_7: 100.00
cpu_8: 0.40
cpu_9: 4.46
cpu_10: 1.06
cpu_11: 100.00
cpu_12: 1.33
cpu_13: 100.00
cpu_14: 0.33
cpu_15: 100.00
cpu_16: 1.00
cpu_17: 100.00
cpu_18: 0.67
cpu_19: 97.14
cpu_20: 0.47
cpu_21: 93.01
cpu_22: 0.73
cpu_23: 99.73
cpu_24: 1.86
cpu_25: 88.82
cpu_26: 1.86
cpu_27: 100.00
enp130s0f0_tx_packets: 102755
enp130s0f1_tx_packets: 415739
enp4s0f0_tx_packets: 444440
enp4s0f1_tx_packets: 144344
Total_tx_packets: 1107278
enp130s0f0_tx_bytes: 763944253
enp130s0f1_tx_bytes: 3599750394
enp4s0f0_tx_bytes: 4006096623
enp4s0f1_tx_bytes: 1293529152
Total_tx_bytes: 9663320422
enp130s0f0_rx_bytes: 2692303887
enp130s0f1_rx_bytes: 2368321247
enp4s0f0_rx_bytes: 2280630
enp4s0f1_rx_bytes: 1323048
Total_rx_bytes: 5064228812
enp130s0f0_rx_packets: 321633
enp130s0f1_rx_packets: 300151
enp4s0f0_rx_packets: 34555
enp4s0f1_rx_packets: 20046
Total_rx_packets: 676385
enp130s0f0_rx_packets_phy: 321639
enp130s0f1_rx_packets_phy: 300199
enp4s0f0_rx_packets_phy: 34560
enp4s0f1_rx_packets_phy: 20046
Total_rx_packets_phy: 676444
enp130s0f0_tx_packets_phy: 128296
enp130s0f1_tx_packets_phy: 437842
enp4s0f0_tx_packets_phy: 444450
enp4s0f1_tx_packets_phy: 144356
Total_tx_packets_phy: 1154944
enp130s0f0_rx_bytes_phy: 2710258344
enp130s0f1_rx_bytes_phy: 2383845122
enp4s0f0_rx_bytes_phy: 2419210
enp4s0f1_rx_bytes_phy: 1403289
Total_rx_bytes_phy: 5097925965
enp130s0f0_tx_bytes_phy: 766011859
enp130s0f1_tx_bytes_phy: 3602928640
enp4s0f0_tx_bytes_phy: 4007956547
enp4s0f1_tx_bytes_phy: 1294214588
Total_tx_bytes_phy: 9671111634


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.69        Core1: 141.86        
Core2: 24.36        Core3: 128.04        
Core4: 23.65        Core5: 135.32        
Core6: 20.34        Core7: 84.76        
Core8: 19.71        Core9: 79.36        
Core10: 9.95        Core11: 163.69        
Core12: 14.89        Core13: 165.72        
Core14: 18.57        Core15: 160.39        
Core16: 22.13        Core17: 163.91        
Core18: 23.09        Core19: 21.18        
Core20: 23.33        Core21: 28.91        
Core22: 22.04        Core23: 77.63        
Core24: 15.42        Core25: 20.58        
Core26: 19.74        Core27: 149.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.34
Socket1: 90.72
DDR read Latency(ns)
Socket0: 23021.69
Socket1: 243.47


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.79        Core1: 140.66        
Core2: 23.67        Core3: 127.39        
Core4: 21.98        Core5: 135.28        
Core6: 18.87        Core7: 76.99        
Core8: 19.81        Core9: 74.30        
Core10: 12.17        Core11: 163.27        
Core12: 19.58        Core13: 163.93        
Core14: 20.66        Core15: 160.27        
Core16: 21.98        Core17: 164.03        
Core18: 22.57        Core19: 22.25        
Core20: 22.20        Core21: 27.99        
Core22: 10.40        Core23: 68.13        
Core24: 19.71        Core25: 22.00        
Core26: 22.33        Core27: 152.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.38
Socket1: 89.81
DDR read Latency(ns)
Socket0: 23804.54
Socket1: 243.87


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.15        Core1: 138.91        
Core2: 24.60        Core3: 128.08        
Core4: 26.39        Core5: 134.55        
Core6: 21.46        Core7: 82.95        
Core8: 25.77        Core9: 83.32        
Core10: 25.73        Core11: 163.21        
Core12: 26.67        Core13: 165.51        
Core14: 25.35        Core15: 161.04        
Core16: 22.01        Core17: 162.18        
Core18: 22.57        Core19: 20.36        
Core20: 23.74        Core21: 26.56        
Core22: 23.46        Core23: 64.25        
Core24: 24.79        Core25: 23.46        
Core26: 18.26        Core27: 153.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.91
Socket1: 88.97
DDR read Latency(ns)
Socket0: 23477.93
Socket1: 243.44
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.83        Core1: 140.64        
Core2: 23.07        Core3: 127.17        
Core4: 20.35        Core5: 135.87        
Core6: 27.04        Core7: 82.61        
Core8: 19.89        Core9: 82.54        
Core10: 23.58        Core11: 163.28        
Core12: 20.84        Core13: 165.47        
Core14: 19.43        Core15: 159.15        
Core16: 22.16        Core17: 161.13        
Core18: 23.09        Core19: 21.15        
Core20: 10.08        Core21: 27.44        
Core22: 22.82        Core23: 66.36        
Core24: 21.93        Core25: 22.39        
Core26: 13.01        Core27: 152.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.71
Socket1: 89.47
DDR read Latency(ns)
Socket0: 23118.29
Socket1: 242.86

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 8399
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6011 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14450415010; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14450428522; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7225213903; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7225213903; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7225302665; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7225302665; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6021023520; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4085821; Consumed Joules: 249.38; Watts: 41.49; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 706284; Consumed DRAM Joules: 10.81; DRAM Watts: 1.80
S1P0; QPIClocks: 14450291986; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14450298250; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7225246265; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7225246265; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7225161880; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7225161880; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6012379308; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7752768; Consumed Joules: 473.19; Watts: 78.72; Thermal headroom below TjMax: 49
S1; Consumed DRAM energy units: 1720124; Consumed DRAM Joules: 26.32; DRAM Watts: 4.38
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2211
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.48   0.01    0.60     137 K   1018 K    0.86    0.11    0.00    0.02     2912        5        3     71
   1    1     0.09   0.08   1.20    1.20      39 M     50 M    0.20    0.29    0.04    0.05     2912     3205       80     54
   2    0     0.01   0.57   0.01    0.60     164 K   1489 K    0.89    0.12    0.00    0.02      448        1        3     69
   3    1     0.13   0.10   1.20    1.20      34 M     44 M    0.22    0.37    0.03    0.03     1288     2859       28     54
   4    0     0.00   0.55   0.01    0.60      71 K    654 K    0.89    0.14    0.00    0.02       56        0        1     70
   5    1     0.10   0.08   1.20    1.20      38 M     47 M    0.21    0.31    0.04    0.05     1960     3229        2     54
   6    0     0.00   0.51   0.00    0.60      41 K    401 K    0.90    0.15    0.00    0.02      672        5        1     70
   7    1     0.11   0.09   1.20    1.20      28 M     43 M    0.34    0.47    0.02    0.04     2408     1953      240     54
   8    0     0.00   0.66   0.01    0.60      71 K    602 K    0.88    0.15    0.00    0.01     2240        3        1     69
   9    1     0.02   0.29   0.06    0.63     734 K   1498 K    0.51    0.06    0.00    0.01        0       42        0     55
  10    0     0.00   0.52   0.00    0.60      20 K    216 K    0.90    0.19    0.00    0.01      336        2        0     69
  11    1     0.06   0.05   1.20    1.20      45 M     53 M    0.16    0.23    0.08    0.09     1512     3945       14     53
  12    0     0.00   0.37   0.00    0.60      14 K    147 K    0.90    0.20    0.00    0.01      896        2        0     70
  13    1     0.05   0.04   1.20    1.20      45 M     53 M    0.15    0.22    0.08    0.10     1848     3663       51     53
  14    0     0.00   0.49   0.00    0.60      15 K    148 K    0.90    0.26    0.00    0.01      168        0        0     69
  15    1     0.05   0.04   1.20    1.20      46 M     53 M    0.14    0.24    0.09    0.11     2072     4017       31     53
  16    0     0.03   1.61   0.02    0.93      40 K    447 K    0.91    0.53    0.00    0.00     4032        6        2     70
  17    1     0.05   0.04   1.20    1.20      46 M     54 M    0.14    0.24    0.09    0.11     1736     4156       14     54
  18    0     0.02   1.37   0.01    0.98      40 K    363 K    0.89    0.53    0.00    0.00     7336       11        0     70
  19    1     0.17   0.15   1.16    1.20      11 M     43 M    0.73    0.61    0.01    0.02     3360     2029        0     54
  20    0     0.06   1.73   0.03    1.01      48 K    681 K    0.93    0.58    0.00    0.00     7000       11        2     70
  21    1     0.13   0.11   1.11    1.20      12 M     37 M    0.66    0.58    0.01    0.03     3808     1560       45     54
  22    0     0.00   0.77   0.00    0.60      44 K    268 K    0.83    0.36    0.00    0.01     1736        6        0     71
  23    1     0.11   0.09   1.20    1.20      24 M     45 M    0.45    0.48    0.02    0.04     3136     1829       96     54
  24    0     0.02   1.86   0.01    0.84      30 K    318 K    0.91    0.39    0.00    0.00     2800        5        1     71
  25    1     0.13   0.12   1.07    1.20      11 M     37 M    0.70    0.60    0.01    0.03     4200     1669        1     54
  26    0     0.01   0.56   0.01    0.60     114 K    987 K    0.88    0.11    0.00    0.02      616        3        0     70
  27    1     0.08   0.07   1.20    1.20      41 M     50 M    0.18    0.28    0.05    0.06     1176     3176       91     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.15   0.01    0.75     857 K   7745 K    0.89    0.28    0.00    0.00    31248       60       12     62
 SKT    1     0.09   0.08   1.10    1.20     427 M    616 M    0.31    0.40    0.03    0.05    31416    37332      693     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.09   0.56    1.19     428 M    624 M    0.31    0.40    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   14 G ; Active cycles:  159 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 46.78 %

 C1 core residency: 6.52 %; C3 core residency: 0.39 %; C6 core residency: 46.30 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.09 => corresponds to 2.32 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.29 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     6664 M   6607 M   |    6%     6%   
 SKT    1       21 G     21 G   |   22%    22%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   57 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.62     0.27     213.57       9.21         203.18
 SKT   1    50.66    33.93     406.65      22.57         439.38
---------------------------------------------------------------------------------------------------------------
       *    51.28    34.20     620.22      31.78         438.37
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_n2_pT/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 23e9
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9803.03 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6630.15 --|
|-- Mem Ch  2: Reads (MB/s):   105.44 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    43.78 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   105.44 --||-- NODE 1 Mem Read (MB/s) :  9803.03 --|
|-- NODE 0 Mem Write(MB/s) :    43.78 --||-- NODE 1 Mem Write(MB/s) :  6630.15 --|
|-- NODE 0 P. Write (T/s):      31207 --||-- NODE 1 P. Write (T/s):     179751 --|
|-- NODE 0 Memory (MB/s):      149.22 --||-- NODE 1 Memory (MB/s):    16433.17 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9908.47                --|
            |--                System Write Throughput(MB/s):       6673.93                --|
            |--               System Memory Throughput(MB/s):      16582.40                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 252c
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      83 M        48    2689 K  1581 K    385 K     0    1176  
 1      60 M        55 K    28 M   263 M     79 M    12    1354 K
-----------------------------------------------------------------------
 *     144 M        55 K    31 M   264 M     80 M    12    1355 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.26        Core1: 140.42        
Core2: 21.95        Core3: 125.00        
Core4: 14.21        Core5: 136.53        
Core6: 19.85        Core7: 78.73        
Core8: 19.38        Core9: 66.75        
Core10: 18.98        Core11: 168.19        
Core12: 24.90        Core13: 171.22        
Core14: 23.58        Core15: 163.48        
Core16: 20.24        Core17: 172.36        
Core18: 20.10        Core19: 91.01        
Core20: 10.82        Core21: 22.80        
Core22: 19.66        Core23: 17.80        
Core24: 21.59        Core25: 24.61        
Core26: 23.08        Core27: 168.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.04
Socket1: 89.83
DDR read Latency(ns)
Socket0: 25590.76
Socket1: 241.30


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.94        Core1: 140.61        
Core2: 22.56        Core3: 126.68        
Core4: 20.26        Core5: 136.30        
Core6: 18.25        Core7: 84.88        
Core8: 17.55        Core9: 65.78        
Core10: 19.37        Core11: 168.85        
Core12: 23.35        Core13: 171.74        
Core14: 21.84        Core15: 164.97        
Core16: 17.08        Core17: 172.58        
Core18: 20.33        Core19: 91.50        
Core20: 13.26        Core21: 23.42        
Core22: 18.64        Core23: 18.50        
Core24: 18.40        Core25: 23.31        
Core26: 12.90        Core27: 168.41        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.64
Socket1: 90.71
DDR read Latency(ns)
Socket0: 26820.90
Socket1: 244.05
irq_total: 262248.327039589
cpu_total: 46.93
cpu_0: 1.26
cpu_1: 100.00
cpu_2: 1.40
cpu_3: 100.00
cpu_4: 1.00
cpu_5: 100.00
cpu_6: 0.60
cpu_7: 100.00
cpu_8: 1.00
cpu_9: 27.35
cpu_10: 0.53
cpu_11: 100.00
cpu_12: 0.67
cpu_13: 100.00
cpu_14: 0.67
cpu_15: 100.00
cpu_16: 0.80
cpu_17: 100.00
cpu_18: 0.47
cpu_19: 100.00
cpu_20: 1.93
cpu_21: 88.16
cpu_22: 1.60
cpu_23: 96.27
cpu_24: 1.66
cpu_25: 87.43
cpu_26: 1.13
cpu_27: 100.00
enp130s0f0_tx_bytes: 729641622
enp130s0f1_tx_bytes: 3460810833
enp4s0f0_tx_bytes: 4066269095
enp4s0f1_tx_bytes: 1194569782
Total_tx_bytes: 9451291332
enp130s0f0_tx_bytes_phy: 731679802
enp130s0f1_tx_bytes_phy: 3463880361
enp4s0f0_tx_bytes_phy: 4068098780
enp4s0f1_tx_bytes_phy: 1195158318
Total_tx_bytes_phy: 9458817261
enp130s0f0_rx_bytes_phy: 2765695232
enp130s0f1_rx_bytes_phy: 2336413309
enp4s0f0_rx_bytes_phy: 3149543
enp4s0f1_rx_bytes_phy: 1359027
Total_rx_bytes_phy: 5106617111
enp130s0f0_rx_bytes: 2749412759
enp130s0f1_rx_bytes: 2320961005
enp4s0f0_rx_bytes: 2969386
enp4s0f1_rx_bytes: 1281320
Total_rx_bytes: 5074624470
enp130s0f0_rx_packets_phy: 326964
enp130s0f1_rx_packets_phy: 307412
enp4s0f0_rx_packets_phy: 44993
enp4s0f1_rx_packets_phy: 19414
Total_rx_packets_phy: 698783
enp130s0f0_tx_packets_phy: 123399
enp130s0f1_tx_packets_phy: 422751
enp4s0f0_tx_packets_phy: 451119
enp4s0f1_tx_packets_phy: 133316
Total_tx_packets_phy: 1130585
enp130s0f0_tx_packets: 98819
enp130s0f1_tx_packets: 400470
enp4s0f0_tx_packets: 451116
enp4s0f1_tx_packets: 133309
Total_tx_packets: 1083714
enp130s0f0_rx_packets: 326968
enp130s0f1_rx_packets: 307377
enp4s0f0_rx_packets: 44990
enp4s0f1_rx_packets: 19413
Total_rx_packets: 698748


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.47        Core1: 141.17        
Core2: 24.92        Core3: 125.78        
Core4: 23.08        Core5: 134.18        
Core6: 16.55        Core7: 81.52        
Core8: 24.34        Core9: 63.99        
Core10: 18.82        Core11: 169.74        
Core12: 20.89        Core13: 171.87        
Core14: 18.75        Core15: 164.91        
Core16: 19.55        Core17: 172.89        
Core18: 20.81        Core19: 90.93        
Core20: 25.39        Core21: 23.64        
Core22: 27.15        Core23: 18.39        
Core24: 27.37        Core25: 22.66        
Core26: 25.20        Core27: 168.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.92
Socket1: 90.28
DDR read Latency(ns)
Socket0: 25797.25
Socket1: 241.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.10        Core1: 141.14        
Core2: 23.59        Core3: 126.80        
Core4: 21.64        Core5: 137.36        
Core6: 22.26        Core7: 85.76        
Core8: 18.52        Core9: 63.75        
Core10: 20.52        Core11: 170.27        
Core12: 24.89        Core13: 171.39        
Core14: 27.18        Core15: 164.16        
Core16: 22.88        Core17: 171.63        
Core18: 26.22        Core19: 90.64        
Core20: 22.69        Core21: 23.67        
Core22: 18.98        Core23: 18.16        
Core24: 20.79        Core25: 23.30        
Core26: 10.67        Core27: 168.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.52
Socket1: 90.53
DDR read Latency(ns)
Socket0: 26153.57
Socket1: 241.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.01        Core1: 141.19        
Core2: 24.31        Core3: 126.62        
Core4: 22.71        Core5: 136.14        
Core6: 22.31        Core7: 80.85        
Core8: 18.63        Core9: 64.12        
Core10: 19.57        Core11: 169.30        
Core12: 22.76        Core13: 171.67        
Core14: 23.59        Core15: 164.58        
Core16: 22.75        Core17: 172.41        
Core18: 24.29        Core19: 92.67        
Core20: 20.49        Core21: 23.89        
Core22: 11.32        Core23: 17.37        
Core24: 19.03        Core25: 23.43        
Core26: 14.58        Core27: 168.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.13
Socket1: 89.74
DDR read Latency(ns)
Socket0: 26319.53
Socket1: 246.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.25        Core1: 140.51        
Core2: 23.55        Core3: 127.27        
Core4: 21.65        Core5: 137.33        
Core6: 21.78        Core7: 86.87        
Core8: 23.26        Core9: 63.59        
Core10: 19.91        Core11: 170.46        
Core12: 21.03        Core13: 171.75        
Core14: 25.20        Core15: 165.15        
Core16: 25.88        Core17: 173.40        
Core18: 23.77        Core19: 90.29        
Core20: 24.37        Core21: 23.44        
Core22: 12.63        Core23: 19.28        
Core24: 20.92        Core25: 22.94        
Core26: 10.74        Core27: 168.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.78
Socket1: 91.10
DDR read Latency(ns)
Socket0: 26795.46
Socket1: 246.76
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 10131
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6016 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14458264566; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14458285742; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7229152096; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7229152096; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7229249267; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7229249267; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6024360728; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4080633; Consumed Joules: 249.06; Watts: 41.40; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 703287; Consumed DRAM Joules: 10.76; DRAM Watts: 1.79
S1P0; QPIClocks: 14458314130; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14458318162; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7229262565; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7229262565; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7229174022; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7229174022; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6019410498; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7779449; Consumed Joules: 474.82; Watts: 78.93; Thermal headroom below TjMax: 49
S1; Consumed DRAM energy units: 1726610; Consumed DRAM Joules: 26.42; DRAM Watts: 4.39
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 28ca
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.50   0.01    0.60     100 K    692 K    0.85    0.17    0.00    0.01     3248        3        1     70
   1    1     0.08   0.07   1.20    1.20      38 M     48 M    0.20    0.29    0.05    0.06     2464     3327       80     54
   2    0     0.02   1.38   0.01    0.74      84 K    551 K    0.85    0.26    0.00    0.00     2912        6        1     69
   3    1     0.14   0.11   1.20    1.20      32 M     42 M    0.23    0.37    0.02    0.03     1736     3267       42     54
   4    0     0.00   0.61   0.00    0.60      23 K    254 K    0.91    0.33    0.00    0.01      616        2        0     70
   5    1     0.13   0.11   1.20    1.20      36 M     46 M    0.21    0.29    0.03    0.04     1176     3164       12     54
   6    0     0.01   0.52   0.01    0.60     166 K   1392 K    0.88    0.10    0.00    0.02      616       12        2     70
   7    1     0.12   0.10   1.20    1.20      28 M     41 M    0.33    0.46    0.02    0.03     2352     2105      222     53
   8    0     0.01   0.47   0.01    0.60     140 K   1194 K    0.88    0.10    0.00    0.02      336        1        2     69
   9    1     0.11   0.45   0.24    0.68    3051 K   5470 K    0.44    0.38    0.00    0.00      112      176        8     55
  10    0     0.00   0.49   0.01    0.60      93 K    812 K    0.89    0.13    0.00    0.02      560        2        0     68
  11    1     0.04   0.03   1.20    1.20      45 M     53 M    0.14    0.21    0.12    0.14     1512     4053       22     53
  12    0     0.00   0.69   0.01    0.60      54 K    376 K    0.85    0.28    0.00    0.01     2016        5        0     70
  13    1     0.03   0.02   1.20    1.20      46 M     54 M    0.14    0.19    0.15    0.18     1456     3803       80     53
  14    0     0.00   0.44   0.00    0.60      31 K    310 K    0.90    0.17    0.00    0.02      168        0        1     70
  15    1     0.06   0.05   1.20    1.20      43 M     51 M    0.15    0.24    0.07    0.09     1400     3542       13     53
  16    0     0.00   0.33   0.00    0.60      13 K    142 K    0.90    0.19    0.00    0.02      224        0        0     70
  17    1     0.04   0.03   1.20    1.20      45 M     52 M    0.13    0.18    0.12    0.14     2072     3939      100     53
  18    0     0.00   0.38   0.00    0.60      13 K    172 K    0.92    0.20    0.00    0.01     1288        3        0     70
  19    1     0.14   0.11   1.20    1.20      28 M     48 M    0.41    0.44    0.02    0.03     2408     2945        1     54
  20    0     0.00   0.38   0.00    0.60    9052      143 K    0.94    0.22    0.00    0.01      840        1        0     71
  21    1     0.14   0.13   1.07    1.20      10 M     35 M    0.71    0.60    0.01    0.03     3360     1840       12     53
  22    0     0.06   1.74   0.03    1.04      43 K    640 K    0.93    0.58    0.00    0.00     6496       11        4     71
  23    1     0.18   0.16   1.16    1.20      10 M     41 M    0.74    0.65    0.01    0.02     3752     2266        0     54
  24    0     0.03   1.57   0.02    0.92      43 K    452 K    0.90    0.53    0.00    0.00     4088        8        1     71
  25    1     0.13   0.12   1.05    1.20      10 M     35 M    0.70    0.60    0.01    0.03     5040     1882        0     54
  26    0     0.02   1.29   0.02    0.88      35 K    426 K    0.92    0.53    0.00    0.00     5768        8        1     70
  27    1     0.04   0.03   1.20    1.20      44 M     52 M    0.14    0.20    0.11    0.13     2128     3821        2     55
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.08   0.01    0.74     855 K   7560 K    0.89    0.29    0.00    0.00    29176       62       13     62
 SKT    1     0.10   0.09   1.11    1.19     426 M    609 M    0.30    0.39    0.03    0.04    30968    40130      594     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.10   0.56    1.18     427 M    617 M    0.31    0.39    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   15 G ; Active cycles:  159 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 47.39 %

 C1 core residency: 6.56 %; C3 core residency: 0.25 %; C6 core residency: 45.80 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.10 => corresponds to 2.41 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.35 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     6518 M   6462 M   |    6%     6%   
 SKT    1       21 G     21 G   |   21%    21%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   55 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.54     0.23     212.35       9.13         209.39
 SKT   1    50.10    33.89     405.41      22.42         439.04
---------------------------------------------------------------------------------------------------------------
       *    50.64    34.12     617.77      31.55         439.07
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_n2_pT/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2aa1
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9915.32 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6576.50 --|
|-- Mem Ch  2: Reads (MB/s):   111.60 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    47.77 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   111.60 --||-- NODE 1 Mem Read (MB/s) :  9915.32 --|
|-- NODE 0 Mem Write(MB/s) :    47.77 --||-- NODE 1 Mem Write(MB/s) :  6576.50 --|
|-- NODE 0 P. Write (T/s):      31208 --||-- NODE 1 P. Write (T/s):     180985 --|
|-- NODE 0 Memory (MB/s):      159.36 --||-- NODE 1 Memory (MB/s):    16491.82 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      10026.92                --|
            |--                System Write Throughput(MB/s):       6624.26                --|
            |--               System Memory Throughput(MB/s):      16651.18                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2bdb
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      81 M        36    3618 K  1571 K    391 K     0    1320  
 1      79 M        52 K    30 M   289 M     82 M     0    1393 K
-----------------------------------------------------------------------
 *     161 M        52 K    34 M   290 M     82 M     0    1395 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.98        Core1: 131.86        
Core2: 23.15        Core3: 127.40        
Core4: 18.52        Core5: 136.61        
Core6: 13.22        Core7: 90.94        
Core8: 21.02        Core9: 80.09        
Core10: 18.02        Core11: 167.03        
Core12: 21.86        Core13: 153.53        
Core14: 21.68        Core15: 163.23        
Core16: 20.65        Core17: 152.68        
Core18: 22.06        Core19: 15.34        
Core20: 22.86        Core21: 25.57        
Core22: 21.99        Core23: 74.81        
Core24: 22.00        Core25: 24.85        
Core26: 10.53        Core27: 147.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.35
Socket1: 86.16
DDR read Latency(ns)
Socket0: 25013.33
Socket1: 245.11


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.42        Core1: 131.48        
Core2: 22.86        Core3: 126.17        
Core4: 24.57        Core5: 133.84        
Core6: 25.31        Core7: 93.28        
Core8: 25.90        Core9: 81.72        
Core10: 25.98        Core11: 166.27        
Core12: 21.36        Core13: 151.68        
Core14: 21.44        Core15: 162.64        
Core16: 26.03        Core17: 151.39        
Core18: 25.51        Core19: 15.76        
Core20: 16.71        Core21: 25.94        
Core22: 22.17        Core23: 65.12        
Core24: 27.04        Core25: 23.82        
Core26: 24.73        Core27: 146.71        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.07
Socket1: 84.91
DDR read Latency(ns)
Socket0: 25433.88
Socket1: 246.89
irq_total: 291829.418313339
cpu_total: 46.71
cpu_0: 1.66
cpu_1: 100.00
cpu_2: 1.53
cpu_3: 100.00
cpu_4: 0.93
cpu_5: 100.00
cpu_6: 1.13
cpu_7: 100.00
cpu_8: 0.73
cpu_9: 18.03
cpu_10: 0.80
cpu_11: 100.00
cpu_12: 1.33
cpu_13: 100.00
cpu_14: 0.93
cpu_15: 100.00
cpu_16: 0.53
cpu_17: 100.00
cpu_18: 0.47
cpu_19: 94.94
cpu_20: 0.73
cpu_21: 90.15
cpu_22: 1.40
cpu_23: 100.00
cpu_24: 2.13
cpu_25: 89.75
cpu_26: 0.80
cpu_27: 100.00
enp130s0f0_tx_bytes: 983955102
enp130s0f1_tx_bytes: 4136886757
enp4s0f0_tx_bytes: 4102781645
enp4s0f1_tx_bytes: 1133330874
Total_tx_bytes: 10356954378
enp130s0f0_tx_packets_phy: 150274
enp130s0f1_tx_packets_phy: 502873
enp4s0f0_tx_packets_phy: 455193
enp4s0f1_tx_packets_phy: 126550
Total_tx_packets_phy: 1234890
enp130s0f0_tx_bytes_phy: 986003617
enp130s0f1_tx_bytes_phy: 4140522704
enp4s0f0_tx_bytes_phy: 4104692015
enp4s0f1_tx_bytes_phy: 1133847637
Total_tx_bytes_phy: 10365065973
enp130s0f0_tx_packets: 127156
enp130s0f1_tx_packets: 477533
enp4s0f0_tx_packets: 455184
enp4s0f1_tx_packets: 126549
Total_tx_packets: 1186422
enp130s0f0_rx_bytes: 2503937204
enp130s0f1_rx_bytes: 2666695669
enp4s0f0_rx_bytes: 3037248
enp4s0f1_rx_bytes: 1230749
Total_rx_bytes: 5174900870
enp130s0f0_rx_bytes_phy: 2520518892
enp130s0f1_rx_bytes_phy: 2684438195
enp4s0f0_rx_bytes_phy: 3221449
enp4s0f1_rx_bytes_phy: 1305349
Total_rx_bytes_phy: 5209483885
enp130s0f0_rx_packets_phy: 301619
enp130s0f1_rx_packets_phy: 346950
enp4s0f0_rx_packets_phy: 46021
enp4s0f1_rx_packets_phy: 18647
Total_rx_packets_phy: 713237
enp130s0f0_rx_packets: 301622
enp130s0f1_rx_packets: 346868
enp4s0f0_rx_packets: 46018
enp4s0f1_rx_packets: 18647
Total_rx_packets: 713155


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 10.89        Core1: 132.08        
Core2: 22.57        Core3: 127.93        
Core4: 20.98        Core5: 136.44        
Core6: 16.33        Core7: 96.25        
Core8: 20.82        Core9: 82.74        
Core10: 19.10        Core11: 167.26        
Core12: 20.98        Core13: 152.71        
Core14: 20.94        Core15: 163.94        
Core16: 22.15        Core17: 151.66        
Core18: 22.68        Core19: 15.22        
Core20: 13.82        Core21: 23.50        
Core22: 23.79        Core23: 71.61        
Core24: 22.57        Core25: 25.70        
Core26: 22.49        Core27: 147.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.17
Socket1: 85.33
DDR read Latency(ns)
Socket0: 23992.96
Socket1: 247.57


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.39        Core1: 132.84        
Core2: 21.33        Core3: 127.41        
Core4: 18.87        Core5: 136.70        
Core6: 17.87        Core7: 94.96        
Core8: 24.91        Core9: 76.63        
Core10: 21.07        Core11: 166.92        
Core12: 21.53        Core13: 152.28        
Core14: 21.61        Core15: 163.02        
Core16: 22.28        Core17: 150.59        
Core18: 22.20        Core19: 15.19        
Core20: 23.39        Core21: 25.24        
Core22: 23.84        Core23: 76.32        
Core24: 22.20        Core25: 23.81        
Core26: 11.08        Core27: 147.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.72
Socket1: 85.75
DDR read Latency(ns)
Socket0: 24214.72
Socket1: 244.26


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.72        Core1: 131.41        
Core2: 21.36        Core3: 126.39        
Core4: 21.29        Core5: 135.21        
Core6: 12.88        Core7: 96.17        
Core8: 19.89        Core9: 81.61        
Core10: 20.98        Core11: 166.19        
Core12: 22.04        Core13: 151.78        
Core14: 21.19        Core15: 163.39        
Core16: 22.27        Core17: 150.28        
Core18: 22.49        Core19: 15.21        
Core20: 24.91        Core21: 22.85        
Core22: 22.97        Core23: 63.33        
Core24: 10.45        Core25: 26.99        
Core26: 21.83        Core27: 147.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.93
Socket1: 84.48
DDR read Latency(ns)
Socket0: 24511.93
Socket1: 245.55


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.03        Core1: 133.02        
Core2: 22.68        Core3: 125.63        
Core4: 20.27        Core5: 136.20        
Core6: 18.36        Core7: 94.53        
Core8: 19.86        Core9: 79.68        
Core10: 22.19        Core11: 166.40        
Core12: 21.37        Core13: 153.96        
Core14: 21.79        Core15: 162.99        
Core16: 23.04        Core17: 150.09        
Core18: 23.88        Core19: 16.73        
Core20: 22.01        Core21: 23.68        
Core22: 21.40        Core23: 54.77        
Core24: 12.84        Core25: 26.39        
Core26: 22.37        Core27: 147.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.68
Socket1: 84.64
DDR read Latency(ns)
Socket0: 25048.01
Socket1: 246.50
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 11858
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14427880542; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14427891070; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7213949784; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7213949784; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7214034032; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7214034032; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6011640194; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4069475; Consumed Joules: 248.38; Watts: 41.36; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 703433; Consumed DRAM Joules: 10.76; DRAM Watts: 1.79
S1P0; QPIClocks: 14427786298; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14427789362; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7213985305; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7213985305; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7213903508; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7213903508; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6009319321; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7792095; Consumed Joules: 475.59; Watts: 79.19; Thermal headroom below TjMax: 49
S1; Consumed DRAM energy units: 1718672; Consumed DRAM Joules: 26.30; DRAM Watts: 4.38
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2f87
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.46   0.01    0.60     143 K   1161 K    0.88    0.10    0.00    0.02     4648        7        1     70
   1    1     0.07   0.06   1.20    1.20      40 M     51 M    0.21    0.28    0.06    0.07     2296     2860        1     54
   2    0     0.05   1.47   0.03    0.96     105 K   1096 K    0.90    0.45    0.00    0.00     5936        9        2     69
   3    1     0.11   0.10   1.20    1.20      35 M     45 M    0.22    0.37    0.03    0.04     2184     3038       33     53
   4    0     0.00   0.74   0.01    0.60      48 K    414 K    0.88    0.25    0.00    0.01      728        2        0     70
   5    1     0.07   0.06   1.20    1.20      40 M     51 M    0.20    0.28    0.06    0.07     2520     3658       88     54
   6    0     0.00   0.61   0.01    0.60      61 K    288 K    0.79    0.27    0.00    0.01     4200       15        3     69
   7    1     0.14   0.12   1.20    1.20      30 M     43 M    0.30    0.42    0.02    0.03     2912     1453      202     53
   8    0     0.02   1.82   0.01    0.75      32 K    313 K    0.90    0.39    0.00    0.00     1232        3        2     68
   9    1     0.07   0.42   0.17    0.62    1906 K   3322 K    0.43    0.29    0.00    0.00      168      180       27     55
  10    0     0.00   0.57   0.00    0.60      15 K    164 K    0.90    0.30    0.00    0.01      112        3        0     68
  11    1     0.03   0.03   1.20    1.20      48 M     55 M    0.14    0.19    0.16    0.18     1288     3812        5     53
  12    0     0.00   0.64   0.00    0.60      22 K    205 K    0.89    0.29    0.00    0.01      616        1        0     70
  13    1     0.10   0.09   1.20    1.20      40 M     48 M    0.17    0.27    0.04    0.05     1904     3072        6     53
  14    0     0.00   0.72   0.00    0.60      24 K    178 K    0.86    0.27    0.00    0.01     1232        1        0     70
  15    1     0.04   0.03   1.20    1.20      47 M     54 M    0.13    0.21    0.13    0.16     1400     4177       12     53
  16    0     0.00   0.31   0.00    0.60    9616      108 K    0.91    0.15    0.00    0.02      224        0        0     70
  17    1     0.09   0.08   1.20    1.20      41 M     50 M    0.16    0.29    0.04    0.05     1120     1959      131     53
  18    0     0.00   0.31   0.00    0.60      13 K    155 K    0.91    0.19    0.00    0.02      504        1        0     70
  19    1     0.20   0.18   1.14    1.20    8863 K     44 M    0.80    0.65    0.00    0.02     3696     1933        0     54
  20    0     0.01   1.61   0.01    0.70      49 K    250 K    0.80    0.33    0.00    0.00     4144        4        2     71
  21    1     0.14   0.12   1.09    1.20      12 M     37 M    0.67    0.59    0.01    0.03     2296     1505        2     54
  22    0     0.00   0.48   0.01    0.60      87 K    926 K    0.91    0.08    0.00    0.02      392        2        0     71
  23    1     0.12   0.10   1.20    1.20      25 M     42 M    0.39    0.46    0.02    0.03     2800     1518        8     54
  24    0     0.01   0.51   0.01    0.60     176 K   1723 K    0.90    0.07    0.00    0.03      840        4        2     71
  25    1     0.13   0.12   1.08    1.20      12 M     36 M    0.67    0.60    0.01    0.03     4144     1729        0     54
  26    0     0.04   1.30   0.03    0.89     150 K   1630 K    0.91    0.34    0.00    0.00     6776       12        3     70
  27    1     0.08   0.07   1.20    1.20      40 M     48 M    0.17    0.31    0.05    0.06     2128     4032        8     55
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.08   0.01    0.73     940 K   8619 K    0.89    0.25    0.00    0.01    31584       64       15     62
 SKT    1     0.10   0.09   1.11    1.19     427 M    614 M    0.30    0.40    0.03    0.04    30856    34926      522     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.10   0.56    1.18     428 M    623 M    0.31    0.40    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   15 G ; Active cycles:  156 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 47.28 %

 C1 core residency: 6.30 %; C3 core residency: 0.22 %; C6 core residency: 46.20 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.10 => corresponds to 2.50 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.39 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     6497 M   6442 M   |    6%     6%   
 SKT    1       21 G     21 G   |   21%    21%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   55 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.56     0.24     207.59       8.94         237.47
 SKT   1    49.60    32.91     398.48      21.93         441.44
---------------------------------------------------------------------------------------------------------------
       *    50.15    33.15     606.07      30.87         441.11
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_n2_pT/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3160
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9807.99 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6639.99 --|
|-- Mem Ch  2: Reads (MB/s):   114.01 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    47.15 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   114.01 --||-- NODE 1 Mem Read (MB/s) :  9807.99 --|
|-- NODE 0 Mem Write(MB/s) :    47.15 --||-- NODE 1 Mem Write(MB/s) :  6639.99 --|
|-- NODE 0 P. Write (T/s):      31163 --||-- NODE 1 P. Write (T/s):     177057 --|
|-- NODE 0 Memory (MB/s):      161.16 --||-- NODE 1 Memory (MB/s):    16447.97 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9922.00                --|
            |--                System Write Throughput(MB/s):       6687.14                --|
            |--               System Memory Throughput(MB/s):      16609.13                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3295
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      76 M        72    2574 K  2255 K    393 K     0    1236  
 1      83 M        56 K    33 M   287 M     84 M     0    1403 K
-----------------------------------------------------------------------
 *     159 M        56 K    36 M   289 M     84 M     0    1404 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.27        Core1: 120.35        
Core2: 21.05        Core3: 123.94        
Core4: 24.35        Core5: 133.30        
Core6: 21.67        Core7: 91.46        
Core8: 25.54        Core9: 77.26        
Core10: 24.64        Core11: 151.01        
Core12: 25.44        Core13: 153.84        
Core14: 24.48        Core15: 139.30        
Core16: 24.89        Core17: 163.65        
Core18: 25.14        Core19: 22.94        
Core20: 25.89        Core21: 24.57        
Core22: 26.54        Core23: 29.73        
Core24: 22.48        Core25: 28.71        
Core26: 21.90        Core27: 151.38        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.70
Socket1: 81.60
DDR read Latency(ns)
Socket0: 24291.28
Socket1: 241.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.64        Core1: 121.59        
Core2: 19.36        Core3: 125.49        
Core4: 21.85        Core5: 134.27        
Core6: 17.75        Core7: 92.58        
Core8: 23.18        Core9: 76.72        
Core10: 21.46        Core11: 152.93        
Core12: 18.71        Core13: 154.78        
Core14: 20.40        Core15: 151.61        
Core16: 25.87        Core17: 163.56        
Core18: 24.48        Core19: 23.68        
Core20: 23.60        Core21: 34.13        
Core22: 20.22        Core23: 26.54        
Core24: 22.42        Core25: 23.29        
Core26: 11.00        Core27: 152.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.05
Socket1: 82.68
DDR read Latency(ns)
Socket0: 24269.72
Socket1: 241.82
irq_total: 307138.118739323
cpu_total: 46.40
cpu_0: 2.26
cpu_1: 100.00
cpu_2: 1.66
cpu_3: 100.00
cpu_4: 1.06
cpu_5: 100.00
cpu_6: 1.33
cpu_7: 100.00
cpu_8: 0.60
cpu_9: 10.31
cpu_10: 0.60
cpu_11: 100.00
cpu_12: 0.60
cpu_13: 100.00
cpu_14: 0.80
cpu_15: 94.54
cpu_16: 0.60
cpu_17: 100.00
cpu_18: 0.40
cpu_19: 91.28
cpu_20: 0.40
cpu_21: 99.07
cpu_22: 0.60
cpu_23: 93.28
cpu_24: 1.86
cpu_25: 96.27
cpu_26: 1.66
cpu_27: 100.00
enp130s0f0_tx_bytes: 912567559
enp130s0f1_tx_bytes: 4290752347
enp4s0f0_tx_bytes: 4059703818
enp4s0f1_tx_bytes: 1036351150
Total_tx_bytes: 10299374874
enp130s0f0_tx_packets: 121212
enp130s0f1_tx_packets: 492352
enp4s0f0_tx_packets: 450822
enp4s0f1_tx_packets: 115738
Total_tx_packets: 1180124
enp130s0f0_tx_bytes_phy: 914804514
enp130s0f1_tx_bytes_phy: 4294519042
enp4s0f0_tx_bytes_phy: 4061649078
enp4s0f1_tx_bytes_phy: 1036921582
Total_tx_bytes_phy: 10307894216
enp130s0f0_rx_bytes_phy: 2862946329
enp130s0f1_rx_bytes_phy: 2359222740
enp4s0f0_rx_bytes_phy: 3824681
enp4s0f1_rx_bytes_phy: 1195773
Total_rx_bytes_phy: 5227189523
enp130s0f0_rx_bytes: 2844223142
enp130s0f1_rx_bytes: 2343798594
enp4s0f0_rx_bytes: 3605566
enp4s0f1_rx_bytes: 1127404
Total_rx_bytes: 5192754706
enp130s0f0_rx_packets: 339935
enp130s0f1_rx_packets: 309990
enp4s0f0_rx_packets: 54629
enp4s0f1_rx_packets: 17081
Total_rx_packets: 721635
enp130s0f0_rx_packets_phy: 339931
enp130s0f1_rx_packets_phy: 310069
enp4s0f0_rx_packets_phy: 54638
enp4s0f1_rx_packets_phy: 17082
Total_rx_packets_phy: 721720
enp130s0f0_tx_packets_phy: 150779
enp130s0f1_tx_packets_phy: 516179
enp4s0f0_tx_packets_phy: 450838
enp4s0f1_tx_packets_phy: 115750
Total_tx_packets_phy: 1233546


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.55        Core1: 122.37        
Core2: 22.53        Core3: 126.03        
Core4: 20.60        Core5: 133.70        
Core6: 18.51        Core7: 92.58        
Core8: 15.99        Core9: 75.68        
Core10: 18.84        Core11: 149.83        
Core12: 19.75        Core13: 159.00        
Core14: 21.64        Core15: 159.60        
Core16: 20.57        Core17: 165.69        
Core18: 23.13        Core19: 20.60        
Core20: 10.64        Core21: 38.75        
Core22: 20.94        Core23: 29.17        
Core24: 22.37        Core25: 21.36        
Core26: 16.08        Core27: 152.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.04
Socket1: 83.14
DDR read Latency(ns)
Socket0: 23919.43
Socket1: 243.15


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.14        Core1: 119.74        
Core2: 21.90        Core3: 126.76        
Core4: 10.42        Core5: 128.30        
Core6: 19.36        Core7: 94.37        
Core8: 19.25        Core9: 76.38        
Core10: 20.57        Core11: 152.70        
Core12: 19.46        Core13: 156.66        
Core14: 19.08        Core15: 160.93        
Core16: 24.42        Core17: 165.51        
Core18: 25.71        Core19: 23.54        
Core20: 13.19        Core21: 37.26        
Core22: 19.05        Core23: 27.84        
Core24: 22.27        Core25: 19.76        
Core26: 21.88        Core27: 153.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.60
Socket1: 82.66
DDR read Latency(ns)
Socket0: 24044.27
Socket1: 247.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.68        Core1: 120.18        
Core2: 11.81        Core3: 125.55        
Core4: 13.54        Core5: 130.74        
Core6: 17.32        Core7: 94.25        
Core8: 22.58        Core9: 74.79        
Core10: 18.06        Core11: 150.52        
Core12: 20.46        Core13: 157.66        
Core14: 18.87        Core15: 147.98        
Core16: 24.47        Core17: 166.15        
Core18: 22.95        Core19: 20.88        
Core20: 20.21        Core21: 37.18        
Core22: 22.93        Core23: 28.34        
Core24: 22.37        Core25: 20.44        
Core26: 22.13        Core27: 152.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.21
Socket1: 81.66
DDR read Latency(ns)
Socket0: 24614.45
Socket1: 246.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.77        Core1: 119.73        
Core2: 15.24        Core3: 126.64        
Core4: 21.91        Core5: 130.03        
Core6: 23.15        Core7: 93.51        
Core8: 20.46        Core9: 75.78        
Core10: 21.88        Core11: 152.67        
Core12: 24.45        Core13: 157.32        
Core14: 22.94        Core15: 159.28        
Core16: 28.38        Core17: 166.55        
Core18: 22.96        Core19: 23.01        
Core20: 23.67        Core21: 33.14        
Core22: 24.16        Core23: 29.42        
Core24: 22.48        Core25: 20.64        
Core26: 22.31        Core27: 152.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.49
Socket1: 82.73
DDR read Latency(ns)
Socket0: 24231.28
Socket1: 247.43
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 13594
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14447778094; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14447794290; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7223902081; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7223902081; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7223996564; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7223996564; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6019966386; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4089687; Consumed Joules: 249.61; Watts: 41.57; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 705472; Consumed DRAM Joules: 10.79; DRAM Watts: 1.80
S1P0; QPIClocks: 14447773030; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14447777626; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7223983691; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7223983691; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7223898912; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7223898912; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6020029138; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7796953; Consumed Joules: 475.89; Watts: 79.25; Thermal headroom below TjMax: 49
S1; Consumed DRAM energy units: 1722767; Consumed DRAM Joules: 26.36; DRAM Watts: 4.39
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3650
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.02   0.98   0.02    0.82     124 K    991 K    0.87    0.32    0.00    0.01     7280       10        2     70
   1    1     0.06   0.05   1.20    1.20      40 M     51 M    0.20    0.30    0.07    0.09     2240     3263        1     54
   2    0     0.01   0.55   0.01    0.60     182 K   1756 K    0.90    0.09    0.00    0.02     1120        4        3     69
   3    1     0.12   0.10   1.20    1.20      34 M     44 M    0.22    0.36    0.03    0.04     1568     2837       35     53
   4    0     0.01   0.56   0.02    0.60     215 K   2044 K    0.89    0.08    0.00    0.02     1624        5        5     70
   5    1     0.13   0.11   1.20    1.20      37 M     47 M    0.20    0.32    0.03    0.04     1680     3353      149     54
   6    0     0.01   0.55   0.01    0.60     116 K   1209 K    0.90    0.09    0.00    0.02      896        8        1     70
   7    1     0.15   0.12   1.20    1.20      30 M     48 M    0.37    0.45    0.02    0.03     1904     1911      182     53
   8    0     0.00   0.72   0.01    0.60      40 K    413 K    0.90    0.23    0.00    0.01      336        1        0     69
   9    1     0.04   0.38   0.11    0.60    1355 K   2337 K    0.42    0.21    0.00    0.01       56      142        4     55
  10    0     0.00   0.74   0.00    0.60      18 K    209 K    0.91    0.32    0.00    0.01     1120        7        0     68
  11    1     0.09   0.07   1.20    1.20      42 M     50 M    0.17    0.27    0.05    0.06     1456     3454       14     53
  12    0     0.02   1.91   0.01    0.80      18 K    201 K    0.91    0.43    0.00    0.00      448        1        1     70
  13    1     0.07   0.06   1.20    1.20      45 M     53 M    0.15    0.25    0.06    0.08     1792     3663      167     53
  14    0     0.00   0.92   0.00    0.60      20 K    161 K    0.87    0.26    0.00    0.01      896        1        0     70
  15    1     0.05   0.05   1.15    1.19      43 M     51 M    0.15    0.24    0.08    0.09     1736     3732       45     52
  16    0     0.00   0.63   0.00    0.60      16 K    151 K    0.89    0.22    0.00    0.01      280        1        0     70
  17    1     0.04   0.03   1.20    1.20      48 M     55 M    0.13    0.19    0.13    0.15     2128     4882        1     53
  18    0     0.00   0.41   0.00    0.60    9946      147 K    0.93    0.18    0.00    0.02      168        0        1     70
  19    1     0.16   0.14   1.11    1.20      11 M     41 M    0.72    0.62    0.01    0.03     4536     1648       18     54
  20    0     0.00   0.43   0.00    0.60    8476      137 K    0.94    0.20    0.00    0.01      840        1        0     71
  21    1     0.17   0.14   1.19    1.20      14 M     48 M    0.69    0.60    0.01    0.03     3416     1548        1     53
  22    0     0.00   0.59   0.00    0.60      19 K    167 K    0.88    0.26    0.00    0.01     1736        3        1     71
  23    1     0.13   0.12   1.13    1.20      14 M     41 M    0.66    0.60    0.01    0.03     3808     1504        1     54
  24    0     0.06   1.76   0.03    1.05      45 K    668 K    0.93    0.57    0.00    0.00     9856       13        2     71
  25    1     0.18   0.15   1.16    1.20      12 M     39 M    0.67    0.60    0.01    0.02     4144     1626        0     53
  26    0     0.03   1.60   0.02    0.95      42 K    487 K    0.91    0.53    0.00    0.00     4480        9        2     70
  27    1     0.06   0.05   1.20    1.20      43 M     51 M    0.15    0.28    0.07    0.09     1680     1824        1     55
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.13   0.01    0.75     880 K   8750 K    0.90    0.25    0.00    0.01    31080       64       18     62
 SKT    1     0.10   0.09   1.10    1.19     421 M    626 M    0.33    0.42    0.03    0.04    32144    35387      619     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.10   0.56    1.18     422 M    635 M    0.33    0.42    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   16 G ; Active cycles:  157 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 46.98 %

 C1 core residency: 6.10 %; C3 core residency: 0.31 %; C6 core residency: 46.61 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.10 => corresponds to 2.55 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.42 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     6546 M   6485 M   |    6%     6%   
 SKT    1       21 G     21 G   |   21%    21%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   55 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.57     0.23     209.55       9.02         209.02
 SKT   1    49.41    33.52     401.16      22.09         433.65
---------------------------------------------------------------------------------------------------------------
       *    49.99    33.75     610.70      31.12         433.47
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_n2_pT/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 382a
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9927.91 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6596.38 --|
|-- Mem Ch  2: Reads (MB/s):   107.85 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    44.28 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   107.85 --||-- NODE 1 Mem Read (MB/s) :  9927.91 --|
|-- NODE 0 Mem Write(MB/s) :    44.28 --||-- NODE 1 Mem Write(MB/s) :  6596.38 --|
|-- NODE 0 P. Write (T/s):      31219 --||-- NODE 1 P. Write (T/s):     181607 --|
|-- NODE 0 Memory (MB/s):      152.13 --||-- NODE 1 Memory (MB/s):    16524.29 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      10035.76                --|
            |--                System Write Throughput(MB/s):       6640.66                --|
            |--               System Memory Throughput(MB/s):      16676.42                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3960
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      85 M       408      12 M  2993 K    363 K     0     588  
 1      73 M        69 K    34 M   289 M     84 M    36    1298 K
-----------------------------------------------------------------------
 *     159 M        69 K    47 M   292 M     84 M    36    1298 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.38        Core1: 121.06        
Core2: 24.24        Core3: 125.99        
Core4: 10.63        Core5: 134.28        
Core6: 20.41        Core7: 104.29        
Core8: 18.29        Core9: 68.68        
Core10: 17.89        Core11: 166.52        
Core12: 19.64        Core13: 163.40        
Core14: 18.21        Core15: 165.17        
Core16: 25.19        Core17: 160.94        
Core18: 23.25        Core19: 18.58        
Core20: 22.88        Core21: 22.06        
Core22: 21.24        Core23: 51.59        
Core24: 14.15        Core25: 25.76        
Core26: 22.42        Core27: 141.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.47
Socket1: 85.26
DDR read Latency(ns)
Socket0: 25561.94
Socket1: 247.83


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.35        Core1: 124.26        
Core2: 20.11        Core3: 126.63        
Core4: 13.05        Core5: 135.02        
Core6: 18.75        Core7: 106.27        
Core8: 17.90        Core9: 65.60        
Core10: 21.03        Core11: 167.21        
Core12: 23.43        Core13: 163.25        
Core14: 21.89        Core15: 165.61        
Core16: 24.61        Core17: 159.94        
Core18: 23.67        Core19: 18.00        
Core20: 23.85        Core21: 22.30        
Core22: 23.55        Core23: 58.12        
Core24: 10.40        Core25: 23.28        
Core26: 23.10        Core27: 144.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.60
Socket1: 85.12
DDR read Latency(ns)
Socket0: 25936.20
Socket1: 250.09
irq_total: 279333.082415326
cpu_total: 46.68
cpu_0: 1.06
cpu_1: 100.00
cpu_2: 1.66
cpu_3: 100.00
cpu_4: 1.06
cpu_5: 100.00
cpu_6: 0.60
cpu_7: 100.00
cpu_8: 0.53
cpu_9: 7.65
cpu_10: 0.86
cpu_11: 100.00
cpu_12: 0.60
cpu_13: 100.00
cpu_14: 0.40
cpu_15: 100.00
cpu_16: 0.33
cpu_17: 100.00
cpu_18: 0.27
cpu_19: 97.07
cpu_20: 0.93
cpu_21: 91.82
cpu_22: 0.40
cpu_23: 99.73
cpu_24: 2.93
cpu_25: 97.27
cpu_26: 1.93
cpu_27: 100.00
enp130s0f0_rx_packets_phy: 313301
enp130s0f1_rx_packets_phy: 340410
enp4s0f0_rx_packets_phy: 41403
enp4s0f1_rx_packets_phy: 16815
Total_rx_packets_phy: 711929
enp130s0f0_rx_packets: 313302
enp130s0f1_rx_packets: 340382
enp4s0f0_rx_packets: 41397
enp4s0f1_rx_packets: 16815
Total_rx_packets: 711896
enp130s0f0_tx_bytes: 1067225028
enp130s0f1_tx_bytes: 3892088376
enp4s0f0_tx_bytes: 4419341561
enp4s0f1_tx_bytes: 994062227
Total_tx_bytes: 10372717192
enp130s0f0_rx_bytes_phy: 2631060081
enp130s0f1_rx_bytes_phy: 2688114708
enp4s0f0_rx_bytes_phy: 2898171
enp4s0f1_rx_bytes_phy: 1177092
Total_rx_bytes_phy: 5323250052
enp130s0f0_rx_bytes: 2613707173
enp130s0f1_rx_bytes: 2670853989
enp4s0f0_rx_bytes: 2732203
enp4s0f1_rx_bytes: 1109821
Total_rx_bytes: 5288403186
enp130s0f0_tx_packets: 136164
enp130s0f1_tx_packets: 451005
enp4s0f0_tx_packets: 490367
enp4s0f1_tx_packets: 111014
Total_tx_packets: 1188550
enp130s0f0_tx_packets_phy: 161296
enp130s0f1_tx_packets_phy: 476695
enp4s0f0_tx_packets_phy: 490357
enp4s0f1_tx_packets_phy: 111015
Total_tx_packets_phy: 1239363
enp130s0f0_tx_bytes_phy: 1069353293
enp130s0f1_tx_bytes_phy: 3895553219
enp4s0f0_tx_bytes_phy: 4421212506
enp4s0f1_tx_bytes_phy: 994510483
Total_tx_bytes_phy: 10380629501


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.21        Core1: 122.34        
Core2: 22.05        Core3: 128.23        
Core4: 22.87        Core5: 136.53        
Core6: 20.09        Core7: 106.74        
Core8: 17.49        Core9: 65.74        
Core10: 18.42        Core11: 167.24        
Core12: 22.22        Core13: 164.17        
Core14: 21.61        Core15: 166.04        
Core16: 24.19        Core17: 162.11        
Core18: 23.27        Core19: 18.28        
Core20: 21.15        Core21: 21.48        
Core22: 23.52        Core23: 64.05        
Core24: 11.46        Core25: 25.52        
Core26: 17.73        Core27: 145.56        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.06
Socket1: 87.16
DDR read Latency(ns)
Socket0: 25513.96
Socket1: 250.55


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.08        Core1: 122.51        
Core2: 19.46        Core3: 127.42        
Core4: 19.75        Core5: 135.73        
Core6: 23.14        Core7: 106.05        
Core8: 19.36        Core9: 62.36        
Core10: 19.63        Core11: 166.97        
Core12: 18.50        Core13: 163.67        
Core14: 21.16        Core15: 165.81        
Core16: 23.94        Core17: 160.46        
Core18: 22.26        Core19: 18.76        
Core20: 23.40        Core21: 22.15        
Core22: 23.48        Core23: 57.14        
Core24: 10.15        Core25: 25.35        
Core26: 19.61        Core27: 144.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.42
Socket1: 86.29
DDR read Latency(ns)
Socket0: 25950.21
Socket1: 250.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.37        Core1: 120.29        
Core2: 25.57        Core3: 125.64        
Core4: 21.16        Core5: 136.11        
Core6: 24.75        Core7: 105.35        
Core8: 27.43        Core9: 56.13        
Core10: 23.70        Core11: 166.57        
Core12: 26.95        Core13: 163.67        
Core14: 19.55        Core15: 165.21        
Core16: 26.66        Core17: 156.64        
Core18: 27.04        Core19: 18.21        
Core20: 26.82        Core21: 21.35        
Core22: 26.85        Core23: 58.12        
Core24: 13.19        Core25: 25.23        
Core26: 21.97        Core27: 141.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.96
Socket1: 85.05
DDR read Latency(ns)
Socket0: 25768.53
Socket1: 250.54


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.70        Core1: 122.68        
Core2: 26.77        Core3: 126.23        
Core4: 24.87        Core5: 134.24        
Core6: 23.16        Core7: 104.10        
Core8: 10.80        Core9: 60.04        
Core10: 20.52        Core11: 166.53        
Core12: 18.88        Core13: 163.93        
Core14: 25.92        Core15: 164.74        
Core16: 25.88        Core17: 160.92        
Core18: 24.33        Core19: 18.55        
Core20: 20.23        Core21: 23.78        
Core22: 23.99        Core23: 59.59        
Core24: 21.19        Core25: 25.19        
Core26: 26.65        Core27: 141.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.77
Socket1: 86.51
DDR read Latency(ns)
Socket0: 26223.29
Socket1: 249.51
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 15304
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14440063338; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14440077302; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7220042476; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7220042476; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7220148982; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7220148982; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6016750803; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4058266; Consumed Joules: 247.70; Watts: 41.24; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 702770; Consumed DRAM Joules: 10.75; DRAM Watts: 1.79
S1P0; QPIClocks: 14440060622; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14440068914; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7220134924; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7220134924; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7220048706; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7220048706; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006200988; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7805703; Consumed Joules: 476.42; Watts: 79.32; Thermal headroom below TjMax: 49
S1; Consumed DRAM energy units: 1717976; Consumed DRAM Joules: 26.29; DRAM Watts: 4.38
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3d16
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.47   0.01    0.60     109 K    808 K    0.86    0.14    0.00    0.02     1456        2        2     71
   1    1     0.06   0.05   1.20    1.20      41 M     52 M    0.21    0.30    0.07    0.09     2296     2759        1     54
   2    0     0.03   1.39   0.02    0.87     147 K    898 K    0.84    0.39    0.00    0.00     6496        8        5     69
   3    1     0.11   0.09   1.20    1.20      36 M     46 M    0.21    0.37    0.03    0.04     1736     2907       36     54
   4    0     0.00   0.67   0.01    0.60      66 K    429 K    0.85    0.26    0.00    0.01     1176        1        2     70
   5    1     0.07   0.06   1.20    1.20      42 M     52 M    0.20    0.29    0.06    0.08     1848     3460       11     54
   6    0     0.00   0.56   0.00    0.60      24 K    227 K    0.89    0.31    0.00    0.01      448       12        0     70
   7    1     0.16   0.13   1.20    1.20      32 M     45 M    0.29    0.40    0.02    0.03     2408     2251      245     53
   8    0     0.00   0.59   0.00    0.60      26 K    213 K    0.88    0.30    0.00    0.01      896        2        0     68
   9    1     0.04   0.36   0.11    0.60    1669 K   3846 K    0.57    0.12    0.00    0.01      224      151       77     54
  10    0     0.00   0.66   0.00    0.60      23 K    192 K    0.88    0.32    0.00    0.01      448        3        0     68
  11    1     0.03   0.03   1.19    1.20      47 M     55 M    0.14    0.20    0.14    0.16     1904     4086        6     52
  12    0     0.00   0.54   0.00    0.60      17 K    171 K    0.90    0.29    0.00    0.01      336        1        0     70
  13    1     0.05   0.04   1.20    1.20      45 M     52 M    0.15    0.23    0.09    0.10     2184     4077       36     52
  14    0     0.00   0.62   0.00    0.60      19 K    154 K    0.87    0.24    0.00    0.01     1512        2        0     69
  15    1     0.03   0.03   1.20    1.20      47 M     55 M    0.13    0.20    0.14    0.16     1848     4032        9     53
  16    0     0.03   1.64   0.02    1.02      36 K    399 K    0.91    0.53    0.00    0.00     3360        7        2     70
  17    1     0.06   0.05   1.20    1.20      46 M     54 M    0.15    0.24    0.07    0.08     1568     3738       16     53
  18    0     0.00   0.41   0.00    0.60      12 K    128 K    0.90    0.21    0.00    0.01      392        1        0     70
  19    1     0.20   0.17   1.16    1.20      10 M     43 M    0.76    0.64    0.01    0.02     3920     1545        3     54
  20    0     0.00   0.39   0.00    0.60      16 K    157 K    0.89    0.23    0.00    0.01      616        1        1     70
  21    1     0.15   0.13   1.10    1.20      11 M     40 M    0.72    0.61    0.01    0.03     3472     1369        5     53
  22    0     0.00   0.42   0.00    0.60      17 K    165 K    0.89    0.21    0.00    0.01      280        1        0     71
  23    1     0.12   0.10   1.20    1.20      22 M     41 M    0.46    0.51    0.02    0.03     3080     1351       14     54
  24    0     0.05   1.57   0.03    1.03      48 K    639 K    0.92    0.57    0.00    0.00     9464       14        2     71
  25    1     0.17   0.15   1.17    1.20      12 M     42 M    0.69    0.60    0.01    0.02     4424     1473       47     53
  26    0     0.03   1.58   0.02    0.97      46 K    480 K    0.90    0.53    0.00    0.00     4704        9        2     70
  27    1     0.13   0.11   1.20    1.20      37 M     45 M    0.19    0.33    0.03    0.03      896     2839        8     55
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.20   0.01    0.80     613 K   5066 K    0.88    0.39    0.00    0.00    31584       64       14     62
 SKT    1     0.10   0.09   1.11    1.19     435 M    631 M    0.31    0.41    0.03    0.04    31808    36038      514     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.10   0.56    1.19     435 M    636 M    0.32    0.41    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   15 G ; Active cycles:  160 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 47.00 %

 C1 core residency: 5.86 %; C3 core residency: 0.06 %; C6 core residency: 47.08 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.10 => corresponds to 2.47 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.38 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     6749 M   6691 M   |    6%     6%   
 SKT    1       22 G     22 G   |   22%    22%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   58 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.57     0.25     212.18       9.17         253.36
 SKT   1    51.01    33.86     410.03      22.52         445.17
---------------------------------------------------------------------------------------------------------------
       *    51.58    34.11     622.22      31.69         446.24
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_n2_pT/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3eee
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9856.81 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6619.27 --|
|-- Mem Ch  2: Reads (MB/s):   123.47 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    50.42 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   123.47 --||-- NODE 1 Mem Read (MB/s) :  9856.81 --|
|-- NODE 0 Mem Write(MB/s) :    50.42 --||-- NODE 1 Mem Write(MB/s) :  6619.27 --|
|-- NODE 0 P. Write (T/s):      31258 --||-- NODE 1 P. Write (T/s):     176553 --|
|-- NODE 0 Memory (MB/s):      173.89 --||-- NODE 1 Memory (MB/s):    16476.08 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9980.28                --|
            |--                System Write Throughput(MB/s):       6669.69                --|
            |--               System Memory Throughput(MB/s):      16649.97                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4025
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      80 M       108    3973 K    10 M    399 K     0    1284  
 1      83 M        49 K    33 M   287 M     83 M     0    1452 K
-----------------------------------------------------------------------
 *     164 M        49 K    37 M   298 M     83 M     0    1453 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.19        Core1: 135.73        
Core2: 18.21        Core3: 119.70        
Core4: 20.60        Core5: 128.80        
Core6: 19.27        Core7: 92.03        
Core8: 21.47        Core9: 85.52        
Core10: 21.00        Core11: 141.87        
Core12: 21.48        Core13: 158.75        
Core14: 21.60        Core15: 161.04        
Core16: 22.06        Core17: 158.41        
Core18: 23.00        Core19: 24.75        
Core20: 10.06        Core21: 29.42        
Core22: 17.90        Core23: 26.87        
Core24: 21.54        Core25: 25.31        
Core26: 14.46        Core27: 147.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.30
Socket1: 82.47
DDR read Latency(ns)
Socket0: 22515.74
Socket1: 241.47


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.66        Core1: 134.87        
Core2: 17.61        Core3: 120.99        
Core4: 18.77        Core5: 126.75        
Core6: 21.40        Core7: 93.06        
Core8: 21.89        Core9: 86.17        
Core10: 21.24        Core11: 143.10        
Core12: 21.40        Core13: 160.67        
Core14: 21.89        Core15: 160.99        
Core16: 22.93        Core17: 159.04        
Core18: 22.63        Core19: 23.85        
Core20: 13.18        Core21: 28.72        
Core22: 17.61        Core23: 29.40        
Core24: 19.26        Core25: 26.12        
Core26: 10.43        Core27: 148.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.94
Socket1: 83.02
DDR read Latency(ns)
Socket0: 23325.25
Socket1: 243.14
irq_total: 298728.145092631
cpu_total: 46.49
cpu_0: 1.53
cpu_1: 100.00
cpu_2: 1.20
cpu_3: 100.00
cpu_4: 1.40
cpu_5: 100.00
cpu_6: 1.20
cpu_7: 100.00
cpu_8: 1.40
cpu_9: 5.32
cpu_10: 0.93
cpu_11: 100.00
cpu_12: 0.47
cpu_13: 100.00
cpu_14: 0.53
cpu_15: 100.00
cpu_16: 0.33
cpu_17: 100.00
cpu_18: 0.27
cpu_19: 95.01
cpu_20: 0.73
cpu_21: 96.34
cpu_22: 0.27
cpu_23: 95.94
cpu_24: 2.86
cpu_25: 94.68
cpu_26: 1.26
cpu_27: 100.00
enp130s0f0_tx_packets_phy: 150610
enp130s0f1_tx_packets_phy: 522346
enp4s0f0_tx_packets_phy: 460486
enp4s0f1_tx_packets_phy: 120108
Total_tx_packets_phy: 1253550
enp130s0f0_rx_packets: 322500
enp130s0f1_rx_packets: 316385
enp4s0f0_rx_packets: 46031
enp4s0f1_rx_packets: 17604
Total_rx_packets: 702520
enp130s0f0_tx_bytes_phy: 968890114
enp130s0f1_tx_bytes_phy: 4357231915
enp4s0f0_tx_bytes_phy: 4151413597
enp4s0f1_tx_bytes_phy: 1075936380
Total_tx_bytes_phy: 10553472006
enp130s0f0_rx_bytes: 2705204646
enp130s0f1_rx_bytes: 2378915282
enp4s0f0_rx_bytes: 3038092
enp4s0f1_rx_bytes: 1161897
Total_rx_bytes: 5088319917
enp130s0f0_tx_bytes: 966885001
enp130s0f1_tx_bytes: 4353765824
enp4s0f0_tx_bytes: 4149465686
enp4s0f1_tx_bytes: 1075468533
Total_tx_bytes: 10545585044
enp130s0f0_rx_bytes_phy: 2722986049
enp130s0f1_rx_bytes_phy: 2394572056
enp4s0f0_rx_bytes_phy: 3222692
enp4s0f1_rx_bytes_phy: 1232292
Total_rx_bytes_phy: 5122013089
enp130s0f0_tx_packets: 124836
enp130s0f1_tx_packets: 499557
enp4s0f0_tx_packets: 460474
enp4s0f1_tx_packets: 120110
Total_tx_packets: 1204977
enp130s0f0_rx_packets_phy: 322491
enp130s0f1_rx_packets_phy: 316493
enp4s0f0_rx_packets_phy: 46039
enp4s0f1_rx_packets_phy: 17604
Total_rx_packets_phy: 702627


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.49        Core1: 133.99        
Core2: 20.44        Core3: 121.12        
Core4: 21.85        Core5: 128.88        
Core6: 17.89        Core7: 94.72        
Core8: 19.21        Core9: 82.16        
Core10: 20.13        Core11: 140.85        
Core12: 20.39        Core13: 158.59        
Core14: 19.97        Core15: 161.43        
Core16: 19.26        Core17: 160.12        
Core18: 18.48        Core19: 21.02        
Core20: 22.40        Core21: 28.82        
Core22: 22.13        Core23: 29.27        
Core24: 11.06        Core25: 24.62        
Core26: 13.01        Core27: 145.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.77
Socket1: 81.54
DDR read Latency(ns)
Socket0: 22731.57
Socket1: 245.64


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.00        Core1: 134.55        
Core2: 20.36        Core3: 120.42        
Core4: 17.73        Core5: 127.01        
Core6: 25.26        Core7: 94.37        
Core8: 21.66        Core9: 80.26        
Core10: 21.56        Core11: 139.04        
Core12: 21.39        Core13: 160.36        
Core14: 21.10        Core15: 161.96        
Core16: 23.60        Core17: 159.69        
Core18: 26.72        Core19: 21.83        
Core20: 25.94        Core21: 29.14        
Core22: 25.48        Core23: 28.54        
Core24: 14.39        Core25: 22.96        
Core26: 19.33        Core27: 145.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.21
Socket1: 81.20
DDR read Latency(ns)
Socket0: 22945.89
Socket1: 246.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.22        Core1: 135.25        
Core2: 20.82        Core3: 117.01        
Core4: 10.46        Core5: 126.56        
Core6: 19.13        Core7: 94.84        
Core8: 22.13        Core9: 84.25        
Core10: 20.18        Core11: 141.56        
Core12: 21.28        Core13: 158.73        
Core14: 23.05        Core15: 161.38        
Core16: 25.26        Core17: 160.07        
Core18: 19.78        Core19: 22.98        
Core20: 21.48        Core21: 25.21        
Core22: 19.68        Core23: 26.04        
Core24: 20.88        Core25: 27.17        
Core26: 23.15        Core27: 146.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.04
Socket1: 80.79
DDR read Latency(ns)
Socket0: 22687.51
Socket1: 246.07


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.46        Core1: 136.08        
Core2: 21.60        Core3: 120.00        
Core4: 13.25        Core5: 126.32        
Core6: 19.73        Core7: 92.83        
Core8: 21.90        Core9: 84.75        
Core10: 21.02        Core11: 140.86        
Core12: 19.86        Core13: 160.08        
Core14: 19.37        Core15: 161.11        
Core16: 24.56        Core17: 159.92        
Core18: 23.57        Core19: 21.46        
Core20: 22.13        Core21: 27.16        
Core22: 21.58        Core23: 27.95        
Core24: 11.20        Core25: 27.61        
Core26: 22.60        Core27: 146.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.75
Socket1: 81.45
DDR read Latency(ns)
Socket0: 22590.75
Socket1: 243.65
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 

Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 17037
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6007 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14424021082; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14424031118; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7212019945; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7212019945; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7212100527; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7212100527; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6010048894; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4078319; Consumed Joules: 248.92; Watts: 41.44; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 702901; Consumed DRAM Joules: 10.75; DRAM Watts: 1.79
S1P0; QPIClocks: 14423976334; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14423980478; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7212081896; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7212081896; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7211998348; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7211998348; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6008923833; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7799575; Consumed Joules: 476.05; Watts: 79.25; Thermal headroom below TjMax: 49
S1; Consumed DRAM energy units: 1721195; Consumed DRAM Joules: 26.33; DRAM Watts: 4.38
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 43c8
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.08   1.63   0.05    0.97     153 K   1417 K    0.89    0.49    0.00    0.00    12152       14        5     70
   1    1     0.08   0.07   1.20    1.20      40 M     50 M    0.20    0.28    0.05    0.06     2688     3308       74     54
   2    0     0.00   0.66   0.01    0.60      52 K    477 K    0.89    0.19    0.00    0.01      728        1        0     69
   3    1     0.15   0.13   1.20    1.20      33 M     44 M    0.24    0.38    0.02    0.03     1736     2581       59     53
   4    0     0.04   1.74   0.02    0.88      52 K    571 K    0.91    0.51    0.00    0.00     6272        6        3     71
   5    1     0.07   0.05   1.20    1.20      42 M     52 M    0.20    0.30    0.06    0.08     2240     3473        1     54
   6    0     0.00   0.71   0.00    0.60      26 K    255 K    0.90    0.28    0.00    0.01      336       17        0     70
   7    1     0.13   0.11   1.20    1.20      31 M     45 M    0.31    0.43    0.02    0.03     1960     1653      216     53
   8    0     0.00   0.74   0.00    0.60      23 K    241 K    0.90    0.31    0.00    0.01      336        1        0     69
   9    1     0.02   0.30   0.07    0.60     917 K   1671 K    0.45    0.08    0.00    0.01       56       95        2     55
  10    0     0.00   0.74   0.00    0.60      31 K    237 K    0.87    0.33    0.00    0.01      952        7        0     68
  11    1     0.13   0.11   1.20    1.20      39 M     49 M    0.19    0.30    0.03    0.04     1400     3394       10     53
  12    0     0.00   0.53   0.00    0.60      14 K    167 K    0.92    0.24    0.00    0.01      112        0        0     70
  13    1     0.05   0.04   1.20    1.20      47 M     56 M    0.15    0.22    0.09    0.11     1568     4112        4     52
  14    0     0.00   0.75   0.00    0.60      21 K    181 K    0.88    0.26    0.00    0.01      952        2        0     70
  15    1     0.04   0.03   1.20    1.20      47 M     55 M    0.13    0.21    0.13    0.15     1736     4033       13     52
  16    0     0.00   0.33   0.00    0.60    7656       96 K    0.92    0.17    0.00    0.02      168        1        0     70
  17    1     0.05   0.04   1.20    1.20      49 M     56 M    0.13    0.23    0.10    0.12     1288     3894       14     53
  18    0     0.01   0.48   0.01    0.60     156 K   1587 K    0.90    0.07    0.00    0.03     1120        5        4     70
  19    1     0.15   0.13   1.14    1.20      13 M     39 M    0.66    0.61    0.01    0.02     3752     1907        1     54
  20    0     0.01   0.50   0.02    0.60     209 K   2099 K    0.90    0.08    0.00    0.03      504        6        2     70
  21    1     0.15   0.13   1.17    1.20      15 M     44 M    0.66    0.59    0.01    0.03     3080     1680      155     54
  22    0     0.00   0.47   0.01    0.60      81 K    887 K    0.91    0.08    0.00    0.02      224        3        0     71
  23    1     0.14   0.12   1.16    1.20      14 M     41 M    0.65    0.60    0.01    0.03     3808     1747       20     54
  24    0     0.00   0.52   0.00    0.60      39 K    387 K    0.90    0.12    0.00    0.02     2296        3        1     70
  25    1     0.14   0.12   1.15    1.20      15 M     40 M    0.63    0.59    0.01    0.03     4368     2027        1     53
  26    0     0.01   0.98   0.01    0.90      18 K    296 K    0.94    0.54    0.00    0.00     4088        5        0     66
  27    1     0.09   0.07   1.20    1.20      41 M     50 M    0.17    0.30    0.05    0.06     1736     4154        5     55
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.13   0.01    0.75     888 K   8906 K    0.90    0.27    0.00    0.00    30240       71       13     61
 SKT    1     0.10   0.09   1.11    1.19     432 M    628 M    0.31    0.41    0.03    0.04    31416    38058      575     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.10   0.56    1.19     433 M    637 M    0.32    0.41    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   16 G ; Active cycles:  161 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 46.87 %

 C1 core residency: 6.57 %; C3 core residency: 0.44 %; C6 core residency: 46.12 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.10 => corresponds to 2.52 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.40 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     6787 M   6723 M   |    6%     6%   
 SKT    1       22 G     22 G   |   22%    22%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   57 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.63     0.26     216.39       9.36         210.59
 SKT   1    51.20    34.40     414.52      22.80         432.95
---------------------------------------------------------------------------------------------------------------
       *    51.83    34.66     630.92      32.15         433.87
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_n2_pT/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 45b0
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9859.05 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6622.14 --|
|-- Mem Ch  2: Reads (MB/s):   109.46 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    43.09 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   109.46 --||-- NODE 1 Mem Read (MB/s) :  9859.05 --|
|-- NODE 0 Mem Write(MB/s) :    43.09 --||-- NODE 1 Mem Write(MB/s) :  6622.14 --|
|-- NODE 0 P. Write (T/s):      31206 --||-- NODE 1 P. Write (T/s):     179195 --|
|-- NODE 0 Memory (MB/s):      152.55 --||-- NODE 1 Memory (MB/s):    16481.19 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9968.51                --|
            |--                System Write Throughput(MB/s):       6665.23                --|
            |--               System Memory Throughput(MB/s):      16633.74                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 46e5
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      81 M       120    2828 K  1867 K    364 K     0    1092  
 1      89 M        62 K    33 M   290 M     84 M     0    1272 K
-----------------------------------------------------------------------
 *     170 M        62 K    36 M   292 M     85 M     0    1273 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...

 This utility measures Latency information

Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.87        Core1: 132.85        
Core2: 19.69        Core3: 129.22        
Core4: 11.11        Core5: 134.85        
Core6: 19.32        Core7: 93.45        
Core8: 20.43        Core9: 77.87        
Core10: 22.25        Core11: 165.96        
Core12: 19.94        Core13: 164.04        
Core14: 21.94        Core15: 162.86        
Core16: 21.81        Core17: 167.53        
Core18: 22.98        Core19: 20.74        
Core20: 22.84        Core21: 96.24        
Core22: 25.98        Core23: 19.99        
Core24: 24.00        Core25: 15.03        
Core26: 14.03        Core27: 145.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.86
Socket1: 85.62
DDR read Latency(ns)
Socket0: 24667.11
Socket1: 240.53


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.90        Core1: 132.88        
Core2: 23.05        Core3: 130.65        
Core4: 12.08        Core5: 132.76        
Core6: 19.96        Core7: 93.59        
Core8: 21.04        Core9: 83.48        
Core10: 16.90        Core11: 166.01        
Core12: 18.61        Core13: 164.26        
Core14: 21.09        Core15: 163.21        
Core16: 21.62        Core17: 164.55        
Core18: 22.03        Core19: 19.85        
Core20: 23.58        Core21: 99.43        
Core22: 24.48        Core23: 20.40        
Core24: 22.28        Core25: 13.89        
Core26: 21.98        Core27: 145.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.01
Socket1: 83.64
DDR read Latency(ns)
Socket0: 24972.01
Socket1: 248.85
irq_total: 296033.947321681
cpu_total: 46.31
cpu_0: 3.26
cpu_1: 100.00
cpu_2: 1.40
cpu_3: 100.00
cpu_4: 2.13
cpu_5: 100.00
cpu_6: 1.33
cpu_7: 100.00
cpu_8: 0.60
cpu_9: 7.98
cpu_10: 1.00
cpu_11: 99.73
cpu_12: 1.00
cpu_13: 100.00
cpu_14: 0.80
cpu_15: 100.00
cpu_16: 0.80
cpu_17: 100.00
cpu_18: 0.47
cpu_19: 90.69
cpu_20: 0.53
cpu_21: 100.00
cpu_22: 0.33
cpu_23: 92.02
cpu_24: 0.27
cpu_25: 91.82
cpu_26: 0.73
cpu_27: 100.00
enp130s0f0_rx_packets: 330014
enp130s0f1_rx_packets: 346169
enp4s0f0_rx_packets: 41295
enp4s0f1_rx_packets: 16773
Total_rx_packets: 734251
enp130s0f0_rx_packets_phy: 330003
enp130s0f1_rx_packets_phy: 346254
enp4s0f0_rx_packets_phy: 41298
enp4s0f1_rx_packets_phy: 16774
Total_rx_packets_phy: 734329
enp130s0f0_tx_bytes_phy: 811211064
enp130s0f1_tx_bytes_phy: 4626615148
enp4s0f0_tx_bytes_phy: 3832658551
enp4s0f1_tx_bytes_phy: 1088279902
Total_tx_bytes_phy: 10358764665
enp130s0f0_tx_packets: 109069
enp130s0f1_tx_packets: 529118
enp4s0f0_tx_packets: 425567
enp4s0f1_tx_packets: 121488
Total_tx_packets: 1185242
enp130s0f0_rx_bytes_phy: 2790659495
enp130s0f1_rx_bytes_phy: 2576233341
enp4s0f0_rx_bytes_phy: 2890881
enp4s0f1_rx_bytes_phy: 1174227
Total_rx_bytes_phy: 5370957944
enp130s0f0_tx_bytes: 809204393
enp130s0f1_tx_bytes: 4622701786
enp4s0f0_tx_bytes: 3830793208
enp4s0f1_tx_bytes: 1087790836
Total_tx_bytes: 10350490223
enp130s0f0_rx_bytes: 2772332159
enp130s0f1_rx_bytes: 2559379615
enp4s0f0_rx_bytes: 2725471
enp4s0f1_rx_bytes: 1107054
Total_rx_bytes: 5335544299
enp130s0f0_tx_packets_phy: 135917
enp130s0f1_tx_packets_phy: 554581
enp4s0f0_tx_packets_phy: 425585
enp4s0f1_tx_packets_phy: 121488
Total_tx_packets_phy: 1237571


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.68        Core1: 133.92        
Core2: 24.80        Core3: 130.60        
Core4: 15.01        Core5: 137.16        
Core6: 19.93        Core7: 95.34        
Core8: 23.44        Core9: 82.16        
Core10: 20.98        Core11: 166.61        
Core12: 15.88        Core13: 164.55        
Core14: 21.83        Core15: 163.36        
Core16: 19.65        Core17: 167.74        
Core18: 22.42        Core19: 20.97        
Core20: 22.69        Core21: 99.86        
Core22: 22.90        Core23: 19.90        
Core24: 26.15        Core25: 14.69        
Core26: 25.99        Core27: 146.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.47
Socket1: 85.62
DDR read Latency(ns)
Socket0: 25318.67
Socket1: 247.47


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.13        Core1: 134.43        
Core2: 24.94        Core3: 130.97        
Core4: 23.64        Core5: 135.53        
Core6: 20.81        Core7: 93.13        
Core8: 23.91        Core9: 61.17        
Core10: 19.34        Core11: 166.71        
Core12: 22.39        Core13: 164.92        
Core14: 20.44        Core15: 163.30        
Core16: 21.78        Core17: 166.43        
Core18: 22.91        Core19: 21.03        
Core20: 22.92        Core21: 100.14        
Core22: 23.39        Core23: 20.15        
Core24: 26.17        Core25: 14.69        
Core26: 22.80        Core27: 146.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.98
Socket1: 85.23
DDR read Latency(ns)
Socket0: 24002.18
Socket1: 248.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.46        Core1: 132.83        
Core2: 23.50        Core3: 129.26        
Core4: 23.13        Core5: 132.86        
Core6: 21.60        Core7: 93.01        
Core8: 18.16        Core9: 83.23        
Core10: 19.79        Core11: 165.59        
Core12: 22.37        Core13: 163.44        
Core14: 21.73        Core15: 162.39        
Core16: 22.63        Core17: 165.94        
Core18: 22.28        Core19: 20.36        
Core20: 22.23        Core21: 96.07        
Core22: 22.89        Core23: 19.25        
Core24: 22.60        Core25: 14.97        
Core26: 9.76        Core27: 144.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.61
Socket1: 84.28
DDR read Latency(ns)
Socket0: 25589.33
Socket1: 247.80


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.86        Core1: 133.70        
Core2: 20.96        Core3: 130.71        
Core4: 21.65        Core5: 134.11        
Core6: 19.72        Core7: 93.73        
Core8: 10.31        Core9: 81.73        
Core10: 21.73        Core11: 166.55        
Core12: 22.13        Core13: 164.42        
Core14: 19.78        Core15: 163.28        
Core16: 23.20        Core17: 168.01        
Core18: 22.51        Core19: 19.98        
Core20: 22.52        Core21: 99.30        
Core22: 23.94        Core23: 21.30        
Core24: 24.76        Core25: 14.71        
Core26: 13.69        Core27: 145.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.29
Socket1: 85.48
DDR read Latency(ns)
Socket0: 25330.16
Socket1: 246.73
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200
 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 18770
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6010 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14426040890; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14426046078; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7213028236; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7213028236; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7213106233; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7213106233; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6010900009; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4076587; Consumed Joules: 248.82; Watts: 41.40; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 703575; Consumed DRAM Joules: 10.76; DRAM Watts: 1.79
S1P0; QPIClocks: 14426006314; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14426008834; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7213094021; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7213094021; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7213012919; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7213012919; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6010845629; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7792748; Consumed Joules: 475.63; Watts: 79.14; Thermal headroom below TjMax: 49
S1; Consumed DRAM energy units: 1718803; Consumed DRAM Joules: 26.30; DRAM Watts: 4.38
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4a8c
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.38   0.01    0.60     111 K    885 K    0.87    0.08    0.00    0.02     3696        1        2     70
   1    1     0.12   0.10   1.20    1.20      39 M     49 M    0.21    0.32    0.03    0.04     1960     3109       96     54
   2    0     0.01   0.48   0.01    0.60     172 K   1597 K    0.89    0.07    0.00    0.02      336        0        2     69
   3    1     0.12   0.10   1.20    1.20      35 M     45 M    0.23    0.35    0.03    0.04     1568     2772       22     53
   4    0     0.05   1.42   0.03    0.99      98 K   1132 K    0.91    0.44    0.00    0.00     7728        9        3     70
   5    1     0.07   0.06   1.20    1.20      41 M     51 M    0.19    0.30    0.06    0.07     2184     3409       12     53
   6    0     0.06   1.69   0.03    0.97      64 K    830 K    0.92    0.52    0.00    0.00     7952       18        2     69
   7    1     0.14   0.12   1.20    1.20      30 M     43 M    0.30    0.44    0.02    0.03     2072     1795      308     53
   8    0     0.02   1.45   0.01    0.74      47 K    388 K    0.88    0.37    0.00    0.00     2520        4        1     69
   9    1     0.03   0.36   0.09    0.60    1205 K   2057 K    0.41    0.21    0.00    0.01       56       56        6     55
  10    0     0.00   0.68   0.01    0.60      28 K    276 K    0.90    0.31    0.00    0.01      280        5        1     68
  11    1     0.03   0.03   1.20    1.20      49 M     56 M    0.13    0.19    0.16    0.18     1456     5196        5     52
  12    0     0.00   0.63   0.01    0.60      24 K    260 K    0.91    0.30    0.00    0.01      560        0        1     70
  13    1     0.03   0.03   1.20    1.20      47 M     54 M    0.14    0.20    0.14    0.16      504     2030       15     52
  14    0     0.00   0.57   0.00    0.60      19 K    197 K    0.90    0.29    0.00    0.01      504        0        0     70
  15    1     0.03   0.03   1.20    1.20      48 M     55 M    0.13    0.21    0.14    0.16     1568     3955       10     53
  16    0     0.00   0.54   0.00    0.60      53 K    216 K    0.75    0.32    0.00    0.01     3248        4        3     70
  17    1     0.05   0.04   1.20    1.20      46 M     54 M    0.14    0.19    0.10    0.12     2296     4031        2     53
  18    0     0.00   0.66   0.00    0.60      20 K    174 K    0.88    0.25    0.00    0.01     1512        2        1     70
  19    1     0.16   0.15   1.09    1.20      10 M     38 M    0.72    0.62    0.01    0.02     3080     1395        3     54
  20    0     0.00   0.28   0.00    0.60      10 K    107 K    0.91    0.15    0.00    0.02      224        1        0     70
  21    1     0.15   0.12   1.20    1.20      31 M     45 M    0.30    0.40    0.02    0.03     2296     1828       56     53
  22    0     0.00   0.29   0.00    0.60      11 K    147 K    0.92    0.19    0.00    0.01      672        1        0     71
  23    1     0.17   0.16   1.10    1.20      10 M     40 M    0.74    0.62    0.01    0.02     3640     1467      108     54
  24    0     0.01   0.48   0.01    0.60     149 K   1422 K    0.90    0.08    0.00    0.02      504        5        2     71
  25    1     0.20   0.18   1.11    1.20    8934 K     47 M    0.81    0.66    0.00    0.02     5208     1636        2     53
  26    0     0.00   0.48   0.01    0.60      90 K    841 K    0.89    0.08    0.00    0.02     1120        3        0     70
  27    1     0.10   0.08   1.20    1.20      39 M     48 M    0.18    0.31    0.04    0.05     2016     4912        2     55
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.05   0.01    0.74     903 K   8478 K    0.89    0.26    0.00    0.01    30856       53       18     62
 SKT    1     0.10   0.09   1.10    1.19     442 M    634 M    0.30    0.40    0.03    0.04    29904    37591      647     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.10   0.55    1.19     442 M    643 M    0.31    0.40    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   15 G ; Active cycles:  158 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 46.68 %

 C1 core residency: 7.00 %; C3 core residency: 0.33 %; C6 core residency: 45.99 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.10 => corresponds to 2.52 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.40 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     6687 M   6629 M   |    6%     6%   
 SKT    1       20 G     20 G   |   21%    21%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   55 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.56     0.22     211.78       9.15         218.13
 SKT   1    50.44    33.75     406.56      22.39         435.81
---------------------------------------------------------------------------------------------------------------
       *    51.00    33.97     618.34      31.54         436.54
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_n2_pT/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4c6d
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9853.66 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6614.57 --|
|-- Mem Ch  2: Reads (MB/s):   103.25 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    42.45 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   103.25 --||-- NODE 1 Mem Read (MB/s) :  9853.66 --|
|-- NODE 0 Mem Write(MB/s) :    42.45 --||-- NODE 1 Mem Write(MB/s) :  6614.57 --|
|-- NODE 0 P. Write (T/s):      31188 --||-- NODE 1 P. Write (T/s):     178024 --|
|-- NODE 0 Memory (MB/s):      145.70 --||-- NODE 1 Memory (MB/s):    16468.22 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9956.91                --|
            |--                System Write Throughput(MB/s):       6657.02                --|
            |--               System Memory Throughput(MB/s):      16613.93                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4daf
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      83 M        24    1587 K  1937 K    379 K     0    1032  
 1      69 M        60 K    28 M   288 M     82 M     0    1201 K
-----------------------------------------------------------------------
 *     153 M        60 K    30 M   290 M     82 M     0    1202 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 11.62        Core1: 135.37        
Core2: 19.10        Core3: 126.46        
Core4: 26.03        Core5: 124.40        
Core6: 17.84        Core7: 102.06        
Core8: 19.48        Core9: 78.52        
Core10: 18.67        Core11: 169.07        
Core12: 21.86        Core13: 162.59        
Core14: 21.78        Core15: 154.04        
Core16: 20.94        Core17: 165.78        
Core18: 20.81        Core19: 23.98        
Core20: 25.26        Core21: 23.43        
Core22: 22.94        Core23: 52.04        
Core24: 22.37        Core25: 27.17        
Core26: 22.20        Core27: 157.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.07
Socket1: 88.27
DDR read Latency(ns)
Socket0: 26034.90
Socket1: 244.59


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.60        Core1: 136.92        
Core2: 23.16        Core3: 128.17        
Core4: 19.16        Core5: 128.73        
Core6: 21.88        Core7: 101.76        
Core8: 26.10        Core9: 76.94        
Core10: 25.03        Core11: 169.93        
Core12: 21.80        Core13: 163.69        
Core14: 21.73        Core15: 155.68        
Core16: 23.54        Core17: 167.56        
Core18: 21.09        Core19: 27.29        
Core20: 23.39        Core21: 23.70        
Core22: 21.74        Core23: 57.61        
Core24: 21.58        Core25: 26.60        
Core26: 21.91        Core27: 159.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.63
Socket1: 91.08
DDR read Latency(ns)
Socket0: 28095.60
Socket1: 247.94
irq_total: 266768.385158898
cpu_total: 47.07
cpu_0: 3.86
cpu_1: 100.00
cpu_2: 1.00
cpu_3: 100.00
cpu_4: 1.86
cpu_5: 100.00
cpu_6: 0.93
cpu_7: 100.00
cpu_8: 0.80
cpu_9: 22.29
cpu_10: 0.73
cpu_11: 100.00
cpu_12: 1.26
cpu_13: 100.00
cpu_14: 0.67
cpu_15: 100.00
cpu_16: 0.47
cpu_17: 100.00
cpu_18: 0.40
cpu_19: 96.87
cpu_20: 0.20
cpu_21: 92.22
cpu_22: 0.33
cpu_23: 99.93
cpu_24: 1.20
cpu_25: 92.42
cpu_26: 0.86
cpu_27: 100.00
enp130s0f0_tx_packets_phy: 157125
enp130s0f1_tx_packets_phy: 412905
enp4s0f0_tx_packets_phy: 468650
enp4s0f1_tx_packets_phy: 112209
Total_tx_packets_phy: 1150889
enp130s0f0_rx_packets: 332796
enp130s0f1_rx_packets: 305876
enp4s0f0_rx_packets: 45821
enp4s0f1_rx_packets: 17132
Total_rx_packets: 701625
enp130s0f0_rx_bytes_phy: 2795124821
enp130s0f1_rx_bytes_phy: 2387291795
enp4s0f0_rx_bytes_phy: 3207977
enp4s0f1_rx_bytes_phy: 1199303
Total_rx_bytes_phy: 5186823896
enp130s0f0_tx_bytes: 1004348712
enp130s0f1_tx_bytes: 3379711838
enp4s0f0_tx_bytes: 4224143373
enp4s0f1_tx_bytes: 1004970674
Total_tx_bytes: 9613174597
enp130s0f0_tx_packets: 130666
enp130s0f1_tx_packets: 390072
enp4s0f0_tx_packets: 468655
enp4s0f1_tx_packets: 112209
Total_tx_packets: 1101602
enp130s0f0_tx_bytes_phy: 1006610660
enp130s0f1_tx_bytes_phy: 3382666558
enp4s0f0_tx_bytes_phy: 4225981383
enp4s0f1_tx_bytes_phy: 1005422509
Total_tx_bytes_phy: 9620681110
enp130s0f0_rx_bytes: 2776799555
enp130s0f1_rx_bytes: 2371911923
enp4s0f0_rx_bytes: 3024248
enp4s0f1_rx_bytes: 1130762
Total_rx_bytes: 5152866488
enp130s0f0_rx_packets_phy: 332796
enp130s0f1_rx_packets_phy: 305921
enp4s0f0_rx_packets_phy: 45828
enp4s0f1_rx_packets_phy: 17132
Total_rx_packets_phy: 701677


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.57        Core1: 136.11        
Core2: 19.38        Core3: 127.68        
Core4: 22.61        Core5: 126.53        
Core6: 25.74        Core7: 103.07        
Core8: 20.67        Core9: 74.25        
Core10: 22.02        Core11: 169.92        
Core12: 18.03        Core13: 163.39        
Core14: 22.24        Core15: 155.13        
Core16: 23.90        Core17: 168.10        
Core18: 22.91        Core19: 24.05        
Core20: 26.17        Core21: 23.55        
Core22: 26.52        Core23: 52.81        
Core24: 20.41        Core25: 28.02        
Core26: 19.33        Core27: 158.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.48
Socket1: 89.18
DDR read Latency(ns)
Socket0: 25681.62
Socket1: 246.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.00        Core1: 135.04        
Core2: 11.34        Core3: 127.95        
Core4: 17.04        Core5: 126.83        
Core6: 18.78        Core7: 104.23        
Core8: 24.29        Core9: 78.31        
Core10: 20.06        Core11: 170.35        
Core12: 21.67        Core13: 163.22        
Core14: 21.71        Core15: 156.12        
Core16: 21.45        Core17: 166.63        
Core18: 22.13        Core19: 24.37        
Core20: 23.83        Core21: 22.09        
Core22: 23.58        Core23: 63.50        
Core24: 22.49        Core25: 27.92        
Core26: 23.26        Core27: 158.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.55
Socket1: 90.22
DDR read Latency(ns)
Socket0: 27377.46
Socket1: 248.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.10        Core1: 136.38        
Core2: 10.86        Core3: 128.01        
Core4: 18.30        Core5: 125.12        
Core6: 19.45        Core7: 103.04        
Core8: 20.00        Core9: 78.52        
Core10: 20.41        Core11: 170.39        
Core12: 21.16        Core13: 163.44        
Core14: 21.73        Core15: 154.13        
Core16: 22.14        Core17: 168.68        
Core18: 22.27        Core19: 25.12        
Core20: 26.21        Core21: 22.73        
Core22: 23.74        Core23: 62.96        
Core24: 21.26        Core25: 27.41        
Core26: 23.45        Core27: 159.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.54
Socket1: 90.45
DDR read Latency(ns)
Socket0: 27675.23
Socket1: 248.69


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.19        Core1: 135.33        
Core2: 11.60        Core3: 128.19        
Core4: 20.74        Core5: 125.12        
Core6: 21.55        Core7: 102.70        
Core8: 18.92        Core9: 76.27        
Core10: 18.48        Core11: 169.98        
Core12: 21.91        Core13: 162.99        
Core14: 21.81        Core15: 155.17        
Core16: 21.56        Core17: 168.55        
Core18: 20.61        Core19: 26.41        
Core20: 24.27        Core21: 23.55        
Core22: 23.26        Core23: 59.84        
Core24: 23.85        Core25: 27.40        
Core26: 22.86        Core27: 158.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.71
Socket1: 90.73
DDR read Latency(ns)
Socket0: 27654.90
Socket1: 248.39
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 20505
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6011 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14463262902; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14463282402; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7231645680; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7231645680; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7231739534; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7231739534; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6026429973; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4087433; Consumed Joules: 249.48; Watts: 41.50; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 701490; Consumed DRAM Joules: 10.73; DRAM Watts: 1.79
S1P0; QPIClocks: 14463278862; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14463291474; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7231750310; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7231750310; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7231663399; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7231663399; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6011259000; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7785516; Consumed Joules: 475.19; Watts: 79.05; Thermal headroom below TjMax: 49
S1; Consumed DRAM energy units: 1721963; Consumed DRAM Joules: 26.35; DRAM Watts: 4.38
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 514f
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.42   0.01    0.60     105 K    784 K    0.87    0.10    0.00    0.02     7224        7        1     70
   1    1     0.08   0.06   1.20    1.20      39 M     49 M    0.20    0.30    0.05    0.06     1792     2994       94     54
   2    0     0.00   0.50   0.00    0.60      33 K    292 K    0.88    0.19    0.00    0.01     1736        1        1     69
   3    1     0.11   0.09   1.20    1.20      34 M     44 M    0.21    0.38    0.03    0.04     1736     2652       43     53
   4    0     0.00   0.39   0.00    0.60      15 K    164 K    0.91    0.18    0.00    0.01      336        0        0     70
   5    1     0.05   0.05   1.20    1.20      40 M     50 M    0.21    0.30    0.07    0.09     3416     3058        6     54
   6    0     0.10   1.75   0.06    1.04      59 K   1087 K    0.95    0.60    0.00    0.00     9856       14        4     70
   7    1     0.15   0.12   1.20    1.20      30 M     42 M    0.29    0.41    0.02    0.03     2184     2195      173     53
   8    0     0.00   0.84   0.01    0.60      32 K    287 K    0.89    0.37    0.00    0.01     1064        1        1     69
   9    1     0.09   0.42   0.21    0.66    2648 K   4575 K    0.42    0.31    0.00    0.01      224      185        8     55
  10    0     0.02   1.54   0.01    0.68      37 K    328 K    0.88    0.40    0.00    0.00     2800        8        1     68
  11    1     0.03   0.03   1.20    1.20      47 M     54 M    0.13    0.18    0.15    0.17     2128     4227        6     52
  12    0     0.00   0.67   0.00    0.60      23 K    236 K    0.90    0.33    0.00    0.01      560        1        0     70
  13    1     0.04   0.04   1.20    1.20      45 M     52 M    0.14    0.23    0.10    0.12     2744     3706        9     52
  14    0     0.00   0.60   0.00    0.60      24 K    218 K    0.89    0.31    0.00    0.01     1512        2        1     69
  15    1     0.11   0.09   1.20    1.20      39 M     48 M    0.18    0.24    0.04    0.04     1680     3314       35     52
  16    0     0.00   0.59   0.00    0.60      16 K    178 K    0.91    0.31    0.00    0.01      224        0        0     70
  17    1     0.05   0.05   1.20    1.20      45 M     52 M    0.14    0.22    0.08    0.10      784     2308       71     53
  18    0     0.00   0.63   0.01    0.60      59 K    499 K    0.88    0.14    0.00    0.01     1288        2        1     71
  19    1     0.16   0.14   1.16    1.20      14 M     38 M    0.63    0.62    0.01    0.02     4480     1542       50     54
  20    0     0.01   0.48   0.01    0.60     187 K   1772 K    0.89    0.07    0.00    0.03      560        4        3     70
  21    1     0.15   0.13   1.12    1.20      11 M     39 M    0.70    0.61    0.01    0.03     2744     1359        5     53
  22    0     0.00   0.48   0.01    0.60     110 K   1076 K    0.90    0.06    0.00    0.03      392        2        2     71
  23    1     0.13   0.11   1.20    1.20      21 M     37 M    0.42    0.51    0.02    0.03     3024     1288      127     54
  24    0     0.00   0.51   0.00    0.60      38 K    380 K    0.90    0.09    0.00    0.02      560        1        0     70
  25    1     0.14   0.12   1.12    1.20      13 M     37 M    0.65    0.58    0.01    0.03     4256     1409        1     54
  26    0     0.00   0.39   0.00    0.60      22 K    170 K    0.87    0.17    0.00    0.01     1960        3        0     70
  27    1     0.05   0.04   1.20    1.20      42 M     50 M    0.15    0.26    0.08    0.10     1120     1993        1     55
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.12   0.01    0.74     766 K   7478 K    0.90    0.28    0.00    0.00    30072       46       15     61
 SKT    1     0.10   0.09   1.11    1.19     427 M    602 M    0.29    0.40    0.03    0.04    32312    32230      629     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.09   0.56    1.18     428 M    610 M    0.30    0.40    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   15 G ; Active cycles:  158 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 47.57 %

 C1 core residency: 6.40 %; C3 core residency: 0.23 %; C6 core residency: 45.79 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.09 => corresponds to 2.36 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.33 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     6524 M   6473 M   |    6%     6%   
 SKT    1       21 G     21 G   |   22%    22%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   55 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.52     0.21     207.85       8.95         213.14
 SKT   1    49.32    33.09     398.02      21.94         446.92
---------------------------------------------------------------------------------------------------------------
       *    49.84    33.29     605.87      30.89         447.01
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_n2_pT/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5327
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9836.07 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6612.08 --|
|-- Mem Ch  2: Reads (MB/s):   115.24 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    52.45 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   115.24 --||-- NODE 1 Mem Read (MB/s) :  9836.07 --|
|-- NODE 0 Mem Write(MB/s) :    52.45 --||-- NODE 1 Mem Write(MB/s) :  6612.08 --|
|-- NODE 0 P. Write (T/s):      31219 --||-- NODE 1 P. Write (T/s):     178651 --|
|-- NODE 0 Memory (MB/s):      167.69 --||-- NODE 1 Memory (MB/s):    16448.15 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9951.31                --|
            |--                System Write Throughput(MB/s):       6664.53                --|
            |--               System Memory Throughput(MB/s):      16615.85                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 545c
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      77 M       108    4062 K  2299 K    372 K     0    1788  
 1      81 M        57 K    29 M   288 M     81 M     0    1276 K
-----------------------------------------------------------------------
 *     158 M        57 K    33 M   291 M     82 M     0    1278 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.37        Core1: 135.57        
Core2: 19.37        Core3: 125.77        
Core4: 18.96        Core5: 136.86        
Core6: 19.46        Core7: 80.99        
Core8: 24.69        Core9: 55.56        
Core10: 24.52        Core11: 149.85        
Core12: 23.88        Core13: 164.62        
Core14: 21.78        Core15: 159.83        
Core16: 21.74        Core17: 169.41        
Core18: 22.75        Core19: 32.81        
Core20: 21.59        Core21: 64.29        
Core22: 24.85        Core23: 20.17        
Core24: 24.77        Core25: 20.21        
Core26: 12.86        Core27: 138.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.33
Socket1: 86.51
DDR read Latency(ns)
Socket0: 24946.27
Socket1: 238.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.58        Core1: 134.69        
Core2: 23.88        Core3: 126.72        
Core4: 24.34        Core5: 137.02        
Core6: 24.63        Core7: 80.98        
Core8: 22.92        Core9: 53.73        
Core10: 20.39        Core11: 151.94        
Core12: 11.02        Core13: 165.09        
Core14: 20.64        Core15: 160.40        
Core16: 20.56        Core17: 169.74        
Core18: 23.36        Core19: 36.13        
Core20: 18.10        Core21: 57.10        
Core22: 22.70        Core23: 20.09        
Core24: 22.08        Core25: 19.84        
Core26: 20.66        Core27: 139.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.34
Socket1: 86.29
DDR read Latency(ns)
Socket0: 24219.58
Socket1: 238.33
irq_total: 276263.073307892
cpu_total: 47.21
cpu_0: 1.33
cpu_1: 100.00
cpu_2: 4.19
cpu_3: 100.00
cpu_4: 1.46
cpu_5: 100.00
cpu_6: 0.73
cpu_7: 100.00
cpu_8: 1.06
cpu_9: 27.94
cpu_10: 1.13
cpu_11: 100.00
cpu_12: 1.33
cpu_13: 100.00
cpu_14: 0.73
cpu_15: 100.00
cpu_16: 0.60
cpu_17: 100.00
cpu_18: 0.53
cpu_19: 93.01
cpu_20: 0.33
cpu_21: 99.93
cpu_22: 0.27
cpu_23: 95.21
cpu_24: 0.47
cpu_25: 90.95
cpu_26: 0.60
cpu_27: 100.00
enp130s0f0_tx_packets_phy: 144922
enp130s0f1_tx_packets_phy: 503470
enp4s0f0_tx_packets_phy: 413906
enp4s0f1_tx_packets_phy: 150405
Total_tx_packets_phy: 1212703
enp130s0f0_rx_packets: 329047
enp130s0f1_rx_packets: 314892
enp4s0f0_rx_packets: 40062
enp4s0f1_rx_packets: 20963
Total_rx_packets: 704964
enp130s0f0_rx_bytes_phy: 2791146185
enp130s0f1_rx_bytes_phy: 2322360012
enp4s0f0_rx_bytes_phy: 2804820
enp4s0f1_rx_bytes_phy: 1467314
Total_rx_bytes_phy: 5117778331
enp130s0f0_tx_bytes_phy: 903757595
enp130s0f1_tx_bytes_phy: 4218567806
enp4s0f0_tx_bytes_phy: 3727891605
enp4s0f1_tx_bytes_phy: 1347981885
Total_tx_bytes_phy: 10198198891
enp130s0f0_rx_bytes: 2772635306
enp130s0f1_rx_bytes: 2308166256
enp4s0f0_rx_bytes: 2644119
enp4s0f1_rx_bytes: 1383577
Total_rx_bytes: 5084829258
enp130s0f0_tx_packets: 118326
enp130s0f1_tx_packets: 481828
enp4s0f0_tx_packets: 413920
enp4s0f1_tx_packets: 150416
Total_tx_packets: 1164490
enp130s0f0_tx_bytes: 901292436
enp130s0f1_tx_bytes: 4215138499
enp4s0f0_tx_bytes: 3726359925
enp4s0f1_tx_bytes: 1347486091
Total_tx_bytes: 10190276951
enp130s0f0_rx_packets_phy: 329063
enp130s0f1_rx_packets_phy: 315011
enp4s0f0_rx_packets_phy: 40069
enp4s0f1_rx_packets_phy: 20961
Total_rx_packets_phy: 705104


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.43        Core1: 134.96        
Core2: 24.16        Core3: 126.64        
Core4: 21.11        Core5: 135.83        
Core6: 17.90        Core7: 78.06        
Core8: 10.42        Core9: 54.53        
Core10: 14.72        Core11: 148.46        
Core12: 14.96        Core13: 165.29        
Core14: 21.64        Core15: 160.24        
Core16: 21.44        Core17: 169.73        
Core18: 20.49        Core19: 31.60        
Core20: 17.06        Core21: 65.25        
Core22: 20.96        Core23: 21.48        
Core24: 26.17        Core25: 19.40        
Core26: 22.93        Core27: 141.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.28
Socket1: 86.09
DDR read Latency(ns)
Socket0: 24143.32
Socket1: 242.50


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.54        Core1: 135.73        
Core2: 21.74        Core3: 125.89        
Core4: 22.16        Core5: 137.23        
Core6: 23.24        Core7: 81.46        
Core8: 10.71        Core9: 55.93        
Core10: 17.45        Core11: 151.86        
Core12: 18.56        Core13: 165.35        
Core14: 20.28        Core15: 160.86        
Core16: 22.50        Core17: 170.03        
Core18: 22.51        Core19: 34.35        
Core20: 22.69        Core21: 57.85        
Core22: 20.12        Core23: 21.91        
Core24: 22.93        Core25: 19.81        
Core26: 22.71        Core27: 139.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.62
Socket1: 86.74
DDR read Latency(ns)
Socket0: 25170.63
Socket1: 243.20


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.01        Core1: 135.81        
Core2: 26.46        Core3: 125.41        
Core4: 10.97        Core5: 136.43        
Core6: 20.64        Core7: 79.53        
Core8: 12.53        Core9: 54.85        
Core10: 17.40        Core11: 149.76        
Core12: 19.28        Core13: 164.30        
Core14: 21.73        Core15: 159.86        
Core16: 19.31        Core17: 168.86        
Core18: 21.94        Core19: 31.73        
Core20: 21.14        Core21: 69.12        
Core22: 22.33        Core23: 20.22        
Core24: 22.19        Core25: 19.12        
Core26: 20.03        Core27: 138.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.54
Socket1: 86.11
DDR read Latency(ns)
Socket0: 24699.78
Socket1: 241.56


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.46        Core1: 135.08        
Core2: 24.34        Core3: 125.62        
Core4: 10.83        Core5: 135.06        
Core6: 16.37        Core7: 78.93        
Core8: 17.22        Core9: 54.48        
Core10: 17.65        Core11: 149.98        
Core12: 19.59        Core13: 164.16        
Core14: 21.56        Core15: 159.48        
Core16: 22.42        Core17: 168.54        
Core18: 22.03        Core19: 33.96        
Core20: 21.90        Core21: 65.95        
Core22: 22.63        Core23: 18.85        
Core24: 21.97        Core25: 18.66        
Core26: 21.07        Core27: 137.56        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.66
Socket1: 84.99
DDR read Latency(ns)
Socket0: 24550.29
Socket1: 242.70
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.



MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 22234
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6008 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14430354498; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14430363610; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7215186232; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7215186232; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7215337189; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7215337189; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6012685254; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4074946; Consumed Joules: 248.71; Watts: 41.40; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 705385; Consumed DRAM Joules: 10.79; DRAM Watts: 1.80
S1P0; QPIClocks: 14430293194; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14430298014; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7215236350; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7215236350; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7215156151; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7215156151; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6009853198; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7815728; Consumed Joules: 477.03; Watts: 79.40; Thermal headroom below TjMax: 49
S1; Consumed DRAM energy units: 1719968; Consumed DRAM Joules: 26.32; DRAM Watts: 4.38
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 581a
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.38   0.01    0.60     102 K    700 K    0.85    0.10    0.00    0.02     2464        3        0     70
   1    1     0.09   0.08   1.20    1.20      39 M     50 M    0.21    0.28    0.04    0.06     2240     2863       24     53
   2    0     0.00   0.49   0.01    0.60      69 K    502 K    0.86    0.14    0.00    0.02     1904        2        1     69
   3    1     0.10   0.08   1.20    1.20      35 M     45 M    0.21    0.36    0.04    0.05     1904     3516       41     53
   4    0     0.00   0.41   0.00    0.60      13 K    168 K    0.92    0.23    0.00    0.01      336        0        1     70
   5    1     0.07   0.06   1.20    1.20      40 M     50 M    0.20    0.28    0.06    0.07     1792     3495        0     54
   6    0     0.01   0.51   0.01    0.60     155 K   1381 K    0.89    0.08    0.00    0.02     1232        5        1     70
   7    1     0.12   0.10   1.20    1.20      28 M     41 M    0.30    0.46    0.02    0.04     2856     1416      230     53
   8    0     0.03   1.31   0.02    0.84     154 K   1500 K    0.90    0.26    0.00    0.00     4536        6        2     69
   9    1     0.13   0.44   0.30    0.75    3656 K   6032 K    0.39    0.46    0.00    0.00      112      190       22     54
  10    0     0.04   0.82   0.05    1.03     123 K   1220 K    0.90    0.31    0.00    0.00     4984        8        1     68
  11    1     0.11   0.09   1.20    1.20      40 M     48 M    0.17    0.25    0.04    0.04     2744     3199       24     52
  12    0     0.03   1.52   0.02    0.91      66 K    681 K    0.90    0.44    0.00    0.00     6048        8        1     70
  13    1     0.03   0.03   1.20    1.20      47 M     54 M    0.14    0.20    0.14    0.16     1680     3920        1     52
  14    0     0.03   1.55   0.02    0.91      52 K    545 K    0.90    0.51    0.00    0.00     4984        6        1     70
  15    1     0.04   0.03   1.20    1.20      46 M     53 M    0.13    0.22    0.12    0.14     1736     3789       12     52
  16    0     0.00   0.73   0.01    0.60      28 K    261 K    0.89    0.37    0.00    0.01      560        1        0     70
  17    1     0.02   0.02   1.20    1.20      49 M     56 M    0.12    0.17    0.21    0.24     2016     4115       44     53
  18    0     0.00   0.68   0.01    0.60      24 K    251 K    0.90    0.35    0.00    0.01      280        1        0     70
  19    1     0.13   0.12   1.13    1.20      15 M     40 M    0.61    0.57    0.01    0.03     4088     1389        2     54
  20    0     0.00   0.50   0.00    0.60      16 K    198 K    0.92    0.25    0.00    0.01      560        1        0     71
  21    1     0.12   0.10   1.20    1.20      24 M     43 M    0.43    0.50    0.02    0.04     2016     1238        1     53
  22    0     0.00   0.64   0.01    0.60      63 K    558 K    0.89    0.16    0.00    0.01     1232        4        1     71
  23    1     0.18   0.16   1.15    1.20      10 M     41 M    0.74    0.62    0.01    0.02     3472     1372       11     54
  24    0     0.00   0.26   0.00    0.60    8706      108 K    0.92    0.14    0.00    0.02      336        1        0     71
  25    1     0.16   0.15   1.10    1.20    9973 K     41 M    0.76    0.63    0.01    0.02     4144     1434       30     53
  26    0     0.00   0.33   0.00    0.61      17 K    159 K    0.89    0.18    0.00    0.02     1400        2        0     70
  27    1     0.13   0.11   1.20    1.20      36 M     45 M    0.20    0.31    0.03    0.03      840     2847       14     55
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.97   0.01    0.79     897 K   8239 K    0.89    0.27    0.00    0.01    30856       48        6     61
 SKT    1     0.10   0.09   1.12    1.19     429 M    619 M    0.31    0.40    0.03    0.04    31640    34783      456     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.10   0.57    1.18     430 M    627 M    0.31    0.40    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   16 G ; Active cycles:  158 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 47.93 %

 C1 core residency: 6.33 %; C3 core residency: 0.29 %; C6 core residency: 45.45 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.10 => corresponds to 2.54 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.44 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     6481 M   6428 M   |    6%     6%   
 SKT    1       20 G     20 G   |   21%    21%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   54 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.57     0.26     208.09       8.98         202.80
 SKT   1    49.18    33.04     398.85      21.95         432.90
---------------------------------------------------------------------------------------------------------------
       *    49.75    33.30     606.94      30.93         432.67
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
