
---------- Begin Simulation Statistics ----------
final_tick                               2541872135500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 224088                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   224087                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.72                       # Real time elapsed on the host
host_tick_rate                              633670967                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4194885                       # Number of instructions simulated
sim_ops                                       4194885                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011862                       # Number of seconds simulated
sim_ticks                                 11862290500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             45.369335                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  391051                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               861928                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2403                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81501                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            806333                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              52976                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          279245                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           226269                       # Number of indirect misses.
system.cpu.branchPred.lookups                  980452                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   64945                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26768                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4194885                       # Number of instructions committed
system.cpu.committedOps                       4194885                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.652465                       # CPI: cycles per instruction
system.cpu.discardedOps                        191351                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   606247                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1451183                       # DTB hits
system.cpu.dtb.data_misses                       7546                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   404814                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       848813                       # DTB read hits
system.cpu.dtb.read_misses                       6691                       # DTB read misses
system.cpu.dtb.write_accesses                  201433                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      602370                       # DTB write hits
system.cpu.dtb.write_misses                       855                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18055                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3388706                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1032811                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           662417                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16724883                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.176914                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  978313                       # ITB accesses
system.cpu.itb.fetch_acv                          700                       # ITB acv
system.cpu.itb.fetch_hits                      971519                       # ITB hits
system.cpu.itb.fetch_misses                      6794                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.44%      9.44% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.85% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4220     69.37%     79.22% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     80.01% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.08% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.12% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.73%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.86%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6083                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14426                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2434     47.42%     47.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.52% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.75% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2682     52.25%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5133                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2421     49.83%     49.83% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.17% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2421     49.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4859                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10946139500     92.24%     92.24% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9218500      0.08%     92.32% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17859000      0.15%     92.47% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               893441000      7.53%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11866658000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994659                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.902685                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946620                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 871                      
system.cpu.kern.mode_good::user                   871                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 871                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592517                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744126                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7998275500     67.40%     67.40% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3868382500     32.60%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23711442                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85398      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2540846     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3675      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839042     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592410     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104859      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4194885                       # Class of committed instruction
system.cpu.quiesceCycles                        13139                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6986559                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          441                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155555                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312715                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541872135500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541872135500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22874457                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22874457                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22874457                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22874457                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117304.907692                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117304.907692                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117304.907692                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117304.907692                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13110492                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13110492                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13110492                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13110492                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67233.292308                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67233.292308                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67233.292308                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67233.292308                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22524960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22524960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117317.500000                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117317.500000                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12910995                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12910995                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67244.765625                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67244.765625                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541872135500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.257881                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539455687000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.257881                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.203618                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.203618                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541872135500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128080                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34850                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86514                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34169                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28999                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28999                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87104                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40871                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260659                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260659                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208584                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209004                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 470037                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11107520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11107520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6690432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6690865                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17809649                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157389                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002815                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052979                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  156946     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     443      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157389                       # Request fanout histogram
system.membus.reqLayer0.occupancy              351500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820614038                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375851500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541872135500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          461825750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541872135500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541872135500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541872135500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541872135500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541872135500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541872135500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541872135500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541872135500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541872135500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541872135500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541872135500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541872135500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541872135500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541872135500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541872135500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541872135500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541872135500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541872135500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541872135500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541872135500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541872135500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541872135500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541872135500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541872135500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541872135500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541872135500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541872135500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541872135500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5570624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4471296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10041920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5570624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5570624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230400                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230400                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87041                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69864                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156905                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34850                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34850                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469607788                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         376933612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             846541399                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469607788                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469607788                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188024395                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188024395                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188024395                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469607788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        376933612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1034565795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118877.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77235.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69378.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000181866750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7319                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7319                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406665                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111621                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156905                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121148                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156905                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121148                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10292                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2271                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11785                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5717                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.70                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2007147500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  733065000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4756141250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13690.11                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32440.11                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103927                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80130                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.89                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.41                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156905                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121148                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134084                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12210                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     319                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81397                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.692507                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.284522                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.350775                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34397     42.26%     42.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24351     29.92%     72.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9851     12.10%     84.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4627      5.68%     89.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2424      2.98%     92.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1415      1.74%     94.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          938      1.15%     95.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          587      0.72%     96.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2807      3.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81397                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7319                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.030879                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.424183                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.736181                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1308     17.87%     17.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5530     75.56%     93.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           297      4.06%     97.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            89      1.22%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            31      0.42%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            20      0.27%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           17      0.23%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            8      0.11%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           13      0.18%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            2      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7319                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7319                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.238967                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.223602                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.739419                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6536     89.30%     89.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              104      1.42%     90.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              459      6.27%     96.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              161      2.20%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               55      0.75%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7319                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9383232                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  658688                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7606592                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10041920                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7753472                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       791.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       641.24                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    846.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    653.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11862285500                       # Total gap between requests
system.mem_ctrls.avgGap                      42661.96                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4943040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4440192                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7606592                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 416701985.168884515762                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 374311521.033817172050                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 641241419.606103897095                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87041                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69864                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121148                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2511895250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2244246000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 291318141750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28858.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32123.07                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2404646.73                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            313974360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            166858560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           559454700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          308590740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     936096720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5193857670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        181344960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7660177710                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.758735                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    419542750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    395980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11046767750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            267285900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            142043055                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           487362120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          311821920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     936096720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5125375020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        239014560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7508999295                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.014281                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    567324500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    395980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10898986000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541872135500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              999457                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              139500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11855090500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541872135500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1665241                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1665241                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1665241                       # number of overall hits
system.cpu.icache.overall_hits::total         1665241                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87105                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87105                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87105                       # number of overall misses
system.cpu.icache.overall_misses::total         87105                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5361524000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5361524000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5361524000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5361524000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1752346                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1752346                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1752346                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1752346                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049708                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049708                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049708                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049708                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61552.425234                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61552.425234                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61552.425234                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61552.425234                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86514                       # number of writebacks
system.cpu.icache.writebacks::total             86514                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87105                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87105                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87105                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87105                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5274420000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5274420000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5274420000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5274420000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049708                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049708                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049708                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049708                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60552.436714                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60552.436714                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60552.436714                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60552.436714                       # average overall mshr miss latency
system.cpu.icache.replacements                  86514                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1665241                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1665241                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87105                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87105                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5361524000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5361524000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1752346                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1752346                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049708                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049708                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61552.425234                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61552.425234                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87105                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87105                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5274420000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5274420000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049708                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049708                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60552.436714                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60552.436714                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541872135500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.817891                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1687053                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86592                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.482781                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.817891                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995738                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995738                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          382                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3591796                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3591796                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541872135500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1312269                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1312269                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1312269                       # number of overall hits
system.cpu.dcache.overall_hits::total         1312269                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105643                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105643                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105643                       # number of overall misses
system.cpu.dcache.overall_misses::total        105643                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6772280000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6772280000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6772280000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6772280000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1417912                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1417912                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1417912                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1417912                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074506                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074506                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074506                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074506                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64105.335895                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64105.335895                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64105.335895                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64105.335895                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34674                       # number of writebacks
system.cpu.dcache.writebacks::total             34674                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36660                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36660                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36660                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36660                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68983                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68983                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68983                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68983                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4391592500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4391592500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4391592500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4391592500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21601500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21601500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048651                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048651                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048651                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048651                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63661.952945                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63661.952945                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63661.952945                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63661.952945                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104355.072464                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104355.072464                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68840                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       781564                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          781564                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49168                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49168                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3301656000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3301656000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       830732                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       830732                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059186                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059186                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67150.504393                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67150.504393                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9198                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9198                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39970                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39970                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2672621000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2672621000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21601500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21601500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048114                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048114                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66865.674256                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66865.674256                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200013.888889                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200013.888889                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530705                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530705                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56475                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56475                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3470624000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3470624000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587180                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587180                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096180                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096180                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61454.165560                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61454.165560                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27462                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27462                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29013                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29013                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1718971500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1718971500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049411                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049411                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59248.319719                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59248.319719                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10284                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10284                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          900                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          900                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     64419000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     64419000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080472                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080472                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71576.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71576.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          900                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          900                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63519000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63519000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080472                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080472                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70576.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70576.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11118                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11118                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11118                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11118                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541872135500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.477173                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1373970                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68840                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.958890                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.477173                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978982                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978982                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          743                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2950292                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2950292                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2601706744500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 282287                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749956                       # Number of bytes of host memory used
host_op_rate                                   282287                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   135.30                       # Real time elapsed on the host
host_tick_rate                              425468206                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    38193754                       # Number of instructions simulated
sim_ops                                      38193754                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.057566                       # Number of seconds simulated
sim_ticks                                 57566388000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             56.883663                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2793084                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4910169                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             110910                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            401278                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           4435372                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             206984                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1002449                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           795465                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6278988                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1071820                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        67494                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    33257497                       # Number of instructions committed
system.cpu.committedOps                      33257497                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.445296                       # CPI: cycles per instruction
system.cpu.discardedOps                       2652319                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                  6411081                       # DTB accesses
system.cpu.dtb.data_acv                            46                       # DTB access violations
system.cpu.dtb.data_hits                      9615651                       # DTB hits
system.cpu.dtb.data_misses                      13869                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                  3613032                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                      5413836                       # DTB read hits
system.cpu.dtb.read_misses                      12536                       # DTB read misses
system.cpu.dtb.write_accesses                 2798049                       # DTB write accesses
system.cpu.dtb.write_acv                           33                       # DTB write access violations
system.cpu.dtb.write_hits                     4201815                       # DTB write hits
system.cpu.dtb.write_misses                      1333                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions             4613515                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           26037333                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           7575722                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          4413559                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        61862501                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.290251                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                10361908                       # ITB accesses
system.cpu.itb.fetch_acv                         1248                       # ITB acv
system.cpu.itb.fetch_hits                    10357781                       # ITB hits
system.cpu.itb.fetch_misses                      4127                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   327      0.58%      0.58% # number of callpals executed
system.cpu.kern.callpal::tbi                       12      0.02%      0.60% # number of callpals executed
system.cpu.kern.callpal::swpipl                 15695     27.92%     28.52% # number of callpals executed
system.cpu.kern.callpal::rdps                     720      1.28%     29.80% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     29.81% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     29.81% # number of callpals executed
system.cpu.kern.callpal::rti                     1600      2.85%     32.65% # number of callpals executed
system.cpu.kern.callpal::callsys                  486      0.86%     33.52% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     33.53% # number of callpals executed
system.cpu.kern.callpal::rdunique               37367     66.47%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  56214                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      63475                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      362                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     6964     39.84%     39.84% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     125      0.72%     40.56% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      59      0.34%     40.89% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   10331     59.11%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                17479                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      6593     49.31%     49.31% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      125      0.93%     50.25% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       59      0.44%     50.69% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     6593     49.31%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 13370                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              48635497000     84.48%     84.48% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               228312000      0.40%     84.88% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                69873500      0.12%     85.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              8635115500     15.00%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          57568798000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.946726                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.638176                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.764918                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1098                      
system.cpu.kern.mode_good::user                  1075                      
system.cpu.kern.mode_good::idle                    23                      
system.cpu.kern.mode_switch::kernel              1881                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1075                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  46                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.583732                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.731512                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        32588357000     56.61%     56.61% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          24090956000     41.85%     98.45% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle            889485000      1.55%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      327                       # number of times the context was actually changed
system.cpu.numCycles                        114581933                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       362                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             2328056      7.00%      7.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                18476090     55.55%     62.55% # Class of committed instruction
system.cpu.op_class_0::IntMult                 533701      1.60%     64.16% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.16% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               1282164      3.86%     68.01% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                    48      0.00%     68.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                767567      2.31%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatMult                   51      0.00%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                255853      0.77%     71.09% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::MemRead                4456685     13.40%     84.49% # Class of committed instruction
system.cpu.op_class_0::MemWrite               3429123     10.31%     94.80% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead            771717      2.32%     97.12% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite           772002      2.32%     99.45% # Class of committed instruction
system.cpu.op_class_0::IprAccess               184440      0.55%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 33257497                       # Class of committed instruction
system.cpu.quiesceCycles                       550843                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        52719432                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  8372224                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                1014                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                       1030                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          766                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       749010                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1497447                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  59834609000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  59834609000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       131113                       # number of demand (read+write) misses
system.iocache.demand_misses::total            131113                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       131113                       # number of overall misses
system.iocache.overall_misses::total           131113                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  15476735520                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  15476735520                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  15476735520                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  15476735520                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       131113                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          131113                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       131113                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         131113                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118041.197440                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118041.197440                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118041.197440                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118041.197440                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           485                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   17                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    28.529412                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         130816                       # number of writebacks
system.iocache.writebacks::total               130816                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       131113                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       131113                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       131113                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       131113                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   8913672103                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   8913672103                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   8913672103                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   8913672103                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67984.655244                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67984.655244                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67984.655244                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67984.655244                       # average overall mshr miss latency
system.iocache.replacements                    131113                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          297                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              297                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     35084381                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     35084381                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 118129.228956                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 118129.228956                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          297                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          297                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     20234381                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     20234381                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 68129.228956                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68129.228956                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       130816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       130816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  15441651139                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  15441651139                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118040.997577                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118040.997577                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       130816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       130816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   8893437722                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   8893437722                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67984.327009                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67984.327009                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  59834609000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 131113                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               131113                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1180017                       # Number of tag accesses
system.iocache.tags.data_accesses             1180017                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  59834609000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1522                       # Transaction distribution
system.membus.trans_dist::ReadResp             508541                       # Transaction distribution
system.membus.trans_dist::WriteReq               2242                       # Transaction distribution
system.membus.trans_dist::WriteResp              2242                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       267081                       # Transaction distribution
system.membus.trans_dist::WritebackClean       356829                       # Transaction distribution
system.membus.trans_dist::CleanEvict           124523                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               55                       # Transaction distribution
system.membus.trans_dist::ReadExReq            110669                       # Transaction distribution
system.membus.trans_dist::ReadExResp           110669                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         356830                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        150190                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        130816                       # Transaction distribution
system.membus.trans_dist::InvalidateResp           51                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       262232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       262232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1070473                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1070473                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         7528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       781665                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       789195                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2121900                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      8372608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      8372608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     45673152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     45673152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         7649                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     25396672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     25404321                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                79450081                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              361                       # Total snoops (count)
system.membus.snoopTraffic                      19840                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            752324                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001081                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.032856                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  751511     99.89%     99.89% # Request fanout histogram
system.membus.snoop_fanout::1                     813      0.11%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              752324                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7034000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4061789189                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1658629                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1399759250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.4                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  59834609000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         1872901250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.3                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  59834609000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  59834609000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  59834609000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  59834609000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  59834609000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  59834609000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  59834609000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  59834609000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  59834609000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  59834609000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  59834609000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  59834609000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  59834609000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  59834609000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  59834609000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  59834609000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  59834609000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  59834609000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  59834609000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  59834609000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  59834609000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  59834609000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  59834609000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  59834609000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  59834609000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  59834609000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  59834609000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  59834609000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       22836096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       16675712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           39512192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     22836096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      22836096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     17093184                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17093184                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          356814                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          260558                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              617378                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       267081                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             267081                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         396691486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         289677928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           6671                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             686376085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    396691486                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        396691486                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      296929938                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            296929938                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      296929938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        396691486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        289677928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          6671                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            983306022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    555040.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    263122.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    258505.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         6.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000191643250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        33980                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        33981                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1516259                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             524473                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      617378                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     623564                       # Number of write requests accepted
system.mem_ctrls.readBursts                    617378                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   623564                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  95745                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 68524                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             31194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             23657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             35661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             34031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             30028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             40152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             24703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             25913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             32543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             20196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            34673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            41596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            46174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            40273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            31247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             31639                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             23804                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             39252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             40359                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             31034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             42071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             31591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             28289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             36731                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             23208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            35150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            37636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            50462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            41900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            31688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            30219                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.37                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7302949500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2608165000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             17083568250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14000.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32750.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       454                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   377712                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  410170                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.41                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.90                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                617378                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               623564                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  485681                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   34964                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     988                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  25755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  26151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  26168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  26357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  27033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  27588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  28884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  30735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  33087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  31884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  32486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  32898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  33418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  34600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  35230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1535                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       288792                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    238.609380                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   149.831054                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   271.895175                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       119642     41.43%     41.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        82028     28.40%     69.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        33500     11.60%     81.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        14256      4.94%     86.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8647      2.99%     89.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4690      1.62%     90.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2908      1.01%     91.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2360      0.82%     92.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20761      7.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       288792                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        33981                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      15.350902                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     13.091966                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            8401     24.72%     24.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           4230     12.45%     37.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         18073     53.19%     90.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          1540      4.53%     94.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           628      1.85%     96.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           318      0.94%     97.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           242      0.71%     98.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           132      0.39%     98.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           117      0.34%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            66      0.19%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            61      0.18%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            30      0.09%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           24      0.07%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           26      0.08%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            9      0.03%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           27      0.08%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           20      0.06%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           26      0.08%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            6      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         33981                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        33980                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.333991                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.299112                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.555232                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17         30585     90.01%     90.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          2987      8.79%     98.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           259      0.76%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            83      0.24%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            24      0.07%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27            19      0.06%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             8      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             1      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             2      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-61             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-81             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-85             2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-97             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-101            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-113            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::122-123            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         33980                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               33384512                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6127680                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                35522112                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                39512192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             39908096                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       579.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       617.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    686.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    693.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.35                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   57566388000                       # Total gap between requests
system.mem_ctrls.avgGap                      46389.27                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     16839808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     16544320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          384                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     35522112                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 292528480.334739744663                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 287395485.018097698689                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 6670.559215909117                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 617063415.547280788422                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       356814                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       260558                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            6                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       623564                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   8928106250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   8154699750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       762250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1461791145750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25021.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31297.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    127041.67                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2344251.99                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1117824120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            594126225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1973081880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1498280940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4544648160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      23724258990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2129454720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        35581675035                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        618.098100                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5307040250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1922440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  50342859000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            944486340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            501998805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1751948940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1399393260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4544648160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      23727806670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2126414400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        34996696575                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        607.936294                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5292152750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1922440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  50357608750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  59834609000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1819                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1819                       # Transaction distribution
system.iobus.trans_dist::WriteReq              133058                       # Transaction distribution
system.iobus.trans_dist::WriteResp             133058                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          844                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          152                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7528                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  269754                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3376                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          608                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3213                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         7649                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  8382249                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               782000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               133000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           131410000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5286000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           683222520                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.2                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5537000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              535000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               47000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 724                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           362                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     809157.458564                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    322467.452135                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          362    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        17500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      2646500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             362                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     59541694000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    292915000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  59834609000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     13894827                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         13894827                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     13894827                       # number of overall hits
system.cpu.icache.overall_hits::total        13894827                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       356830                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         356830                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       356830                       # number of overall misses
system.cpu.icache.overall_misses::total        356830                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  20067753000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  20067753000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  20067753000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  20067753000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     14251657                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14251657                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     14251657                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14251657                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.025038                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.025038                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.025038                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.025038                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 56238.973741                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56238.973741                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 56238.973741                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56238.973741                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       356829                       # number of writebacks
system.cpu.icache.writebacks::total            356829                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       356830                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       356830                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       356830                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       356830                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  19710923000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  19710923000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  19710923000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  19710923000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.025038                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.025038                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.025038                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.025038                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 55238.973741                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55238.973741                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 55238.973741                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55238.973741                       # average overall mshr miss latency
system.cpu.icache.replacements                 356829                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     13894827                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        13894827                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       356830                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        356830                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  20067753000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  20067753000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     14251657                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14251657                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.025038                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.025038                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 56238.973741                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56238.973741                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       356830                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       356830                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  19710923000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  19710923000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.025038                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.025038                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 55238.973741                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55238.973741                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  59834609000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999799                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14272901                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            356829                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             39.999274                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999799                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          314                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           90                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          28860144                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         28860144                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  59834609000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      9010745                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9010745                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      9010745                       # number of overall hits
system.cpu.dcache.overall_hits::total         9010745                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       366551                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         366551                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       366551                       # number of overall misses
system.cpu.dcache.overall_misses::total        366551                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  23250902500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  23250902500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  23250902500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  23250902500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      9377296                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9377296                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      9377296                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9377296                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.039089                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039089                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.039089                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039089                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63431.562047                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63431.562047                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63431.562047                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63431.562047                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       136265                       # number of writebacks
system.cpu.dcache.writebacks::total            136265                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       107834                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       107834                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       107834                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       107834                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       258717                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       258717                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       258717                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       258717                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3764                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3764                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  16232574500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16232574500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  16232574500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  16232574500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    256162000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    256162000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.027590                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.027590                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.027590                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027590                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62742.589393                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62742.589393                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62742.589393                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62742.589393                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 68055.791711                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 68055.791711                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 260491                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      5141683                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5141683                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       151414                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        151414                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10055195500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10055195500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5293097                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5293097                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.028606                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.028606                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66408.624698                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66408.624698                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3417                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3417                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       147997                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       147997                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1522                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1522                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   9683010500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9683010500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    256162000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    256162000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.027960                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.027960                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65427.072846                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65427.072846                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 168306.176084                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 168306.176084                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data      3869062                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3869062                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       215137                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       215137                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13195707000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13195707000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4084199                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4084199                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.052675                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.052675                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61336.297336                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61336.297336                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       104417                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       104417                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       110720                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       110720                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2242                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2242                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   6549564000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6549564000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.027109                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.027109                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59154.299133                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59154.299133                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       106808                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       106808                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1907                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1907                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    147689000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    147689000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       108715                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       108715                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.017541                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.017541                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77445.726272                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77445.726272                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            7                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1900                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1900                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    145144500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    145144500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.017477                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.017477                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76391.842105                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76391.842105                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       108575                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       108575                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       108575                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       108575                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  59834609000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.598760                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             9245722                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            260561                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.483906                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.598760                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999608                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999608                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          163                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          510                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          319                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19449733                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19449733                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3109719589000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 335988                       # Simulator instruction rate (inst/s)
host_mem_usage                                 758148                       # Number of bytes of host memory used
host_op_rate                                   335988                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1640.51                       # Real time elapsed on the host
host_tick_rate                              309666739                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   551192916                       # Number of instructions simulated
sim_ops                                     551192916                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.508013                       # Number of seconds simulated
sim_ticks                                508012844500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             69.875867                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                32030200                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             45838716                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              16696                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           4531157                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          52080138                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             832821                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         3346905                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          2514084                       # Number of indirect misses.
system.cpu.branchPred.lookups                60540115                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 2842609                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       119076                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   512999162                       # Number of instructions committed
system.cpu.committedOps                     512999162                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.952475                       # CPI: cycles per instruction
system.cpu.discardedOps                      12102592                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                142289583                       # DTB accesses
system.cpu.dtb.data_acv                           106                       # DTB access violations
system.cpu.dtb.data_hits                    143645177                       # DTB hits
system.cpu.dtb.data_misses                     393976                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                100208880                       # DTB read accesses
system.cpu.dtb.read_acv                           105                       # DTB read access violations
system.cpu.dtb.read_hits                    100644401                       # DTB read hits
system.cpu.dtb.read_misses                     339383                       # DTB read misses
system.cpu.dtb.write_accesses                42080703                       # DTB write accesses
system.cpu.dtb.write_acv                            1                       # DTB write access violations
system.cpu.dtb.write_hits                    43000776                       # DTB write hits
system.cpu.dtb.write_misses                     54593                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions            84862502                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          284912279                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         111564430                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         46269377                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       335473580                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.512170                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               128663391                       # ITB accesses
system.cpu.itb.fetch_acv                          732                       # ITB acv
system.cpu.itb.fetch_hits                   128647049                       # ITB hits
system.cpu.itb.fetch_misses                     16342                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   319      0.30%      0.30% # number of callpals executed
system.cpu.kern.callpal::tbi                        2      0.00%      0.30% # number of callpals executed
system.cpu.kern.callpal::swpipl                 15081     13.97%     14.27% # number of callpals executed
system.cpu.kern.callpal::rdps                    1254      1.16%     15.43% # number of callpals executed
system.cpu.kern.callpal::rti                     1706      1.58%     17.01% # number of callpals executed
system.cpu.kern.callpal::callsys                  551      0.51%     17.52% # number of callpals executed
system.cpu.kern.callpal::imb                        1      0.00%     17.52% # number of callpals executed
system.cpu.kern.callpal::rdunique               89044     82.48%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 107958                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                     243977                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       68                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     5580     32.19%     32.19% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      27      0.16%     32.35% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     520      3.00%     35.35% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   11207     64.65%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                17334                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      5578     47.66%     47.66% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       27      0.23%     47.89% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      520      4.44%     52.34% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     5578     47.66%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 11703                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             498369079000     98.16%     98.16% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                50832000      0.01%     98.17% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               684514500      0.13%     98.31% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              8583774500      1.69%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         507688200000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999642                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.497725                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.675147                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1666                      
system.cpu.kern.mode_good::user                  1656                      
system.cpu.kern.mode_good::idle                    10                      
system.cpu.kern.mode_switch::kernel              1998                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1656                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  27                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.833834                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.370370                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.905189                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        19929723500      3.93%      3.93% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         480198292500     94.59%     98.51% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle           7560081000      1.49%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      319                       # number of times the context was actually changed
system.cpu.numCycles                       1001618188                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        68                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            36564585      7.13%      7.13% # Class of committed instruction
system.cpu.op_class_0::IntAlu               253777717     49.47%     56.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                1805595      0.35%     56.95% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.95% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              51376356     10.01%     66.96% # Class of committed instruction
system.cpu.op_class_0::FloatCmp              11700331      2.28%     69.24% # Class of committed instruction
system.cpu.op_class_0::FloatCvt               2126909      0.41%     69.66% # Class of committed instruction
system.cpu.op_class_0::FloatMult             11675348      2.28%     71.94% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.94% # Class of committed instruction
system.cpu.op_class_0::FloatDiv               1109958      0.22%     72.15% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.15% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               284227      0.06%     72.21% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.21% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.21% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.21% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.21% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.21% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.21% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.21% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.21% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.21% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.21% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.21% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.21% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.21% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.21% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.21% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.21% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.21% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.21% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.21% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.21% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.21% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.21% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.21% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.21% # Class of committed instruction
system.cpu.op_class_0::MemRead               65259228     12.72%     84.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite              36828576      7.18%     92.11% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          33108844      6.45%     98.56% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          5870425      1.14%     99.71% # Class of committed instruction
system.cpu.op_class_0::IprAccess              1511063      0.29%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                512999162                       # Class of committed instruction
system.cpu.quiesceCycles                     14407501                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       666144608                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                   794624                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                  93                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        101                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          177                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3321600                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6643174                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 508012844500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 508012844500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        12451                       # number of demand (read+write) misses
system.iocache.demand_misses::total             12451                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        12451                       # number of overall misses
system.iocache.overall_misses::total            12451                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   1467810085                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   1467810085                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   1467810085                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   1467810085                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        12451                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           12451                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        12451                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          12451                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117886.923540                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117886.923540                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117886.923540                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117886.923540                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            81                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    7                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    11.571429                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          12416                       # number of writebacks
system.iocache.writebacks::total                12416                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        12451                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        12451                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        12451                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        12451                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide    844556461                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total    844556461                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide    844556461                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total    844556461                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67830.412095                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67830.412095                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67830.412095                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67830.412095                       # average overall mshr miss latency
system.iocache.replacements                     12451                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           35                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               35                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4037981                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4037981                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           35                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             35                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115370.885714                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115370.885714                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           35                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2287981                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2287981                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65370.885714                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65370.885714                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        12416                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        12416                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   1463772104                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   1463772104                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        12416                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        12416                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117894.016108                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117894.016108                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        12416                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        12416                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide    842268480                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total    842268480                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67837.345361                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67837.345361                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 508012844500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  12467                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                12467                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               112059                       # Number of tag accesses
system.iocache.tags.data_accesses              112059                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 508012844500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 310                       # Transaction distribution
system.membus.trans_dist::ReadResp            1918913                       # Transaction distribution
system.membus.trans_dist::WriteReq                923                       # Transaction distribution
system.membus.trans_dist::WriteResp               923                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1785688                       # Transaction distribution
system.membus.trans_dist::WritebackClean       497419                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1038467                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1390555                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1390555                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         497419                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1421184                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         12416                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        24902                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        24902                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1492199                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1492199                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2466                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      8435082                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      8437548                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9954649                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       794624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       794624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     63665920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     63665920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         5609                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    293436544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    293442153                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               357902697                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              123                       # Total snoops (count)
system.membus.snoopTraffic                       7872                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3322807                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000053                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007298                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3322630     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     177      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3322807                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2584000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         16644158645                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy             193981                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        14989189500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 508012844500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2623353750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.5                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 508012844500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 508012844500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 508012844500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 508012844500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 508012844500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 508012844500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 508012844500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 508012844500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 508012844500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 508012844500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 508012844500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 508012844500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 508012844500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 508012844500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 508012844500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 508012844500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 508012844500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 508012844500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 508012844500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 508012844500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 508012844500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 508012844500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 508012844500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 508012844500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 508012844500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 508012844500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 508012844500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 508012844500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       31831104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      179947136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          211778240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     31831104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      31831104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    114284032                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       114284032                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          497361                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2811674                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3309035                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1785688                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1785688                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          62658069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         354217689                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             416875759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     62658069                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         62658069                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      224962879                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            224962879                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      224962879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         62658069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        354217689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            641838638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2230594.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    393573.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2746217.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.011719680500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       136484                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       136483                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8508580                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2096560                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3309035                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2283015                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3309035                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2283015                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 169245                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 52421                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            148441                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            144350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            142943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            128730                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            134622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            163511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            149694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            170468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            209984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            248017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           243793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           221368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           162060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           318853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           331429                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           221527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            111903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            108302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             97095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             77471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             83808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             97562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             85951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            100448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            149281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            174199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           183894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           129278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           120623                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           258140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           280634                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           172008                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.24                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  37600893750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                15698950000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             96471956250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11975.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30725.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        26                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2335054                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1715645                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.37                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.91                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3309035                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2283015                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3007384                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  127774                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4632                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  19720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  21454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 122063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 136762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 139871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 137799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 137756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 138100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 136948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 137197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 137434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 137808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 137060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 137074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 137089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 136611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 136667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 136689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     85                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1319693                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    260.443409                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   160.096691                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   289.454637                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       518001     39.25%     39.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       365198     27.67%     66.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       138478     10.49%     77.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        71346      5.41%     82.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        60645      4.60%     87.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        24585      1.86%     89.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        17656      1.34%     90.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        14535      1.10%     91.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       109249      8.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1319693                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       136483                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.004968                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     34.383063                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        136392     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           77      0.06%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            5      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        136483                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       136484                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.343315                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.322735                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.026521                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19        135605     99.36%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           864      0.63%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            11      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::228-231            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        136484                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              200946560                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                10831680                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               142758208                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               211778240                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            146112960                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       395.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       281.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    416.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    287.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.29                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.20                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  508010907000                       # Total gap between requests
system.mem_ctrls.avgGap                      90845.20                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     25188672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    175757888                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    142758208                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 49582746.327588185668                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 345971346.793378233910                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 281012989.229645371437                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       497361                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2811674                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2283015                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  13089770750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  83382185500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 12280144501250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26318.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29655.71                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5378915.38                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5423786760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2882822415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         13973201340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7663278420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     40102186800.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     173944193640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      48597683040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       292587152415                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        575.944399                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 124482756250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  16963499000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 366566589250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3998785560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2125412520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          8444899260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3980458800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     40102186800.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     164826772320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      56275506240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       279754021500                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        550.682969                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 144623502500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  16963512750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 346425829250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 508012844500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  345                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 345                       # Transaction distribution
system.iobus.trans_dist::WriteReq               13339                       # Transaction distribution
system.iobus.trans_dist::WriteResp              13339                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1170                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          272                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          912                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2466                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        24902                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        24902                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   27368                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4680                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          513                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5609                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       794904                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       794904                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   800513                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1410000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                42000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            12486000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1543000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            64912085                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              875500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              193000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               63500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 136                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            68                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     105980132.352941                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    297558286.828811                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           68    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    974371500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              68                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    500806195500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   7206649000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 508012844500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    129479839                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        129479839                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    129479839                       # number of overall hits
system.cpu.icache.overall_hits::total       129479839                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       497418                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         497418                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       497418                       # number of overall misses
system.cpu.icache.overall_misses::total        497418                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  28820597500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  28820597500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  28820597500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  28820597500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    129977257                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    129977257                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    129977257                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    129977257                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003827                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003827                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003827                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003827                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57940.399222                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57940.399222                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57940.399222                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57940.399222                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       497419                       # number of writebacks
system.cpu.icache.writebacks::total            497419                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       497418                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       497418                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       497418                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       497418                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  28323178500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  28323178500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  28323178500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  28323178500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003827                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003827                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003827                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003827                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 56940.397211                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56940.397211                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 56940.397211                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56940.397211                       # average overall mshr miss latency
system.cpu.icache.replacements                 497419                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    129479839                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       129479839                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       497418                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        497418                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  28820597500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  28820597500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    129977257                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    129977257                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003827                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003827                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57940.399222                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57940.399222                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       497418                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       497418                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  28323178500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  28323178500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003827                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003827                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 56940.397211                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56940.397211                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 508012844500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           129988620                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            497931                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            261.057496                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          370                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           99                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         260451933                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        260451933                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 508012844500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    129458342                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        129458342                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    129458342                       # number of overall hits
system.cpu.dcache.overall_hits::total       129458342                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4047518                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4047518                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4047518                       # number of overall misses
system.cpu.dcache.overall_misses::total       4047518                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 252099615000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 252099615000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 252099615000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 252099615000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    133505860                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    133505860                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    133505860                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    133505860                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030317                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030317                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030317                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030317                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 62284.989221                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62284.989221                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 62284.989221                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62284.989221                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1773272                       # number of writebacks
system.cpu.dcache.writebacks::total           1773272                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1238833                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1238833                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1238833                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1238833                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2808685                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2808685                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2808685                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2808685                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1233                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1233                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 171892586000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 171892586000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 171892586000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 171892586000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     55496500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     55496500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.021038                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021038                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.021038                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021038                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 61200.378825                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61200.378825                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 61200.378825                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61200.378825                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 45009.326845                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 45009.326845                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                2811704                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     89413895                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        89413895                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1524834                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1524834                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  94954714000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  94954714000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     90938729                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     90938729                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.016768                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016768                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 62272.164708                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62272.164708                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       106592                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       106592                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1418242                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1418242                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          310                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          310                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  87322651500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  87322651500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     55496500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     55496500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.015596                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015596                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 61571.051696                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61571.051696                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 179020.967742                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 179020.967742                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     40044447                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       40044447                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2522684                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2522684                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 157144901000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 157144901000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     42567131                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     42567131                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.059264                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.059264                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62292.740985                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62292.740985                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1132241                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1132241                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1390443                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1390443                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          923                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          923                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  84569934500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  84569934500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.032665                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032665                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60822.295125                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60822.295125                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        73583                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        73583                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         3020                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         3020                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    229926000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    229926000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        76603                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        76603                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.039424                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.039424                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76134.437086                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76134.437086                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         3019                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         3019                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    226836000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    226836000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.039411                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.039411                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75136.137794                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75136.137794                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        76467                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        76467                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        76467                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        76467                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 508012844500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           132692558                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2812728                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             47.175752                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          100                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          907                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         270129564                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        270129564                       # Number of data accesses

---------- End Simulation Statistics   ----------
