
---------- Begin Simulation Statistics ----------
final_tick                               4467089937798                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 173196                       # Simulator instruction rate (inst/s)
host_mem_usage                              134384452                       # Number of bytes of host memory used
host_op_rate                                   201367                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 72107.39                       # Real time elapsed on the host
host_tick_rate                               48537341                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                 12488683779                       # Number of instructions simulated
sim_ops                                   14520035661                       # Number of ops (including micro ops) simulated
sim_seconds                                  3.499901                       # Number of seconds simulated
sim_ticks                                3499901179464                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   196                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8450700                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      16901404                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     44.119555                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       874727788                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups   1982630596                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1619567                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted   1797828334                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     52763958                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     52766496                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         2538                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups      2253857959                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS       168374392                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           47                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads        4029730677                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes       3761583531                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1619175                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches         2235446498                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     733777870                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls    115957554                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     46206936                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts  10488683778                       # Number of instructions committed
system.switch_cpus.commit.committedOps    12202738637                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   8386492139                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.455047                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.508192                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   5214633343     62.18%     62.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    841816713     10.04%     72.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    673325520      8.03%     80.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3    176059962      2.10%     82.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4    430142657      5.13%     87.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5    107767721      1.29%     88.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6    106319666      1.27%     90.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7    102648687      1.22%     91.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    733777870      8.75%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   8386492139                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls    167901781                       # Number of function calls committed.
system.switch_cpus.commit.int_insts       10872428246                       # Number of committed integer instructions.
system.switch_cpus.commit.loads            2371116103                       # Number of loads committed
system.switch_cpus.commit.membars           128841181                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   7559541053     61.95%     61.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult    476709212      3.91%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead   2371116103     19.43%     85.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite   1795372269     14.71%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total  12202738637                       # Class of committed instruction
system.switch_cpus.commit.refs             4166488372                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         198098951                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts         10488683778                       # Number of Instructions Simulated
system.switch_cpus.committedOps           12202738637                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.800200                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.800200                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    6072940561                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred           396                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    872989769                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts    12273755732                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        526286640                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles        1266774448                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1744215                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts           579                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles     525301574                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches          2253857959                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines        1214584167                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            7175573350                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        185652                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           45                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts            10572505058                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           16                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles         3489214                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.268539                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles   1215729426                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches   1095866138                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.259674                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   8393047444                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.465215                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.710205                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       5950626115     70.90%     70.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        413667244      4.93%     75.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2        188969414      2.25%     78.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        224271047      2.67%     80.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4        247018513      2.94%     83.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5        142016503      1.69%     85.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6        316933076      3.78%     89.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         42921529      0.51%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        866624003     10.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   8393047444                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                     948                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      2412252                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches       2238854014                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.467619                       # Inst execution rate
system.switch_cpus.iew.exec_refs           4264992563                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores         1797749236                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       907988863                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts    2380206626                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts    116360779                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         2476                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts   1801773357                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts  12248944972                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts    2467243327                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1502732                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts   12317798674                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents       10990668                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     202779158                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1744215                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     219063872                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked         4286                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads    485209101                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          336                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation       166652                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     90890069                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      9090518                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      6401087                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents       166652                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         7477                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      2404775                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers       11969777409                       # num instructions consuming a value
system.switch_cpus.iew.wb_count           12224714998                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.573836                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        6868685685                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.456529                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent            12225451422                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads      15063266312                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      8746624277                       # number of integer regfile writes
system.switch_cpus.ipc                       1.249687                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.249687                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    7576587534     61.50%     61.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult    476816695      3.87%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            2      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            1      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead   2467302030     20.03%     85.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite   1798595149     14.60%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total    12319301411                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt           223434844                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018137                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        11000225      4.92%      4.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult       25767996     11.53%     16.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     16.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     16.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     16.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     16.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     16.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     16.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     16.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     16.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     16.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     16.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     16.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     16.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     16.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     16.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     16.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     16.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     16.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     16.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     16.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     16.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     16.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     16.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     16.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     16.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     16.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     16.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     16.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     16.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     16.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     16.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     16.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     16.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     16.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     16.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     16.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     16.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     16.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     16.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     16.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     16.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     16.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       92510488     41.40%     57.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      94156135     42.14%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses    12253801328                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads  32690442538                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses  12026591592                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes  12096944896                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded        12132584192                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued       12319301411                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded    116360780                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     46206320                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        20139                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       403226                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     38966037                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   8393047444                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.467798                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.078078                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   4376021269     52.14%     52.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1   1248331927     14.87%     67.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    748116268      8.91%     75.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    538945311      6.42%     82.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    474529978      5.65%     88.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    441586603      5.26%     93.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6    247293033      2.95%     96.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7    177694550      2.12%     98.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8    140528505      1.67%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   8393047444                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.467798                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      288934927                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    564662706                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    198123406                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    198372915                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads    190912933                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores    115442965                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads   2380206626                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores   1801773357                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads     12965096400                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      463829432                       # number of misc regfile writes
system.switch_cpus.numCycles               8393048392                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles      1440050656                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps   12780894947                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents      739257871                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        725239091                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      612286503                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents       7740139                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups   19665904264                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts    12260097434                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands  12840301593                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles        1586662187                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents      169236667                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1744215                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles    1535650403                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         59406614                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups  15015069628                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   3103700886                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts    142532629                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts        2847923519                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts    116360784                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups    132166585                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads          19901657294                       # The number of ROB reads
system.switch_cpus.rob.rob_writes         24504449627                       # The number of ROB writes
system.switch_cpus.timesIdled                      13                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads        132082977                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes        66040463                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests          196                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     41400466                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           48                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     82800932                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             48                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 4467089937798                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            8450315                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      4306616                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4144081                       # Transaction distribution
system.membus.trans_dist::ReadExReq               392                       # Transaction distribution
system.membus.trans_dist::ReadExResp              392                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       8450315                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port     12505137                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port     12846974                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     25352111                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               25352111                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    798876800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    834060544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1632937344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1632937344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8450707                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8450707    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8450707                       # Request fanout histogram
system.membus.reqLayer0.occupancy         28874738888                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         30508958890                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy        79476855516                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 4467089937798                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4467089937798                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 4467089937798                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 4467089937798                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 4467089937798                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 4467089937798                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          41400074                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     21684391                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           38                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        28166782                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              392                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             392                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            38                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     41400036                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    124201284                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             124201398                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         9728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   7523609984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7523619712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8450745                       # Total snoops (count)
system.tol2bus.snoopTraffic                 551246848                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         49851211                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000005                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.002212                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               49850967    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    244      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           49851211                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        63514180728                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       86319892380                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             79230                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 4467089937798                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2432                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    533550080                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         533552512                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2432                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2432                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    265324288                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      265324288                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      4168360                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            4168379                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks      2072846                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           2072846                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst          695                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    152447184                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            152447879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst          695                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total             695                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      75809080                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            75809080                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      75809080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst          695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    152447184                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           228256959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   4145692.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        38.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   7967841.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000224696682                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       230967                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       230967                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState           14919525                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           3917802                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    4168379                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   2072846                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  8336758                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 4145692                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                368879                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           279078                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            91624                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            76670                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           288316                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           567102                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           907503                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6          1491077                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           938946                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           554718                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           284911                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          875554                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          771472                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          177776                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          279998                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          127574                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          255560                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            51126                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           428958                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           682480                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6           682866                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7           682040                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8           303344                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9           150988                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10          682475                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11          480998                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14             392                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.05                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.02                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                142111024077                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               39839395000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           291508755327                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    17835.49                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               36585.49                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 5470478                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                3594718                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                68.66                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               86.71                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              8336758                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             4145692                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                3898692                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                3875782                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  98088                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                  95184                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     73                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     54                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                221869                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                224358                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                231224                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                231244                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                230980                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                230973                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                230975                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                230989                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                231037                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                231028                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                231278                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                231288                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                231024                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                231024                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                230984                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                230967                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                230967                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                230967                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                  2501                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      3048347                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   254.323592                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   194.019067                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   228.837892                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        54275      1.78%      1.78% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      1973710     64.75%     66.53% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       347718     11.41%     77.93% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511       176511      5.79%     83.72% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639       186383      6.11%     89.84% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767       105201      3.45%     93.29% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        74091      2.43%     95.72% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        38596      1.27%     96.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        91862      3.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      3048347                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       230967                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     34.497842                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    32.794211                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    11.537135                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-11            21      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-15         3061      1.33%      1.33% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19         7271      3.15%      4.48% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23        21129      9.15%     13.63% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27        26227     11.36%     24.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31        32309     13.99%     38.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35        39959     17.30%     56.28% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39        39726     17.20%     73.47% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43        28747     12.45%     85.92% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47        14616      6.33%     92.25% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51         4745      2.05%     94.30% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55          564      0.24%     94.55% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59         3027      1.31%     95.86% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63         3358      1.45%     97.31% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67          208      0.09%     97.40% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71          362      0.16%     97.56% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75         1027      0.44%     98.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79         2096      0.91%     98.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-83         2148      0.93%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::84-87          325      0.14%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-91           40      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::92-95            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       230967                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       230967                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.949175                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.944893                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.382356                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            6612      2.86%      2.86% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17            2467      1.07%      3.93% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18          218680     94.68%     98.61% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19            2467      1.07%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             739      0.32%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       230967                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             509944256                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ               23608256                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              265322688                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              533552512                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           265324288                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      145.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       75.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   152.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    75.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.73                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    1.14                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.59                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 3499900744950                       # Total gap between requests
system.mem_ctrls0.avgGap                    560771.44                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2432                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    509941824                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    265322688                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 694.876762312602                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 145701777.807936906815                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 75808622.699636742473                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           38                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      8336720                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      4145692                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1499872                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 291507255455                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 80957141340661                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     39470.32                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     34966.66                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  19528016.39                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   74.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          9552420360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          5077231830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        23758799820                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        8446988340                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    276278836080.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    1070418716610                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    442556696160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      1836089689200                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       524.611866                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 1139281309699                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF 116869220000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 2243750649765                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy         12212798640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          6491245035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        33131856240                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy       13193393400                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    276278836080.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    1335450120930                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    219372456000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      1896130706325                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       541.766927                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 557852017785                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF 116869220000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 2825179941679                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 4467089937798                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         2432                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    548135552                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         548137984                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         2432                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         2432                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    285922560                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      285922560                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      4282309                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            4282328                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      2233770                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           2233770                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst          695                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    156614580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            156615275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst          695                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total             695                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      81694467                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            81694467                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      81694467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst          695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    156614580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           238309741                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   4467540.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        38.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   8177430.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000209394356                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       251601                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       251601                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState           15350160                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           4219221                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    4282328                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   2233770                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  8564656                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 4467540                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                387188                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           204030                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           178912                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           151738                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           383114                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           523158                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           946944                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6          1631091                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           983004                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           378928                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           388536                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          913824                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          732519                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          202310                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          152618                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          179320                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          227422                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            25166                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           529700                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           757158                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6           757152                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7           757158                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8           227456                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9           177046                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          732056                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11          504613                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               2                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.02                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.02                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                146794032009                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               40887340000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           300121557009                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    17951.04                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               36701.04                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 5700480                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                3889972                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                69.71                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               87.07                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              8564656                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             4467540                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                4011333                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                3998001                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  85131                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  82956                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     26                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     21                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                219613                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                219736                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                251862                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                251871                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                251640                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                251647                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                251624                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                251608                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                251612                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                251615                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                252416                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                252466                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                251659                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                251604                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                251602                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                251602                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                251601                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                251601                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   134                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      3054523                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   264.944197                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   199.933830                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   236.877707                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        51362      1.68%      1.68% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      1939130     63.48%     65.17% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       302880      9.92%     75.08% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511       244071      7.99%     83.07% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639       151180      4.95%     88.02% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767       117598      3.85%     91.87% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        95557      3.13%     95.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        80196      2.63%     97.62% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        72549      2.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      3054523                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       251601                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     32.501604                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    29.853814                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    12.990627                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-11          7287      2.90%      2.90% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-15        13216      5.25%      8.15% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-19        15689      6.24%     14.38% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23        20536      8.16%     22.55% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27        31674     12.59%     35.14% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31        30463     12.11%     47.24% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35        40647     16.16%     63.40% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39        37476     14.90%     78.29% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43        16427      6.53%     84.82% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47         8155      3.24%     88.06% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51         6241      2.48%     90.54% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55         2241      0.89%     91.44% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59         4217      1.68%     93.11% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63         7948      3.16%     96.27% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67         6259      2.49%     98.76% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71         2808      1.12%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75          271      0.11%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79           42      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::92-95            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       251601                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       251601                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.756324                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.742446                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.683793                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           31868     12.67%     12.67% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             120      0.05%     12.71% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18          218281     86.76%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             121      0.05%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            1209      0.48%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       251601                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             523357952                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ               24780032                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              285920576                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              548137984                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           285922560                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      149.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       81.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   156.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    81.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.81                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    1.17                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.64                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 3499897599102                       # Total gap between requests
system.mem_ctrls1.avgGap                    537115.56                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         2432                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    523355520                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    285920576                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 694.876762312602                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 149534370.590472042561                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 81693899.724273905158                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           38                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      8564618                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      4467540                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1650346                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 300119906663                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 80471451591336                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     43430.16                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     35041.83                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  18012474.78                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   75.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          9126626460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          4850917005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        22672905780                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        8566933500                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    276278836080.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    1075629489030                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    438168778560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      1835294486415                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       524.384659                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 1127992750630                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF 116869220000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 2255039208834                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy         12682682040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          6740997780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        35714215740                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy       14753463480                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    276278836080.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    1305276676740                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    244781537760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      1896228409620                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       541.794843                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 623892201627                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF 116869220000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 2759139757837                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 4467089937798                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data     32949759                       # number of demand (read+write) hits
system.l2.demand_hits::total                 32949759                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data     32949759                       # number of overall hits
system.l2.overall_hits::total                32949759                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      8450669                       # number of demand (read+write) misses
system.l2.demand_misses::total                8450707                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           38                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      8450669                       # number of overall misses
system.l2.overall_misses::total               8450707                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3561180                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 722280357396                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     722283918576                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3561180                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 722280357396                       # number of overall miss cycles
system.l2.overall_miss_latency::total    722283918576                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data     41400428                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             41400466                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data     41400428                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            41400466                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.204120                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.204121                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.204120                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.204121                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 93715.263158                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 85470.198560                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85470.235635                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 93715.263158                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 85470.198560                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85470.235635                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             4306616                       # number of writebacks
system.l2.writebacks::total                   4306616                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      8450669                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8450707                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      8450669                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8450707                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3238191                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 650054503104                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 650057741295                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3238191                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 650054503104                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 650057741295                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.204120                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.204121                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.204120                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.204121                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 85215.552632                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 76923.436843                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76923.474130                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 85215.552632                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 76923.436843                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76923.474130                       # average overall mshr miss latency
system.l2.replacements                        8450745                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     17377775                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         17377775                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     17377775                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     17377775                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           38                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               38                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           38                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           38                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.switch_cpus.data          392                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 392                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     32477628                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      32477628                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          392                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               392                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 82851.091837                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82851.091837                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          392                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            392                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     29129726                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     29129726                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 74310.525510                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74310.525510                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst           38                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               38                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3561180                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3561180                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           38                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             38                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 93715.263158                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93715.263158                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           38                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           38                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3238191                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3238191                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 85215.552632                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85215.552632                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data     32949759                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          32949759                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      8450277                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         8450277                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 722247879768                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 722247879768                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data     41400036                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      41400036                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.204113                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.204113                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 85470.320058                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85470.320058                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      8450277                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      8450277                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 650025373378                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 650025373378                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.204113                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.204113                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 76923.558054                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76923.558054                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 4467089937798                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                    91816808                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8452793                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.862304                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.510293                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1115.538151                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.688334                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   930.263222                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000737                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.544696                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000336                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.454230                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          208                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          275                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           89                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1456                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1333262521                       # Number of tag accesses
system.l2.tags.data_accesses               1333262521                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    967188758334                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   3499901179464                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 4467089937798                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099649                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst   1214584114                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       3216683763                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099649                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst   1214584114                       # number of overall hits
system.cpu.icache.overall_hits::total      3216683763                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          831                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           52                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            883                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          831                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           52                       # number of overall misses
system.cpu.icache.overall_misses::total           883                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      4817601                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4817601                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      4817601                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4817601                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2002100480                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst   1214584166                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   3216684646                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100480                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst   1214584166                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   3216684646                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 92646.173077                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5455.946772                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 92646.173077                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5455.946772                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          314                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    78.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          245                       # number of writebacks
system.cpu.icache.writebacks::total               245                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           14                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           38                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           38                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3609969                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3609969                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3609969                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3609969                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 94999.184211                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 94999.184211                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 94999.184211                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 94999.184211                       # average overall mshr miss latency
system.cpu.icache.replacements                    245                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099649                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst   1214584114                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      3216683763                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          831                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           52                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           883                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      4817601                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4817601                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100480                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst   1214584166                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   3216684646                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 92646.173077                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5455.946772                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           38                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3609969                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3609969                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 94999.184211                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 94999.184211                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 4467089937798                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.950915                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          3216684632                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               869                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3701593.362486                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   594.263829                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    29.687087                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.952346                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.047575                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999921                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      125450702063                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     125450702063                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4467089937798                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 4467089937798                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 4467089937798                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 4467089937798                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 4467089937798                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    715451839                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data   3319709920                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       4035161759                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    715451839                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data   3319709920                       # number of overall hits
system.cpu.dcache.overall_hits::total      4035161759                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      9760831                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data    162966985                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      172727816                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      9760831                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data    162966985                       # number of overall misses
system.cpu.dcache.overall_misses::total     172727816                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 4738164518697                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 4738164518697                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 4738164518697                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 4738164518697                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    725212670                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data   3482676905                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   4207889575                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    725212670                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data   3482676905                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   4207889575                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013459                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.046794                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.041049                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013459                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.046794                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.041049                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 29074.382880                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 27431.392514                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 29074.382880                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 27431.392514                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        87494                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          139                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4641                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    18.852402                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          139                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     23438876                       # number of writebacks
system.cpu.dcache.writebacks::total          23438876                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data    121566753                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total    121566753                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data    121566753                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total    121566753                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data     41400232                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     41400232                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data     41400232                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     41400232                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 1069307513868                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1069307513868                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 1069307513868                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1069307513868                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011887                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009839                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011887                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009839                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 25828.539170                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25828.539170                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 25828.539170                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 25828.539170                       # average overall mshr miss latency
system.cpu.dcache.replacements               51161077                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    397480100                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data   1640295793                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      2037775893                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      6220360                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data    162966201                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total     169186561                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 4738097437575                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 4738097437575                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    403700460                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data   1803261994                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   2206962454                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.015408                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.090373                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.076660                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 29074.111126                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28005.164297                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data    121566361                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total    121566361                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data     41399840                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     41399840                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 1069274545848                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1069274545848                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.022958                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018759                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 25827.987399                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25827.987399                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    317971739                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data   1679414127                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total     1997385866                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3540471                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          784                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3541255                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     67081122                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     67081122                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    321512210                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data   1679414911                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total   2000927121                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011012                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001770                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 85562.655612                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total    18.942754                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          392                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          392                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          392                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          392                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     32968020                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     32968020                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 84102.091837                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84102.091837                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     18839529                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data    115957174                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total    134796703                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           74                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          391                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          465                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     36399513                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     36399513                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     18839603                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data    115957565                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total    134797168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 93093.383632                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 78278.522581                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data          195                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          195                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          196                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          196                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data     17531931                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     17531931                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 89448.627551                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 89448.627551                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     18839603                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data    115957358                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total    134796961                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     18839603                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data    115957358                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total    134796961                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 4467089937798                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999686                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          4355916756                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          51161333                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             85.140799                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    96.952560                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   159.047126                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.378721                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.621278                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           95                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           53                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses      143330639861                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses     143330639861                       # Number of data accesses

---------- End Simulation Statistics   ----------
