
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 7.62

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.25 source latency input_count[3]$_DFFE_PN0P_/CLK ^
  -0.25 target latency temperature[1]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: status[0]$_DFFE_PN1P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input13/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     2    0.08    0.21    0.20    0.40 ^ input13/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         net14 (net)
                  0.21    0.00    0.40 ^ status[0]$_DFFE_PN1P_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  0.40   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.14    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.13    0.07    0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.07    0.00    0.12 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    12    0.11    0.07    0.13    0.25 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_1__leaf_clk (net)
                  0.07    0.00    0.25 ^ status[0]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.00    0.25   clock reconvergence pessimism
                          0.08    0.32   library removal time
                                  0.32   data required time
-----------------------------------------------------------------------------
                                  0.32   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)


Startpoint: adc_valid (input port clocked by core_clock)
Endpoint: fahrenheit_value[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.03    0.00    0.00    0.20 v adc_valid (in)
                                         adc_valid (net)
                  0.00    0.00    0.20 v input1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     8    0.21    0.20    0.20    0.40 v input1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net2 (net)
                  0.20    0.00    0.40 v _136_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.02    0.16    0.15    0.55 ^ _136_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _033_ (net)
                  0.16    0.00    0.55 ^ _137_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.00    0.05    0.05    0.60 v _137_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _009_ (net)
                  0.05    0.00    0.60 v fahrenheit_value[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.60   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.14    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.13    0.07    0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.07    0.00    0.12 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    12    0.11    0.07    0.13    0.25 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_1__leaf_clk (net)
                  0.07    0.00    0.25 ^ fahrenheit_value[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.25   clock reconvergence pessimism
                          0.05    0.30   library hold time
                                  0.30   data required time
-----------------------------------------------------------------------------
                                  0.30   data required time
                                 -0.60   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: celsius_value[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input13/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     2    0.08    0.21    0.20    0.40 ^ input13/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         net14 (net)
                  0.21    0.00    0.40 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    24    0.31    0.21    0.24    0.64 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net1 (net)
                  0.21    0.00    0.64 ^ celsius_value[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.64   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.14    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.13    0.07    0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.07    0.00   10.12 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    14    0.11    0.07    0.13   10.25 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk (net)
                  0.07    0.00   10.25 ^ celsius_value[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.25   clock reconvergence pessimism
                          0.11   10.35   library recovery time
                                 10.35   data required time
-----------------------------------------------------------------------------
                                 10.35   data required time
                                 -0.64   data arrival time
-----------------------------------------------------------------------------
                                  9.71   slack (MET)


Startpoint: temperature[5]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: temperature[0] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.14    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.13    0.07    0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.07    0.00    0.12 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    14    0.11    0.07    0.13    0.25 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk (net)
                  0.07    0.00    0.25 ^ temperature[5]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     3    0.08    0.20    0.48    0.73 v temperature[5]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         net24 (net)
                  0.20    0.00    0.73 v _173_/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.15    0.74    1.47 v _173_/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net19 (net)
                  0.15    0.00    1.47 v output18/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.13    0.71    2.18 v output18/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         temperature[0] (net)
                  0.13    0.00    2.18 v temperature[0] (out)
                                  2.18   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -2.18   data arrival time
-----------------------------------------------------------------------------
                                  7.62   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: celsius_value[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input13/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     2    0.08    0.21    0.20    0.40 ^ input13/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         net14 (net)
                  0.21    0.00    0.40 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    24    0.31    0.21    0.24    0.64 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net1 (net)
                  0.21    0.00    0.64 ^ celsius_value[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.64   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.14    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.13    0.07    0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.07    0.00   10.12 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    14    0.11    0.07    0.13   10.25 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk (net)
                  0.07    0.00   10.25 ^ celsius_value[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.25   clock reconvergence pessimism
                          0.11   10.35   library recovery time
                                 10.35   data required time
-----------------------------------------------------------------------------
                                 10.35   data required time
                                 -0.64   data arrival time
-----------------------------------------------------------------------------
                                  9.71   slack (MET)


Startpoint: temperature[5]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: temperature[0] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.14    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.13    0.07    0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.07    0.00    0.12 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    14    0.11    0.07    0.13    0.25 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk (net)
                  0.07    0.00    0.25 ^ temperature[5]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     3    0.08    0.20    0.48    0.73 v temperature[5]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         net24 (net)
                  0.20    0.00    0.73 v _173_/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.15    0.74    1.47 v _173_/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net19 (net)
                  0.15    0.00    1.47 v output18/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.13    0.71    2.18 v output18/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         temperature[0] (net)
                  0.13    0.00    2.18 v temperature[0] (out)
                                  2.18   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -2.18   data arrival time
-----------------------------------------------------------------------------
                                  7.62   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
2.242192268371582

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8008

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.27758410573005676

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.29429998993873596

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9432

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: input_count[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: status[0]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.13    0.25 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.25 ^ input_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.50    0.75 ^ input_count[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.07    0.82 v _097_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.24    1.06 v _169_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.19    1.25 ^ _100_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_2)
   0.14    1.39 v _101_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
   0.22    1.62 v _147_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
   0.18    1.80 v _148_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
   0.00    1.80 v status[0]$_DFFE_PN1P_/D (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
           1.80   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.13   10.25 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   10.25 ^ status[0]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
   0.00   10.25   clock reconvergence pessimism
  -0.14   10.11   library setup time
          10.11   data required time
---------------------------------------------------------
          10.11   data required time
          -1.80   data arrival time
---------------------------------------------------------
           8.31   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: celsius_value[4]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: celsius_value[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.13    0.25 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.25 ^ celsius_value[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.39    0.64 v celsius_value[4]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.07    0.71 ^ _130_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.05    0.76 v _131_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.00    0.76 v celsius_value[4]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.76   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.13    0.25 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.25 ^ celsius_value[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.25   clock reconvergence pessimism
   0.05    0.30   library hold time
           0.30   data required time
---------------------------------------------------------
           0.30   data required time
          -0.76   data arrival time
---------------------------------------------------------
           0.46   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.2478

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.2490

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
2.1768

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
7.6232

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
350.202132

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.56e-03   7.67e-04   1.52e-08   4.33e-03  43.7%
Combinational          1.75e-03   6.75e-04   2.40e-08   2.42e-03  24.5%
Clock                  2.11e-03   1.04e-03   8.04e-08   3.15e-03  31.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.42e-03   2.48e-03   1.20e-07   9.90e-03 100.0%
                          75.0%      25.0%       0.0%
