Analysis & Synthesis report for ADC
Mon Jan 15 15:35:28 2018
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis IP Cores Summary
  7. Partition Status Summary
  8. Partition for Top-Level Resource Utilization by Entity
  9. Registers Removed During Synthesis
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Source assignments for dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|altsyncram_h7e1:FIFOram
 12. Source assignments for dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|altsyncram_h7e1:FIFOram
 13. Source assignments for dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|altsyncram_h7e1:FIFOram
 14. Parameter Settings for User Entity Instance: pll_200:pll_200_0|altpll:altpll_component
 15. Parameter Settings for User Entity Instance: LTC1744_T01:LTC1744_T01_00
 16. Parameter Settings for User Entity Instance: find_start:find_start_00
 17. Parameter Settings for User Entity Instance: timer:timer0
 18. Parameter Settings for User Entity Instance: dpram:dpram0|scfifo:scfifo_component
 19. Parameter Settings for User Entity Instance: LTC1744_T01:LTC1744_T01_01
 20. Parameter Settings for User Entity Instance: timer:timer1
 21. Parameter Settings for User Entity Instance: dpram:dpram1|scfifo:scfifo_component
 22. Parameter Settings for User Entity Instance: LTC1744_T01:LTC1744_T01_02
 23. Parameter Settings for User Entity Instance: timer:timer2
 24. Parameter Settings for User Entity Instance: dpram:dpram2|scfifo:scfifo_component
 25. Parameter Settings for User Entity Instance: spi_master:spi_master0
 26. Partition Dependent Files
 27. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 28. Port Connectivity Checks: "spi_master:spi_master0"
 29. Port Connectivity Checks: "dpram:dpram2"
 30. Port Connectivity Checks: "timer:timer2"
 31. Port Connectivity Checks: "dpram:dpram1"
 32. Port Connectivity Checks: "timer:timer1"
 33. Port Connectivity Checks: "dpram:dpram0"
 34. SignalTap II Logic Analyzer Settings
 35. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jan 15 15:35:28 2018       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; ADC                                         ;
; Top-level Entity Name              ; LTC1744_T01_TOP                             ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                                      ; LTC1744_T01_TOP    ; ADC                ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                  ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                              ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------+---------+
; ../rtl/spi_master.v              ; yes             ; User Verilog HDL File        ; E:/Document/quartus 2/LTC1746_FST3253_T04_NEW_EP4CE6E_06finish/rtl/spi_master.v           ;         ;
; ../rtl/timer.v                   ; yes             ; User Verilog HDL File        ; E:/Document/quartus 2/LTC1746_FST3253_T04_NEW_EP4CE6E_06finish/rtl/timer.v                ;         ;
; ../rtl/find_start.v              ; yes             ; User Verilog HDL File        ; E:/Document/quartus 2/LTC1746_FST3253_T04_NEW_EP4CE6E_06finish/rtl/find_start.v           ;         ;
; ../rtl/LTC1744_T01_TOP.v         ; yes             ; User Verilog HDL File        ; E:/Document/quartus 2/LTC1746_FST3253_T04_NEW_EP4CE6E_06finish/rtl/LTC1744_T01_TOP.v      ;         ;
; ../rtl/LTC1744_T01.v             ; yes             ; User Verilog HDL File        ; E:/Document/quartus 2/LTC1746_FST3253_T04_NEW_EP4CE6E_06finish/rtl/LTC1744_T01.v          ;         ;
; pll_200.v                        ; yes             ; User Wizard-Generated File   ; E:/Document/quartus 2/LTC1746_FST3253_T04_NEW_EP4CE6E_06finish/prj/pll_200.v              ;         ;
; ../rtl/led_control.v             ; yes             ; User Verilog HDL File        ; E:/Document/quartus 2/LTC1746_FST3253_T04_NEW_EP4CE6E_06finish/rtl/led_control.v          ;         ;
; ip/dpram.v                       ; yes             ; User Wizard-Generated File   ; E:/Document/quartus 2/LTC1746_FST3253_T04_NEW_EP4CE6E_06finish/prj/ip/dpram.v             ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf                                 ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                             ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_pll.inc                            ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/stratixii_pll.inc                          ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc                          ;         ;
; db/pll_200_altpll.v              ; yes             ; Auto-Generated Megafunction  ; E:/Document/quartus 2/LTC1746_FST3253_T04_NEW_EP4CE6E_06finish/prj/db/pll_200_altpll.v    ;         ;
; scfifo.tdf                       ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf                                 ;         ;
; a_regfifo.inc                    ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/a_regfifo.inc                              ;         ;
; a_dpfifo.inc                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/a_dpfifo.inc                               ;         ;
; a_i2fifo.inc                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/a_i2fifo.inc                               ;         ;
; a_fffifo.inc                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/a_fffifo.inc                               ;         ;
; a_f2fifo.inc                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/a_f2fifo.inc                               ;         ;
; db/scfifo_9531.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Document/quartus 2/LTC1746_FST3253_T04_NEW_EP4CE6E_06finish/prj/db/scfifo_9531.tdf     ;         ;
; db/a_dpfifo_gb31.tdf             ; yes             ; Auto-Generated Megafunction  ; E:/Document/quartus 2/LTC1746_FST3253_T04_NEW_EP4CE6E_06finish/prj/db/a_dpfifo_gb31.tdf   ;         ;
; db/altsyncram_h7e1.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/Document/quartus 2/LTC1746_FST3253_T04_NEW_EP4CE6E_06finish/prj/db/altsyncram_h7e1.tdf ;         ;
; db/cmpr_ut8.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Document/quartus 2/LTC1746_FST3253_T04_NEW_EP4CE6E_06finish/prj/db/cmpr_ut8.tdf        ;         ;
; db/cntr_2ab.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Document/quartus 2/LTC1746_FST3253_T04_NEW_EP4CE6E_06finish/prj/db/cntr_2ab.tdf        ;         ;
; db/cntr_mb7.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Document/quartus 2/LTC1746_FST3253_T04_NEW_EP4CE6E_06finish/prj/db/cntr_mb7.tdf        ;         ;
; db/cntr_abb.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Document/quartus 2/LTC1746_FST3253_T04_NEW_EP4CE6E_06finish/prj/db/cntr_abb.tdf        ;         ;
; sld_signaltap.vhd                ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap.vhd                          ;         ;
; sld_signaltap_impl.vhd           ; yes             ; Encrypted Megafunction       ; c:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                     ;         ;
; sld_ela_control.vhd              ; yes             ; Encrypted Megafunction       ; c:/altera/13.1/quartus/libraries/megafunctions/sld_ela_control.vhd                        ;         ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                           ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_constant.inc                           ;         ;
; dffeea.inc                       ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/dffeea.inc                                 ;         ;
; sld_mbpmg.vhd                    ; yes             ; Encrypted Megafunction       ; c:/altera/13.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                              ;         ;
; sld_ela_trigger_flow_mgr.vhd     ; yes             ; Encrypted Megafunction       ; c:/altera/13.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd               ;         ;
; sld_buffer_manager.vhd           ; yes             ; Encrypted Megafunction       ; c:/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                     ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf                             ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc                      ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                                ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc                             ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                              ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc                                 ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altram.inc                                 ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                               ;         ;
; db/altsyncram_9124.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/Document/quartus 2/LTC1746_FST3253_T04_NEW_EP4CE6E_06finish/prj/db/altsyncram_9124.tdf ;         ;
; altdpram.tdf                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altdpram.tdf                               ;         ;
; memmodes.inc                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/others/maxplus2/memmodes.inc                             ;         ;
; a_hdffe.inc                      ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/a_hdffe.inc                                ;         ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                        ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.inc                             ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf                                ;         ;
; muxlut.inc                       ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/muxlut.inc                                 ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc                               ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altshift.inc                               ;         ;
; db/mux_vsc.tdf                   ; yes             ; Auto-Generated Megafunction  ; E:/Document/quartus 2/LTC1746_FST3253_T04_NEW_EP4CE6E_06finish/prj/db/mux_vsc.tdf         ;         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.tdf                             ;         ;
; declut.inc                       ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/declut.inc                                 ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.inc                            ;         ;
; db/decode_dvf.tdf                ; yes             ; Auto-Generated Megafunction  ; E:/Document/quartus 2/LTC1746_FST3253_T04_NEW_EP4CE6E_06finish/prj/db/decode_dvf.tdf      ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf                            ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc                            ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/cmpconst.inc                               ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.inc                            ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                    ;         ;
; db/cntr_pgi.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Document/quartus 2/LTC1746_FST3253_T04_NEW_EP4CE6E_06finish/prj/db/cntr_pgi.tdf        ;         ;
; db/cntr_o9j.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Document/quartus 2/LTC1746_FST3253_T04_NEW_EP4CE6E_06finish/prj/db/cntr_o9j.tdf        ;         ;
; db/cntr_jgi.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Document/quartus 2/LTC1746_FST3253_T04_NEW_EP4CE6E_06finish/prj/db/cntr_jgi.tdf        ;         ;
; db/cmpr_rgc.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Document/quartus 2/LTC1746_FST3253_T04_NEW_EP4CE6E_06finish/prj/db/cmpr_rgc.tdf        ;         ;
; db/cntr_23j.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Document/quartus 2/LTC1746_FST3253_T04_NEW_EP4CE6E_06finish/prj/db/cntr_23j.tdf        ;         ;
; db/cmpr_ngc.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Document/quartus 2/LTC1746_FST3253_T04_NEW_EP4CE6E_06finish/prj/db/cmpr_ngc.tdf        ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction       ; c:/altera/13.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                             ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction       ; c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd                                ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction       ; c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                           ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                              ;
+--------+--------------+---------+--------------+--------------+------------------------------------+-------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                    ; IP Include File                                                               ;
+--------+--------------+---------+--------------+--------------+------------------------------------+-------------------------------------------------------------------------------+
; Altera ; FIFO         ; 13.1    ; N/A          ; N/A          ; |LTC1744_T01_TOP|dpram:dpram0      ; E:/Document/quartus 2/LTC1746_FST3253_T04_NEW_EP4CE6E_06finish/prj/ip/dpram.v ;
; Altera ; FIFO         ; 13.1    ; N/A          ; N/A          ; |LTC1744_T01_TOP|dpram:dpram1      ; E:/Document/quartus 2/LTC1746_FST3253_T04_NEW_EP4CE6E_06finish/prj/ip/dpram.v ;
; Altera ; FIFO         ; 13.1    ; N/A          ; N/A          ; |LTC1744_T01_TOP|dpram:dpram2      ; E:/Document/quartus 2/LTC1746_FST3253_T04_NEW_EP4CE6E_06finish/prj/ip/dpram.v ;
; Altera ; ALTPLL       ; 13.1    ; N/A          ; N/A          ; |LTC1744_T01_TOP|pll_200:pll_200_0 ; E:/Document/quartus 2/LTC1746_FST3253_T04_NEW_EP4CE6E_06finish/prj/pll_200.v  ;
+--------+--------------+---------+--------------+--------------+------------------------------------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Partition Status Summary                                           ;
+--------------------------------+-------------+---------------------+
; Partition Name                 ; Synthesized ; Reason              ;
+--------------------------------+-------------+---------------------+
; Top                            ; no          ; No relevant changes ;
; sld_hub:auto_hub               ; no          ; No relevant changes ;
; sld_signaltap:auto_signaltap_0 ; no          ; No relevant changes ;
+--------------------------------+-------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition for Top-Level Resource Utilization by Entity                                                                                                                                                                                                                                              ;
+------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node               ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                           ; Library Name ;
+------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+
; |LTC1744_T01_TOP                         ; 674 (0)           ; 609 (0)      ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |LTC1744_T01_TOP                                                                                                              ; work         ;
;    |LTC1744_T01:LTC1744_T01_00|          ; 41 (41)           ; 87 (87)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LTC1744_T01_TOP|LTC1744_T01:LTC1744_T01_00                                                                                   ; work         ;
;    |LTC1744_T01:LTC1744_T01_01|          ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LTC1744_T01_TOP|LTC1744_T01:LTC1744_T01_01                                                                                   ; work         ;
;    |LTC1744_T01:LTC1744_T01_02|          ; 4 (4)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LTC1744_T01_TOP|LTC1744_T01:LTC1744_T01_02                                                                                   ; work         ;
;    |dpram:dpram0|                        ; 55 (0)            ; 44 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |LTC1744_T01_TOP|dpram:dpram0                                                                                                 ; work         ;
;       |scfifo:scfifo_component|          ; 55 (0)            ; 44 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |LTC1744_T01_TOP|dpram:dpram0|scfifo:scfifo_component                                                                         ; work         ;
;          |scfifo_9531:auto_generated|    ; 55 (0)            ; 44 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |LTC1744_T01_TOP|dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated                                              ; work         ;
;             |a_dpfifo_gb31:dpfifo|       ; 55 (26)           ; 44 (15)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |LTC1744_T01_TOP|dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo                         ; work         ;
;                |altsyncram_h7e1:FIFOram| ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |LTC1744_T01_TOP|dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|altsyncram_h7e1:FIFOram ; work         ;
;                |cntr_2ab:rd_ptr_msb|     ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LTC1744_T01_TOP|dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_2ab:rd_ptr_msb     ; work         ;
;                |cntr_abb:wr_ptr|         ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LTC1744_T01_TOP|dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_abb:wr_ptr         ; work         ;
;                |cntr_mb7:usedw_counter|  ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LTC1744_T01_TOP|dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_mb7:usedw_counter  ; work         ;
;    |dpram:dpram1|                        ; 55 (0)            ; 44 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |LTC1744_T01_TOP|dpram:dpram1                                                                                                 ; work         ;
;       |scfifo:scfifo_component|          ; 55 (0)            ; 44 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |LTC1744_T01_TOP|dpram:dpram1|scfifo:scfifo_component                                                                         ; work         ;
;          |scfifo_9531:auto_generated|    ; 55 (0)            ; 44 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |LTC1744_T01_TOP|dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated                                              ; work         ;
;             |a_dpfifo_gb31:dpfifo|       ; 55 (26)           ; 44 (15)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |LTC1744_T01_TOP|dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo                         ; work         ;
;                |altsyncram_h7e1:FIFOram| ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |LTC1744_T01_TOP|dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|altsyncram_h7e1:FIFOram ; work         ;
;                |cntr_2ab:rd_ptr_msb|     ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LTC1744_T01_TOP|dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_2ab:rd_ptr_msb     ; work         ;
;                |cntr_abb:wr_ptr|         ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LTC1744_T01_TOP|dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_abb:wr_ptr         ; work         ;
;                |cntr_mb7:usedw_counter|  ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LTC1744_T01_TOP|dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_mb7:usedw_counter  ; work         ;
;    |dpram:dpram2|                        ; 55 (0)            ; 44 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |LTC1744_T01_TOP|dpram:dpram2                                                                                                 ; work         ;
;       |scfifo:scfifo_component|          ; 55 (0)            ; 44 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |LTC1744_T01_TOP|dpram:dpram2|scfifo:scfifo_component                                                                         ; work         ;
;          |scfifo_9531:auto_generated|    ; 55 (0)            ; 44 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |LTC1744_T01_TOP|dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated                                              ; work         ;
;             |a_dpfifo_gb31:dpfifo|       ; 55 (26)           ; 44 (15)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |LTC1744_T01_TOP|dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo                         ; work         ;
;                |altsyncram_h7e1:FIFOram| ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |LTC1744_T01_TOP|dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|altsyncram_h7e1:FIFOram ; work         ;
;                |cntr_2ab:rd_ptr_msb|     ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LTC1744_T01_TOP|dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_2ab:rd_ptr_msb     ; work         ;
;                |cntr_abb:wr_ptr|         ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LTC1744_T01_TOP|dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_abb:wr_ptr         ; work         ;
;                |cntr_mb7:usedw_counter|  ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LTC1744_T01_TOP|dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_mb7:usedw_counter  ; work         ;
;    |find_start:find_start_00|            ; 94 (94)           ; 86 (86)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LTC1744_T01_TOP|find_start:find_start_00                                                                                     ; work         ;
;    |led_control:led_control01|           ; 33 (33)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LTC1744_T01_TOP|led_control:led_control01                                                                                    ; work         ;
;    |pll_200:pll_200_0|                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LTC1744_T01_TOP|pll_200:pll_200_0                                                                                            ; work         ;
;       |altpll:altpll_component|          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LTC1744_T01_TOP|pll_200:pll_200_0|altpll:altpll_component                                                                    ; work         ;
;          |pll_200_altpll:auto_generated| ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LTC1744_T01_TOP|pll_200:pll_200_0|altpll:altpll_component|pll_200_altpll:auto_generated                                      ; work         ;
;    |spi_master:spi_master0|              ; 147 (147)         ; 72 (72)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LTC1744_T01_TOP|spi_master:spi_master0                                                                                       ; work         ;
;    |timer:timer0|                        ; 94 (94)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LTC1744_T01_TOP|timer:timer0                                                                                                 ; work         ;
;    |timer:timer1|                        ; 48 (48)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LTC1744_T01_TOP|timer:timer1                                                                                                 ; work         ;
;    |timer:timer2|                        ; 48 (48)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LTC1744_T01_TOP|timer:timer2                                                                                                 ; work         ;
+------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                 ;
+-----------------------------------------------------+--------------------------------------------------------------+
; Register name                                       ; Reason for Removal                                           ;
+-----------------------------------------------------+--------------------------------------------------------------+
; spi_master:spi_master0|cnt_table_clk_mid[1,3..7]    ; Stuck at GND due to stuck port data_in                       ;
; spi_master:spi_master0|cnt_table_clk_max[0,2,4..11] ; Stuck at GND due to stuck port data_in                       ;
; timer:timer0|Samp_en_0                              ; Merged with timer:timer2|Samp_en_0                           ;
; timer:timer1|Samp_en_0                              ; Merged with timer:timer2|Samp_en_0                           ;
; timer:timer0|Samp_en_1                              ; Merged with timer:timer2|Samp_en_1                           ;
; timer:timer1|Samp_en_1                              ; Merged with timer:timer2|Samp_en_1                           ;
; LTC1744_T01:LTC1744_T01_01|FST3253[0]               ; Merged with LTC1744_T01:LTC1744_T01_00|FST3253[0]            ;
; LTC1744_T01:LTC1744_T01_02|FST3253[0]               ; Merged with LTC1744_T01:LTC1744_T01_00|FST3253[0]            ;
; LTC1744_T01:LTC1744_T01_01|FST3253[1]               ; Merged with LTC1744_T01:LTC1744_T01_00|FST3253[1]            ;
; LTC1744_T01:LTC1744_T01_02|FST3253[1]               ; Merged with LTC1744_T01:LTC1744_T01_00|FST3253[1]            ;
; LTC1744_T01:LTC1744_T01_01|OE_n                     ; Merged with LTC1744_T01:LTC1744_T01_00|OE_n                  ;
; LTC1744_T01:LTC1744_T01_02|OE_n                     ; Merged with LTC1744_T01:LTC1744_T01_00|OE_n                  ;
; LTC1744_T01:LTC1744_T01_01|ENC_P                    ; Merged with LTC1744_T01:LTC1744_T01_00|ENC_P                 ;
; LTC1744_T01:LTC1744_T01_02|ENC_P                    ; Merged with LTC1744_T01:LTC1744_T01_00|ENC_P                 ;
; LTC1744_T01:LTC1744_T01_01|ENC_N                    ; Merged with LTC1744_T01:LTC1744_T01_00|ENC_N                 ;
; LTC1744_T01:LTC1744_T01_02|ENC_N                    ; Merged with LTC1744_T01:LTC1744_T01_00|ENC_N                 ;
; LTC1744_T01:LTC1744_T01_01|counter[13]              ; Merged with LTC1744_T01:LTC1744_T01_00|counter[13]           ;
; LTC1744_T01:LTC1744_T01_02|counter[13]              ; Merged with LTC1744_T01:LTC1744_T01_00|counter[13]           ;
; LTC1744_T01:LTC1744_T01_01|counter[12]              ; Merged with LTC1744_T01:LTC1744_T01_00|counter[12]           ;
; LTC1744_T01:LTC1744_T01_02|counter[12]              ; Merged with LTC1744_T01:LTC1744_T01_00|counter[12]           ;
; LTC1744_T01:LTC1744_T01_01|counter[11]              ; Merged with LTC1744_T01:LTC1744_T01_00|counter[11]           ;
; LTC1744_T01:LTC1744_T01_02|counter[11]              ; Merged with LTC1744_T01:LTC1744_T01_00|counter[11]           ;
; LTC1744_T01:LTC1744_T01_01|counter[10]              ; Merged with LTC1744_T01:LTC1744_T01_00|counter[10]           ;
; LTC1744_T01:LTC1744_T01_02|counter[10]              ; Merged with LTC1744_T01:LTC1744_T01_00|counter[10]           ;
; LTC1744_T01:LTC1744_T01_01|counter[9]               ; Merged with LTC1744_T01:LTC1744_T01_00|counter[9]            ;
; LTC1744_T01:LTC1744_T01_02|counter[9]               ; Merged with LTC1744_T01:LTC1744_T01_00|counter[9]            ;
; LTC1744_T01:LTC1744_T01_01|counter[8]               ; Merged with LTC1744_T01:LTC1744_T01_00|counter[8]            ;
; LTC1744_T01:LTC1744_T01_02|counter[8]               ; Merged with LTC1744_T01:LTC1744_T01_00|counter[8]            ;
; LTC1744_T01:LTC1744_T01_01|counter[7]               ; Merged with LTC1744_T01:LTC1744_T01_00|counter[7]            ;
; LTC1744_T01:LTC1744_T01_02|counter[7]               ; Merged with LTC1744_T01:LTC1744_T01_00|counter[7]            ;
; LTC1744_T01:LTC1744_T01_01|counter[6]               ; Merged with LTC1744_T01:LTC1744_T01_00|counter[6]            ;
; LTC1744_T01:LTC1744_T01_02|counter[6]               ; Merged with LTC1744_T01:LTC1744_T01_00|counter[6]            ;
; LTC1744_T01:LTC1744_T01_01|counter[5]               ; Merged with LTC1744_T01:LTC1744_T01_00|counter[5]            ;
; LTC1744_T01:LTC1744_T01_02|counter[5]               ; Merged with LTC1744_T01:LTC1744_T01_00|counter[5]            ;
; LTC1744_T01:LTC1744_T01_01|counter[4]               ; Merged with LTC1744_T01:LTC1744_T01_00|counter[4]            ;
; LTC1744_T01:LTC1744_T01_02|counter[4]               ; Merged with LTC1744_T01:LTC1744_T01_00|counter[4]            ;
; LTC1744_T01:LTC1744_T01_01|counter[3]               ; Merged with LTC1744_T01:LTC1744_T01_00|counter[3]            ;
; LTC1744_T01:LTC1744_T01_02|counter[3]               ; Merged with LTC1744_T01:LTC1744_T01_00|counter[3]            ;
; LTC1744_T01:LTC1744_T01_01|counter[2]               ; Merged with LTC1744_T01:LTC1744_T01_00|counter[2]            ;
; LTC1744_T01:LTC1744_T01_02|counter[2]               ; Merged with LTC1744_T01:LTC1744_T01_00|counter[2]            ;
; LTC1744_T01:LTC1744_T01_01|counter[1]               ; Merged with LTC1744_T01:LTC1744_T01_00|counter[1]            ;
; LTC1744_T01:LTC1744_T01_02|counter[1]               ; Merged with LTC1744_T01:LTC1744_T01_00|counter[1]            ;
; LTC1744_T01:LTC1744_T01_01|counter[0]               ; Merged with LTC1744_T01:LTC1744_T01_00|counter[0]            ;
; LTC1744_T01:LTC1744_T01_02|counter[0]               ; Merged with LTC1744_T01:LTC1744_T01_00|counter[0]            ;
; spi_master:spi_master0|cnt_table_clk_max[3]         ; Merged with spi_master:spi_master0|cnt_table_clk_max[1]      ;
; spi_master:spi_master0|cnt_table_clk_mid[0,2]       ; Merged with spi_master:spi_master0|cnt_table_clk_max[1]      ;
; timer:timer1|wrreq_fifo                             ; Merged with timer:timer0|wrreq_fifo                          ;
; timer:timer2|wrreq_fifo                             ; Merged with timer:timer0|wrreq_fifo                          ;
; timer:timer1|start_store                            ; Merged with timer:timer0|start_store                         ;
; timer:timer2|start_store                            ; Merged with timer:timer0|start_store                         ;
; timer:timer1|en_store_4point                        ; Merged with timer:timer0|en_store_4point                     ;
; timer:timer2|en_store_4point                        ; Merged with timer:timer0|en_store_4point                     ;
; timer:timer1|cnt_store_4point[1]                    ; Merged with timer:timer0|cnt_store_4point[1]                 ;
; timer:timer2|cnt_store_4point[1]                    ; Merged with timer:timer0|cnt_store_4point[1]                 ;
; timer:timer1|cnt_store_4point[0]                    ; Merged with timer:timer0|cnt_store_4point[0]                 ;
; timer:timer2|cnt_store_4point[0]                    ; Merged with timer:timer0|cnt_store_4point[0]                 ;
; timer:timer1|cnt_start_store[0]                     ; Merged with timer:timer0|cnt_start_store[0]                  ;
; timer:timer2|cnt_start_store[0]                     ; Merged with timer:timer0|cnt_start_store[0]                  ;
; timer:timer1|cnt_start_store[1]                     ; Merged with timer:timer0|cnt_start_store[1]                  ;
; timer:timer2|cnt_start_store[1]                     ; Merged with timer:timer0|cnt_start_store[1]                  ;
; timer:timer1|one_turn_count[15]                     ; Merged with timer:timer0|one_turn_count[15]                  ;
; timer:timer2|one_turn_count[15]                     ; Merged with timer:timer0|one_turn_count[15]                  ;
; timer:timer1|one_turn_count[14]                     ; Merged with timer:timer0|one_turn_count[14]                  ;
; timer:timer2|one_turn_count[14]                     ; Merged with timer:timer0|one_turn_count[14]                  ;
; timer:timer1|one_turn_count[13]                     ; Merged with timer:timer0|one_turn_count[13]                  ;
; timer:timer2|one_turn_count[13]                     ; Merged with timer:timer0|one_turn_count[13]                  ;
; timer:timer1|one_turn_count[12]                     ; Merged with timer:timer0|one_turn_count[12]                  ;
; timer:timer2|one_turn_count[12]                     ; Merged with timer:timer0|one_turn_count[12]                  ;
; timer:timer1|one_turn_count[11]                     ; Merged with timer:timer0|one_turn_count[11]                  ;
; timer:timer2|one_turn_count[11]                     ; Merged with timer:timer0|one_turn_count[11]                  ;
; timer:timer1|one_turn_count[10]                     ; Merged with timer:timer0|one_turn_count[10]                  ;
; timer:timer2|one_turn_count[10]                     ; Merged with timer:timer0|one_turn_count[10]                  ;
; timer:timer1|one_turn_count[9]                      ; Merged with timer:timer0|one_turn_count[9]                   ;
; timer:timer2|one_turn_count[9]                      ; Merged with timer:timer0|one_turn_count[9]                   ;
; timer:timer1|one_turn_count[8]                      ; Merged with timer:timer0|one_turn_count[8]                   ;
; timer:timer2|one_turn_count[8]                      ; Merged with timer:timer0|one_turn_count[8]                   ;
; timer:timer1|one_turn_count[7]                      ; Merged with timer:timer0|one_turn_count[7]                   ;
; timer:timer2|one_turn_count[7]                      ; Merged with timer:timer0|one_turn_count[7]                   ;
; timer:timer1|one_turn_count[6]                      ; Merged with timer:timer0|one_turn_count[6]                   ;
; timer:timer2|one_turn_count[6]                      ; Merged with timer:timer0|one_turn_count[6]                   ;
; timer:timer1|one_turn_count[5]                      ; Merged with timer:timer0|one_turn_count[5]                   ;
; timer:timer2|one_turn_count[5]                      ; Merged with timer:timer0|one_turn_count[5]                   ;
; timer:timer1|one_turn_count[4]                      ; Merged with timer:timer0|one_turn_count[4]                   ;
; timer:timer2|one_turn_count[4]                      ; Merged with timer:timer0|one_turn_count[4]                   ;
; timer:timer1|one_turn_count[3]                      ; Merged with timer:timer0|one_turn_count[3]                   ;
; timer:timer2|one_turn_count[3]                      ; Merged with timer:timer0|one_turn_count[3]                   ;
; timer:timer1|one_turn_count[2]                      ; Merged with timer:timer0|one_turn_count[2]                   ;
; timer:timer2|one_turn_count[2]                      ; Merged with timer:timer0|one_turn_count[2]                   ;
; timer:timer1|one_turn_count[1]                      ; Merged with timer:timer0|one_turn_count[1]                   ;
; timer:timer2|one_turn_count[1]                      ; Merged with timer:timer0|one_turn_count[1]                   ;
; timer:timer1|one_turn_count[0]                      ; Merged with timer:timer0|one_turn_count[0]                   ;
; timer:timer2|one_turn_count[0]                      ; Merged with timer:timer0|one_turn_count[0]                   ;
; timer:timer1|one_turn_1                             ; Merged with timer:timer0|one_turn_1                          ;
; timer:timer2|one_turn_1                             ; Merged with timer:timer0|one_turn_1                          ;
; timer:timer1|one_turn_2                             ; Merged with timer:timer0|one_turn_2                          ;
; timer:timer2|one_turn_2                             ; Merged with timer:timer0|one_turn_2                          ;
; timer:timer1|one_turn_0                             ; Merged with timer:timer0|one_turn_0                          ;
; timer:timer2|one_turn_0                             ; Merged with timer:timer0|one_turn_0                          ;
; LTC1744_T01:LTC1744_T01_01|one_turn                 ; Merged with LTC1744_T01:LTC1744_T01_00|one_turn              ;
; LTC1744_T01:LTC1744_T01_02|one_turn                 ; Merged with LTC1744_T01:LTC1744_T01_00|one_turn              ;
; LTC1744_T01:LTC1744_T01_01|cnt_one_turn_delay[1]    ; Merged with LTC1744_T01:LTC1744_T01_00|cnt_one_turn_delay[1] ;
; LTC1744_T01:LTC1744_T01_02|cnt_one_turn_delay[1]    ; Merged with LTC1744_T01:LTC1744_T01_00|cnt_one_turn_delay[1] ;
; LTC1744_T01:LTC1744_T01_01|cnt_one_turn_delay[0]    ; Merged with LTC1744_T01:LTC1744_T01_00|cnt_one_turn_delay[0] ;
; LTC1744_T01:LTC1744_T01_02|cnt_one_turn_delay[0]    ; Merged with LTC1744_T01:LTC1744_T01_00|cnt_one_turn_delay[0] ;
; LTC1744_T01:LTC1744_T01_01|en_cnt_one_turn          ; Merged with LTC1744_T01:LTC1744_T01_00|en_cnt_one_turn       ;
; LTC1744_T01:LTC1744_T01_02|en_cnt_one_turn          ; Merged with LTC1744_T01:LTC1744_T01_00|en_cnt_one_turn       ;
; Total Number of Removed Registers = 121             ;                                                              ;
+-----------------------------------------------------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LTC1744_T01_TOP|timer:timer0|cnt_store_4point[0]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |LTC1744_T01_TOP|timer:timer0|one_turn_count[2]                   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |LTC1744_T01_TOP|spi_master:spi_master0|cnt_send_bit[2]           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LTC1744_T01_TOP|LTC1744_T01:LTC1744_T01_00|cnt_one_turn_delay[0] ;
; 6:1                ; 48 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; Yes        ; |LTC1744_T01_TOP|timer:timer1|data_out[13]                        ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |LTC1744_T01_TOP|spi_master:spi_master0|cnt_table_clk[11]         ;
; 6:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |LTC1744_T01_TOP|spi_master:spi_master0|data_temp[7]              ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |LTC1744_T01_TOP|spi_master:spi_master0|cnt_send_words[8]         ;
; 6:1                ; 9 bits    ; 36 LEs        ; 27 LEs               ; 9 LEs                  ; Yes        ; |LTC1744_T01_TOP|spi_master:spi_master0|data_temp[12]             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|altsyncram_h7e1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|altsyncram_h7e1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|altsyncram_h7e1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_200:pll_200_0|altpll:altpll_component ;
+-------------------------------+---------------------------+----------------------------+
; Parameter Name                ; Value                     ; Type                       ;
+-------------------------------+---------------------------+----------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                    ;
; PLL_TYPE                      ; AUTO                      ; Untyped                    ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_200 ; Untyped                    ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                    ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                    ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                    ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                    ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer             ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                    ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                    ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                    ;
; LOCK_HIGH                     ; 1                         ; Untyped                    ;
; LOCK_LOW                      ; 1                         ; Untyped                    ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                    ;
; SKIP_VCO                      ; OFF                       ; Untyped                    ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                    ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                    ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                    ;
; BANDWIDTH                     ; 0                         ; Untyped                    ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                    ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                    ;
; DOWN_SPREAD                   ; 0                         ; Untyped                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                    ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                    ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK0_MULTIPLY_BY              ; 4                         ; Signed Integer             ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK0_DIVIDE_BY                ; 1                         ; Signed Integer             ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                    ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                    ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                    ;
; DPA_DIVIDER                   ; 0                         ; Untyped                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                    ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                    ;
; VCO_MIN                       ; 0                         ; Untyped                    ;
; VCO_MAX                       ; 0                         ; Untyped                    ;
; VCO_CENTER                    ; 0                         ; Untyped                    ;
; PFD_MIN                       ; 0                         ; Untyped                    ;
; PFD_MAX                       ; 0                         ; Untyped                    ;
; M_INITIAL                     ; 0                         ; Untyped                    ;
; M                             ; 0                         ; Untyped                    ;
; N                             ; 1                         ; Untyped                    ;
; M2                            ; 1                         ; Untyped                    ;
; N2                            ; 1                         ; Untyped                    ;
; SS                            ; 1                         ; Untyped                    ;
; C0_HIGH                       ; 0                         ; Untyped                    ;
; C1_HIGH                       ; 0                         ; Untyped                    ;
; C2_HIGH                       ; 0                         ; Untyped                    ;
; C3_HIGH                       ; 0                         ; Untyped                    ;
; C4_HIGH                       ; 0                         ; Untyped                    ;
; C5_HIGH                       ; 0                         ; Untyped                    ;
; C6_HIGH                       ; 0                         ; Untyped                    ;
; C7_HIGH                       ; 0                         ; Untyped                    ;
; C8_HIGH                       ; 0                         ; Untyped                    ;
; C9_HIGH                       ; 0                         ; Untyped                    ;
; C0_LOW                        ; 0                         ; Untyped                    ;
; C1_LOW                        ; 0                         ; Untyped                    ;
; C2_LOW                        ; 0                         ; Untyped                    ;
; C3_LOW                        ; 0                         ; Untyped                    ;
; C4_LOW                        ; 0                         ; Untyped                    ;
; C5_LOW                        ; 0                         ; Untyped                    ;
; C6_LOW                        ; 0                         ; Untyped                    ;
; C7_LOW                        ; 0                         ; Untyped                    ;
; C8_LOW                        ; 0                         ; Untyped                    ;
; C9_LOW                        ; 0                         ; Untyped                    ;
; C0_INITIAL                    ; 0                         ; Untyped                    ;
; C1_INITIAL                    ; 0                         ; Untyped                    ;
; C2_INITIAL                    ; 0                         ; Untyped                    ;
; C3_INITIAL                    ; 0                         ; Untyped                    ;
; C4_INITIAL                    ; 0                         ; Untyped                    ;
; C5_INITIAL                    ; 0                         ; Untyped                    ;
; C6_INITIAL                    ; 0                         ; Untyped                    ;
; C7_INITIAL                    ; 0                         ; Untyped                    ;
; C8_INITIAL                    ; 0                         ; Untyped                    ;
; C9_INITIAL                    ; 0                         ; Untyped                    ;
; C0_MODE                       ; BYPASS                    ; Untyped                    ;
; C1_MODE                       ; BYPASS                    ; Untyped                    ;
; C2_MODE                       ; BYPASS                    ; Untyped                    ;
; C3_MODE                       ; BYPASS                    ; Untyped                    ;
; C4_MODE                       ; BYPASS                    ; Untyped                    ;
; C5_MODE                       ; BYPASS                    ; Untyped                    ;
; C6_MODE                       ; BYPASS                    ; Untyped                    ;
; C7_MODE                       ; BYPASS                    ; Untyped                    ;
; C8_MODE                       ; BYPASS                    ; Untyped                    ;
; C9_MODE                       ; BYPASS                    ; Untyped                    ;
; C0_PH                         ; 0                         ; Untyped                    ;
; C1_PH                         ; 0                         ; Untyped                    ;
; C2_PH                         ; 0                         ; Untyped                    ;
; C3_PH                         ; 0                         ; Untyped                    ;
; C4_PH                         ; 0                         ; Untyped                    ;
; C5_PH                         ; 0                         ; Untyped                    ;
; C6_PH                         ; 0                         ; Untyped                    ;
; C7_PH                         ; 0                         ; Untyped                    ;
; C8_PH                         ; 0                         ; Untyped                    ;
; C9_PH                         ; 0                         ; Untyped                    ;
; L0_HIGH                       ; 1                         ; Untyped                    ;
; L1_HIGH                       ; 1                         ; Untyped                    ;
; G0_HIGH                       ; 1                         ; Untyped                    ;
; G1_HIGH                       ; 1                         ; Untyped                    ;
; G2_HIGH                       ; 1                         ; Untyped                    ;
; G3_HIGH                       ; 1                         ; Untyped                    ;
; E0_HIGH                       ; 1                         ; Untyped                    ;
; E1_HIGH                       ; 1                         ; Untyped                    ;
; E2_HIGH                       ; 1                         ; Untyped                    ;
; E3_HIGH                       ; 1                         ; Untyped                    ;
; L0_LOW                        ; 1                         ; Untyped                    ;
; L1_LOW                        ; 1                         ; Untyped                    ;
; G0_LOW                        ; 1                         ; Untyped                    ;
; G1_LOW                        ; 1                         ; Untyped                    ;
; G2_LOW                        ; 1                         ; Untyped                    ;
; G3_LOW                        ; 1                         ; Untyped                    ;
; E0_LOW                        ; 1                         ; Untyped                    ;
; E1_LOW                        ; 1                         ; Untyped                    ;
; E2_LOW                        ; 1                         ; Untyped                    ;
; E3_LOW                        ; 1                         ; Untyped                    ;
; L0_INITIAL                    ; 1                         ; Untyped                    ;
; L1_INITIAL                    ; 1                         ; Untyped                    ;
; G0_INITIAL                    ; 1                         ; Untyped                    ;
; G1_INITIAL                    ; 1                         ; Untyped                    ;
; G2_INITIAL                    ; 1                         ; Untyped                    ;
; G3_INITIAL                    ; 1                         ; Untyped                    ;
; E0_INITIAL                    ; 1                         ; Untyped                    ;
; E1_INITIAL                    ; 1                         ; Untyped                    ;
; E2_INITIAL                    ; 1                         ; Untyped                    ;
; E3_INITIAL                    ; 1                         ; Untyped                    ;
; L0_MODE                       ; BYPASS                    ; Untyped                    ;
; L1_MODE                       ; BYPASS                    ; Untyped                    ;
; G0_MODE                       ; BYPASS                    ; Untyped                    ;
; G1_MODE                       ; BYPASS                    ; Untyped                    ;
; G2_MODE                       ; BYPASS                    ; Untyped                    ;
; G3_MODE                       ; BYPASS                    ; Untyped                    ;
; E0_MODE                       ; BYPASS                    ; Untyped                    ;
; E1_MODE                       ; BYPASS                    ; Untyped                    ;
; E2_MODE                       ; BYPASS                    ; Untyped                    ;
; E3_MODE                       ; BYPASS                    ; Untyped                    ;
; L0_PH                         ; 0                         ; Untyped                    ;
; L1_PH                         ; 0                         ; Untyped                    ;
; G0_PH                         ; 0                         ; Untyped                    ;
; G1_PH                         ; 0                         ; Untyped                    ;
; G2_PH                         ; 0                         ; Untyped                    ;
; G3_PH                         ; 0                         ; Untyped                    ;
; E0_PH                         ; 0                         ; Untyped                    ;
; E1_PH                         ; 0                         ; Untyped                    ;
; E2_PH                         ; 0                         ; Untyped                    ;
; E3_PH                         ; 0                         ; Untyped                    ;
; M_PH                          ; 0                         ; Untyped                    ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; CLK0_COUNTER                  ; G0                        ; Untyped                    ;
; CLK1_COUNTER                  ; G0                        ; Untyped                    ;
; CLK2_COUNTER                  ; G0                        ; Untyped                    ;
; CLK3_COUNTER                  ; G0                        ; Untyped                    ;
; CLK4_COUNTER                  ; G0                        ; Untyped                    ;
; CLK5_COUNTER                  ; G0                        ; Untyped                    ;
; CLK6_COUNTER                  ; E0                        ; Untyped                    ;
; CLK7_COUNTER                  ; E1                        ; Untyped                    ;
; CLK8_COUNTER                  ; E2                        ; Untyped                    ;
; CLK9_COUNTER                  ; E3                        ; Untyped                    ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                    ;
; M_TIME_DELAY                  ; 0                         ; Untyped                    ;
; N_TIME_DELAY                  ; 0                         ; Untyped                    ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                    ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                    ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                    ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                    ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                    ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                    ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                    ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                    ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                    ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                    ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                    ;
; VCO_POST_SCALE                ; 0                         ; Untyped                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                    ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                    ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                    ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                    ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                    ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                    ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                    ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                    ;
; CBXI_PARAMETER                ; pll_200_altpll            ; Untyped                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                    ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                    ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                    ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE             ;
+-------------------------------+---------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LTC1744_T01:LTC1744_T01_00 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; Samp_Time      ; 99    ; Signed Integer                                 ;
; Samp_Up        ; 49    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: find_start:find_start_00 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; threshold      ; 2000  ; Signed Integer                               ;
; counts         ; 65200 ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: timer:timer0 ;
+---------------------+------------------+------------------+
; Parameter Name      ; Value            ; Type             ;
+---------------------+------------------+------------------+
; pulse_w             ; 72000            ; Signed Integer   ;
; period              ; 20000000         ; Signed Integer   ;
; cnt_2M_max          ; 400              ; Signed Integer   ;
; one_turn_count_max  ; 50000            ; Signed Integer   ;
; one_turn_count_samp ; 49820            ; Signed Integer   ;
; points              ; 10110100         ; Unsigned Binary  ;
; totalpoint          ; 720              ; Signed Integer   ;
; address_max         ; 720              ; Signed Integer   ;
; frame_head          ; 0111101000000000 ; Unsigned Binary  ;
+---------------------+------------------+------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dpram:dpram0|scfifo:scfifo_component ;
+-------------------------+--------------+------------------------------------------+
; Parameter Name          ; Value        ; Type                                     ;
+-------------------------+--------------+------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                           ;
; lpm_width               ; 16           ; Signed Integer                           ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                           ;
; LPM_WIDTHU              ; 10           ; Signed Integer                           ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                  ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                  ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                  ;
; ADD_RAM_OUTPUT_REGISTER ; ON           ; Untyped                                  ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                  ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                  ;
; USE_EAB                 ; ON           ; Untyped                                  ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                  ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                  ;
; CBXI_PARAMETER          ; scfifo_9531  ; Untyped                                  ;
+-------------------------+--------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LTC1744_T01:LTC1744_T01_01 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; Samp_Time      ; 99    ; Signed Integer                                 ;
; Samp_Up        ; 49    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: timer:timer1 ;
+---------------------+------------------+------------------+
; Parameter Name      ; Value            ; Type             ;
+---------------------+------------------+------------------+
; pulse_w             ; 72000            ; Signed Integer   ;
; period              ; 20000000         ; Signed Integer   ;
; cnt_2M_max          ; 400              ; Signed Integer   ;
; one_turn_count_max  ; 50000            ; Signed Integer   ;
; one_turn_count_samp ; 49820            ; Signed Integer   ;
; points              ; 10110100         ; Unsigned Binary  ;
; totalpoint          ; 720              ; Signed Integer   ;
; address_max         ; 720              ; Signed Integer   ;
; frame_head          ; 0111101000000000 ; Unsigned Binary  ;
+---------------------+------------------+------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dpram:dpram1|scfifo:scfifo_component ;
+-------------------------+--------------+------------------------------------------+
; Parameter Name          ; Value        ; Type                                     ;
+-------------------------+--------------+------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                           ;
; lpm_width               ; 16           ; Signed Integer                           ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                           ;
; LPM_WIDTHU              ; 10           ; Signed Integer                           ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                  ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                  ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                  ;
; ADD_RAM_OUTPUT_REGISTER ; ON           ; Untyped                                  ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                  ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                  ;
; USE_EAB                 ; ON           ; Untyped                                  ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                  ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                  ;
; CBXI_PARAMETER          ; scfifo_9531  ; Untyped                                  ;
+-------------------------+--------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LTC1744_T01:LTC1744_T01_02 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; Samp_Time      ; 99    ; Signed Integer                                 ;
; Samp_Up        ; 49    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: timer:timer2 ;
+---------------------+------------------+------------------+
; Parameter Name      ; Value            ; Type             ;
+---------------------+------------------+------------------+
; pulse_w             ; 72000            ; Signed Integer   ;
; period              ; 20000000         ; Signed Integer   ;
; cnt_2M_max          ; 400              ; Signed Integer   ;
; one_turn_count_max  ; 50000            ; Signed Integer   ;
; one_turn_count_samp ; 49820            ; Signed Integer   ;
; points              ; 10110100         ; Unsigned Binary  ;
; totalpoint          ; 720              ; Signed Integer   ;
; address_max         ; 720              ; Signed Integer   ;
; frame_head          ; 0111101000000000 ; Unsigned Binary  ;
+---------------------+------------------+------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dpram:dpram2|scfifo:scfifo_component ;
+-------------------------+--------------+------------------------------------------+
; Parameter Name          ; Value        ; Type                                     ;
+-------------------------+--------------+------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                           ;
; lpm_width               ; 16           ; Signed Integer                           ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                           ;
; LPM_WIDTHU              ; 10           ; Signed Integer                           ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                  ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                  ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                  ;
; ADD_RAM_OUTPUT_REGISTER ; ON           ; Untyped                                  ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                  ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                  ;
; USE_EAB                 ; ON           ; Untyped                                  ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                  ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                  ;
; CBXI_PARAMETER          ; scfifo_9531  ; Untyped                                  ;
+-------------------------+--------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi_master:spi_master0 ;
+--------------------+-------+----------------------------------------+
; Parameter Name     ; Value ; Type                                   ;
+--------------------+-------+----------------------------------------+
; cnt_Cs_n_35us_max  ; 7000  ; Signed Integer                         ;
; cnt_send_words_max ; 2165  ; Signed Integer                         ;
+--------------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                   ;
+-------------------------------------------+--------------------+---------+----------------------------------+
; File                                      ; Location           ; Library ; Checksum                         ;
+-------------------------------------------+--------------------+---------+----------------------------------+
; libraries/megafunctions/a_dpfifo.inc      ; Quartus II Install ; work    ; 37c2d0bb70d5a3f83a4aa09e62c75080 ;
; libraries/megafunctions/a_f2fifo.inc      ; Quartus II Install ; work    ; cebe3836bad826c95e765f77477e8a8b ;
; libraries/megafunctions/a_fffifo.inc      ; Quartus II Install ; work    ; aa34dd03c645beef0c31a3e4ef186db4 ;
; libraries/megafunctions/a_i2fifo.inc      ; Quartus II Install ; work    ; bfe272f05af0cf849bd8b4748efceffe ;
; libraries/megafunctions/a_regfifo.inc     ; Quartus II Install ; work    ; 8b2977668c08752c10a1f1977c9b9ee6 ;
; libraries/megafunctions/aglobal131.inc    ; Quartus II Install ; work    ; 46a692cfa63d614e604a6d817facb03f ;
; libraries/megafunctions/altpll.tdf        ; Quartus II Install ; work    ; 1f754b85029d1ecdd51b53547338e8e2 ;
; libraries/megafunctions/cycloneii_pll.inc ; Quartus II Install ; work    ; c2ee779f089b03bc181df753ea85b3ef ;
; libraries/megafunctions/scfifo.tdf        ; Quartus II Install ; work    ; 93adc7ac1560be09a7e7fdaae5e57a95 ;
; libraries/megafunctions/stratix_pll.inc   ; Quartus II Install ; work    ; a9a94c5b0e18105f7ae8c218a67ec9f7 ;
; libraries/megafunctions/stratixii_pll.inc ; Quartus II Install ; work    ; 6797ab505ed700f1a221e4a213e106a6 ;
; db/a_dpfifo_gb31.tdf                      ; Project Directory  ; work    ; 5e973a8db375c05a55750e87ca118974 ;
; db/altsyncram_h7e1.tdf                    ; Project Directory  ; work    ; 412f7a8b009c4c49bacda84437e089a8 ;
; db/cmpr_ut8.tdf                           ; Project Directory  ; work    ; 9ada98b0de046688ff6602f8b8196250 ;
; db/cntr_2ab.tdf                           ; Project Directory  ; work    ; 97e11081bc0d8d0f1dd301044171dfca ;
; db/cntr_abb.tdf                           ; Project Directory  ; work    ; 3cc069f8423ea39efaf43e2c265175b2 ;
; db/cntr_mb7.tdf                           ; Project Directory  ; work    ; 01258c66de6d89195b6bf4e509d954c7 ;
; db/pll_200_altpll.v                       ; Project Directory  ; work    ; d278cc8144b32d08f043a8ada059ddcd ;
; db/scfifo_9531.tdf                        ; Project Directory  ; work    ; 3008eaa1e078e7dfd533ffbd20e89ae8 ;
; ip/dpram.v                                ; Project Directory  ; work    ; 8e9808c0f3c48bdacb39e170c8af4cda ;
; pll_200.v                                 ; Project Directory  ; work    ; 147825a289e85631978ca4bcf733cf30 ;
; ../rtl/find_start.v                       ; Project Directory  ; work    ; 20ebd7b439a1f427625731df83901840 ;
; ../rtl/led_control.v                      ; Project Directory  ; work    ; 716c23d2f33d3dfdeb94843db7e51e80 ;
; ../rtl/LTC1744_T01.v                      ; Project Directory  ; work    ; 9df14604ba9ac5a7c0b055b3c94be585 ;
; ../rtl/LTC1744_T01_TOP.v                  ; Project Directory  ; work    ; f9c39a21941cb8ac2405f8926b1cbb45 ;
; ../rtl/spi_master.v                       ; Project Directory  ; work    ; 5531bf1da92da66bffb9137f42b3790e ;
; ../rtl/timer.v                            ; Project Directory  ; work    ; 00ebf83be7497118a562f4a17f64f22a ;
+-------------------------------------------+--------------------+---------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                ;
+-------------------------------------------------+-----------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                       ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                               ; String         ;
; sld_node_info                                   ; 805334528                                                                   ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                           ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                           ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                           ; Signed Integer ;
; sld_data_bits                                   ; 16                                                                          ; Untyped        ;
; sld_trigger_bits                                ; 16                                                                          ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                          ; Signed Integer ;
; sld_node_crc_hiword                             ; 56027                                                                       ; Untyped        ;
; sld_node_crc_loword                             ; 39496                                                                       ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                           ; Signed Integer ;
; sld_sample_depth                                ; 8192                                                                        ; Untyped        ;
; sld_segment_size                                ; 8192                                                                        ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                        ; Untyped        ;
; sld_state_bits                                  ; 11                                                                          ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                           ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                           ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                           ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                           ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                           ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                           ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                           ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                           ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                           ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                    ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                           ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                           ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                        ; String         ;
; sld_inversion_mask_length                       ; 75                                                                          ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                           ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                   ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                           ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                           ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                           ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                           ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                         ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                           ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                       ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                           ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------+
; Port Connectivity Checks: "spi_master:spi_master0" ;
+-----------------+-------+----------+---------------+
; Port            ; Type  ; Severity ; Details       ;
+-----------------+-------+----------+---------------+
; set_speed[2..1] ; Input ; Info     ; Stuck at VCC  ;
; set_speed[0]    ; Input ; Info     ; Stuck at GND  ;
+-----------------+-------+----------+---------------+


+----------------------------------------------------+
; Port Connectivity Checks: "dpram:dpram2"           ;
+-------+--------+----------+------------------------+
; Port  ; Type   ; Severity ; Details                ;
+-------+--------+----------+------------------------+
; empty ; Output ; Info     ; Explicitly unconnected ;
; full  ; Output ; Info     ; Explicitly unconnected ;
+-------+--------+----------+------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "timer:timer2"                ;
+------------+--------+----------+------------------------+
; Port       ; Type   ; Severity ; Details                ;
+------------+--------+----------+------------------------+
; start_send ; Output ; Info     ; Explicitly unconnected ;
+------------+--------+----------+------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "dpram:dpram1"           ;
+-------+--------+----------+------------------------+
; Port  ; Type   ; Severity ; Details                ;
+-------+--------+----------+------------------------+
; empty ; Output ; Info     ; Explicitly unconnected ;
; full  ; Output ; Info     ; Explicitly unconnected ;
+-------+--------+----------+------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "timer:timer1"                ;
+------------+--------+----------+------------------------+
; Port       ; Type   ; Severity ; Details                ;
+------------+--------+----------+------------------------+
; start_send ; Output ; Info     ; Explicitly unconnected ;
+------------+--------+----------+------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "dpram:dpram0"           ;
+-------+--------+----------+------------------------+
; Port  ; Type   ; Severity ; Details                ;
+-------+--------+----------+------------------------+
; empty ; Output ; Info     ; Explicitly unconnected ;
; full  ; Output ; Info     ; Explicitly unconnected ;
+-------+--------+----------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 16                  ; 16               ; 8192         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Mon Jan 15 15:35:10 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ADC -c ADC
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file /document/quartus 2/ltc1746_fst3253_t04_new_ep4ce6e_06finish/rtl/spi_master.v
    Info (12023): Found entity 1: spi_master
Info (12021): Found 1 design units, including 1 entities, in source file /document/quartus 2/ltc1746_fst3253_t04_new_ep4ce6e_06finish/rtl/timer.v
    Info (12023): Found entity 1: timer
Info (12021): Found 1 design units, including 1 entities, in source file /document/quartus 2/ltc1746_fst3253_t04_new_ep4ce6e_06finish/rtl/find_start.v
    Info (12023): Found entity 1: find_start
Info (12021): Found 1 design units, including 1 entities, in source file /document/quartus 2/ltc1746_fst3253_t04_new_ep4ce6e_06finish/rtl/uart_tx.v
    Info (12023): Found entity 1: uart_tx
Info (12021): Found 1 design units, including 1 entities, in source file /document/quartus 2/ltc1746_fst3253_t04_new_ep4ce6e_06finish/testbench/ltc1744_t01_tb.v
    Info (12023): Found entity 1: LTC1744_T01_tb
Info (12021): Found 1 design units, including 1 entities, in source file /document/quartus 2/ltc1746_fst3253_t04_new_ep4ce6e_06finish/rtl/ltc1744_t01_top.v
    Info (12023): Found entity 1: LTC1744_T01_TOP
Info (12021): Found 1 design units, including 1 entities, in source file /document/quartus 2/ltc1746_fst3253_t04_new_ep4ce6e_06finish/rtl/ltc1744_t01.v
    Info (12023): Found entity 1: LTC1744_T01
Info (12021): Found 1 design units, including 1 entities, in source file pll_200.v
    Info (12023): Found entity 1: pll_200
Info (12021): Found 1 design units, including 1 entities, in source file /document/quartus 2/ltc1746_fst3253_t04_new_ep4ce6e_06finish/rtl/led_control.v
    Info (12023): Found entity 1: led_control
Info (12021): Found 1 design units, including 1 entities, in source file ip/dpram.v
    Info (12023): Found entity 1: dpram
Info (12021): Found 1 design units, including 1 entities, in source file ip/ram_1port.v
    Info (12023): Found entity 1: ram_1port
Info (12127): Elaborating entity "LTC1744_T01_TOP" for the top level hierarchy
Info (12128): Elaborating entity "pll_200" for hierarchy "pll_200:pll_200_0"
Info (12128): Elaborating entity "altpll" for hierarchy "pll_200:pll_200_0|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll_200:pll_200_0|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll_200:pll_200_0|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "4"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_200"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_200_altpll.v
    Info (12023): Found entity 1: pll_200_altpll
Info (12128): Elaborating entity "pll_200_altpll" for hierarchy "pll_200:pll_200_0|altpll:altpll_component|pll_200_altpll:auto_generated"
Info (12128): Elaborating entity "LTC1744_T01" for hierarchy "LTC1744_T01:LTC1744_T01_00"
Info (12128): Elaborating entity "find_start" for hierarchy "find_start:find_start_00"
Info (12128): Elaborating entity "timer" for hierarchy "timer:timer0"
Info (12128): Elaborating entity "dpram" for hierarchy "dpram:dpram0"
Info (12128): Elaborating entity "scfifo" for hierarchy "dpram:dpram0|scfifo:scfifo_component"
Info (12130): Elaborated megafunction instantiation "dpram:dpram0|scfifo:scfifo_component"
Info (12133): Instantiated megafunction "dpram:dpram0|scfifo:scfifo_component" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_9531.tdf
    Info (12023): Found entity 1: scfifo_9531
Info (12128): Elaborating entity "scfifo_9531" for hierarchy "dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_gb31.tdf
    Info (12023): Found entity 1: a_dpfifo_gb31
Info (12128): Elaborating entity "a_dpfifo_gb31" for hierarchy "dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_h7e1.tdf
    Info (12023): Found entity 1: altsyncram_h7e1
Info (12128): Elaborating entity "altsyncram_h7e1" for hierarchy "dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|altsyncram_h7e1:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ut8.tdf
    Info (12023): Found entity 1: cmpr_ut8
Info (12128): Elaborating entity "cmpr_ut8" for hierarchy "dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cmpr_ut8:almost_full_comparer"
Info (12128): Elaborating entity "cmpr_ut8" for hierarchy "dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cmpr_ut8:two_comparison"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_2ab.tdf
    Info (12023): Found entity 1: cntr_2ab
Info (12128): Elaborating entity "cntr_2ab" for hierarchy "dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_2ab:rd_ptr_msb"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_mb7.tdf
    Info (12023): Found entity 1: cntr_mb7
Info (12128): Elaborating entity "cntr_mb7" for hierarchy "dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_mb7:usedw_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_abb.tdf
    Info (12023): Found entity 1: cntr_abb
Info (12128): Elaborating entity "cntr_abb" for hierarchy "dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_abb:wr_ptr"
Info (12128): Elaborating entity "spi_master" for hierarchy "spi_master:spi_master0"
Info (12128): Elaborating entity "led_control" for hierarchy "led_control:led_control01"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9124.tdf
    Info (12023): Found entity 1: altsyncram_9124
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_vsc.tdf
    Info (12023): Found entity 1: mux_vsc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_pgi.tdf
    Info (12023): Found entity 1: cntr_pgi
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_o9j.tdf
    Info (12023): Found entity 1: cntr_o9j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgi.tdf
    Info (12023): Found entity 1: cntr_jgi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (12206): 0 design partitions require synthesis
Info (12208): 3 design partitions do not require synthesis
    Info (12229): Partition "Top" does not require synthesis because there were no relevant design changes
    Info (12229): Partition "sld_hub:auto_hub" does not require synthesis because there were no relevant design changes
    Info (12229): Partition "sld_signaltap:auto_signaltap_0" does not require synthesis because there were no relevant design changes
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 578 megabytes
    Info: Processing ended: Mon Jan 15 15:35:28 2018
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:18


