// Seed: 4076594038
module module_0 (
    output supply1 id_0,
    input tri1 id_1,
    input tri id_2,
    input wire id_3,
    output supply1 id_4,
    input tri id_5,
    output tri id_6,
    output supply0 id_7,
    input wire id_8,
    input wand id_9,
    input supply0 id_10,
    output wand id_11,
    input wor id_12,
    input wire id_13,
    input wire id_14,
    input tri0 id_15,
    input supply1 id_16,
    input supply0 id_17,
    input tri1 id_18,
    output uwire id_19,
    output uwire id_20,
    output uwire id_21,
    input wor id_22,
    output wor id_23,
    input uwire id_24,
    input uwire id_25,
    input tri id_26,
    input wand id_27,
    input wire id_28,
    output wor id_29
);
  wire id_31;
endmodule
module module_1 #(
    parameter id_0 = 32'd45,
    parameter id_4 = 32'd56
) (
    input supply1 _id_0,
    input supply0 id_1,
    input tri id_2,
    output tri1 id_3,
    input tri0 _id_4,
    input tri1 id_5,
    input tri1 id_6,
    output supply0 id_7
);
  logic [1 : id_4  .  id_0] id_9 = -1 - id_1;
  wire id_10;
  assign id_10 = id_1;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_6,
      id_1,
      id_7,
      id_5,
      id_7,
      id_7,
      id_1,
      id_1,
      id_1,
      id_7,
      id_6,
      id_1,
      id_2,
      id_2,
      id_1,
      id_2,
      id_6,
      id_7,
      id_7,
      id_3,
      id_5,
      id_7,
      id_1,
      id_2,
      id_5,
      id_5,
      id_1,
      id_7
  );
  assign modCall_1.id_26 = 0;
endmodule
