//==================================================================================//
// Author: GWX Technology
// Attribution: Plain Text
// Birthday: Tue Oct 10 16:02:57 CST 2023
// Organization: GWX Technology
// Copyright: GWX Technology Â©2023 GWX Technology Inc. All rights reserved.
//----------------------------------------------------------------------------------//
// Description:
// All the data in the file was generated by GWX Technology. This information was
// prepared only for EDA tools training. GWX Technology does not guarantee the
// accuracy or completeness of the information contained herein. GWX Technology
// shall not be liable for any loss or damage of any kind arising from the use of
// this document or the information contained herein.
//----------------------------------------------------------------------------------//
// Version: 0.9.0.0 Alpha
//==================================================================================//


library ( spsram_256x23m2s_tt1v25c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2023/06/12, 18:10:52" ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 1.000000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : 25.000000 ;
    nom_voltage : 1.000000 ;
    operating_conditions ( "tt1v25c" ) {
        process : 1 ;
        temperature : 25 ;
        voltage : 1.000000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : tt1v25c ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;

    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
    }
    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
         index_2 ( "0.0020000, 0.0249000, 0.0527000, 0.1084000, 0.2197000" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
        index_2 ( "0.0020000, 0.0249000, 0.0527000, 0.1084000, 0.2197000" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.0020000, 0.0249000, 0.0527000, 0.1084000, 0.2197000");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
        index_2 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.0020000, 0.0249000, 0.0527000, 0.1084000, 0.2197000");
    } 
    /* LIBRARY_TEMPLATE */

    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
    }
    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
        values ( \
              "0.0000000, 0.0008938, 0.0029677, 0.0047095, 0.0064662, 0.0080774, 0.0103905, 0.0126575, 0.0129633, 0.0132070, 0.0133945, 0.0135339, 0.0136874, 0.0137500",\
              "0.0000000, 0.0042250, 0.0140293, 0.0222631, 0.0305677, 0.0381841, 0.0491186, 0.0598356, 0.0612810, 0.0624329, 0.0633195, 0.0639785, 0.0647042, 0.0650000",\
              "0.0000000, 0.0086938, 0.0288679, 0.0458107, 0.0628989, 0.0785710, 0.1010710, 0.1231232, 0.1260974, 0.1284677, 0.1302920, 0.1316480, 0.1331413, 0.1337500",\
              "0.0000000, 0.0176313, 0.0585452, 0.0929058, 0.1275613, 0.1593450, 0.2049758, 0.2496984, 0.2557302, 0.2605373, 0.2642371, 0.2669870, 0.2700155, 0.2712500",\
              "0.0000000, 0.0355063, 0.1178999, 0.1870961, 0.2568861, 0.3208929, 0.4127853, 0.5028488, 0.5149958, 0.5246764, 0.5321273, 0.5376651, 0.5437640, 0.5462500"\
               );
    }
    type ( A_bus_7_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 8 ;
        bit_from : 7 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( Q_bus_22_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 23 ;
        bit_from : 22 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (RTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
    type (WTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
cell ( spsram_256x23m2s ) {
    memory () {
        type : ram ;
        address_width : 8 ;
        word_width : 23 ;
    }
    functional_peak_current : 38592.400000;
    area : 1592.118000 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }
    bus(RTSEL) {
        bus_type : RTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001697 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.3467183, 0.3467288, 0.3467393, 0.6781250, 1.3656250" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.3467183, 0.3467288, 0.3467393, 0.6781250, 1.3656250" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.3120465, 0.3120559, 0.3120654, 0.6103125, 1.2290630" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.3120465, 0.3120559, 0.3120654, 0.6103125, 1.2290630" ) ;
            }
        }
        pin(RTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.025774" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.028776" ) ;
                }
            }
        }
    }
    bus(WTSEL) {
        bus_type : WTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001697 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.3467183, 0.3467288, 0.3467393, 0.6781250, 1.3656250" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.3467183, 0.3467288, 0.3467393, 0.6781250, 1.3656250" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.3120465, 0.3120559, 0.3120654, 0.6103125, 1.2290630" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.3120465, 0.3120559, 0.3120654, 0.6103125, 1.2290630" ) ;
            }
        }
        pin(WTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.025774" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.028776" ) ;
                }
            }
        }
    }





    bus ( Q ) {
        bus_type : Q_bus_22_to_0 ;
        direction : output ;
        max_capacitance : 0.219700 ;
       
        memory_read () {
            address : A ;
        }
        pin ( Q[22:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power (sram_power_template ) {
                    values ( "0.0077670, 0.0077670, 0.0077670, 0.0077670, 0.0077670" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.0077670, 0.0077670, 0.0077670, 0.0077670, 0.0077670" ) ;
                }
            }
        }
        
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!CEB & WEB" ;
                sdf_cond : "!CEB & WEB" ;

            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.1855177, 0.1953532, 0.2058937, 0.2262929, 0.2670562",\
              "0.1898425, 0.1996780, 0.2102185, 0.2306177, 0.2713810",\
              "0.1920516, 0.2018871, 0.2124276, 0.2328268, 0.2735901",\
              "0.1931756, 0.2030111, 0.2135516, 0.2339508, 0.2747141",\
              "0.1886067, 0.1984422, 0.2089827, 0.2293819, 0.2701452"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.1855177, 0.1953532, 0.2058937, 0.2262929, 0.2670562",\
              "0.1898425, 0.1996780, 0.2102185, 0.2306177, 0.2713810",\
              "0.1920516, 0.2018871, 0.2124276, 0.2328268, 0.2735901",\
              "0.1931756, 0.2030111, 0.2135516, 0.2339508, 0.2747141",\
              "0.1886067, 0.1984422, 0.2089827, 0.2293819, 0.2701452"\
               ) ;
            }      
            retain_rise_slew ( sig2sram_delay_template ) {
                values ( \
              "0.0061580, 0.0236820, 0.0451340, 0.0889710, 0.1766680",\
              "0.0061580, 0.0236820, 0.0451340, 0.0889710, 0.1766680",\
              "0.0061580, 0.0236820, 0.0451340, 0.0889710, 0.1766680",\
              "0.0061580, 0.0236820, 0.0451340, 0.0889710, 0.1766680",\
              "0.0061580, 0.0236820, 0.0451340, 0.0889710, 0.1766680"\
               ) ;
            }
            retain_fall_slew ( sig2sram_delay_template ) {
                values ( \
              "0.0061580, 0.0236820, 0.0451340, 0.0889710, 0.1766680",\
              "0.0061580, 0.0236820, 0.0451340, 0.0889710, 0.1766680",\
              "0.0061580, 0.0236820, 0.0451340, 0.0889710, 0.1766680",\
              "0.0061580, 0.0236820, 0.0451340, 0.0889710, 0.1766680",\
              "0.0061580, 0.0236820, 0.0451340, 0.0889710, 0.1766680"\
               ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.2268915, 0.2370513, 0.2481298, 0.2710440, 0.3156795",\
              "0.2319231, 0.2420829, 0.2531614, 0.2760756, 0.3207111",\
              "0.2347087, 0.2448685, 0.2559471, 0.2788612, 0.3234967",\
              "0.2355424, 0.2457022, 0.2567808, 0.2796949, 0.3243304",\
              "0.2355529, 0.2457127, 0.2567913, 0.2797054, 0.3243409"\
               ) ;
            }
            rise_transition(sig2sram_delay_template) {
                values ( \
              "0.0066460, 0.0267150, 0.0519950, 0.1036840, 0.2069790",\
              "0.0066460, 0.0267150, 0.0519950, 0.1036840, 0.2069790",\
              "0.0066460, 0.0267150, 0.0519950, 0.1036840, 0.2069790",\
              "0.0066460, 0.0267150, 0.0519950, 0.1036840, 0.2069790",\
              "0.0066460, 0.0267150, 0.0519950, 0.1036840, 0.2069790"\
               ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.2268915, 0.2370513, 0.2481298, 0.2710440, 0.3156795",\
              "0.2319231, 0.2420829, 0.2531614, 0.2760756, 0.3207111",\
              "0.2347087, 0.2448685, 0.2559471, 0.2788612, 0.3234967",\
              "0.2355424, 0.2457022, 0.2567808, 0.2796949, 0.3243304",\
              "0.2355529, 0.2457127, 0.2567913, 0.2797054, 0.3243409"\
               ) ;
            }
            fall_transition(sig2sram_delay_template) {
                values ( \
              "0.0066460, 0.0267150, 0.0519950, 0.1036840, 0.2069790",\
              "0.0066460, 0.0267150, 0.0519950, 0.1036840, 0.2069790",\
              "0.0066460, 0.0267150, 0.0519950, 0.1036840, 0.2069790",\
              "0.0066460, 0.0267150, 0.0519950, 0.1036840, 0.2069790",\
              "0.0066460, 0.0267150, 0.0519950, 0.1036840, 0.2069790"\
               ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.033737 ;
        clock : true ;
        pin_func_type : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "0.0457780, 0.0618420, 0.0795070, 0.1118940, 0.1723100" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "0.0457780, 0.0618420, 0.0795070, 0.1118940, 0.1723100" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "0.0457780, 0.0618420, 0.0795070, 0.1118940, 0.1723100" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "0.0457780, 0.0618420, 0.0795070, 0.1118940, 0.1723100" );
            }
        }
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.0742533, 0.0794613, 0.1337500, 0.2712500, 0.5462500" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.1244042, 0.1313668, 0.1359553, 0.2712500, 0.5462500" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.3467183, 0.3467288, 0.3467393, 0.6781250, 1.3656250" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.3467183, 0.3467288, 0.3467393, 0.6781250, 1.3656250" ) ;
            }
        }



        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "2.706000" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.109475" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(!BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "2.679860" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.111533" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "2.467180" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.111642" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB & (!(BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  " ;
            rise_power ( "scalar" ) {
                values ( "2.573520" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.111588" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.066523" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001910 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.035381" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.036912" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0923780, 0.0979805, 0.1032554, 0.1103316, 0.1209999",\
              "0.0923489, 0.0979514, 0.1032263, 0.1103024, 0.1209708",\
              "0.0922418, 0.0978443, 0.1031192, 0.1101953, 0.1208636",\
              "0.0918820, 0.0974844, 0.1027593, 0.1098355, 0.1205038",\
              "0.0915159, 0.0971184, 0.1023932, 0.1094694, 0.1201377"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0923780, 0.0979805, 0.1032554, 0.1103316, 0.1209999",\
              "0.0923489, 0.0979514, 0.1032263, 0.1103024, 0.1209708",\
              "0.0922418, 0.0978443, 0.1031192, 0.1101953, 0.1208636",\
              "0.0918820, 0.0974844, 0.1027593, 0.1098355, 0.1205038",\
              "0.0915159, 0.0971184, 0.1023932, 0.1094694, 0.1201377"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0605419, 0.0565879, 0.0533590, 0.0496540, 0.0442029",\
              "0.0669409, 0.0629869, 0.0597579, 0.0560529, 0.0506019",\
              "0.0712220, 0.0672680, 0.0640389, 0.0603339, 0.0548829",\
              "0.0766280, 0.0726740, 0.0694450, 0.0657400, 0.0602890",\
              "0.0825489, 0.0785949, 0.0753660, 0.0716610, 0.0662100"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0605419, 0.0565879, 0.0533590, 0.0496540, 0.0442029",\
              "0.0669409, 0.0629869, 0.0597579, 0.0560529, 0.0506019",\
              "0.0712220, 0.0672680, 0.0640389, 0.0603339, 0.0548829",\
              "0.0766280, 0.0726740, 0.0694450, 0.0657400, 0.0602890",\
              "0.0825489, 0.0785949, 0.0753660, 0.0716610, 0.0662100"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001704 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.025774" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.028776" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0815437, 0.0880884, 0.0945957, 0.1043935, 0.1184158",\
              "0.0815780, 0.0881227, 0.0946300, 0.1044278, 0.1184502",\
              "0.0814314, 0.0879761, 0.0944834, 0.1042812, 0.1183035",\
              "0.0808604, 0.0874051, 0.0939124, 0.1037102, 0.1177326",\
              "0.0799566, 0.0865014, 0.0930086, 0.1028065, 0.1168288"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0815437, 0.0880884, 0.0945957, 0.1043935, 0.1184158",\
              "0.0815780, 0.0881227, 0.0946300, 0.1044278, 0.1184502",\
              "0.0814314, 0.0879761, 0.0944834, 0.1042812, 0.1183035",\
              "0.0808604, 0.0874051, 0.0939124, 0.1037102, 0.1177326",\
              "0.0799566, 0.0865014, 0.0930086, 0.1028065, 0.1168288"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0659161, 0.0623100, 0.0603831, 0.0575681, 0.0557380",\
              "0.0723851, 0.0687790, 0.0668520, 0.0640370, 0.0622070",\
              "0.0761281, 0.0725221, 0.0705951, 0.0677800, 0.0659500",\
              "0.0783730, 0.0747671, 0.0728401, 0.0700251, 0.0681950",\
              "0.0738570, 0.0702510, 0.0683240, 0.0655090, 0.0636791"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0659161, 0.0623100, 0.0603831, 0.0575681, 0.0557380",\
              "0.0723851, 0.0687790, 0.0668520, 0.0640370, 0.0622070",\
              "0.0761281, 0.0725221, 0.0705951, 0.0677800, 0.0659500",\
              "0.0783730, 0.0747671, 0.0728401, 0.0700251, 0.0681950",\
              "0.0738570, 0.0702510, 0.0683240, 0.0655090, 0.0636791"\
               ) ;
            }
        }

    }
    bus ( A ) {
        bus_type : A_bus_7_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
        
        capacitance : 0.001697 ;
        pin (A[7:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.010936" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.010844" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0675923, 0.0723742, 0.0761962, 0.0831486, 0.0939188",\
              "0.0676235, 0.0724054, 0.0762274, 0.0831798, 0.0939500",\
              "0.0674290, 0.0722109, 0.0760329, 0.0829853, 0.0937556",\
              "0.0669163, 0.0716982, 0.0755202, 0.0824726, 0.0932429",\
              "0.0660063, 0.0707882, 0.0746102, 0.0815626, 0.0923328"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0675923, 0.0723742, 0.0761962, 0.0831486, 0.0939188",\
              "0.0676235, 0.0724054, 0.0762274, 0.0831798, 0.0939500",\
              "0.0674290, 0.0722109, 0.0760329, 0.0829853, 0.0937556",\
              "0.0669163, 0.0716982, 0.0755202, 0.0824726, 0.0932429",\
              "0.0660063, 0.0707882, 0.0746102, 0.0815626, 0.0923328"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0746863, 0.0716293, 0.0697153, 0.0663743, 0.0635593",\
              "0.0809633, 0.0779063, 0.0759923, 0.0726513, 0.0698363",\
              "0.0847933, 0.0817363, 0.0798223, 0.0764813, 0.0736663",\
              "0.0870763, 0.0840193, 0.0821053, 0.0787643, 0.0759493",\
              "0.0827033, 0.0796463, 0.0777323, 0.0743913, 0.0715763"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0746863, 0.0716293, 0.0697153, 0.0663743, 0.0635593",\
              "0.0809633, 0.0779063, 0.0759923, 0.0726513, 0.0698363",\
              "0.0847933, 0.0817363, 0.0798223, 0.0764813, 0.0736663",\
              "0.0870763, 0.0840193, 0.0821053, 0.0787643, 0.0759493",\
              "0.0827033, 0.0796463, 0.0777323, 0.0743913, 0.0715763"\
               ) ;
            }
        }
        
    }
    bus ( BWEB ) {
        bus_type : Q_bus_22_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.001028 ;
        pin ( BWEB[22:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.004827" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.005536" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0481015, 0.0542667, 0.0602175, 0.0699894, 0.0853887",\
              "0.0432583, 0.0494234, 0.0553743, 0.0651461, 0.0805454",\
              "0.0419083, 0.0480735, 0.0540243, 0.0637962, 0.0791955",\
              "0.0460236, 0.0521887, 0.0581396, 0.0679115, 0.0833107",\
              "0.0687102, 0.0748753, 0.0808262, 0.0905980, 0.1059973"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0481015, 0.0542667, 0.0602175, 0.0699894, 0.0853887",\
              "0.0432583, 0.0494234, 0.0553743, 0.0651461, 0.0805454",\
              "0.0419083, 0.0480735, 0.0540243, 0.0637962, 0.0791955",\
              "0.0460236, 0.0521887, 0.0581396, 0.0679115, 0.0833107",\
              "0.0687102, 0.0748753, 0.0808262, 0.0905980, 0.1059973"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.0707083, 0.0765603, 0.0854303, 0.1060743, 0.1512073",\
              "0.0870473, 0.0928993, 0.1017693, 0.1224133, 0.1675463",\
              "0.1036403, 0.1094923, 0.1183623, 0.1390063, 0.1841393",\
              "0.1292693, 0.1351213, 0.1439913, 0.1646353, 0.2097683",\
              "0.1647023, 0.1705543, 0.1794243, 0.2000683, 0.2452013"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0707083, 0.0765603, 0.0854303, 0.1060743, 0.1512073",\
              "0.0870473, 0.0928993, 0.1017693, 0.1224133, 0.1675463",\
              "0.1036403, 0.1094923, 0.1183623, 0.1390063, 0.1841393",\
              "0.1292693, 0.1351213, 0.1439913, 0.1646353, 0.2097683",\
              "0.1647023, 0.1705543, 0.1794243, 0.2000683, 0.2452013"\
               ) ;
            }
        }
        
    }
    bus ( D ) {
        bus_type : Q_bus_22_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.001019 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[22:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.005142" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.006323" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0481015, 0.0542667, 0.0602175, 0.0699894, 0.0853887",\
              "0.0432583, 0.0494234, 0.0553743, 0.0651461, 0.0805454",\
              "0.0419083, 0.0480735, 0.0540243, 0.0637962, 0.0791955",\
              "0.0460236, 0.0521887, 0.0581396, 0.0679115, 0.0833107",\
              "0.0687102, 0.0748753, 0.0808262, 0.0905980, 0.1059973"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0481015, 0.0542667, 0.0602175, 0.0699894, 0.0853887",\
              "0.0432583, 0.0494234, 0.0553743, 0.0651461, 0.0805454",\
              "0.0419083, 0.0480735, 0.0540243, 0.0637962, 0.0791955",\
              "0.0460236, 0.0521887, 0.0581396, 0.0679115, 0.0833107",\
              "0.0687102, 0.0748753, 0.0808262, 0.0905980, 0.1059973"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.0706263, 0.0764783, 0.0853483, 0.1059923, 0.1511253",\
              "0.0869653, 0.0928173, 0.1016873, 0.1223313, 0.1674643",\
              "0.1035583, 0.1094103, 0.1182803, 0.1389243, 0.1840573",\
              "0.1291873, 0.1350393, 0.1439093, 0.1645533, 0.2096863",\
              "0.1646203, 0.1704723, 0.1793423, 0.1999863, 0.2451193"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0706263, 0.0764783, 0.0853483, 0.1059923, 0.1511253",\
              "0.0869653, 0.0928173, 0.1016873, 0.1223313, 0.1674643",\
              "0.1035583, 0.1094103, 0.1182803, 0.1389243, 0.1840573",\
              "0.1291873, 0.1350393, 0.1439093, 0.1645533, 0.2096863",\
              "0.1646203, 0.1704723, 0.1793423, 0.1999863, 0.2451193"\
               ) ;
            }
        }
        
   }

   leakage_power () {
        related_pg_pin : VDD ;
        value : 3.401270 ;
    }
}
}
