    </div></td><td width="32">Â </td></tr><tr><td valign="top"><div class="es-jasper-simpleCalendar" baseurl="/lkml/"></div><div class="threadlist">Messages in this thread</div><ul class="threadlist"><li class="root"><a href="/lkml/2012/10/25/273">First message in thread</a></li><li><a href="/lkml/2012/10/29/425">Linus Torvalds</a><ul><li><a href="/lkml/2012/11/17/85">Borislav Petkov</a><ul><li class="origin"><a href="/lkml/2012/11/17/92">Linus Torvalds</a><ul><li><a href="/lkml/2012/11/17/92">Borislav Petkov</a></li><li><a href="/lkml/2012/11/17/93">Rik van Riel</a><ul><li><a href="/lkml/2012/11/17/130">Shentino</a></li></ul></li></ul></li></ul></li></ul></li></ul></td><td width="32" rowspan="2" class="c" valign="top"><img src="/images/icornerl.gif" width="32" height="32" alt="/" /></td><td class="c" rowspan="2" valign="top" style="padding-top: 1em"><table><tr><td colspan="2"><!--BuySellAds Zone Code--><div id="bsap_1297613" class="bsarocks bsap_5aa49c00cc06c882289a1dd6a5e50b62"></div><!--End BuySellAds Zone Code--></td></tr><tr><td><table><tr><td class="lp">From</td><td class="rp" itemprop="author">Linus Torvalds &lt;&gt;</td></tr><tr><td class="lp">Date</td><td class="rp" itemprop="datePublished">Sat, 17 Nov 2012 06:56:10 -0800</td></tr><tr><td class="lp">Subject</td><td class="rp" itemprop="name">Re: [PATCH 2/3] x86,mm: drop TLB flush from ptep_set_access_flags</td></tr></table></td><td><div class="shariff" data-services="[&quot;reddit&quot;]" data-theme="grey" data-lang="en" data-backend-url="//shariff.lkml.org/index.php"></div></td></tr></table><pre itemprop="articleBody">On Sat, Nov 17, 2012 at 6:50 AM, Borislav Petkov &lt;bp&#64;alien8.de&gt; wrote:<br />&gt;<br />&gt; Albeit with a slight delay, the answer is yes: all AMD cpus<br />&gt; automatically invalidate cached TLB entries (and intermediate walk<br />&gt; results, for that matter) on a #PF.<br /><br />Thanks. I suspect it ends up being basically architectural, and that<br />Windows (and quite possibly Linux versions too) have depended on the<br />behavior.<br /><br />&gt; I don't know, however, whether it would be prudent to have some sort of<br />&gt; a cheap assertion in the code (cheaper than INVLPG %ADDR, although on<br />&gt; older cpus we do MOV CR3) just in case. This should be enabled only with<br />&gt; DEBUG_VM on, of course...<br /><br />I wonder how we could actually test for it. We'd have to have some<br />per-cpu page-fault address check (along with a generation count on the<br />mm or similar). I doubt we'd figure out anything that works reliably<br />and efficiently and would actually show any problems (plus we would<br />have no way to ever know we even got the code right, since presumably<br />we'd never find hardware that actually shows the behavior we'd be<br />looking for..)<br /><br />               Linus<br /><br /><br /></pre><div align="center"><div class="shariff" data-services="[&quot;reddit&quot;]" data-theme="grey" data-lang="en" data-backend-url="//shariff.lkml.org/index.php"></div></div></td><td width="32" rowspan="2" class="c" valign="top"><img src="/images/icornerr.gif" width="32" height="32" alt="\" /></td></tr><tr><td align="right" valign="bottom">
