{
    "code": "module TopModule (\n    input logic clk,\n    input logic load,\n    input logic ena,\n    input logic [1:0] amount,\n    input logic [63:0] data,\n    output logic [63:0] q\n);\n\n    always @(posedge clk) begin\n        if (load) begin\n            q <= data;\n        end\n        else if (ena) begin\n            case (amount)\n                2'b00: q <= q << 1;  // Shift left by 1 bit\n                2'b01: q <= q << 8;  // Shift left by 8 bits\n                2'b10: q <= $signed(q) >>> 1; // Arithmetic shift right by 1 bit\n                2'b11: q <= $signed(q) >>> 8; // Arithmetic shift right by 8 bits\n                default: q <= q;\n            endcase\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}