Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: RAM_main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "RAM_main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "RAM_main"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : RAM_main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\RAM\RAM_internal.v" into library work
Parsing module <RAM_internal>.
Analyzing Verilog file "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\RAM\BiMux2Bus16.v" into library work
Parsing module <BiMux2Bus16>.
Analyzing Verilog file "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\RAM\RAM_main.vf" into library work
Parsing module <RAM_main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <RAM_main>.

Elaborating module <RAM_internal>.

Elaborating module <BiMux2Bus16>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <RAM_main>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\RAM\RAM_main.vf".
    Summary:
	no macro.
Unit <RAM_main> synthesized.

Synthesizing Unit <RAM_internal>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\RAM\RAM_internal.v".
        RAM_WIDTH = 16
        RAM_DEPTH = 1024
        ADDR_SIZE = 10
    Found 1024x16-bit single-port RAM <Mram_mem> for signal <mem>.
    Found 16-bit register for signal <data_out>.
    Summary:
	inferred   1 RAM(s).
	inferred  16 D-type flip-flop(s).
Unit <RAM_internal> synthesized.

Synthesizing Unit <BiMux2Bus16>.
    Related source file is "C:\Users\Marcelo\Documents\GitHub\EV-20-Grupo2\RAM\BiMux2Bus16.v".
    Found 1-bit tristate buffer for signal <Y<15>> created at line 9
    Found 1-bit tristate buffer for signal <Y<14>> created at line 9
    Found 1-bit tristate buffer for signal <Y<13>> created at line 9
    Found 1-bit tristate buffer for signal <Y<12>> created at line 9
    Found 1-bit tristate buffer for signal <Y<11>> created at line 9
    Found 1-bit tristate buffer for signal <Y<10>> created at line 9
    Found 1-bit tristate buffer for signal <Y<9>> created at line 9
    Found 1-bit tristate buffer for signal <Y<8>> created at line 9
    Found 1-bit tristate buffer for signal <Y<7>> created at line 9
    Found 1-bit tristate buffer for signal <Y<6>> created at line 9
    Found 1-bit tristate buffer for signal <Y<5>> created at line 9
    Found 1-bit tristate buffer for signal <Y<4>> created at line 9
    Found 1-bit tristate buffer for signal <Y<3>> created at line 9
    Found 1-bit tristate buffer for signal <Y<2>> created at line 9
    Found 1-bit tristate buffer for signal <Y<1>> created at line 9
    Found 1-bit tristate buffer for signal <Y<0>> created at line 9
    Summary:
	inferred   1 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <BiMux2Bus16> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 1024x16-bit single-port RAM                           : 1
# Registers                                            : 1
 16-bit register                                       : 1
# Multiplexers                                         : 1
 16-bit 2-to-1 multiplexer                             : 1
# Tristates                                            : 16
 1-bit tristate buffer                                 : 16

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <RAM_internal>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_mem> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 16-bit                  |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wr_enb>        | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <data_in>       |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <RAM_internal> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 1024x16-bit single-port distributed RAM               : 1
# Registers                                            : 16
 Flip-Flops                                            : 16
# Multiplexers                                         : 1
 16-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <RAM_main> ...

Optimizing unit <RAM_internal> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block RAM_main, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 16
 Flip-Flops                                            : 16

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : RAM_main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 36
#      LUT3                        : 20
#      LUT6                        : 16
# FlipFlops/Latches                : 16
#      FDE                         : 16
# RAMS                             : 64
#      RAM256X1S                   : 64
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 44
#      IBUF                        : 28
#      IOBUF                       : 16

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              16  out of  126800     0%  
 Number of Slice LUTs:                  292  out of  63400     0%  
    Number used as Logic:                36  out of  63400     0%  
    Number used as Memory:              256  out of  19000     1%  
       Number used as RAM:              256

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    292
   Number with an unused Flip Flop:     276  out of    292    94%  
   Number with an unused LUT:             0  out of    292     0%  
   Number of fully used LUT-FF pairs:    16  out of    292     5%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          45
 Number of bonded IOBs:                  45  out of    210    21%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 80    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.226ns (Maximum Frequency: 449.176MHz)
   Minimum input arrival time before clock: 1.473ns
   Maximum output required time after clock: 1.117ns
   Maximum combinational path delay: 0.996ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 2.226ns (frequency: 449.176MHz)
  Total number of paths / destination ports: 64 / 16
-------------------------------------------------------------------------
Delay:               2.226ns (Levels of Logic = 1)
  Source:            XLXI_1/Mram_mem62 (RAM)
  Destination:       XLXI_1/data_out_15 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: XLXI_1/Mram_mem62 to XLXI_1/data_out_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAM256X1S:WCLK->O     1   1.565   0.556  XLXI_1/Mram_mem62 (XLXI_1/N128)
     LUT6:I2->O            1   0.097   0.000  XLXI_1/inst_LPM_MUX1511 (XLXI_1/_n0010<15>)
     FDE:D                     0.008          XLXI_1/data_out_15
    ----------------------------------------
    Total                      2.226ns (1.670ns logic, 0.556ns route)
                                       (75.0% logic, 25.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 816 / 672
-------------------------------------------------------------------------
Offset:              1.473ns (Levels of Logic = 2)
  Source:            Wr (PAD)
  Destination:       XLXI_1/Mram_mem61 (RAM)
  Destination Clock: CLK rising

  Data Path: Wr to XLXI_1/Mram_mem61
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            36   0.001   0.619  Wr_IBUF (Wr_IBUF)
     LUT3:I0->O           16   0.097   0.348  XLXI_1/write_ctrl (XLXI_1/write_ctrl)
     RAM256X1S:WE              0.408          XLXI_1/Mram_mem1
    ----------------------------------------
    Total                      1.473ns (0.506ns logic, 0.967ns route)
                                       (34.4% logic, 65.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              1.117ns (Levels of Logic = 2)
  Source:            XLXI_1/data_out_15 (FF)
  Destination:       ToFromW<15> (PAD)
  Source Clock:      CLK rising

  Data Path: XLXI_1/data_out_15 to ToFromW<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.361   0.379  XLXI_1/data_out_15 (XLXI_1/data_out_15)
     LUT3:I1->O            1   0.097   0.279  XLXI_2/Mmux_IN_0[15]_IN_1[15]_mux_0_OUT71 (ToFromW_15_IOBUF)
     IOBUF:I->IO               0.000          ToFromW_15_IOBUF (ToFromW<15>)
    ----------------------------------------
    Total                      1.117ns (0.458ns logic, 0.659ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 48 / 16
-------------------------------------------------------------------------
Delay:               0.996ns (Levels of Logic = 3)
  Source:            Wr (PAD)
  Destination:       ToFromW<15> (PAD)

  Data Path: Wr to ToFromW<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            36   0.001   0.619  Wr_IBUF (Wr_IBUF)
     LUT3:I0->O            1   0.097   0.279  XLXI_2/Mmux_IN_0[15]_IN_1[15]_mux_0_OUT17 (ToFromW_0_IOBUF)
     IOBUF:I->IO               0.000          ToFromW_0_IOBUF (ToFromW<0>)
    ----------------------------------------
    Total                      0.996ns (0.098ns logic, 0.898ns route)
                                       (9.8% logic, 90.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    2.226|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.14 secs
 
--> 

Total memory usage is 4641608 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

