// Seed: 3910393713
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  inout wire id_9;
  inout uwire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output uwire id_1;
  assign id_5 = -1;
  assign id_8 = -1;
  assign id_1 = 1 ==? 1'h0;
endmodule
module module_1 #(
    parameter id_3 = 32'd47
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout reg id_4;
  inout wire _id_3;
  inout wire id_2;
  inout wire id_1;
  logic [id_3 : 1] id_6 = id_5 - -1;
  parameter id_7 = 1 <-> 1;
  assign id_6 = id_7;
  assign id_3 = id_7;
  always_comb id_4 <= -1;
  always id_4 = id_4;
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_6,
      id_1,
      id_7,
      id_5,
      id_6,
      id_7,
      id_7,
      id_1
  );
  assign modCall_1.id_1 = 0;
endmodule
