|systemB1
LD1 <= seg:inst13.sign
CLK => Divider1:inst26.clk
RST => Flag:inst6.Reset
RST => reg4_8:inst3.RST
RST => instrconunit:inst1.reset
RST => reg_IO:inst11.reset
A <= out[0].DB_MAX_OUTPUT_PORT_TYPE
B <= out[1].DB_MAX_OUTPUT_PORT_TYPE
C <= out[2].DB_MAX_OUTPUT_PORT_TYPE
D <= out[3].DB_MAX_OUTPUT_PORT_TYPE
E <= out[4].DB_MAX_OUTPUT_PORT_TYPE
F <= out[5].DB_MAX_OUTPUT_PORT_TYPE
G <= out[6].DB_MAX_OUTPUT_PORT_TYPE
H <= out[7].DB_MAX_OUTPUT_PORT_TYPE
SD1 <= light[0].DB_MAX_OUTPUT_PORT_TYPE
SD2 <= light[1].DB_MAX_OUTPUT_PORT_TYPE
SD3 <= light[2].DB_MAX_OUTPUT_PORT_TYPE
SD4 <= light[3].DB_MAX_OUTPUT_PORT_TYPE


|systemB1|seg:inst13
sign <= Decoder:inst.sign
data_inH[0] => Decoder:inst.data_inH[0]
data_inH[1] => Decoder:inst.data_inH[1]
data_inH[2] => Decoder:inst.data_inH[2]
data_inH[3] => Decoder:inst.data_inH[3]
data_inH[4] => Decoder:inst.data_inH[4]
data_inH[5] => Decoder:inst.data_inH[5]
data_inH[6] => Decoder:inst.data_inH[6]
data_inH[7] => Decoder:inst.data_inH[7]
data_inL[0] => Decoder:inst.data_inL[0]
data_inL[1] => Decoder:inst.data_inL[1]
data_inL[2] => Decoder:inst.data_inL[2]
data_inL[3] => Decoder:inst.data_inL[3]
data_inL[4] => Decoder:inst.data_inL[4]
data_inL[5] => Decoder:inst.data_inL[5]
data_inL[6] => Decoder:inst.data_inL[6]
data_inL[7] => Decoder:inst.data_inL[7]
data_out[0] <= Translator:inst2.data_out[0]
data_out[1] <= Translator:inst2.data_out[1]
data_out[2] <= Translator:inst2.data_out[2]
data_out[3] <= Translator:inst2.data_out[3]
data_out[4] <= Translator:inst2.data_out[4]
data_out[5] <= Translator:inst2.data_out[5]
data_out[6] <= Translator:inst2.data_out[6]
data_out[7] <= Translator:inst2.data_out[7]
CLK => Translator:inst2.clk
CLK => Display:inst1.clk
num_display => Display:inst1.num_display
finish => Display:inst1.finish
num_A0[0] => Display:inst1.num_A0[0]
num_A0[1] => Display:inst1.num_A0[1]
num_A0[2] => Display:inst1.num_A0[2]
num_A0[3] => Display:inst1.num_A0[3]
num_A1[0] => Display:inst1.num_A1[0]
num_A1[1] => Display:inst1.num_A1[1]
num_A1[2] => Display:inst1.num_A1[2]
num_A1[3] => Display:inst1.num_A1[3]
num_A2[0] => Display:inst1.num_A2[0]
num_A2[1] => Display:inst1.num_A2[1]
num_A2[2] => Display:inst1.num_A2[2]
num_A2[3] => Display:inst1.num_A2[3]
num_B0[0] => Display:inst1.num_B0[0]
num_B0[1] => Display:inst1.num_B0[1]
num_B0[2] => Display:inst1.num_B0[2]
num_B0[3] => Display:inst1.num_B0[3]
num_B1[0] => Display:inst1.num_B1[0]
num_B1[1] => Display:inst1.num_B1[1]
num_B1[2] => Display:inst1.num_B1[2]
num_B1[3] => Display:inst1.num_B1[3]
num_B2[0] => Display:inst1.num_B2[0]
num_B2[1] => Display:inst1.num_B2[1]
num_B2[2] => Display:inst1.num_B2[2]
num_B2[3] => Display:inst1.num_B2[3]
seg_sel[0] <= Display:inst1.seg_sel[0]
seg_sel[1] <= Display:inst1.seg_sel[1]
seg_sel[2] <= Display:inst1.seg_sel[2]
seg_sel[3] <= Display:inst1.seg_sel[3]


|systemB1|seg:inst13|Decoder:inst
data_inH[0] => data_buf[8].DATAA
data_inH[0] => Add0.IN8
data_inH[1] => data_buf[9].DATAA
data_inH[1] => Add0.IN7
data_inH[2] => data_buf[10].DATAA
data_inH[2] => Add0.IN6
data_inH[3] => data_buf[11].DATAA
data_inH[3] => Add0.IN5
data_inH[4] => data_buf[12].DATAA
data_inH[4] => Equal0.IN0
data_inH[4] => Add0.IN4
data_inH[5] => data_buf[13].DATAA
data_inH[5] => Equal0.IN1
data_inH[5] => Add0.IN3
data_inH[6] => data_buf[14].DATAA
data_inH[6] => Equal0.IN2
data_inH[6] => Add0.IN2
data_inH[7] => data_buf[15].DATAA
data_inH[7] => Equal0.IN3
data_inH[7] => Add0.IN1
data_inL[0] => data_buf[0].DATAA
data_inL[0] => Add1.IN32
data_inL[1] => data_buf[1].DATAA
data_inL[1] => Add1.IN31
data_inL[2] => data_buf[2].DATAA
data_inL[2] => Add1.IN30
data_inL[3] => data_buf[3].DATAA
data_inL[3] => Add1.IN29
data_inL[4] => data_buf[4].DATAA
data_inL[4] => Add1.IN28
data_inL[5] => data_buf[5].DATAA
data_inL[5] => Add1.IN27
data_inL[6] => data_buf[6].DATAA
data_inL[6] => Add1.IN26
data_inL[7] => data_buf[7].DATAA
data_inL[7] => Add1.IN25
num_C3[0] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
num_C3[1] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
num_C3[2] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
num_C3[3] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
num_C2[0] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
num_C2[1] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
num_C2[2] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
num_C2[3] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
num_C1[0] <= Div2.DB_MAX_OUTPUT_PORT_TYPE
num_C1[1] <= Div2.DB_MAX_OUTPUT_PORT_TYPE
num_C1[2] <= Div2.DB_MAX_OUTPUT_PORT_TYPE
num_C1[3] <= Div2.DB_MAX_OUTPUT_PORT_TYPE
num_C0[0] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
num_C0[1] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
num_C0[2] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
num_C0[3] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
sign <= <VCC>


|systemB1|seg:inst13|Translator:inst2
clk => data_out[7]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[0]~reg0.CLK
num[0] => Equal0.IN0
num[0] => Equal1.IN0
num[0] => Equal2.IN1
num[0] => Equal3.IN0
num[0] => Equal4.IN1
num[0] => Equal5.IN0
num[0] => Equal6.IN2
num[0] => Equal7.IN0
num[0] => Equal8.IN1
num[0] => Equal9.IN0
num[1] => Equal0.IN1
num[1] => Equal1.IN1
num[1] => Equal2.IN0
num[1] => Equal3.IN1
num[1] => Equal4.IN2
num[1] => Equal5.IN2
num[1] => Equal6.IN0
num[1] => Equal7.IN1
num[1] => Equal8.IN2
num[1] => Equal9.IN2
num[2] => Equal0.IN2
num[2] => Equal1.IN2
num[2] => Equal2.IN2
num[2] => Equal3.IN2
num[2] => Equal4.IN0
num[2] => Equal5.IN1
num[2] => Equal6.IN1
num[2] => Equal7.IN2
num[2] => Equal8.IN3
num[2] => Equal9.IN3
num[3] => Equal0.IN3
num[3] => Equal1.IN3
num[3] => Equal2.IN3
num[3] => Equal3.IN3
num[3] => Equal4.IN3
num[3] => Equal5.IN3
num[3] => Equal6.IN3
num[3] => Equal7.IN3
num[3] => Equal8.IN0
num[3] => Equal9.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|systemB1|seg:inst13|Display:inst1
clk => seg_sel[3]~reg0.CLK
clk => seg_sel[2]~reg0.CLK
clk => seg_sel[1]~reg0.CLK
clk => seg_sel[0]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[0]~reg0.CLK
num_C3[0] => out~27.DATAB
num_C3[1] => out~26.DATAB
num_C3[2] => out~25.DATAB
num_C3[3] => out~24.DATAB
num_C2[0] => out~7.DATAB
num_C2[1] => out~6.DATAB
num_C2[2] => out~5.DATAB
num_C2[3] => out~4.DATAB
num_C1[0] => out~15.DATAB
num_C1[1] => out~14.DATAB
num_C1[2] => out~13.DATAB
num_C1[3] => out~12.DATAB
num_C0[0] => out~23.DATAB
num_C0[1] => out~22.DATAB
num_C0[2] => out~21.DATAB
num_C0[3] => out~20.DATAB
num_A2[0] => out~3.DATAB
num_A2[1] => out~2.DATAB
num_A2[2] => out~1.DATAB
num_A2[3] => out~0.DATAB
num_A1[0] => out~11.DATAB
num_A1[1] => out~10.DATAB
num_A1[2] => out~9.DATAB
num_A1[3] => out~8.DATAB
num_A0[0] => out~19.DATAB
num_A0[1] => out~18.DATAB
num_A0[2] => out~17.DATAB
num_A0[3] => out~16.DATAB
num_B2[0] => out~3.DATAA
num_B2[1] => out~2.DATAA
num_B2[2] => out~1.DATAA
num_B2[3] => out~0.DATAA
num_B1[0] => out~11.DATAA
num_B1[1] => out~10.DATAA
num_B1[2] => out~9.DATAA
num_B1[3] => out~8.DATAA
num_B0[0] => out~19.DATAA
num_B0[1] => out~18.DATAA
num_B0[2] => out~17.DATAA
num_B0[3] => out~16.DATAA
num_display => out~16.OUTPUTSELECT
num_display => out~17.OUTPUTSELECT
num_display => out~18.OUTPUTSELECT
num_display => out~19.OUTPUTSELECT
num_display => out~8.OUTPUTSELECT
num_display => out~9.OUTPUTSELECT
num_display => out~10.OUTPUTSELECT
num_display => out~11.OUTPUTSELECT
num_display => out~3.OUTPUTSELECT
num_display => out~2.OUTPUTSELECT
num_display => out~1.OUTPUTSELECT
num_display => out~0.OUTPUTSELECT
finish => out~27.OUTPUTSELECT
finish => out~26.OUTPUTSELECT
finish => out~25.OUTPUTSELECT
finish => out~24.OUTPUTSELECT
finish => out~23.OUTPUTSELECT
finish => out~22.OUTPUTSELECT
finish => out~21.OUTPUTSELECT
finish => out~20.OUTPUTSELECT
finish => out~15.OUTPUTSELECT
finish => out~14.OUTPUTSELECT
finish => out~13.OUTPUTSELECT
finish => out~12.OUTPUTSELECT
finish => out~7.OUTPUTSELECT
finish => out~6.OUTPUTSELECT
finish => out~5.OUTPUTSELECT
finish => out~4.OUTPUTSELECT
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_sel[0] <= seg_sel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_sel[1] <= seg_sel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_sel[2] <= seg_sel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_sel[3] <= seg_sel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|systemB1|Divider1:inst26
clk => num[31].CLK
clk => num[30].CLK
clk => num[29].CLK
clk => num[28].CLK
clk => num[27].CLK
clk => num[26].CLK
clk => num[25].CLK
clk => num[24].CLK
clk => num[23].CLK
clk => num[22].CLK
clk => num[21].CLK
clk => num[20].CLK
clk => num[19].CLK
clk => num[18].CLK
clk => num[17].CLK
clk => num[16].CLK
clk => num[15].CLK
clk => num[14].CLK
clk => num[13].CLK
clk => num[12].CLK
clk => num[11].CLK
clk => num[10].CLK
clk => num[9].CLK
clk => num[8].CLK
clk => num[7].CLK
clk => num[6].CLK
clk => num[5].CLK
clk => num[4].CLK
clk => num[3].CLK
clk => num[2].CLK
clk => num[1].CLK
clk => num[0].CLK
clk => clkout~reg0.CLK
clkout <= clkout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|systemB1|lpm_ff1:inst16
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|systemB1|lpm_ff1:inst16|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|systemB1|IO_PORT:inst5
io_read <= inst14.DB_MAX_OUTPUT_PORT_TYPE
RE => inst14.IN0
addr[0] => lpm_decode0:inst9.data[0]
addr[0] => inst10[0].IN0
addr[1] => lpm_decode0:inst9.data[1]
addr[1] => inst10[1].IN0
addr[2] => lpm_decode0:inst9.data[2]
addr[2] => inst10[2].IN0
addr[3] => inst11.IN5
addr[3] => lpm_decode0:inst9.data[3]
addr[4] => inst11.IN3
addr[4] => lpm_decode0:inst9.data[4]
addr[5] => inst11.IN1
addr[5] => lpm_decode0:inst9.data[5]
addr[6] => inst11.IN2
addr[6] => lpm_decode0:inst9.data[6]
addr[7] => inst11.IN0
addr[7] => lpm_decode0:inst9.data[7]
io_write <= inst13.DB_MAX_OUTPUT_PORT_TYPE
WE => inst13.IN0
Dout[0] <= lpm_mux5:inst8.result[0]
Dout[1] <= lpm_mux5:inst8.result[1]
Dout[2] <= lpm_mux5:inst8.result[2]
Dout[3] <= lpm_mux5:inst8.result[3]
Dout[4] <= lpm_mux5:inst8.result[4]
Dout[5] <= lpm_mux5:inst8.result[5]
Dout[6] <= lpm_mux5:inst8.result[6]
Dout[7] <= lpm_mux5:inst8.result[7]
Din[0] => lpm_bustri0:inst3.data[0]
Din[0] => lpm_bustri0:inst.data[0]
Din[0] => lpm_bustri0:inst2.data[0]
Din[0] => lpm_bustri0:inst1.data[0]
Din[0] => lpm_bustri0:inst4.data[0]
Din[0] => lpm_bustri0:inst5.data[0]
Din[0] => lpm_bustri0:inst6.data[0]
Din[0] => lpm_bustri0:inst7.data[0]
Din[1] => lpm_bustri0:inst3.data[1]
Din[1] => lpm_bustri0:inst.data[1]
Din[1] => lpm_bustri0:inst2.data[1]
Din[1] => lpm_bustri0:inst1.data[1]
Din[1] => lpm_bustri0:inst4.data[1]
Din[1] => lpm_bustri0:inst5.data[1]
Din[1] => lpm_bustri0:inst6.data[1]
Din[1] => lpm_bustri0:inst7.data[1]
Din[2] => lpm_bustri0:inst3.data[2]
Din[2] => lpm_bustri0:inst.data[2]
Din[2] => lpm_bustri0:inst2.data[2]
Din[2] => lpm_bustri0:inst1.data[2]
Din[2] => lpm_bustri0:inst4.data[2]
Din[2] => lpm_bustri0:inst5.data[2]
Din[2] => lpm_bustri0:inst6.data[2]
Din[2] => lpm_bustri0:inst7.data[2]
Din[3] => lpm_bustri0:inst3.data[3]
Din[3] => lpm_bustri0:inst.data[3]
Din[3] => lpm_bustri0:inst2.data[3]
Din[3] => lpm_bustri0:inst1.data[3]
Din[3] => lpm_bustri0:inst4.data[3]
Din[3] => lpm_bustri0:inst5.data[3]
Din[3] => lpm_bustri0:inst6.data[3]
Din[3] => lpm_bustri0:inst7.data[3]
Din[4] => lpm_bustri0:inst3.data[4]
Din[4] => lpm_bustri0:inst.data[4]
Din[4] => lpm_bustri0:inst2.data[4]
Din[4] => lpm_bustri0:inst1.data[4]
Din[4] => lpm_bustri0:inst4.data[4]
Din[4] => lpm_bustri0:inst5.data[4]
Din[4] => lpm_bustri0:inst6.data[4]
Din[4] => lpm_bustri0:inst7.data[4]
Din[5] => lpm_bustri0:inst3.data[5]
Din[5] => lpm_bustri0:inst.data[5]
Din[5] => lpm_bustri0:inst2.data[5]
Din[5] => lpm_bustri0:inst1.data[5]
Din[5] => lpm_bustri0:inst4.data[5]
Din[5] => lpm_bustri0:inst5.data[5]
Din[5] => lpm_bustri0:inst6.data[5]
Din[5] => lpm_bustri0:inst7.data[5]
Din[6] => lpm_bustri0:inst3.data[6]
Din[6] => lpm_bustri0:inst.data[6]
Din[6] => lpm_bustri0:inst2.data[6]
Din[6] => lpm_bustri0:inst1.data[6]
Din[6] => lpm_bustri0:inst4.data[6]
Din[6] => lpm_bustri0:inst5.data[6]
Din[6] => lpm_bustri0:inst6.data[6]
Din[6] => lpm_bustri0:inst7.data[6]
Din[7] => lpm_bustri0:inst3.data[7]
Din[7] => lpm_bustri0:inst.data[7]
Din[7] => lpm_bustri0:inst2.data[7]
Din[7] => lpm_bustri0:inst1.data[7]
Din[7] => lpm_bustri0:inst4.data[7]
Din[7] => lpm_bustri0:inst5.data[7]
Din[7] => lpm_bustri0:inst6.data[7]
Din[7] => lpm_bustri0:inst7.data[7]
IO0[0] <= lpm_bustri0:inst3.tridata[0]
IO0[1] <= lpm_bustri0:inst3.tridata[1]
IO0[2] <= lpm_bustri0:inst3.tridata[2]
IO0[3] <= lpm_bustri0:inst3.tridata[3]
IO0[4] <= lpm_bustri0:inst3.tridata[4]
IO0[5] <= lpm_bustri0:inst3.tridata[5]
IO0[6] <= lpm_bustri0:inst3.tridata[6]
IO0[7] <= lpm_bustri0:inst3.tridata[7]
IO1[0] <= lpm_bustri0:inst.tridata[0]
IO1[1] <= lpm_bustri0:inst.tridata[1]
IO1[2] <= lpm_bustri0:inst.tridata[2]
IO1[3] <= lpm_bustri0:inst.tridata[3]
IO1[4] <= lpm_bustri0:inst.tridata[4]
IO1[5] <= lpm_bustri0:inst.tridata[5]
IO1[6] <= lpm_bustri0:inst.tridata[6]
IO1[7] <= lpm_bustri0:inst.tridata[7]
IO2[0] <= lpm_bustri0:inst2.tridata[0]
IO2[1] <= lpm_bustri0:inst2.tridata[1]
IO2[2] <= lpm_bustri0:inst2.tridata[2]
IO2[3] <= lpm_bustri0:inst2.tridata[3]
IO2[4] <= lpm_bustri0:inst2.tridata[4]
IO2[5] <= lpm_bustri0:inst2.tridata[5]
IO2[6] <= lpm_bustri0:inst2.tridata[6]
IO2[7] <= lpm_bustri0:inst2.tridata[7]
IO3[0] <= lpm_bustri0:inst1.tridata[0]
IO3[1] <= lpm_bustri0:inst1.tridata[1]
IO3[2] <= lpm_bustri0:inst1.tridata[2]
IO3[3] <= lpm_bustri0:inst1.tridata[3]
IO3[4] <= lpm_bustri0:inst1.tridata[4]
IO3[5] <= lpm_bustri0:inst1.tridata[5]
IO3[6] <= lpm_bustri0:inst1.tridata[6]
IO3[7] <= lpm_bustri0:inst1.tridata[7]
IO4[0] <= lpm_bustri0:inst4.tridata[0]
IO4[1] <= lpm_bustri0:inst4.tridata[1]
IO4[2] <= lpm_bustri0:inst4.tridata[2]
IO4[3] <= lpm_bustri0:inst4.tridata[3]
IO4[4] <= lpm_bustri0:inst4.tridata[4]
IO4[5] <= lpm_bustri0:inst4.tridata[5]
IO4[6] <= lpm_bustri0:inst4.tridata[6]
IO4[7] <= lpm_bustri0:inst4.tridata[7]
IO5[0] <= lpm_bustri0:inst5.tridata[0]
IO5[1] <= lpm_bustri0:inst5.tridata[1]
IO5[2] <= lpm_bustri0:inst5.tridata[2]
IO5[3] <= lpm_bustri0:inst5.tridata[3]
IO5[4] <= lpm_bustri0:inst5.tridata[4]
IO5[5] <= lpm_bustri0:inst5.tridata[5]
IO5[6] <= lpm_bustri0:inst5.tridata[6]
IO5[7] <= lpm_bustri0:inst5.tridata[7]
IO6[0] <= lpm_bustri0:inst6.tridata[0]
IO6[1] <= lpm_bustri0:inst6.tridata[1]
IO6[2] <= lpm_bustri0:inst6.tridata[2]
IO6[3] <= lpm_bustri0:inst6.tridata[3]
IO6[4] <= lpm_bustri0:inst6.tridata[4]
IO6[5] <= lpm_bustri0:inst6.tridata[5]
IO6[6] <= lpm_bustri0:inst6.tridata[6]
IO6[7] <= lpm_bustri0:inst6.tridata[7]
IO7[0] <= lpm_bustri0:inst7.tridata[0]
IO7[1] <= lpm_bustri0:inst7.tridata[1]
IO7[2] <= lpm_bustri0:inst7.tridata[2]
IO7[3] <= lpm_bustri0:inst7.tridata[3]
IO7[4] <= lpm_bustri0:inst7.tridata[4]
IO7[5] <= lpm_bustri0:inst7.tridata[5]
IO7[6] <= lpm_bustri0:inst7.tridata[6]
IO7[7] <= lpm_bustri0:inst7.tridata[7]


|systemB1|IO_PORT:inst5|lpm_mux5:inst8
data0x[0] => lpm_mux:lpm_mux_component.data[0][0]
data0x[1] => lpm_mux:lpm_mux_component.data[0][1]
data0x[2] => lpm_mux:lpm_mux_component.data[0][2]
data0x[3] => lpm_mux:lpm_mux_component.data[0][3]
data0x[4] => lpm_mux:lpm_mux_component.data[0][4]
data0x[5] => lpm_mux:lpm_mux_component.data[0][5]
data0x[6] => lpm_mux:lpm_mux_component.data[0][6]
data0x[7] => lpm_mux:lpm_mux_component.data[0][7]
data1x[0] => lpm_mux:lpm_mux_component.data[1][0]
data1x[1] => lpm_mux:lpm_mux_component.data[1][1]
data1x[2] => lpm_mux:lpm_mux_component.data[1][2]
data1x[3] => lpm_mux:lpm_mux_component.data[1][3]
data1x[4] => lpm_mux:lpm_mux_component.data[1][4]
data1x[5] => lpm_mux:lpm_mux_component.data[1][5]
data1x[6] => lpm_mux:lpm_mux_component.data[1][6]
data1x[7] => lpm_mux:lpm_mux_component.data[1][7]
data2x[0] => lpm_mux:lpm_mux_component.data[2][0]
data2x[1] => lpm_mux:lpm_mux_component.data[2][1]
data2x[2] => lpm_mux:lpm_mux_component.data[2][2]
data2x[3] => lpm_mux:lpm_mux_component.data[2][3]
data2x[4] => lpm_mux:lpm_mux_component.data[2][4]
data2x[5] => lpm_mux:lpm_mux_component.data[2][5]
data2x[6] => lpm_mux:lpm_mux_component.data[2][6]
data2x[7] => lpm_mux:lpm_mux_component.data[2][7]
data3x[0] => lpm_mux:lpm_mux_component.data[3][0]
data3x[1] => lpm_mux:lpm_mux_component.data[3][1]
data3x[2] => lpm_mux:lpm_mux_component.data[3][2]
data3x[3] => lpm_mux:lpm_mux_component.data[3][3]
data3x[4] => lpm_mux:lpm_mux_component.data[3][4]
data3x[5] => lpm_mux:lpm_mux_component.data[3][5]
data3x[6] => lpm_mux:lpm_mux_component.data[3][6]
data3x[7] => lpm_mux:lpm_mux_component.data[3][7]
data4x[0] => lpm_mux:lpm_mux_component.data[4][0]
data4x[1] => lpm_mux:lpm_mux_component.data[4][1]
data4x[2] => lpm_mux:lpm_mux_component.data[4][2]
data4x[3] => lpm_mux:lpm_mux_component.data[4][3]
data4x[4] => lpm_mux:lpm_mux_component.data[4][4]
data4x[5] => lpm_mux:lpm_mux_component.data[4][5]
data4x[6] => lpm_mux:lpm_mux_component.data[4][6]
data4x[7] => lpm_mux:lpm_mux_component.data[4][7]
data5x[0] => lpm_mux:lpm_mux_component.data[5][0]
data5x[1] => lpm_mux:lpm_mux_component.data[5][1]
data5x[2] => lpm_mux:lpm_mux_component.data[5][2]
data5x[3] => lpm_mux:lpm_mux_component.data[5][3]
data5x[4] => lpm_mux:lpm_mux_component.data[5][4]
data5x[5] => lpm_mux:lpm_mux_component.data[5][5]
data5x[6] => lpm_mux:lpm_mux_component.data[5][6]
data5x[7] => lpm_mux:lpm_mux_component.data[5][7]
data6x[0] => lpm_mux:lpm_mux_component.data[6][0]
data6x[1] => lpm_mux:lpm_mux_component.data[6][1]
data6x[2] => lpm_mux:lpm_mux_component.data[6][2]
data6x[3] => lpm_mux:lpm_mux_component.data[6][3]
data6x[4] => lpm_mux:lpm_mux_component.data[6][4]
data6x[5] => lpm_mux:lpm_mux_component.data[6][5]
data6x[6] => lpm_mux:lpm_mux_component.data[6][6]
data6x[7] => lpm_mux:lpm_mux_component.data[6][7]
data7x[0] => lpm_mux:lpm_mux_component.data[7][0]
data7x[1] => lpm_mux:lpm_mux_component.data[7][1]
data7x[2] => lpm_mux:lpm_mux_component.data[7][2]
data7x[3] => lpm_mux:lpm_mux_component.data[7][3]
data7x[4] => lpm_mux:lpm_mux_component.data[7][4]
data7x[5] => lpm_mux:lpm_mux_component.data[7][5]
data7x[6] => lpm_mux:lpm_mux_component.data[7][6]
data7x[7] => lpm_mux:lpm_mux_component.data[7][7]
sel[0] => lpm_mux:lpm_mux_component.sel[0]
sel[1] => lpm_mux:lpm_mux_component.sel[1]
sel[2] => lpm_mux:lpm_mux_component.sel[2]
result[0] <= lpm_mux:lpm_mux_component.result[0]
result[1] <= lpm_mux:lpm_mux_component.result[1]
result[2] <= lpm_mux:lpm_mux_component.result[2]
result[3] <= lpm_mux:lpm_mux_component.result[3]
result[4] <= lpm_mux:lpm_mux_component.result[4]
result[5] <= lpm_mux:lpm_mux_component.result[5]
result[6] <= lpm_mux:lpm_mux_component.result[6]
result[7] <= lpm_mux:lpm_mux_component.result[7]


|systemB1|IO_PORT:inst5|lpm_mux5:inst8|lpm_mux:lpm_mux_component
data[0][0] => mux_4nc:auto_generated.data[0]
data[0][1] => mux_4nc:auto_generated.data[1]
data[0][2] => mux_4nc:auto_generated.data[2]
data[0][3] => mux_4nc:auto_generated.data[3]
data[0][4] => mux_4nc:auto_generated.data[4]
data[0][5] => mux_4nc:auto_generated.data[5]
data[0][6] => mux_4nc:auto_generated.data[6]
data[0][7] => mux_4nc:auto_generated.data[7]
data[1][0] => mux_4nc:auto_generated.data[8]
data[1][1] => mux_4nc:auto_generated.data[9]
data[1][2] => mux_4nc:auto_generated.data[10]
data[1][3] => mux_4nc:auto_generated.data[11]
data[1][4] => mux_4nc:auto_generated.data[12]
data[1][5] => mux_4nc:auto_generated.data[13]
data[1][6] => mux_4nc:auto_generated.data[14]
data[1][7] => mux_4nc:auto_generated.data[15]
data[2][0] => mux_4nc:auto_generated.data[16]
data[2][1] => mux_4nc:auto_generated.data[17]
data[2][2] => mux_4nc:auto_generated.data[18]
data[2][3] => mux_4nc:auto_generated.data[19]
data[2][4] => mux_4nc:auto_generated.data[20]
data[2][5] => mux_4nc:auto_generated.data[21]
data[2][6] => mux_4nc:auto_generated.data[22]
data[2][7] => mux_4nc:auto_generated.data[23]
data[3][0] => mux_4nc:auto_generated.data[24]
data[3][1] => mux_4nc:auto_generated.data[25]
data[3][2] => mux_4nc:auto_generated.data[26]
data[3][3] => mux_4nc:auto_generated.data[27]
data[3][4] => mux_4nc:auto_generated.data[28]
data[3][5] => mux_4nc:auto_generated.data[29]
data[3][6] => mux_4nc:auto_generated.data[30]
data[3][7] => mux_4nc:auto_generated.data[31]
data[4][0] => mux_4nc:auto_generated.data[32]
data[4][1] => mux_4nc:auto_generated.data[33]
data[4][2] => mux_4nc:auto_generated.data[34]
data[4][3] => mux_4nc:auto_generated.data[35]
data[4][4] => mux_4nc:auto_generated.data[36]
data[4][5] => mux_4nc:auto_generated.data[37]
data[4][6] => mux_4nc:auto_generated.data[38]
data[4][7] => mux_4nc:auto_generated.data[39]
data[5][0] => mux_4nc:auto_generated.data[40]
data[5][1] => mux_4nc:auto_generated.data[41]
data[5][2] => mux_4nc:auto_generated.data[42]
data[5][3] => mux_4nc:auto_generated.data[43]
data[5][4] => mux_4nc:auto_generated.data[44]
data[5][5] => mux_4nc:auto_generated.data[45]
data[5][6] => mux_4nc:auto_generated.data[46]
data[5][7] => mux_4nc:auto_generated.data[47]
data[6][0] => mux_4nc:auto_generated.data[48]
data[6][1] => mux_4nc:auto_generated.data[49]
data[6][2] => mux_4nc:auto_generated.data[50]
data[6][3] => mux_4nc:auto_generated.data[51]
data[6][4] => mux_4nc:auto_generated.data[52]
data[6][5] => mux_4nc:auto_generated.data[53]
data[6][6] => mux_4nc:auto_generated.data[54]
data[6][7] => mux_4nc:auto_generated.data[55]
data[7][0] => mux_4nc:auto_generated.data[56]
data[7][1] => mux_4nc:auto_generated.data[57]
data[7][2] => mux_4nc:auto_generated.data[58]
data[7][3] => mux_4nc:auto_generated.data[59]
data[7][4] => mux_4nc:auto_generated.data[60]
data[7][5] => mux_4nc:auto_generated.data[61]
data[7][6] => mux_4nc:auto_generated.data[62]
data[7][7] => mux_4nc:auto_generated.data[63]
sel[0] => mux_4nc:auto_generated.sel[0]
sel[1] => mux_4nc:auto_generated.sel[1]
sel[2] => mux_4nc:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_4nc:auto_generated.result[0]
result[1] <= mux_4nc:auto_generated.result[1]
result[2] <= mux_4nc:auto_generated.result[2]
result[3] <= mux_4nc:auto_generated.result[3]
result[4] <= mux_4nc:auto_generated.result[4]
result[5] <= mux_4nc:auto_generated.result[5]
result[6] <= mux_4nc:auto_generated.result[6]
result[7] <= mux_4nc:auto_generated.result[7]


|systemB1|IO_PORT:inst5|lpm_mux5:inst8|lpm_mux:lpm_mux_component|mux_4nc:auto_generated
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE


|systemB1|IO_PORT:inst5|lpm_bustri0:inst3
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
enabletr => lpm_bustri:lpm_bustri_component.enabletr
result[0] <= lpm_bustri:lpm_bustri_component.result[0]
result[1] <= lpm_bustri:lpm_bustri_component.result[1]
result[2] <= lpm_bustri:lpm_bustri_component.result[2]
result[3] <= lpm_bustri:lpm_bustri_component.result[3]
result[4] <= lpm_bustri:lpm_bustri_component.result[4]
result[5] <= lpm_bustri:lpm_bustri_component.result[5]
result[6] <= lpm_bustri:lpm_bustri_component.result[6]
result[7] <= lpm_bustri:lpm_bustri_component.result[7]
tridata[0] <= lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <= lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <= lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <= lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <= lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <= lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <= lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <= lpm_bustri:lpm_bustri_component.tridata[7]


|systemB1|IO_PORT:inst5|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component
tridata[0] <= dout[0]
tridata[1] <= dout[1]
tridata[2] <= dout[2]
tridata[3] <= dout[3]
tridata[4] <= dout[4]
tridata[5] <= dout[5]
tridata[6] <= dout[6]
tridata[7] <= dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => din[7].OE
enabletr => din[6].OE
enabletr => din[5].OE
enabletr => din[4].OE
enabletr => din[3].OE
enabletr => din[2].OE
enabletr => din[1].OE
enabletr => din[0].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE


|systemB1|IO_PORT:inst5|lpm_decode0:inst9
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
data[3] => lpm_decode:lpm_decode_component.data[3]
data[4] => lpm_decode:lpm_decode_component.data[4]
data[5] => lpm_decode:lpm_decode_component.data[5]
data[6] => lpm_decode:lpm_decode_component.data[6]
data[7] => lpm_decode:lpm_decode_component.data[7]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]


|systemB1|IO_PORT:inst5|lpm_decode0:inst9|lpm_decode:lpm_decode_component
data[0] => decode_duf:auto_generated.data[0]
data[1] => decode_duf:auto_generated.data[1]
data[2] => decode_duf:auto_generated.data[2]
data[3] => decode_duf:auto_generated.data[3]
data[4] => decode_duf:auto_generated.data[4]
data[5] => decode_duf:auto_generated.data[5]
data[6] => decode_duf:auto_generated.data[6]
data[7] => decode_duf:auto_generated.data[7]
enable => decode_duf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_duf:auto_generated.eq[0]
eq[1] <= decode_duf:auto_generated.eq[1]
eq[2] <= decode_duf:auto_generated.eq[2]
eq[3] <= decode_duf:auto_generated.eq[3]
eq[4] <= decode_duf:auto_generated.eq[4]
eq[5] <= decode_duf:auto_generated.eq[5]
eq[6] <= decode_duf:auto_generated.eq[6]
eq[7] <= decode_duf:auto_generated.eq[7]
eq[8] <= decode_duf:auto_generated.eq[8]
eq[9] <= decode_duf:auto_generated.eq[9]
eq[10] <= decode_duf:auto_generated.eq[10]
eq[11] <= decode_duf:auto_generated.eq[11]
eq[12] <= decode_duf:auto_generated.eq[12]
eq[13] <= decode_duf:auto_generated.eq[13]
eq[14] <= decode_duf:auto_generated.eq[14]
eq[15] <= decode_duf:auto_generated.eq[15]
eq[16] <= decode_duf:auto_generated.eq[16]
eq[17] <= decode_duf:auto_generated.eq[17]
eq[18] <= decode_duf:auto_generated.eq[18]
eq[19] <= decode_duf:auto_generated.eq[19]
eq[20] <= decode_duf:auto_generated.eq[20]
eq[21] <= decode_duf:auto_generated.eq[21]
eq[22] <= decode_duf:auto_generated.eq[22]
eq[23] <= decode_duf:auto_generated.eq[23]
eq[24] <= decode_duf:auto_generated.eq[24]
eq[25] <= decode_duf:auto_generated.eq[25]
eq[26] <= decode_duf:auto_generated.eq[26]
eq[27] <= decode_duf:auto_generated.eq[27]
eq[28] <= decode_duf:auto_generated.eq[28]
eq[29] <= decode_duf:auto_generated.eq[29]
eq[30] <= decode_duf:auto_generated.eq[30]
eq[31] <= decode_duf:auto_generated.eq[31]
eq[32] <= decode_duf:auto_generated.eq[32]
eq[33] <= decode_duf:auto_generated.eq[33]
eq[34] <= decode_duf:auto_generated.eq[34]
eq[35] <= decode_duf:auto_generated.eq[35]
eq[36] <= decode_duf:auto_generated.eq[36]
eq[37] <= decode_duf:auto_generated.eq[37]
eq[38] <= decode_duf:auto_generated.eq[38]
eq[39] <= decode_duf:auto_generated.eq[39]
eq[40] <= decode_duf:auto_generated.eq[40]
eq[41] <= decode_duf:auto_generated.eq[41]
eq[42] <= decode_duf:auto_generated.eq[42]
eq[43] <= decode_duf:auto_generated.eq[43]
eq[44] <= decode_duf:auto_generated.eq[44]
eq[45] <= decode_duf:auto_generated.eq[45]
eq[46] <= decode_duf:auto_generated.eq[46]
eq[47] <= decode_duf:auto_generated.eq[47]
eq[48] <= decode_duf:auto_generated.eq[48]
eq[49] <= decode_duf:auto_generated.eq[49]
eq[50] <= decode_duf:auto_generated.eq[50]
eq[51] <= decode_duf:auto_generated.eq[51]
eq[52] <= decode_duf:auto_generated.eq[52]
eq[53] <= decode_duf:auto_generated.eq[53]
eq[54] <= decode_duf:auto_generated.eq[54]
eq[55] <= decode_duf:auto_generated.eq[55]
eq[56] <= decode_duf:auto_generated.eq[56]
eq[57] <= decode_duf:auto_generated.eq[57]
eq[58] <= decode_duf:auto_generated.eq[58]
eq[59] <= decode_duf:auto_generated.eq[59]
eq[60] <= decode_duf:auto_generated.eq[60]
eq[61] <= decode_duf:auto_generated.eq[61]
eq[62] <= decode_duf:auto_generated.eq[62]
eq[63] <= decode_duf:auto_generated.eq[63]
eq[64] <= decode_duf:auto_generated.eq[64]
eq[65] <= decode_duf:auto_generated.eq[65]
eq[66] <= decode_duf:auto_generated.eq[66]
eq[67] <= decode_duf:auto_generated.eq[67]
eq[68] <= decode_duf:auto_generated.eq[68]
eq[69] <= decode_duf:auto_generated.eq[69]
eq[70] <= decode_duf:auto_generated.eq[70]
eq[71] <= decode_duf:auto_generated.eq[71]
eq[72] <= decode_duf:auto_generated.eq[72]
eq[73] <= decode_duf:auto_generated.eq[73]
eq[74] <= decode_duf:auto_generated.eq[74]
eq[75] <= decode_duf:auto_generated.eq[75]
eq[76] <= decode_duf:auto_generated.eq[76]
eq[77] <= decode_duf:auto_generated.eq[77]
eq[78] <= decode_duf:auto_generated.eq[78]
eq[79] <= decode_duf:auto_generated.eq[79]
eq[80] <= decode_duf:auto_generated.eq[80]
eq[81] <= decode_duf:auto_generated.eq[81]
eq[82] <= decode_duf:auto_generated.eq[82]
eq[83] <= decode_duf:auto_generated.eq[83]
eq[84] <= decode_duf:auto_generated.eq[84]
eq[85] <= decode_duf:auto_generated.eq[85]
eq[86] <= decode_duf:auto_generated.eq[86]
eq[87] <= decode_duf:auto_generated.eq[87]
eq[88] <= decode_duf:auto_generated.eq[88]
eq[89] <= decode_duf:auto_generated.eq[89]
eq[90] <= decode_duf:auto_generated.eq[90]
eq[91] <= decode_duf:auto_generated.eq[91]
eq[92] <= decode_duf:auto_generated.eq[92]
eq[93] <= decode_duf:auto_generated.eq[93]
eq[94] <= decode_duf:auto_generated.eq[94]
eq[95] <= decode_duf:auto_generated.eq[95]
eq[96] <= decode_duf:auto_generated.eq[96]
eq[97] <= decode_duf:auto_generated.eq[97]
eq[98] <= decode_duf:auto_generated.eq[98]
eq[99] <= decode_duf:auto_generated.eq[99]
eq[100] <= decode_duf:auto_generated.eq[100]
eq[101] <= decode_duf:auto_generated.eq[101]
eq[102] <= decode_duf:auto_generated.eq[102]
eq[103] <= decode_duf:auto_generated.eq[103]
eq[104] <= decode_duf:auto_generated.eq[104]
eq[105] <= decode_duf:auto_generated.eq[105]
eq[106] <= decode_duf:auto_generated.eq[106]
eq[107] <= decode_duf:auto_generated.eq[107]
eq[108] <= decode_duf:auto_generated.eq[108]
eq[109] <= decode_duf:auto_generated.eq[109]
eq[110] <= decode_duf:auto_generated.eq[110]
eq[111] <= decode_duf:auto_generated.eq[111]
eq[112] <= decode_duf:auto_generated.eq[112]
eq[113] <= decode_duf:auto_generated.eq[113]
eq[114] <= decode_duf:auto_generated.eq[114]
eq[115] <= decode_duf:auto_generated.eq[115]
eq[116] <= decode_duf:auto_generated.eq[116]
eq[117] <= decode_duf:auto_generated.eq[117]
eq[118] <= decode_duf:auto_generated.eq[118]
eq[119] <= decode_duf:auto_generated.eq[119]
eq[120] <= decode_duf:auto_generated.eq[120]
eq[121] <= decode_duf:auto_generated.eq[121]
eq[122] <= decode_duf:auto_generated.eq[122]
eq[123] <= decode_duf:auto_generated.eq[123]
eq[124] <= decode_duf:auto_generated.eq[124]
eq[125] <= decode_duf:auto_generated.eq[125]
eq[126] <= decode_duf:auto_generated.eq[126]
eq[127] <= decode_duf:auto_generated.eq[127]
eq[128] <= decode_duf:auto_generated.eq[128]
eq[129] <= decode_duf:auto_generated.eq[129]
eq[130] <= decode_duf:auto_generated.eq[130]
eq[131] <= decode_duf:auto_generated.eq[131]
eq[132] <= decode_duf:auto_generated.eq[132]
eq[133] <= decode_duf:auto_generated.eq[133]
eq[134] <= decode_duf:auto_generated.eq[134]
eq[135] <= decode_duf:auto_generated.eq[135]
eq[136] <= decode_duf:auto_generated.eq[136]
eq[137] <= decode_duf:auto_generated.eq[137]
eq[138] <= decode_duf:auto_generated.eq[138]
eq[139] <= decode_duf:auto_generated.eq[139]
eq[140] <= decode_duf:auto_generated.eq[140]
eq[141] <= decode_duf:auto_generated.eq[141]
eq[142] <= decode_duf:auto_generated.eq[142]
eq[143] <= decode_duf:auto_generated.eq[143]
eq[144] <= decode_duf:auto_generated.eq[144]
eq[145] <= decode_duf:auto_generated.eq[145]
eq[146] <= decode_duf:auto_generated.eq[146]
eq[147] <= decode_duf:auto_generated.eq[147]
eq[148] <= decode_duf:auto_generated.eq[148]
eq[149] <= decode_duf:auto_generated.eq[149]
eq[150] <= decode_duf:auto_generated.eq[150]
eq[151] <= decode_duf:auto_generated.eq[151]
eq[152] <= decode_duf:auto_generated.eq[152]
eq[153] <= decode_duf:auto_generated.eq[153]
eq[154] <= decode_duf:auto_generated.eq[154]
eq[155] <= decode_duf:auto_generated.eq[155]
eq[156] <= decode_duf:auto_generated.eq[156]
eq[157] <= decode_duf:auto_generated.eq[157]
eq[158] <= decode_duf:auto_generated.eq[158]
eq[159] <= decode_duf:auto_generated.eq[159]
eq[160] <= decode_duf:auto_generated.eq[160]
eq[161] <= decode_duf:auto_generated.eq[161]
eq[162] <= decode_duf:auto_generated.eq[162]
eq[163] <= decode_duf:auto_generated.eq[163]
eq[164] <= decode_duf:auto_generated.eq[164]
eq[165] <= decode_duf:auto_generated.eq[165]
eq[166] <= decode_duf:auto_generated.eq[166]
eq[167] <= decode_duf:auto_generated.eq[167]
eq[168] <= decode_duf:auto_generated.eq[168]
eq[169] <= decode_duf:auto_generated.eq[169]
eq[170] <= decode_duf:auto_generated.eq[170]
eq[171] <= decode_duf:auto_generated.eq[171]
eq[172] <= decode_duf:auto_generated.eq[172]
eq[173] <= decode_duf:auto_generated.eq[173]
eq[174] <= decode_duf:auto_generated.eq[174]
eq[175] <= decode_duf:auto_generated.eq[175]
eq[176] <= decode_duf:auto_generated.eq[176]
eq[177] <= decode_duf:auto_generated.eq[177]
eq[178] <= decode_duf:auto_generated.eq[178]
eq[179] <= decode_duf:auto_generated.eq[179]
eq[180] <= decode_duf:auto_generated.eq[180]
eq[181] <= decode_duf:auto_generated.eq[181]
eq[182] <= decode_duf:auto_generated.eq[182]
eq[183] <= decode_duf:auto_generated.eq[183]
eq[184] <= decode_duf:auto_generated.eq[184]
eq[185] <= decode_duf:auto_generated.eq[185]
eq[186] <= decode_duf:auto_generated.eq[186]
eq[187] <= decode_duf:auto_generated.eq[187]
eq[188] <= decode_duf:auto_generated.eq[188]
eq[189] <= decode_duf:auto_generated.eq[189]
eq[190] <= decode_duf:auto_generated.eq[190]
eq[191] <= decode_duf:auto_generated.eq[191]
eq[192] <= decode_duf:auto_generated.eq[192]
eq[193] <= decode_duf:auto_generated.eq[193]
eq[194] <= decode_duf:auto_generated.eq[194]
eq[195] <= decode_duf:auto_generated.eq[195]
eq[196] <= decode_duf:auto_generated.eq[196]
eq[197] <= decode_duf:auto_generated.eq[197]
eq[198] <= decode_duf:auto_generated.eq[198]
eq[199] <= decode_duf:auto_generated.eq[199]
eq[200] <= decode_duf:auto_generated.eq[200]
eq[201] <= decode_duf:auto_generated.eq[201]
eq[202] <= decode_duf:auto_generated.eq[202]
eq[203] <= decode_duf:auto_generated.eq[203]
eq[204] <= decode_duf:auto_generated.eq[204]
eq[205] <= decode_duf:auto_generated.eq[205]
eq[206] <= decode_duf:auto_generated.eq[206]
eq[207] <= decode_duf:auto_generated.eq[207]
eq[208] <= decode_duf:auto_generated.eq[208]
eq[209] <= decode_duf:auto_generated.eq[209]
eq[210] <= decode_duf:auto_generated.eq[210]
eq[211] <= decode_duf:auto_generated.eq[211]
eq[212] <= decode_duf:auto_generated.eq[212]
eq[213] <= decode_duf:auto_generated.eq[213]
eq[214] <= decode_duf:auto_generated.eq[214]
eq[215] <= decode_duf:auto_generated.eq[215]
eq[216] <= decode_duf:auto_generated.eq[216]
eq[217] <= decode_duf:auto_generated.eq[217]
eq[218] <= decode_duf:auto_generated.eq[218]
eq[219] <= decode_duf:auto_generated.eq[219]
eq[220] <= decode_duf:auto_generated.eq[220]
eq[221] <= decode_duf:auto_generated.eq[221]
eq[222] <= decode_duf:auto_generated.eq[222]
eq[223] <= decode_duf:auto_generated.eq[223]
eq[224] <= decode_duf:auto_generated.eq[224]
eq[225] <= decode_duf:auto_generated.eq[225]
eq[226] <= decode_duf:auto_generated.eq[226]
eq[227] <= decode_duf:auto_generated.eq[227]
eq[228] <= decode_duf:auto_generated.eq[228]
eq[229] <= decode_duf:auto_generated.eq[229]
eq[230] <= decode_duf:auto_generated.eq[230]
eq[231] <= decode_duf:auto_generated.eq[231]
eq[232] <= decode_duf:auto_generated.eq[232]
eq[233] <= decode_duf:auto_generated.eq[233]
eq[234] <= decode_duf:auto_generated.eq[234]
eq[235] <= decode_duf:auto_generated.eq[235]
eq[236] <= decode_duf:auto_generated.eq[236]
eq[237] <= decode_duf:auto_generated.eq[237]
eq[238] <= decode_duf:auto_generated.eq[238]
eq[239] <= decode_duf:auto_generated.eq[239]
eq[240] <= decode_duf:auto_generated.eq[240]
eq[241] <= decode_duf:auto_generated.eq[241]
eq[242] <= decode_duf:auto_generated.eq[242]
eq[243] <= decode_duf:auto_generated.eq[243]
eq[244] <= decode_duf:auto_generated.eq[244]
eq[245] <= decode_duf:auto_generated.eq[245]
eq[246] <= decode_duf:auto_generated.eq[246]
eq[247] <= decode_duf:auto_generated.eq[247]
eq[248] <= decode_duf:auto_generated.eq[248]
eq[249] <= decode_duf:auto_generated.eq[249]
eq[250] <= decode_duf:auto_generated.eq[250]
eq[251] <= decode_duf:auto_generated.eq[251]
eq[252] <= decode_duf:auto_generated.eq[252]
eq[253] <= decode_duf:auto_generated.eq[253]
eq[254] <= decode_duf:auto_generated.eq[254]
eq[255] <= decode_duf:auto_generated.eq[255]


|systemB1|IO_PORT:inst5|lpm_decode0:inst9|lpm_decode:lpm_decode_component|decode_duf:auto_generated
data[0] => w_anode1577w[1].IN1
data[0] => w_anode1597w[1].IN1
data[0] => w_anode1617w[1].IN1
data[0] => w_anode1637w[1].IN1
data[0] => w_anode1671w[1].IN1
data[0] => w_anode1691w[1].IN1
data[0] => w_anode1711w[1].IN1
data[0] => w_anode1731w[1].IN1
data[0] => w_anode1764w[1].IN1
data[0] => w_anode1784w[1].IN1
data[0] => w_anode1804w[1].IN1
data[0] => w_anode1824w[1].IN1
data[0] => w_anode1857w[1].IN1
data[0] => w_anode1877w[1].IN1
data[0] => w_anode1897w[1].IN1
data[0] => w_anode1917w[1].IN1
data[0] => w_anode1950w[1].IN1
data[0] => w_anode1970w[1].IN1
data[0] => w_anode1990w[1].IN1
data[0] => w_anode2010w[1].IN1
data[0] => w_anode2043w[1].IN1
data[0] => w_anode2063w[1].IN1
data[0] => w_anode2083w[1].IN1
data[0] => w_anode2103w[1].IN1
data[0] => w_anode2136w[1].IN1
data[0] => w_anode2156w[1].IN1
data[0] => w_anode2176w[1].IN1
data[0] => w_anode2196w[1].IN1
data[0] => w_anode2229w[1].IN1
data[0] => w_anode2249w[1].IN1
data[0] => w_anode2269w[1].IN1
data[0] => w_anode2289w[1].IN1
data[0] => w_anode112w[1].IN1
data[0] => w_anode146w[1].IN1
data[0] => w_anode166w[1].IN1
data[0] => w_anode186w[1].IN1
data[0] => w_anode206w[1].IN1
data[0] => w_anode239w[1].IN1
data[0] => w_anode259w[1].IN1
data[0] => w_anode279w[1].IN1
data[0] => w_anode299w[1].IN1
data[0] => w_anode332w[1].IN1
data[0] => w_anode352w[1].IN1
data[0] => w_anode372w[1].IN1
data[0] => w_anode392w[1].IN1
data[0] => w_anode425w[1].IN1
data[0] => w_anode445w[1].IN1
data[0] => w_anode465w[1].IN1
data[0] => w_anode485w[1].IN1
data[0] => w_anode518w[1].IN1
data[0] => w_anode52w[1].IN1
data[0] => w_anode538w[1].IN1
data[0] => w_anode558w[1].IN1
data[0] => w_anode578w[1].IN1
data[0] => w_anode611w[1].IN1
data[0] => w_anode631w[1].IN1
data[0] => w_anode651w[1].IN1
data[0] => w_anode671w[1].IN1
data[0] => w_anode704w[1].IN1
data[0] => w_anode724w[1].IN1
data[0] => w_anode72w[1].IN1
data[0] => w_anode744w[1].IN1
data[0] => w_anode764w[1].IN1
data[0] => w_anode92w[1].IN1
data[0] => w_anode2339w[1].IN1
data[0] => w_anode2359w[1].IN1
data[0] => w_anode2379w[1].IN1
data[0] => w_anode2399w[1].IN1
data[0] => w_anode2433w[1].IN1
data[0] => w_anode2453w[1].IN1
data[0] => w_anode2473w[1].IN1
data[0] => w_anode2493w[1].IN1
data[0] => w_anode2526w[1].IN1
data[0] => w_anode2546w[1].IN1
data[0] => w_anode2566w[1].IN1
data[0] => w_anode2586w[1].IN1
data[0] => w_anode2619w[1].IN1
data[0] => w_anode2639w[1].IN1
data[0] => w_anode2659w[1].IN1
data[0] => w_anode2679w[1].IN1
data[0] => w_anode2712w[1].IN1
data[0] => w_anode2732w[1].IN1
data[0] => w_anode2752w[1].IN1
data[0] => w_anode2772w[1].IN1
data[0] => w_anode2805w[1].IN1
data[0] => w_anode2825w[1].IN1
data[0] => w_anode2845w[1].IN1
data[0] => w_anode2865w[1].IN1
data[0] => w_anode2898w[1].IN1
data[0] => w_anode2918w[1].IN1
data[0] => w_anode2938w[1].IN1
data[0] => w_anode2958w[1].IN1
data[0] => w_anode2991w[1].IN1
data[0] => w_anode3011w[1].IN1
data[0] => w_anode3031w[1].IN1
data[0] => w_anode3051w[1].IN1
data[0] => w_anode1002w[1].IN1
data[0] => w_anode1022w[1].IN1
data[0] => w_anode1042w[1].IN1
data[0] => w_anode1062w[1].IN1
data[0] => w_anode1095w[1].IN1
data[0] => w_anode1115w[1].IN1
data[0] => w_anode1135w[1].IN1
data[0] => w_anode1155w[1].IN1
data[0] => w_anode1188w[1].IN1
data[0] => w_anode1208w[1].IN1
data[0] => w_anode1228w[1].IN1
data[0] => w_anode1248w[1].IN1
data[0] => w_anode1281w[1].IN1
data[0] => w_anode1301w[1].IN1
data[0] => w_anode1321w[1].IN1
data[0] => w_anode1341w[1].IN1
data[0] => w_anode1374w[1].IN1
data[0] => w_anode1394w[1].IN1
data[0] => w_anode1414w[1].IN1
data[0] => w_anode1434w[1].IN1
data[0] => w_anode1467w[1].IN1
data[0] => w_anode1487w[1].IN1
data[0] => w_anode1507w[1].IN1
data[0] => w_anode1527w[1].IN1
data[0] => w_anode815w[1].IN1
data[0] => w_anode835w[1].IN1
data[0] => w_anode855w[1].IN1
data[0] => w_anode875w[1].IN1
data[0] => w_anode909w[1].IN1
data[0] => w_anode929w[1].IN1
data[0] => w_anode949w[1].IN1
data[0] => w_anode969w[1].IN1
data[1] => w_anode1587w[2].IN1
data[1] => w_anode1597w[2].IN1
data[1] => w_anode1627w[2].IN1
data[1] => w_anode1637w[2].IN1
data[1] => w_anode1681w[2].IN1
data[1] => w_anode1691w[2].IN1
data[1] => w_anode1721w[2].IN1
data[1] => w_anode1731w[2].IN1
data[1] => w_anode1774w[2].IN1
data[1] => w_anode1784w[2].IN1
data[1] => w_anode1814w[2].IN1
data[1] => w_anode1824w[2].IN1
data[1] => w_anode1867w[2].IN1
data[1] => w_anode1877w[2].IN1
data[1] => w_anode1907w[2].IN1
data[1] => w_anode1917w[2].IN1
data[1] => w_anode1960w[2].IN1
data[1] => w_anode1970w[2].IN1
data[1] => w_anode2000w[2].IN1
data[1] => w_anode2010w[2].IN1
data[1] => w_anode2053w[2].IN1
data[1] => w_anode2063w[2].IN1
data[1] => w_anode2093w[2].IN1
data[1] => w_anode2103w[2].IN1
data[1] => w_anode2146w[2].IN1
data[1] => w_anode2156w[2].IN1
data[1] => w_anode2186w[2].IN1
data[1] => w_anode2196w[2].IN1
data[1] => w_anode2239w[2].IN1
data[1] => w_anode2249w[2].IN1
data[1] => w_anode2279w[2].IN1
data[1] => w_anode2289w[2].IN1
data[1] => w_anode102w[2].IN1
data[1] => w_anode112w[2].IN1
data[1] => w_anode156w[2].IN1
data[1] => w_anode166w[2].IN1
data[1] => w_anode196w[2].IN1
data[1] => w_anode206w[2].IN1
data[1] => w_anode249w[2].IN1
data[1] => w_anode259w[2].IN1
data[1] => w_anode289w[2].IN1
data[1] => w_anode299w[2].IN1
data[1] => w_anode342w[2].IN1
data[1] => w_anode352w[2].IN1
data[1] => w_anode382w[2].IN1
data[1] => w_anode392w[2].IN1
data[1] => w_anode435w[2].IN1
data[1] => w_anode445w[2].IN1
data[1] => w_anode475w[2].IN1
data[1] => w_anode485w[2].IN1
data[1] => w_anode528w[2].IN1
data[1] => w_anode538w[2].IN1
data[1] => w_anode568w[2].IN1
data[1] => w_anode578w[2].IN1
data[1] => w_anode621w[2].IN1
data[1] => w_anode62w[2].IN1
data[1] => w_anode631w[2].IN1
data[1] => w_anode661w[2].IN1
data[1] => w_anode671w[2].IN1
data[1] => w_anode714w[2].IN1
data[1] => w_anode724w[2].IN1
data[1] => w_anode72w[2].IN1
data[1] => w_anode754w[2].IN1
data[1] => w_anode764w[2].IN1
data[1] => w_anode2349w[2].IN1
data[1] => w_anode2359w[2].IN1
data[1] => w_anode2389w[2].IN1
data[1] => w_anode2399w[2].IN1
data[1] => w_anode2443w[2].IN1
data[1] => w_anode2453w[2].IN1
data[1] => w_anode2483w[2].IN1
data[1] => w_anode2493w[2].IN1
data[1] => w_anode2536w[2].IN1
data[1] => w_anode2546w[2].IN1
data[1] => w_anode2576w[2].IN1
data[1] => w_anode2586w[2].IN1
data[1] => w_anode2629w[2].IN1
data[1] => w_anode2639w[2].IN1
data[1] => w_anode2669w[2].IN1
data[1] => w_anode2679w[2].IN1
data[1] => w_anode2722w[2].IN1
data[1] => w_anode2732w[2].IN1
data[1] => w_anode2762w[2].IN1
data[1] => w_anode2772w[2].IN1
data[1] => w_anode2815w[2].IN1
data[1] => w_anode2825w[2].IN1
data[1] => w_anode2855w[2].IN1
data[1] => w_anode2865w[2].IN1
data[1] => w_anode2908w[2].IN1
data[1] => w_anode2918w[2].IN1
data[1] => w_anode2948w[2].IN1
data[1] => w_anode2958w[2].IN1
data[1] => w_anode3001w[2].IN1
data[1] => w_anode3011w[2].IN1
data[1] => w_anode3041w[2].IN1
data[1] => w_anode3051w[2].IN1
data[1] => w_anode1012w[2].IN1
data[1] => w_anode1022w[2].IN1
data[1] => w_anode1052w[2].IN1
data[1] => w_anode1062w[2].IN1
data[1] => w_anode1105w[2].IN1
data[1] => w_anode1115w[2].IN1
data[1] => w_anode1145w[2].IN1
data[1] => w_anode1155w[2].IN1
data[1] => w_anode1198w[2].IN1
data[1] => w_anode1208w[2].IN1
data[1] => w_anode1238w[2].IN1
data[1] => w_anode1248w[2].IN1
data[1] => w_anode1291w[2].IN1
data[1] => w_anode1301w[2].IN1
data[1] => w_anode1331w[2].IN1
data[1] => w_anode1341w[2].IN1
data[1] => w_anode1384w[2].IN1
data[1] => w_anode1394w[2].IN1
data[1] => w_anode1424w[2].IN1
data[1] => w_anode1434w[2].IN1
data[1] => w_anode1477w[2].IN1
data[1] => w_anode1487w[2].IN1
data[1] => w_anode1517w[2].IN1
data[1] => w_anode1527w[2].IN1
data[1] => w_anode825w[2].IN1
data[1] => w_anode835w[2].IN1
data[1] => w_anode865w[2].IN1
data[1] => w_anode875w[2].IN1
data[1] => w_anode919w[2].IN1
data[1] => w_anode929w[2].IN1
data[1] => w_anode959w[2].IN1
data[1] => w_anode969w[2].IN1
data[2] => w_anode1607w[3].IN1
data[2] => w_anode1617w[3].IN1
data[2] => w_anode1627w[3].IN1
data[2] => w_anode1637w[3].IN1
data[2] => w_anode1701w[3].IN1
data[2] => w_anode1711w[3].IN1
data[2] => w_anode1721w[3].IN1
data[2] => w_anode1731w[3].IN1
data[2] => w_anode1794w[3].IN1
data[2] => w_anode1804w[3].IN1
data[2] => w_anode1814w[3].IN1
data[2] => w_anode1824w[3].IN1
data[2] => w_anode1887w[3].IN1
data[2] => w_anode1897w[3].IN1
data[2] => w_anode1907w[3].IN1
data[2] => w_anode1917w[3].IN1
data[2] => w_anode1980w[3].IN1
data[2] => w_anode1990w[3].IN1
data[2] => w_anode2000w[3].IN1
data[2] => w_anode2010w[3].IN1
data[2] => w_anode2073w[3].IN1
data[2] => w_anode2083w[3].IN1
data[2] => w_anode2093w[3].IN1
data[2] => w_anode2103w[3].IN1
data[2] => w_anode2166w[3].IN1
data[2] => w_anode2176w[3].IN1
data[2] => w_anode2186w[3].IN1
data[2] => w_anode2196w[3].IN1
data[2] => w_anode2259w[3].IN1
data[2] => w_anode2269w[3].IN1
data[2] => w_anode2279w[3].IN1
data[2] => w_anode2289w[3].IN1
data[2] => w_anode102w[3].IN1
data[2] => w_anode112w[3].IN1
data[2] => w_anode176w[3].IN1
data[2] => w_anode186w[3].IN1
data[2] => w_anode196w[3].IN1
data[2] => w_anode206w[3].IN1
data[2] => w_anode269w[3].IN1
data[2] => w_anode279w[3].IN1
data[2] => w_anode289w[3].IN1
data[2] => w_anode299w[3].IN1
data[2] => w_anode362w[3].IN1
data[2] => w_anode372w[3].IN1
data[2] => w_anode382w[3].IN1
data[2] => w_anode392w[3].IN1
data[2] => w_anode455w[3].IN1
data[2] => w_anode465w[3].IN1
data[2] => w_anode475w[3].IN1
data[2] => w_anode485w[3].IN1
data[2] => w_anode548w[3].IN1
data[2] => w_anode558w[3].IN1
data[2] => w_anode568w[3].IN1
data[2] => w_anode578w[3].IN1
data[2] => w_anode641w[3].IN1
data[2] => w_anode651w[3].IN1
data[2] => w_anode661w[3].IN1
data[2] => w_anode671w[3].IN1
data[2] => w_anode734w[3].IN1
data[2] => w_anode744w[3].IN1
data[2] => w_anode754w[3].IN1
data[2] => w_anode764w[3].IN1
data[2] => w_anode82w[3].IN1
data[2] => w_anode92w[3].IN1
data[2] => w_anode2369w[3].IN1
data[2] => w_anode2379w[3].IN1
data[2] => w_anode2389w[3].IN1
data[2] => w_anode2399w[3].IN1
data[2] => w_anode2463w[3].IN1
data[2] => w_anode2473w[3].IN1
data[2] => w_anode2483w[3].IN1
data[2] => w_anode2493w[3].IN1
data[2] => w_anode2556w[3].IN1
data[2] => w_anode2566w[3].IN1
data[2] => w_anode2576w[3].IN1
data[2] => w_anode2586w[3].IN1
data[2] => w_anode2649w[3].IN1
data[2] => w_anode2659w[3].IN1
data[2] => w_anode2669w[3].IN1
data[2] => w_anode2679w[3].IN1
data[2] => w_anode2742w[3].IN1
data[2] => w_anode2752w[3].IN1
data[2] => w_anode2762w[3].IN1
data[2] => w_anode2772w[3].IN1
data[2] => w_anode2835w[3].IN1
data[2] => w_anode2845w[3].IN1
data[2] => w_anode2855w[3].IN1
data[2] => w_anode2865w[3].IN1
data[2] => w_anode2928w[3].IN1
data[2] => w_anode2938w[3].IN1
data[2] => w_anode2948w[3].IN1
data[2] => w_anode2958w[3].IN1
data[2] => w_anode3021w[3].IN1
data[2] => w_anode3031w[3].IN1
data[2] => w_anode3041w[3].IN1
data[2] => w_anode3051w[3].IN1
data[2] => w_anode1032w[3].IN1
data[2] => w_anode1042w[3].IN1
data[2] => w_anode1052w[3].IN1
data[2] => w_anode1062w[3].IN1
data[2] => w_anode1125w[3].IN1
data[2] => w_anode1135w[3].IN1
data[2] => w_anode1145w[3].IN1
data[2] => w_anode1155w[3].IN1
data[2] => w_anode1218w[3].IN1
data[2] => w_anode1228w[3].IN1
data[2] => w_anode1238w[3].IN1
data[2] => w_anode1248w[3].IN1
data[2] => w_anode1311w[3].IN1
data[2] => w_anode1321w[3].IN1
data[2] => w_anode1331w[3].IN1
data[2] => w_anode1341w[3].IN1
data[2] => w_anode1404w[3].IN1
data[2] => w_anode1414w[3].IN1
data[2] => w_anode1424w[3].IN1
data[2] => w_anode1434w[3].IN1
data[2] => w_anode1497w[3].IN1
data[2] => w_anode1507w[3].IN1
data[2] => w_anode1517w[3].IN1
data[2] => w_anode1527w[3].IN1
data[2] => w_anode845w[3].IN1
data[2] => w_anode855w[3].IN1
data[2] => w_anode865w[3].IN1
data[2] => w_anode875w[3].IN1
data[2] => w_anode939w[3].IN1
data[2] => w_anode949w[3].IN1
data[2] => w_anode959w[3].IN1
data[2] => w_anode969w[3].IN1
data[3] => w_anode1073w[1].IN1
data[3] => w_anode124w[1].IN1
data[3] => w_anode1259w[1].IN1
data[3] => w_anode1445w[1].IN1
data[3] => w_anode1649w[1].IN1
data[3] => w_anode1835w[1].IN1
data[3] => w_anode2021w[1].IN1
data[3] => w_anode2207w[1].IN1
data[3] => w_anode2411w[1].IN1
data[3] => w_anode2597w[1].IN1
data[3] => w_anode2783w[1].IN1
data[3] => w_anode2969w[1].IN1
data[3] => w_anode310w[1].IN1
data[3] => w_anode496w[1].IN1
data[3] => w_anode682w[1].IN1
data[3] => w_anode887w[1].IN1
data[4] => w_anode1073w[2].IN1
data[4] => w_anode1352w[2].IN1
data[4] => w_anode1445w[2].IN1
data[4] => w_anode1742w[2].IN1
data[4] => w_anode1835w[2].IN1
data[4] => w_anode2114w[2].IN1
data[4] => w_anode217w[2].IN1
data[4] => w_anode2207w[2].IN1
data[4] => w_anode2504w[2].IN1
data[4] => w_anode2597w[2].IN1
data[4] => w_anode2876w[2].IN1
data[4] => w_anode2969w[2].IN1
data[4] => w_anode310w[2].IN1
data[4] => w_anode589w[2].IN1
data[4] => w_anode682w[2].IN1
data[4] => w_anode980w[2].IN1
data[5] => w_anode1166w[3].IN1
data[5] => w_anode1259w[3].IN1
data[5] => w_anode1352w[3].IN1
data[5] => w_anode1445w[3].IN1
data[5] => w_anode1928w[3].IN1
data[5] => w_anode2021w[3].IN1
data[5] => w_anode2114w[3].IN1
data[5] => w_anode2207w[3].IN1
data[5] => w_anode2690w[3].IN1
data[5] => w_anode2783w[3].IN1
data[5] => w_anode2876w[3].IN1
data[5] => w_anode2969w[3].IN1
data[5] => w_anode403w[3].IN1
data[5] => w_anode496w[3].IN1
data[5] => w_anode589w[3].IN1
data[5] => w_anode682w[3].IN1
data[6] => w_anode2301w[1].IN1
data[6] => w_anode777w[1].IN1
data[7] => w_anode1539w[2].IN1
data[7] => w_anode2301w[2].IN1
enable => w_anode1539w[1].IN0
enable => w_anode2301w[1].IN0
enable => w_anode3w[1].IN0
enable => w_anode777w[1].IN0
eq[0] <= w_anode35w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode52w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode62w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode72w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode82w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode92w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode102w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode112w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode135w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode146w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode156w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode166w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode176w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode186w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode196w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode206w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode228w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode239w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode249w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode259w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode269w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode279w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode289w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode299w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode321w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode332w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode342w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode352w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode362w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode372w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode382w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode392w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode414w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode425w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode435w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[35] <= w_anode445w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[36] <= w_anode455w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[37] <= w_anode465w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[38] <= w_anode475w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[39] <= w_anode485w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[40] <= w_anode507w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[41] <= w_anode518w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[42] <= w_anode528w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[43] <= w_anode538w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[44] <= w_anode548w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[45] <= w_anode558w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[46] <= w_anode568w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[47] <= w_anode578w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[48] <= w_anode600w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[49] <= w_anode611w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[50] <= w_anode621w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[51] <= w_anode631w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[52] <= w_anode641w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[53] <= w_anode651w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[54] <= w_anode661w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[55] <= w_anode671w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[56] <= w_anode693w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[57] <= w_anode704w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[58] <= w_anode714w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[59] <= w_anode724w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[60] <= w_anode734w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[61] <= w_anode744w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[62] <= w_anode754w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[63] <= w_anode764w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[64] <= w_anode798w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[65] <= w_anode815w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[66] <= w_anode825w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[67] <= w_anode835w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[68] <= w_anode845w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[69] <= w_anode855w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[70] <= w_anode865w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[71] <= w_anode875w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[72] <= w_anode898w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[73] <= w_anode909w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[74] <= w_anode919w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[75] <= w_anode929w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[76] <= w_anode939w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[77] <= w_anode949w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[78] <= w_anode959w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[79] <= w_anode969w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[80] <= w_anode991w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[81] <= w_anode1002w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[82] <= w_anode1012w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[83] <= w_anode1022w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[84] <= w_anode1032w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[85] <= w_anode1042w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[86] <= w_anode1052w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[87] <= w_anode1062w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[88] <= w_anode1084w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[89] <= w_anode1095w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[90] <= w_anode1105w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[91] <= w_anode1115w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[92] <= w_anode1125w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[93] <= w_anode1135w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[94] <= w_anode1145w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[95] <= w_anode1155w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[96] <= w_anode1177w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[97] <= w_anode1188w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[98] <= w_anode1198w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[99] <= w_anode1208w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[100] <= w_anode1218w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[101] <= w_anode1228w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[102] <= w_anode1238w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[103] <= w_anode1248w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[104] <= w_anode1270w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[105] <= w_anode1281w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[106] <= w_anode1291w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[107] <= w_anode1301w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[108] <= w_anode1311w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[109] <= w_anode1321w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[110] <= w_anode1331w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[111] <= w_anode1341w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[112] <= w_anode1363w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[113] <= w_anode1374w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[114] <= w_anode1384w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[115] <= w_anode1394w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[116] <= w_anode1404w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[117] <= w_anode1414w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[118] <= w_anode1424w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[119] <= w_anode1434w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[120] <= w_anode1456w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[121] <= w_anode1467w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[122] <= w_anode1477w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[123] <= w_anode1487w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[124] <= w_anode1497w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[125] <= w_anode1507w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[126] <= w_anode1517w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[127] <= w_anode1527w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[128] <= w_anode1560w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[129] <= w_anode1577w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[130] <= w_anode1587w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[131] <= w_anode1597w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[132] <= w_anode1607w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[133] <= w_anode1617w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[134] <= w_anode1627w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[135] <= w_anode1637w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[136] <= w_anode1660w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[137] <= w_anode1671w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[138] <= w_anode1681w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[139] <= w_anode1691w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[140] <= w_anode1701w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[141] <= w_anode1711w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[142] <= w_anode1721w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[143] <= w_anode1731w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[144] <= w_anode1753w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[145] <= w_anode1764w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[146] <= w_anode1774w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[147] <= w_anode1784w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[148] <= w_anode1794w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[149] <= w_anode1804w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[150] <= w_anode1814w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[151] <= w_anode1824w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[152] <= w_anode1846w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[153] <= w_anode1857w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[154] <= w_anode1867w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[155] <= w_anode1877w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[156] <= w_anode1887w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[157] <= w_anode1897w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[158] <= w_anode1907w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[159] <= w_anode1917w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[160] <= w_anode1939w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[161] <= w_anode1950w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[162] <= w_anode1960w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[163] <= w_anode1970w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[164] <= w_anode1980w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[165] <= w_anode1990w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[166] <= w_anode2000w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[167] <= w_anode2010w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[168] <= w_anode2032w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[169] <= w_anode2043w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[170] <= w_anode2053w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[171] <= w_anode2063w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[172] <= w_anode2073w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[173] <= w_anode2083w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[174] <= w_anode2093w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[175] <= w_anode2103w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[176] <= w_anode2125w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[177] <= w_anode2136w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[178] <= w_anode2146w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[179] <= w_anode2156w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[180] <= w_anode2166w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[181] <= w_anode2176w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[182] <= w_anode2186w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[183] <= w_anode2196w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[184] <= w_anode2218w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[185] <= w_anode2229w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[186] <= w_anode2239w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[187] <= w_anode2249w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[188] <= w_anode2259w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[189] <= w_anode2269w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[190] <= w_anode2279w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[191] <= w_anode2289w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[192] <= w_anode2322w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[193] <= w_anode2339w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[194] <= w_anode2349w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[195] <= w_anode2359w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[196] <= w_anode2369w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[197] <= w_anode2379w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[198] <= w_anode2389w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[199] <= w_anode2399w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[200] <= w_anode2422w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[201] <= w_anode2433w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[202] <= w_anode2443w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[203] <= w_anode2453w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[204] <= w_anode2463w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[205] <= w_anode2473w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[206] <= w_anode2483w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[207] <= w_anode2493w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[208] <= w_anode2515w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[209] <= w_anode2526w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[210] <= w_anode2536w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[211] <= w_anode2546w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[212] <= w_anode2556w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[213] <= w_anode2566w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[214] <= w_anode2576w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[215] <= w_anode2586w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[216] <= w_anode2608w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[217] <= w_anode2619w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[218] <= w_anode2629w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[219] <= w_anode2639w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[220] <= w_anode2649w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[221] <= w_anode2659w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[222] <= w_anode2669w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[223] <= w_anode2679w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[224] <= w_anode2701w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[225] <= w_anode2712w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[226] <= w_anode2722w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[227] <= w_anode2732w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[228] <= w_anode2742w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[229] <= w_anode2752w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[230] <= w_anode2762w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[231] <= w_anode2772w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[232] <= w_anode2794w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[233] <= w_anode2805w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[234] <= w_anode2815w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[235] <= w_anode2825w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[236] <= w_anode2835w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[237] <= w_anode2845w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[238] <= w_anode2855w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[239] <= w_anode2865w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[240] <= w_anode2887w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[241] <= w_anode2898w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[242] <= w_anode2908w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[243] <= w_anode2918w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[244] <= w_anode2928w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[245] <= w_anode2938w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[246] <= w_anode2948w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[247] <= w_anode2958w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[248] <= w_anode2980w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[249] <= w_anode2991w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[250] <= w_anode3001w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[251] <= w_anode3011w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[252] <= w_anode3021w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[253] <= w_anode3031w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[254] <= w_anode3041w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[255] <= w_anode3051w[3].DB_MAX_OUTPUT_PORT_TYPE


|systemB1|IO_PORT:inst5|lpm_bustri0:inst
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
enabletr => lpm_bustri:lpm_bustri_component.enabletr
result[0] <= lpm_bustri:lpm_bustri_component.result[0]
result[1] <= lpm_bustri:lpm_bustri_component.result[1]
result[2] <= lpm_bustri:lpm_bustri_component.result[2]
result[3] <= lpm_bustri:lpm_bustri_component.result[3]
result[4] <= lpm_bustri:lpm_bustri_component.result[4]
result[5] <= lpm_bustri:lpm_bustri_component.result[5]
result[6] <= lpm_bustri:lpm_bustri_component.result[6]
result[7] <= lpm_bustri:lpm_bustri_component.result[7]
tridata[0] <= lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <= lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <= lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <= lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <= lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <= lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <= lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <= lpm_bustri:lpm_bustri_component.tridata[7]


|systemB1|IO_PORT:inst5|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component
tridata[0] <= dout[0]
tridata[1] <= dout[1]
tridata[2] <= dout[2]
tridata[3] <= dout[3]
tridata[4] <= dout[4]
tridata[5] <= dout[5]
tridata[6] <= dout[6]
tridata[7] <= dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => din[7].OE
enabletr => din[6].OE
enabletr => din[5].OE
enabletr => din[4].OE
enabletr => din[3].OE
enabletr => din[2].OE
enabletr => din[1].OE
enabletr => din[0].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE


|systemB1|IO_PORT:inst5|lpm_bustri0:inst2
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
enabletr => lpm_bustri:lpm_bustri_component.enabletr
result[0] <= lpm_bustri:lpm_bustri_component.result[0]
result[1] <= lpm_bustri:lpm_bustri_component.result[1]
result[2] <= lpm_bustri:lpm_bustri_component.result[2]
result[3] <= lpm_bustri:lpm_bustri_component.result[3]
result[4] <= lpm_bustri:lpm_bustri_component.result[4]
result[5] <= lpm_bustri:lpm_bustri_component.result[5]
result[6] <= lpm_bustri:lpm_bustri_component.result[6]
result[7] <= lpm_bustri:lpm_bustri_component.result[7]
tridata[0] <= lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <= lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <= lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <= lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <= lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <= lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <= lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <= lpm_bustri:lpm_bustri_component.tridata[7]


|systemB1|IO_PORT:inst5|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component
tridata[0] <= dout[0]
tridata[1] <= dout[1]
tridata[2] <= dout[2]
tridata[3] <= dout[3]
tridata[4] <= dout[4]
tridata[5] <= dout[5]
tridata[6] <= dout[6]
tridata[7] <= dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => din[7].OE
enabletr => din[6].OE
enabletr => din[5].OE
enabletr => din[4].OE
enabletr => din[3].OE
enabletr => din[2].OE
enabletr => din[1].OE
enabletr => din[0].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE


|systemB1|IO_PORT:inst5|lpm_bustri0:inst1
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
enabletr => lpm_bustri:lpm_bustri_component.enabletr
result[0] <= lpm_bustri:lpm_bustri_component.result[0]
result[1] <= lpm_bustri:lpm_bustri_component.result[1]
result[2] <= lpm_bustri:lpm_bustri_component.result[2]
result[3] <= lpm_bustri:lpm_bustri_component.result[3]
result[4] <= lpm_bustri:lpm_bustri_component.result[4]
result[5] <= lpm_bustri:lpm_bustri_component.result[5]
result[6] <= lpm_bustri:lpm_bustri_component.result[6]
result[7] <= lpm_bustri:lpm_bustri_component.result[7]
tridata[0] <= lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <= lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <= lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <= lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <= lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <= lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <= lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <= lpm_bustri:lpm_bustri_component.tridata[7]


|systemB1|IO_PORT:inst5|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component
tridata[0] <= dout[0]
tridata[1] <= dout[1]
tridata[2] <= dout[2]
tridata[3] <= dout[3]
tridata[4] <= dout[4]
tridata[5] <= dout[5]
tridata[6] <= dout[6]
tridata[7] <= dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => din[7].OE
enabletr => din[6].OE
enabletr => din[5].OE
enabletr => din[4].OE
enabletr => din[3].OE
enabletr => din[2].OE
enabletr => din[1].OE
enabletr => din[0].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE


|systemB1|IO_PORT:inst5|lpm_bustri0:inst4
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
enabletr => lpm_bustri:lpm_bustri_component.enabletr
result[0] <= lpm_bustri:lpm_bustri_component.result[0]
result[1] <= lpm_bustri:lpm_bustri_component.result[1]
result[2] <= lpm_bustri:lpm_bustri_component.result[2]
result[3] <= lpm_bustri:lpm_bustri_component.result[3]
result[4] <= lpm_bustri:lpm_bustri_component.result[4]
result[5] <= lpm_bustri:lpm_bustri_component.result[5]
result[6] <= lpm_bustri:lpm_bustri_component.result[6]
result[7] <= lpm_bustri:lpm_bustri_component.result[7]
tridata[0] <= lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <= lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <= lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <= lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <= lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <= lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <= lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <= lpm_bustri:lpm_bustri_component.tridata[7]


|systemB1|IO_PORT:inst5|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component
tridata[0] <= dout[0]
tridata[1] <= dout[1]
tridata[2] <= dout[2]
tridata[3] <= dout[3]
tridata[4] <= dout[4]
tridata[5] <= dout[5]
tridata[6] <= dout[6]
tridata[7] <= dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => din[7].OE
enabletr => din[6].OE
enabletr => din[5].OE
enabletr => din[4].OE
enabletr => din[3].OE
enabletr => din[2].OE
enabletr => din[1].OE
enabletr => din[0].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE


|systemB1|IO_PORT:inst5|lpm_bustri0:inst5
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
enabletr => lpm_bustri:lpm_bustri_component.enabletr
result[0] <= lpm_bustri:lpm_bustri_component.result[0]
result[1] <= lpm_bustri:lpm_bustri_component.result[1]
result[2] <= lpm_bustri:lpm_bustri_component.result[2]
result[3] <= lpm_bustri:lpm_bustri_component.result[3]
result[4] <= lpm_bustri:lpm_bustri_component.result[4]
result[5] <= lpm_bustri:lpm_bustri_component.result[5]
result[6] <= lpm_bustri:lpm_bustri_component.result[6]
result[7] <= lpm_bustri:lpm_bustri_component.result[7]
tridata[0] <= lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <= lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <= lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <= lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <= lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <= lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <= lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <= lpm_bustri:lpm_bustri_component.tridata[7]


|systemB1|IO_PORT:inst5|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component
tridata[0] <= dout[0]
tridata[1] <= dout[1]
tridata[2] <= dout[2]
tridata[3] <= dout[3]
tridata[4] <= dout[4]
tridata[5] <= dout[5]
tridata[6] <= dout[6]
tridata[7] <= dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => din[7].OE
enabletr => din[6].OE
enabletr => din[5].OE
enabletr => din[4].OE
enabletr => din[3].OE
enabletr => din[2].OE
enabletr => din[1].OE
enabletr => din[0].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE


|systemB1|IO_PORT:inst5|lpm_bustri0:inst6
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
enabletr => lpm_bustri:lpm_bustri_component.enabletr
result[0] <= lpm_bustri:lpm_bustri_component.result[0]
result[1] <= lpm_bustri:lpm_bustri_component.result[1]
result[2] <= lpm_bustri:lpm_bustri_component.result[2]
result[3] <= lpm_bustri:lpm_bustri_component.result[3]
result[4] <= lpm_bustri:lpm_bustri_component.result[4]
result[5] <= lpm_bustri:lpm_bustri_component.result[5]
result[6] <= lpm_bustri:lpm_bustri_component.result[6]
result[7] <= lpm_bustri:lpm_bustri_component.result[7]
tridata[0] <= lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <= lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <= lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <= lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <= lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <= lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <= lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <= lpm_bustri:lpm_bustri_component.tridata[7]


|systemB1|IO_PORT:inst5|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component
tridata[0] <= dout[0]
tridata[1] <= dout[1]
tridata[2] <= dout[2]
tridata[3] <= dout[3]
tridata[4] <= dout[4]
tridata[5] <= dout[5]
tridata[6] <= dout[6]
tridata[7] <= dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => din[7].OE
enabletr => din[6].OE
enabletr => din[5].OE
enabletr => din[4].OE
enabletr => din[3].OE
enabletr => din[2].OE
enabletr => din[1].OE
enabletr => din[0].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE


|systemB1|IO_PORT:inst5|lpm_bustri0:inst7
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
enabletr => lpm_bustri:lpm_bustri_component.enabletr
result[0] <= lpm_bustri:lpm_bustri_component.result[0]
result[1] <= lpm_bustri:lpm_bustri_component.result[1]
result[2] <= lpm_bustri:lpm_bustri_component.result[2]
result[3] <= lpm_bustri:lpm_bustri_component.result[3]
result[4] <= lpm_bustri:lpm_bustri_component.result[4]
result[5] <= lpm_bustri:lpm_bustri_component.result[5]
result[6] <= lpm_bustri:lpm_bustri_component.result[6]
result[7] <= lpm_bustri:lpm_bustri_component.result[7]
tridata[0] <= lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <= lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <= lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <= lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <= lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <= lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <= lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <= lpm_bustri:lpm_bustri_component.tridata[7]


|systemB1|IO_PORT:inst5|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component
tridata[0] <= dout[0]
tridata[1] <= dout[1]
tridata[2] <= dout[2]
tridata[3] <= dout[3]
tridata[4] <= dout[4]
tridata[5] <= dout[5]
tridata[6] <= dout[6]
tridata[7] <= dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => din[7].OE
enabletr => din[6].OE
enabletr => din[5].OE
enabletr => din[4].OE
enabletr => din[3].OE
enabletr => din[2].OE
enabletr => din[1].OE
enabletr => din[0].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE


|systemB1|ctrlunit:inst
OP[0] => Equal0.IN0
OP[0] => Equal1.IN0
OP[0] => Equal2.IN1
OP[0] => Equal3.IN0
OP[0] => Equal4.IN2
OP[0] => Equal5.IN0
OP[0] => Equal6.IN1
OP[0] => Equal7.IN0
OP[0] => Equal8.IN1
OP[0] => Equal9.IN0
OP[0] => Equal10.IN2
OP[0] => Equal11.IN0
OP[0] => Equal12.IN2
OP[0] => Equal13.IN0
OP[0] => Equal14.IN3
OP[1] => Equal0.IN1
OP[1] => Equal1.IN1
OP[1] => Equal2.IN0
OP[1] => Equal3.IN1
OP[1] => Equal4.IN0
OP[1] => Equal5.IN2
OP[1] => Equal6.IN2
OP[1] => Equal7.IN1
OP[1] => Equal8.IN2
OP[1] => Equal9.IN2
OP[1] => Equal10.IN0
OP[1] => Equal11.IN1
OP[1] => Equal12.IN3
OP[1] => Equal13.IN3
OP[1] => Equal14.IN0
OP[2] => Equal0.IN2
OP[2] => Equal1.IN2
OP[2] => Equal2.IN2
OP[2] => Equal3.IN2
OP[2] => Equal4.IN1
OP[2] => Equal5.IN1
OP[2] => Equal6.IN0
OP[2] => Equal7.IN2
OP[2] => Equal8.IN3
OP[2] => Equal9.IN3
OP[2] => Equal10.IN3
OP[2] => Equal11.IN3
OP[2] => Equal12.IN0
OP[2] => Equal13.IN1
OP[2] => Equal14.IN1
OP[3] => Equal0.IN3
OP[3] => Equal1.IN3
OP[3] => Equal2.IN3
OP[3] => Equal3.IN3
OP[3] => Equal4.IN3
OP[3] => Equal5.IN3
OP[3] => Equal6.IN3
OP[3] => Equal7.IN3
OP[3] => Equal8.IN0
OP[3] => Equal9.IN1
OP[3] => Equal10.IN1
OP[3] => Equal11.IN2
OP[3] => Equal12.IN1
OP[3] => Equal13.IN2
OP[3] => Equal14.IN2
zero => branch~12.DATAB
zero => branch~12.DATAA
jump <= jump$latch.DB_MAX_OUTPUT_PORT_TYPE
branch <= branch$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUC[0] <= ALUC[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUC[1] <= ALUC[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUC[2] <= ALUC[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUSRCB <= ALUSRCB$latch.DB_MAX_OUTPUT_PORT_TYPE
WriteMem <= WriteMem$latch.DB_MAX_OUTPUT_PORT_TYPE
WriteReg <= WriteReg$latch.DB_MAX_OUTPUT_PORT_TYPE
MemToReg <= MemToReg$latch.DB_MAX_OUTPUT_PORT_TYPE
RegDes <= RegDes$latch.DB_MAX_OUTPUT_PORT_TYPE
WrFlag <= WrFlag$latch.DB_MAX_OUTPUT_PORT_TYPE


|systemB1|ALU:inst4
CS[0] => Equal0.IN0
CS[0] => Equal1.IN0
CS[0] => Equal2.IN1
CS[0] => Equal3.IN0
CS[0] => Equal4.IN1
CS[0] => Equal5.IN0
CS[0] => Equal6.IN2
CS[1] => Equal0.IN1
CS[1] => Equal1.IN1
CS[1] => Equal2.IN0
CS[1] => Equal3.IN1
CS[1] => Equal4.IN2
CS[1] => Equal5.IN2
CS[1] => Equal6.IN0
CS[2] => Equal0.IN2
CS[2] => Equal1.IN2
CS[2] => Equal2.IN2
CS[2] => Equal3.IN2
CS[2] => Equal4.IN0
CS[2] => Equal5.IN1
CS[2] => Equal6.IN1
data_a[0] => LessThan1.IN8
data_a[0] => Add2.IN16
data_a[0] => Add0.IN8
data_a[0] => S~62.IN0
data_a[0] => S~54.IN0
data_a[1] => LessThan1.IN7
data_a[1] => Add2.IN15
data_a[1] => Add0.IN7
data_a[1] => S~63.IN0
data_a[1] => S~55.IN0
data_a[2] => LessThan1.IN6
data_a[2] => Add2.IN14
data_a[2] => Add0.IN6
data_a[2] => S~64.IN0
data_a[2] => S~56.IN0
data_a[3] => LessThan1.IN5
data_a[3] => Add2.IN13
data_a[3] => Add0.IN5
data_a[3] => S~65.IN0
data_a[3] => S~57.IN0
data_a[4] => LessThan1.IN4
data_a[4] => Add2.IN12
data_a[4] => Add0.IN4
data_a[4] => S~66.IN0
data_a[4] => S~58.IN0
data_a[5] => LessThan1.IN3
data_a[5] => Add2.IN11
data_a[5] => Add0.IN3
data_a[5] => S~67.IN0
data_a[5] => S~59.IN0
data_a[6] => LessThan1.IN2
data_a[6] => Add2.IN10
data_a[6] => Add0.IN2
data_a[6] => S~68.IN0
data_a[6] => S~60.IN0
data_a[7] => LessThan1.IN1
data_a[7] => Add2.IN9
data_a[7] => Add0.IN1
data_a[7] => S~69.IN0
data_a[7] => S~61.IN0
data_b[0] => LessThan1.IN16
data_b[0] => Add0.IN16
data_b[0] => S~62.IN1
data_b[0] => S~54.IN1
data_b[0] => Add2.IN8
data_b[1] => LessThan1.IN15
data_b[1] => Add0.IN15
data_b[1] => S~63.IN1
data_b[1] => S~55.IN1
data_b[1] => Add2.IN7
data_b[2] => LessThan1.IN14
data_b[2] => Add0.IN14
data_b[2] => S~64.IN1
data_b[2] => S~56.IN1
data_b[2] => Add2.IN6
data_b[3] => LessThan1.IN13
data_b[3] => Add0.IN13
data_b[3] => S~65.IN1
data_b[3] => S~57.IN1
data_b[3] => Add2.IN5
data_b[4] => LessThan1.IN12
data_b[4] => Add0.IN12
data_b[4] => S~66.IN1
data_b[4] => S~58.IN1
data_b[4] => Add2.IN4
data_b[5] => LessThan1.IN11
data_b[5] => Add0.IN11
data_b[5] => S~67.IN1
data_b[5] => S~59.IN1
data_b[5] => Add2.IN3
data_b[6] => LessThan1.IN10
data_b[6] => Add0.IN10
data_b[6] => S~68.IN1
data_b[6] => S~60.IN1
data_b[6] => Add2.IN2
data_b[7] => LessThan1.IN9
data_b[7] => Add0.IN9
data_b[7] => S~69.IN1
data_b[7] => S~61.IN1
data_b[7] => Add2.IN1
carry_in => Add3.IN64
carry_in => Add1.IN16
S[0] <= S[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= S[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= S[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= S[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
S[4] <= S[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
S[5] <= S[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
S[6] <= S[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
S[7] <= S[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
zero <= Equal7.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_out$latch.DB_MAX_OUTPUT_PORT_TYPE


|systemB1|Flag:inst6
Flagin[0] => Flagout~7.DATAB
Flagin[1] => Flagout~6.DATAB
Flagin[2] => Flagout~5.DATAB
Flagin[3] => Flagout~4.DATAB
Flagin[4] => Flagout~3.DATAB
Flagin[5] => Flagout~2.DATAB
Flagin[6] => Flagout~1.DATAB
Flagin[7] => Flagout~0.DATAB
CLK => Flagout[7]~reg0.CLK
CLK => Flagout[6]~reg0.CLK
CLK => Flagout[5]~reg0.CLK
CLK => Flagout[4]~reg0.CLK
CLK => Flagout[3]~reg0.CLK
CLK => Flagout[2]~reg0.CLK
CLK => Flagout[1]~reg0.CLK
CLK => Flagout[0]~reg0.CLK
Reset => Flagout~15.OUTPUTSELECT
Reset => Flagout~14.OUTPUTSELECT
Reset => Flagout~13.OUTPUTSELECT
Reset => Flagout~12.OUTPUTSELECT
Reset => Flagout~11.OUTPUTSELECT
Reset => Flagout~10.OUTPUTSELECT
Reset => Flagout~9.OUTPUTSELECT
Reset => Flagout~8.OUTPUTSELECT
wrflag => Flagout~7.OUTPUTSELECT
wrflag => Flagout~6.OUTPUTSELECT
wrflag => Flagout~5.OUTPUTSELECT
wrflag => Flagout~4.OUTPUTSELECT
wrflag => Flagout~3.OUTPUTSELECT
wrflag => Flagout~2.OUTPUTSELECT
wrflag => Flagout~1.OUTPUTSELECT
wrflag => Flagout~0.OUTPUTSELECT
Flagout[0] <= Flagout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Flagout[1] <= Flagout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Flagout[2] <= Flagout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Flagout[3] <= Flagout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Flagout[4] <= Flagout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Flagout[5] <= Flagout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Flagout[6] <= Flagout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Flagout[7] <= Flagout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|systemB1|reg4_8:inst3
Q1[0] <= lpm_mux4:inst13.result[0]
Q1[1] <= lpm_mux4:inst13.result[1]
Q1[2] <= lpm_mux4:inst13.result[2]
Q1[3] <= lpm_mux4:inst13.result[3]
Q1[4] <= lpm_mux4:inst13.result[4]
Q1[5] <= lpm_mux4:inst13.result[5]
Q1[6] <= lpm_mux4:inst13.result[6]
Q1[7] <= lpm_mux4:inst13.result[7]
ND[0] => lpm_decode1:inst4.data[0]
ND[1] => lpm_decode1:inst4.data[1]
CLK => inst5.IN1
CLK => inst6.IN1
CLK => inst7.IN1
CLK => inst8.IN1
REG_WE => inst5.IN2
REG_WE => inst6.IN2
REG_WE => inst7.IN2
REG_WE => inst8.IN2
RST => inst11.IN0
DI[0] => lpm_ff0:inst.data[0]
DI[0] => lpm_ff0:inst1.data[0]
DI[0] => lpm_ff0:inst2.data[0]
DI[0] => lpm_ff0:inst3.data[0]
DI[1] => lpm_ff0:inst.data[1]
DI[1] => lpm_ff0:inst1.data[1]
DI[1] => lpm_ff0:inst2.data[1]
DI[1] => lpm_ff0:inst3.data[1]
DI[2] => lpm_ff0:inst.data[2]
DI[2] => lpm_ff0:inst1.data[2]
DI[2] => lpm_ff0:inst2.data[2]
DI[2] => lpm_ff0:inst3.data[2]
DI[3] => lpm_ff0:inst.data[3]
DI[3] => lpm_ff0:inst1.data[3]
DI[3] => lpm_ff0:inst2.data[3]
DI[3] => lpm_ff0:inst3.data[3]
DI[4] => lpm_ff0:inst.data[4]
DI[4] => lpm_ff0:inst1.data[4]
DI[4] => lpm_ff0:inst2.data[4]
DI[4] => lpm_ff0:inst3.data[4]
DI[5] => lpm_ff0:inst.data[5]
DI[5] => lpm_ff0:inst1.data[5]
DI[5] => lpm_ff0:inst2.data[5]
DI[5] => lpm_ff0:inst3.data[5]
DI[6] => lpm_ff0:inst.data[6]
DI[6] => lpm_ff0:inst1.data[6]
DI[6] => lpm_ff0:inst2.data[6]
DI[6] => lpm_ff0:inst3.data[6]
DI[7] => lpm_ff0:inst.data[7]
DI[7] => lpm_ff0:inst1.data[7]
DI[7] => lpm_ff0:inst2.data[7]
DI[7] => lpm_ff0:inst3.data[7]
N1[0] => lpm_mux4:inst13.sel[0]
N1[1] => lpm_mux4:inst13.sel[1]
Q2[0] <= lpm_mux4:inst14.result[0]
Q2[1] <= lpm_mux4:inst14.result[1]
Q2[2] <= lpm_mux4:inst14.result[2]
Q2[3] <= lpm_mux4:inst14.result[3]
Q2[4] <= lpm_mux4:inst14.result[4]
Q2[5] <= lpm_mux4:inst14.result[5]
Q2[6] <= lpm_mux4:inst14.result[6]
Q2[7] <= lpm_mux4:inst14.result[7]
N2[0] => lpm_mux4:inst14.sel[0]
N2[1] => lpm_mux4:inst14.sel[1]


|systemB1|reg4_8:inst3|lpm_mux4:inst13
data0x[0] => lpm_mux:lpm_mux_component.data[0][0]
data0x[1] => lpm_mux:lpm_mux_component.data[0][1]
data0x[2] => lpm_mux:lpm_mux_component.data[0][2]
data0x[3] => lpm_mux:lpm_mux_component.data[0][3]
data0x[4] => lpm_mux:lpm_mux_component.data[0][4]
data0x[5] => lpm_mux:lpm_mux_component.data[0][5]
data0x[6] => lpm_mux:lpm_mux_component.data[0][6]
data0x[7] => lpm_mux:lpm_mux_component.data[0][7]
data1x[0] => lpm_mux:lpm_mux_component.data[1][0]
data1x[1] => lpm_mux:lpm_mux_component.data[1][1]
data1x[2] => lpm_mux:lpm_mux_component.data[1][2]
data1x[3] => lpm_mux:lpm_mux_component.data[1][3]
data1x[4] => lpm_mux:lpm_mux_component.data[1][4]
data1x[5] => lpm_mux:lpm_mux_component.data[1][5]
data1x[6] => lpm_mux:lpm_mux_component.data[1][6]
data1x[7] => lpm_mux:lpm_mux_component.data[1][7]
data2x[0] => lpm_mux:lpm_mux_component.data[2][0]
data2x[1] => lpm_mux:lpm_mux_component.data[2][1]
data2x[2] => lpm_mux:lpm_mux_component.data[2][2]
data2x[3] => lpm_mux:lpm_mux_component.data[2][3]
data2x[4] => lpm_mux:lpm_mux_component.data[2][4]
data2x[5] => lpm_mux:lpm_mux_component.data[2][5]
data2x[6] => lpm_mux:lpm_mux_component.data[2][6]
data2x[7] => lpm_mux:lpm_mux_component.data[2][7]
data3x[0] => lpm_mux:lpm_mux_component.data[3][0]
data3x[1] => lpm_mux:lpm_mux_component.data[3][1]
data3x[2] => lpm_mux:lpm_mux_component.data[3][2]
data3x[3] => lpm_mux:lpm_mux_component.data[3][3]
data3x[4] => lpm_mux:lpm_mux_component.data[3][4]
data3x[5] => lpm_mux:lpm_mux_component.data[3][5]
data3x[6] => lpm_mux:lpm_mux_component.data[3][6]
data3x[7] => lpm_mux:lpm_mux_component.data[3][7]
sel[0] => lpm_mux:lpm_mux_component.sel[0]
sel[1] => lpm_mux:lpm_mux_component.sel[1]
result[0] <= lpm_mux:lpm_mux_component.result[0]
result[1] <= lpm_mux:lpm_mux_component.result[1]
result[2] <= lpm_mux:lpm_mux_component.result[2]
result[3] <= lpm_mux:lpm_mux_component.result[3]
result[4] <= lpm_mux:lpm_mux_component.result[4]
result[5] <= lpm_mux:lpm_mux_component.result[5]
result[6] <= lpm_mux:lpm_mux_component.result[6]
result[7] <= lpm_mux:lpm_mux_component.result[7]


|systemB1|reg4_8:inst3|lpm_mux4:inst13|lpm_mux:lpm_mux_component
data[0][0] => mux_vmc:auto_generated.data[0]
data[0][1] => mux_vmc:auto_generated.data[1]
data[0][2] => mux_vmc:auto_generated.data[2]
data[0][3] => mux_vmc:auto_generated.data[3]
data[0][4] => mux_vmc:auto_generated.data[4]
data[0][5] => mux_vmc:auto_generated.data[5]
data[0][6] => mux_vmc:auto_generated.data[6]
data[0][7] => mux_vmc:auto_generated.data[7]
data[1][0] => mux_vmc:auto_generated.data[8]
data[1][1] => mux_vmc:auto_generated.data[9]
data[1][2] => mux_vmc:auto_generated.data[10]
data[1][3] => mux_vmc:auto_generated.data[11]
data[1][4] => mux_vmc:auto_generated.data[12]
data[1][5] => mux_vmc:auto_generated.data[13]
data[1][6] => mux_vmc:auto_generated.data[14]
data[1][7] => mux_vmc:auto_generated.data[15]
data[2][0] => mux_vmc:auto_generated.data[16]
data[2][1] => mux_vmc:auto_generated.data[17]
data[2][2] => mux_vmc:auto_generated.data[18]
data[2][3] => mux_vmc:auto_generated.data[19]
data[2][4] => mux_vmc:auto_generated.data[20]
data[2][5] => mux_vmc:auto_generated.data[21]
data[2][6] => mux_vmc:auto_generated.data[22]
data[2][7] => mux_vmc:auto_generated.data[23]
data[3][0] => mux_vmc:auto_generated.data[24]
data[3][1] => mux_vmc:auto_generated.data[25]
data[3][2] => mux_vmc:auto_generated.data[26]
data[3][3] => mux_vmc:auto_generated.data[27]
data[3][4] => mux_vmc:auto_generated.data[28]
data[3][5] => mux_vmc:auto_generated.data[29]
data[3][6] => mux_vmc:auto_generated.data[30]
data[3][7] => mux_vmc:auto_generated.data[31]
sel[0] => mux_vmc:auto_generated.sel[0]
sel[1] => mux_vmc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_vmc:auto_generated.result[0]
result[1] <= mux_vmc:auto_generated.result[1]
result[2] <= mux_vmc:auto_generated.result[2]
result[3] <= mux_vmc:auto_generated.result[3]
result[4] <= mux_vmc:auto_generated.result[4]
result[5] <= mux_vmc:auto_generated.result[5]
result[6] <= mux_vmc:auto_generated.result[6]
result[7] <= mux_vmc:auto_generated.result[7]


|systemB1|reg4_8:inst3|lpm_mux4:inst13|lpm_mux:lpm_mux_component|mux_vmc:auto_generated
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE


|systemB1|reg4_8:inst3|lpm_ff0:inst
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|systemB1|reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|systemB1|reg4_8:inst3|lpm_decode1:inst4
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|systemB1|reg4_8:inst3|lpm_decode1:inst4|lpm_decode:lpm_decode_component
data[0] => decode_n6f:auto_generated.data[0]
data[1] => decode_n6f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_n6f:auto_generated.eq[0]
eq[1] <= decode_n6f:auto_generated.eq[1]
eq[2] <= decode_n6f:auto_generated.eq[2]
eq[3] <= decode_n6f:auto_generated.eq[3]


|systemB1|reg4_8:inst3|lpm_decode1:inst4|lpm_decode:lpm_decode_component|decode_n6f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode33w[1].IN1
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|systemB1|reg4_8:inst3|lpm_ff0:inst1
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|systemB1|reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|systemB1|reg4_8:inst3|lpm_ff0:inst2
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|systemB1|reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|systemB1|reg4_8:inst3|lpm_ff0:inst3
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|systemB1|reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|systemB1|reg4_8:inst3|lpm_mux4:inst14
data0x[0] => lpm_mux:lpm_mux_component.data[0][0]
data0x[1] => lpm_mux:lpm_mux_component.data[0][1]
data0x[2] => lpm_mux:lpm_mux_component.data[0][2]
data0x[3] => lpm_mux:lpm_mux_component.data[0][3]
data0x[4] => lpm_mux:lpm_mux_component.data[0][4]
data0x[5] => lpm_mux:lpm_mux_component.data[0][5]
data0x[6] => lpm_mux:lpm_mux_component.data[0][6]
data0x[7] => lpm_mux:lpm_mux_component.data[0][7]
data1x[0] => lpm_mux:lpm_mux_component.data[1][0]
data1x[1] => lpm_mux:lpm_mux_component.data[1][1]
data1x[2] => lpm_mux:lpm_mux_component.data[1][2]
data1x[3] => lpm_mux:lpm_mux_component.data[1][3]
data1x[4] => lpm_mux:lpm_mux_component.data[1][4]
data1x[5] => lpm_mux:lpm_mux_component.data[1][5]
data1x[6] => lpm_mux:lpm_mux_component.data[1][6]
data1x[7] => lpm_mux:lpm_mux_component.data[1][7]
data2x[0] => lpm_mux:lpm_mux_component.data[2][0]
data2x[1] => lpm_mux:lpm_mux_component.data[2][1]
data2x[2] => lpm_mux:lpm_mux_component.data[2][2]
data2x[3] => lpm_mux:lpm_mux_component.data[2][3]
data2x[4] => lpm_mux:lpm_mux_component.data[2][4]
data2x[5] => lpm_mux:lpm_mux_component.data[2][5]
data2x[6] => lpm_mux:lpm_mux_component.data[2][6]
data2x[7] => lpm_mux:lpm_mux_component.data[2][7]
data3x[0] => lpm_mux:lpm_mux_component.data[3][0]
data3x[1] => lpm_mux:lpm_mux_component.data[3][1]
data3x[2] => lpm_mux:lpm_mux_component.data[3][2]
data3x[3] => lpm_mux:lpm_mux_component.data[3][3]
data3x[4] => lpm_mux:lpm_mux_component.data[3][4]
data3x[5] => lpm_mux:lpm_mux_component.data[3][5]
data3x[6] => lpm_mux:lpm_mux_component.data[3][6]
data3x[7] => lpm_mux:lpm_mux_component.data[3][7]
sel[0] => lpm_mux:lpm_mux_component.sel[0]
sel[1] => lpm_mux:lpm_mux_component.sel[1]
result[0] <= lpm_mux:lpm_mux_component.result[0]
result[1] <= lpm_mux:lpm_mux_component.result[1]
result[2] <= lpm_mux:lpm_mux_component.result[2]
result[3] <= lpm_mux:lpm_mux_component.result[3]
result[4] <= lpm_mux:lpm_mux_component.result[4]
result[5] <= lpm_mux:lpm_mux_component.result[5]
result[6] <= lpm_mux:lpm_mux_component.result[6]
result[7] <= lpm_mux:lpm_mux_component.result[7]


|systemB1|reg4_8:inst3|lpm_mux4:inst14|lpm_mux:lpm_mux_component
data[0][0] => mux_vmc:auto_generated.data[0]
data[0][1] => mux_vmc:auto_generated.data[1]
data[0][2] => mux_vmc:auto_generated.data[2]
data[0][3] => mux_vmc:auto_generated.data[3]
data[0][4] => mux_vmc:auto_generated.data[4]
data[0][5] => mux_vmc:auto_generated.data[5]
data[0][6] => mux_vmc:auto_generated.data[6]
data[0][7] => mux_vmc:auto_generated.data[7]
data[1][0] => mux_vmc:auto_generated.data[8]
data[1][1] => mux_vmc:auto_generated.data[9]
data[1][2] => mux_vmc:auto_generated.data[10]
data[1][3] => mux_vmc:auto_generated.data[11]
data[1][4] => mux_vmc:auto_generated.data[12]
data[1][5] => mux_vmc:auto_generated.data[13]
data[1][6] => mux_vmc:auto_generated.data[14]
data[1][7] => mux_vmc:auto_generated.data[15]
data[2][0] => mux_vmc:auto_generated.data[16]
data[2][1] => mux_vmc:auto_generated.data[17]
data[2][2] => mux_vmc:auto_generated.data[18]
data[2][3] => mux_vmc:auto_generated.data[19]
data[2][4] => mux_vmc:auto_generated.data[20]
data[2][5] => mux_vmc:auto_generated.data[21]
data[2][6] => mux_vmc:auto_generated.data[22]
data[2][7] => mux_vmc:auto_generated.data[23]
data[3][0] => mux_vmc:auto_generated.data[24]
data[3][1] => mux_vmc:auto_generated.data[25]
data[3][2] => mux_vmc:auto_generated.data[26]
data[3][3] => mux_vmc:auto_generated.data[27]
data[3][4] => mux_vmc:auto_generated.data[28]
data[3][5] => mux_vmc:auto_generated.data[29]
data[3][6] => mux_vmc:auto_generated.data[30]
data[3][7] => mux_vmc:auto_generated.data[31]
sel[0] => mux_vmc:auto_generated.sel[0]
sel[1] => mux_vmc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_vmc:auto_generated.result[0]
result[1] <= mux_vmc:auto_generated.result[1]
result[2] <= mux_vmc:auto_generated.result[2]
result[3] <= mux_vmc:auto_generated.result[3]
result[4] <= mux_vmc:auto_generated.result[4]
result[5] <= mux_vmc:auto_generated.result[5]
result[6] <= mux_vmc:auto_generated.result[6]
result[7] <= mux_vmc:auto_generated.result[7]


|systemB1|reg4_8:inst3|lpm_mux4:inst14|lpm_mux:lpm_mux_component|mux_vmc:auto_generated
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE


|systemB1|lpm_rom_256_16:inst10
q[0] <= lpm_rom0:inst.q[0]
q[1] <= lpm_rom0:inst.q[1]
q[2] <= lpm_rom0:inst.q[2]
q[3] <= lpm_rom0:inst.q[3]
q[4] <= lpm_rom0:inst.q[4]
q[5] <= lpm_rom0:inst.q[5]
q[6] <= lpm_rom0:inst.q[6]
q[7] <= lpm_rom0:inst.q[7]
q[8] <= lpm_rom0:inst.q[8]
q[9] <= lpm_rom0:inst.q[9]
q[10] <= lpm_rom0:inst.q[10]
q[11] <= lpm_rom0:inst.q[11]
q[12] <= lpm_rom0:inst.q[12]
q[13] <= lpm_rom0:inst.q[13]
q[14] <= lpm_rom0:inst.q[14]
q[15] <= lpm_rom0:inst.q[15]
clock => lpm_rom0:inst.clock
address[0] => lpm_rom0:inst.address[0]
address[1] => lpm_rom0:inst.address[1]
address[2] => lpm_rom0:inst.address[2]
address[3] => lpm_rom0:inst.address[3]
address[4] => lpm_rom0:inst.address[4]
address[5] => lpm_rom0:inst.address[5]
address[6] => lpm_rom0:inst.address[6]
address[7] => lpm_rom0:inst.address[7]


|systemB1|lpm_rom_256_16:inst10|lpm_rom0:inst
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]


|systemB1|lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_r181:auto_generated.address_a[0]
address_a[1] => altsyncram_r181:auto_generated.address_a[1]
address_a[2] => altsyncram_r181:auto_generated.address_a[2]
address_a[3] => altsyncram_r181:auto_generated.address_a[3]
address_a[4] => altsyncram_r181:auto_generated.address_a[4]
address_a[5] => altsyncram_r181:auto_generated.address_a[5]
address_a[6] => altsyncram_r181:auto_generated.address_a[6]
address_a[7] => altsyncram_r181:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_r181:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_r181:auto_generated.q_a[0]
q_a[1] <= altsyncram_r181:auto_generated.q_a[1]
q_a[2] <= altsyncram_r181:auto_generated.q_a[2]
q_a[3] <= altsyncram_r181:auto_generated.q_a[3]
q_a[4] <= altsyncram_r181:auto_generated.q_a[4]
q_a[5] <= altsyncram_r181:auto_generated.q_a[5]
q_a[6] <= altsyncram_r181:auto_generated.q_a[6]
q_a[7] <= altsyncram_r181:auto_generated.q_a[7]
q_a[8] <= altsyncram_r181:auto_generated.q_a[8]
q_a[9] <= altsyncram_r181:auto_generated.q_a[9]
q_a[10] <= altsyncram_r181:auto_generated.q_a[10]
q_a[11] <= altsyncram_r181:auto_generated.q_a[11]
q_a[12] <= altsyncram_r181:auto_generated.q_a[12]
q_a[13] <= altsyncram_r181:auto_generated.q_a[13]
q_a[14] <= altsyncram_r181:auto_generated.q_a[14]
q_a[15] <= altsyncram_r181:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|systemB1|lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_r181:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|systemB1|instrconunit:inst1
branch => always0~1.IN1
branch => always0~0.IN1
jump => PC~15.OUTPUTSELECT
jump => PC~14.OUTPUTSELECT
jump => PC~13.OUTPUTSELECT
jump => PC~12.OUTPUTSELECT
jump => PC~11.OUTPUTSELECT
jump => PC~10.OUTPUTSELECT
jump => PC~9.OUTPUTSELECT
jump => PC~8.OUTPUTSELECT
jump => always0~0.IN0
jump => always0~1.IN0
clk => PC[7]~reg0.CLK
clk => PC[6]~reg0.CLK
clk => PC[5]~reg0.CLK
clk => PC[4]~reg0.CLK
clk => PC[3]~reg0.CLK
clk => PC[2]~reg0.CLK
clk => PC[1]~reg0.CLK
clk => PC[0]~reg0.CLK
reset => PC~31.OUTPUTSELECT
reset => PC~30.OUTPUTSELECT
reset => PC~29.OUTPUTSELECT
reset => PC~28.OUTPUTSELECT
reset => PC~27.OUTPUTSELECT
reset => PC~26.OUTPUTSELECT
reset => PC~25.OUTPUTSELECT
reset => PC~24.OUTPUTSELECT
imm[0] => PC~15.DATAB
imm[0] => Add1.IN8
imm[1] => PC~14.DATAB
imm[1] => Add1.IN7
imm[2] => PC~13.DATAB
imm[2] => Add1.IN6
imm[3] => PC~12.DATAB
imm[3] => Add1.IN5
imm[4] => PC~11.DATAB
imm[4] => Add1.IN4
imm[5] => PC~10.DATAB
imm[5] => Add1.IN3
imm[6] => PC~9.DATAB
imm[6] => Add1.IN2
imm[7] => PC~8.DATAB
imm[7] => Add1.IN1
PC[0] <= PC[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[1] <= PC[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[2] <= PC[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[3] <= PC[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[4] <= PC[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[5] <= PC[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[6] <= PC[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[7] <= PC[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|systemB1|lpm_mux2:inst8
data0x[0] => lpm_mux:lpm_mux_component.data[0][0]
data0x[1] => lpm_mux:lpm_mux_component.data[0][1]
data1x[0] => lpm_mux:lpm_mux_component.data[1][0]
data1x[1] => lpm_mux:lpm_mux_component.data[1][1]
sel => lpm_mux:lpm_mux_component.sel[0]
result[0] <= lpm_mux:lpm_mux_component.result[0]
result[1] <= lpm_mux:lpm_mux_component.result[1]


|systemB1|lpm_mux2:inst8|lpm_mux:lpm_mux_component
data[0][0] => mux_mmc:auto_generated.data[0]
data[0][1] => mux_mmc:auto_generated.data[1]
data[1][0] => mux_mmc:auto_generated.data[2]
data[1][1] => mux_mmc:auto_generated.data[3]
sel[0] => mux_mmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mmc:auto_generated.result[0]
result[1] <= mux_mmc:auto_generated.result[1]


|systemB1|lpm_mux2:inst8|lpm_mux:lpm_mux_component|mux_mmc:auto_generated
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE


|systemB1|lpm_mux3:inst9
data0x[0] => lpm_mux:lpm_mux_component.data[0][0]
data0x[1] => lpm_mux:lpm_mux_component.data[0][1]
data0x[2] => lpm_mux:lpm_mux_component.data[0][2]
data0x[3] => lpm_mux:lpm_mux_component.data[0][3]
data0x[4] => lpm_mux:lpm_mux_component.data[0][4]
data0x[5] => lpm_mux:lpm_mux_component.data[0][5]
data0x[6] => lpm_mux:lpm_mux_component.data[0][6]
data0x[7] => lpm_mux:lpm_mux_component.data[0][7]
data1x[0] => lpm_mux:lpm_mux_component.data[1][0]
data1x[1] => lpm_mux:lpm_mux_component.data[1][1]
data1x[2] => lpm_mux:lpm_mux_component.data[1][2]
data1x[3] => lpm_mux:lpm_mux_component.data[1][3]
data1x[4] => lpm_mux:lpm_mux_component.data[1][4]
data1x[5] => lpm_mux:lpm_mux_component.data[1][5]
data1x[6] => lpm_mux:lpm_mux_component.data[1][6]
data1x[7] => lpm_mux:lpm_mux_component.data[1][7]
sel => lpm_mux:lpm_mux_component.sel[0]
result[0] <= lpm_mux:lpm_mux_component.result[0]
result[1] <= lpm_mux:lpm_mux_component.result[1]
result[2] <= lpm_mux:lpm_mux_component.result[2]
result[3] <= lpm_mux:lpm_mux_component.result[3]
result[4] <= lpm_mux:lpm_mux_component.result[4]
result[5] <= lpm_mux:lpm_mux_component.result[5]
result[6] <= lpm_mux:lpm_mux_component.result[6]
result[7] <= lpm_mux:lpm_mux_component.result[7]


|systemB1|lpm_mux3:inst9|lpm_mux:lpm_mux_component
data[0][0] => mux_smc:auto_generated.data[0]
data[0][1] => mux_smc:auto_generated.data[1]
data[0][2] => mux_smc:auto_generated.data[2]
data[0][3] => mux_smc:auto_generated.data[3]
data[0][4] => mux_smc:auto_generated.data[4]
data[0][5] => mux_smc:auto_generated.data[5]
data[0][6] => mux_smc:auto_generated.data[6]
data[0][7] => mux_smc:auto_generated.data[7]
data[1][0] => mux_smc:auto_generated.data[8]
data[1][1] => mux_smc:auto_generated.data[9]
data[1][2] => mux_smc:auto_generated.data[10]
data[1][3] => mux_smc:auto_generated.data[11]
data[1][4] => mux_smc:auto_generated.data[12]
data[1][5] => mux_smc:auto_generated.data[13]
data[1][6] => mux_smc:auto_generated.data[14]
data[1][7] => mux_smc:auto_generated.data[15]
sel[0] => mux_smc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_smc:auto_generated.result[0]
result[1] <= mux_smc:auto_generated.result[1]
result[2] <= mux_smc:auto_generated.result[2]
result[3] <= mux_smc:auto_generated.result[3]
result[4] <= mux_smc:auto_generated.result[4]
result[5] <= mux_smc:auto_generated.result[5]
result[6] <= mux_smc:auto_generated.result[6]
result[7] <= mux_smc:auto_generated.result[7]


|systemB1|lpm_mux3:inst9|lpm_mux:lpm_mux_component|mux_smc:auto_generated
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE


|systemB1|reg_IO:inst11
IO0[0] => data_inL~7.DATAB
IO0[1] => data_inL~6.DATAB
IO0[2] => data_inL~5.DATAB
IO0[3] => data_inL~4.DATAB
IO0[4] => data_inL~3.DATAB
IO0[5] => data_inL~2.DATAB
IO0[6] => data_inL~1.DATAB
IO0[7] => data_inL~0.DATAB
IO1[0] => data_inH~7.DATAB
IO1[1] => data_inH~6.DATAB
IO1[2] => data_inH~5.DATAB
IO1[3] => data_inH~4.DATAB
IO1[4] => data_inH~3.DATAB
IO1[5] => data_inH~2.DATAB
IO1[6] => data_inH~1.DATAB
IO1[7] => data_inH~0.DATAB
clk => data_inL[7]~reg0.CLK
clk => data_inL[6]~reg0.CLK
clk => data_inL[5]~reg0.CLK
clk => data_inL[4]~reg0.CLK
clk => data_inL[3]~reg0.CLK
clk => data_inL[2]~reg0.CLK
clk => data_inL[1]~reg0.CLK
clk => data_inL[0]~reg0.CLK
clk => data_inH[7]~reg0.CLK
clk => data_inH[6]~reg0.CLK
clk => data_inH[5]~reg0.CLK
clk => data_inH[4]~reg0.CLK
clk => data_inH[3]~reg0.CLK
clk => data_inH[2]~reg0.CLK
clk => data_inH[1]~reg0.CLK
clk => data_inH[0]~reg0.CLK
wr_L => data_inL~7.OUTPUTSELECT
wr_L => data_inL~6.OUTPUTSELECT
wr_L => data_inL~5.OUTPUTSELECT
wr_L => data_inL~4.OUTPUTSELECT
wr_L => data_inL~3.OUTPUTSELECT
wr_L => data_inL~2.OUTPUTSELECT
wr_L => data_inL~1.OUTPUTSELECT
wr_L => data_inL~0.OUTPUTSELECT
wr_H => data_inH~7.OUTPUTSELECT
wr_H => data_inH~6.OUTPUTSELECT
wr_H => data_inH~5.OUTPUTSELECT
wr_H => data_inH~4.OUTPUTSELECT
wr_H => data_inH~3.OUTPUTSELECT
wr_H => data_inH~2.OUTPUTSELECT
wr_H => data_inH~1.OUTPUTSELECT
wr_H => data_inH~0.OUTPUTSELECT
reset => data_inH~15.OUTPUTSELECT
reset => data_inH~14.OUTPUTSELECT
reset => data_inH~13.OUTPUTSELECT
reset => data_inH~12.OUTPUTSELECT
reset => data_inH~11.OUTPUTSELECT
reset => data_inH~10.OUTPUTSELECT
reset => data_inH~9.OUTPUTSELECT
reset => data_inH~8.OUTPUTSELECT
reset => data_inL~15.OUTPUTSELECT
reset => data_inL~14.OUTPUTSELECT
reset => data_inL~13.OUTPUTSELECT
reset => data_inL~12.OUTPUTSELECT
reset => data_inL~11.OUTPUTSELECT
reset => data_inL~10.OUTPUTSELECT
reset => data_inL~9.OUTPUTSELECT
reset => data_inL~8.OUTPUTSELECT
data_inH[0] <= data_inH[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_inH[1] <= data_inH[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_inH[2] <= data_inH[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_inH[3] <= data_inH[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_inH[4] <= data_inH[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_inH[5] <= data_inH[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_inH[6] <= data_inH[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_inH[7] <= data_inH[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_inL[0] <= data_inL[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_inL[1] <= data_inL[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_inL[2] <= data_inL[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_inL[3] <= data_inL[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_inL[4] <= data_inL[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_inL[5] <= data_inL[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_inL[6] <= data_inL[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_inL[7] <= data_inL[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


