// Seed: 3504895039
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4;
  assign module_2.type_9 = 0;
endmodule
module module_1;
  assign id_1 = id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2;
  assign id_1 = id_1;
  tri   id_2;
  uwire id_3 = id_1;
  reg   id_4;
  wire  id_5;
  module_0 modCall_1 (
      id_1,
      id_3,
      id_5
  );
  always begin : LABEL_0
    if (id_3) id_4 <= 1;
    else begin : LABEL_0
      if (1) disable id_6;
      else begin : LABEL_0
        id_2 = 1;
      end
      `define pp_7 0
    end
  end
endmodule
