<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-ciu-defs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>cvmx-ciu-defs.h</h1><a href="cvmx-ciu-defs_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start***************</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2017  Cavium Inc. (support@cavium.com). All rights</span>
<a name="l00003"></a>00003 <span class="comment"> * reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00007"></a>00007 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00008"></a>00008 <span class="comment"> * met:</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> *   * Redistributions of source code must retain the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *     notice, this list of conditions and the following disclaimer.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> *   * Redistributions in binary form must reproduce the above</span>
<a name="l00014"></a>00014 <span class="comment"> *     copyright notice, this list of conditions and the following</span>
<a name="l00015"></a>00015 <span class="comment"> *     disclaimer in the documentation and/or other materials provided</span>
<a name="l00016"></a>00016 <span class="comment"> *     with the distribution.</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment"> *   * Neither the name of Cavium Inc. nor the names of</span>
<a name="l00019"></a>00019 <span class="comment"> *     its contributors may be used to endorse or promote products</span>
<a name="l00020"></a>00020 <span class="comment"> *     derived from this software without specific prior written</span>
<a name="l00021"></a>00021 <span class="comment"> *     permission.</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment"> * This Software, including technical data, may be subject to U.S. export  control</span>
<a name="l00024"></a>00024 <span class="comment"> * laws, including the U.S. Export Administration Act and its  associated</span>
<a name="l00025"></a>00025 <span class="comment"> * regulations, and may be subject to export or import  regulations in other</span>
<a name="l00026"></a>00026 <span class="comment"> * countries.</span>
<a name="l00027"></a>00027 <span class="comment"></span>
<a name="l00028"></a>00028 <span class="comment"> * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED &quot;AS IS&quot;</span>
<a name="l00029"></a>00029 <span class="comment"> * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR</span>
<a name="l00030"></a>00030 <span class="comment"> * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO</span>
<a name="l00031"></a>00031 <span class="comment"> * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR</span>
<a name="l00032"></a>00032 <span class="comment"> * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,</span>
<a name="l00034"></a>00034 <span class="comment"> * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF</span>
<a name="l00035"></a>00035 <span class="comment"> * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR</span>
<a name="l00036"></a>00036 <span class="comment"> * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR</span>
<a name="l00037"></a>00037 <span class="comment"> * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.</span>
<a name="l00038"></a>00038 <span class="comment"> ***********************license end**************************************/</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="comment"></span>
<a name="l00041"></a>00041 <span class="comment">/**</span>
<a name="l00042"></a>00042 <span class="comment"> * cvmx-ciu-defs.h</span>
<a name="l00043"></a>00043 <span class="comment"> *</span>
<a name="l00044"></a>00044 <span class="comment"> * Configuration and status register (CSR) type definitions for</span>
<a name="l00045"></a>00045 <span class="comment"> * Octeon ciu.</span>
<a name="l00046"></a>00046 <span class="comment"> *</span>
<a name="l00047"></a>00047 <span class="comment"> * This file is auto generated. Do not edit.</span>
<a name="l00048"></a>00048 <span class="comment"> *</span>
<a name="l00049"></a>00049 <span class="comment"> * &lt;hr&gt;$Revision$&lt;hr&gt;</span>
<a name="l00050"></a>00050 <span class="comment"> *</span>
<a name="l00051"></a>00051 <span class="comment"> */</span>
<a name="l00052"></a>00052 <span class="preprocessor">#ifndef __CVMX_CIU_DEFS_H__</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define __CVMX_CIU_DEFS_H__</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span>
<a name="l00055"></a><a class="code" href="cvmx-ciu-defs_8h.html#ae049b6424cc2f84aef522d1af0c1e763">00055</a> <span class="preprocessor">#define CVMX_CIU_BIST (CVMX_ADD_IO_SEG(0x0001070000000730ull))</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00057"></a>00057 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_BLOCK_INT CVMX_CIU_BLOCK_INT_FUNC()</span>
<a name="l00058"></a>00058 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_CIU_BLOCK_INT_FUNC(<span class="keywordtype">void</span>)
<a name="l00059"></a>00059 {
<a name="l00060"></a>00060     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00061"></a>00061         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU_BLOCK_INT not supported on this chip\n&quot;</span>);
<a name="l00062"></a>00062     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010700000007C0ull);
<a name="l00063"></a>00063 }
<a name="l00064"></a>00064 <span class="preprocessor">#else</span>
<a name="l00065"></a><a class="code" href="cvmx-ciu-defs_8h.html#a53262be320553e9d20c86b80e5186811">00065</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_BLOCK_INT (CVMX_ADD_IO_SEG(0x00010700000007C0ull))</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu-defs_8h.html#afae76d785f81ef41a6d500dec2f141d6">CVMX_CIU_CIB_L2C_ENX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00069"></a>00069 {
<a name="l00070"></a>00070     <span class="keywordflow">if</span> (!(
<a name="l00071"></a>00071           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00072"></a>00072         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU_CIB_L2C_ENX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00073"></a>00073     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000107000000E100ull);
<a name="l00074"></a>00074 }
<a name="l00075"></a>00075 <span class="preprocessor">#else</span>
<a name="l00076"></a><a class="code" href="cvmx-ciu-defs_8h.html#afae76d785f81ef41a6d500dec2f141d6">00076</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_CIB_L2C_ENX(offset) (CVMX_ADD_IO_SEG(0x000107000000E100ull))</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00079"></a>00079 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu-defs_8h.html#a889d820a4b3001e5752a6909187ad393">CVMX_CIU_CIB_L2C_RAWX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00080"></a>00080 {
<a name="l00081"></a>00081     <span class="keywordflow">if</span> (!(
<a name="l00082"></a>00082           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00083"></a>00083         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU_CIB_L2C_RAWX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00084"></a>00084     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000107000000E000ull);
<a name="l00085"></a>00085 }
<a name="l00086"></a>00086 <span class="preprocessor">#else</span>
<a name="l00087"></a><a class="code" href="cvmx-ciu-defs_8h.html#a889d820a4b3001e5752a6909187ad393">00087</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_CIB_L2C_RAWX(offset) (CVMX_ADD_IO_SEG(0x000107000000E000ull))</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu-defs_8h.html#a33d90dfe7df1e637db3d56fecfb1ee6d">CVMX_CIU_CIB_LMCX_ENX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00091"></a>00091 {
<a name="l00092"></a>00092     <span class="keywordflow">if</span> (!(
<a name="l00093"></a>00093           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id == 0))))))
<a name="l00094"></a>00094         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU_CIB_LMCX_ENX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00095"></a>00095     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000107000000E300ull);
<a name="l00096"></a>00096 }
<a name="l00097"></a>00097 <span class="preprocessor">#else</span>
<a name="l00098"></a><a class="code" href="cvmx-ciu-defs_8h.html#a33d90dfe7df1e637db3d56fecfb1ee6d">00098</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_CIB_LMCX_ENX(offset, block_id) (CVMX_ADD_IO_SEG(0x000107000000E300ull))</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00101"></a>00101 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu-defs_8h.html#a59e3f91ff731465139468c2c55edea6d">CVMX_CIU_CIB_LMCX_RAWX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00102"></a>00102 {
<a name="l00103"></a>00103     <span class="keywordflow">if</span> (!(
<a name="l00104"></a>00104           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id == 0))))))
<a name="l00105"></a>00105         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU_CIB_LMCX_RAWX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00106"></a>00106     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000107000000E200ull);
<a name="l00107"></a>00107 }
<a name="l00108"></a>00108 <span class="preprocessor">#else</span>
<a name="l00109"></a><a class="code" href="cvmx-ciu-defs_8h.html#a59e3f91ff731465139468c2c55edea6d">00109</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_CIB_LMCX_RAWX(offset, block_id) (CVMX_ADD_IO_SEG(0x000107000000E200ull))</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00112"></a>00112 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu-defs_8h.html#ac94ea895c11e62a21c7ae67287537f21">CVMX_CIU_CIB_OCLAX_ENX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00113"></a>00113 {
<a name="l00114"></a>00114     <span class="keywordflow">if</span> (!(
<a name="l00115"></a>00115           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id == 0))))))
<a name="l00116"></a>00116         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU_CIB_OCLAX_ENX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00117"></a>00117     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000107000000EE00ull);
<a name="l00118"></a>00118 }
<a name="l00119"></a>00119 <span class="preprocessor">#else</span>
<a name="l00120"></a><a class="code" href="cvmx-ciu-defs_8h.html#ac94ea895c11e62a21c7ae67287537f21">00120</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_CIB_OCLAX_ENX(offset, block_id) (CVMX_ADD_IO_SEG(0x000107000000EE00ull))</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu-defs_8h.html#a51de4459dd45541c5d70a5a2b82b5c7e">CVMX_CIU_CIB_OCLAX_RAWX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00124"></a>00124 {
<a name="l00125"></a>00125     <span class="keywordflow">if</span> (!(
<a name="l00126"></a>00126           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id == 0))))))
<a name="l00127"></a>00127         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU_CIB_OCLAX_RAWX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00128"></a>00128     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000107000000EC00ull);
<a name="l00129"></a>00129 }
<a name="l00130"></a>00130 <span class="preprocessor">#else</span>
<a name="l00131"></a><a class="code" href="cvmx-ciu-defs_8h.html#a51de4459dd45541c5d70a5a2b82b5c7e">00131</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_CIB_OCLAX_RAWX(offset, block_id) (CVMX_ADD_IO_SEG(0x000107000000EC00ull))</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu-defs_8h.html#a1d74af07ffb1ebe0843489409aa5de9d">CVMX_CIU_CIB_RST_ENX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00135"></a>00135 {
<a name="l00136"></a>00136     <span class="keywordflow">if</span> (!(
<a name="l00137"></a>00137           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00138"></a>00138         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU_CIB_RST_ENX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00139"></a>00139     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000107000000E500ull);
<a name="l00140"></a>00140 }
<a name="l00141"></a>00141 <span class="preprocessor">#else</span>
<a name="l00142"></a><a class="code" href="cvmx-ciu-defs_8h.html#a1d74af07ffb1ebe0843489409aa5de9d">00142</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_CIB_RST_ENX(offset) (CVMX_ADD_IO_SEG(0x000107000000E500ull))</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00144"></a>00144 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00145"></a>00145 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu-defs_8h.html#ac404742cecfd47209dce85c6b48d4adb">CVMX_CIU_CIB_RST_RAWX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00146"></a>00146 {
<a name="l00147"></a>00147     <span class="keywordflow">if</span> (!(
<a name="l00148"></a>00148           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00149"></a>00149         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU_CIB_RST_RAWX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00150"></a>00150     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000107000000E400ull);
<a name="l00151"></a>00151 }
<a name="l00152"></a>00152 <span class="preprocessor">#else</span>
<a name="l00153"></a><a class="code" href="cvmx-ciu-defs_8h.html#ac404742cecfd47209dce85c6b48d4adb">00153</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_CIB_RST_RAWX(offset) (CVMX_ADD_IO_SEG(0x000107000000E400ull))</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00156"></a>00156 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu-defs_8h.html#a6fe51bc561bc517fd91101144e6fe6af">CVMX_CIU_CIB_SATA_ENX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00157"></a>00157 {
<a name="l00158"></a>00158     <span class="keywordflow">if</span> (!(
<a name="l00159"></a>00159           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00160"></a>00160         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU_CIB_SATA_ENX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00161"></a>00161     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000107000000E700ull);
<a name="l00162"></a>00162 }
<a name="l00163"></a>00163 <span class="preprocessor">#else</span>
<a name="l00164"></a><a class="code" href="cvmx-ciu-defs_8h.html#a6fe51bc561bc517fd91101144e6fe6af">00164</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_CIB_SATA_ENX(offset) (CVMX_ADD_IO_SEG(0x000107000000E700ull))</span>
<a name="l00165"></a>00165 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00166"></a>00166 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00167"></a>00167 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu-defs_8h.html#ace31be5a86c3f8394040411b3beced0f">CVMX_CIU_CIB_SATA_RAWX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00168"></a>00168 {
<a name="l00169"></a>00169     <span class="keywordflow">if</span> (!(
<a name="l00170"></a>00170           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00171"></a>00171         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU_CIB_SATA_RAWX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00172"></a>00172     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000107000000E600ull);
<a name="l00173"></a>00173 }
<a name="l00174"></a>00174 <span class="preprocessor">#else</span>
<a name="l00175"></a><a class="code" href="cvmx-ciu-defs_8h.html#ace31be5a86c3f8394040411b3beced0f">00175</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_CIB_SATA_RAWX(offset) (CVMX_ADD_IO_SEG(0x000107000000E600ull))</span>
<a name="l00176"></a>00176 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00177"></a>00177 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00178"></a>00178 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu-defs_8h.html#a6b5a198eebd3bb3b0ee534786d954769">CVMX_CIU_CIB_USBDRDX_ENX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00179"></a>00179 {
<a name="l00180"></a>00180     <span class="keywordflow">if</span> (!(
<a name="l00181"></a>00181           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id &lt;= 1))))))
<a name="l00182"></a>00182         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU_CIB_USBDRDX_ENX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00183"></a>00183     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000107000000EA00ull) + ((block_id) &amp; 1) * 0x100ull;
<a name="l00184"></a>00184 }
<a name="l00185"></a>00185 <span class="preprocessor">#else</span>
<a name="l00186"></a><a class="code" href="cvmx-ciu-defs_8h.html#a6b5a198eebd3bb3b0ee534786d954769">00186</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_CIB_USBDRDX_ENX(offset, block_id) (CVMX_ADD_IO_SEG(0x000107000000EA00ull) + ((block_id) &amp; 1) * 0x100ull)</span>
<a name="l00187"></a>00187 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00188"></a>00188 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00189"></a>00189 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu-defs_8h.html#a6ee66d20d10c364b12d1597f717848bb">CVMX_CIU_CIB_USBDRDX_RAWX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00190"></a>00190 {
<a name="l00191"></a>00191     <span class="keywordflow">if</span> (!(
<a name="l00192"></a>00192           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id &lt;= 1))))))
<a name="l00193"></a>00193         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU_CIB_USBDRDX_RAWX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00194"></a>00194     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000107000000E800ull) + ((block_id) &amp; 1) * 0x100ull;
<a name="l00195"></a>00195 }
<a name="l00196"></a>00196 <span class="preprocessor">#else</span>
<a name="l00197"></a><a class="code" href="cvmx-ciu-defs_8h.html#a6ee66d20d10c364b12d1597f717848bb">00197</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_CIB_USBDRDX_RAWX(offset, block_id) (CVMX_ADD_IO_SEG(0x000107000000E800ull) + ((block_id) &amp; 1) * 0x100ull)</span>
<a name="l00198"></a>00198 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00199"></a>00199 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00200"></a>00200 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_DINT CVMX_CIU_DINT_FUNC()</span>
<a name="l00201"></a>00201 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu-defs_8h.html#a9f45537496e1ce938f4367b5ea416330">CVMX_CIU_DINT_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l00202"></a>00202 {
<a name="l00203"></a>00203     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00204"></a>00204         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00205"></a>00205         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00206"></a>00206         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00207"></a>00207         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00208"></a>00208         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00209"></a>00209         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00210"></a>00210         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00211"></a>00211         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00212"></a>00212         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00213"></a>00213         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00214"></a>00214         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00215"></a>00215         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00216"></a>00216         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00217"></a>00217             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000720ull);
<a name="l00218"></a>00218             <span class="keywordflow">break</span>;
<a name="l00219"></a>00219         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00220"></a>00220             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00221"></a>00221                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001010000000180ull);
<a name="l00222"></a>00222             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00223"></a>00223                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001010000000180ull);
<a name="l00224"></a>00224         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00225"></a>00225         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00226"></a>00226             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001010000000180ull);
<a name="l00227"></a>00227             <span class="keywordflow">break</span>;
<a name="l00228"></a>00228     }
<a name="l00229"></a>00229     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU_DINT not supported on this chip\n&quot;</span>);
<a name="l00230"></a>00230     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001010000000180ull);
<a name="l00231"></a>00231 }
<a name="l00232"></a>00232 <span class="preprocessor">#else</span>
<a name="l00233"></a><a class="code" href="cvmx-ciu-defs_8h.html#a137f227f36b0876de12355a8bbd01279">00233</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_DINT CVMX_CIU_DINT_FUNC()</span>
<a name="l00234"></a><a class="code" href="cvmx-ciu-defs_8h.html#a9f45537496e1ce938f4367b5ea416330">00234</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu-defs_8h.html#a9f45537496e1ce938f4367b5ea416330">CVMX_CIU_DINT_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l00235"></a>00235 {
<a name="l00236"></a>00236     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00237"></a>00237         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00238"></a>00238         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00239"></a>00239         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00240"></a>00240         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00241"></a>00241         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00242"></a>00242         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00243"></a>00243         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00244"></a>00244         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00245"></a>00245         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00246"></a>00246         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00247"></a>00247         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00248"></a>00248         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00249"></a>00249         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00250"></a>00250             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000720ull);
<a name="l00251"></a>00251         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00252"></a>00252             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00253"></a>00253                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001010000000180ull);
<a name="l00254"></a>00254             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00255"></a>00255                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001010000000180ull);
<a name="l00256"></a>00256         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00257"></a>00257         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00258"></a>00258             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001010000000180ull);
<a name="l00259"></a>00259     }
<a name="l00260"></a>00260     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001010000000180ull);
<a name="l00261"></a>00261 }
<a name="l00262"></a>00262 <span class="preprocessor">#endif</span>
<a name="l00263"></a>00263 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00264"></a>00264 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu-defs_8h.html#a528eb9a89698e7761796c34b0c641bff">CVMX_CIU_EN2_IOX_INT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00265"></a>00265 {
<a name="l00266"></a>00266     <span class="keywordflow">if</span> (!(
<a name="l00267"></a>00267           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00268"></a>00268           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00269"></a>00269           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00270"></a>00270           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00271"></a>00271         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU_EN2_IOX_INT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00272"></a>00272     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000107000000A600ull) + ((offset) &amp; 1) * 8;
<a name="l00273"></a>00273 }
<a name="l00274"></a>00274 <span class="preprocessor">#else</span>
<a name="l00275"></a><a class="code" href="cvmx-ciu-defs_8h.html#a528eb9a89698e7761796c34b0c641bff">00275</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_EN2_IOX_INT(offset) (CVMX_ADD_IO_SEG(0x000107000000A600ull) + ((offset) &amp; 1) * 8)</span>
<a name="l00276"></a>00276 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00277"></a>00277 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00278"></a>00278 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu-defs_8h.html#a874f269c390a81e600876277c3516cc7">CVMX_CIU_EN2_IOX_INT_W1C</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00279"></a>00279 {
<a name="l00280"></a>00280     <span class="keywordflow">if</span> (!(
<a name="l00281"></a>00281           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00282"></a>00282           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00283"></a>00283           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00284"></a>00284           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00285"></a>00285         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU_EN2_IOX_INT_W1C(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00286"></a>00286     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000107000000CE00ull) + ((offset) &amp; 1) * 8;
<a name="l00287"></a>00287 }
<a name="l00288"></a>00288 <span class="preprocessor">#else</span>
<a name="l00289"></a><a class="code" href="cvmx-ciu-defs_8h.html#a874f269c390a81e600876277c3516cc7">00289</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_EN2_IOX_INT_W1C(offset) (CVMX_ADD_IO_SEG(0x000107000000CE00ull) + ((offset) &amp; 1) * 8)</span>
<a name="l00290"></a>00290 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00291"></a>00291 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00292"></a>00292 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu-defs_8h.html#a2c19c87dfaac317ad9580aecc7dc771c">CVMX_CIU_EN2_IOX_INT_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00293"></a>00293 {
<a name="l00294"></a>00294     <span class="keywordflow">if</span> (!(
<a name="l00295"></a>00295           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00296"></a>00296           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00297"></a>00297           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00298"></a>00298           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00299"></a>00299         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU_EN2_IOX_INT_W1S(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00300"></a>00300     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000107000000AE00ull) + ((offset) &amp; 1) * 8;
<a name="l00301"></a>00301 }
<a name="l00302"></a>00302 <span class="preprocessor">#else</span>
<a name="l00303"></a><a class="code" href="cvmx-ciu-defs_8h.html#a2c19c87dfaac317ad9580aecc7dc771c">00303</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_EN2_IOX_INT_W1S(offset) (CVMX_ADD_IO_SEG(0x000107000000AE00ull) + ((offset) &amp; 1) * 8)</span>
<a name="l00304"></a>00304 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00305"></a>00305 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00306"></a>00306 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu-defs_8h.html#a5a523aaac3a23d3ac6fa71d41f035764">CVMX_CIU_EN2_PPX_IP2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00307"></a>00307 {
<a name="l00308"></a>00308     <span class="keywordflow">if</span> (!(
<a name="l00309"></a>00309           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00310"></a>00310           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 9))) ||
<a name="l00311"></a>00311           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00312"></a>00312           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 3)))))
<a name="l00313"></a>00313         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU_EN2_PPX_IP2(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00314"></a>00314     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000107000000A000ull) + ((offset) &amp; 15) * 8;
<a name="l00315"></a>00315 }
<a name="l00316"></a>00316 <span class="preprocessor">#else</span>
<a name="l00317"></a><a class="code" href="cvmx-ciu-defs_8h.html#a5a523aaac3a23d3ac6fa71d41f035764">00317</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_EN2_PPX_IP2(offset) (CVMX_ADD_IO_SEG(0x000107000000A000ull) + ((offset) &amp; 15) * 8)</span>
<a name="l00318"></a>00318 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00319"></a>00319 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00320"></a>00320 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu-defs_8h.html#a82fb345f6618ff879213bbe43640c545">CVMX_CIU_EN2_PPX_IP2_W1C</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00321"></a>00321 {
<a name="l00322"></a>00322     <span class="keywordflow">if</span> (!(
<a name="l00323"></a>00323           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00324"></a>00324           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 9))) ||
<a name="l00325"></a>00325           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00326"></a>00326           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 3)))))
<a name="l00327"></a>00327         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU_EN2_PPX_IP2_W1C(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00328"></a>00328     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000107000000C800ull) + ((offset) &amp; 15) * 8;
<a name="l00329"></a>00329 }
<a name="l00330"></a>00330 <span class="preprocessor">#else</span>
<a name="l00331"></a><a class="code" href="cvmx-ciu-defs_8h.html#a82fb345f6618ff879213bbe43640c545">00331</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_EN2_PPX_IP2_W1C(offset) (CVMX_ADD_IO_SEG(0x000107000000C800ull) + ((offset) &amp; 15) * 8)</span>
<a name="l00332"></a>00332 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00333"></a>00333 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00334"></a>00334 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu-defs_8h.html#a95192e4a79b4f3dbd4c4fa4f80f13388">CVMX_CIU_EN2_PPX_IP2_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00335"></a>00335 {
<a name="l00336"></a>00336     <span class="keywordflow">if</span> (!(
<a name="l00337"></a>00337           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00338"></a>00338           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 9))) ||
<a name="l00339"></a>00339           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00340"></a>00340           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 3)))))
<a name="l00341"></a>00341         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU_EN2_PPX_IP2_W1S(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00342"></a>00342     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000107000000A800ull) + ((offset) &amp; 15) * 8;
<a name="l00343"></a>00343 }
<a name="l00344"></a>00344 <span class="preprocessor">#else</span>
<a name="l00345"></a><a class="code" href="cvmx-ciu-defs_8h.html#a95192e4a79b4f3dbd4c4fa4f80f13388">00345</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_EN2_PPX_IP2_W1S(offset) (CVMX_ADD_IO_SEG(0x000107000000A800ull) + ((offset) &amp; 15) * 8)</span>
<a name="l00346"></a>00346 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00347"></a>00347 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00348"></a>00348 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu-defs_8h.html#a1ac06638e56e7478533202d86fe4e469">CVMX_CIU_EN2_PPX_IP3</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00349"></a>00349 {
<a name="l00350"></a>00350     <span class="keywordflow">if</span> (!(
<a name="l00351"></a>00351           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00352"></a>00352           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 9))) ||
<a name="l00353"></a>00353           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00354"></a>00354           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 3)))))
<a name="l00355"></a>00355         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU_EN2_PPX_IP3(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00356"></a>00356     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000107000000A200ull) + ((offset) &amp; 15) * 8;
<a name="l00357"></a>00357 }
<a name="l00358"></a>00358 <span class="preprocessor">#else</span>
<a name="l00359"></a><a class="code" href="cvmx-ciu-defs_8h.html#a1ac06638e56e7478533202d86fe4e469">00359</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_EN2_PPX_IP3(offset) (CVMX_ADD_IO_SEG(0x000107000000A200ull) + ((offset) &amp; 15) * 8)</span>
<a name="l00360"></a>00360 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00361"></a>00361 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00362"></a>00362 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu-defs_8h.html#a1da11298a580c94b66e3561bb2e054bf">CVMX_CIU_EN2_PPX_IP3_W1C</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00363"></a>00363 {
<a name="l00364"></a>00364     <span class="keywordflow">if</span> (!(
<a name="l00365"></a>00365           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00366"></a>00366           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 9))) ||
<a name="l00367"></a>00367           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00368"></a>00368           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 3)))))
<a name="l00369"></a>00369         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU_EN2_PPX_IP3_W1C(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00370"></a>00370     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000107000000CA00ull) + ((offset) &amp; 15) * 8;
<a name="l00371"></a>00371 }
<a name="l00372"></a>00372 <span class="preprocessor">#else</span>
<a name="l00373"></a><a class="code" href="cvmx-ciu-defs_8h.html#a1da11298a580c94b66e3561bb2e054bf">00373</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_EN2_PPX_IP3_W1C(offset) (CVMX_ADD_IO_SEG(0x000107000000CA00ull) + ((offset) &amp; 15) * 8)</span>
<a name="l00374"></a>00374 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00375"></a>00375 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00376"></a>00376 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu-defs_8h.html#a16ed1b14539120ad0e85546ca7a9af68">CVMX_CIU_EN2_PPX_IP3_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00377"></a>00377 {
<a name="l00378"></a>00378     <span class="keywordflow">if</span> (!(
<a name="l00379"></a>00379           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00380"></a>00380           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 9))) ||
<a name="l00381"></a>00381           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00382"></a>00382           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 3)))))
<a name="l00383"></a>00383         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU_EN2_PPX_IP3_W1S(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00384"></a>00384     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000107000000AA00ull) + ((offset) &amp; 15) * 8;
<a name="l00385"></a>00385 }
<a name="l00386"></a>00386 <span class="preprocessor">#else</span>
<a name="l00387"></a><a class="code" href="cvmx-ciu-defs_8h.html#a16ed1b14539120ad0e85546ca7a9af68">00387</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_EN2_PPX_IP3_W1S(offset) (CVMX_ADD_IO_SEG(0x000107000000AA00ull) + ((offset) &amp; 15) * 8)</span>
<a name="l00388"></a>00388 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00389"></a>00389 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00390"></a>00390 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu-defs_8h.html#a2ac5d9da926ba3ef1ce102c796f7eedf">CVMX_CIU_EN2_PPX_IP4</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00391"></a>00391 {
<a name="l00392"></a>00392     <span class="keywordflow">if</span> (!(
<a name="l00393"></a>00393           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00394"></a>00394           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 9))) ||
<a name="l00395"></a>00395           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00396"></a>00396           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 3)))))
<a name="l00397"></a>00397         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU_EN2_PPX_IP4(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00398"></a>00398     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000107000000A400ull) + ((offset) &amp; 15) * 8;
<a name="l00399"></a>00399 }
<a name="l00400"></a>00400 <span class="preprocessor">#else</span>
<a name="l00401"></a><a class="code" href="cvmx-ciu-defs_8h.html#a2ac5d9da926ba3ef1ce102c796f7eedf">00401</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_EN2_PPX_IP4(offset) (CVMX_ADD_IO_SEG(0x000107000000A400ull) + ((offset) &amp; 15) * 8)</span>
<a name="l00402"></a>00402 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00403"></a>00403 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00404"></a>00404 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu-defs_8h.html#a4642750d553a65e87094206626fff452">CVMX_CIU_EN2_PPX_IP4_W1C</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00405"></a>00405 {
<a name="l00406"></a>00406     <span class="keywordflow">if</span> (!(
<a name="l00407"></a>00407           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00408"></a>00408           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 9))) ||
<a name="l00409"></a>00409           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00410"></a>00410           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 3)))))
<a name="l00411"></a>00411         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU_EN2_PPX_IP4_W1C(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00412"></a>00412     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000107000000CC00ull) + ((offset) &amp; 15) * 8;
<a name="l00413"></a>00413 }
<a name="l00414"></a>00414 <span class="preprocessor">#else</span>
<a name="l00415"></a><a class="code" href="cvmx-ciu-defs_8h.html#a4642750d553a65e87094206626fff452">00415</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_EN2_PPX_IP4_W1C(offset) (CVMX_ADD_IO_SEG(0x000107000000CC00ull) + ((offset) &amp; 15) * 8)</span>
<a name="l00416"></a>00416 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00417"></a>00417 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00418"></a>00418 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu-defs_8h.html#a71eed945c488cf65d84e1b872c90f373">CVMX_CIU_EN2_PPX_IP4_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00419"></a>00419 {
<a name="l00420"></a>00420     <span class="keywordflow">if</span> (!(
<a name="l00421"></a>00421           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00422"></a>00422           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 9))) ||
<a name="l00423"></a>00423           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00424"></a>00424           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 3)))))
<a name="l00425"></a>00425         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU_EN2_PPX_IP4_W1S(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00426"></a>00426     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000107000000AC00ull) + ((offset) &amp; 15) * 8;
<a name="l00427"></a>00427 }
<a name="l00428"></a>00428 <span class="preprocessor">#else</span>
<a name="l00429"></a><a class="code" href="cvmx-ciu-defs_8h.html#a71eed945c488cf65d84e1b872c90f373">00429</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_EN2_PPX_IP4_W1S(offset) (CVMX_ADD_IO_SEG(0x000107000000AC00ull) + ((offset) &amp; 15) * 8)</span>
<a name="l00430"></a>00430 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00431"></a>00431 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00432"></a>00432 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_FUSE CVMX_CIU_FUSE_FUNC()</span>
<a name="l00433"></a>00433 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu-defs_8h.html#afeb786b93874edb8b6eccfe57438ba15">CVMX_CIU_FUSE_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l00434"></a>00434 {
<a name="l00435"></a>00435     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00436"></a>00436         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00437"></a>00437         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00438"></a>00438         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00439"></a>00439         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00440"></a>00440         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00441"></a>00441         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00442"></a>00442         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00443"></a>00443         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00444"></a>00444         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00445"></a>00445         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00446"></a>00446         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00447"></a>00447         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00448"></a>00448         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00449"></a>00449             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000728ull);
<a name="l00450"></a>00450             <span class="keywordflow">break</span>;
<a name="l00451"></a>00451         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00452"></a>00452             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00453"></a>00453                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010100000001A0ull);
<a name="l00454"></a>00454             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00455"></a>00455                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010100000001A0ull);
<a name="l00456"></a>00456         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00457"></a>00457         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00458"></a>00458             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010100000001A0ull);
<a name="l00459"></a>00459             <span class="keywordflow">break</span>;
<a name="l00460"></a>00460     }
<a name="l00461"></a>00461     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU_FUSE not supported on this chip\n&quot;</span>);
<a name="l00462"></a>00462     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010100000001A0ull);
<a name="l00463"></a>00463 }
<a name="l00464"></a>00464 <span class="preprocessor">#else</span>
<a name="l00465"></a><a class="code" href="cvmx-ciu-defs_8h.html#a0ae7b596ae0971120179b7f577bfea93">00465</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_FUSE CVMX_CIU_FUSE_FUNC()</span>
<a name="l00466"></a><a class="code" href="cvmx-ciu-defs_8h.html#afeb786b93874edb8b6eccfe57438ba15">00466</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu-defs_8h.html#afeb786b93874edb8b6eccfe57438ba15">CVMX_CIU_FUSE_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l00467"></a>00467 {
<a name="l00468"></a>00468     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00469"></a>00469         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00470"></a>00470         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00471"></a>00471         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00472"></a>00472         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00473"></a>00473         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00474"></a>00474         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00475"></a>00475         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00476"></a>00476         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00477"></a>00477         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00478"></a>00478         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00479"></a>00479         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00480"></a>00480         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00481"></a>00481         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00482"></a>00482             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000728ull);
<a name="l00483"></a>00483         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00484"></a>00484             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00485"></a>00485                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010100000001A0ull);
<a name="l00486"></a>00486             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00487"></a>00487                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010100000001A0ull);
<a name="l00488"></a>00488         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00489"></a>00489         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00490"></a>00490             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010100000001A0ull);
<a name="l00491"></a>00491     }
<a name="l00492"></a>00492     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010100000001A0ull);
<a name="l00493"></a>00493 }
<a name="l00494"></a>00494 <span class="preprocessor">#endif</span>
<a name="l00495"></a><a class="code" href="cvmx-ciu-defs_8h.html#ace21970bd48f2012dd104720b31befcc">00495</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_GSTOP (CVMX_ADD_IO_SEG(0x0001070000000710ull))</span>
<a name="l00496"></a>00496 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00497"></a>00497 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_INT33_SUM0 CVMX_CIU_INT33_SUM0_FUNC()</span>
<a name="l00498"></a>00498 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_CIU_INT33_SUM0_FUNC(<span class="keywordtype">void</span>)
<a name="l00499"></a>00499 {
<a name="l00500"></a>00500     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00501"></a>00501         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU_INT33_SUM0 not supported on this chip\n&quot;</span>);
<a name="l00502"></a>00502     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000110ull);
<a name="l00503"></a>00503 }
<a name="l00504"></a>00504 <span class="preprocessor">#else</span>
<a name="l00505"></a><a class="code" href="cvmx-ciu-defs_8h.html#a9c0b022eb4600b79e04f009b3b830e1d">00505</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_INT33_SUM0 (CVMX_ADD_IO_SEG(0x0001070000000110ull))</span>
<a name="l00506"></a>00506 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00507"></a>00507 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00508"></a>00508 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_INTR_SLOWDOWN CVMX_CIU_INTR_SLOWDOWN_FUNC()</span>
<a name="l00509"></a>00509 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_CIU_INTR_SLOWDOWN_FUNC(<span class="keywordtype">void</span>)
<a name="l00510"></a>00510 {
<a name="l00511"></a>00511     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>)))
<a name="l00512"></a>00512         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU_INTR_SLOWDOWN not supported on this chip\n&quot;</span>);
<a name="l00513"></a>00513     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010700000007D0ull);
<a name="l00514"></a>00514 }
<a name="l00515"></a>00515 <span class="preprocessor">#else</span>
<a name="l00516"></a><a class="code" href="cvmx-ciu-defs_8h.html#ad49b87a531755b0cd0d881a056c0cc09">00516</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_INTR_SLOWDOWN (CVMX_ADD_IO_SEG(0x00010700000007D0ull))</span>
<a name="l00517"></a>00517 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00518"></a>00518 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00519"></a>00519 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu-defs_8h.html#afb17b8869c5ce7c2943031a757ed9630">CVMX_CIU_INTX_EN0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00520"></a>00520 {
<a name="l00521"></a>00521     <span class="keywordflow">if</span> (!(
<a name="l00522"></a>00522           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset &lt;= 1) || (offset == 32))) ||
<a name="l00523"></a>00523           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset &lt;= 3) || (offset == 32))) ||
<a name="l00524"></a>00524           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 32))) ||
<a name="l00525"></a>00525           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 3) || (offset == 32))) ||
<a name="l00526"></a>00526           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 7) || (offset == 32))) ||
<a name="l00527"></a>00527           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 23) || (offset == 32))) ||
<a name="l00528"></a>00528           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 32))) ||
<a name="l00529"></a>00529           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 7) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 33)))) ||
<a name="l00530"></a>00530           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 11) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 33)))) ||
<a name="l00531"></a>00531           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 19) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 33)))) ||
<a name="l00532"></a>00532           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 7) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 33)))) ||
<a name="l00533"></a>00533           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 7) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 33))))))
<a name="l00534"></a>00534         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU_INTX_EN0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00535"></a>00535     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000200ull) + ((offset) &amp; 63) * 16;
<a name="l00536"></a>00536 }
<a name="l00537"></a>00537 <span class="preprocessor">#else</span>
<a name="l00538"></a><a class="code" href="cvmx-ciu-defs_8h.html#afb17b8869c5ce7c2943031a757ed9630">00538</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_INTX_EN0(offset) (CVMX_ADD_IO_SEG(0x0001070000000200ull) + ((offset) &amp; 63) * 16)</span>
<a name="l00539"></a>00539 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00540"></a>00540 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00541"></a>00541 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu-defs_8h.html#a1800761ed9021ac5de20c9a6ad1f33a1">CVMX_CIU_INTX_EN0_W1C</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00542"></a>00542 {
<a name="l00543"></a>00543     <span class="keywordflow">if</span> (!(
<a name="l00544"></a>00544           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 7) || (offset == 32))) ||
<a name="l00545"></a>00545           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 23) || (offset == 32))) ||
<a name="l00546"></a>00546           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 32))) ||
<a name="l00547"></a>00547           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 7) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 33)))) ||
<a name="l00548"></a>00548           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 11) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 33)))) ||
<a name="l00549"></a>00549           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 19) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 33)))) ||
<a name="l00550"></a>00550           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 7) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 33)))) ||
<a name="l00551"></a>00551           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 7) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 33))))))
<a name="l00552"></a>00552         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU_INTX_EN0_W1C(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00553"></a>00553     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000002200ull) + ((offset) &amp; 63) * 16;
<a name="l00554"></a>00554 }
<a name="l00555"></a>00555 <span class="preprocessor">#else</span>
<a name="l00556"></a><a class="code" href="cvmx-ciu-defs_8h.html#a1800761ed9021ac5de20c9a6ad1f33a1">00556</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_INTX_EN0_W1C(offset) (CVMX_ADD_IO_SEG(0x0001070000002200ull) + ((offset) &amp; 63) * 16)</span>
<a name="l00557"></a>00557 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00558"></a>00558 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00559"></a>00559 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu-defs_8h.html#a2dc30f9d3bc80b8039825917c8fef4c8">CVMX_CIU_INTX_EN0_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00560"></a>00560 {
<a name="l00561"></a>00561     <span class="keywordflow">if</span> (!(
<a name="l00562"></a>00562           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 7) || (offset == 32))) ||
<a name="l00563"></a>00563           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 23) || (offset == 32))) ||
<a name="l00564"></a>00564           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 32))) ||
<a name="l00565"></a>00565           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 7) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 33)))) ||
<a name="l00566"></a>00566           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 11) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 33)))) ||
<a name="l00567"></a>00567           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 19) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 33)))) ||
<a name="l00568"></a>00568           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 7) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 33)))) ||
<a name="l00569"></a>00569           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 7) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 33))))))
<a name="l00570"></a>00570         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU_INTX_EN0_W1S(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00571"></a>00571     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000006200ull) + ((offset) &amp; 63) * 16;
<a name="l00572"></a>00572 }
<a name="l00573"></a>00573 <span class="preprocessor">#else</span>
<a name="l00574"></a><a class="code" href="cvmx-ciu-defs_8h.html#a2dc30f9d3bc80b8039825917c8fef4c8">00574</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_INTX_EN0_W1S(offset) (CVMX_ADD_IO_SEG(0x0001070000006200ull) + ((offset) &amp; 63) * 16)</span>
<a name="l00575"></a>00575 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00576"></a>00576 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00577"></a>00577 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu-defs_8h.html#ab5901ac2960c2fe7ae8edccd51bb4f7e">CVMX_CIU_INTX_EN1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00578"></a>00578 {
<a name="l00579"></a>00579     <span class="keywordflow">if</span> (!(
<a name="l00580"></a>00580           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset &lt;= 1) || (offset == 32))) ||
<a name="l00581"></a>00581           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset &lt;= 3) || (offset == 32))) ||
<a name="l00582"></a>00582           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 32))) ||
<a name="l00583"></a>00583           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 3) || (offset == 32))) ||
<a name="l00584"></a>00584           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 7) || (offset == 32))) ||
<a name="l00585"></a>00585           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 23) || (offset == 32))) ||
<a name="l00586"></a>00586           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 32))) ||
<a name="l00587"></a>00587           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 7) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 33)))) ||
<a name="l00588"></a>00588           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 11) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 33)))) ||
<a name="l00589"></a>00589           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 19) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 33)))) ||
<a name="l00590"></a>00590           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 7) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 33)))) ||
<a name="l00591"></a>00591           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 7) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 33))))))
<a name="l00592"></a>00592         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU_INTX_EN1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00593"></a>00593     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000208ull) + ((offset) &amp; 63) * 16;
<a name="l00594"></a>00594 }
<a name="l00595"></a>00595 <span class="preprocessor">#else</span>
<a name="l00596"></a><a class="code" href="cvmx-ciu-defs_8h.html#ab5901ac2960c2fe7ae8edccd51bb4f7e">00596</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_INTX_EN1(offset) (CVMX_ADD_IO_SEG(0x0001070000000208ull) + ((offset) &amp; 63) * 16)</span>
<a name="l00597"></a>00597 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00598"></a>00598 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00599"></a>00599 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu-defs_8h.html#a80250956722576a61069a741259befd7">CVMX_CIU_INTX_EN1_W1C</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00600"></a>00600 {
<a name="l00601"></a>00601     <span class="keywordflow">if</span> (!(
<a name="l00602"></a>00602           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 7) || (offset == 32))) ||
<a name="l00603"></a>00603           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 23) || (offset == 32))) ||
<a name="l00604"></a>00604           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 32))) ||
<a name="l00605"></a>00605           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 7) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 33)))) ||
<a name="l00606"></a>00606           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 11) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 33)))) ||
<a name="l00607"></a>00607           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 19) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 33)))) ||
<a name="l00608"></a>00608           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 7) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 33)))) ||
<a name="l00609"></a>00609           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 7) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 33))))))
<a name="l00610"></a>00610         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU_INTX_EN1_W1C(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00611"></a>00611     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000002208ull) + ((offset) &amp; 63) * 16;
<a name="l00612"></a>00612 }
<a name="l00613"></a>00613 <span class="preprocessor">#else</span>
<a name="l00614"></a><a class="code" href="cvmx-ciu-defs_8h.html#a80250956722576a61069a741259befd7">00614</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_INTX_EN1_W1C(offset) (CVMX_ADD_IO_SEG(0x0001070000002208ull) + ((offset) &amp; 63) * 16)</span>
<a name="l00615"></a>00615 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00616"></a>00616 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00617"></a>00617 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu-defs_8h.html#a5807d5b5766cbbbac3f15a01ec7d6bf3">CVMX_CIU_INTX_EN1_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00618"></a>00618 {
<a name="l00619"></a>00619     <span class="keywordflow">if</span> (!(
<a name="l00620"></a>00620           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 7) || (offset == 32))) ||
<a name="l00621"></a>00621           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 23) || (offset == 32))) ||
<a name="l00622"></a>00622           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 32))) ||
<a name="l00623"></a>00623           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 7) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 33)))) ||
<a name="l00624"></a>00624           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 11) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 33)))) ||
<a name="l00625"></a>00625           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 19) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 33)))) ||
<a name="l00626"></a>00626           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 7) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 33)))) ||
<a name="l00627"></a>00627           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 7) || ((offset &gt;= 32) &amp;&amp; (offset &lt;= 33))))))
<a name="l00628"></a>00628         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU_INTX_EN1_W1S(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00629"></a>00629     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000006208ull) + ((offset) &amp; 63) * 16;
<a name="l00630"></a>00630 }
<a name="l00631"></a>00631 <span class="preprocessor">#else</span>
<a name="l00632"></a><a class="code" href="cvmx-ciu-defs_8h.html#a5807d5b5766cbbbac3f15a01ec7d6bf3">00632</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_INTX_EN1_W1S(offset) (CVMX_ADD_IO_SEG(0x0001070000006208ull) + ((offset) &amp; 63) * 16)</span>
<a name="l00633"></a>00633 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00634"></a>00634 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00635"></a>00635 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu-defs_8h.html#af9469ae86a230c2f9e24be84033bc12c">CVMX_CIU_INTX_EN4_0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00636"></a>00636 {
<a name="l00637"></a>00637     <span class="keywordflow">if</span> (!(
<a name="l00638"></a>00638           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00639"></a>00639           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00640"></a>00640           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 11))) ||
<a name="l00641"></a>00641           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 15))) ||
<a name="l00642"></a>00642           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00643"></a>00643           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 5))) ||
<a name="l00644"></a>00644           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 9))) ||
<a name="l00645"></a>00645           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00646"></a>00646           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 3)))))
<a name="l00647"></a>00647         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU_INTX_EN4_0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00648"></a>00648     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000C80ull) + ((offset) &amp; 15) * 16;
<a name="l00649"></a>00649 }
<a name="l00650"></a>00650 <span class="preprocessor">#else</span>
<a name="l00651"></a><a class="code" href="cvmx-ciu-defs_8h.html#af9469ae86a230c2f9e24be84033bc12c">00651</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_INTX_EN4_0(offset) (CVMX_ADD_IO_SEG(0x0001070000000C80ull) + ((offset) &amp; 15) * 16)</span>
<a name="l00652"></a>00652 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00653"></a>00653 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00654"></a>00654 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu-defs_8h.html#a8a428275a0f01bff3f0ced21c89241bc">CVMX_CIU_INTX_EN4_0_W1C</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00655"></a>00655 {
<a name="l00656"></a>00656     <span class="keywordflow">if</span> (!(
<a name="l00657"></a>00657           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00658"></a>00658           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 11))) ||
<a name="l00659"></a>00659           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 15))) ||
<a name="l00660"></a>00660           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00661"></a>00661           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 5))) ||
<a name="l00662"></a>00662           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 9))) ||
<a name="l00663"></a>00663           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00664"></a>00664           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 3)))))
<a name="l00665"></a>00665         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU_INTX_EN4_0_W1C(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00666"></a>00666     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000002C80ull) + ((offset) &amp; 15) * 16;
<a name="l00667"></a>00667 }
<a name="l00668"></a>00668 <span class="preprocessor">#else</span>
<a name="l00669"></a><a class="code" href="cvmx-ciu-defs_8h.html#a8a428275a0f01bff3f0ced21c89241bc">00669</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_INTX_EN4_0_W1C(offset) (CVMX_ADD_IO_SEG(0x0001070000002C80ull) + ((offset) &amp; 15) * 16)</span>
<a name="l00670"></a>00670 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00671"></a>00671 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00672"></a>00672 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu-defs_8h.html#a652aadf1d40e86c86b26dbc30b7f95e9">CVMX_CIU_INTX_EN4_0_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00673"></a>00673 {
<a name="l00674"></a>00674     <span class="keywordflow">if</span> (!(
<a name="l00675"></a>00675           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00676"></a>00676           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 11))) ||
<a name="l00677"></a>00677           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 15))) ||
<a name="l00678"></a>00678           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00679"></a>00679           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 5))) ||
<a name="l00680"></a>00680           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 9))) ||
<a name="l00681"></a>00681           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00682"></a>00682           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 3)))))
<a name="l00683"></a>00683         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU_INTX_EN4_0_W1S(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00684"></a>00684     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000006C80ull) + ((offset) &amp; 15) * 16;
<a name="l00685"></a>00685 }
<a name="l00686"></a>00686 <span class="preprocessor">#else</span>
<a name="l00687"></a><a class="code" href="cvmx-ciu-defs_8h.html#a652aadf1d40e86c86b26dbc30b7f95e9">00687</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_INTX_EN4_0_W1S(offset) (CVMX_ADD_IO_SEG(0x0001070000006C80ull) + ((offset) &amp; 15) * 16)</span>
<a name="l00688"></a>00688 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00689"></a>00689 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00690"></a>00690 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu-defs_8h.html#aa0f286fa7d88f68c11d7b1567d3ade9e">CVMX_CIU_INTX_EN4_1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00691"></a>00691 {
<a name="l00692"></a>00692     <span class="keywordflow">if</span> (!(
<a name="l00693"></a>00693           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00694"></a>00694           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00695"></a>00695           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 11))) ||
<a name="l00696"></a>00696           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 15))) ||
<a name="l00697"></a>00697           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00698"></a>00698           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 5))) ||
<a name="l00699"></a>00699           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 9))) ||
<a name="l00700"></a>00700           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00701"></a>00701           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 3)))))
<a name="l00702"></a>00702         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU_INTX_EN4_1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00703"></a>00703     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000C88ull) + ((offset) &amp; 15) * 16;
<a name="l00704"></a>00704 }
<a name="l00705"></a>00705 <span class="preprocessor">#else</span>
<a name="l00706"></a><a class="code" href="cvmx-ciu-defs_8h.html#aa0f286fa7d88f68c11d7b1567d3ade9e">00706</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_INTX_EN4_1(offset) (CVMX_ADD_IO_SEG(0x0001070000000C88ull) + ((offset) &amp; 15) * 16)</span>
<a name="l00707"></a>00707 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00708"></a>00708 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00709"></a>00709 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu-defs_8h.html#a563706d9e85d2e239519110a2f899beb">CVMX_CIU_INTX_EN4_1_W1C</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00710"></a>00710 {
<a name="l00711"></a>00711     <span class="keywordflow">if</span> (!(
<a name="l00712"></a>00712           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00713"></a>00713           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 11))) ||
<a name="l00714"></a>00714           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 15))) ||
<a name="l00715"></a>00715           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00716"></a>00716           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 5))) ||
<a name="l00717"></a>00717           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 9))) ||
<a name="l00718"></a>00718           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00719"></a>00719           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 3)))))
<a name="l00720"></a>00720         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU_INTX_EN4_1_W1C(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00721"></a>00721     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000002C88ull) + ((offset) &amp; 15) * 16;
<a name="l00722"></a>00722 }
<a name="l00723"></a>00723 <span class="preprocessor">#else</span>
<a name="l00724"></a><a class="code" href="cvmx-ciu-defs_8h.html#a563706d9e85d2e239519110a2f899beb">00724</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_INTX_EN4_1_W1C(offset) (CVMX_ADD_IO_SEG(0x0001070000002C88ull) + ((offset) &amp; 15) * 16)</span>
<a name="l00725"></a>00725 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00726"></a>00726 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00727"></a>00727 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu-defs_8h.html#a6a70d74db6fd8f4d1d6d7e29ae8b6718">CVMX_CIU_INTX_EN4_1_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00728"></a>00728 {
<a name="l00729"></a>00729     <span class="keywordflow">if</span> (!(
<a name="l00730"></a>00730           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00731"></a>00731           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 11))) ||
<a name="l00732"></a>00732           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 15))) ||
<a name="l00733"></a>00733           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00734"></a>00734           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 5))) ||
<a name="l00735"></a>00735           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 9))) ||
<a name="l00736"></a>00736           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00737"></a>00737           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 3)))))
<a name="l00738"></a>00738         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU_INTX_EN4_1_W1S(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00739"></a>00739     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000006C88ull) + ((offset) &amp; 15) * 16;
<a name="l00740"></a>00740 }
<a name="l00741"></a>00741 <span class="preprocessor">#else</span>
<a name="l00742"></a><a class="code" href="cvmx-ciu-defs_8h.html#a6a70d74db6fd8f4d1d6d7e29ae8b6718">00742</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_INTX_EN4_1_W1S(offset) (CVMX_ADD_IO_SEG(0x0001070000006C88ull) + ((offset) &amp; 15) * 16)</span>
<a name="l00743"></a>00743 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00744"></a>00744 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00745"></a>00745 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu-defs_8h.html#a0ae7579d9ebbab50c900127d29e89226">CVMX_CIU_INTX_SUM0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00746"></a>00746 {
<a name="l00747"></a>00747     <span class="keywordflow">if</span> (!(
<a name="l00748"></a>00748           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset &lt;= 1) || (offset == 32))) ||
<a name="l00749"></a>00749           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset &lt;= 3) || (offset == 32))) ||
<a name="l00750"></a>00750           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 32))) ||
<a name="l00751"></a>00751           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 3) || (offset == 32))) ||
<a name="l00752"></a>00752           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 7) || (offset == 32))) ||
<a name="l00753"></a>00753           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 23) || (offset == 32))) ||
<a name="l00754"></a>00754           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 32))) ||
<a name="l00755"></a>00755           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 7) || (offset == 32))) ||
<a name="l00756"></a>00756           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 11) || (offset == 32))) ||
<a name="l00757"></a>00757           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 19) || (offset == 32))) ||
<a name="l00758"></a>00758           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 7) || (offset == 32))) ||
<a name="l00759"></a>00759           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 7) || (offset == 32)))))
<a name="l00760"></a>00760         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU_INTX_SUM0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00761"></a>00761     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000000ull) + ((offset) &amp; 63) * 8;
<a name="l00762"></a>00762 }
<a name="l00763"></a>00763 <span class="preprocessor">#else</span>
<a name="l00764"></a><a class="code" href="cvmx-ciu-defs_8h.html#a0ae7579d9ebbab50c900127d29e89226">00764</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_INTX_SUM0(offset) (CVMX_ADD_IO_SEG(0x0001070000000000ull) + ((offset) &amp; 63) * 8)</span>
<a name="l00765"></a>00765 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00766"></a>00766 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00767"></a>00767 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu-defs_8h.html#a7f3e63cd5836e99f69c4e54e168d25a7">CVMX_CIU_INTX_SUM4</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00768"></a>00768 {
<a name="l00769"></a>00769     <span class="keywordflow">if</span> (!(
<a name="l00770"></a>00770           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00771"></a>00771           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00772"></a>00772           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 11))) ||
<a name="l00773"></a>00773           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 15))) ||
<a name="l00774"></a>00774           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00775"></a>00775           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 5))) ||
<a name="l00776"></a>00776           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 9))) ||
<a name="l00777"></a>00777           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00778"></a>00778           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 3)))))
<a name="l00779"></a>00779         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU_INTX_SUM4(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00780"></a>00780     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000C00ull) + ((offset) &amp; 15) * 8;
<a name="l00781"></a>00781 }
<a name="l00782"></a>00782 <span class="preprocessor">#else</span>
<a name="l00783"></a><a class="code" href="cvmx-ciu-defs_8h.html#a7f3e63cd5836e99f69c4e54e168d25a7">00783</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_INTX_SUM4(offset) (CVMX_ADD_IO_SEG(0x0001070000000C00ull) + ((offset) &amp; 15) * 8)</span>
<a name="l00784"></a>00784 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00785"></a>00785 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00786"></a>00786 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_INT_DBG_SEL CVMX_CIU_INT_DBG_SEL_FUNC()</span>
<a name="l00787"></a>00787 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_CIU_INT_DBG_SEL_FUNC(<span class="keywordtype">void</span>)
<a name="l00788"></a>00788 {
<a name="l00789"></a>00789     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00790"></a>00790         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU_INT_DBG_SEL not supported on this chip\n&quot;</span>);
<a name="l00791"></a>00791     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010700000007D0ull);
<a name="l00792"></a>00792 }
<a name="l00793"></a>00793 <span class="preprocessor">#else</span>
<a name="l00794"></a><a class="code" href="cvmx-ciu-defs_8h.html#a559712a8553ead940220ea650137f5f3">00794</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_INT_DBG_SEL (CVMX_ADD_IO_SEG(0x00010700000007D0ull))</span>
<a name="l00795"></a>00795 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00796"></a>00796 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00797"></a>00797 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_INT_SUM1 CVMX_CIU_INT_SUM1_FUNC()</span>
<a name="l00798"></a>00798 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_CIU_INT_SUM1_FUNC(<span class="keywordtype">void</span>)
<a name="l00799"></a>00799 {
<a name="l00800"></a>00800     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a6ce566b7e81b310c811756f6cf7c0dcf">OCTEON_CN5XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00801"></a>00801         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU_INT_SUM1 not supported on this chip\n&quot;</span>);
<a name="l00802"></a>00802     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000108ull);
<a name="l00803"></a>00803 }
<a name="l00804"></a>00804 <span class="preprocessor">#else</span>
<a name="l00805"></a><a class="code" href="cvmx-ciu-defs_8h.html#af9e0465df935fbe571e387f4cf9701b5">00805</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_INT_SUM1 (CVMX_ADD_IO_SEG(0x0001070000000108ull))</span>
<a name="l00806"></a>00806 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00807"></a>00807 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00808"></a>00808 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu-defs_8h.html#a5bd7506ef93967dbe8955c73872c8121">CVMX_CIU_MBOX_CLRX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00809"></a>00809 {
<a name="l00810"></a>00810     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00811"></a>00811         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00812"></a>00812             <span class="keywordflow">if</span> ((offset &lt;= 11))
<a name="l00813"></a>00813                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000680ull) + ((offset) &amp; 15) * 8;
<a name="l00814"></a>00814             <span class="keywordflow">break</span>;
<a name="l00815"></a>00815         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00816"></a>00816         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00817"></a>00817         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00818"></a>00818         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00819"></a>00819             <span class="keywordflow">if</span> ((offset &lt;= 3))
<a name="l00820"></a>00820                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000680ull) + ((offset) &amp; 3) * 8;
<a name="l00821"></a>00821             <span class="keywordflow">break</span>;
<a name="l00822"></a>00822         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00823"></a>00823         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00824"></a>00824             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00825"></a>00825                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000680ull) + ((offset) &amp; 1) * 8;
<a name="l00826"></a>00826             <span class="keywordflow">break</span>;
<a name="l00827"></a>00827         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00828"></a>00828         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00829"></a>00829             <span class="keywordflow">if</span> ((offset &lt;= 15))
<a name="l00830"></a>00830                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000680ull) + ((offset) &amp; 15) * 8;
<a name="l00831"></a>00831             <span class="keywordflow">break</span>;
<a name="l00832"></a>00832         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00833"></a>00833             <span class="keywordflow">if</span> ((offset &lt;= 9))
<a name="l00834"></a>00834                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000680ull) + ((offset) &amp; 15) * 8;
<a name="l00835"></a>00835             <span class="keywordflow">break</span>;
<a name="l00836"></a>00836         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00837"></a>00837             <span class="keywordflow">if</span> ((offset &lt;= 5))
<a name="l00838"></a>00838                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000680ull) + ((offset) &amp; 7) * 8;
<a name="l00839"></a>00839             <span class="keywordflow">break</span>;
<a name="l00840"></a>00840         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00841"></a>00841             <span class="keywordflow">if</span> ((offset == 0))
<a name="l00842"></a>00842                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000680ull) + ((offset) &amp; 0) * 8;
<a name="l00843"></a>00843             <span class="keywordflow">break</span>;
<a name="l00844"></a>00844         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00845"></a>00845             <span class="keywordflow">if</span> ((offset &lt;= 31))
<a name="l00846"></a>00846                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100100600ull) + ((offset) &amp; 31) * 8;
<a name="l00847"></a>00847             <span class="keywordflow">break</span>;
<a name="l00848"></a>00848     }
<a name="l00849"></a>00849     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU_MBOX_CLRX (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l00850"></a>00850     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000680ull) + ((offset) &amp; 3) * 8;
<a name="l00851"></a>00851 }
<a name="l00852"></a>00852 <span class="preprocessor">#else</span>
<a name="l00853"></a><a class="code" href="cvmx-ciu-defs_8h.html#a5bd7506ef93967dbe8955c73872c8121">00853</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu-defs_8h.html#a5bd7506ef93967dbe8955c73872c8121">CVMX_CIU_MBOX_CLRX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00854"></a>00854 {
<a name="l00855"></a>00855     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00856"></a>00856         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00857"></a>00857             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000680ull) + (offset) * 8;
<a name="l00858"></a>00858         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00859"></a>00859         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00860"></a>00860         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00861"></a>00861         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00862"></a>00862             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000680ull) + (offset) * 8;
<a name="l00863"></a>00863         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00864"></a>00864         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00865"></a>00865             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000680ull) + (offset) * 8;
<a name="l00866"></a>00866         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00867"></a>00867         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00868"></a>00868             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000680ull) + (offset) * 8;
<a name="l00869"></a>00869         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00870"></a>00870             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000680ull) + (offset) * 8;
<a name="l00871"></a>00871         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00872"></a>00872             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000680ull) + (offset) * 8;
<a name="l00873"></a>00873         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00874"></a>00874             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000680ull) + (offset) * 8;
<a name="l00875"></a>00875         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00876"></a>00876             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100100600ull) + (offset) * 8;
<a name="l00877"></a>00877     }
<a name="l00878"></a>00878     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000680ull) + (offset) * 8;
<a name="l00879"></a>00879 }
<a name="l00880"></a>00880 <span class="preprocessor">#endif</span>
<a name="l00881"></a>00881 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00882"></a>00882 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu-defs_8h.html#a40cfb5560541a7a4fba71095ca275f27">CVMX_CIU_MBOX_SETX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00883"></a>00883 {
<a name="l00884"></a>00884     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00885"></a>00885         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00886"></a>00886             <span class="keywordflow">if</span> ((offset &lt;= 11))
<a name="l00887"></a>00887                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000600ull) + ((offset) &amp; 15) * 8;
<a name="l00888"></a>00888             <span class="keywordflow">break</span>;
<a name="l00889"></a>00889         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00890"></a>00890         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00891"></a>00891         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00892"></a>00892         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00893"></a>00893             <span class="keywordflow">if</span> ((offset &lt;= 3))
<a name="l00894"></a>00894                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000600ull) + ((offset) &amp; 3) * 8;
<a name="l00895"></a>00895             <span class="keywordflow">break</span>;
<a name="l00896"></a>00896         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00897"></a>00897         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00898"></a>00898             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00899"></a>00899                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000600ull) + ((offset) &amp; 1) * 8;
<a name="l00900"></a>00900             <span class="keywordflow">break</span>;
<a name="l00901"></a>00901         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00902"></a>00902         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00903"></a>00903             <span class="keywordflow">if</span> ((offset &lt;= 15))
<a name="l00904"></a>00904                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000600ull) + ((offset) &amp; 15) * 8;
<a name="l00905"></a>00905             <span class="keywordflow">break</span>;
<a name="l00906"></a>00906         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00907"></a>00907             <span class="keywordflow">if</span> ((offset &lt;= 9))
<a name="l00908"></a>00908                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000600ull) + ((offset) &amp; 15) * 8;
<a name="l00909"></a>00909             <span class="keywordflow">break</span>;
<a name="l00910"></a>00910         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00911"></a>00911             <span class="keywordflow">if</span> ((offset &lt;= 5))
<a name="l00912"></a>00912                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000600ull) + ((offset) &amp; 7) * 8;
<a name="l00913"></a>00913             <span class="keywordflow">break</span>;
<a name="l00914"></a>00914         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00915"></a>00915             <span class="keywordflow">if</span> ((offset == 0))
<a name="l00916"></a>00916                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000600ull) + ((offset) &amp; 0) * 8;
<a name="l00917"></a>00917             <span class="keywordflow">break</span>;
<a name="l00918"></a>00918         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00919"></a>00919             <span class="keywordflow">if</span> ((offset &lt;= 31))
<a name="l00920"></a>00920                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100100400ull) + ((offset) &amp; 31) * 8;
<a name="l00921"></a>00921             <span class="keywordflow">break</span>;
<a name="l00922"></a>00922     }
<a name="l00923"></a>00923     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU_MBOX_SETX (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l00924"></a>00924     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000600ull) + ((offset) &amp; 3) * 8;
<a name="l00925"></a>00925 }
<a name="l00926"></a>00926 <span class="preprocessor">#else</span>
<a name="l00927"></a><a class="code" href="cvmx-ciu-defs_8h.html#a40cfb5560541a7a4fba71095ca275f27">00927</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu-defs_8h.html#a40cfb5560541a7a4fba71095ca275f27">CVMX_CIU_MBOX_SETX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00928"></a>00928 {
<a name="l00929"></a>00929     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00930"></a>00930         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00931"></a>00931             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000600ull) + (offset) * 8;
<a name="l00932"></a>00932         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00933"></a>00933         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00934"></a>00934         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00935"></a>00935         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00936"></a>00936             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000600ull) + (offset) * 8;
<a name="l00937"></a>00937         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00938"></a>00938         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00939"></a>00939             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000600ull) + (offset) * 8;
<a name="l00940"></a>00940         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00941"></a>00941         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00942"></a>00942             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000600ull) + (offset) * 8;
<a name="l00943"></a>00943         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00944"></a>00944             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000600ull) + (offset) * 8;
<a name="l00945"></a>00945         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00946"></a>00946             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000600ull) + (offset) * 8;
<a name="l00947"></a>00947         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00948"></a>00948             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000600ull) + (offset) * 8;
<a name="l00949"></a>00949         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00950"></a>00950             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100100400ull) + (offset) * 8;
<a name="l00951"></a>00951     }
<a name="l00952"></a>00952     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000600ull) + (offset) * 8;
<a name="l00953"></a>00953 }
<a name="l00954"></a>00954 <span class="preprocessor">#endif</span>
<a name="l00955"></a><a class="code" href="cvmx-ciu-defs_8h.html#a6c210a5b554d3d22ed6bb685a2fd69bf">00955</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_NMI (CVMX_ADD_IO_SEG(0x0001070000000718ull))</span>
<a name="l00956"></a><a class="code" href="cvmx-ciu-defs_8h.html#a16c2cae27fe19ee996fb9d406d60c117">00956</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_PCI_INTA (CVMX_ADD_IO_SEG(0x0001070000000750ull))</span>
<a name="l00957"></a>00957 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00958"></a>00958 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_PP_BIST_STAT CVMX_CIU_PP_BIST_STAT_FUNC()</span>
<a name="l00959"></a>00959 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_CIU_PP_BIST_STAT_FUNC(<span class="keywordtype">void</span>)
<a name="l00960"></a>00960 {
<a name="l00961"></a>00961     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>)))
<a name="l00962"></a>00962         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU_PP_BIST_STAT not supported on this chip\n&quot;</span>);
<a name="l00963"></a>00963     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010700000007E0ull);
<a name="l00964"></a>00964 }
<a name="l00965"></a>00965 <span class="preprocessor">#else</span>
<a name="l00966"></a><a class="code" href="cvmx-ciu-defs_8h.html#a3342c223d8830daa3c94f9794a6f8bc1">00966</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_PP_BIST_STAT (CVMX_ADD_IO_SEG(0x00010700000007E0ull))</span>
<a name="l00967"></a>00967 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00968"></a>00968 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00969"></a>00969 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_PP_DBG CVMX_CIU_PP_DBG_FUNC()</span>
<a name="l00970"></a>00970 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu-defs_8h.html#aac9fb25674968f511b446de98893d771">CVMX_CIU_PP_DBG_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l00971"></a>00971 {
<a name="l00972"></a>00972     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00973"></a>00973         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00974"></a>00974         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00975"></a>00975         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00976"></a>00976         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00977"></a>00977         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00978"></a>00978         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00979"></a>00979         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00980"></a>00980         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00981"></a>00981         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00982"></a>00982         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00983"></a>00983         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00984"></a>00984         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00985"></a>00985         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00986"></a>00986             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000708ull);
<a name="l00987"></a>00987             <span class="keywordflow">break</span>;
<a name="l00988"></a>00988         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00989"></a>00989             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00990"></a>00990                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001010000000120ull);
<a name="l00991"></a>00991             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00992"></a>00992                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001010000000120ull);
<a name="l00993"></a>00993         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00994"></a>00994         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00995"></a>00995             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001010000000120ull);
<a name="l00996"></a>00996             <span class="keywordflow">break</span>;
<a name="l00997"></a>00997     }
<a name="l00998"></a>00998     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU_PP_DBG not supported on this chip\n&quot;</span>);
<a name="l00999"></a>00999     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001010000000120ull);
<a name="l01000"></a>01000 }
<a name="l01001"></a>01001 <span class="preprocessor">#else</span>
<a name="l01002"></a><a class="code" href="cvmx-ciu-defs_8h.html#a46546692135efbf0c16ec7d825edd74d">01002</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_PP_DBG CVMX_CIU_PP_DBG_FUNC()</span>
<a name="l01003"></a><a class="code" href="cvmx-ciu-defs_8h.html#aac9fb25674968f511b446de98893d771">01003</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu-defs_8h.html#aac9fb25674968f511b446de98893d771">CVMX_CIU_PP_DBG_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l01004"></a>01004 {
<a name="l01005"></a>01005     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01006"></a>01006         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01007"></a>01007         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01008"></a>01008         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01009"></a>01009         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01010"></a>01010         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01011"></a>01011         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01012"></a>01012         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01013"></a>01013         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01014"></a>01014         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01015"></a>01015         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01016"></a>01016         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01017"></a>01017         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01018"></a>01018         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01019"></a>01019             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000708ull);
<a name="l01020"></a>01020         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01021"></a>01021             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l01022"></a>01022                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001010000000120ull);
<a name="l01023"></a>01023             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l01024"></a>01024                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001010000000120ull);
<a name="l01025"></a>01025         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01026"></a>01026         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01027"></a>01027             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001010000000120ull);
<a name="l01028"></a>01028     }
<a name="l01029"></a>01029     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001010000000120ull);
<a name="l01030"></a>01030 }
<a name="l01031"></a>01031 <span class="preprocessor">#endif</span>
<a name="l01032"></a>01032 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01033"></a>01033 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu-defs_8h.html#a010943e1fd71f5351d733d93a7019ae9">CVMX_CIU_PP_POKEX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01034"></a>01034 {
<a name="l01035"></a>01035     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01036"></a>01036         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01037"></a>01037             <span class="keywordflow">if</span> ((offset &lt;= 11))
<a name="l01038"></a>01038                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000580ull) + ((offset) &amp; 15) * 8;
<a name="l01039"></a>01039             <span class="keywordflow">break</span>;
<a name="l01040"></a>01040         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01041"></a>01041         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01042"></a>01042         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01043"></a>01043         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01044"></a>01044             <span class="keywordflow">if</span> ((offset &lt;= 3))
<a name="l01045"></a>01045                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000580ull) + ((offset) &amp; 3) * 8;
<a name="l01046"></a>01046             <span class="keywordflow">break</span>;
<a name="l01047"></a>01047         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01048"></a>01048         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01049"></a>01049             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l01050"></a>01050                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000580ull) + ((offset) &amp; 1) * 8;
<a name="l01051"></a>01051             <span class="keywordflow">break</span>;
<a name="l01052"></a>01052         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01053"></a>01053         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01054"></a>01054             <span class="keywordflow">if</span> ((offset &lt;= 15))
<a name="l01055"></a>01055                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000580ull) + ((offset) &amp; 15) * 8;
<a name="l01056"></a>01056             <span class="keywordflow">break</span>;
<a name="l01057"></a>01057         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01058"></a>01058             <span class="keywordflow">if</span> ((offset &lt;= 9))
<a name="l01059"></a>01059                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000580ull) + ((offset) &amp; 15) * 8;
<a name="l01060"></a>01060             <span class="keywordflow">break</span>;
<a name="l01061"></a>01061         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01062"></a>01062             <span class="keywordflow">if</span> ((offset &lt;= 5))
<a name="l01063"></a>01063                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000580ull) + ((offset) &amp; 7) * 8;
<a name="l01064"></a>01064             <span class="keywordflow">break</span>;
<a name="l01065"></a>01065         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01066"></a>01066             <span class="keywordflow">if</span> ((offset == 0))
<a name="l01067"></a>01067                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000580ull) + ((offset) &amp; 0) * 8;
<a name="l01068"></a>01068             <span class="keywordflow">break</span>;
<a name="l01069"></a>01069         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01070"></a>01070             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l01071"></a>01071                 <span class="keywordflow">if</span> ((offset &lt;= 47))
<a name="l01072"></a>01072                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001010000030000ull) + ((offset) &amp; 63) * 8;
<a name="l01073"></a>01073             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l01074"></a>01074                 <span class="keywordflow">if</span> ((offset &lt;= 47))
<a name="l01075"></a>01075                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001010000030000ull) + ((offset) &amp; 63) * 8;
<a name="l01076"></a>01076 
<a name="l01077"></a>01077             <span class="keywordflow">break</span>;
<a name="l01078"></a>01078         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01079"></a>01079         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01080"></a>01080             <span class="keywordflow">if</span> ((offset &lt;= 15))
<a name="l01081"></a>01081                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001010000030000ull) + ((offset) &amp; 15) * 8;
<a name="l01082"></a>01082             <span class="keywordflow">break</span>;
<a name="l01083"></a>01083         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01084"></a>01084             <span class="keywordflow">if</span> ((offset &lt;= 31))
<a name="l01085"></a>01085                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100100200ull) + ((offset) &amp; 31) * 8;
<a name="l01086"></a>01086             <span class="keywordflow">break</span>;
<a name="l01087"></a>01087     }
<a name="l01088"></a>01088     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU_PP_POKEX (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l01089"></a>01089     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001010000030000ull) + ((offset) &amp; 15) * 8;
<a name="l01090"></a>01090 }
<a name="l01091"></a>01091 <span class="preprocessor">#else</span>
<a name="l01092"></a><a class="code" href="cvmx-ciu-defs_8h.html#a010943e1fd71f5351d733d93a7019ae9">01092</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu-defs_8h.html#a010943e1fd71f5351d733d93a7019ae9">CVMX_CIU_PP_POKEX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01093"></a>01093 {
<a name="l01094"></a>01094     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01095"></a>01095         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01096"></a>01096             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000580ull) + (offset) * 8;
<a name="l01097"></a>01097         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01098"></a>01098         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01099"></a>01099         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01100"></a>01100         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01101"></a>01101             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000580ull) + (offset) * 8;
<a name="l01102"></a>01102         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01103"></a>01103         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01104"></a>01104             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000580ull) + (offset) * 8;
<a name="l01105"></a>01105         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01106"></a>01106         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01107"></a>01107             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000580ull) + (offset) * 8;
<a name="l01108"></a>01108         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01109"></a>01109             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000580ull) + (offset) * 8;
<a name="l01110"></a>01110         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01111"></a>01111             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000580ull) + (offset) * 8;
<a name="l01112"></a>01112         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01113"></a>01113             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000580ull) + (offset) * 8;
<a name="l01114"></a>01114         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01115"></a>01115             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l01116"></a>01116                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001010000030000ull) + (offset) * 8;
<a name="l01117"></a>01117             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l01118"></a>01118                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001010000030000ull) + (offset) * 8;
<a name="l01119"></a>01119 
<a name="l01120"></a>01120         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01121"></a>01121         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01122"></a>01122             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001010000030000ull) + (offset) * 8;
<a name="l01123"></a>01123         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01124"></a>01124             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100100200ull) + (offset) * 8;
<a name="l01125"></a>01125     }
<a name="l01126"></a>01126     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001010000030000ull) + (offset) * 8;
<a name="l01127"></a>01127 }
<a name="l01128"></a>01128 <span class="preprocessor">#endif</span>
<a name="l01129"></a>01129 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01130"></a>01130 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_PP_RST CVMX_CIU_PP_RST_FUNC()</span>
<a name="l01131"></a>01131 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu-defs_8h.html#a7e80df428042b909b4b73829b2a5821f">CVMX_CIU_PP_RST_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l01132"></a>01132 {
<a name="l01133"></a>01133     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01134"></a>01134         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01135"></a>01135         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01136"></a>01136         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01137"></a>01137         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01138"></a>01138         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01139"></a>01139         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01140"></a>01140         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01141"></a>01141         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01142"></a>01142         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01143"></a>01143         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01144"></a>01144         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01145"></a>01145         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01146"></a>01146         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01147"></a>01147             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000700ull);
<a name="l01148"></a>01148             <span class="keywordflow">break</span>;
<a name="l01149"></a>01149         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01150"></a>01150             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l01151"></a>01151                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001010000000100ull);
<a name="l01152"></a>01152             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l01153"></a>01153                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001010000000100ull);
<a name="l01154"></a>01154         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01155"></a>01155         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01156"></a>01156             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001010000000100ull);
<a name="l01157"></a>01157             <span class="keywordflow">break</span>;
<a name="l01158"></a>01158     }
<a name="l01159"></a>01159     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU_PP_RST not supported on this chip\n&quot;</span>);
<a name="l01160"></a>01160     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001010000000100ull);
<a name="l01161"></a>01161 }
<a name="l01162"></a>01162 <span class="preprocessor">#else</span>
<a name="l01163"></a><a class="code" href="cvmx-ciu-defs_8h.html#a7752b100a77feca80a46a75b420680c1">01163</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_PP_RST CVMX_CIU_PP_RST_FUNC()</span>
<a name="l01164"></a><a class="code" href="cvmx-ciu-defs_8h.html#a7e80df428042b909b4b73829b2a5821f">01164</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu-defs_8h.html#a7e80df428042b909b4b73829b2a5821f">CVMX_CIU_PP_RST_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l01165"></a>01165 {
<a name="l01166"></a>01166     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01167"></a>01167         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01168"></a>01168         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01169"></a>01169         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01170"></a>01170         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01171"></a>01171         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01172"></a>01172         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01173"></a>01173         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01174"></a>01174         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01175"></a>01175         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01176"></a>01176         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01177"></a>01177         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01178"></a>01178         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01179"></a>01179         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01180"></a>01180             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000700ull);
<a name="l01181"></a>01181         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01182"></a>01182             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l01183"></a>01183                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001010000000100ull);
<a name="l01184"></a>01184             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l01185"></a>01185                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001010000000100ull);
<a name="l01186"></a>01186         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01187"></a>01187         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01188"></a>01188             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001010000000100ull);
<a name="l01189"></a>01189     }
<a name="l01190"></a>01190     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001010000000100ull);
<a name="l01191"></a>01191 }
<a name="l01192"></a>01192 <span class="preprocessor">#endif</span>
<a name="l01193"></a>01193 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01194"></a>01194 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_PP_RST_PENDING CVMX_CIU_PP_RST_PENDING_FUNC()</span>
<a name="l01195"></a>01195 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu-defs_8h.html#aa6e874a13d154a7a66ec9c656a542d3e">CVMX_CIU_PP_RST_PENDING_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l01196"></a>01196 {
<a name="l01197"></a>01197     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01198"></a>01198         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01199"></a>01199         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01200"></a>01200             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l01201"></a>01201                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001010000000110ull);
<a name="l01202"></a>01202             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l01203"></a>01203                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001010000000110ull);
<a name="l01204"></a>01204         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01205"></a>01205             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001010000000110ull);
<a name="l01206"></a>01206             <span class="keywordflow">break</span>;
<a name="l01207"></a>01207         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01208"></a>01208             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000740ull);
<a name="l01209"></a>01209             <span class="keywordflow">break</span>;
<a name="l01210"></a>01210     }
<a name="l01211"></a>01211     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU_PP_RST_PENDING not supported on this chip\n&quot;</span>);
<a name="l01212"></a>01212     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001010000000110ull);
<a name="l01213"></a>01213 }
<a name="l01214"></a>01214 <span class="preprocessor">#else</span>
<a name="l01215"></a><a class="code" href="cvmx-ciu-defs_8h.html#a8987ef1e67b79b731f77ae45730dea30">01215</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_PP_RST_PENDING CVMX_CIU_PP_RST_PENDING_FUNC()</span>
<a name="l01216"></a><a class="code" href="cvmx-ciu-defs_8h.html#aa6e874a13d154a7a66ec9c656a542d3e">01216</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu-defs_8h.html#aa6e874a13d154a7a66ec9c656a542d3e">CVMX_CIU_PP_RST_PENDING_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l01217"></a>01217 {
<a name="l01218"></a>01218     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01219"></a>01219         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01220"></a>01220         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01221"></a>01221             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l01222"></a>01222                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001010000000110ull);
<a name="l01223"></a>01223             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l01224"></a>01224                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001010000000110ull);
<a name="l01225"></a>01225         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01226"></a>01226             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001010000000110ull);
<a name="l01227"></a>01227         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01228"></a>01228             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000740ull);
<a name="l01229"></a>01229     }
<a name="l01230"></a>01230     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001010000000110ull);
<a name="l01231"></a>01231 }
<a name="l01232"></a>01232 <span class="preprocessor">#endif</span>
<a name="l01233"></a>01233 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01234"></a>01234 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_QLM0 CVMX_CIU_QLM0_FUNC()</span>
<a name="l01235"></a>01235 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_CIU_QLM0_FUNC(<span class="keywordtype">void</span>)
<a name="l01236"></a>01236 {
<a name="l01237"></a>01237     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01238"></a>01238         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU_QLM0 not supported on this chip\n&quot;</span>);
<a name="l01239"></a>01239     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000780ull);
<a name="l01240"></a>01240 }
<a name="l01241"></a>01241 <span class="preprocessor">#else</span>
<a name="l01242"></a><a class="code" href="cvmx-ciu-defs_8h.html#a5c07e43f8b4ad50e521b9504b2a4546e">01242</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_QLM0 (CVMX_ADD_IO_SEG(0x0001070000000780ull))</span>
<a name="l01243"></a>01243 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01244"></a>01244 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01245"></a>01245 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_QLM1 CVMX_CIU_QLM1_FUNC()</span>
<a name="l01246"></a>01246 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_CIU_QLM1_FUNC(<span class="keywordtype">void</span>)
<a name="l01247"></a>01247 {
<a name="l01248"></a>01248     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01249"></a>01249         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU_QLM1 not supported on this chip\n&quot;</span>);
<a name="l01250"></a>01250     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000788ull);
<a name="l01251"></a>01251 }
<a name="l01252"></a>01252 <span class="preprocessor">#else</span>
<a name="l01253"></a><a class="code" href="cvmx-ciu-defs_8h.html#a272dbf5092ecb2338158be04c1be7c10">01253</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_QLM1 (CVMX_ADD_IO_SEG(0x0001070000000788ull))</span>
<a name="l01254"></a>01254 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01255"></a>01255 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01256"></a>01256 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_QLM2 CVMX_CIU_QLM2_FUNC()</span>
<a name="l01257"></a>01257 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_CIU_QLM2_FUNC(<span class="keywordtype">void</span>)
<a name="l01258"></a>01258 {
<a name="l01259"></a>01259     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01260"></a>01260         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU_QLM2 not supported on this chip\n&quot;</span>);
<a name="l01261"></a>01261     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000790ull);
<a name="l01262"></a>01262 }
<a name="l01263"></a>01263 <span class="preprocessor">#else</span>
<a name="l01264"></a><a class="code" href="cvmx-ciu-defs_8h.html#abf813c2d6ab2665a4b322aa486a06f7c">01264</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_QLM2 (CVMX_ADD_IO_SEG(0x0001070000000790ull))</span>
<a name="l01265"></a>01265 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01266"></a>01266 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01267"></a>01267 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_QLM3 CVMX_CIU_QLM3_FUNC()</span>
<a name="l01268"></a>01268 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_CIU_QLM3_FUNC(<span class="keywordtype">void</span>)
<a name="l01269"></a>01269 {
<a name="l01270"></a>01270     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>)))
<a name="l01271"></a>01271         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU_QLM3 not supported on this chip\n&quot;</span>);
<a name="l01272"></a>01272     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000798ull);
<a name="l01273"></a>01273 }
<a name="l01274"></a>01274 <span class="preprocessor">#else</span>
<a name="l01275"></a><a class="code" href="cvmx-ciu-defs_8h.html#a2ae499e46baa321ab66ce547465e5af8">01275</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_QLM3 (CVMX_ADD_IO_SEG(0x0001070000000798ull))</span>
<a name="l01276"></a>01276 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01277"></a>01277 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01278"></a>01278 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_QLM4 CVMX_CIU_QLM4_FUNC()</span>
<a name="l01279"></a>01279 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_CIU_QLM4_FUNC(<span class="keywordtype">void</span>)
<a name="l01280"></a>01280 {
<a name="l01281"></a>01281     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>)))
<a name="l01282"></a>01282         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU_QLM4 not supported on this chip\n&quot;</span>);
<a name="l01283"></a>01283     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010700000007A0ull);
<a name="l01284"></a>01284 }
<a name="l01285"></a>01285 <span class="preprocessor">#else</span>
<a name="l01286"></a><a class="code" href="cvmx-ciu-defs_8h.html#a6d5ca38d7da4ee12dca69a77cab58ae7">01286</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_QLM4 (CVMX_ADD_IO_SEG(0x00010700000007A0ull))</span>
<a name="l01287"></a>01287 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01288"></a>01288 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01289"></a>01289 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_QLM_DCOK CVMX_CIU_QLM_DCOK_FUNC()</span>
<a name="l01290"></a>01290 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_CIU_QLM_DCOK_FUNC(<span class="keywordtype">void</span>)
<a name="l01291"></a>01291 {
<a name="l01292"></a>01292     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l01293"></a>01293         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU_QLM_DCOK not supported on this chip\n&quot;</span>);
<a name="l01294"></a>01294     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000760ull);
<a name="l01295"></a>01295 }
<a name="l01296"></a>01296 <span class="preprocessor">#else</span>
<a name="l01297"></a><a class="code" href="cvmx-ciu-defs_8h.html#a066c5a5eed142dca9725a8d96f465d89">01297</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_QLM_DCOK (CVMX_ADD_IO_SEG(0x0001070000000760ull))</span>
<a name="l01298"></a>01298 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01299"></a>01299 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01300"></a>01300 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_QLM_JTGC CVMX_CIU_QLM_JTGC_FUNC()</span>
<a name="l01301"></a>01301 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_CIU_QLM_JTGC_FUNC(<span class="keywordtype">void</span>)
<a name="l01302"></a>01302 {
<a name="l01303"></a>01303     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01304"></a>01304         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU_QLM_JTGC not supported on this chip\n&quot;</span>);
<a name="l01305"></a>01305     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000768ull);
<a name="l01306"></a>01306 }
<a name="l01307"></a>01307 <span class="preprocessor">#else</span>
<a name="l01308"></a><a class="code" href="cvmx-ciu-defs_8h.html#a0f63dd6922314674e51f6ec844e7c496">01308</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_QLM_JTGC (CVMX_ADD_IO_SEG(0x0001070000000768ull))</span>
<a name="l01309"></a>01309 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01310"></a>01310 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01311"></a>01311 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_QLM_JTGD CVMX_CIU_QLM_JTGD_FUNC()</span>
<a name="l01312"></a>01312 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_CIU_QLM_JTGD_FUNC(<span class="keywordtype">void</span>)
<a name="l01313"></a>01313 {
<a name="l01314"></a>01314     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01315"></a>01315         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU_QLM_JTGD not supported on this chip\n&quot;</span>);
<a name="l01316"></a>01316     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000770ull);
<a name="l01317"></a>01317 }
<a name="l01318"></a>01318 <span class="preprocessor">#else</span>
<a name="l01319"></a><a class="code" href="cvmx-ciu-defs_8h.html#aea888ea3acef29c73e758a34ae253982">01319</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_QLM_JTGD (CVMX_ADD_IO_SEG(0x0001070000000770ull))</span>
<a name="l01320"></a>01320 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01321"></a><a class="code" href="cvmx-ciu-defs_8h.html#ab3b0c2707872811d6fa6279a965673b2">01321</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_SOFT_BIST (CVMX_ADD_IO_SEG(0x0001070000000738ull))</span>
<a name="l01322"></a><a class="code" href="cvmx-ciu-defs_8h.html#ad09e8a6315ef6a85b6f49b79b0f273f6">01322</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_SOFT_PRST (CVMX_ADD_IO_SEG(0x0001070000000748ull))</span>
<a name="l01323"></a>01323 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01324"></a>01324 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_SOFT_PRST1 CVMX_CIU_SOFT_PRST1_FUNC()</span>
<a name="l01325"></a>01325 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_CIU_SOFT_PRST1_FUNC(<span class="keywordtype">void</span>)
<a name="l01326"></a>01326 {
<a name="l01327"></a>01327     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01328"></a>01328         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU_SOFT_PRST1 not supported on this chip\n&quot;</span>);
<a name="l01329"></a>01329     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000758ull);
<a name="l01330"></a>01330 }
<a name="l01331"></a>01331 <span class="preprocessor">#else</span>
<a name="l01332"></a><a class="code" href="cvmx-ciu-defs_8h.html#aa07ddf884f9cd7daf8eef9e66bb2d56f">01332</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_SOFT_PRST1 (CVMX_ADD_IO_SEG(0x0001070000000758ull))</span>
<a name="l01333"></a>01333 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01334"></a>01334 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01335"></a>01335 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_SOFT_PRST2 CVMX_CIU_SOFT_PRST2_FUNC()</span>
<a name="l01336"></a>01336 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_CIU_SOFT_PRST2_FUNC(<span class="keywordtype">void</span>)
<a name="l01337"></a>01337 {
<a name="l01338"></a>01338     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>)))
<a name="l01339"></a>01339         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU_SOFT_PRST2 not supported on this chip\n&quot;</span>);
<a name="l01340"></a>01340     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010700000007D8ull);
<a name="l01341"></a>01341 }
<a name="l01342"></a>01342 <span class="preprocessor">#else</span>
<a name="l01343"></a><a class="code" href="cvmx-ciu-defs_8h.html#a86274175e5a2b5b2154f2eb34b61e9ca">01343</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_SOFT_PRST2 (CVMX_ADD_IO_SEG(0x00010700000007D8ull))</span>
<a name="l01344"></a>01344 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01345"></a>01345 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01346"></a>01346 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_SOFT_PRST3 CVMX_CIU_SOFT_PRST3_FUNC()</span>
<a name="l01347"></a>01347 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_CIU_SOFT_PRST3_FUNC(<span class="keywordtype">void</span>)
<a name="l01348"></a>01348 {
<a name="l01349"></a>01349     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>)))
<a name="l01350"></a>01350         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU_SOFT_PRST3 not supported on this chip\n&quot;</span>);
<a name="l01351"></a>01351     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010700000007E0ull);
<a name="l01352"></a>01352 }
<a name="l01353"></a>01353 <span class="preprocessor">#else</span>
<a name="l01354"></a><a class="code" href="cvmx-ciu-defs_8h.html#a30b50e89c70bab67fd7b324dac2e4a0c">01354</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_SOFT_PRST3 (CVMX_ADD_IO_SEG(0x00010700000007E0ull))</span>
<a name="l01355"></a>01355 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01356"></a><a class="code" href="cvmx-ciu-defs_8h.html#a09bcae21512cb5da0860c55c98248e84">01356</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_SOFT_RST (CVMX_ADD_IO_SEG(0x0001070000000740ull))</span>
<a name="l01357"></a>01357 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01358"></a>01358 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu-defs_8h.html#a932584e24b3c28baa4c027cf25ae53e5">CVMX_CIU_SUM1_IOX_INT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01359"></a>01359 {
<a name="l01360"></a>01360     <span class="keywordflow">if</span> (!(
<a name="l01361"></a>01361           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01362"></a>01362           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01363"></a>01363           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01364"></a>01364           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01365"></a>01365         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU_SUM1_IOX_INT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01366"></a>01366     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000008600ull) + ((offset) &amp; 1) * 8;
<a name="l01367"></a>01367 }
<a name="l01368"></a>01368 <span class="preprocessor">#else</span>
<a name="l01369"></a><a class="code" href="cvmx-ciu-defs_8h.html#a932584e24b3c28baa4c027cf25ae53e5">01369</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_SUM1_IOX_INT(offset) (CVMX_ADD_IO_SEG(0x0001070000008600ull) + ((offset) &amp; 1) * 8)</span>
<a name="l01370"></a>01370 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01371"></a>01371 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01372"></a>01372 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu-defs_8h.html#a7b014369a3cc90c19fabe6103b92c7b3">CVMX_CIU_SUM1_PPX_IP2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01373"></a>01373 {
<a name="l01374"></a>01374     <span class="keywordflow">if</span> (!(
<a name="l01375"></a>01375           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01376"></a>01376           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 9))) ||
<a name="l01377"></a>01377           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01378"></a>01378           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 3)))))
<a name="l01379"></a>01379         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU_SUM1_PPX_IP2(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01380"></a>01380     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000008000ull) + ((offset) &amp; 15) * 8;
<a name="l01381"></a>01381 }
<a name="l01382"></a>01382 <span class="preprocessor">#else</span>
<a name="l01383"></a><a class="code" href="cvmx-ciu-defs_8h.html#a7b014369a3cc90c19fabe6103b92c7b3">01383</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_SUM1_PPX_IP2(offset) (CVMX_ADD_IO_SEG(0x0001070000008000ull) + ((offset) &amp; 15) * 8)</span>
<a name="l01384"></a>01384 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01385"></a>01385 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01386"></a>01386 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu-defs_8h.html#ab22b4a9506f9a5d16624d4f818145050">CVMX_CIU_SUM1_PPX_IP3</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01387"></a>01387 {
<a name="l01388"></a>01388     <span class="keywordflow">if</span> (!(
<a name="l01389"></a>01389           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01390"></a>01390           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 9))) ||
<a name="l01391"></a>01391           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01392"></a>01392           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 3)))))
<a name="l01393"></a>01393         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU_SUM1_PPX_IP3(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01394"></a>01394     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000008200ull) + ((offset) &amp; 15) * 8;
<a name="l01395"></a>01395 }
<a name="l01396"></a>01396 <span class="preprocessor">#else</span>
<a name="l01397"></a><a class="code" href="cvmx-ciu-defs_8h.html#ab22b4a9506f9a5d16624d4f818145050">01397</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_SUM1_PPX_IP3(offset) (CVMX_ADD_IO_SEG(0x0001070000008200ull) + ((offset) &amp; 15) * 8)</span>
<a name="l01398"></a>01398 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01399"></a>01399 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01400"></a>01400 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu-defs_8h.html#a8684f542862274a04ce440c4040601db">CVMX_CIU_SUM1_PPX_IP4</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01401"></a>01401 {
<a name="l01402"></a>01402     <span class="keywordflow">if</span> (!(
<a name="l01403"></a>01403           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01404"></a>01404           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 9))) ||
<a name="l01405"></a>01405           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01406"></a>01406           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 3)))))
<a name="l01407"></a>01407         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU_SUM1_PPX_IP4(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01408"></a>01408     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000008400ull) + ((offset) &amp; 15) * 8;
<a name="l01409"></a>01409 }
<a name="l01410"></a>01410 <span class="preprocessor">#else</span>
<a name="l01411"></a><a class="code" href="cvmx-ciu-defs_8h.html#a8684f542862274a04ce440c4040601db">01411</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_SUM1_PPX_IP4(offset) (CVMX_ADD_IO_SEG(0x0001070000008400ull) + ((offset) &amp; 15) * 8)</span>
<a name="l01412"></a>01412 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01413"></a>01413 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01414"></a>01414 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu-defs_8h.html#aa9847d022f3f7a5ae50949b53285d09b">CVMX_CIU_SUM2_IOX_INT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01415"></a>01415 {
<a name="l01416"></a>01416     <span class="keywordflow">if</span> (!(
<a name="l01417"></a>01417           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01418"></a>01418           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01419"></a>01419           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01420"></a>01420           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01421"></a>01421         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU_SUM2_IOX_INT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01422"></a>01422     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000008E00ull) + ((offset) &amp; 1) * 8;
<a name="l01423"></a>01423 }
<a name="l01424"></a>01424 <span class="preprocessor">#else</span>
<a name="l01425"></a><a class="code" href="cvmx-ciu-defs_8h.html#aa9847d022f3f7a5ae50949b53285d09b">01425</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_SUM2_IOX_INT(offset) (CVMX_ADD_IO_SEG(0x0001070000008E00ull) + ((offset) &amp; 1) * 8)</span>
<a name="l01426"></a>01426 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01427"></a>01427 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01428"></a>01428 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu-defs_8h.html#a6ae18fa374767f0829e058b9c251a8f8">CVMX_CIU_SUM2_PPX_IP2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01429"></a>01429 {
<a name="l01430"></a>01430     <span class="keywordflow">if</span> (!(
<a name="l01431"></a>01431           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01432"></a>01432           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 9))) ||
<a name="l01433"></a>01433           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01434"></a>01434           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 3)))))
<a name="l01435"></a>01435         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU_SUM2_PPX_IP2(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01436"></a>01436     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000008800ull) + ((offset) &amp; 15) * 8;
<a name="l01437"></a>01437 }
<a name="l01438"></a>01438 <span class="preprocessor">#else</span>
<a name="l01439"></a><a class="code" href="cvmx-ciu-defs_8h.html#a6ae18fa374767f0829e058b9c251a8f8">01439</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_SUM2_PPX_IP2(offset) (CVMX_ADD_IO_SEG(0x0001070000008800ull) + ((offset) &amp; 15) * 8)</span>
<a name="l01440"></a>01440 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01441"></a>01441 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01442"></a>01442 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu-defs_8h.html#ab58c47705c3e31475ad37bb975e3dc9b">CVMX_CIU_SUM2_PPX_IP3</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01443"></a>01443 {
<a name="l01444"></a>01444     <span class="keywordflow">if</span> (!(
<a name="l01445"></a>01445           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01446"></a>01446           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 9))) ||
<a name="l01447"></a>01447           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01448"></a>01448           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 3)))))
<a name="l01449"></a>01449         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU_SUM2_PPX_IP3(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01450"></a>01450     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000008A00ull) + ((offset) &amp; 15) * 8;
<a name="l01451"></a>01451 }
<a name="l01452"></a>01452 <span class="preprocessor">#else</span>
<a name="l01453"></a><a class="code" href="cvmx-ciu-defs_8h.html#ab58c47705c3e31475ad37bb975e3dc9b">01453</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_SUM2_PPX_IP3(offset) (CVMX_ADD_IO_SEG(0x0001070000008A00ull) + ((offset) &amp; 15) * 8)</span>
<a name="l01454"></a>01454 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01455"></a>01455 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01456"></a>01456 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu-defs_8h.html#a6d6def8f2d2a88f6e86be5db02c3ed49">CVMX_CIU_SUM2_PPX_IP4</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01457"></a>01457 {
<a name="l01458"></a>01458     <span class="keywordflow">if</span> (!(
<a name="l01459"></a>01459           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01460"></a>01460           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 9))) ||
<a name="l01461"></a>01461           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01462"></a>01462           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 3)))))
<a name="l01463"></a>01463         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU_SUM2_PPX_IP4(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01464"></a>01464     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000008C00ull) + ((offset) &amp; 15) * 8;
<a name="l01465"></a>01465 }
<a name="l01466"></a>01466 <span class="preprocessor">#else</span>
<a name="l01467"></a><a class="code" href="cvmx-ciu-defs_8h.html#a6d6def8f2d2a88f6e86be5db02c3ed49">01467</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_SUM2_PPX_IP4(offset) (CVMX_ADD_IO_SEG(0x0001070000008C00ull) + ((offset) &amp; 15) * 8)</span>
<a name="l01468"></a>01468 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01469"></a>01469 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01470"></a>01470 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu-defs_8h.html#ab12aa20865600f0e4ce1a028f5a0fc00">CVMX_CIU_TIMX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01471"></a>01471 {
<a name="l01472"></a>01472     <span class="keywordflow">if</span> (!(
<a name="l01473"></a>01473           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01474"></a>01474           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01475"></a>01475           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01476"></a>01476           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01477"></a>01477           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01478"></a>01478           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01479"></a>01479           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01480"></a>01480           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 9))) ||
<a name="l01481"></a>01481           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01482"></a>01482           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 9))) ||
<a name="l01483"></a>01483           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01484"></a>01484           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 9))) ||
<a name="l01485"></a>01485           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 9)))))
<a name="l01486"></a>01486         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU_TIMX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01487"></a>01487     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000480ull) + ((offset) &amp; 15) * 8;
<a name="l01488"></a>01488 }
<a name="l01489"></a>01489 <span class="preprocessor">#else</span>
<a name="l01490"></a><a class="code" href="cvmx-ciu-defs_8h.html#ab12aa20865600f0e4ce1a028f5a0fc00">01490</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_TIMX(offset) (CVMX_ADD_IO_SEG(0x0001070000000480ull) + ((offset) &amp; 15) * 8)</span>
<a name="l01491"></a>01491 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01492"></a>01492 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01493"></a>01493 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_TIM_MULTI_CAST CVMX_CIU_TIM_MULTI_CAST_FUNC()</span>
<a name="l01494"></a>01494 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu-defs_8h.html#adf56cf4db769de2df39cdc577b261d90">CVMX_CIU_TIM_MULTI_CAST_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l01495"></a>01495 {
<a name="l01496"></a>01496     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01497"></a>01497         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01498"></a>01498             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010700000004F0ull);
<a name="l01499"></a>01499             <span class="keywordflow">break</span>;
<a name="l01500"></a>01500         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01501"></a>01501         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01502"></a>01502         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01503"></a>01503             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000107000000C200ull);
<a name="l01504"></a>01504             <span class="keywordflow">break</span>;
<a name="l01505"></a>01505     }
<a name="l01506"></a>01506     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU_TIM_MULTI_CAST not supported on this chip\n&quot;</span>);
<a name="l01507"></a>01507     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000107000000C200ull);
<a name="l01508"></a>01508 }
<a name="l01509"></a>01509 <span class="preprocessor">#else</span>
<a name="l01510"></a><a class="code" href="cvmx-ciu-defs_8h.html#a0aa6f5e45f3123176dc78c3685d01c3b">01510</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU_TIM_MULTI_CAST CVMX_CIU_TIM_MULTI_CAST_FUNC()</span>
<a name="l01511"></a><a class="code" href="cvmx-ciu-defs_8h.html#adf56cf4db769de2df39cdc577b261d90">01511</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu-defs_8h.html#adf56cf4db769de2df39cdc577b261d90">CVMX_CIU_TIM_MULTI_CAST_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l01512"></a>01512 {
<a name="l01513"></a>01513     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01514"></a>01514         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01515"></a>01515             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010700000004F0ull);
<a name="l01516"></a>01516         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01517"></a>01517         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01518"></a>01518         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01519"></a>01519             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000107000000C200ull);
<a name="l01520"></a>01520     }
<a name="l01521"></a>01521     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000107000000C200ull);
<a name="l01522"></a>01522 }
<a name="l01523"></a>01523 <span class="preprocessor">#endif</span>
<a name="l01524"></a>01524 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01525"></a>01525 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu-defs_8h.html#a1e4ca53e35a987407351ebedf5cd43bd">CVMX_CIU_WDOGX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01526"></a>01526 {
<a name="l01527"></a>01527     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01528"></a>01528         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01529"></a>01529             <span class="keywordflow">if</span> ((offset &lt;= 11))
<a name="l01530"></a>01530                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000500ull) + ((offset) &amp; 15) * 8;
<a name="l01531"></a>01531             <span class="keywordflow">break</span>;
<a name="l01532"></a>01532         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01533"></a>01533         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01534"></a>01534         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01535"></a>01535         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01536"></a>01536             <span class="keywordflow">if</span> ((offset &lt;= 3))
<a name="l01537"></a>01537                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000500ull) + ((offset) &amp; 3) * 8;
<a name="l01538"></a>01538             <span class="keywordflow">break</span>;
<a name="l01539"></a>01539         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01540"></a>01540         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01541"></a>01541             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l01542"></a>01542                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000500ull) + ((offset) &amp; 1) * 8;
<a name="l01543"></a>01543             <span class="keywordflow">break</span>;
<a name="l01544"></a>01544         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01545"></a>01545         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01546"></a>01546             <span class="keywordflow">if</span> ((offset &lt;= 15))
<a name="l01547"></a>01547                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000500ull) + ((offset) &amp; 15) * 8;
<a name="l01548"></a>01548             <span class="keywordflow">break</span>;
<a name="l01549"></a>01549         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01550"></a>01550             <span class="keywordflow">if</span> ((offset &lt;= 9))
<a name="l01551"></a>01551                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000500ull) + ((offset) &amp; 15) * 8;
<a name="l01552"></a>01552             <span class="keywordflow">break</span>;
<a name="l01553"></a>01553         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01554"></a>01554             <span class="keywordflow">if</span> ((offset &lt;= 5))
<a name="l01555"></a>01555                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000500ull) + ((offset) &amp; 7) * 8;
<a name="l01556"></a>01556             <span class="keywordflow">break</span>;
<a name="l01557"></a>01557         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01558"></a>01558             <span class="keywordflow">if</span> ((offset == 0))
<a name="l01559"></a>01559                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000500ull) + ((offset) &amp; 0) * 8;
<a name="l01560"></a>01560             <span class="keywordflow">break</span>;
<a name="l01561"></a>01561         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01562"></a>01562             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l01563"></a>01563                 <span class="keywordflow">if</span> ((offset &lt;= 47))
<a name="l01564"></a>01564                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001010000020000ull) + ((offset) &amp; 63) * 8;
<a name="l01565"></a>01565             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l01566"></a>01566                 <span class="keywordflow">if</span> ((offset &lt;= 47))
<a name="l01567"></a>01567                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001010000020000ull) + ((offset) &amp; 63) * 8;
<a name="l01568"></a>01568 
<a name="l01569"></a>01569             <span class="keywordflow">break</span>;
<a name="l01570"></a>01570         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01571"></a>01571         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01572"></a>01572             <span class="keywordflow">if</span> ((offset &lt;= 15))
<a name="l01573"></a>01573                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001010000020000ull) + ((offset) &amp; 15) * 8;
<a name="l01574"></a>01574             <span class="keywordflow">break</span>;
<a name="l01575"></a>01575         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01576"></a>01576             <span class="keywordflow">if</span> ((offset &lt;= 31))
<a name="l01577"></a>01577                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100100000ull) + ((offset) &amp; 31) * 8;
<a name="l01578"></a>01578             <span class="keywordflow">break</span>;
<a name="l01579"></a>01579     }
<a name="l01580"></a>01580     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU_WDOGX (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l01581"></a>01581     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001010000020000ull) + ((offset) &amp; 15) * 8;
<a name="l01582"></a>01582 }
<a name="l01583"></a>01583 <span class="preprocessor">#else</span>
<a name="l01584"></a><a class="code" href="cvmx-ciu-defs_8h.html#a1e4ca53e35a987407351ebedf5cd43bd">01584</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu-defs_8h.html#a1e4ca53e35a987407351ebedf5cd43bd">CVMX_CIU_WDOGX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01585"></a>01585 {
<a name="l01586"></a>01586     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01587"></a>01587         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01588"></a>01588             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000500ull) + (offset) * 8;
<a name="l01589"></a>01589         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01590"></a>01590         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01591"></a>01591         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01592"></a>01592         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01593"></a>01593             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000500ull) + (offset) * 8;
<a name="l01594"></a>01594         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01595"></a>01595         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01596"></a>01596             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000500ull) + (offset) * 8;
<a name="l01597"></a>01597         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01598"></a>01598         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01599"></a>01599             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000500ull) + (offset) * 8;
<a name="l01600"></a>01600         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01601"></a>01601             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000500ull) + (offset) * 8;
<a name="l01602"></a>01602         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01603"></a>01603             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000500ull) + (offset) * 8;
<a name="l01604"></a>01604         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01605"></a>01605             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000500ull) + (offset) * 8;
<a name="l01606"></a>01606         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01607"></a>01607             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l01608"></a>01608                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001010000020000ull) + (offset) * 8;
<a name="l01609"></a>01609             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l01610"></a>01610                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001010000020000ull) + (offset) * 8;
<a name="l01611"></a>01611 
<a name="l01612"></a>01612         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01613"></a>01613         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01614"></a>01614             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001010000020000ull) + (offset) * 8;
<a name="l01615"></a>01615         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01616"></a>01616             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100100000ull) + (offset) * 8;
<a name="l01617"></a>01617     }
<a name="l01618"></a>01618     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001010000020000ull) + (offset) * 8;
<a name="l01619"></a>01619 }
<a name="l01620"></a>01620 <span class="preprocessor">#endif</span>
<a name="l01621"></a>01621 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01622"></a>01622 <span class="comment">/**</span>
<a name="l01623"></a>01623 <span class="comment"> * cvmx_ciu_bist</span>
<a name="l01624"></a>01624 <span class="comment"> */</span>
<a name="l01625"></a><a class="code" href="unioncvmx__ciu__bist.html">01625</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__bist.html" title="cvmx_ciu_bist">cvmx_ciu_bist</a> {
<a name="l01626"></a><a class="code" href="unioncvmx__ciu__bist.html#a0e17b2c916bfda673734e5387eae9952">01626</a>     uint64_t <a class="code" href="unioncvmx__ciu__bist.html#a0e17b2c916bfda673734e5387eae9952">u64</a>;
<a name="l01627"></a><a class="code" href="structcvmx__ciu__bist_1_1cvmx__ciu__bist__s.html">01627</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__bist_1_1cvmx__ciu__bist__s.html">cvmx_ciu_bist_s</a> {
<a name="l01628"></a>01628 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01629"></a>01629 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__bist_1_1cvmx__ciu__bist__s.html#a0d7c8dc55ad6fecddeb79eb53e5a4774">reserved_7_63</a>                : 57;
<a name="l01630"></a>01630     uint64_t <a class="code" href="structcvmx__ciu__bist_1_1cvmx__ciu__bist__s.html#a4b64586f5a1f68e7d01dbd42371f1075">bist</a>                         : 7;  <span class="comment">/**&lt; BIST Results.</span>
<a name="l01631"></a>01631 <span class="comment">                                                         HW sets a bit in BIST for for memory that fails</span>
<a name="l01632"></a>01632 <span class="comment">                                                         BIST. */</span>
<a name="l01633"></a>01633 <span class="preprocessor">#else</span>
<a name="l01634"></a><a class="code" href="structcvmx__ciu__bist_1_1cvmx__ciu__bist__s.html#a4b64586f5a1f68e7d01dbd42371f1075">01634</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__bist_1_1cvmx__ciu__bist__s.html#a4b64586f5a1f68e7d01dbd42371f1075">bist</a>                         : 7;
<a name="l01635"></a><a class="code" href="structcvmx__ciu__bist_1_1cvmx__ciu__bist__s.html#a0d7c8dc55ad6fecddeb79eb53e5a4774">01635</a>     uint64_t <a class="code" href="structcvmx__ciu__bist_1_1cvmx__ciu__bist__s.html#a0d7c8dc55ad6fecddeb79eb53e5a4774">reserved_7_63</a>                : 57;
<a name="l01636"></a>01636 <span class="preprocessor">#endif</span>
<a name="l01637"></a>01637 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__bist.html#a011e39c4f3596bbd23f96710fa713c43">s</a>;
<a name="l01638"></a><a class="code" href="structcvmx__ciu__bist_1_1cvmx__ciu__bist__cn30xx.html">01638</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__bist_1_1cvmx__ciu__bist__cn30xx.html">cvmx_ciu_bist_cn30xx</a> {
<a name="l01639"></a>01639 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01640"></a>01640 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__bist_1_1cvmx__ciu__bist__cn30xx.html#a9a069521db1d2118506504c7425ded55">reserved_4_63</a>                : 60;
<a name="l01641"></a>01641     uint64_t <a class="code" href="structcvmx__ciu__bist_1_1cvmx__ciu__bist__cn30xx.html#a48f2c940440aa48401ab419fd70aac23">bist</a>                         : 4;  <span class="comment">/**&lt; BIST Results.</span>
<a name="l01642"></a>01642 <span class="comment">                                                         HW sets a bit in BIST for for memory that fails</span>
<a name="l01643"></a>01643 <span class="comment">                                                         BIST. */</span>
<a name="l01644"></a>01644 <span class="preprocessor">#else</span>
<a name="l01645"></a><a class="code" href="structcvmx__ciu__bist_1_1cvmx__ciu__bist__cn30xx.html#a48f2c940440aa48401ab419fd70aac23">01645</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__bist_1_1cvmx__ciu__bist__cn30xx.html#a48f2c940440aa48401ab419fd70aac23">bist</a>                         : 4;
<a name="l01646"></a><a class="code" href="structcvmx__ciu__bist_1_1cvmx__ciu__bist__cn30xx.html#a9a069521db1d2118506504c7425ded55">01646</a>     uint64_t <a class="code" href="structcvmx__ciu__bist_1_1cvmx__ciu__bist__cn30xx.html#a9a069521db1d2118506504c7425ded55">reserved_4_63</a>                : 60;
<a name="l01647"></a>01647 <span class="preprocessor">#endif</span>
<a name="l01648"></a>01648 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__bist.html#aaf4a2ab1e84dcb1cf65a99063b3c670c">cn30xx</a>;
<a name="l01649"></a><a class="code" href="unioncvmx__ciu__bist.html#a52741e98a38172da9060a7234fc67926">01649</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__bist_1_1cvmx__ciu__bist__cn30xx.html">cvmx_ciu_bist_cn30xx</a>           <a class="code" href="unioncvmx__ciu__bist.html#a52741e98a38172da9060a7234fc67926">cn31xx</a>;
<a name="l01650"></a><a class="code" href="unioncvmx__ciu__bist.html#a24798ccfdb10a39b10524bee443215e6">01650</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__bist_1_1cvmx__ciu__bist__cn30xx.html">cvmx_ciu_bist_cn30xx</a>           <a class="code" href="unioncvmx__ciu__bist.html#a24798ccfdb10a39b10524bee443215e6">cn38xx</a>;
<a name="l01651"></a><a class="code" href="unioncvmx__ciu__bist.html#a0a978683e954c7e57544298d8a3ca40e">01651</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__bist_1_1cvmx__ciu__bist__cn30xx.html">cvmx_ciu_bist_cn30xx</a>           <a class="code" href="unioncvmx__ciu__bist.html#a0a978683e954c7e57544298d8a3ca40e">cn38xxp2</a>;
<a name="l01652"></a><a class="code" href="structcvmx__ciu__bist_1_1cvmx__ciu__bist__cn50xx.html">01652</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__bist_1_1cvmx__ciu__bist__cn50xx.html">cvmx_ciu_bist_cn50xx</a> {
<a name="l01653"></a>01653 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01654"></a>01654 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__bist_1_1cvmx__ciu__bist__cn50xx.html#a0808d753e1b5e610d90833071592ae4f">reserved_2_63</a>                : 62;
<a name="l01655"></a>01655     uint64_t <a class="code" href="structcvmx__ciu__bist_1_1cvmx__ciu__bist__cn50xx.html#a0cf49114b39c5666a4bcf8c32ab644fb">bist</a>                         : 2;  <span class="comment">/**&lt; BIST Results.</span>
<a name="l01656"></a>01656 <span class="comment">                                                         HW sets a bit in BIST for for memory that fails</span>
<a name="l01657"></a>01657 <span class="comment">                                                         BIST. */</span>
<a name="l01658"></a>01658 <span class="preprocessor">#else</span>
<a name="l01659"></a><a class="code" href="structcvmx__ciu__bist_1_1cvmx__ciu__bist__cn50xx.html#a0cf49114b39c5666a4bcf8c32ab644fb">01659</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__bist_1_1cvmx__ciu__bist__cn50xx.html#a0cf49114b39c5666a4bcf8c32ab644fb">bist</a>                         : 2;
<a name="l01660"></a><a class="code" href="structcvmx__ciu__bist_1_1cvmx__ciu__bist__cn50xx.html#a0808d753e1b5e610d90833071592ae4f">01660</a>     uint64_t <a class="code" href="structcvmx__ciu__bist_1_1cvmx__ciu__bist__cn50xx.html#a0808d753e1b5e610d90833071592ae4f">reserved_2_63</a>                : 62;
<a name="l01661"></a>01661 <span class="preprocessor">#endif</span>
<a name="l01662"></a>01662 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__bist.html#aa3dd85461aa3ba0b984ced2723480daa">cn50xx</a>;
<a name="l01663"></a><a class="code" href="structcvmx__ciu__bist_1_1cvmx__ciu__bist__cn52xx.html">01663</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__bist_1_1cvmx__ciu__bist__cn52xx.html">cvmx_ciu_bist_cn52xx</a> {
<a name="l01664"></a>01664 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01665"></a>01665 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__bist_1_1cvmx__ciu__bist__cn52xx.html#ac7bd9d3288f9b359eeec7b3bfc4cba55">reserved_3_63</a>                : 61;
<a name="l01666"></a>01666     uint64_t <a class="code" href="structcvmx__ciu__bist_1_1cvmx__ciu__bist__cn52xx.html#a509c629de03d9d4d071a6129b4d8fd02">bist</a>                         : 3;  <span class="comment">/**&lt; BIST Results.</span>
<a name="l01667"></a>01667 <span class="comment">                                                         HW sets a bit in BIST for for memory that fails</span>
<a name="l01668"></a>01668 <span class="comment">                                                         BIST. */</span>
<a name="l01669"></a>01669 <span class="preprocessor">#else</span>
<a name="l01670"></a><a class="code" href="structcvmx__ciu__bist_1_1cvmx__ciu__bist__cn52xx.html#a509c629de03d9d4d071a6129b4d8fd02">01670</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__bist_1_1cvmx__ciu__bist__cn52xx.html#a509c629de03d9d4d071a6129b4d8fd02">bist</a>                         : 3;
<a name="l01671"></a><a class="code" href="structcvmx__ciu__bist_1_1cvmx__ciu__bist__cn52xx.html#ac7bd9d3288f9b359eeec7b3bfc4cba55">01671</a>     uint64_t <a class="code" href="structcvmx__ciu__bist_1_1cvmx__ciu__bist__cn52xx.html#ac7bd9d3288f9b359eeec7b3bfc4cba55">reserved_3_63</a>                : 61;
<a name="l01672"></a>01672 <span class="preprocessor">#endif</span>
<a name="l01673"></a>01673 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__bist.html#a6721063ba6c8369c760ae096c144a682">cn52xx</a>;
<a name="l01674"></a><a class="code" href="unioncvmx__ciu__bist.html#a479eda557a1cf3c9cae02df881b6925a">01674</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__bist_1_1cvmx__ciu__bist__cn52xx.html">cvmx_ciu_bist_cn52xx</a>           <a class="code" href="unioncvmx__ciu__bist.html#a479eda557a1cf3c9cae02df881b6925a">cn52xxp1</a>;
<a name="l01675"></a><a class="code" href="unioncvmx__ciu__bist.html#a734b259d1eb97323ace00626ad04d3a3">01675</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__bist_1_1cvmx__ciu__bist__cn30xx.html">cvmx_ciu_bist_cn30xx</a>           <a class="code" href="unioncvmx__ciu__bist.html#a734b259d1eb97323ace00626ad04d3a3">cn56xx</a>;
<a name="l01676"></a><a class="code" href="unioncvmx__ciu__bist.html#a5f003f8cafad4439130da7a301501835">01676</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__bist_1_1cvmx__ciu__bist__cn30xx.html">cvmx_ciu_bist_cn30xx</a>           <a class="code" href="unioncvmx__ciu__bist.html#a5f003f8cafad4439130da7a301501835">cn56xxp1</a>;
<a name="l01677"></a><a class="code" href="unioncvmx__ciu__bist.html#ad89310e5ce3bfbaee35da746438ac05a">01677</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__bist_1_1cvmx__ciu__bist__cn30xx.html">cvmx_ciu_bist_cn30xx</a>           <a class="code" href="unioncvmx__ciu__bist.html#ad89310e5ce3bfbaee35da746438ac05a">cn58xx</a>;
<a name="l01678"></a><a class="code" href="unioncvmx__ciu__bist.html#a202eb20198d91dd72f24842fd99015d2">01678</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__bist_1_1cvmx__ciu__bist__cn30xx.html">cvmx_ciu_bist_cn30xx</a>           <a class="code" href="unioncvmx__ciu__bist.html#a202eb20198d91dd72f24842fd99015d2">cn58xxp1</a>;
<a name="l01679"></a><a class="code" href="structcvmx__ciu__bist_1_1cvmx__ciu__bist__cn61xx.html">01679</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__bist_1_1cvmx__ciu__bist__cn61xx.html">cvmx_ciu_bist_cn61xx</a> {
<a name="l01680"></a>01680 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01681"></a>01681 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__bist_1_1cvmx__ciu__bist__cn61xx.html#a4c4a15210caae3cce09dc2584ba1f356">reserved_6_63</a>                : 58;
<a name="l01682"></a>01682     uint64_t <a class="code" href="structcvmx__ciu__bist_1_1cvmx__ciu__bist__cn61xx.html#abd64dd2a511111917e6683963bdd3028">bist</a>                         : 6;  <span class="comment">/**&lt; BIST Results.</span>
<a name="l01683"></a>01683 <span class="comment">                                                         HW sets a bit in BIST for for memory that fails</span>
<a name="l01684"></a>01684 <span class="comment">                                                         BIST. */</span>
<a name="l01685"></a>01685 <span class="preprocessor">#else</span>
<a name="l01686"></a><a class="code" href="structcvmx__ciu__bist_1_1cvmx__ciu__bist__cn61xx.html#abd64dd2a511111917e6683963bdd3028">01686</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__bist_1_1cvmx__ciu__bist__cn61xx.html#abd64dd2a511111917e6683963bdd3028">bist</a>                         : 6;
<a name="l01687"></a><a class="code" href="structcvmx__ciu__bist_1_1cvmx__ciu__bist__cn61xx.html#a4c4a15210caae3cce09dc2584ba1f356">01687</a>     uint64_t <a class="code" href="structcvmx__ciu__bist_1_1cvmx__ciu__bist__cn61xx.html#a4c4a15210caae3cce09dc2584ba1f356">reserved_6_63</a>                : 58;
<a name="l01688"></a>01688 <span class="preprocessor">#endif</span>
<a name="l01689"></a>01689 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__bist.html#ae23b004930897c68bb61e241a022a81b">cn61xx</a>;
<a name="l01690"></a><a class="code" href="structcvmx__ciu__bist_1_1cvmx__ciu__bist__cn63xx.html">01690</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__bist_1_1cvmx__ciu__bist__cn63xx.html">cvmx_ciu_bist_cn63xx</a> {
<a name="l01691"></a>01691 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01692"></a>01692 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__bist_1_1cvmx__ciu__bist__cn63xx.html#a9535a38e3eda019a2ef9c57ed1a39c76">reserved_5_63</a>                : 59;
<a name="l01693"></a>01693     uint64_t <a class="code" href="structcvmx__ciu__bist_1_1cvmx__ciu__bist__cn63xx.html#ae58408e0f5a221ec0e531c572e61a2dd">bist</a>                         : 5;  <span class="comment">/**&lt; BIST Results.</span>
<a name="l01694"></a>01694 <span class="comment">                                                         HW sets a bit in BIST for for memory that fails</span>
<a name="l01695"></a>01695 <span class="comment">                                                         BIST. */</span>
<a name="l01696"></a>01696 <span class="preprocessor">#else</span>
<a name="l01697"></a><a class="code" href="structcvmx__ciu__bist_1_1cvmx__ciu__bist__cn63xx.html#ae58408e0f5a221ec0e531c572e61a2dd">01697</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__bist_1_1cvmx__ciu__bist__cn63xx.html#ae58408e0f5a221ec0e531c572e61a2dd">bist</a>                         : 5;
<a name="l01698"></a><a class="code" href="structcvmx__ciu__bist_1_1cvmx__ciu__bist__cn63xx.html#a9535a38e3eda019a2ef9c57ed1a39c76">01698</a>     uint64_t <a class="code" href="structcvmx__ciu__bist_1_1cvmx__ciu__bist__cn63xx.html#a9535a38e3eda019a2ef9c57ed1a39c76">reserved_5_63</a>                : 59;
<a name="l01699"></a>01699 <span class="preprocessor">#endif</span>
<a name="l01700"></a>01700 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__bist.html#aef08469064b600f9c0607b0da89bf279">cn63xx</a>;
<a name="l01701"></a><a class="code" href="unioncvmx__ciu__bist.html#ae96d3cf2ca26ce63fa8de1003363949c">01701</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__bist_1_1cvmx__ciu__bist__cn63xx.html">cvmx_ciu_bist_cn63xx</a>           <a class="code" href="unioncvmx__ciu__bist.html#ae96d3cf2ca26ce63fa8de1003363949c">cn63xxp1</a>;
<a name="l01702"></a><a class="code" href="unioncvmx__ciu__bist.html#ac95cba7950137b361391aa73460fe4c9">01702</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__bist_1_1cvmx__ciu__bist__cn61xx.html">cvmx_ciu_bist_cn61xx</a>           <a class="code" href="unioncvmx__ciu__bist.html#ac95cba7950137b361391aa73460fe4c9">cn66xx</a>;
<a name="l01703"></a><a class="code" href="unioncvmx__ciu__bist.html#ac24dc5a55139fbe8411cdf5297a8be3a">01703</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__bist_1_1cvmx__ciu__bist__s.html">cvmx_ciu_bist_s</a>                <a class="code" href="unioncvmx__ciu__bist.html#ac24dc5a55139fbe8411cdf5297a8be3a">cn68xx</a>;
<a name="l01704"></a><a class="code" href="unioncvmx__ciu__bist.html#a251c634636270e519a0cafd83a7246a7">01704</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__bist_1_1cvmx__ciu__bist__s.html">cvmx_ciu_bist_s</a>                <a class="code" href="unioncvmx__ciu__bist.html#a251c634636270e519a0cafd83a7246a7">cn68xxp1</a>;
<a name="l01705"></a><a class="code" href="unioncvmx__ciu__bist.html#affda7ad02f0825829f776cf41df95836">01705</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__bist_1_1cvmx__ciu__bist__cn52xx.html">cvmx_ciu_bist_cn52xx</a>           <a class="code" href="unioncvmx__ciu__bist.html#affda7ad02f0825829f776cf41df95836">cn70xx</a>;
<a name="l01706"></a><a class="code" href="unioncvmx__ciu__bist.html#aeb234a34a7814b5f29676968231c96c5">01706</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__bist_1_1cvmx__ciu__bist__cn52xx.html">cvmx_ciu_bist_cn52xx</a>           <a class="code" href="unioncvmx__ciu__bist.html#aeb234a34a7814b5f29676968231c96c5">cn70xxp1</a>;
<a name="l01707"></a><a class="code" href="unioncvmx__ciu__bist.html#aa6cefc00a6adec2e6dd181e2f2630140">01707</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__bist_1_1cvmx__ciu__bist__cn61xx.html">cvmx_ciu_bist_cn61xx</a>           <a class="code" href="unioncvmx__ciu__bist.html#aa6cefc00a6adec2e6dd181e2f2630140">cnf71xx</a>;
<a name="l01708"></a>01708 };
<a name="l01709"></a><a class="code" href="cvmx-ciu-defs_8h.html#a8c6f08ff30ba7320c21234a87d285374">01709</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__bist.html" title="cvmx_ciu_bist">cvmx_ciu_bist</a> <a class="code" href="unioncvmx__ciu__bist.html" title="cvmx_ciu_bist">cvmx_ciu_bist_t</a>;
<a name="l01710"></a>01710 <span class="comment"></span>
<a name="l01711"></a>01711 <span class="comment">/**</span>
<a name="l01712"></a>01712 <span class="comment"> * cvmx_ciu_block_int</span>
<a name="l01713"></a>01713 <span class="comment"> *</span>
<a name="l01714"></a>01714 <span class="comment"> * CIU_BLOCK_INT = CIU Blocks Interrupt</span>
<a name="l01715"></a>01715 <span class="comment"> *</span>
<a name="l01716"></a>01716 <span class="comment"> * The interrupt lines from the various chip blocks.</span>
<a name="l01717"></a>01717 <span class="comment"> */</span>
<a name="l01718"></a><a class="code" href="unioncvmx__ciu__block__int.html">01718</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__block__int.html" title="cvmx_ciu_block_int">cvmx_ciu_block_int</a> {
<a name="l01719"></a><a class="code" href="unioncvmx__ciu__block__int.html#af1cadaa6ee380b6ba01310ac099793d1">01719</a>     uint64_t <a class="code" href="unioncvmx__ciu__block__int.html#af1cadaa6ee380b6ba01310ac099793d1">u64</a>;
<a name="l01720"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html">01720</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html">cvmx_ciu_block_int_s</a> {
<a name="l01721"></a>01721 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01722"></a>01722 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#af662d004b7d4272f03af41d0bd4f683e">reserved_62_63</a>               : 2;
<a name="l01723"></a>01723     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#ae93c053175abc56321bf94b91b401965">srio3</a>                        : 1;  <span class="comment">/**&lt; SRIO3 interrupt</span>
<a name="l01724"></a>01724 <span class="comment">                                                         See SRIO3_INT_REG, SRIO3_INT2_REG */</span>
<a name="l01725"></a>01725     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#a4bd8c9189e322513ec3409d914e7c2e2">srio2</a>                        : 1;  <span class="comment">/**&lt; SRIO2 interrupt</span>
<a name="l01726"></a>01726 <span class="comment">                                                         See SRIO2_INT_REG, SRIO2_INT2_REG */</span>
<a name="l01727"></a>01727     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#afff3d16fde6a0a2686abb2c6c3c941fb">reserved_43_59</a>               : 17;
<a name="l01728"></a>01728     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#afdec31e68111ff236c1240e55d17d6dc">ptp</a>                          : 1;  <span class="comment">/**&lt; PTP interrupt</span>
<a name="l01729"></a>01729 <span class="comment">                                                         See CIU_INT_SUM1[PTP] */</span>
<a name="l01730"></a>01730     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#a5711c1b17b58330a73408f6b1a094db5">dpi</a>                          : 1;  <span class="comment">/**&lt; DPI interrupt</span>
<a name="l01731"></a>01731 <span class="comment">                                                         See DPI_INT_REG */</span>
<a name="l01732"></a>01732     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#a598ab99d1f04c2f2904d4a34b9b4e253">dfm</a>                          : 1;  <span class="comment">/**&lt; DFM interrupt</span>
<a name="l01733"></a>01733 <span class="comment">                                                         See DFM_FNT_STAT */</span>
<a name="l01734"></a>01734     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#a9698edf23c148fecc147276176b50e62">reserved_34_39</a>               : 6;
<a name="l01735"></a>01735     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#a9df9b4d383255e1d42e6410e6e745366">srio1</a>                        : 1;  <span class="comment">/**&lt; SRIO1 interrupt</span>
<a name="l01736"></a>01736 <span class="comment">                                                         See SRIO1_INT_REG */</span>
<a name="l01737"></a>01737     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#a6a2c9f19956464c97301fbad55d5c167">srio0</a>                        : 1;  <span class="comment">/**&lt; SRIO0 interrupt</span>
<a name="l01738"></a>01738 <span class="comment">                                                         See SRIO0_INT_REG, SRIO0_INT2_REG */</span>
<a name="l01739"></a>01739     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#a4fe4cce2935650645456511b6074b8d0">reserved_31_31</a>               : 1;
<a name="l01740"></a>01740     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#a632509457902b48759411a2a2fe54d39">iob</a>                          : 1;  <span class="comment">/**&lt; IOB interrupt</span>
<a name="l01741"></a>01741 <span class="comment">                                                         See IOB_INT_SUM */</span>
<a name="l01742"></a>01742     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#afbbbaa152ca5da6b73ee4f23b0f6d7fd">reserved_29_29</a>               : 1;
<a name="l01743"></a>01743     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#a3d4383be8b180738f50abd7fd60124ae">agl</a>                          : 1;  <span class="comment">/**&lt; AGL interrupt</span>
<a name="l01744"></a>01744 <span class="comment">                                                         See AGL_GMX_RX*_INT_REG, AGL_GMX_TX_INT_REG */</span>
<a name="l01745"></a>01745     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#a989d1fc2d1fd2f7512ff0c296065d3e9">reserved_27_27</a>               : 1;
<a name="l01746"></a>01746     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#a509d0c8f4dc0948ebd84451b89a5eaef">pem1</a>                         : 1;  <span class="comment">/**&lt; PEM1 interrupt</span>
<a name="l01747"></a>01747 <span class="comment">                                                         See PEM1_INT_SUM (enabled by PEM1_INT_ENB) */</span>
<a name="l01748"></a>01748     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#af97d5ba8a33385e07f762da0885f85e4">pem0</a>                         : 1;  <span class="comment">/**&lt; PEM0 interrupt</span>
<a name="l01749"></a>01749 <span class="comment">                                                         See PEM0_INT_SUM (enabled by PEM0_INT_ENB) */</span>
<a name="l01750"></a>01750     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#ac61238ed3a8d54043aae556be1b47d8f">reserved_24_24</a>               : 1;
<a name="l01751"></a>01751     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#a59f62a411cc59eee36e265f5b9caff03">asxpcs1</a>                      : 1;  <span class="comment">/**&lt; See PCS1_INT*_REG, PCSX1_INT_REG */</span>
<a name="l01752"></a>01752     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#a9b2f94ca63b3c9a004c11f0beb1e6af6">asxpcs0</a>                      : 1;  <span class="comment">/**&lt; See PCS0_INT*_REG, PCSX0_INT_REG */</span>
<a name="l01753"></a>01753     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#a7a56f9568e4b03af0be3fcc7182b6d47">reserved_21_21</a>               : 1;
<a name="l01754"></a>01754     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#a523cffd8ecd829b105bcb362f835a63f">pip</a>                          : 1;  <span class="comment">/**&lt; PIP interrupt</span>
<a name="l01755"></a>01755 <span class="comment">                                                         See PIP_INT_REG */</span>
<a name="l01756"></a>01756     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#a1130c6b07e052323996a32d77d3fdf74">reserved_18_19</a>               : 2;
<a name="l01757"></a>01757     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#a9e3a6f635780a5780009a60b9a028cba">lmc0</a>                         : 1;  <span class="comment">/**&lt; LMC0 interrupt</span>
<a name="l01758"></a>01758 <span class="comment">                                                         See LMC0_INT */</span>
<a name="l01759"></a>01759     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#aa41681223482dec3b95bd49afbade838">l2c</a>                          : 1;  <span class="comment">/**&lt; L2C interrupt</span>
<a name="l01760"></a>01760 <span class="comment">                                                         See L2C_INT_REG */</span>
<a name="l01761"></a>01761     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#a8da9352478d87a3a3bd40dd946866b06">reserved_15_15</a>               : 1;
<a name="l01762"></a>01762     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#ab77511e3a57f608d7b38e6cdbe9a6138">rad</a>                          : 1;  <span class="comment">/**&lt; RAD interrupt</span>
<a name="l01763"></a>01763 <span class="comment">                                                         See RAD_REG_ERROR */</span>
<a name="l01764"></a>01764     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#a3c49d2abbf2365031c4008e104bdfd20">usb</a>                          : 1;  <span class="comment">/**&lt; USB UCTL0 interrupt</span>
<a name="l01765"></a>01765 <span class="comment">                                                         See UCTL0_INT_REG */</span>
<a name="l01766"></a>01766     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#aeb32d34a7f61fca464ba9d6c46670e18">pow</a>                          : 1;  <span class="comment">/**&lt; POW err interrupt</span>
<a name="l01767"></a>01767 <span class="comment">                                                         See POW_ECC_ERR */</span>
<a name="l01768"></a>01768     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#acdc8a35559cf5e2b6af9e2f9d0b2a887">tim</a>                          : 1;  <span class="comment">/**&lt; TIM interrupt</span>
<a name="l01769"></a>01769 <span class="comment">                                                         See TIM_REG_ERROR */</span>
<a name="l01770"></a>01770     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#a74104a19619ba9964bc7a353384fd9c9">pko</a>                          : 1;  <span class="comment">/**&lt; PKO interrupt</span>
<a name="l01771"></a>01771 <span class="comment">                                                         See PKO_REG_ERROR */</span>
<a name="l01772"></a>01772     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#aa945dc92ec16e66ac8cf7ba2d98db4ac">ipd</a>                          : 1;  <span class="comment">/**&lt; IPD interrupt</span>
<a name="l01773"></a>01773 <span class="comment">                                                         See IPD_INT_SUM */</span>
<a name="l01774"></a>01774     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#a10f38da109f3b1dc71fd648e439bf4eb">reserved_8_8</a>                 : 1;
<a name="l01775"></a>01775     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#a35a496e7c9a4cfda3326b75874ee1787">zip</a>                          : 1;  <span class="comment">/**&lt; ZIP interrupt</span>
<a name="l01776"></a>01776 <span class="comment">                                                         See ZIP_ERROR */</span>
<a name="l01777"></a>01777     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#add2ee9593e0fafbae9268d83b6958c9c">dfa</a>                          : 1;  <span class="comment">/**&lt; DFA interrupt</span>
<a name="l01778"></a>01778 <span class="comment">                                                         See DFA_ERROR */</span>
<a name="l01779"></a>01779     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#a64b824080e491aed259f3d3794f80a7b">fpa</a>                          : 1;  <span class="comment">/**&lt; FPA interrupt</span>
<a name="l01780"></a>01780 <span class="comment">                                                         See FPA_INT_SUM */</span>
<a name="l01781"></a>01781     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#a3f303bdec1663432acbb5362da162784">key</a>                          : 1;  <span class="comment">/**&lt; KEY interrupt</span>
<a name="l01782"></a>01782 <span class="comment">                                                         See KEY_INT_SUM */</span>
<a name="l01783"></a>01783     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#adf2d93727d3a36ed88f358e3ebaeee50">sli</a>                          : 1;  <span class="comment">/**&lt; SLI interrupt</span>
<a name="l01784"></a>01784 <span class="comment">                                                         See SLI_INT_SUM (enabled by SLI_INT_ENB_CIU) */</span>
<a name="l01785"></a>01785     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#a381eb49bb05c0fe9a74b9ccc368fdce6">gmx1</a>                         : 1;  <span class="comment">/**&lt; GMX1 interrupt</span>
<a name="l01786"></a>01786 <span class="comment">                                                         See GMX1_RX*_INT_REG, GMX1_TX_INT_REG */</span>
<a name="l01787"></a>01787     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#ae7def70678ae2a957a21ddf43d326932">gmx0</a>                         : 1;  <span class="comment">/**&lt; GMX0 interrupt</span>
<a name="l01788"></a>01788 <span class="comment">                                                         See GMX0_RX*_INT_REG, GMX0_TX_INT_REG */</span>
<a name="l01789"></a>01789     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#abc3ded3e452be609a3ae913c2a1ccb30">mio</a>                          : 1;  <span class="comment">/**&lt; MIO boot interrupt</span>
<a name="l01790"></a>01790 <span class="comment">                                                         See MIO_BOOT_ERR */</span>
<a name="l01791"></a>01791 <span class="preprocessor">#else</span>
<a name="l01792"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#abc3ded3e452be609a3ae913c2a1ccb30">01792</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#abc3ded3e452be609a3ae913c2a1ccb30">mio</a>                          : 1;
<a name="l01793"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#ae7def70678ae2a957a21ddf43d326932">01793</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#ae7def70678ae2a957a21ddf43d326932">gmx0</a>                         : 1;
<a name="l01794"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#a381eb49bb05c0fe9a74b9ccc368fdce6">01794</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#a381eb49bb05c0fe9a74b9ccc368fdce6">gmx1</a>                         : 1;
<a name="l01795"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#adf2d93727d3a36ed88f358e3ebaeee50">01795</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#adf2d93727d3a36ed88f358e3ebaeee50">sli</a>                          : 1;
<a name="l01796"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#a3f303bdec1663432acbb5362da162784">01796</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#a3f303bdec1663432acbb5362da162784">key</a>                          : 1;
<a name="l01797"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#a64b824080e491aed259f3d3794f80a7b">01797</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#a64b824080e491aed259f3d3794f80a7b">fpa</a>                          : 1;
<a name="l01798"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#add2ee9593e0fafbae9268d83b6958c9c">01798</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#add2ee9593e0fafbae9268d83b6958c9c">dfa</a>                          : 1;
<a name="l01799"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#a35a496e7c9a4cfda3326b75874ee1787">01799</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#a35a496e7c9a4cfda3326b75874ee1787">zip</a>                          : 1;
<a name="l01800"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#a10f38da109f3b1dc71fd648e439bf4eb">01800</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#a10f38da109f3b1dc71fd648e439bf4eb">reserved_8_8</a>                 : 1;
<a name="l01801"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#aa945dc92ec16e66ac8cf7ba2d98db4ac">01801</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#aa945dc92ec16e66ac8cf7ba2d98db4ac">ipd</a>                          : 1;
<a name="l01802"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#a74104a19619ba9964bc7a353384fd9c9">01802</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#a74104a19619ba9964bc7a353384fd9c9">pko</a>                          : 1;
<a name="l01803"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#acdc8a35559cf5e2b6af9e2f9d0b2a887">01803</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#acdc8a35559cf5e2b6af9e2f9d0b2a887">tim</a>                          : 1;
<a name="l01804"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#aeb32d34a7f61fca464ba9d6c46670e18">01804</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#aeb32d34a7f61fca464ba9d6c46670e18">pow</a>                          : 1;
<a name="l01805"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#a3c49d2abbf2365031c4008e104bdfd20">01805</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#a3c49d2abbf2365031c4008e104bdfd20">usb</a>                          : 1;
<a name="l01806"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#ab77511e3a57f608d7b38e6cdbe9a6138">01806</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#ab77511e3a57f608d7b38e6cdbe9a6138">rad</a>                          : 1;
<a name="l01807"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#a8da9352478d87a3a3bd40dd946866b06">01807</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#a8da9352478d87a3a3bd40dd946866b06">reserved_15_15</a>               : 1;
<a name="l01808"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#aa41681223482dec3b95bd49afbade838">01808</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#aa41681223482dec3b95bd49afbade838">l2c</a>                          : 1;
<a name="l01809"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#a9e3a6f635780a5780009a60b9a028cba">01809</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#a9e3a6f635780a5780009a60b9a028cba">lmc0</a>                         : 1;
<a name="l01810"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#a1130c6b07e052323996a32d77d3fdf74">01810</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#a1130c6b07e052323996a32d77d3fdf74">reserved_18_19</a>               : 2;
<a name="l01811"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#a523cffd8ecd829b105bcb362f835a63f">01811</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#a523cffd8ecd829b105bcb362f835a63f">pip</a>                          : 1;
<a name="l01812"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#a7a56f9568e4b03af0be3fcc7182b6d47">01812</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#a7a56f9568e4b03af0be3fcc7182b6d47">reserved_21_21</a>               : 1;
<a name="l01813"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#a9b2f94ca63b3c9a004c11f0beb1e6af6">01813</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#a9b2f94ca63b3c9a004c11f0beb1e6af6">asxpcs0</a>                      : 1;
<a name="l01814"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#a59f62a411cc59eee36e265f5b9caff03">01814</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#a59f62a411cc59eee36e265f5b9caff03">asxpcs1</a>                      : 1;
<a name="l01815"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#ac61238ed3a8d54043aae556be1b47d8f">01815</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#ac61238ed3a8d54043aae556be1b47d8f">reserved_24_24</a>               : 1;
<a name="l01816"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#af97d5ba8a33385e07f762da0885f85e4">01816</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#af97d5ba8a33385e07f762da0885f85e4">pem0</a>                         : 1;
<a name="l01817"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#a509d0c8f4dc0948ebd84451b89a5eaef">01817</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#a509d0c8f4dc0948ebd84451b89a5eaef">pem1</a>                         : 1;
<a name="l01818"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#a989d1fc2d1fd2f7512ff0c296065d3e9">01818</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#a989d1fc2d1fd2f7512ff0c296065d3e9">reserved_27_27</a>               : 1;
<a name="l01819"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#a3d4383be8b180738f50abd7fd60124ae">01819</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#a3d4383be8b180738f50abd7fd60124ae">agl</a>                          : 1;
<a name="l01820"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#afbbbaa152ca5da6b73ee4f23b0f6d7fd">01820</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#afbbbaa152ca5da6b73ee4f23b0f6d7fd">reserved_29_29</a>               : 1;
<a name="l01821"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#a632509457902b48759411a2a2fe54d39">01821</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#a632509457902b48759411a2a2fe54d39">iob</a>                          : 1;
<a name="l01822"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#a4fe4cce2935650645456511b6074b8d0">01822</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#a4fe4cce2935650645456511b6074b8d0">reserved_31_31</a>               : 1;
<a name="l01823"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#a6a2c9f19956464c97301fbad55d5c167">01823</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#a6a2c9f19956464c97301fbad55d5c167">srio0</a>                        : 1;
<a name="l01824"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#a9df9b4d383255e1d42e6410e6e745366">01824</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#a9df9b4d383255e1d42e6410e6e745366">srio1</a>                        : 1;
<a name="l01825"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#a9698edf23c148fecc147276176b50e62">01825</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#a9698edf23c148fecc147276176b50e62">reserved_34_39</a>               : 6;
<a name="l01826"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#a598ab99d1f04c2f2904d4a34b9b4e253">01826</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#a598ab99d1f04c2f2904d4a34b9b4e253">dfm</a>                          : 1;
<a name="l01827"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#a5711c1b17b58330a73408f6b1a094db5">01827</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#a5711c1b17b58330a73408f6b1a094db5">dpi</a>                          : 1;
<a name="l01828"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#afdec31e68111ff236c1240e55d17d6dc">01828</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#afdec31e68111ff236c1240e55d17d6dc">ptp</a>                          : 1;
<a name="l01829"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#afff3d16fde6a0a2686abb2c6c3c941fb">01829</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#afff3d16fde6a0a2686abb2c6c3c941fb">reserved_43_59</a>               : 17;
<a name="l01830"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#a4bd8c9189e322513ec3409d914e7c2e2">01830</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#a4bd8c9189e322513ec3409d914e7c2e2">srio2</a>                        : 1;
<a name="l01831"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#ae93c053175abc56321bf94b91b401965">01831</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#ae93c053175abc56321bf94b91b401965">srio3</a>                        : 1;
<a name="l01832"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#af662d004b7d4272f03af41d0bd4f683e">01832</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__s.html#af662d004b7d4272f03af41d0bd4f683e">reserved_62_63</a>               : 2;
<a name="l01833"></a>01833 <span class="preprocessor">#endif</span>
<a name="l01834"></a>01834 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__block__int.html#adc6a22da34a74fe2883275d4ccdd7242">s</a>;
<a name="l01835"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html">01835</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html">cvmx_ciu_block_int_cn61xx</a> {
<a name="l01836"></a>01836 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01837"></a>01837 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#a1d7cf6bc38f15442f5d0ea020209c225">reserved_43_63</a>               : 21;
<a name="l01838"></a>01838     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#a91d82ab6076ba2495f68d0b70156257d">ptp</a>                          : 1;  <span class="comment">/**&lt; PTP interrupt</span>
<a name="l01839"></a>01839 <span class="comment">                                                         See CIU_INT_SUM1[PTP] */</span>
<a name="l01840"></a>01840     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#a390fd87b39c9ac03581f7f1d13fdea5f">dpi</a>                          : 1;  <span class="comment">/**&lt; DPI interrupt</span>
<a name="l01841"></a>01841 <span class="comment">                                                         See DPI_INT_REG */</span>
<a name="l01842"></a>01842     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#a2926dd92c8fd8beff509c8a14511d68d">reserved_31_40</a>               : 10;
<a name="l01843"></a>01843     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#a745116324474e13fb305e3ee86968f96">iob</a>                          : 1;  <span class="comment">/**&lt; IOB interrupt</span>
<a name="l01844"></a>01844 <span class="comment">                                                         See IOB_INT_SUM */</span>
<a name="l01845"></a>01845     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#a182fe0b9beeaa5bb8d2473a790c5000a">reserved_29_29</a>               : 1;
<a name="l01846"></a>01846     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#a1c9af5a7bede933132104d111dec75d3">agl</a>                          : 1;  <span class="comment">/**&lt; AGL interrupt</span>
<a name="l01847"></a>01847 <span class="comment">                                                         See AGL_GMX_RX*_INT_REG, AGL_GMX_TX_INT_REG */</span>
<a name="l01848"></a>01848     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#ab61b543cbd3e5c7e8cd1e62569b69bc4">reserved_27_27</a>               : 1;
<a name="l01849"></a>01849     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#a14e4ed8b3e490428915a5512f7cc4374">pem1</a>                         : 1;  <span class="comment">/**&lt; PEM1 interrupt</span>
<a name="l01850"></a>01850 <span class="comment">                                                         See PEM1_INT_SUM (enabled by PEM1_INT_ENB) */</span>
<a name="l01851"></a>01851     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#a65e351154382beedfc9f1a1533d56ba0">pem0</a>                         : 1;  <span class="comment">/**&lt; PEM0 interrupt</span>
<a name="l01852"></a>01852 <span class="comment">                                                         See PEM0_INT_SUM (enabled by PEM0_INT_ENB) */</span>
<a name="l01853"></a>01853     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#a5e8da73a0c2be297d253312e81d915ab">reserved_24_24</a>               : 1;
<a name="l01854"></a>01854     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#a6e690b311106b522096e784ee5562a0b">asxpcs1</a>                      : 1;  <span class="comment">/**&lt; See PCS1_INT*_REG, PCSX1_INT_REG */</span>
<a name="l01855"></a>01855     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#a6200e697e5e8b20c6da67d79584e4540">asxpcs0</a>                      : 1;  <span class="comment">/**&lt; See PCS0_INT*_REG, PCSX0_INT_REG */</span>
<a name="l01856"></a>01856     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#ae4899e7a30fbdb4d95b40d55d21b4d1e">reserved_21_21</a>               : 1;
<a name="l01857"></a>01857     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#a916ed14d9c720f556d0a9961ce30eb1c">pip</a>                          : 1;  <span class="comment">/**&lt; PIP interrupt</span>
<a name="l01858"></a>01858 <span class="comment">                                                         See PIP_INT_REG */</span>
<a name="l01859"></a>01859     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#a8cd33533e9ae88d9c37cc58927de625b">reserved_18_19</a>               : 2;
<a name="l01860"></a>01860     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#a661284221dacb3487fd460a8ead6073c">lmc0</a>                         : 1;  <span class="comment">/**&lt; LMC0 interrupt</span>
<a name="l01861"></a>01861 <span class="comment">                                                         See LMC0_INT */</span>
<a name="l01862"></a>01862     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#a41d361ec84c4a431369d22dd4fe5ad59">l2c</a>                          : 1;  <span class="comment">/**&lt; L2C interrupt</span>
<a name="l01863"></a>01863 <span class="comment">                                                         See L2C_INT_REG */</span>
<a name="l01864"></a>01864     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#a142e7ebe8a0c920745bd85d8f305bae4">reserved_15_15</a>               : 1;
<a name="l01865"></a>01865     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#abd91e1a4f27b3babbaad7ec10543e8a3">rad</a>                          : 1;  <span class="comment">/**&lt; RAD interrupt</span>
<a name="l01866"></a>01866 <span class="comment">                                                         See RAD_REG_ERROR */</span>
<a name="l01867"></a>01867     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#adfdda0b250460b3ca4509015988aa905">usb</a>                          : 1;  <span class="comment">/**&lt; USB UCTL0 interrupt</span>
<a name="l01868"></a>01868 <span class="comment">                                                         See UCTL0_INT_REG */</span>
<a name="l01869"></a>01869     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#a26dedc8ab0bc0ae36a25564633b446a8">pow</a>                          : 1;  <span class="comment">/**&lt; POW err interrupt</span>
<a name="l01870"></a>01870 <span class="comment">                                                         See POW_ECC_ERR */</span>
<a name="l01871"></a>01871     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#affa04e8c715faa465d65b2bc92012382">tim</a>                          : 1;  <span class="comment">/**&lt; TIM interrupt</span>
<a name="l01872"></a>01872 <span class="comment">                                                         See TIM_REG_ERROR */</span>
<a name="l01873"></a>01873     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#abb137eb3802efe7267968a908dd6b253">pko</a>                          : 1;  <span class="comment">/**&lt; PKO interrupt</span>
<a name="l01874"></a>01874 <span class="comment">                                                         See PKO_REG_ERROR */</span>
<a name="l01875"></a>01875     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#a36cd60253855eeebd7ce26babf84e739">ipd</a>                          : 1;  <span class="comment">/**&lt; IPD interrupt</span>
<a name="l01876"></a>01876 <span class="comment">                                                         See IPD_INT_SUM */</span>
<a name="l01877"></a>01877     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#aec571ed15fdea3c51e2beace4241c7e9">reserved_8_8</a>                 : 1;
<a name="l01878"></a>01878     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#ac15c2e4660bf8347b48f0f74ec7017f9">zip</a>                          : 1;  <span class="comment">/**&lt; ZIP interrupt</span>
<a name="l01879"></a>01879 <span class="comment">                                                         See ZIP_ERROR */</span>
<a name="l01880"></a>01880     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#aa4e449d068e06ec6357ca7b9aca48364">dfa</a>                          : 1;  <span class="comment">/**&lt; DFA interrupt</span>
<a name="l01881"></a>01881 <span class="comment">                                                         See DFA_ERROR */</span>
<a name="l01882"></a>01882     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#a9f6b4825c5470990fef7637825c7ccfa">fpa</a>                          : 1;  <span class="comment">/**&lt; FPA interrupt</span>
<a name="l01883"></a>01883 <span class="comment">                                                         See FPA_INT_SUM */</span>
<a name="l01884"></a>01884     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#a0e0ccb19cc7d010ee95733ec4528de3a">key</a>                          : 1;  <span class="comment">/**&lt; KEY interrupt</span>
<a name="l01885"></a>01885 <span class="comment">                                                         See KEY_INT_SUM */</span>
<a name="l01886"></a>01886     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#a1399de9e9a3356b4e6387629968abced">sli</a>                          : 1;  <span class="comment">/**&lt; SLI interrupt</span>
<a name="l01887"></a>01887 <span class="comment">                                                         See SLI_INT_SUM (enabled by SLI_INT_ENB_CIU) */</span>
<a name="l01888"></a>01888     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#a0390507c3463325ca38c975241140212">gmx1</a>                         : 1;  <span class="comment">/**&lt; GMX1 interrupt</span>
<a name="l01889"></a>01889 <span class="comment">                                                         See GMX1_RX*_INT_REG, GMX1_TX_INT_REG */</span>
<a name="l01890"></a>01890     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#a49ac0777b4f69742c6a1a61a97c0bda2">gmx0</a>                         : 1;  <span class="comment">/**&lt; GMX0 interrupt</span>
<a name="l01891"></a>01891 <span class="comment">                                                         See GMX0_RX*_INT_REG, GMX0_TX_INT_REG */</span>
<a name="l01892"></a>01892     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#a3e98e476056d1cb2490899f6041089e5">mio</a>                          : 1;  <span class="comment">/**&lt; MIO boot interrupt</span>
<a name="l01893"></a>01893 <span class="comment">                                                         See MIO_BOOT_ERR */</span>
<a name="l01894"></a>01894 <span class="preprocessor">#else</span>
<a name="l01895"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#a3e98e476056d1cb2490899f6041089e5">01895</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#a3e98e476056d1cb2490899f6041089e5">mio</a>                          : 1;
<a name="l01896"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#a49ac0777b4f69742c6a1a61a97c0bda2">01896</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#a49ac0777b4f69742c6a1a61a97c0bda2">gmx0</a>                         : 1;
<a name="l01897"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#a0390507c3463325ca38c975241140212">01897</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#a0390507c3463325ca38c975241140212">gmx1</a>                         : 1;
<a name="l01898"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#a1399de9e9a3356b4e6387629968abced">01898</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#a1399de9e9a3356b4e6387629968abced">sli</a>                          : 1;
<a name="l01899"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#a0e0ccb19cc7d010ee95733ec4528de3a">01899</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#a0e0ccb19cc7d010ee95733ec4528de3a">key</a>                          : 1;
<a name="l01900"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#a9f6b4825c5470990fef7637825c7ccfa">01900</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#a9f6b4825c5470990fef7637825c7ccfa">fpa</a>                          : 1;
<a name="l01901"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#aa4e449d068e06ec6357ca7b9aca48364">01901</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#aa4e449d068e06ec6357ca7b9aca48364">dfa</a>                          : 1;
<a name="l01902"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#ac15c2e4660bf8347b48f0f74ec7017f9">01902</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#ac15c2e4660bf8347b48f0f74ec7017f9">zip</a>                          : 1;
<a name="l01903"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#aec571ed15fdea3c51e2beace4241c7e9">01903</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#aec571ed15fdea3c51e2beace4241c7e9">reserved_8_8</a>                 : 1;
<a name="l01904"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#a36cd60253855eeebd7ce26babf84e739">01904</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#a36cd60253855eeebd7ce26babf84e739">ipd</a>                          : 1;
<a name="l01905"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#abb137eb3802efe7267968a908dd6b253">01905</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#abb137eb3802efe7267968a908dd6b253">pko</a>                          : 1;
<a name="l01906"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#affa04e8c715faa465d65b2bc92012382">01906</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#affa04e8c715faa465d65b2bc92012382">tim</a>                          : 1;
<a name="l01907"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#a26dedc8ab0bc0ae36a25564633b446a8">01907</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#a26dedc8ab0bc0ae36a25564633b446a8">pow</a>                          : 1;
<a name="l01908"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#adfdda0b250460b3ca4509015988aa905">01908</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#adfdda0b250460b3ca4509015988aa905">usb</a>                          : 1;
<a name="l01909"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#abd91e1a4f27b3babbaad7ec10543e8a3">01909</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#abd91e1a4f27b3babbaad7ec10543e8a3">rad</a>                          : 1;
<a name="l01910"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#a142e7ebe8a0c920745bd85d8f305bae4">01910</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#a142e7ebe8a0c920745bd85d8f305bae4">reserved_15_15</a>               : 1;
<a name="l01911"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#a41d361ec84c4a431369d22dd4fe5ad59">01911</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#a41d361ec84c4a431369d22dd4fe5ad59">l2c</a>                          : 1;
<a name="l01912"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#a661284221dacb3487fd460a8ead6073c">01912</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#a661284221dacb3487fd460a8ead6073c">lmc0</a>                         : 1;
<a name="l01913"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#a8cd33533e9ae88d9c37cc58927de625b">01913</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#a8cd33533e9ae88d9c37cc58927de625b">reserved_18_19</a>               : 2;
<a name="l01914"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#a916ed14d9c720f556d0a9961ce30eb1c">01914</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#a916ed14d9c720f556d0a9961ce30eb1c">pip</a>                          : 1;
<a name="l01915"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#ae4899e7a30fbdb4d95b40d55d21b4d1e">01915</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#ae4899e7a30fbdb4d95b40d55d21b4d1e">reserved_21_21</a>               : 1;
<a name="l01916"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#a6200e697e5e8b20c6da67d79584e4540">01916</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#a6200e697e5e8b20c6da67d79584e4540">asxpcs0</a>                      : 1;
<a name="l01917"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#a6e690b311106b522096e784ee5562a0b">01917</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#a6e690b311106b522096e784ee5562a0b">asxpcs1</a>                      : 1;
<a name="l01918"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#a5e8da73a0c2be297d253312e81d915ab">01918</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#a5e8da73a0c2be297d253312e81d915ab">reserved_24_24</a>               : 1;
<a name="l01919"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#a65e351154382beedfc9f1a1533d56ba0">01919</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#a65e351154382beedfc9f1a1533d56ba0">pem0</a>                         : 1;
<a name="l01920"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#a14e4ed8b3e490428915a5512f7cc4374">01920</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#a14e4ed8b3e490428915a5512f7cc4374">pem1</a>                         : 1;
<a name="l01921"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#ab61b543cbd3e5c7e8cd1e62569b69bc4">01921</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#ab61b543cbd3e5c7e8cd1e62569b69bc4">reserved_27_27</a>               : 1;
<a name="l01922"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#a1c9af5a7bede933132104d111dec75d3">01922</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#a1c9af5a7bede933132104d111dec75d3">agl</a>                          : 1;
<a name="l01923"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#a182fe0b9beeaa5bb8d2473a790c5000a">01923</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#a182fe0b9beeaa5bb8d2473a790c5000a">reserved_29_29</a>               : 1;
<a name="l01924"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#a745116324474e13fb305e3ee86968f96">01924</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#a745116324474e13fb305e3ee86968f96">iob</a>                          : 1;
<a name="l01925"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#a2926dd92c8fd8beff509c8a14511d68d">01925</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#a2926dd92c8fd8beff509c8a14511d68d">reserved_31_40</a>               : 10;
<a name="l01926"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#a390fd87b39c9ac03581f7f1d13fdea5f">01926</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#a390fd87b39c9ac03581f7f1d13fdea5f">dpi</a>                          : 1;
<a name="l01927"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#a91d82ab6076ba2495f68d0b70156257d">01927</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#a91d82ab6076ba2495f68d0b70156257d">ptp</a>                          : 1;
<a name="l01928"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#a1d7cf6bc38f15442f5d0ea020209c225">01928</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn61xx.html#a1d7cf6bc38f15442f5d0ea020209c225">reserved_43_63</a>               : 21;
<a name="l01929"></a>01929 <span class="preprocessor">#endif</span>
<a name="l01930"></a>01930 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__block__int.html#a05a11831c6373815814bc7cf7e544c56">cn61xx</a>;
<a name="l01931"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html">01931</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html">cvmx_ciu_block_int_cn63xx</a> {
<a name="l01932"></a>01932 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01933"></a>01933 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#a219f3c5f4b7a87253dadcc94ba4e49e4">reserved_43_63</a>               : 21;
<a name="l01934"></a>01934     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#aae54be00b0e7a3513e50b7e467b57479">ptp</a>                          : 1;  <span class="comment">/**&lt; PTP interrupt</span>
<a name="l01935"></a>01935 <span class="comment">                                                         See CIU_INT_SUM1[PTP] */</span>
<a name="l01936"></a>01936     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#a6a8b3386e74f7238e15260f5e11ffd00">dpi</a>                          : 1;  <span class="comment">/**&lt; DPI interrupt</span>
<a name="l01937"></a>01937 <span class="comment">                                                         See DPI_INT_REG */</span>
<a name="l01938"></a>01938     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#a8290ab1248caa95ad453b1da715bb51d">dfm</a>                          : 1;  <span class="comment">/**&lt; DFM interrupt</span>
<a name="l01939"></a>01939 <span class="comment">                                                         See DFM_FNT_STAT */</span>
<a name="l01940"></a>01940     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#a2f0172ec5ce49d4e639962e17c50eda9">reserved_34_39</a>               : 6;
<a name="l01941"></a>01941     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#ab20d1b8b067c5be94d1b32b10ee16e4a">srio1</a>                        : 1;  <span class="comment">/**&lt; SRIO1 interrupt</span>
<a name="l01942"></a>01942 <span class="comment">                                                         See SRIO1_INT_REG, SRIO1_INT2_REG */</span>
<a name="l01943"></a>01943     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#ab32bcc4dae10e017774bd989f1de6a31">srio0</a>                        : 1;  <span class="comment">/**&lt; SRIO0 interrupt</span>
<a name="l01944"></a>01944 <span class="comment">                                                         See SRIO0_INT_REG, SRIO0_INT2_REG */</span>
<a name="l01945"></a>01945     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#a01e0b4f44e28f525dc25427d9bc4e284">reserved_31_31</a>               : 1;
<a name="l01946"></a>01946     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#a3201678c8cfbd0c770021dfeb8916ae2">iob</a>                          : 1;  <span class="comment">/**&lt; IOB interrupt</span>
<a name="l01947"></a>01947 <span class="comment">                                                         See IOB_INT_SUM */</span>
<a name="l01948"></a>01948     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#ad3b87b4c1808ff763c346b0d29be18d8">reserved_29_29</a>               : 1;
<a name="l01949"></a>01949     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#aac8f9645b90d38248255068c9ccb5391">agl</a>                          : 1;  <span class="comment">/**&lt; AGL interrupt</span>
<a name="l01950"></a>01950 <span class="comment">                                                         See AGL_GMX_RX*_INT_REG, AGL_GMX_TX_INT_REG */</span>
<a name="l01951"></a>01951     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#a53687f5259cceb1a07638b260eda172d">reserved_27_27</a>               : 1;
<a name="l01952"></a>01952     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#a96b08037da5b5ef1d8f9b43bde9b430f">pem1</a>                         : 1;  <span class="comment">/**&lt; PEM1 interrupt</span>
<a name="l01953"></a>01953 <span class="comment">                                                         See PEM1_INT_SUM (enabled by PEM1_INT_ENB) */</span>
<a name="l01954"></a>01954     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#a24ba707790ec99eb87d5969b680dafaa">pem0</a>                         : 1;  <span class="comment">/**&lt; PEM0 interrupt</span>
<a name="l01955"></a>01955 <span class="comment">                                                         See PEM0_INT_SUM (enabled by PEM0_INT_ENB) */</span>
<a name="l01956"></a>01956     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#add1a83e9f4f9183d652b5ce64e69f7af">reserved_23_24</a>               : 2;
<a name="l01957"></a>01957     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#aed6ec3d35e686cae4f5869bc24d3bc54">asxpcs0</a>                      : 1;  <span class="comment">/**&lt; See PCS0_INT*_REG, PCSX0_INT_REG */</span>
<a name="l01958"></a>01958     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#ab24f5fec30cf65ea3ea9eeebfc4ed71b">reserved_21_21</a>               : 1;
<a name="l01959"></a>01959     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#ad242c19fb7b42a410b26b4abaac56068">pip</a>                          : 1;  <span class="comment">/**&lt; PIP interrupt</span>
<a name="l01960"></a>01960 <span class="comment">                                                         See PIP_INT_REG */</span>
<a name="l01961"></a>01961     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#a181d9ead5b8f0eb3c11a1bb73dbff852">reserved_18_19</a>               : 2;
<a name="l01962"></a>01962     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#aacd1ab71f5f5d77ce64d86f1b0b318cc">lmc0</a>                         : 1;  <span class="comment">/**&lt; LMC0 interrupt</span>
<a name="l01963"></a>01963 <span class="comment">                                                         See LMC0_INT */</span>
<a name="l01964"></a>01964     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#a85027d4e3c0218c477cc379547200cbe">l2c</a>                          : 1;  <span class="comment">/**&lt; L2C interrupt</span>
<a name="l01965"></a>01965 <span class="comment">                                                         See L2C_INT_REG */</span>
<a name="l01966"></a>01966     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#a6ba79993b05ff6e44caa8a2228d9e2eb">reserved_15_15</a>               : 1;
<a name="l01967"></a>01967     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#a59f4b4f38ce27ad1a9d63560f16067a1">rad</a>                          : 1;  <span class="comment">/**&lt; RAD interrupt</span>
<a name="l01968"></a>01968 <span class="comment">                                                         See RAD_REG_ERROR */</span>
<a name="l01969"></a>01969     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#ac77469e02674bc11563fe3a3f314bd91">usb</a>                          : 1;  <span class="comment">/**&lt; USB UCTL0 interrupt</span>
<a name="l01970"></a>01970 <span class="comment">                                                         See UCTL0_INT_REG */</span>
<a name="l01971"></a>01971     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#a337f5933071ad5f4138fa4953ac1f8cd">pow</a>                          : 1;  <span class="comment">/**&lt; POW err interrupt</span>
<a name="l01972"></a>01972 <span class="comment">                                                         See POW_ECC_ERR */</span>
<a name="l01973"></a>01973     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#a871733f6578423d1040ef09d4fae03de">tim</a>                          : 1;  <span class="comment">/**&lt; TIM interrupt</span>
<a name="l01974"></a>01974 <span class="comment">                                                         See TIM_REG_ERROR */</span>
<a name="l01975"></a>01975     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#abd0710eeec06dfb160be0f383544cc66">pko</a>                          : 1;  <span class="comment">/**&lt; PKO interrupt</span>
<a name="l01976"></a>01976 <span class="comment">                                                         See PKO_REG_ERROR */</span>
<a name="l01977"></a>01977     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#a947e66f2c8e60e0e7365d1cad3d65336">ipd</a>                          : 1;  <span class="comment">/**&lt; IPD interrupt</span>
<a name="l01978"></a>01978 <span class="comment">                                                         See IPD_INT_SUM */</span>
<a name="l01979"></a>01979     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#a11fe8700647a1522d1e191874f0b2aaa">reserved_8_8</a>                 : 1;
<a name="l01980"></a>01980     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#aca958612fd560bb255e7755cd9f0d894">zip</a>                          : 1;  <span class="comment">/**&lt; ZIP interrupt</span>
<a name="l01981"></a>01981 <span class="comment">                                                         See ZIP_ERROR */</span>
<a name="l01982"></a>01982     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#a6e892c6f76ef833297f85c6bb8513a9c">dfa</a>                          : 1;  <span class="comment">/**&lt; DFA interrupt</span>
<a name="l01983"></a>01983 <span class="comment">                                                         See DFA_ERROR */</span>
<a name="l01984"></a>01984     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#a875132dbd46161e92b864f74aae31b76">fpa</a>                          : 1;  <span class="comment">/**&lt; FPA interrupt</span>
<a name="l01985"></a>01985 <span class="comment">                                                         See FPA_INT_SUM */</span>
<a name="l01986"></a>01986     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#a6bce33cb3922f69b843b415e1a684ce8">key</a>                          : 1;  <span class="comment">/**&lt; KEY interrupt</span>
<a name="l01987"></a>01987 <span class="comment">                                                         See KEY_INT_SUM */</span>
<a name="l01988"></a>01988     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#a9e98834ae4e19f03f66546d4243f352e">sli</a>                          : 1;  <span class="comment">/**&lt; SLI interrupt</span>
<a name="l01989"></a>01989 <span class="comment">                                                         See SLI_INT_SUM (enabled by SLI_INT_ENB_CIU) */</span>
<a name="l01990"></a>01990     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#a8419cef13dcd88976fa9daf4b282d37f">reserved_2_2</a>                 : 1;
<a name="l01991"></a>01991     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#a2e16a30004d43ba265ef59453e9f93cb">gmx0</a>                         : 1;  <span class="comment">/**&lt; GMX0 interrupt</span>
<a name="l01992"></a>01992 <span class="comment">                                                         See GMX0_RX*_INT_REG, GMX0_TX_INT_REG */</span>
<a name="l01993"></a>01993     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#a0b6b39b16dcb395426eecfe1e4bf308b">mio</a>                          : 1;  <span class="comment">/**&lt; MIO boot interrupt</span>
<a name="l01994"></a>01994 <span class="comment">                                                         See MIO_BOOT_ERR */</span>
<a name="l01995"></a>01995 <span class="preprocessor">#else</span>
<a name="l01996"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#a0b6b39b16dcb395426eecfe1e4bf308b">01996</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#a0b6b39b16dcb395426eecfe1e4bf308b">mio</a>                          : 1;
<a name="l01997"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#a2e16a30004d43ba265ef59453e9f93cb">01997</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#a2e16a30004d43ba265ef59453e9f93cb">gmx0</a>                         : 1;
<a name="l01998"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#a8419cef13dcd88976fa9daf4b282d37f">01998</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#a8419cef13dcd88976fa9daf4b282d37f">reserved_2_2</a>                 : 1;
<a name="l01999"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#a9e98834ae4e19f03f66546d4243f352e">01999</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#a9e98834ae4e19f03f66546d4243f352e">sli</a>                          : 1;
<a name="l02000"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#a6bce33cb3922f69b843b415e1a684ce8">02000</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#a6bce33cb3922f69b843b415e1a684ce8">key</a>                          : 1;
<a name="l02001"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#a875132dbd46161e92b864f74aae31b76">02001</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#a875132dbd46161e92b864f74aae31b76">fpa</a>                          : 1;
<a name="l02002"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#a6e892c6f76ef833297f85c6bb8513a9c">02002</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#a6e892c6f76ef833297f85c6bb8513a9c">dfa</a>                          : 1;
<a name="l02003"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#aca958612fd560bb255e7755cd9f0d894">02003</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#aca958612fd560bb255e7755cd9f0d894">zip</a>                          : 1;
<a name="l02004"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#a11fe8700647a1522d1e191874f0b2aaa">02004</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#a11fe8700647a1522d1e191874f0b2aaa">reserved_8_8</a>                 : 1;
<a name="l02005"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#a947e66f2c8e60e0e7365d1cad3d65336">02005</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#a947e66f2c8e60e0e7365d1cad3d65336">ipd</a>                          : 1;
<a name="l02006"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#abd0710eeec06dfb160be0f383544cc66">02006</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#abd0710eeec06dfb160be0f383544cc66">pko</a>                          : 1;
<a name="l02007"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#a871733f6578423d1040ef09d4fae03de">02007</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#a871733f6578423d1040ef09d4fae03de">tim</a>                          : 1;
<a name="l02008"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#a337f5933071ad5f4138fa4953ac1f8cd">02008</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#a337f5933071ad5f4138fa4953ac1f8cd">pow</a>                          : 1;
<a name="l02009"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#ac77469e02674bc11563fe3a3f314bd91">02009</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#ac77469e02674bc11563fe3a3f314bd91">usb</a>                          : 1;
<a name="l02010"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#a59f4b4f38ce27ad1a9d63560f16067a1">02010</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#a59f4b4f38ce27ad1a9d63560f16067a1">rad</a>                          : 1;
<a name="l02011"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#a6ba79993b05ff6e44caa8a2228d9e2eb">02011</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#a6ba79993b05ff6e44caa8a2228d9e2eb">reserved_15_15</a>               : 1;
<a name="l02012"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#a85027d4e3c0218c477cc379547200cbe">02012</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#a85027d4e3c0218c477cc379547200cbe">l2c</a>                          : 1;
<a name="l02013"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#aacd1ab71f5f5d77ce64d86f1b0b318cc">02013</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#aacd1ab71f5f5d77ce64d86f1b0b318cc">lmc0</a>                         : 1;
<a name="l02014"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#a181d9ead5b8f0eb3c11a1bb73dbff852">02014</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#a181d9ead5b8f0eb3c11a1bb73dbff852">reserved_18_19</a>               : 2;
<a name="l02015"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#ad242c19fb7b42a410b26b4abaac56068">02015</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#ad242c19fb7b42a410b26b4abaac56068">pip</a>                          : 1;
<a name="l02016"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#ab24f5fec30cf65ea3ea9eeebfc4ed71b">02016</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#ab24f5fec30cf65ea3ea9eeebfc4ed71b">reserved_21_21</a>               : 1;
<a name="l02017"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#aed6ec3d35e686cae4f5869bc24d3bc54">02017</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#aed6ec3d35e686cae4f5869bc24d3bc54">asxpcs0</a>                      : 1;
<a name="l02018"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#add1a83e9f4f9183d652b5ce64e69f7af">02018</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#add1a83e9f4f9183d652b5ce64e69f7af">reserved_23_24</a>               : 2;
<a name="l02019"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#a24ba707790ec99eb87d5969b680dafaa">02019</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#a24ba707790ec99eb87d5969b680dafaa">pem0</a>                         : 1;
<a name="l02020"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#a96b08037da5b5ef1d8f9b43bde9b430f">02020</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#a96b08037da5b5ef1d8f9b43bde9b430f">pem1</a>                         : 1;
<a name="l02021"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#a53687f5259cceb1a07638b260eda172d">02021</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#a53687f5259cceb1a07638b260eda172d">reserved_27_27</a>               : 1;
<a name="l02022"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#aac8f9645b90d38248255068c9ccb5391">02022</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#aac8f9645b90d38248255068c9ccb5391">agl</a>                          : 1;
<a name="l02023"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#ad3b87b4c1808ff763c346b0d29be18d8">02023</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#ad3b87b4c1808ff763c346b0d29be18d8">reserved_29_29</a>               : 1;
<a name="l02024"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#a3201678c8cfbd0c770021dfeb8916ae2">02024</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#a3201678c8cfbd0c770021dfeb8916ae2">iob</a>                          : 1;
<a name="l02025"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#a01e0b4f44e28f525dc25427d9bc4e284">02025</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#a01e0b4f44e28f525dc25427d9bc4e284">reserved_31_31</a>               : 1;
<a name="l02026"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#ab32bcc4dae10e017774bd989f1de6a31">02026</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#ab32bcc4dae10e017774bd989f1de6a31">srio0</a>                        : 1;
<a name="l02027"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#ab20d1b8b067c5be94d1b32b10ee16e4a">02027</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#ab20d1b8b067c5be94d1b32b10ee16e4a">srio1</a>                        : 1;
<a name="l02028"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#a2f0172ec5ce49d4e639962e17c50eda9">02028</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#a2f0172ec5ce49d4e639962e17c50eda9">reserved_34_39</a>               : 6;
<a name="l02029"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#a8290ab1248caa95ad453b1da715bb51d">02029</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#a8290ab1248caa95ad453b1da715bb51d">dfm</a>                          : 1;
<a name="l02030"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#a6a8b3386e74f7238e15260f5e11ffd00">02030</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#a6a8b3386e74f7238e15260f5e11ffd00">dpi</a>                          : 1;
<a name="l02031"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#aae54be00b0e7a3513e50b7e467b57479">02031</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#aae54be00b0e7a3513e50b7e467b57479">ptp</a>                          : 1;
<a name="l02032"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#a219f3c5f4b7a87253dadcc94ba4e49e4">02032</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html#a219f3c5f4b7a87253dadcc94ba4e49e4">reserved_43_63</a>               : 21;
<a name="l02033"></a>02033 <span class="preprocessor">#endif</span>
<a name="l02034"></a>02034 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__block__int.html#ac1c84e33495cffe0fa919887d4cfb765">cn63xx</a>;
<a name="l02035"></a><a class="code" href="unioncvmx__ciu__block__int.html#adabeb46a4fb6894abf976c9d4ecae2d7">02035</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn63xx.html">cvmx_ciu_block_int_cn63xx</a>      <a class="code" href="unioncvmx__ciu__block__int.html#adabeb46a4fb6894abf976c9d4ecae2d7">cn63xxp1</a>;
<a name="l02036"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html">02036</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html">cvmx_ciu_block_int_cn66xx</a> {
<a name="l02037"></a>02037 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02038"></a>02038 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#a84ecfe9d2be5b62aa36e9ed685d11342">reserved_62_63</a>               : 2;
<a name="l02039"></a>02039     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#a8e6f249dadfb931cb0a39373224a41c2">srio3</a>                        : 1;  <span class="comment">/**&lt; SRIO3 interrupt</span>
<a name="l02040"></a>02040 <span class="comment">                                                         See SRIO3_INT_REG, SRIO3_INT2_REG */</span>
<a name="l02041"></a>02041     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#ab564d7bc95c79e3cb4699ed63b3ec190">srio2</a>                        : 1;  <span class="comment">/**&lt; SRIO2 interrupt</span>
<a name="l02042"></a>02042 <span class="comment">                                                         See SRIO2_INT_REG, SRIO2_INT2_REG */</span>
<a name="l02043"></a>02043     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#a2be13460fb5fa38bd1f8cf3ef7c8b03d">reserved_43_59</a>               : 17;
<a name="l02044"></a>02044     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#af19ed1e502f72150577b02d8db6022f8">ptp</a>                          : 1;  <span class="comment">/**&lt; PTP interrupt</span>
<a name="l02045"></a>02045 <span class="comment">                                                         See CIU_INT_SUM1[PTP] */</span>
<a name="l02046"></a>02046     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#ad45060551ff94c37dbd245e5e979759f">dpi</a>                          : 1;  <span class="comment">/**&lt; DPI interrupt</span>
<a name="l02047"></a>02047 <span class="comment">                                                         See DPI_INT_REG */</span>
<a name="l02048"></a>02048     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#a13954fd19bc976953f755c2b01ce19d5">dfm</a>                          : 1;  <span class="comment">/**&lt; DFM interrupt</span>
<a name="l02049"></a>02049 <span class="comment">                                                         See DFM_FNT_STAT */</span>
<a name="l02050"></a>02050     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#a1bcc1959b71ac05412db62314ddc2f16">reserved_33_39</a>               : 7;
<a name="l02051"></a>02051     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#aea805048c7b583e73891acb547d861c5">srio0</a>                        : 1;  <span class="comment">/**&lt; SRIO0 interrupt</span>
<a name="l02052"></a>02052 <span class="comment">                                                         See SRIO0_INT_REG, SRIO0_INT2_REG */</span>
<a name="l02053"></a>02053     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#a0eef0fb2886303f72fdcad8468882679">reserved_31_31</a>               : 1;
<a name="l02054"></a>02054     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#aae155cbee501b2ff3ee65004c53df45d">iob</a>                          : 1;  <span class="comment">/**&lt; IOB interrupt</span>
<a name="l02055"></a>02055 <span class="comment">                                                         See IOB_INT_SUM */</span>
<a name="l02056"></a>02056     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#a55ee60dee9efa79d4c59ec13ef7e56f0">reserved_29_29</a>               : 1;
<a name="l02057"></a>02057     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#a473104ff3b0c684216dc071305e7f0ef">agl</a>                          : 1;  <span class="comment">/**&lt; AGL interrupt</span>
<a name="l02058"></a>02058 <span class="comment">                                                         See AGL_GMX_RX*_INT_REG, AGL_GMX_TX_INT_REG */</span>
<a name="l02059"></a>02059     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#ab687d3743c5452c67384482c8af6597c">reserved_27_27</a>               : 1;
<a name="l02060"></a>02060     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#a95b03c990fd011c13f76a0ad8d8df82f">pem1</a>                         : 1;  <span class="comment">/**&lt; PEM1 interrupt</span>
<a name="l02061"></a>02061 <span class="comment">                                                         See PEM1_INT_SUM (enabled by PEM1_INT_ENB) */</span>
<a name="l02062"></a>02062     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#a26951a76952b6a36ebc893d3e5877c83">pem0</a>                         : 1;  <span class="comment">/**&lt; PEM0 interrupt</span>
<a name="l02063"></a>02063 <span class="comment">                                                         See PEM0_INT_SUM (enabled by PEM0_INT_ENB) */</span>
<a name="l02064"></a>02064     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#aff89450ac1455443d46d0507a5ea2fd1">reserved_24_24</a>               : 1;
<a name="l02065"></a>02065     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#a803e79ca2265082aa00dc2e4cfe29cca">asxpcs1</a>                      : 1;  <span class="comment">/**&lt; See PCS1_INT*_REG, PCSX1_INT_REG */</span>
<a name="l02066"></a>02066     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#a99050a82cb26e497b4e9fe166c3cf587">asxpcs0</a>                      : 1;  <span class="comment">/**&lt; See PCS0_INT*_REG, PCSX0_INT_REG */</span>
<a name="l02067"></a>02067     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#a7a981a27df905ba1e329971e32c87778">reserved_21_21</a>               : 1;
<a name="l02068"></a>02068     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#a79100643c251fd8ac4b0783ac855c076">pip</a>                          : 1;  <span class="comment">/**&lt; PIP interrupt</span>
<a name="l02069"></a>02069 <span class="comment">                                                         See PIP_INT_REG */</span>
<a name="l02070"></a>02070     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#a179c2d014cc6f6c45c37a24227811140">reserved_18_19</a>               : 2;
<a name="l02071"></a>02071     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#adc248d6172d3eaf40f4216c096fa9eac">lmc0</a>                         : 1;  <span class="comment">/**&lt; LMC0 interrupt</span>
<a name="l02072"></a>02072 <span class="comment">                                                         See LMC0_INT */</span>
<a name="l02073"></a>02073     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#abcbd67e8e65b724f2638f0a6c09a6e66">l2c</a>                          : 1;  <span class="comment">/**&lt; L2C interrupt</span>
<a name="l02074"></a>02074 <span class="comment">                                                         See L2C_INT_REG */</span>
<a name="l02075"></a>02075     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#ab3f9ed71bd42ece94f1fac676e797672">reserved_15_15</a>               : 1;
<a name="l02076"></a>02076     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#a84e39abb4e410360c6fb921f8b2e2cc4">rad</a>                          : 1;  <span class="comment">/**&lt; RAD interrupt</span>
<a name="l02077"></a>02077 <span class="comment">                                                         See RAD_REG_ERROR */</span>
<a name="l02078"></a>02078     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#a11f76029fb33980e9822b0e227c889d9">usb</a>                          : 1;  <span class="comment">/**&lt; USB UCTL0 interrupt</span>
<a name="l02079"></a>02079 <span class="comment">                                                         See UCTL0_INT_REG */</span>
<a name="l02080"></a>02080     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#a1f3e1bfbbc43172e7cf7507977aa8a76">pow</a>                          : 1;  <span class="comment">/**&lt; POW err interrupt</span>
<a name="l02081"></a>02081 <span class="comment">                                                         See POW_ECC_ERR */</span>
<a name="l02082"></a>02082     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#a7ac58c38b57b84afcb493dfb9f2744ad">tim</a>                          : 1;  <span class="comment">/**&lt; TIM interrupt</span>
<a name="l02083"></a>02083 <span class="comment">                                                         See TIM_REG_ERROR */</span>
<a name="l02084"></a>02084     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#aa0abb94e7c3f2fd518da2550b93f6d65">pko</a>                          : 1;  <span class="comment">/**&lt; PKO interrupt</span>
<a name="l02085"></a>02085 <span class="comment">                                                         See PKO_REG_ERROR */</span>
<a name="l02086"></a>02086     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#a216ba860df7e3cb73369e3d84ae440e0">ipd</a>                          : 1;  <span class="comment">/**&lt; IPD interrupt</span>
<a name="l02087"></a>02087 <span class="comment">                                                         See IPD_INT_SUM */</span>
<a name="l02088"></a>02088     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#adbca19db70a328343e15d5031d4e7abf">reserved_8_8</a>                 : 1;
<a name="l02089"></a>02089     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#a8e0eb1a1f906c8dca32c384c50874729">zip</a>                          : 1;  <span class="comment">/**&lt; ZIP interrupt</span>
<a name="l02090"></a>02090 <span class="comment">                                                         See ZIP_ERROR */</span>
<a name="l02091"></a>02091     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#a6ed65f185efd157f73e4a26cabc9d1b1">dfa</a>                          : 1;  <span class="comment">/**&lt; DFA interrupt</span>
<a name="l02092"></a>02092 <span class="comment">                                                         See DFA_ERROR */</span>
<a name="l02093"></a>02093     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#add168ff692f68f9a230879fbe7ca0aa5">fpa</a>                          : 1;  <span class="comment">/**&lt; FPA interrupt</span>
<a name="l02094"></a>02094 <span class="comment">                                                         See FPA_INT_SUM */</span>
<a name="l02095"></a>02095     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#a4b1daea5bc0b94536f9be07dac5d609b">key</a>                          : 1;  <span class="comment">/**&lt; KEY interrupt</span>
<a name="l02096"></a>02096 <span class="comment">                                                         See KEY_INT_SUM */</span>
<a name="l02097"></a>02097     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#ac62c4ff1ad0062f454fd541bd8b96609">sli</a>                          : 1;  <span class="comment">/**&lt; SLI interrupt</span>
<a name="l02098"></a>02098 <span class="comment">                                                         See SLI_INT_SUM (enabled by SLI_INT_ENB_CIU) */</span>
<a name="l02099"></a>02099     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#aa360b3edc273ff97b15d943aada5616e">gmx1</a>                         : 1;  <span class="comment">/**&lt; GMX1 interrupt</span>
<a name="l02100"></a>02100 <span class="comment">                                                         See GMX1_RX*_INT_REG, GMX1_TX_INT_REG */</span>
<a name="l02101"></a>02101     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#ab3c61b6d291dbe56af95b2eb91bf5125">gmx0</a>                         : 1;  <span class="comment">/**&lt; GMX0 interrupt</span>
<a name="l02102"></a>02102 <span class="comment">                                                         See GMX0_RX*_INT_REG, GMX0_TX_INT_REG */</span>
<a name="l02103"></a>02103     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#a28cb997a55b351be795dacf9fbc91e08">mio</a>                          : 1;  <span class="comment">/**&lt; MIO boot interrupt</span>
<a name="l02104"></a>02104 <span class="comment">                                                         See MIO_BOOT_ERR */</span>
<a name="l02105"></a>02105 <span class="preprocessor">#else</span>
<a name="l02106"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#a28cb997a55b351be795dacf9fbc91e08">02106</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#a28cb997a55b351be795dacf9fbc91e08">mio</a>                          : 1;
<a name="l02107"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#ab3c61b6d291dbe56af95b2eb91bf5125">02107</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#ab3c61b6d291dbe56af95b2eb91bf5125">gmx0</a>                         : 1;
<a name="l02108"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#aa360b3edc273ff97b15d943aada5616e">02108</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#aa360b3edc273ff97b15d943aada5616e">gmx1</a>                         : 1;
<a name="l02109"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#ac62c4ff1ad0062f454fd541bd8b96609">02109</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#ac62c4ff1ad0062f454fd541bd8b96609">sli</a>                          : 1;
<a name="l02110"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#a4b1daea5bc0b94536f9be07dac5d609b">02110</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#a4b1daea5bc0b94536f9be07dac5d609b">key</a>                          : 1;
<a name="l02111"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#add168ff692f68f9a230879fbe7ca0aa5">02111</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#add168ff692f68f9a230879fbe7ca0aa5">fpa</a>                          : 1;
<a name="l02112"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#a6ed65f185efd157f73e4a26cabc9d1b1">02112</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#a6ed65f185efd157f73e4a26cabc9d1b1">dfa</a>                          : 1;
<a name="l02113"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#a8e0eb1a1f906c8dca32c384c50874729">02113</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#a8e0eb1a1f906c8dca32c384c50874729">zip</a>                          : 1;
<a name="l02114"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#adbca19db70a328343e15d5031d4e7abf">02114</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#adbca19db70a328343e15d5031d4e7abf">reserved_8_8</a>                 : 1;
<a name="l02115"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#a216ba860df7e3cb73369e3d84ae440e0">02115</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#a216ba860df7e3cb73369e3d84ae440e0">ipd</a>                          : 1;
<a name="l02116"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#aa0abb94e7c3f2fd518da2550b93f6d65">02116</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#aa0abb94e7c3f2fd518da2550b93f6d65">pko</a>                          : 1;
<a name="l02117"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#a7ac58c38b57b84afcb493dfb9f2744ad">02117</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#a7ac58c38b57b84afcb493dfb9f2744ad">tim</a>                          : 1;
<a name="l02118"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#a1f3e1bfbbc43172e7cf7507977aa8a76">02118</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#a1f3e1bfbbc43172e7cf7507977aa8a76">pow</a>                          : 1;
<a name="l02119"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#a11f76029fb33980e9822b0e227c889d9">02119</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#a11f76029fb33980e9822b0e227c889d9">usb</a>                          : 1;
<a name="l02120"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#a84e39abb4e410360c6fb921f8b2e2cc4">02120</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#a84e39abb4e410360c6fb921f8b2e2cc4">rad</a>                          : 1;
<a name="l02121"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#ab3f9ed71bd42ece94f1fac676e797672">02121</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#ab3f9ed71bd42ece94f1fac676e797672">reserved_15_15</a>               : 1;
<a name="l02122"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#abcbd67e8e65b724f2638f0a6c09a6e66">02122</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#abcbd67e8e65b724f2638f0a6c09a6e66">l2c</a>                          : 1;
<a name="l02123"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#adc248d6172d3eaf40f4216c096fa9eac">02123</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#adc248d6172d3eaf40f4216c096fa9eac">lmc0</a>                         : 1;
<a name="l02124"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#a179c2d014cc6f6c45c37a24227811140">02124</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#a179c2d014cc6f6c45c37a24227811140">reserved_18_19</a>               : 2;
<a name="l02125"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#a79100643c251fd8ac4b0783ac855c076">02125</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#a79100643c251fd8ac4b0783ac855c076">pip</a>                          : 1;
<a name="l02126"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#a7a981a27df905ba1e329971e32c87778">02126</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#a7a981a27df905ba1e329971e32c87778">reserved_21_21</a>               : 1;
<a name="l02127"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#a99050a82cb26e497b4e9fe166c3cf587">02127</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#a99050a82cb26e497b4e9fe166c3cf587">asxpcs0</a>                      : 1;
<a name="l02128"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#a803e79ca2265082aa00dc2e4cfe29cca">02128</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#a803e79ca2265082aa00dc2e4cfe29cca">asxpcs1</a>                      : 1;
<a name="l02129"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#aff89450ac1455443d46d0507a5ea2fd1">02129</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#aff89450ac1455443d46d0507a5ea2fd1">reserved_24_24</a>               : 1;
<a name="l02130"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#a26951a76952b6a36ebc893d3e5877c83">02130</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#a26951a76952b6a36ebc893d3e5877c83">pem0</a>                         : 1;
<a name="l02131"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#a95b03c990fd011c13f76a0ad8d8df82f">02131</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#a95b03c990fd011c13f76a0ad8d8df82f">pem1</a>                         : 1;
<a name="l02132"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#ab687d3743c5452c67384482c8af6597c">02132</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#ab687d3743c5452c67384482c8af6597c">reserved_27_27</a>               : 1;
<a name="l02133"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#a473104ff3b0c684216dc071305e7f0ef">02133</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#a473104ff3b0c684216dc071305e7f0ef">agl</a>                          : 1;
<a name="l02134"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#a55ee60dee9efa79d4c59ec13ef7e56f0">02134</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#a55ee60dee9efa79d4c59ec13ef7e56f0">reserved_29_29</a>               : 1;
<a name="l02135"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#aae155cbee501b2ff3ee65004c53df45d">02135</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#aae155cbee501b2ff3ee65004c53df45d">iob</a>                          : 1;
<a name="l02136"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#a0eef0fb2886303f72fdcad8468882679">02136</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#a0eef0fb2886303f72fdcad8468882679">reserved_31_31</a>               : 1;
<a name="l02137"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#aea805048c7b583e73891acb547d861c5">02137</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#aea805048c7b583e73891acb547d861c5">srio0</a>                        : 1;
<a name="l02138"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#a1bcc1959b71ac05412db62314ddc2f16">02138</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#a1bcc1959b71ac05412db62314ddc2f16">reserved_33_39</a>               : 7;
<a name="l02139"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#a13954fd19bc976953f755c2b01ce19d5">02139</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#a13954fd19bc976953f755c2b01ce19d5">dfm</a>                          : 1;
<a name="l02140"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#ad45060551ff94c37dbd245e5e979759f">02140</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#ad45060551ff94c37dbd245e5e979759f">dpi</a>                          : 1;
<a name="l02141"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#af19ed1e502f72150577b02d8db6022f8">02141</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#af19ed1e502f72150577b02d8db6022f8">ptp</a>                          : 1;
<a name="l02142"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#a2be13460fb5fa38bd1f8cf3ef7c8b03d">02142</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#a2be13460fb5fa38bd1f8cf3ef7c8b03d">reserved_43_59</a>               : 17;
<a name="l02143"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#ab564d7bc95c79e3cb4699ed63b3ec190">02143</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#ab564d7bc95c79e3cb4699ed63b3ec190">srio2</a>                        : 1;
<a name="l02144"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#a8e6f249dadfb931cb0a39373224a41c2">02144</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#a8e6f249dadfb931cb0a39373224a41c2">srio3</a>                        : 1;
<a name="l02145"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#a84ecfe9d2be5b62aa36e9ed685d11342">02145</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cn66xx.html#a84ecfe9d2be5b62aa36e9ed685d11342">reserved_62_63</a>               : 2;
<a name="l02146"></a>02146 <span class="preprocessor">#endif</span>
<a name="l02147"></a>02147 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__block__int.html#a5828404dddfc2fcf7f415762333a8cbc">cn66xx</a>;
<a name="l02148"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html">02148</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html">cvmx_ciu_block_int_cnf71xx</a> {
<a name="l02149"></a>02149 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02150"></a>02150 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#a5bd5ee4caa504c6d7c460818303ed51e">reserved_43_63</a>               : 21;
<a name="l02151"></a>02151     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#a83ab2893234bdfb2e1bb35592465c382">ptp</a>                          : 1;  <span class="comment">/**&lt; PTP interrupt</span>
<a name="l02152"></a>02152 <span class="comment">                                                         See CIU_INT_SUM1[PTP] */</span>
<a name="l02153"></a>02153     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#a7d3801fb6452bcc5672abc651557e597">dpi</a>                          : 1;  <span class="comment">/**&lt; DPI interrupt</span>
<a name="l02154"></a>02154 <span class="comment">                                                         See DPI_INT_REG */</span>
<a name="l02155"></a>02155     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#ad7d940d428d054696f8c3a4f4909f0c5">reserved_31_40</a>               : 10;
<a name="l02156"></a>02156     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#a5ca9d6496c8d3a2e24e62ba5837d8657">iob</a>                          : 1;  <span class="comment">/**&lt; IOB interrupt</span>
<a name="l02157"></a>02157 <span class="comment">                                                         See IOB_INT_SUM */</span>
<a name="l02158"></a>02158     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#a6301e0b5409b69b6069842c54b674136">reserved_27_29</a>               : 3;
<a name="l02159"></a>02159     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#ab707e6b5711dd2c3819c9798c4264eb3">pem1</a>                         : 1;  <span class="comment">/**&lt; PEM1 interrupt</span>
<a name="l02160"></a>02160 <span class="comment">                                                         See PEM1_INT_SUM (enabled by PEM1_INT_ENB) */</span>
<a name="l02161"></a>02161     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#af7c9aaa815530bb3189b3bf8e82429e5">pem0</a>                         : 1;  <span class="comment">/**&lt; PEM0 interrupt</span>
<a name="l02162"></a>02162 <span class="comment">                                                         See PEM0_INT_SUM (enabled by PEM0_INT_ENB) */</span>
<a name="l02163"></a>02163     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#a6420a77328d9ad5419092109b55a7487">reserved_23_24</a>               : 2;
<a name="l02164"></a>02164     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#a5e73c6fbd805779f3c9d4cd9171c16da">asxpcs0</a>                      : 1;  <span class="comment">/**&lt; See PCS0_INT*_REG, PCSX0_INT_REG */</span>
<a name="l02165"></a>02165     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#adf7ff8d8176701642c03aa3877df7dff">reserved_21_21</a>               : 1;
<a name="l02166"></a>02166     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#a5497a087e7cf2720b606164a0c5460e8">pip</a>                          : 1;  <span class="comment">/**&lt; PIP interrupt</span>
<a name="l02167"></a>02167 <span class="comment">                                                         See PIP_INT_REG */</span>
<a name="l02168"></a>02168     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#adb6a66afc09f6458b721ea1f53e6f53a">reserved_18_19</a>               : 2;
<a name="l02169"></a>02169     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#afcc59a2add6c69c5e4438967a10b35c0">lmc0</a>                         : 1;  <span class="comment">/**&lt; LMC0 interrupt</span>
<a name="l02170"></a>02170 <span class="comment">                                                         See LMC0_INT */</span>
<a name="l02171"></a>02171     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#a1a4a6d9e82e384c8cf10941719eec3c7">l2c</a>                          : 1;  <span class="comment">/**&lt; L2C interrupt</span>
<a name="l02172"></a>02172 <span class="comment">                                                         See L2C_INT_REG */</span>
<a name="l02173"></a>02173     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#a70552c760ec443e6b7fe290d9b81f988">reserved_15_15</a>               : 1;
<a name="l02174"></a>02174     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#ad50cbb37f8beb205c6b2d71574225a1a">rad</a>                          : 1;  <span class="comment">/**&lt; RAD interrupt</span>
<a name="l02175"></a>02175 <span class="comment">                                                         See RAD_REG_ERROR */</span>
<a name="l02176"></a>02176     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#ab451136eb575332eb169c8fae8e6e26d">usb</a>                          : 1;  <span class="comment">/**&lt; USB UCTL0 interrupt</span>
<a name="l02177"></a>02177 <span class="comment">                                                         See UCTL0_INT_REG */</span>
<a name="l02178"></a>02178     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#a713fadc80299476366081a9a17623fbd">pow</a>                          : 1;  <span class="comment">/**&lt; POW err interrupt</span>
<a name="l02179"></a>02179 <span class="comment">                                                         See POW_ECC_ERR */</span>
<a name="l02180"></a>02180     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#afa2b5715cd8b455df150d93029b418d4">tim</a>                          : 1;  <span class="comment">/**&lt; TIM interrupt</span>
<a name="l02181"></a>02181 <span class="comment">                                                         See TIM_REG_ERROR */</span>
<a name="l02182"></a>02182     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#a78f87e6246485d60b2cc123d0ebc662d">pko</a>                          : 1;  <span class="comment">/**&lt; PKO interrupt</span>
<a name="l02183"></a>02183 <span class="comment">                                                         See PKO_REG_ERROR */</span>
<a name="l02184"></a>02184     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#ad4832de062e780a240816f1e9fdd6a23">ipd</a>                          : 1;  <span class="comment">/**&lt; IPD interrupt</span>
<a name="l02185"></a>02185 <span class="comment">                                                         See IPD_INT_SUM */</span>
<a name="l02186"></a>02186     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#adfb7820f4555ef161fbaa6a1abda963c">reserved_6_8</a>                 : 3;
<a name="l02187"></a>02187     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#a6fb60a61d20565a6736ddb3a2b79f3aa">fpa</a>                          : 1;  <span class="comment">/**&lt; FPA interrupt</span>
<a name="l02188"></a>02188 <span class="comment">                                                         See FPA_INT_SUM */</span>
<a name="l02189"></a>02189     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#a73bdff67aba93366610445d4a4556090">key</a>                          : 1;  <span class="comment">/**&lt; KEY interrupt</span>
<a name="l02190"></a>02190 <span class="comment">                                                         See KEY_INT_SUM */</span>
<a name="l02191"></a>02191     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#a88cea6e5f084e3527f41afacacf3294c">sli</a>                          : 1;  <span class="comment">/**&lt; SLI interrupt</span>
<a name="l02192"></a>02192 <span class="comment">                                                         See SLI_INT_SUM (enabled by SLI_INT_ENB_CIU) */</span>
<a name="l02193"></a>02193     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#a16c87f3c60f750256d0aae0e3861c0e4">reserved_2_2</a>                 : 1;
<a name="l02194"></a>02194     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#a585f3234b8bb72322a2269e6c11b17fd">gmx0</a>                         : 1;  <span class="comment">/**&lt; GMX0 interrupt</span>
<a name="l02195"></a>02195 <span class="comment">                                                         See GMX0_RX*_INT_REG, GMX0_TX_INT_REG */</span>
<a name="l02196"></a>02196     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#a73d2cadcaf1d0117aa5e2d3f808cc036">mio</a>                          : 1;  <span class="comment">/**&lt; MIO boot interrupt</span>
<a name="l02197"></a>02197 <span class="comment">                                                         See MIO_BOOT_ERR */</span>
<a name="l02198"></a>02198 <span class="preprocessor">#else</span>
<a name="l02199"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#a73d2cadcaf1d0117aa5e2d3f808cc036">02199</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#a73d2cadcaf1d0117aa5e2d3f808cc036">mio</a>                          : 1;
<a name="l02200"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#a585f3234b8bb72322a2269e6c11b17fd">02200</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#a585f3234b8bb72322a2269e6c11b17fd">gmx0</a>                         : 1;
<a name="l02201"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#a16c87f3c60f750256d0aae0e3861c0e4">02201</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#a16c87f3c60f750256d0aae0e3861c0e4">reserved_2_2</a>                 : 1;
<a name="l02202"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#a88cea6e5f084e3527f41afacacf3294c">02202</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#a88cea6e5f084e3527f41afacacf3294c">sli</a>                          : 1;
<a name="l02203"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#a73bdff67aba93366610445d4a4556090">02203</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#a73bdff67aba93366610445d4a4556090">key</a>                          : 1;
<a name="l02204"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#a6fb60a61d20565a6736ddb3a2b79f3aa">02204</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#a6fb60a61d20565a6736ddb3a2b79f3aa">fpa</a>                          : 1;
<a name="l02205"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#adfb7820f4555ef161fbaa6a1abda963c">02205</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#adfb7820f4555ef161fbaa6a1abda963c">reserved_6_8</a>                 : 3;
<a name="l02206"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#ad4832de062e780a240816f1e9fdd6a23">02206</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#ad4832de062e780a240816f1e9fdd6a23">ipd</a>                          : 1;
<a name="l02207"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#a78f87e6246485d60b2cc123d0ebc662d">02207</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#a78f87e6246485d60b2cc123d0ebc662d">pko</a>                          : 1;
<a name="l02208"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#afa2b5715cd8b455df150d93029b418d4">02208</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#afa2b5715cd8b455df150d93029b418d4">tim</a>                          : 1;
<a name="l02209"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#a713fadc80299476366081a9a17623fbd">02209</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#a713fadc80299476366081a9a17623fbd">pow</a>                          : 1;
<a name="l02210"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#ab451136eb575332eb169c8fae8e6e26d">02210</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#ab451136eb575332eb169c8fae8e6e26d">usb</a>                          : 1;
<a name="l02211"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#ad50cbb37f8beb205c6b2d71574225a1a">02211</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#ad50cbb37f8beb205c6b2d71574225a1a">rad</a>                          : 1;
<a name="l02212"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#a70552c760ec443e6b7fe290d9b81f988">02212</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#a70552c760ec443e6b7fe290d9b81f988">reserved_15_15</a>               : 1;
<a name="l02213"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#a1a4a6d9e82e384c8cf10941719eec3c7">02213</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#a1a4a6d9e82e384c8cf10941719eec3c7">l2c</a>                          : 1;
<a name="l02214"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#afcc59a2add6c69c5e4438967a10b35c0">02214</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#afcc59a2add6c69c5e4438967a10b35c0">lmc0</a>                         : 1;
<a name="l02215"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#adb6a66afc09f6458b721ea1f53e6f53a">02215</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#adb6a66afc09f6458b721ea1f53e6f53a">reserved_18_19</a>               : 2;
<a name="l02216"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#a5497a087e7cf2720b606164a0c5460e8">02216</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#a5497a087e7cf2720b606164a0c5460e8">pip</a>                          : 1;
<a name="l02217"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#adf7ff8d8176701642c03aa3877df7dff">02217</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#adf7ff8d8176701642c03aa3877df7dff">reserved_21_21</a>               : 1;
<a name="l02218"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#a5e73c6fbd805779f3c9d4cd9171c16da">02218</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#a5e73c6fbd805779f3c9d4cd9171c16da">asxpcs0</a>                      : 1;
<a name="l02219"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#a6420a77328d9ad5419092109b55a7487">02219</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#a6420a77328d9ad5419092109b55a7487">reserved_23_24</a>               : 2;
<a name="l02220"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#af7c9aaa815530bb3189b3bf8e82429e5">02220</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#af7c9aaa815530bb3189b3bf8e82429e5">pem0</a>                         : 1;
<a name="l02221"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#ab707e6b5711dd2c3819c9798c4264eb3">02221</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#ab707e6b5711dd2c3819c9798c4264eb3">pem1</a>                         : 1;
<a name="l02222"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#a6301e0b5409b69b6069842c54b674136">02222</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#a6301e0b5409b69b6069842c54b674136">reserved_27_29</a>               : 3;
<a name="l02223"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#a5ca9d6496c8d3a2e24e62ba5837d8657">02223</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#a5ca9d6496c8d3a2e24e62ba5837d8657">iob</a>                          : 1;
<a name="l02224"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#ad7d940d428d054696f8c3a4f4909f0c5">02224</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#ad7d940d428d054696f8c3a4f4909f0c5">reserved_31_40</a>               : 10;
<a name="l02225"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#a7d3801fb6452bcc5672abc651557e597">02225</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#a7d3801fb6452bcc5672abc651557e597">dpi</a>                          : 1;
<a name="l02226"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#a83ab2893234bdfb2e1bb35592465c382">02226</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#a83ab2893234bdfb2e1bb35592465c382">ptp</a>                          : 1;
<a name="l02227"></a><a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#a5bd5ee4caa504c6d7c460818303ed51e">02227</a>     uint64_t <a class="code" href="structcvmx__ciu__block__int_1_1cvmx__ciu__block__int__cnf71xx.html#a5bd5ee4caa504c6d7c460818303ed51e">reserved_43_63</a>               : 21;
<a name="l02228"></a>02228 <span class="preprocessor">#endif</span>
<a name="l02229"></a>02229 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__block__int.html#a479d9d33e2714d287b2e2c38f8169a67">cnf71xx</a>;
<a name="l02230"></a>02230 };
<a name="l02231"></a><a class="code" href="cvmx-ciu-defs_8h.html#a963e327072d095dda1ce9d1a4d9bed9f">02231</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__block__int.html" title="cvmx_ciu_block_int">cvmx_ciu_block_int</a> <a class="code" href="unioncvmx__ciu__block__int.html" title="cvmx_ciu_block_int">cvmx_ciu_block_int_t</a>;
<a name="l02232"></a>02232 <span class="comment"></span>
<a name="l02233"></a>02233 <span class="comment">/**</span>
<a name="l02234"></a>02234 <span class="comment"> * cvmx_ciu_cib_l2c_en#</span>
<a name="l02235"></a>02235 <span class="comment"> */</span>
<a name="l02236"></a><a class="code" href="unioncvmx__ciu__cib__l2c__enx.html">02236</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__cib__l2c__enx.html" title="cvmx_ciu_cib_l2c_en#">cvmx_ciu_cib_l2c_enx</a> {
<a name="l02237"></a><a class="code" href="unioncvmx__ciu__cib__l2c__enx.html#ad31f00232223c1870b7dbb07aa16c43b">02237</a>     uint64_t <a class="code" href="unioncvmx__ciu__cib__l2c__enx.html#ad31f00232223c1870b7dbb07aa16c43b">u64</a>;
<a name="l02238"></a><a class="code" href="structcvmx__ciu__cib__l2c__enx_1_1cvmx__ciu__cib__l2c__enx__s.html">02238</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__cib__l2c__enx_1_1cvmx__ciu__cib__l2c__enx__s.html">cvmx_ciu_cib_l2c_enx_s</a> {
<a name="l02239"></a>02239 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02240"></a>02240 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__enx_1_1cvmx__ciu__cib__l2c__enx__s.html#a4928c236a18167396cf2cd4f69f35dfc">reserved_23_63</a>               : 41;
<a name="l02241"></a>02241     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__enx_1_1cvmx__ciu__cib__l2c__enx__s.html#a68952d97f13eb7a8043e12cf7cfb8b68">cbcx_int_ioccmddbe</a>           : 1;  <span class="comment">/**&lt; Enable corresponding CIU_CIB_L2C_RAW bit. */</span>
<a name="l02242"></a>02242     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__enx_1_1cvmx__ciu__cib__l2c__enx__s.html#a076ad59991dad497c6bffac98cbbc51d">cbcx_int_ioccmdsbe</a>           : 1;  <span class="comment">/**&lt; Enable corresponding CIU_CIB_L2C_RAW bit. */</span>
<a name="l02243"></a>02243     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__enx_1_1cvmx__ciu__cib__l2c__enx__s.html#a0ca1fb5319ca83b557975eb32fbc82b3">cbcx_int_rsddbe</a>              : 1;  <span class="comment">/**&lt; Enable corresponding CIU_CIB_L2C_RAW bit. */</span>
<a name="l02244"></a>02244     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__enx_1_1cvmx__ciu__cib__l2c__enx__s.html#a6e9565780b0d11a32c73113cb126c877">cbcx_int_rsdsbe</a>              : 1;  <span class="comment">/**&lt; Enable corresponding CIU_CIB_L2C_RAW bit. */</span>
<a name="l02245"></a>02245     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__enx_1_1cvmx__ciu__cib__l2c__enx__s.html#a8ca8e4859b2256de7e00bd7816eea52d">mcix_int_vbfdbe</a>              : 1;  <span class="comment">/**&lt; Enable corresponding CIU_CIB_L2C_RAW bit. */</span>
<a name="l02246"></a>02246     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__enx_1_1cvmx__ciu__cib__l2c__enx__s.html#aaf976503b4e7780c51054a2b403a1f83">mcix_int_vbfsbe</a>              : 1;  <span class="comment">/**&lt; Enable corresponding CIU_CIB_L2C_RAW bit. */</span>
<a name="l02247"></a>02247     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__enx_1_1cvmx__ciu__cib__l2c__enx__s.html#a590615d133ffdf7b6bea7b649fc22ee4">tadx_int_rtgdbe</a>              : 1;  <span class="comment">/**&lt; Enable corresponding CIU_CIB_L2C_RAW bit. */</span>
<a name="l02248"></a>02248     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__enx_1_1cvmx__ciu__cib__l2c__enx__s.html#a8ee32712e64eebe95f80c87ae907df70">tadx_int_rtgsbe</a>              : 1;  <span class="comment">/**&lt; Enable corresponding CIU_CIB_L2C_RAW bit. */</span>
<a name="l02249"></a>02249     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__enx_1_1cvmx__ciu__cib__l2c__enx__s.html#a1112b1f9b189cf1203c5b58e756a819b">tadx_int_rddislmc</a>            : 1;  <span class="comment">/**&lt; Enable corresponding CIU_CIB_L2C_RAW bit. */</span>
<a name="l02250"></a>02250     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__enx_1_1cvmx__ciu__cib__l2c__enx__s.html#a1f6ca753ad130e0e176529ff0ef8d33a">tadx_int_wrdislmc</a>            : 1;  <span class="comment">/**&lt; Enable corresponding CIU_CIB_L2C_RAW bit. */</span>
<a name="l02251"></a>02251     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__enx_1_1cvmx__ciu__cib__l2c__enx__s.html#aa99f0678078636b8d84a428b907c094d">tadx_int_bigrd</a>               : 1;  <span class="comment">/**&lt; Enable corresponding CIU_CIB_L2C_RAW bit. */</span>
<a name="l02252"></a>02252     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__enx_1_1cvmx__ciu__cib__l2c__enx__s.html#a384c0042b914027c9137d6d7c084ce67">tadx_int_bigwr</a>               : 1;  <span class="comment">/**&lt; Enable corresponding CIU_CIB_L2C_RAW bit. */</span>
<a name="l02253"></a>02253     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__enx_1_1cvmx__ciu__cib__l2c__enx__s.html#a93c62420667cf44b64b44c4c67beeb94">tadx_int_holerd</a>              : 1;  <span class="comment">/**&lt; Enable corresponding CIU_CIB_L2C_RAW bit. */</span>
<a name="l02254"></a>02254     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__enx_1_1cvmx__ciu__cib__l2c__enx__s.html#a6503331c066d8ed9bb0d390776dd66ff">tadx_int_holewr</a>              : 1;  <span class="comment">/**&lt; Enable corresponding CIU_CIB_L2C_RAW bit. */</span>
<a name="l02255"></a>02255     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__enx_1_1cvmx__ciu__cib__l2c__enx__s.html#a40c583e99240bc9cefe5636725695e0e">tadx_int_noway</a>               : 1;  <span class="comment">/**&lt; Enable corresponding CIU_CIB_L2C_RAW bit. */</span>
<a name="l02256"></a>02256     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__enx_1_1cvmx__ciu__cib__l2c__enx__s.html#abd87bec4901df685c355e5eb3734f1e8">tadx_int_tagdbe</a>              : 1;  <span class="comment">/**&lt; Enable corresponding CIU_CIB_L2C_RAW bit. */</span>
<a name="l02257"></a>02257     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__enx_1_1cvmx__ciu__cib__l2c__enx__s.html#a7001de0df3551dd24c2fcbf67a65cb90">tadx_int_tagsbe</a>              : 1;  <span class="comment">/**&lt; Enable corresponding CIU_CIB_L2C_RAW bit. */</span>
<a name="l02258"></a>02258     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__enx_1_1cvmx__ciu__cib__l2c__enx__s.html#a4ed46bdeb6b8ee050176803eea16a8c3">tadx_int_fbfdbe</a>              : 1;  <span class="comment">/**&lt; Enable corresponding CIU_CIB_L2C_RAW bit. */</span>
<a name="l02259"></a>02259     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__enx_1_1cvmx__ciu__cib__l2c__enx__s.html#abdb2dfc18f9477776d5d7e6fd11fde04">tadx_int_fbfsbe</a>              : 1;  <span class="comment">/**&lt; Enable corresponding CIU_CIB_L2C_RAW bit. */</span>
<a name="l02260"></a>02260     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__enx_1_1cvmx__ciu__cib__l2c__enx__s.html#a7fea391add472af8efda61cea90b4cbc">tadx_int_sbfdbe</a>              : 1;  <span class="comment">/**&lt; Enable corresponding CIU_CIB_L2C_RAW bit. */</span>
<a name="l02261"></a>02261     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__enx_1_1cvmx__ciu__cib__l2c__enx__s.html#a32c467b2c6de2ea6cc83f7c04defaaf5">tadx_int_sbfsbe</a>              : 1;  <span class="comment">/**&lt; Enable corresponding CIU_CIB_L2C_RAW bit. */</span>
<a name="l02262"></a>02262     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__enx_1_1cvmx__ciu__cib__l2c__enx__s.html#abe624620d97bc856391efe776abb5419">tadx_int_l2ddbe</a>              : 1;  <span class="comment">/**&lt; Enable corresponding CIU_CIB_L2C_RAW bit. */</span>
<a name="l02263"></a>02263     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__enx_1_1cvmx__ciu__cib__l2c__enx__s.html#aa9fc04365023ebcf411f0d105575eaea">tadx_int_l2dsbe</a>              : 1;  <span class="comment">/**&lt; Enable corresponding CIU_CIB_L2C_RAW bit. */</span>
<a name="l02264"></a>02264 <span class="preprocessor">#else</span>
<a name="l02265"></a><a class="code" href="structcvmx__ciu__cib__l2c__enx_1_1cvmx__ciu__cib__l2c__enx__s.html#aa9fc04365023ebcf411f0d105575eaea">02265</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__enx_1_1cvmx__ciu__cib__l2c__enx__s.html#aa9fc04365023ebcf411f0d105575eaea">tadx_int_l2dsbe</a>              : 1;
<a name="l02266"></a><a class="code" href="structcvmx__ciu__cib__l2c__enx_1_1cvmx__ciu__cib__l2c__enx__s.html#abe624620d97bc856391efe776abb5419">02266</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__enx_1_1cvmx__ciu__cib__l2c__enx__s.html#abe624620d97bc856391efe776abb5419">tadx_int_l2ddbe</a>              : 1;
<a name="l02267"></a><a class="code" href="structcvmx__ciu__cib__l2c__enx_1_1cvmx__ciu__cib__l2c__enx__s.html#a32c467b2c6de2ea6cc83f7c04defaaf5">02267</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__enx_1_1cvmx__ciu__cib__l2c__enx__s.html#a32c467b2c6de2ea6cc83f7c04defaaf5">tadx_int_sbfsbe</a>              : 1;
<a name="l02268"></a><a class="code" href="structcvmx__ciu__cib__l2c__enx_1_1cvmx__ciu__cib__l2c__enx__s.html#a7fea391add472af8efda61cea90b4cbc">02268</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__enx_1_1cvmx__ciu__cib__l2c__enx__s.html#a7fea391add472af8efda61cea90b4cbc">tadx_int_sbfdbe</a>              : 1;
<a name="l02269"></a><a class="code" href="structcvmx__ciu__cib__l2c__enx_1_1cvmx__ciu__cib__l2c__enx__s.html#abdb2dfc18f9477776d5d7e6fd11fde04">02269</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__enx_1_1cvmx__ciu__cib__l2c__enx__s.html#abdb2dfc18f9477776d5d7e6fd11fde04">tadx_int_fbfsbe</a>              : 1;
<a name="l02270"></a><a class="code" href="structcvmx__ciu__cib__l2c__enx_1_1cvmx__ciu__cib__l2c__enx__s.html#a4ed46bdeb6b8ee050176803eea16a8c3">02270</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__enx_1_1cvmx__ciu__cib__l2c__enx__s.html#a4ed46bdeb6b8ee050176803eea16a8c3">tadx_int_fbfdbe</a>              : 1;
<a name="l02271"></a><a class="code" href="structcvmx__ciu__cib__l2c__enx_1_1cvmx__ciu__cib__l2c__enx__s.html#a7001de0df3551dd24c2fcbf67a65cb90">02271</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__enx_1_1cvmx__ciu__cib__l2c__enx__s.html#a7001de0df3551dd24c2fcbf67a65cb90">tadx_int_tagsbe</a>              : 1;
<a name="l02272"></a><a class="code" href="structcvmx__ciu__cib__l2c__enx_1_1cvmx__ciu__cib__l2c__enx__s.html#abd87bec4901df685c355e5eb3734f1e8">02272</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__enx_1_1cvmx__ciu__cib__l2c__enx__s.html#abd87bec4901df685c355e5eb3734f1e8">tadx_int_tagdbe</a>              : 1;
<a name="l02273"></a><a class="code" href="structcvmx__ciu__cib__l2c__enx_1_1cvmx__ciu__cib__l2c__enx__s.html#a40c583e99240bc9cefe5636725695e0e">02273</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__enx_1_1cvmx__ciu__cib__l2c__enx__s.html#a40c583e99240bc9cefe5636725695e0e">tadx_int_noway</a>               : 1;
<a name="l02274"></a><a class="code" href="structcvmx__ciu__cib__l2c__enx_1_1cvmx__ciu__cib__l2c__enx__s.html#a6503331c066d8ed9bb0d390776dd66ff">02274</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__enx_1_1cvmx__ciu__cib__l2c__enx__s.html#a6503331c066d8ed9bb0d390776dd66ff">tadx_int_holewr</a>              : 1;
<a name="l02275"></a><a class="code" href="structcvmx__ciu__cib__l2c__enx_1_1cvmx__ciu__cib__l2c__enx__s.html#a93c62420667cf44b64b44c4c67beeb94">02275</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__enx_1_1cvmx__ciu__cib__l2c__enx__s.html#a93c62420667cf44b64b44c4c67beeb94">tadx_int_holerd</a>              : 1;
<a name="l02276"></a><a class="code" href="structcvmx__ciu__cib__l2c__enx_1_1cvmx__ciu__cib__l2c__enx__s.html#a384c0042b914027c9137d6d7c084ce67">02276</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__enx_1_1cvmx__ciu__cib__l2c__enx__s.html#a384c0042b914027c9137d6d7c084ce67">tadx_int_bigwr</a>               : 1;
<a name="l02277"></a><a class="code" href="structcvmx__ciu__cib__l2c__enx_1_1cvmx__ciu__cib__l2c__enx__s.html#aa99f0678078636b8d84a428b907c094d">02277</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__enx_1_1cvmx__ciu__cib__l2c__enx__s.html#aa99f0678078636b8d84a428b907c094d">tadx_int_bigrd</a>               : 1;
<a name="l02278"></a><a class="code" href="structcvmx__ciu__cib__l2c__enx_1_1cvmx__ciu__cib__l2c__enx__s.html#a1f6ca753ad130e0e176529ff0ef8d33a">02278</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__enx_1_1cvmx__ciu__cib__l2c__enx__s.html#a1f6ca753ad130e0e176529ff0ef8d33a">tadx_int_wrdislmc</a>            : 1;
<a name="l02279"></a><a class="code" href="structcvmx__ciu__cib__l2c__enx_1_1cvmx__ciu__cib__l2c__enx__s.html#a1112b1f9b189cf1203c5b58e756a819b">02279</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__enx_1_1cvmx__ciu__cib__l2c__enx__s.html#a1112b1f9b189cf1203c5b58e756a819b">tadx_int_rddislmc</a>            : 1;
<a name="l02280"></a><a class="code" href="structcvmx__ciu__cib__l2c__enx_1_1cvmx__ciu__cib__l2c__enx__s.html#a8ee32712e64eebe95f80c87ae907df70">02280</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__enx_1_1cvmx__ciu__cib__l2c__enx__s.html#a8ee32712e64eebe95f80c87ae907df70">tadx_int_rtgsbe</a>              : 1;
<a name="l02281"></a><a class="code" href="structcvmx__ciu__cib__l2c__enx_1_1cvmx__ciu__cib__l2c__enx__s.html#a590615d133ffdf7b6bea7b649fc22ee4">02281</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__enx_1_1cvmx__ciu__cib__l2c__enx__s.html#a590615d133ffdf7b6bea7b649fc22ee4">tadx_int_rtgdbe</a>              : 1;
<a name="l02282"></a><a class="code" href="structcvmx__ciu__cib__l2c__enx_1_1cvmx__ciu__cib__l2c__enx__s.html#aaf976503b4e7780c51054a2b403a1f83">02282</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__enx_1_1cvmx__ciu__cib__l2c__enx__s.html#aaf976503b4e7780c51054a2b403a1f83">mcix_int_vbfsbe</a>              : 1;
<a name="l02283"></a><a class="code" href="structcvmx__ciu__cib__l2c__enx_1_1cvmx__ciu__cib__l2c__enx__s.html#a8ca8e4859b2256de7e00bd7816eea52d">02283</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__enx_1_1cvmx__ciu__cib__l2c__enx__s.html#a8ca8e4859b2256de7e00bd7816eea52d">mcix_int_vbfdbe</a>              : 1;
<a name="l02284"></a><a class="code" href="structcvmx__ciu__cib__l2c__enx_1_1cvmx__ciu__cib__l2c__enx__s.html#a6e9565780b0d11a32c73113cb126c877">02284</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__enx_1_1cvmx__ciu__cib__l2c__enx__s.html#a6e9565780b0d11a32c73113cb126c877">cbcx_int_rsdsbe</a>              : 1;
<a name="l02285"></a><a class="code" href="structcvmx__ciu__cib__l2c__enx_1_1cvmx__ciu__cib__l2c__enx__s.html#a0ca1fb5319ca83b557975eb32fbc82b3">02285</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__enx_1_1cvmx__ciu__cib__l2c__enx__s.html#a0ca1fb5319ca83b557975eb32fbc82b3">cbcx_int_rsddbe</a>              : 1;
<a name="l02286"></a><a class="code" href="structcvmx__ciu__cib__l2c__enx_1_1cvmx__ciu__cib__l2c__enx__s.html#a076ad59991dad497c6bffac98cbbc51d">02286</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__enx_1_1cvmx__ciu__cib__l2c__enx__s.html#a076ad59991dad497c6bffac98cbbc51d">cbcx_int_ioccmdsbe</a>           : 1;
<a name="l02287"></a><a class="code" href="structcvmx__ciu__cib__l2c__enx_1_1cvmx__ciu__cib__l2c__enx__s.html#a68952d97f13eb7a8043e12cf7cfb8b68">02287</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__enx_1_1cvmx__ciu__cib__l2c__enx__s.html#a68952d97f13eb7a8043e12cf7cfb8b68">cbcx_int_ioccmddbe</a>           : 1;
<a name="l02288"></a><a class="code" href="structcvmx__ciu__cib__l2c__enx_1_1cvmx__ciu__cib__l2c__enx__s.html#a4928c236a18167396cf2cd4f69f35dfc">02288</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__enx_1_1cvmx__ciu__cib__l2c__enx__s.html#a4928c236a18167396cf2cd4f69f35dfc">reserved_23_63</a>               : 41;
<a name="l02289"></a>02289 <span class="preprocessor">#endif</span>
<a name="l02290"></a>02290 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__cib__l2c__enx.html#a3609062a1677f552a038f45ca24ad5be">s</a>;
<a name="l02291"></a><a class="code" href="unioncvmx__ciu__cib__l2c__enx.html#ab688b12afec5600ab4e59041e4882f3c">02291</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__cib__l2c__enx_1_1cvmx__ciu__cib__l2c__enx__s.html">cvmx_ciu_cib_l2c_enx_s</a>         <a class="code" href="unioncvmx__ciu__cib__l2c__enx.html#ab688b12afec5600ab4e59041e4882f3c">cn70xx</a>;
<a name="l02292"></a><a class="code" href="unioncvmx__ciu__cib__l2c__enx.html#a2739a504fc86a0ce35298e50781e4d8c">02292</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__cib__l2c__enx_1_1cvmx__ciu__cib__l2c__enx__s.html">cvmx_ciu_cib_l2c_enx_s</a>         <a class="code" href="unioncvmx__ciu__cib__l2c__enx.html#a2739a504fc86a0ce35298e50781e4d8c">cn70xxp1</a>;
<a name="l02293"></a>02293 };
<a name="l02294"></a><a class="code" href="cvmx-ciu-defs_8h.html#ab0835c82c1cbe774df8d87fe738d49a3">02294</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__cib__l2c__enx.html" title="cvmx_ciu_cib_l2c_en#">cvmx_ciu_cib_l2c_enx</a> <a class="code" href="unioncvmx__ciu__cib__l2c__enx.html" title="cvmx_ciu_cib_l2c_en#">cvmx_ciu_cib_l2c_enx_t</a>;
<a name="l02295"></a>02295 <span class="comment"></span>
<a name="l02296"></a>02296 <span class="comment">/**</span>
<a name="l02297"></a>02297 <span class="comment"> * cvmx_ciu_cib_l2c_raw#</span>
<a name="l02298"></a>02298 <span class="comment"> */</span>
<a name="l02299"></a><a class="code" href="unioncvmx__ciu__cib__l2c__rawx.html">02299</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__cib__l2c__rawx.html" title="cvmx_ciu_cib_l2c_raw#">cvmx_ciu_cib_l2c_rawx</a> {
<a name="l02300"></a><a class="code" href="unioncvmx__ciu__cib__l2c__rawx.html#a79316be6a1105069c1f3061c804ec470">02300</a>     uint64_t <a class="code" href="unioncvmx__ciu__cib__l2c__rawx.html#a79316be6a1105069c1f3061c804ec470">u64</a>;
<a name="l02301"></a><a class="code" href="structcvmx__ciu__cib__l2c__rawx_1_1cvmx__ciu__cib__l2c__rawx__s.html">02301</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__cib__l2c__rawx_1_1cvmx__ciu__cib__l2c__rawx__s.html">cvmx_ciu_cib_l2c_rawx_s</a> {
<a name="l02302"></a>02302 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02303"></a>02303 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__rawx_1_1cvmx__ciu__cib__l2c__rawx__s.html#a5639180a7fe80cd51150bb11804b9ab6">reserved_23_63</a>               : 41;
<a name="l02304"></a>02304     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__rawx_1_1cvmx__ciu__cib__l2c__rawx__s.html#a77f12cfb05e2157185f8579eabad5b24">cbcx_int_ioccmddbe</a>           : 1;  <span class="comment">/**&lt; Set when L2C_CBC0_INT[IOCCMDDBE] set. Edge-sensitive interrupt, so software should clear</span>
<a name="l02305"></a>02305 <span class="comment">                                                         [CBCX_INT_IOCCMDDBE] before clearing L2C_CBC0_INT[IOCCMDDBE]. */</span>
<a name="l02306"></a>02306     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__rawx_1_1cvmx__ciu__cib__l2c__rawx__s.html#a6f054bb72d673db8744aeddaf7e2570f">cbcx_int_ioccmdsbe</a>           : 1;  <span class="comment">/**&lt; Set when L2C_CBC0_INT[IOCCMDSBE] set. Edge-sensitive interrupt, so software should clear</span>
<a name="l02307"></a>02307 <span class="comment">                                                         [CBCX_INT_IOCCMDSBE] before clearing L2C_CBC0_INT[IOCCMDSBE]. */</span>
<a name="l02308"></a>02308     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__rawx_1_1cvmx__ciu__cib__l2c__rawx__s.html#a76276ac51dd640ce28e241254b29ddbd">cbcx_int_rsddbe</a>              : 1;  <span class="comment">/**&lt; Set when L2C_CBC0_INT[RSDDBE] set. Edge-sensitive interrupt, so software should clear</span>
<a name="l02309"></a>02309 <span class="comment">                                                         [CBCX_INT_RSDDBE] before clearing L2C_CBC0_INT[RSDDBE]. */</span>
<a name="l02310"></a>02310     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__rawx_1_1cvmx__ciu__cib__l2c__rawx__s.html#a2ba2ae37e9696b2da86e6f1ca5644eba">cbcx_int_rsdsbe</a>              : 1;  <span class="comment">/**&lt; Set when L2C_CBC0_INT[RSDSBE] set. Edge-sensitive interrupt, so software should clear</span>
<a name="l02311"></a>02311 <span class="comment">                                                         [CBCX_INT_RSDSBE] before clearing L2C_CBC0_INT[RSDSBE]. */</span>
<a name="l02312"></a>02312     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__rawx_1_1cvmx__ciu__cib__l2c__rawx__s.html#a59689cd11d62650aee1e2db70aafc186">mcix_int_vbfdbe</a>              : 1;  <span class="comment">/**&lt; Set when L2C_MCI0_INT[VBFDBE] set. Edge-sensitive interrupt, so software should clear</span>
<a name="l02313"></a>02313 <span class="comment">                                                         [MCIX_INT_VBFDBE] before clearing L2C_MCI0_INT[VBFDBE]. */</span>
<a name="l02314"></a>02314     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__rawx_1_1cvmx__ciu__cib__l2c__rawx__s.html#af3bbe07f79578efde99f48324f055917">mcix_int_vbfsbe</a>              : 1;  <span class="comment">/**&lt; Set when L2C_MCI0_INT[VBFSBE] set. Edge-sensitive interrupt, so software should clear</span>
<a name="l02315"></a>02315 <span class="comment">                                                         [MCIX_INT_VBFSBE] before clearing L2C_MCI0_INT[VBFSBE]. */</span>
<a name="l02316"></a>02316     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__rawx_1_1cvmx__ciu__cib__l2c__rawx__s.html#a5468db5e32754efe6d6bc1892b84509a">tadx_int_rtgdbe</a>              : 1;  <span class="comment">/**&lt; Set when L2C_TAD0_INT[RTGDBE] set. Edge-sensitive interrupt, so software should clear</span>
<a name="l02317"></a>02317 <span class="comment">                                                         [TADX_INT_RTGDBE] before clearing L2C_TAD0_INT[RTGDBE]. */</span>
<a name="l02318"></a>02318     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__rawx_1_1cvmx__ciu__cib__l2c__rawx__s.html#a56b170cdd078a53e72303c7ff344f2b7">tadx_int_rtgsbe</a>              : 1;  <span class="comment">/**&lt; Set when L2C_TAD0_INT[RTGSBE] set. Edge-sensitive interrupt, so software should clear</span>
<a name="l02319"></a>02319 <span class="comment">                                                         [TADX_INT_RTGSBE] before clearing L2C_TAD0_INT[RTGSBE]. */</span>
<a name="l02320"></a>02320     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__rawx_1_1cvmx__ciu__cib__l2c__rawx__s.html#a38b6bccc3ef6266bc32063517ae96990">tadx_int_rddislmc</a>            : 1;  <span class="comment">/**&lt; Set when L2C_TAD0_INT[RDDISLMC] set. Edge-sensitive interrupt, so software should clear</span>
<a name="l02321"></a>02321 <span class="comment">                                                         [TADX_INT_RDDISLMC] before clearing L2C_TAD0_INT[RDDISLMC]. */</span>
<a name="l02322"></a>02322     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__rawx_1_1cvmx__ciu__cib__l2c__rawx__s.html#a60ca2b39f983e30f425638d16d255a14">tadx_int_wrdislmc</a>            : 1;  <span class="comment">/**&lt; Set when L2C_TAD0_INT[WRDISLMC] set. Edge-sensitive interrupt, so software should clear</span>
<a name="l02323"></a>02323 <span class="comment">                                                         [TADX_INT_WRDISLMC] before clearing L2C_TAD0_INT[WRDISLMC]. */</span>
<a name="l02324"></a>02324     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__rawx_1_1cvmx__ciu__cib__l2c__rawx__s.html#a6f0f3cf71998ea709a058b4482d93c50">tadx_int_bigrd</a>               : 1;  <span class="comment">/**&lt; Set when L2C_TAD0_INT[BIGRD] set. Edge-sensitive interrupt, so software should clear</span>
<a name="l02325"></a>02325 <span class="comment">                                                         [TADX_INT_BIGRD] before clearing L2C_TAD0_INT[BIGRD]. */</span>
<a name="l02326"></a>02326     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__rawx_1_1cvmx__ciu__cib__l2c__rawx__s.html#a1adca3f5b82634b1cb2cc51e0eb64327">tadx_int_bigwr</a>               : 1;  <span class="comment">/**&lt; Set when L2C_TAD0_INT[BIGWR] set. Edge-sensitive interrupt, so software should clear</span>
<a name="l02327"></a>02327 <span class="comment">                                                         [TADX_INT_BIGWR] before clearing L2C_TAD0_INT[BIGWR]. */</span>
<a name="l02328"></a>02328     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__rawx_1_1cvmx__ciu__cib__l2c__rawx__s.html#a7374462183316962c9abd8353ed94425">tadx_int_holerd</a>              : 1;  <span class="comment">/**&lt; Set when L2C_TAD0_INT[HOLERD] set. Edge-sensitive interrupt, so software should clear</span>
<a name="l02329"></a>02329 <span class="comment">                                                         [TADX_INT_HOLERD] before clearing L2C_TAD0_INT[HOLERD]. */</span>
<a name="l02330"></a>02330     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__rawx_1_1cvmx__ciu__cib__l2c__rawx__s.html#a45d1dfcfdb4f3c0a0504dd9977fff4b6">tadx_int_holewr</a>              : 1;  <span class="comment">/**&lt; Set when L2C_TAD0_INT[HOLEWR] set. Edge-sensitive interrupt, so software should clear</span>
<a name="l02331"></a>02331 <span class="comment">                                                         [TADX_INT_HOLEWR] before clearing L2C_TAD0_INT[HOLEWR]. */</span>
<a name="l02332"></a>02332     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__rawx_1_1cvmx__ciu__cib__l2c__rawx__s.html#a182e9e964ab46f8fd6da66d10349129c">tadx_int_noway</a>               : 1;  <span class="comment">/**&lt; Set when L2C_TAD0_INT[NOWAY] set. Edge-sensitive interrupt, so software should clear</span>
<a name="l02333"></a>02333 <span class="comment">                                                         [TADX_INT_NOWAY] before clearing L2C_TAD0_INT[NOWAY]. */</span>
<a name="l02334"></a>02334     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__rawx_1_1cvmx__ciu__cib__l2c__rawx__s.html#afec16dd4bea4e5c4997987d8a3f7edec">tadx_int_tagdbe</a>              : 1;  <span class="comment">/**&lt; Set when L2C_TAD0_INT[TAGDBE] set. Edge-sensitive interrupt, so software should clear</span>
<a name="l02335"></a>02335 <span class="comment">                                                         [TADX_INT_TAGDBE] before clearing L2C_TAD0_INT[TAGDBE]. */</span>
<a name="l02336"></a>02336     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__rawx_1_1cvmx__ciu__cib__l2c__rawx__s.html#ab0ee0233bcce173fda8b3e693b5b9d8b">tadx_int_tagsbe</a>              : 1;  <span class="comment">/**&lt; Set when L2C_TAD0_INT[TAGSBE] set. Edge-sensitive interrupt, so software should clear</span>
<a name="l02337"></a>02337 <span class="comment">                                                         [TADX_INT_TAGSBE] before clearing L2C_TAD0_INT[TAGSBE]. */</span>
<a name="l02338"></a>02338     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__rawx_1_1cvmx__ciu__cib__l2c__rawx__s.html#ac1c77de48df16143ecc5430a3c87cf6c">tadx_int_fbfdbe</a>              : 1;  <span class="comment">/**&lt; Set when L2C_TAD0_INT[FBFDBE] set. Edge-sensitive interrupt, so software should clear</span>
<a name="l02339"></a>02339 <span class="comment">                                                         [TADX_INT_FBFDBE] before clearing L2C_TAD0_INT[FBFDBE]. */</span>
<a name="l02340"></a>02340     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__rawx_1_1cvmx__ciu__cib__l2c__rawx__s.html#a0bf881fe6aa3df7390024211571b7db3">tadx_int_fbfsbe</a>              : 1;  <span class="comment">/**&lt; Set when L2C_TAD0_INT[FBFSBE] set. Edge-sensitive interrupt, so software should clear</span>
<a name="l02341"></a>02341 <span class="comment">                                                         [TADX_INT_FBFSBE] before clearing L2C_TAD0_INT[FBFSBE]. */</span>
<a name="l02342"></a>02342     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__rawx_1_1cvmx__ciu__cib__l2c__rawx__s.html#ab76ad89017afd5d1a81dfebbd3517da0">tadx_int_sbfdbe</a>              : 1;  <span class="comment">/**&lt; Set when L2C_TAD0_INT[SBFDBE] set. Edge-sensitive interrupt, so software should clear</span>
<a name="l02343"></a>02343 <span class="comment">                                                         [TADX_INT_SBFDBE] before clearing L2C_TAD0_INT[SBFDBE]. */</span>
<a name="l02344"></a>02344     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__rawx_1_1cvmx__ciu__cib__l2c__rawx__s.html#a2fe5b006f79afe693b60f49bd2be40a5">tadx_int_sbfsbe</a>              : 1;  <span class="comment">/**&lt; Set when L2C_TAD0_INT[SBFSBE] set. Edge-sensitive interrupt, so software should clear</span>
<a name="l02345"></a>02345 <span class="comment">                                                         [TADX_INT_SBFSBE] before clearing L2C_TAD0_INT[SBFSBE]. */</span>
<a name="l02346"></a>02346     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__rawx_1_1cvmx__ciu__cib__l2c__rawx__s.html#a953a6380376dbd71508eb17538d78b53">tadx_int_l2ddbe</a>              : 1;  <span class="comment">/**&lt; Set when L2C_TAD0_INT[L2DDBE] set. Edge-sensitive interrupt, so software should clear</span>
<a name="l02347"></a>02347 <span class="comment">                                                         [TADX_INT_L2DDBE] before clearing L2C_TAD0_INT[L2DDBE]. */</span>
<a name="l02348"></a>02348     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__rawx_1_1cvmx__ciu__cib__l2c__rawx__s.html#a481471d11cbc9279a09c2517df6b6dfe">tadx_int_l2dsbe</a>              : 1;  <span class="comment">/**&lt; Set when L2C_TAD0_INT[L2DSBE] set. Edge-sensitive interrupt, so software should clear</span>
<a name="l02349"></a>02349 <span class="comment">                                                         [TADX_INT_L2DSBE] before clearing L2C_TAD0_INT[L2DSBE]. */</span>
<a name="l02350"></a>02350 <span class="preprocessor">#else</span>
<a name="l02351"></a><a class="code" href="structcvmx__ciu__cib__l2c__rawx_1_1cvmx__ciu__cib__l2c__rawx__s.html#a481471d11cbc9279a09c2517df6b6dfe">02351</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__rawx_1_1cvmx__ciu__cib__l2c__rawx__s.html#a481471d11cbc9279a09c2517df6b6dfe">tadx_int_l2dsbe</a>              : 1;
<a name="l02352"></a><a class="code" href="structcvmx__ciu__cib__l2c__rawx_1_1cvmx__ciu__cib__l2c__rawx__s.html#a953a6380376dbd71508eb17538d78b53">02352</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__rawx_1_1cvmx__ciu__cib__l2c__rawx__s.html#a953a6380376dbd71508eb17538d78b53">tadx_int_l2ddbe</a>              : 1;
<a name="l02353"></a><a class="code" href="structcvmx__ciu__cib__l2c__rawx_1_1cvmx__ciu__cib__l2c__rawx__s.html#a2fe5b006f79afe693b60f49bd2be40a5">02353</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__rawx_1_1cvmx__ciu__cib__l2c__rawx__s.html#a2fe5b006f79afe693b60f49bd2be40a5">tadx_int_sbfsbe</a>              : 1;
<a name="l02354"></a><a class="code" href="structcvmx__ciu__cib__l2c__rawx_1_1cvmx__ciu__cib__l2c__rawx__s.html#ab76ad89017afd5d1a81dfebbd3517da0">02354</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__rawx_1_1cvmx__ciu__cib__l2c__rawx__s.html#ab76ad89017afd5d1a81dfebbd3517da0">tadx_int_sbfdbe</a>              : 1;
<a name="l02355"></a><a class="code" href="structcvmx__ciu__cib__l2c__rawx_1_1cvmx__ciu__cib__l2c__rawx__s.html#a0bf881fe6aa3df7390024211571b7db3">02355</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__rawx_1_1cvmx__ciu__cib__l2c__rawx__s.html#a0bf881fe6aa3df7390024211571b7db3">tadx_int_fbfsbe</a>              : 1;
<a name="l02356"></a><a class="code" href="structcvmx__ciu__cib__l2c__rawx_1_1cvmx__ciu__cib__l2c__rawx__s.html#ac1c77de48df16143ecc5430a3c87cf6c">02356</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__rawx_1_1cvmx__ciu__cib__l2c__rawx__s.html#ac1c77de48df16143ecc5430a3c87cf6c">tadx_int_fbfdbe</a>              : 1;
<a name="l02357"></a><a class="code" href="structcvmx__ciu__cib__l2c__rawx_1_1cvmx__ciu__cib__l2c__rawx__s.html#ab0ee0233bcce173fda8b3e693b5b9d8b">02357</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__rawx_1_1cvmx__ciu__cib__l2c__rawx__s.html#ab0ee0233bcce173fda8b3e693b5b9d8b">tadx_int_tagsbe</a>              : 1;
<a name="l02358"></a><a class="code" href="structcvmx__ciu__cib__l2c__rawx_1_1cvmx__ciu__cib__l2c__rawx__s.html#afec16dd4bea4e5c4997987d8a3f7edec">02358</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__rawx_1_1cvmx__ciu__cib__l2c__rawx__s.html#afec16dd4bea4e5c4997987d8a3f7edec">tadx_int_tagdbe</a>              : 1;
<a name="l02359"></a><a class="code" href="structcvmx__ciu__cib__l2c__rawx_1_1cvmx__ciu__cib__l2c__rawx__s.html#a182e9e964ab46f8fd6da66d10349129c">02359</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__rawx_1_1cvmx__ciu__cib__l2c__rawx__s.html#a182e9e964ab46f8fd6da66d10349129c">tadx_int_noway</a>               : 1;
<a name="l02360"></a><a class="code" href="structcvmx__ciu__cib__l2c__rawx_1_1cvmx__ciu__cib__l2c__rawx__s.html#a45d1dfcfdb4f3c0a0504dd9977fff4b6">02360</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__rawx_1_1cvmx__ciu__cib__l2c__rawx__s.html#a45d1dfcfdb4f3c0a0504dd9977fff4b6">tadx_int_holewr</a>              : 1;
<a name="l02361"></a><a class="code" href="structcvmx__ciu__cib__l2c__rawx_1_1cvmx__ciu__cib__l2c__rawx__s.html#a7374462183316962c9abd8353ed94425">02361</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__rawx_1_1cvmx__ciu__cib__l2c__rawx__s.html#a7374462183316962c9abd8353ed94425">tadx_int_holerd</a>              : 1;
<a name="l02362"></a><a class="code" href="structcvmx__ciu__cib__l2c__rawx_1_1cvmx__ciu__cib__l2c__rawx__s.html#a1adca3f5b82634b1cb2cc51e0eb64327">02362</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__rawx_1_1cvmx__ciu__cib__l2c__rawx__s.html#a1adca3f5b82634b1cb2cc51e0eb64327">tadx_int_bigwr</a>               : 1;
<a name="l02363"></a><a class="code" href="structcvmx__ciu__cib__l2c__rawx_1_1cvmx__ciu__cib__l2c__rawx__s.html#a6f0f3cf71998ea709a058b4482d93c50">02363</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__rawx_1_1cvmx__ciu__cib__l2c__rawx__s.html#a6f0f3cf71998ea709a058b4482d93c50">tadx_int_bigrd</a>               : 1;
<a name="l02364"></a><a class="code" href="structcvmx__ciu__cib__l2c__rawx_1_1cvmx__ciu__cib__l2c__rawx__s.html#a60ca2b39f983e30f425638d16d255a14">02364</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__rawx_1_1cvmx__ciu__cib__l2c__rawx__s.html#a60ca2b39f983e30f425638d16d255a14">tadx_int_wrdislmc</a>            : 1;
<a name="l02365"></a><a class="code" href="structcvmx__ciu__cib__l2c__rawx_1_1cvmx__ciu__cib__l2c__rawx__s.html#a38b6bccc3ef6266bc32063517ae96990">02365</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__rawx_1_1cvmx__ciu__cib__l2c__rawx__s.html#a38b6bccc3ef6266bc32063517ae96990">tadx_int_rddislmc</a>            : 1;
<a name="l02366"></a><a class="code" href="structcvmx__ciu__cib__l2c__rawx_1_1cvmx__ciu__cib__l2c__rawx__s.html#a56b170cdd078a53e72303c7ff344f2b7">02366</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__rawx_1_1cvmx__ciu__cib__l2c__rawx__s.html#a56b170cdd078a53e72303c7ff344f2b7">tadx_int_rtgsbe</a>              : 1;
<a name="l02367"></a><a class="code" href="structcvmx__ciu__cib__l2c__rawx_1_1cvmx__ciu__cib__l2c__rawx__s.html#a5468db5e32754efe6d6bc1892b84509a">02367</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__rawx_1_1cvmx__ciu__cib__l2c__rawx__s.html#a5468db5e32754efe6d6bc1892b84509a">tadx_int_rtgdbe</a>              : 1;
<a name="l02368"></a><a class="code" href="structcvmx__ciu__cib__l2c__rawx_1_1cvmx__ciu__cib__l2c__rawx__s.html#af3bbe07f79578efde99f48324f055917">02368</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__rawx_1_1cvmx__ciu__cib__l2c__rawx__s.html#af3bbe07f79578efde99f48324f055917">mcix_int_vbfsbe</a>              : 1;
<a name="l02369"></a><a class="code" href="structcvmx__ciu__cib__l2c__rawx_1_1cvmx__ciu__cib__l2c__rawx__s.html#a59689cd11d62650aee1e2db70aafc186">02369</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__rawx_1_1cvmx__ciu__cib__l2c__rawx__s.html#a59689cd11d62650aee1e2db70aafc186">mcix_int_vbfdbe</a>              : 1;
<a name="l02370"></a><a class="code" href="structcvmx__ciu__cib__l2c__rawx_1_1cvmx__ciu__cib__l2c__rawx__s.html#a2ba2ae37e9696b2da86e6f1ca5644eba">02370</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__rawx_1_1cvmx__ciu__cib__l2c__rawx__s.html#a2ba2ae37e9696b2da86e6f1ca5644eba">cbcx_int_rsdsbe</a>              : 1;
<a name="l02371"></a><a class="code" href="structcvmx__ciu__cib__l2c__rawx_1_1cvmx__ciu__cib__l2c__rawx__s.html#a76276ac51dd640ce28e241254b29ddbd">02371</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__rawx_1_1cvmx__ciu__cib__l2c__rawx__s.html#a76276ac51dd640ce28e241254b29ddbd">cbcx_int_rsddbe</a>              : 1;
<a name="l02372"></a><a class="code" href="structcvmx__ciu__cib__l2c__rawx_1_1cvmx__ciu__cib__l2c__rawx__s.html#a6f054bb72d673db8744aeddaf7e2570f">02372</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__rawx_1_1cvmx__ciu__cib__l2c__rawx__s.html#a6f054bb72d673db8744aeddaf7e2570f">cbcx_int_ioccmdsbe</a>           : 1;
<a name="l02373"></a><a class="code" href="structcvmx__ciu__cib__l2c__rawx_1_1cvmx__ciu__cib__l2c__rawx__s.html#a77f12cfb05e2157185f8579eabad5b24">02373</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__rawx_1_1cvmx__ciu__cib__l2c__rawx__s.html#a77f12cfb05e2157185f8579eabad5b24">cbcx_int_ioccmddbe</a>           : 1;
<a name="l02374"></a><a class="code" href="structcvmx__ciu__cib__l2c__rawx_1_1cvmx__ciu__cib__l2c__rawx__s.html#a5639180a7fe80cd51150bb11804b9ab6">02374</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__l2c__rawx_1_1cvmx__ciu__cib__l2c__rawx__s.html#a5639180a7fe80cd51150bb11804b9ab6">reserved_23_63</a>               : 41;
<a name="l02375"></a>02375 <span class="preprocessor">#endif</span>
<a name="l02376"></a>02376 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__cib__l2c__rawx.html#ab326f976944ab61081f6b58cd1957c0e">s</a>;
<a name="l02377"></a><a class="code" href="unioncvmx__ciu__cib__l2c__rawx.html#a107dffe50b2b17b394884223e653e72a">02377</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__cib__l2c__rawx_1_1cvmx__ciu__cib__l2c__rawx__s.html">cvmx_ciu_cib_l2c_rawx_s</a>        <a class="code" href="unioncvmx__ciu__cib__l2c__rawx.html#a107dffe50b2b17b394884223e653e72a">cn70xx</a>;
<a name="l02378"></a><a class="code" href="unioncvmx__ciu__cib__l2c__rawx.html#a1a910273742eb8da6c45c8fdd500763d">02378</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__cib__l2c__rawx_1_1cvmx__ciu__cib__l2c__rawx__s.html">cvmx_ciu_cib_l2c_rawx_s</a>        <a class="code" href="unioncvmx__ciu__cib__l2c__rawx.html#a1a910273742eb8da6c45c8fdd500763d">cn70xxp1</a>;
<a name="l02379"></a>02379 };
<a name="l02380"></a><a class="code" href="cvmx-ciu-defs_8h.html#a26bc8dabf22e9d419a6b974d362e2c58">02380</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__cib__l2c__rawx.html" title="cvmx_ciu_cib_l2c_raw#">cvmx_ciu_cib_l2c_rawx</a> <a class="code" href="unioncvmx__ciu__cib__l2c__rawx.html" title="cvmx_ciu_cib_l2c_raw#">cvmx_ciu_cib_l2c_rawx_t</a>;
<a name="l02381"></a>02381 <span class="comment"></span>
<a name="l02382"></a>02382 <span class="comment">/**</span>
<a name="l02383"></a>02383 <span class="comment"> * cvmx_ciu_cib_lmc#_en#</span>
<a name="l02384"></a>02384 <span class="comment"> */</span>
<a name="l02385"></a><a class="code" href="unioncvmx__ciu__cib__lmcx__enx.html">02385</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__cib__lmcx__enx.html" title="cvmx_ciu_cib_lmc::_en#">cvmx_ciu_cib_lmcx_enx</a> {
<a name="l02386"></a><a class="code" href="unioncvmx__ciu__cib__lmcx__enx.html#a9e4a379c57a252934ccc04fd8b5377ac">02386</a>     uint64_t <a class="code" href="unioncvmx__ciu__cib__lmcx__enx.html#a9e4a379c57a252934ccc04fd8b5377ac">u64</a>;
<a name="l02387"></a><a class="code" href="structcvmx__ciu__cib__lmcx__enx_1_1cvmx__ciu__cib__lmcx__enx__s.html">02387</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__cib__lmcx__enx_1_1cvmx__ciu__cib__lmcx__enx__s.html">cvmx_ciu_cib_lmcx_enx_s</a> {
<a name="l02388"></a>02388 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02389"></a>02389 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__cib__lmcx__enx_1_1cvmx__ciu__cib__lmcx__enx__s.html#a6b844ab45786337d240e11aeec0790e9">reserved_12_63</a>               : 52;
<a name="l02390"></a>02390     uint64_t <a class="code" href="structcvmx__ciu__cib__lmcx__enx_1_1cvmx__ciu__cib__lmcx__enx__s.html#a67ed0207785776f790f111a529998f0a">int_ddr_err</a>                  : 1;  <span class="comment">/**&lt; Enable corresponding CIU_CIB_LMC_RAW bit. */</span>
<a name="l02391"></a>02391     uint64_t <a class="code" href="structcvmx__ciu__cib__lmcx__enx_1_1cvmx__ciu__cib__lmcx__enx__s.html#a4875db9ffed48e7cfb1869cc7d346379">int_dlc_ded</a>                  : 1;  <span class="comment">/**&lt; Enable corresponding CIU_CIB_LMC_RAW bit. */</span>
<a name="l02392"></a>02392     uint64_t <a class="code" href="structcvmx__ciu__cib__lmcx__enx_1_1cvmx__ciu__cib__lmcx__enx__s.html#a31f969ecb86af6773095ee62402abf27">int_dlc_sec</a>                  : 1;  <span class="comment">/**&lt; Enable corresponding CIU_CIB_LMC_RAW bit. */</span>
<a name="l02393"></a>02393     uint64_t <a class="code" href="structcvmx__ciu__cib__lmcx__enx_1_1cvmx__ciu__cib__lmcx__enx__s.html#a043486b82e03086ed22df055c9ab6c72">int_ded_errx</a>                 : 4;  <span class="comment">/**&lt; Enable corresponding CIU_CIB_LMC_RAW bit. */</span>
<a name="l02394"></a>02394     uint64_t <a class="code" href="structcvmx__ciu__cib__lmcx__enx_1_1cvmx__ciu__cib__lmcx__enx__s.html#ab873b2a507c54b7aa9c27b35033c75de">int_sec_errx</a>                 : 4;  <span class="comment">/**&lt; Enable corresponding CIU_CIB_LMC_RAW bit. */</span>
<a name="l02395"></a>02395     uint64_t <a class="code" href="structcvmx__ciu__cib__lmcx__enx_1_1cvmx__ciu__cib__lmcx__enx__s.html#ae8134902a8dc6c33e1f37437fa264fd7">int_nxm_wr_err</a>               : 1;  <span class="comment">/**&lt; Enable corresponding CIU_CIB_LMC_RAW bit. */</span>
<a name="l02396"></a>02396 <span class="preprocessor">#else</span>
<a name="l02397"></a><a class="code" href="structcvmx__ciu__cib__lmcx__enx_1_1cvmx__ciu__cib__lmcx__enx__s.html#ae8134902a8dc6c33e1f37437fa264fd7">02397</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__cib__lmcx__enx_1_1cvmx__ciu__cib__lmcx__enx__s.html#ae8134902a8dc6c33e1f37437fa264fd7">int_nxm_wr_err</a>               : 1;
<a name="l02398"></a><a class="code" href="structcvmx__ciu__cib__lmcx__enx_1_1cvmx__ciu__cib__lmcx__enx__s.html#ab873b2a507c54b7aa9c27b35033c75de">02398</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__lmcx__enx_1_1cvmx__ciu__cib__lmcx__enx__s.html#ab873b2a507c54b7aa9c27b35033c75de">int_sec_errx</a>                 : 4;
<a name="l02399"></a><a class="code" href="structcvmx__ciu__cib__lmcx__enx_1_1cvmx__ciu__cib__lmcx__enx__s.html#a043486b82e03086ed22df055c9ab6c72">02399</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__lmcx__enx_1_1cvmx__ciu__cib__lmcx__enx__s.html#a043486b82e03086ed22df055c9ab6c72">int_ded_errx</a>                 : 4;
<a name="l02400"></a><a class="code" href="structcvmx__ciu__cib__lmcx__enx_1_1cvmx__ciu__cib__lmcx__enx__s.html#a31f969ecb86af6773095ee62402abf27">02400</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__lmcx__enx_1_1cvmx__ciu__cib__lmcx__enx__s.html#a31f969ecb86af6773095ee62402abf27">int_dlc_sec</a>                  : 1;
<a name="l02401"></a><a class="code" href="structcvmx__ciu__cib__lmcx__enx_1_1cvmx__ciu__cib__lmcx__enx__s.html#a4875db9ffed48e7cfb1869cc7d346379">02401</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__lmcx__enx_1_1cvmx__ciu__cib__lmcx__enx__s.html#a4875db9ffed48e7cfb1869cc7d346379">int_dlc_ded</a>                  : 1;
<a name="l02402"></a><a class="code" href="structcvmx__ciu__cib__lmcx__enx_1_1cvmx__ciu__cib__lmcx__enx__s.html#a67ed0207785776f790f111a529998f0a">02402</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__lmcx__enx_1_1cvmx__ciu__cib__lmcx__enx__s.html#a67ed0207785776f790f111a529998f0a">int_ddr_err</a>                  : 1;
<a name="l02403"></a><a class="code" href="structcvmx__ciu__cib__lmcx__enx_1_1cvmx__ciu__cib__lmcx__enx__s.html#a6b844ab45786337d240e11aeec0790e9">02403</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__lmcx__enx_1_1cvmx__ciu__cib__lmcx__enx__s.html#a6b844ab45786337d240e11aeec0790e9">reserved_12_63</a>               : 52;
<a name="l02404"></a>02404 <span class="preprocessor">#endif</span>
<a name="l02405"></a>02405 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__cib__lmcx__enx.html#ac62c59b3edf3e2b1b91d29a15f8f45e9">s</a>;
<a name="l02406"></a><a class="code" href="unioncvmx__ciu__cib__lmcx__enx.html#a40a91c3b140106522f0d3d4af79babf9">02406</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__cib__lmcx__enx_1_1cvmx__ciu__cib__lmcx__enx__s.html">cvmx_ciu_cib_lmcx_enx_s</a>        <a class="code" href="unioncvmx__ciu__cib__lmcx__enx.html#a40a91c3b140106522f0d3d4af79babf9">cn70xx</a>;
<a name="l02407"></a><a class="code" href="unioncvmx__ciu__cib__lmcx__enx.html#ae5ded03e8cf02c0402db0dac053e0b31">02407</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__cib__lmcx__enx_1_1cvmx__ciu__cib__lmcx__enx__s.html">cvmx_ciu_cib_lmcx_enx_s</a>        <a class="code" href="unioncvmx__ciu__cib__lmcx__enx.html#ae5ded03e8cf02c0402db0dac053e0b31">cn70xxp1</a>;
<a name="l02408"></a>02408 };
<a name="l02409"></a><a class="code" href="cvmx-ciu-defs_8h.html#ad59517517d2b36871a9b30930834d2dd">02409</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__cib__lmcx__enx.html" title="cvmx_ciu_cib_lmc::_en#">cvmx_ciu_cib_lmcx_enx</a> <a class="code" href="unioncvmx__ciu__cib__lmcx__enx.html" title="cvmx_ciu_cib_lmc::_en#">cvmx_ciu_cib_lmcx_enx_t</a>;
<a name="l02410"></a>02410 <span class="comment"></span>
<a name="l02411"></a>02411 <span class="comment">/**</span>
<a name="l02412"></a>02412 <span class="comment"> * cvmx_ciu_cib_lmc#_raw#</span>
<a name="l02413"></a>02413 <span class="comment"> */</span>
<a name="l02414"></a><a class="code" href="unioncvmx__ciu__cib__lmcx__rawx.html">02414</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__cib__lmcx__rawx.html" title="cvmx_ciu_cib_lmc::_raw#">cvmx_ciu_cib_lmcx_rawx</a> {
<a name="l02415"></a><a class="code" href="unioncvmx__ciu__cib__lmcx__rawx.html#a7a1225ed09b232dc246db9e79cdd987f">02415</a>     uint64_t <a class="code" href="unioncvmx__ciu__cib__lmcx__rawx.html#a7a1225ed09b232dc246db9e79cdd987f">u64</a>;
<a name="l02416"></a><a class="code" href="structcvmx__ciu__cib__lmcx__rawx_1_1cvmx__ciu__cib__lmcx__rawx__s.html">02416</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__cib__lmcx__rawx_1_1cvmx__ciu__cib__lmcx__rawx__s.html">cvmx_ciu_cib_lmcx_rawx_s</a> {
<a name="l02417"></a>02417 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02418"></a>02418 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__cib__lmcx__rawx_1_1cvmx__ciu__cib__lmcx__rawx__s.html#a620228b5c27633787d1523b7847199d9">reserved_12_63</a>               : 52;
<a name="l02419"></a>02419     uint64_t <a class="code" href="structcvmx__ciu__cib__lmcx__rawx_1_1cvmx__ciu__cib__lmcx__rawx__s.html#a974ccc68180960ac05a3aa0b564755d5">int_ddr_err</a>                  : 1;  <span class="comment">/**&lt; Set when LMC0_INT[DDR_ERR] set. Edge-sensitive interrupt, so software should clear</span>
<a name="l02420"></a>02420 <span class="comment">                                                         [INT_DDR_ERR] before clearing LMC0_INT[DDR_ERR]. */</span>
<a name="l02421"></a>02421     uint64_t <a class="code" href="structcvmx__ciu__cib__lmcx__rawx_1_1cvmx__ciu__cib__lmcx__rawx__s.html#ae737173a3df7a1d4d03ae41b832a0556">int_dlc_ded</a>                  : 1;  <span class="comment">/**&lt; Set when LMC0_INT[DLCRAM_DED_ERR] set. Edge-sensitive interrupt, so software should clear</span>
<a name="l02422"></a>02422 <span class="comment">                                                         [INT_DLC_DED] before clearing LMC0_INT[DLCRAM_DED_ERR]. */</span>
<a name="l02423"></a>02423     uint64_t <a class="code" href="structcvmx__ciu__cib__lmcx__rawx_1_1cvmx__ciu__cib__lmcx__rawx__s.html#afbe84081106d99e987c3f65f3ad0e81b">int_dlc_sec</a>                  : 1;  <span class="comment">/**&lt; Set when LMC0_INT[DLCRAM_SEC_ERR] set. Edge-sensitive interrupt, so software should clear</span>
<a name="l02424"></a>02424 <span class="comment">                                                         [INT_DLC_SEC] before clearing LMC0_INT[DLCRAM_SEC_ERR]. */</span>
<a name="l02425"></a>02425     uint64_t <a class="code" href="structcvmx__ciu__cib__lmcx__rawx_1_1cvmx__ciu__cib__lmcx__rawx__s.html#aa3af2cf1202e7fc39005fe7bb071d1e1">int_ded_errx</a>                 : 4;  <span class="comment">/**&lt; Set when LMC0_INT[DED_ERR&lt;b&gt;] set. Edge-sensitive interrupts, so software should clear</span>
<a name="l02426"></a>02426 <span class="comment">                                                         [INT_DED_ERRX&lt;b&gt;] before clearing LMC0_INT[DED_ERR&lt;b&gt;]. */</span>
<a name="l02427"></a>02427     uint64_t <a class="code" href="structcvmx__ciu__cib__lmcx__rawx_1_1cvmx__ciu__cib__lmcx__rawx__s.html#a4178a68a49fc260f0968d33657034b34">int_sec_errx</a>                 : 4;  <span class="comment">/**&lt; Set when LMC0_INT[SEC_ERR&lt;b&gt;] set. Edge-sensitive interrupts, so software should clear</span>
<a name="l02428"></a>02428 <span class="comment">                                                         [INT_SEC_ERRX&lt;b&gt;] before clearing LMC0_INT[SEC_ERR&lt;b&gt;]. */</span>
<a name="l02429"></a>02429     uint64_t <a class="code" href="structcvmx__ciu__cib__lmcx__rawx_1_1cvmx__ciu__cib__lmcx__rawx__s.html#a25db20f9286371bc8c14e9203a1cd8fd">int_nxm_wr_err</a>               : 1;  <span class="comment">/**&lt; Set when LMC0_INT[NXM_WR_ERR] set. Edge-sensitive interrupt, so software should clear</span>
<a name="l02430"></a>02430 <span class="comment">                                                         [INT_NXM_WR_ERR] before clearing LMC0_INT[NXM_WR_ERR]. */</span>
<a name="l02431"></a>02431 <span class="preprocessor">#else</span>
<a name="l02432"></a><a class="code" href="structcvmx__ciu__cib__lmcx__rawx_1_1cvmx__ciu__cib__lmcx__rawx__s.html#a25db20f9286371bc8c14e9203a1cd8fd">02432</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__cib__lmcx__rawx_1_1cvmx__ciu__cib__lmcx__rawx__s.html#a25db20f9286371bc8c14e9203a1cd8fd">int_nxm_wr_err</a>               : 1;
<a name="l02433"></a><a class="code" href="structcvmx__ciu__cib__lmcx__rawx_1_1cvmx__ciu__cib__lmcx__rawx__s.html#a4178a68a49fc260f0968d33657034b34">02433</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__lmcx__rawx_1_1cvmx__ciu__cib__lmcx__rawx__s.html#a4178a68a49fc260f0968d33657034b34">int_sec_errx</a>                 : 4;
<a name="l02434"></a><a class="code" href="structcvmx__ciu__cib__lmcx__rawx_1_1cvmx__ciu__cib__lmcx__rawx__s.html#aa3af2cf1202e7fc39005fe7bb071d1e1">02434</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__lmcx__rawx_1_1cvmx__ciu__cib__lmcx__rawx__s.html#aa3af2cf1202e7fc39005fe7bb071d1e1">int_ded_errx</a>                 : 4;
<a name="l02435"></a><a class="code" href="structcvmx__ciu__cib__lmcx__rawx_1_1cvmx__ciu__cib__lmcx__rawx__s.html#afbe84081106d99e987c3f65f3ad0e81b">02435</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__lmcx__rawx_1_1cvmx__ciu__cib__lmcx__rawx__s.html#afbe84081106d99e987c3f65f3ad0e81b">int_dlc_sec</a>                  : 1;
<a name="l02436"></a><a class="code" href="structcvmx__ciu__cib__lmcx__rawx_1_1cvmx__ciu__cib__lmcx__rawx__s.html#ae737173a3df7a1d4d03ae41b832a0556">02436</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__lmcx__rawx_1_1cvmx__ciu__cib__lmcx__rawx__s.html#ae737173a3df7a1d4d03ae41b832a0556">int_dlc_ded</a>                  : 1;
<a name="l02437"></a><a class="code" href="structcvmx__ciu__cib__lmcx__rawx_1_1cvmx__ciu__cib__lmcx__rawx__s.html#a974ccc68180960ac05a3aa0b564755d5">02437</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__lmcx__rawx_1_1cvmx__ciu__cib__lmcx__rawx__s.html#a974ccc68180960ac05a3aa0b564755d5">int_ddr_err</a>                  : 1;
<a name="l02438"></a><a class="code" href="structcvmx__ciu__cib__lmcx__rawx_1_1cvmx__ciu__cib__lmcx__rawx__s.html#a620228b5c27633787d1523b7847199d9">02438</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__lmcx__rawx_1_1cvmx__ciu__cib__lmcx__rawx__s.html#a620228b5c27633787d1523b7847199d9">reserved_12_63</a>               : 52;
<a name="l02439"></a>02439 <span class="preprocessor">#endif</span>
<a name="l02440"></a>02440 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__cib__lmcx__rawx.html#a5de017478de8b1efa46156dc8e6ba887">s</a>;
<a name="l02441"></a><a class="code" href="unioncvmx__ciu__cib__lmcx__rawx.html#a87df4a53bc6e8b7f548516b3cbf0e0d9">02441</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__cib__lmcx__rawx_1_1cvmx__ciu__cib__lmcx__rawx__s.html">cvmx_ciu_cib_lmcx_rawx_s</a>       <a class="code" href="unioncvmx__ciu__cib__lmcx__rawx.html#a87df4a53bc6e8b7f548516b3cbf0e0d9">cn70xx</a>;
<a name="l02442"></a><a class="code" href="unioncvmx__ciu__cib__lmcx__rawx.html#ac551b640354d2812740edb8fc1952884">02442</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__cib__lmcx__rawx_1_1cvmx__ciu__cib__lmcx__rawx__s.html">cvmx_ciu_cib_lmcx_rawx_s</a>       <a class="code" href="unioncvmx__ciu__cib__lmcx__rawx.html#ac551b640354d2812740edb8fc1952884">cn70xxp1</a>;
<a name="l02443"></a>02443 };
<a name="l02444"></a><a class="code" href="cvmx-ciu-defs_8h.html#a1cb26f9e2d3f05527dc40d6e82fff61c">02444</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__cib__lmcx__rawx.html" title="cvmx_ciu_cib_lmc::_raw#">cvmx_ciu_cib_lmcx_rawx</a> <a class="code" href="unioncvmx__ciu__cib__lmcx__rawx.html" title="cvmx_ciu_cib_lmc::_raw#">cvmx_ciu_cib_lmcx_rawx_t</a>;
<a name="l02445"></a>02445 <span class="comment"></span>
<a name="l02446"></a>02446 <span class="comment">/**</span>
<a name="l02447"></a>02447 <span class="comment"> * cvmx_ciu_cib_ocla#_en#</span>
<a name="l02448"></a>02448 <span class="comment"> */</span>
<a name="l02449"></a><a class="code" href="unioncvmx__ciu__cib__oclax__enx.html">02449</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__cib__oclax__enx.html" title="cvmx_ciu_cib_ocla::_en#">cvmx_ciu_cib_oclax_enx</a> {
<a name="l02450"></a><a class="code" href="unioncvmx__ciu__cib__oclax__enx.html#a55267b1ec81549be851936ece52e3800">02450</a>     uint64_t <a class="code" href="unioncvmx__ciu__cib__oclax__enx.html#a55267b1ec81549be851936ece52e3800">u64</a>;
<a name="l02451"></a><a class="code" href="structcvmx__ciu__cib__oclax__enx_1_1cvmx__ciu__cib__oclax__enx__s.html">02451</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__cib__oclax__enx_1_1cvmx__ciu__cib__oclax__enx__s.html">cvmx_ciu_cib_oclax_enx_s</a> {
<a name="l02452"></a>02452 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02453"></a>02453 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__cib__oclax__enx_1_1cvmx__ciu__cib__oclax__enx__s.html#a9063ffe4da9949b53241a6ca57987104">reserved_15_63</a>               : 49;
<a name="l02454"></a>02454     uint64_t <a class="code" href="structcvmx__ciu__cib__oclax__enx_1_1cvmx__ciu__cib__oclax__enx__s.html#a4e22705be8cf4a7c62e7c34e2cd3806c">state_ddrfull</a>                : 1;  <span class="comment">/**&lt; Enable corresponding CIU_CIB_OCLA_RAW bit. */</span>
<a name="l02455"></a>02455     uint64_t <a class="code" href="structcvmx__ciu__cib__oclax__enx_1_1cvmx__ciu__cib__oclax__enx__s.html#ab36b79e0cb83b3c77ffa1d66289cb63c">state_wmark</a>                  : 1;  <span class="comment">/**&lt; Enable corresponding CIU_CIB_OCLA_RAW bit. */</span>
<a name="l02456"></a>02456     uint64_t <a class="code" href="structcvmx__ciu__cib__oclax__enx_1_1cvmx__ciu__cib__oclax__enx__s.html#ac72660f04e1f1c0982efa9e64dc059cc">state_overfull</a>               : 1;  <span class="comment">/**&lt; Enable corresponding CIU_CIB_OCLA_RAW bit. */</span>
<a name="l02457"></a>02457     uint64_t <a class="code" href="structcvmx__ciu__cib__oclax__enx_1_1cvmx__ciu__cib__oclax__enx__s.html#a651ab3f62f6d34fc435ae375c0e3f156">state_trigfull</a>               : 1;  <span class="comment">/**&lt; Enable corresponding CIU_CIB_OCLA_RAW bit. */</span>
<a name="l02458"></a>02458     uint64_t <a class="code" href="structcvmx__ciu__cib__oclax__enx_1_1cvmx__ciu__cib__oclax__enx__s.html#ae24106a851306a00d5d1d9beee107c26">state_captured</a>               : 1;  <span class="comment">/**&lt; Enable corresponding CIU_CIB_OCLA_RAW bit. */</span>
<a name="l02459"></a>02459     uint64_t <a class="code" href="structcvmx__ciu__cib__oclax__enx_1_1cvmx__ciu__cib__oclax__enx__s.html#aca6c83138ce8720a1df01c64f1980ec7">state_fsm1_int</a>               : 1;  <span class="comment">/**&lt; Enable corresponding CIU_CIB_OCLA_RAW bit. */</span>
<a name="l02460"></a>02460     uint64_t <a class="code" href="structcvmx__ciu__cib__oclax__enx_1_1cvmx__ciu__cib__oclax__enx__s.html#a251464f1c4c72f9bee61ea7e8cfb3929">state_fsm0_int</a>               : 1;  <span class="comment">/**&lt; Enable corresponding CIU_CIB_OCLA_RAW bit. */</span>
<a name="l02461"></a>02461     uint64_t <a class="code" href="structcvmx__ciu__cib__oclax__enx_1_1cvmx__ciu__cib__oclax__enx__s.html#a98043774c850d5c5b5bb7f3d9cfcd382">state_mcdx</a>                   : 3;  <span class="comment">/**&lt; Enable corresponding CIU_CIB_OCLA_RAW bit. */</span>
<a name="l02462"></a>02462     uint64_t <a class="code" href="structcvmx__ciu__cib__oclax__enx_1_1cvmx__ciu__cib__oclax__enx__s.html#a07ea45abf9f0d80cafa910540cf0cda1">state_trig</a>                   : 1;  <span class="comment">/**&lt; Enable corresponding CIU_CIB_OCLA_RAW bit. */</span>
<a name="l02463"></a>02463     uint64_t <a class="code" href="structcvmx__ciu__cib__oclax__enx_1_1cvmx__ciu__cib__oclax__enx__s.html#ab9f8909dc16a48172a274288fbe3d27f">state_ovflx</a>                  : 4;  <span class="comment">/**&lt; Enable corresponding CIU_CIB_OCLA_RAW bit. */</span>
<a name="l02464"></a>02464 <span class="preprocessor">#else</span>
<a name="l02465"></a><a class="code" href="structcvmx__ciu__cib__oclax__enx_1_1cvmx__ciu__cib__oclax__enx__s.html#ab9f8909dc16a48172a274288fbe3d27f">02465</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__cib__oclax__enx_1_1cvmx__ciu__cib__oclax__enx__s.html#ab9f8909dc16a48172a274288fbe3d27f">state_ovflx</a>                  : 4;
<a name="l02466"></a><a class="code" href="structcvmx__ciu__cib__oclax__enx_1_1cvmx__ciu__cib__oclax__enx__s.html#a07ea45abf9f0d80cafa910540cf0cda1">02466</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__oclax__enx_1_1cvmx__ciu__cib__oclax__enx__s.html#a07ea45abf9f0d80cafa910540cf0cda1">state_trig</a>                   : 1;
<a name="l02467"></a><a class="code" href="structcvmx__ciu__cib__oclax__enx_1_1cvmx__ciu__cib__oclax__enx__s.html#a98043774c850d5c5b5bb7f3d9cfcd382">02467</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__oclax__enx_1_1cvmx__ciu__cib__oclax__enx__s.html#a98043774c850d5c5b5bb7f3d9cfcd382">state_mcdx</a>                   : 3;
<a name="l02468"></a><a class="code" href="structcvmx__ciu__cib__oclax__enx_1_1cvmx__ciu__cib__oclax__enx__s.html#a251464f1c4c72f9bee61ea7e8cfb3929">02468</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__oclax__enx_1_1cvmx__ciu__cib__oclax__enx__s.html#a251464f1c4c72f9bee61ea7e8cfb3929">state_fsm0_int</a>               : 1;
<a name="l02469"></a><a class="code" href="structcvmx__ciu__cib__oclax__enx_1_1cvmx__ciu__cib__oclax__enx__s.html#aca6c83138ce8720a1df01c64f1980ec7">02469</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__oclax__enx_1_1cvmx__ciu__cib__oclax__enx__s.html#aca6c83138ce8720a1df01c64f1980ec7">state_fsm1_int</a>               : 1;
<a name="l02470"></a><a class="code" href="structcvmx__ciu__cib__oclax__enx_1_1cvmx__ciu__cib__oclax__enx__s.html#ae24106a851306a00d5d1d9beee107c26">02470</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__oclax__enx_1_1cvmx__ciu__cib__oclax__enx__s.html#ae24106a851306a00d5d1d9beee107c26">state_captured</a>               : 1;
<a name="l02471"></a><a class="code" href="structcvmx__ciu__cib__oclax__enx_1_1cvmx__ciu__cib__oclax__enx__s.html#a651ab3f62f6d34fc435ae375c0e3f156">02471</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__oclax__enx_1_1cvmx__ciu__cib__oclax__enx__s.html#a651ab3f62f6d34fc435ae375c0e3f156">state_trigfull</a>               : 1;
<a name="l02472"></a><a class="code" href="structcvmx__ciu__cib__oclax__enx_1_1cvmx__ciu__cib__oclax__enx__s.html#ac72660f04e1f1c0982efa9e64dc059cc">02472</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__oclax__enx_1_1cvmx__ciu__cib__oclax__enx__s.html#ac72660f04e1f1c0982efa9e64dc059cc">state_overfull</a>               : 1;
<a name="l02473"></a><a class="code" href="structcvmx__ciu__cib__oclax__enx_1_1cvmx__ciu__cib__oclax__enx__s.html#ab36b79e0cb83b3c77ffa1d66289cb63c">02473</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__oclax__enx_1_1cvmx__ciu__cib__oclax__enx__s.html#ab36b79e0cb83b3c77ffa1d66289cb63c">state_wmark</a>                  : 1;
<a name="l02474"></a><a class="code" href="structcvmx__ciu__cib__oclax__enx_1_1cvmx__ciu__cib__oclax__enx__s.html#a4e22705be8cf4a7c62e7c34e2cd3806c">02474</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__oclax__enx_1_1cvmx__ciu__cib__oclax__enx__s.html#a4e22705be8cf4a7c62e7c34e2cd3806c">state_ddrfull</a>                : 1;
<a name="l02475"></a><a class="code" href="structcvmx__ciu__cib__oclax__enx_1_1cvmx__ciu__cib__oclax__enx__s.html#a9063ffe4da9949b53241a6ca57987104">02475</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__oclax__enx_1_1cvmx__ciu__cib__oclax__enx__s.html#a9063ffe4da9949b53241a6ca57987104">reserved_15_63</a>               : 49;
<a name="l02476"></a>02476 <span class="preprocessor">#endif</span>
<a name="l02477"></a>02477 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__cib__oclax__enx.html#ae23f96d24f44cac1813e07cfee30a954">s</a>;
<a name="l02478"></a><a class="code" href="unioncvmx__ciu__cib__oclax__enx.html#ad6151df594633e4e47e741ae510e940a">02478</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__cib__oclax__enx_1_1cvmx__ciu__cib__oclax__enx__s.html">cvmx_ciu_cib_oclax_enx_s</a>       <a class="code" href="unioncvmx__ciu__cib__oclax__enx.html#ad6151df594633e4e47e741ae510e940a">cn70xx</a>;
<a name="l02479"></a><a class="code" href="unioncvmx__ciu__cib__oclax__enx.html#a92ab3efe039c57fe8feca94db2879624">02479</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__cib__oclax__enx_1_1cvmx__ciu__cib__oclax__enx__s.html">cvmx_ciu_cib_oclax_enx_s</a>       <a class="code" href="unioncvmx__ciu__cib__oclax__enx.html#a92ab3efe039c57fe8feca94db2879624">cn70xxp1</a>;
<a name="l02480"></a>02480 };
<a name="l02481"></a><a class="code" href="cvmx-ciu-defs_8h.html#a7e6411ba2d87c539bda818daef282958">02481</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__cib__oclax__enx.html" title="cvmx_ciu_cib_ocla::_en#">cvmx_ciu_cib_oclax_enx</a> <a class="code" href="unioncvmx__ciu__cib__oclax__enx.html" title="cvmx_ciu_cib_ocla::_en#">cvmx_ciu_cib_oclax_enx_t</a>;
<a name="l02482"></a>02482 <span class="comment"></span>
<a name="l02483"></a>02483 <span class="comment">/**</span>
<a name="l02484"></a>02484 <span class="comment"> * cvmx_ciu_cib_ocla#_raw#</span>
<a name="l02485"></a>02485 <span class="comment"> */</span>
<a name="l02486"></a><a class="code" href="unioncvmx__ciu__cib__oclax__rawx.html">02486</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__cib__oclax__rawx.html" title="cvmx_ciu_cib_ocla::_raw#">cvmx_ciu_cib_oclax_rawx</a> {
<a name="l02487"></a><a class="code" href="unioncvmx__ciu__cib__oclax__rawx.html#a88a2a696fe6d30208a8d6c8f11c7e347">02487</a>     uint64_t <a class="code" href="unioncvmx__ciu__cib__oclax__rawx.html#a88a2a696fe6d30208a8d6c8f11c7e347">u64</a>;
<a name="l02488"></a><a class="code" href="structcvmx__ciu__cib__oclax__rawx_1_1cvmx__ciu__cib__oclax__rawx__s.html">02488</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__cib__oclax__rawx_1_1cvmx__ciu__cib__oclax__rawx__s.html">cvmx_ciu_cib_oclax_rawx_s</a> {
<a name="l02489"></a>02489 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02490"></a>02490 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__cib__oclax__rawx_1_1cvmx__ciu__cib__oclax__rawx__s.html#a2020d774b99d5339c3e2f689a30e64f9">reserved_15_63</a>               : 49;
<a name="l02491"></a>02491     uint64_t <a class="code" href="structcvmx__ciu__cib__oclax__rawx_1_1cvmx__ciu__cib__oclax__rawx__s.html#ae61e8d2b74d588aa92c59d9933d759e2">state_ddrfull</a>                : 1;  <span class="comment">/**&lt; Set when OCLA0_STATE_INT[DDRFULL] set. Edge-sensitive interrupt, so software should clear</span>
<a name="l02492"></a>02492 <span class="comment">                                                         [STATE_DDRFULL] before clearing OCLA0_STATE_INT[DDRFULL]. */</span>
<a name="l02493"></a>02493     uint64_t <a class="code" href="structcvmx__ciu__cib__oclax__rawx_1_1cvmx__ciu__cib__oclax__rawx__s.html#a3c0ce11f8d3e9178f62a49b8c0e110bf">state_wmark</a>                  : 1;  <span class="comment">/**&lt; Set when OCLA0_STATE_INT[WMARK] set. Edge-sensitive interrupt, so software should clear</span>
<a name="l02494"></a>02494 <span class="comment">                                                         [STATE_WMARK] before clearing OCLA0_STATE_INT[WMARK]. */</span>
<a name="l02495"></a>02495     uint64_t <a class="code" href="structcvmx__ciu__cib__oclax__rawx_1_1cvmx__ciu__cib__oclax__rawx__s.html#a40a310e53841f78aca03769d21b54e14">state_overfull</a>               : 1;  <span class="comment">/**&lt; Set when OCLA0_STATE_INT[OVERFULL] set. Edge-sensitive interrupt, so software should clear</span>
<a name="l02496"></a>02496 <span class="comment">                                                         [STATE_OVERFULL] before clearing OCLA0_STATE_INT[OVERFULL]. */</span>
<a name="l02497"></a>02497     uint64_t <a class="code" href="structcvmx__ciu__cib__oclax__rawx_1_1cvmx__ciu__cib__oclax__rawx__s.html#a4057cfb93c4dc2f545a842ac6d1055d6">state_trigfull</a>               : 1;  <span class="comment">/**&lt; Set when OCLA0_STATE_INT[TRIGFULL] set. Edge-sensitive interrupt, so software should clear</span>
<a name="l02498"></a>02498 <span class="comment">                                                         [STATE_TRIGFULL] before clearing OCLA0_STATE_INT[TRIGFULL]. */</span>
<a name="l02499"></a>02499     uint64_t <a class="code" href="structcvmx__ciu__cib__oclax__rawx_1_1cvmx__ciu__cib__oclax__rawx__s.html#a21be684f10a9384bd0dc499516d4cf76">state_captured</a>               : 1;  <span class="comment">/**&lt; Set when OCLA0_STATE_INT[CAPTURED] set. Edge-sensitive interrupt, so software should clear</span>
<a name="l02500"></a>02500 <span class="comment">                                                         [STATE_CAPTURED] before clearing OCLA0_STATE_INT[CAPTURED]. */</span>
<a name="l02501"></a>02501     uint64_t <a class="code" href="structcvmx__ciu__cib__oclax__rawx_1_1cvmx__ciu__cib__oclax__rawx__s.html#a1a86bd10869f903e866f0af5e2dd7d9c">state_fsm1_int</a>               : 1;  <span class="comment">/**&lt; Set when OCLA0_STATE_INT[FSM1_INT] set. Edge-sensitive interrupt, so software should clear</span>
<a name="l02502"></a>02502 <span class="comment">                                                         [STATE_FSM1_INT] before clearing OCLA0_STATE_INT[FSM1_INT]. */</span>
<a name="l02503"></a>02503     uint64_t <a class="code" href="structcvmx__ciu__cib__oclax__rawx_1_1cvmx__ciu__cib__oclax__rawx__s.html#a8f648281e67e5bf4c9e2d346535d850d">state_fsm0_int</a>               : 1;  <span class="comment">/**&lt; Set when OCLA0_STATE_INT[FSM0_INT] set. Edge-sensitive interrupt, so software should clear</span>
<a name="l02504"></a>02504 <span class="comment">                                                         [STATE_FSM0_INT] before clearing OCLA0_STATE_INT[FSM0_INT]. */</span>
<a name="l02505"></a>02505     uint64_t <a class="code" href="structcvmx__ciu__cib__oclax__rawx_1_1cvmx__ciu__cib__oclax__rawx__s.html#aefe4efc6f926b651a49448603d7d88d0">state_mcdx</a>                   : 3;  <span class="comment">/**&lt; Set when OCLA0_STATE_INT[MCD&lt;b&gt;] set. Edge-sensitive interrupts, so software should clear</span>
<a name="l02506"></a>02506 <span class="comment">                                                         [STATE_MCDX&lt;b&gt;] before clearing OCLA0_STATE_INT[MCD&lt;b&gt;]. */</span>
<a name="l02507"></a>02507     uint64_t <a class="code" href="structcvmx__ciu__cib__oclax__rawx_1_1cvmx__ciu__cib__oclax__rawx__s.html#a2099612c301bb4a1185e54fca9f883db">state_trig</a>                   : 1;  <span class="comment">/**&lt; Set when OCLA0_STATE_INT[TRIG] set. Edge-sensitive interrupt, so software should clear</span>
<a name="l02508"></a>02508 <span class="comment">                                                         [STATE_TRIG] before clearing OCLA0_STATE_INT[TRIG]. */</span>
<a name="l02509"></a>02509     uint64_t <a class="code" href="structcvmx__ciu__cib__oclax__rawx_1_1cvmx__ciu__cib__oclax__rawx__s.html#af95f420dd4d6fe89adf67d089b15f34a">state_ovflx</a>                  : 4;  <span class="comment">/**&lt; Set when OCLA0_STATE_INT[OVFL&lt;b&gt;] set. Edge-sensitive interrupts, so software should clear</span>
<a name="l02510"></a>02510 <span class="comment">                                                         [STATE_OVFLX&lt;b&gt;] before clearing OCLA0_STATE_INT[OVFL&lt;b&gt;]. */</span>
<a name="l02511"></a>02511 <span class="preprocessor">#else</span>
<a name="l02512"></a><a class="code" href="structcvmx__ciu__cib__oclax__rawx_1_1cvmx__ciu__cib__oclax__rawx__s.html#af95f420dd4d6fe89adf67d089b15f34a">02512</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__cib__oclax__rawx_1_1cvmx__ciu__cib__oclax__rawx__s.html#af95f420dd4d6fe89adf67d089b15f34a">state_ovflx</a>                  : 4;
<a name="l02513"></a><a class="code" href="structcvmx__ciu__cib__oclax__rawx_1_1cvmx__ciu__cib__oclax__rawx__s.html#a2099612c301bb4a1185e54fca9f883db">02513</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__oclax__rawx_1_1cvmx__ciu__cib__oclax__rawx__s.html#a2099612c301bb4a1185e54fca9f883db">state_trig</a>                   : 1;
<a name="l02514"></a><a class="code" href="structcvmx__ciu__cib__oclax__rawx_1_1cvmx__ciu__cib__oclax__rawx__s.html#aefe4efc6f926b651a49448603d7d88d0">02514</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__oclax__rawx_1_1cvmx__ciu__cib__oclax__rawx__s.html#aefe4efc6f926b651a49448603d7d88d0">state_mcdx</a>                   : 3;
<a name="l02515"></a><a class="code" href="structcvmx__ciu__cib__oclax__rawx_1_1cvmx__ciu__cib__oclax__rawx__s.html#a8f648281e67e5bf4c9e2d346535d850d">02515</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__oclax__rawx_1_1cvmx__ciu__cib__oclax__rawx__s.html#a8f648281e67e5bf4c9e2d346535d850d">state_fsm0_int</a>               : 1;
<a name="l02516"></a><a class="code" href="structcvmx__ciu__cib__oclax__rawx_1_1cvmx__ciu__cib__oclax__rawx__s.html#a1a86bd10869f903e866f0af5e2dd7d9c">02516</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__oclax__rawx_1_1cvmx__ciu__cib__oclax__rawx__s.html#a1a86bd10869f903e866f0af5e2dd7d9c">state_fsm1_int</a>               : 1;
<a name="l02517"></a><a class="code" href="structcvmx__ciu__cib__oclax__rawx_1_1cvmx__ciu__cib__oclax__rawx__s.html#a21be684f10a9384bd0dc499516d4cf76">02517</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__oclax__rawx_1_1cvmx__ciu__cib__oclax__rawx__s.html#a21be684f10a9384bd0dc499516d4cf76">state_captured</a>               : 1;
<a name="l02518"></a><a class="code" href="structcvmx__ciu__cib__oclax__rawx_1_1cvmx__ciu__cib__oclax__rawx__s.html#a4057cfb93c4dc2f545a842ac6d1055d6">02518</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__oclax__rawx_1_1cvmx__ciu__cib__oclax__rawx__s.html#a4057cfb93c4dc2f545a842ac6d1055d6">state_trigfull</a>               : 1;
<a name="l02519"></a><a class="code" href="structcvmx__ciu__cib__oclax__rawx_1_1cvmx__ciu__cib__oclax__rawx__s.html#a40a310e53841f78aca03769d21b54e14">02519</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__oclax__rawx_1_1cvmx__ciu__cib__oclax__rawx__s.html#a40a310e53841f78aca03769d21b54e14">state_overfull</a>               : 1;
<a name="l02520"></a><a class="code" href="structcvmx__ciu__cib__oclax__rawx_1_1cvmx__ciu__cib__oclax__rawx__s.html#a3c0ce11f8d3e9178f62a49b8c0e110bf">02520</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__oclax__rawx_1_1cvmx__ciu__cib__oclax__rawx__s.html#a3c0ce11f8d3e9178f62a49b8c0e110bf">state_wmark</a>                  : 1;
<a name="l02521"></a><a class="code" href="structcvmx__ciu__cib__oclax__rawx_1_1cvmx__ciu__cib__oclax__rawx__s.html#ae61e8d2b74d588aa92c59d9933d759e2">02521</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__oclax__rawx_1_1cvmx__ciu__cib__oclax__rawx__s.html#ae61e8d2b74d588aa92c59d9933d759e2">state_ddrfull</a>                : 1;
<a name="l02522"></a><a class="code" href="structcvmx__ciu__cib__oclax__rawx_1_1cvmx__ciu__cib__oclax__rawx__s.html#a2020d774b99d5339c3e2f689a30e64f9">02522</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__oclax__rawx_1_1cvmx__ciu__cib__oclax__rawx__s.html#a2020d774b99d5339c3e2f689a30e64f9">reserved_15_63</a>               : 49;
<a name="l02523"></a>02523 <span class="preprocessor">#endif</span>
<a name="l02524"></a>02524 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__cib__oclax__rawx.html#a1a66d1873d11dae330ca5895a1ebf69e">s</a>;
<a name="l02525"></a><a class="code" href="unioncvmx__ciu__cib__oclax__rawx.html#a202b5287c38a2364ecedaf79d5189a24">02525</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__cib__oclax__rawx_1_1cvmx__ciu__cib__oclax__rawx__s.html">cvmx_ciu_cib_oclax_rawx_s</a>      <a class="code" href="unioncvmx__ciu__cib__oclax__rawx.html#a202b5287c38a2364ecedaf79d5189a24">cn70xx</a>;
<a name="l02526"></a><a class="code" href="unioncvmx__ciu__cib__oclax__rawx.html#a4e194a2853dd85bd2efad84730d5db7e">02526</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__cib__oclax__rawx_1_1cvmx__ciu__cib__oclax__rawx__s.html">cvmx_ciu_cib_oclax_rawx_s</a>      <a class="code" href="unioncvmx__ciu__cib__oclax__rawx.html#a4e194a2853dd85bd2efad84730d5db7e">cn70xxp1</a>;
<a name="l02527"></a>02527 };
<a name="l02528"></a><a class="code" href="cvmx-ciu-defs_8h.html#ae553f5cd125cb54aad781058fbfc7543">02528</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__cib__oclax__rawx.html" title="cvmx_ciu_cib_ocla::_raw#">cvmx_ciu_cib_oclax_rawx</a> <a class="code" href="unioncvmx__ciu__cib__oclax__rawx.html" title="cvmx_ciu_cib_ocla::_raw#">cvmx_ciu_cib_oclax_rawx_t</a>;
<a name="l02529"></a>02529 <span class="comment"></span>
<a name="l02530"></a>02530 <span class="comment">/**</span>
<a name="l02531"></a>02531 <span class="comment"> * cvmx_ciu_cib_rst_en#</span>
<a name="l02532"></a>02532 <span class="comment"> */</span>
<a name="l02533"></a><a class="code" href="unioncvmx__ciu__cib__rst__enx.html">02533</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__cib__rst__enx.html" title="cvmx_ciu_cib_rst_en#">cvmx_ciu_cib_rst_enx</a> {
<a name="l02534"></a><a class="code" href="unioncvmx__ciu__cib__rst__enx.html#a280463d47d8c939c1038b0f5478b6f16">02534</a>     uint64_t <a class="code" href="unioncvmx__ciu__cib__rst__enx.html#a280463d47d8c939c1038b0f5478b6f16">u64</a>;
<a name="l02535"></a><a class="code" href="structcvmx__ciu__cib__rst__enx_1_1cvmx__ciu__cib__rst__enx__s.html">02535</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__cib__rst__enx_1_1cvmx__ciu__cib__rst__enx__s.html">cvmx_ciu_cib_rst_enx_s</a> {
<a name="l02536"></a>02536 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02537"></a>02537 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__cib__rst__enx_1_1cvmx__ciu__cib__rst__enx__s.html#a0a0ec0dff291f9c495e4ba0e978c8873">reserved_6_63</a>                : 58;
<a name="l02538"></a>02538     uint64_t <a class="code" href="structcvmx__ciu__cib__rst__enx_1_1cvmx__ciu__cib__rst__enx__s.html#a264d326cb882553527fb7f626eea6b75">int_perstx</a>                   : 3;  <span class="comment">/**&lt; Enable corresponding CIU_CIB_RST_RAW bit. */</span>
<a name="l02539"></a>02539     uint64_t <a class="code" href="structcvmx__ciu__cib__rst__enx_1_1cvmx__ciu__cib__rst__enx__s.html#a88fa6a5bdd74070de006282360645390">int_linkx</a>                    : 3;  <span class="comment">/**&lt; Enable corresponding CIU_CIB_RST_RAW bit. */</span>
<a name="l02540"></a>02540 <span class="preprocessor">#else</span>
<a name="l02541"></a><a class="code" href="structcvmx__ciu__cib__rst__enx_1_1cvmx__ciu__cib__rst__enx__s.html#a88fa6a5bdd74070de006282360645390">02541</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__cib__rst__enx_1_1cvmx__ciu__cib__rst__enx__s.html#a88fa6a5bdd74070de006282360645390">int_linkx</a>                    : 3;
<a name="l02542"></a><a class="code" href="structcvmx__ciu__cib__rst__enx_1_1cvmx__ciu__cib__rst__enx__s.html#a264d326cb882553527fb7f626eea6b75">02542</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__rst__enx_1_1cvmx__ciu__cib__rst__enx__s.html#a264d326cb882553527fb7f626eea6b75">int_perstx</a>                   : 3;
<a name="l02543"></a><a class="code" href="structcvmx__ciu__cib__rst__enx_1_1cvmx__ciu__cib__rst__enx__s.html#a0a0ec0dff291f9c495e4ba0e978c8873">02543</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__rst__enx_1_1cvmx__ciu__cib__rst__enx__s.html#a0a0ec0dff291f9c495e4ba0e978c8873">reserved_6_63</a>                : 58;
<a name="l02544"></a>02544 <span class="preprocessor">#endif</span>
<a name="l02545"></a>02545 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__cib__rst__enx.html#a7513d66e8f76d9e72481cd81060a11a1">s</a>;
<a name="l02546"></a><a class="code" href="unioncvmx__ciu__cib__rst__enx.html#a9ae4904b76dac6316d0fd6ffa7423759">02546</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__cib__rst__enx_1_1cvmx__ciu__cib__rst__enx__s.html">cvmx_ciu_cib_rst_enx_s</a>         <a class="code" href="unioncvmx__ciu__cib__rst__enx.html#a9ae4904b76dac6316d0fd6ffa7423759">cn70xx</a>;
<a name="l02547"></a><a class="code" href="unioncvmx__ciu__cib__rst__enx.html#a368b319ee17aba26bc7b73b8e1e359fc">02547</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__cib__rst__enx_1_1cvmx__ciu__cib__rst__enx__s.html">cvmx_ciu_cib_rst_enx_s</a>         <a class="code" href="unioncvmx__ciu__cib__rst__enx.html#a368b319ee17aba26bc7b73b8e1e359fc">cn70xxp1</a>;
<a name="l02548"></a>02548 };
<a name="l02549"></a><a class="code" href="cvmx-ciu-defs_8h.html#a5a95a32bbe537f11ab38e0a7af955e45">02549</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__cib__rst__enx.html" title="cvmx_ciu_cib_rst_en#">cvmx_ciu_cib_rst_enx</a> <a class="code" href="unioncvmx__ciu__cib__rst__enx.html" title="cvmx_ciu_cib_rst_en#">cvmx_ciu_cib_rst_enx_t</a>;
<a name="l02550"></a>02550 <span class="comment"></span>
<a name="l02551"></a>02551 <span class="comment">/**</span>
<a name="l02552"></a>02552 <span class="comment"> * cvmx_ciu_cib_rst_raw#</span>
<a name="l02553"></a>02553 <span class="comment"> */</span>
<a name="l02554"></a><a class="code" href="unioncvmx__ciu__cib__rst__rawx.html">02554</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__cib__rst__rawx.html" title="cvmx_ciu_cib_rst_raw#">cvmx_ciu_cib_rst_rawx</a> {
<a name="l02555"></a><a class="code" href="unioncvmx__ciu__cib__rst__rawx.html#ac503e870f350e959b39b44a2cde5dd90">02555</a>     uint64_t <a class="code" href="unioncvmx__ciu__cib__rst__rawx.html#ac503e870f350e959b39b44a2cde5dd90">u64</a>;
<a name="l02556"></a><a class="code" href="structcvmx__ciu__cib__rst__rawx_1_1cvmx__ciu__cib__rst__rawx__s.html">02556</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__cib__rst__rawx_1_1cvmx__ciu__cib__rst__rawx__s.html">cvmx_ciu_cib_rst_rawx_s</a> {
<a name="l02557"></a>02557 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02558"></a>02558 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__cib__rst__rawx_1_1cvmx__ciu__cib__rst__rawx__s.html#a973740b89e90b2dd805642e701bb33fe">reserved_6_63</a>                : 58;
<a name="l02559"></a>02559     uint64_t <a class="code" href="structcvmx__ciu__cib__rst__rawx_1_1cvmx__ciu__cib__rst__rawx__s.html#a2141e5f60a6801194398bd8fe37a2b71">int_perstx</a>                   : 3;  <span class="comment">/**&lt; Set when RST_INT[PERST&lt;a&gt;] set. Edge-sensitive interrupts, so software should clear</span>
<a name="l02560"></a>02560 <span class="comment">                                                         [INT_PERSTX&lt;a&gt;] before clearing RST_INT[PERST&lt;a&gt;]. */</span>
<a name="l02561"></a>02561     uint64_t <a class="code" href="structcvmx__ciu__cib__rst__rawx_1_1cvmx__ciu__cib__rst__rawx__s.html#a9563547bf8a9c18eafb2a6922ddb77e8">int_linkx</a>                    : 3;  <span class="comment">/**&lt; Set when RST_INT[RST_LINK&lt;a&gt;] set. Edge-sensitive interrupts, so software should clear</span>
<a name="l02562"></a>02562 <span class="comment">                                                         [INT_LINKX&lt;a&gt;] before clearing RST_INT[RST_LINK&lt;a&gt;]. */</span>
<a name="l02563"></a>02563 <span class="preprocessor">#else</span>
<a name="l02564"></a><a class="code" href="structcvmx__ciu__cib__rst__rawx_1_1cvmx__ciu__cib__rst__rawx__s.html#a9563547bf8a9c18eafb2a6922ddb77e8">02564</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__cib__rst__rawx_1_1cvmx__ciu__cib__rst__rawx__s.html#a9563547bf8a9c18eafb2a6922ddb77e8">int_linkx</a>                    : 3;
<a name="l02565"></a><a class="code" href="structcvmx__ciu__cib__rst__rawx_1_1cvmx__ciu__cib__rst__rawx__s.html#a2141e5f60a6801194398bd8fe37a2b71">02565</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__rst__rawx_1_1cvmx__ciu__cib__rst__rawx__s.html#a2141e5f60a6801194398bd8fe37a2b71">int_perstx</a>                   : 3;
<a name="l02566"></a><a class="code" href="structcvmx__ciu__cib__rst__rawx_1_1cvmx__ciu__cib__rst__rawx__s.html#a973740b89e90b2dd805642e701bb33fe">02566</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__rst__rawx_1_1cvmx__ciu__cib__rst__rawx__s.html#a973740b89e90b2dd805642e701bb33fe">reserved_6_63</a>                : 58;
<a name="l02567"></a>02567 <span class="preprocessor">#endif</span>
<a name="l02568"></a>02568 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__cib__rst__rawx.html#a724ce2c7af4b91ef3fa7320af070aef2">s</a>;
<a name="l02569"></a><a class="code" href="unioncvmx__ciu__cib__rst__rawx.html#a26f865918a268f45183cf9d38453d766">02569</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__cib__rst__rawx_1_1cvmx__ciu__cib__rst__rawx__s.html">cvmx_ciu_cib_rst_rawx_s</a>        <a class="code" href="unioncvmx__ciu__cib__rst__rawx.html#a26f865918a268f45183cf9d38453d766">cn70xx</a>;
<a name="l02570"></a><a class="code" href="unioncvmx__ciu__cib__rst__rawx.html#a8462e21fe14b629933642e139be1fae2">02570</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__cib__rst__rawx_1_1cvmx__ciu__cib__rst__rawx__s.html">cvmx_ciu_cib_rst_rawx_s</a>        <a class="code" href="unioncvmx__ciu__cib__rst__rawx.html#a8462e21fe14b629933642e139be1fae2">cn70xxp1</a>;
<a name="l02571"></a>02571 };
<a name="l02572"></a><a class="code" href="cvmx-ciu-defs_8h.html#ac9768998e9709fba2932e190d9e47190">02572</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__cib__rst__rawx.html" title="cvmx_ciu_cib_rst_raw#">cvmx_ciu_cib_rst_rawx</a> <a class="code" href="unioncvmx__ciu__cib__rst__rawx.html" title="cvmx_ciu_cib_rst_raw#">cvmx_ciu_cib_rst_rawx_t</a>;
<a name="l02573"></a>02573 <span class="comment"></span>
<a name="l02574"></a>02574 <span class="comment">/**</span>
<a name="l02575"></a>02575 <span class="comment"> * cvmx_ciu_cib_sata_en#</span>
<a name="l02576"></a>02576 <span class="comment"> */</span>
<a name="l02577"></a><a class="code" href="unioncvmx__ciu__cib__sata__enx.html">02577</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__cib__sata__enx.html" title="cvmx_ciu_cib_sata_en#">cvmx_ciu_cib_sata_enx</a> {
<a name="l02578"></a><a class="code" href="unioncvmx__ciu__cib__sata__enx.html#a43e84258a6c602ee6bd1105c9f0f13d3">02578</a>     uint64_t <a class="code" href="unioncvmx__ciu__cib__sata__enx.html#a43e84258a6c602ee6bd1105c9f0f13d3">u64</a>;
<a name="l02579"></a><a class="code" href="structcvmx__ciu__cib__sata__enx_1_1cvmx__ciu__cib__sata__enx__s.html">02579</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__cib__sata__enx_1_1cvmx__ciu__cib__sata__enx__s.html">cvmx_ciu_cib_sata_enx_s</a> {
<a name="l02580"></a>02580 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02581"></a>02581 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__cib__sata__enx_1_1cvmx__ciu__cib__sata__enx__s.html#a3373734e4e056e78456d6fcef2c43ba8">reserved_4_63</a>                : 60;
<a name="l02582"></a>02582     uint64_t <a class="code" href="structcvmx__ciu__cib__sata__enx_1_1cvmx__ciu__cib__sata__enx__s.html#a5733eed998aae9aa5e8717caf29cc3a0">uahc_pme_req_ip</a>              : 1;  <span class="comment">/**&lt; Enable corresponding CIU_CIB_SATA_RAW bit. */</span>
<a name="l02583"></a>02583     uint64_t <a class="code" href="structcvmx__ciu__cib__sata__enx_1_1cvmx__ciu__cib__sata__enx__s.html#af880341e912ab3e9fefc9f9bcbc9ca20">uahc_intrq_ip</a>                : 1;  <span class="comment">/**&lt; Enable corresponding CIU_CIB_SATA_RAW bit. */</span>
<a name="l02584"></a>02584     uint64_t <a class="code" href="structcvmx__ciu__cib__sata__enx_1_1cvmx__ciu__cib__sata__enx__s.html#a821fa70905d88450f20c70e2f348236a">intstat_xm_bad_dma</a>           : 1;  <span class="comment">/**&lt; Enable corresponding CIU_CIB_SATA_RAW bit. */</span>
<a name="l02585"></a>02585     uint64_t <a class="code" href="structcvmx__ciu__cib__sata__enx_1_1cvmx__ciu__cib__sata__enx__s.html#a57025345aa3350aa5789a06d5e3a635d">intstat_xs_ncb_oob</a>           : 1;  <span class="comment">/**&lt; Enable corresponding CIU_CIB_SATA_RAW bit. */</span>
<a name="l02586"></a>02586 <span class="preprocessor">#else</span>
<a name="l02587"></a><a class="code" href="structcvmx__ciu__cib__sata__enx_1_1cvmx__ciu__cib__sata__enx__s.html#a57025345aa3350aa5789a06d5e3a635d">02587</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__cib__sata__enx_1_1cvmx__ciu__cib__sata__enx__s.html#a57025345aa3350aa5789a06d5e3a635d">intstat_xs_ncb_oob</a>           : 1;
<a name="l02588"></a><a class="code" href="structcvmx__ciu__cib__sata__enx_1_1cvmx__ciu__cib__sata__enx__s.html#a821fa70905d88450f20c70e2f348236a">02588</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__sata__enx_1_1cvmx__ciu__cib__sata__enx__s.html#a821fa70905d88450f20c70e2f348236a">intstat_xm_bad_dma</a>           : 1;
<a name="l02589"></a><a class="code" href="structcvmx__ciu__cib__sata__enx_1_1cvmx__ciu__cib__sata__enx__s.html#af880341e912ab3e9fefc9f9bcbc9ca20">02589</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__sata__enx_1_1cvmx__ciu__cib__sata__enx__s.html#af880341e912ab3e9fefc9f9bcbc9ca20">uahc_intrq_ip</a>                : 1;
<a name="l02590"></a><a class="code" href="structcvmx__ciu__cib__sata__enx_1_1cvmx__ciu__cib__sata__enx__s.html#a5733eed998aae9aa5e8717caf29cc3a0">02590</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__sata__enx_1_1cvmx__ciu__cib__sata__enx__s.html#a5733eed998aae9aa5e8717caf29cc3a0">uahc_pme_req_ip</a>              : 1;
<a name="l02591"></a><a class="code" href="structcvmx__ciu__cib__sata__enx_1_1cvmx__ciu__cib__sata__enx__s.html#a3373734e4e056e78456d6fcef2c43ba8">02591</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__sata__enx_1_1cvmx__ciu__cib__sata__enx__s.html#a3373734e4e056e78456d6fcef2c43ba8">reserved_4_63</a>                : 60;
<a name="l02592"></a>02592 <span class="preprocessor">#endif</span>
<a name="l02593"></a>02593 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__cib__sata__enx.html#a6688a866448daf91eae0074906a630fa">s</a>;
<a name="l02594"></a><a class="code" href="unioncvmx__ciu__cib__sata__enx.html#a2f2ac290d6f64c8d5d131846fe68c93e">02594</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__cib__sata__enx_1_1cvmx__ciu__cib__sata__enx__s.html">cvmx_ciu_cib_sata_enx_s</a>        <a class="code" href="unioncvmx__ciu__cib__sata__enx.html#a2f2ac290d6f64c8d5d131846fe68c93e">cn70xx</a>;
<a name="l02595"></a><a class="code" href="unioncvmx__ciu__cib__sata__enx.html#ac847fa4d2c54b9e89d57a29eb2bd961b">02595</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__cib__sata__enx_1_1cvmx__ciu__cib__sata__enx__s.html">cvmx_ciu_cib_sata_enx_s</a>        <a class="code" href="unioncvmx__ciu__cib__sata__enx.html#ac847fa4d2c54b9e89d57a29eb2bd961b">cn70xxp1</a>;
<a name="l02596"></a>02596 };
<a name="l02597"></a><a class="code" href="cvmx-ciu-defs_8h.html#ab9b8287596357b7e57d65da54e76e3da">02597</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__cib__sata__enx.html" title="cvmx_ciu_cib_sata_en#">cvmx_ciu_cib_sata_enx</a> <a class="code" href="unioncvmx__ciu__cib__sata__enx.html" title="cvmx_ciu_cib_sata_en#">cvmx_ciu_cib_sata_enx_t</a>;
<a name="l02598"></a>02598 <span class="comment"></span>
<a name="l02599"></a>02599 <span class="comment">/**</span>
<a name="l02600"></a>02600 <span class="comment"> * cvmx_ciu_cib_sata_raw#</span>
<a name="l02601"></a>02601 <span class="comment"> */</span>
<a name="l02602"></a><a class="code" href="unioncvmx__ciu__cib__sata__rawx.html">02602</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__cib__sata__rawx.html" title="cvmx_ciu_cib_sata_raw#">cvmx_ciu_cib_sata_rawx</a> {
<a name="l02603"></a><a class="code" href="unioncvmx__ciu__cib__sata__rawx.html#a6c8c4d730d6be532b4731e5a9bbc733e">02603</a>     uint64_t <a class="code" href="unioncvmx__ciu__cib__sata__rawx.html#a6c8c4d730d6be532b4731e5a9bbc733e">u64</a>;
<a name="l02604"></a><a class="code" href="structcvmx__ciu__cib__sata__rawx_1_1cvmx__ciu__cib__sata__rawx__s.html">02604</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__cib__sata__rawx_1_1cvmx__ciu__cib__sata__rawx__s.html">cvmx_ciu_cib_sata_rawx_s</a> {
<a name="l02605"></a>02605 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02606"></a>02606 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__cib__sata__rawx_1_1cvmx__ciu__cib__sata__rawx__s.html#af299e692d0483ac87d689fd4b8b33b5d">reserved_4_63</a>                : 60;
<a name="l02607"></a>02607     uint64_t <a class="code" href="structcvmx__ciu__cib__sata__rawx_1_1cvmx__ciu__cib__sata__rawx__s.html#a37e9a58fd2b5d726ba0093b4a2c71937">uahc_pme_req_ip</a>              : 1;  <span class="comment">/**&lt; Summary for chip-internal level-sensitive interrupt that is asserted any of</span>
<a name="l02608"></a>02608 <span class="comment">                                                         SATA_UAHC_P_IS[CPDS,DMPS,PCS] are set, and also asserts when both SATA_UAHC_P_IS[SDBS] and</span>
<a name="l02609"></a>02609 <span class="comment">                                                         SATA_UAHC_PX_SNTF[PMN] are set.</span>
<a name="l02610"></a>02610 <span class="comment">                                                         Hardware sets [UAHC_PME_REQ_IP] sometime after the underlying interrupt condition changes</span>
<a name="l02611"></a>02611 <span class="comment">                                                         from de-asserting to asserting, and clears [UAHC_PME_REQ_IP] sometime after the underlying</span>
<a name="l02612"></a>02612 <span class="comment">                                                         interrupt condition changes from asserting to de-asserting.</span>
<a name="l02613"></a>02613 <span class="comment">                                                         R/W1C, but software need not clear [UAHC_PME_REQ_IP], and perhaps should only ever clear</span>
<a name="l02614"></a>02614 <span class="comment">                                                         [UAHC_PME_REQ_IP]</span>
<a name="l02615"></a>02615 <span class="comment">                                                         when the underlying interrupt condition is known to be asserted. */</span>
<a name="l02616"></a>02616     uint64_t <a class="code" href="structcvmx__ciu__cib__sata__rawx_1_1cvmx__ciu__cib__sata__rawx__s.html#a01219938bf86b589e5ee3043ac7a1b34">uahc_intrq_ip</a>                : 1;  <span class="comment">/**&lt; Summary for chip-internal level-sensitive interrupt that is asserted when any bit in</span>
<a name="l02617"></a>02617 <span class="comment">                                                         SATA_UAHC_GBL_IS[IPS] is set.</span>
<a name="l02618"></a>02618 <span class="comment">                                                         Hardware sets [UAHC_INTRQ_IP] sometime after the underlying interrupt condition changes</span>
<a name="l02619"></a>02619 <span class="comment">                                                         from de-asserting to asserting, and clears [UAHC_INTRQ_IP] sometime after the underlying</span>
<a name="l02620"></a>02620 <span class="comment">                                                         interrupt condition changes from asserting to de-asserting.</span>
<a name="l02621"></a>02621 <span class="comment">                                                         R/W1C, but software need not clear [UAHC_INTRQ_IP], and perhaps should only ever clear</span>
<a name="l02622"></a>02622 <span class="comment">                                                         [UAHC_INTRQ_IP]</span>
<a name="l02623"></a>02623 <span class="comment">                                                         when the underlying interrupt condition is known to be asserted. */</span>
<a name="l02624"></a>02624     uint64_t <a class="code" href="structcvmx__ciu__cib__sata__rawx_1_1cvmx__ciu__cib__sata__rawx__s.html#acdd3189356f5b772663264070c492cc8">intstat_xm_bad_dma</a>           : 1;  <span class="comment">/**&lt; Set when SATA_UCTL_INTSTAT[XM_BAD_DMA] set. Edge-sensitive interrupt, so software should</span>
<a name="l02625"></a>02625 <span class="comment">                                                         clear [INTSTAT_XM_BAD_DMA] before clearing SATA_UCTL_INTSTAT[XM_BAD_DMA]. */</span>
<a name="l02626"></a>02626     uint64_t <a class="code" href="structcvmx__ciu__cib__sata__rawx_1_1cvmx__ciu__cib__sata__rawx__s.html#aab47d97e6e378587f6206cdd6bb2abeb">intstat_xs_ncb_oob</a>           : 1;  <span class="comment">/**&lt; Set when SATA_UCTL_INTSTAT[XS_NCB_OOB] set. Edge-sensitive interrupt, so software should</span>
<a name="l02627"></a>02627 <span class="comment">                                                         clear [INTSTAT_XS_NCB_OOB] before clearing SATA_UCTL_INTSTAT[XS_NCB_OOB]. */</span>
<a name="l02628"></a>02628 <span class="preprocessor">#else</span>
<a name="l02629"></a><a class="code" href="structcvmx__ciu__cib__sata__rawx_1_1cvmx__ciu__cib__sata__rawx__s.html#aab47d97e6e378587f6206cdd6bb2abeb">02629</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__cib__sata__rawx_1_1cvmx__ciu__cib__sata__rawx__s.html#aab47d97e6e378587f6206cdd6bb2abeb">intstat_xs_ncb_oob</a>           : 1;
<a name="l02630"></a><a class="code" href="structcvmx__ciu__cib__sata__rawx_1_1cvmx__ciu__cib__sata__rawx__s.html#acdd3189356f5b772663264070c492cc8">02630</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__sata__rawx_1_1cvmx__ciu__cib__sata__rawx__s.html#acdd3189356f5b772663264070c492cc8">intstat_xm_bad_dma</a>           : 1;
<a name="l02631"></a><a class="code" href="structcvmx__ciu__cib__sata__rawx_1_1cvmx__ciu__cib__sata__rawx__s.html#a01219938bf86b589e5ee3043ac7a1b34">02631</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__sata__rawx_1_1cvmx__ciu__cib__sata__rawx__s.html#a01219938bf86b589e5ee3043ac7a1b34">uahc_intrq_ip</a>                : 1;
<a name="l02632"></a><a class="code" href="structcvmx__ciu__cib__sata__rawx_1_1cvmx__ciu__cib__sata__rawx__s.html#a37e9a58fd2b5d726ba0093b4a2c71937">02632</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__sata__rawx_1_1cvmx__ciu__cib__sata__rawx__s.html#a37e9a58fd2b5d726ba0093b4a2c71937">uahc_pme_req_ip</a>              : 1;
<a name="l02633"></a><a class="code" href="structcvmx__ciu__cib__sata__rawx_1_1cvmx__ciu__cib__sata__rawx__s.html#af299e692d0483ac87d689fd4b8b33b5d">02633</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__sata__rawx_1_1cvmx__ciu__cib__sata__rawx__s.html#af299e692d0483ac87d689fd4b8b33b5d">reserved_4_63</a>                : 60;
<a name="l02634"></a>02634 <span class="preprocessor">#endif</span>
<a name="l02635"></a>02635 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__cib__sata__rawx.html#a245539e342ae4da78b09f7c67936aa73">s</a>;
<a name="l02636"></a><a class="code" href="unioncvmx__ciu__cib__sata__rawx.html#a2aafac8dac82284bb61e82a7312278ff">02636</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__cib__sata__rawx_1_1cvmx__ciu__cib__sata__rawx__s.html">cvmx_ciu_cib_sata_rawx_s</a>       <a class="code" href="unioncvmx__ciu__cib__sata__rawx.html#a2aafac8dac82284bb61e82a7312278ff">cn70xx</a>;
<a name="l02637"></a><a class="code" href="unioncvmx__ciu__cib__sata__rawx.html#ac1b73fc96a88f9a48c3b689e42e674b5">02637</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__cib__sata__rawx_1_1cvmx__ciu__cib__sata__rawx__s.html">cvmx_ciu_cib_sata_rawx_s</a>       <a class="code" href="unioncvmx__ciu__cib__sata__rawx.html#ac1b73fc96a88f9a48c3b689e42e674b5">cn70xxp1</a>;
<a name="l02638"></a>02638 };
<a name="l02639"></a><a class="code" href="cvmx-ciu-defs_8h.html#a0e866e1f134f68cb544cb4caa2b78d38">02639</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__cib__sata__rawx.html" title="cvmx_ciu_cib_sata_raw#">cvmx_ciu_cib_sata_rawx</a> <a class="code" href="unioncvmx__ciu__cib__sata__rawx.html" title="cvmx_ciu_cib_sata_raw#">cvmx_ciu_cib_sata_rawx_t</a>;
<a name="l02640"></a>02640 <span class="comment"></span>
<a name="l02641"></a>02641 <span class="comment">/**</span>
<a name="l02642"></a>02642 <span class="comment"> * cvmx_ciu_cib_usbdrd#_en#</span>
<a name="l02643"></a>02643 <span class="comment"> */</span>
<a name="l02644"></a><a class="code" href="unioncvmx__ciu__cib__usbdrdx__enx.html">02644</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__cib__usbdrdx__enx.html" title="cvmx_ciu_cib_usbdrd::_en#">cvmx_ciu_cib_usbdrdx_enx</a> {
<a name="l02645"></a><a class="code" href="unioncvmx__ciu__cib__usbdrdx__enx.html#ac42a0ca558f37424ac39bb1b46bc6379">02645</a>     uint64_t <a class="code" href="unioncvmx__ciu__cib__usbdrdx__enx.html#ac42a0ca558f37424ac39bb1b46bc6379">u64</a>;
<a name="l02646"></a><a class="code" href="structcvmx__ciu__cib__usbdrdx__enx_1_1cvmx__ciu__cib__usbdrdx__enx__s.html">02646</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__cib__usbdrdx__enx_1_1cvmx__ciu__cib__usbdrdx__enx__s.html">cvmx_ciu_cib_usbdrdx_enx_s</a> {
<a name="l02647"></a>02647 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02648"></a>02648 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__cib__usbdrdx__enx_1_1cvmx__ciu__cib__usbdrdx__enx__s.html#aa644d135243dd85679cc335efcea2d0e">reserved_11_63</a>               : 53;
<a name="l02649"></a>02649     uint64_t <a class="code" href="structcvmx__ciu__cib__usbdrdx__enx_1_1cvmx__ciu__cib__usbdrdx__enx__s.html#aff272147b1588c9a418db3b1315ee913">uahc_dev_int</a>                 : 1;  <span class="comment">/**&lt; Enable corresponding CIU_CIB_USBDRD(0..1)_RAW bit. */</span>
<a name="l02650"></a>02650     uint64_t <a class="code" href="structcvmx__ciu__cib__usbdrdx__enx_1_1cvmx__ciu__cib__usbdrdx__enx__s.html#a20e29e2bea4cf0c22635d36c3b78ca05">uahc_imanx_ip</a>                : 1;  <span class="comment">/**&lt; Enable corresponding CIU_CIB_USBDRD(0..1)_RAW bit. */</span>
<a name="l02651"></a>02651     uint64_t <a class="code" href="structcvmx__ciu__cib__usbdrdx__enx_1_1cvmx__ciu__cib__usbdrdx__enx__s.html#a496a6f88bd62dd0fefc0f5db01056927">uahc_usbsts_hse</a>              : 1;  <span class="comment">/**&lt; Enable corresponding CIU_CIB_USBDRD(0..1)_RAW bit. */</span>
<a name="l02652"></a>02652     uint64_t <a class="code" href="structcvmx__ciu__cib__usbdrdx__enx_1_1cvmx__ciu__cib__usbdrdx__enx__s.html#a3538fc5f7dd515ce885f801e63f2b2b5">intstat_ram2_dbe</a>             : 1;  <span class="comment">/**&lt; Enable corresponding CIU_CIB_USBDRD(0..1)_RAW bit. */</span>
<a name="l02653"></a>02653     uint64_t <a class="code" href="structcvmx__ciu__cib__usbdrdx__enx_1_1cvmx__ciu__cib__usbdrdx__enx__s.html#a0abcbb5863dca3b001ee2b1e5418bf7d">intstat_ram2_sbe</a>             : 1;  <span class="comment">/**&lt; Enable corresponding CIU_CIB_USBDRD(0..1)_RAW bit. */</span>
<a name="l02654"></a>02654     uint64_t <a class="code" href="structcvmx__ciu__cib__usbdrdx__enx_1_1cvmx__ciu__cib__usbdrdx__enx__s.html#a881a131026bb572d0bfe9bff2116831d">intstat_ram1_dbe</a>             : 1;  <span class="comment">/**&lt; Enable corresponding CIU_CIB_USBDRD(0..1)_RAW bit. */</span>
<a name="l02655"></a>02655     uint64_t <a class="code" href="structcvmx__ciu__cib__usbdrdx__enx_1_1cvmx__ciu__cib__usbdrdx__enx__s.html#a201995421367be247bfb29f86240e0f2">intstat_ram1_sbe</a>             : 1;  <span class="comment">/**&lt; Enable corresponding CIU_CIB_USBDRD(0..1)_RAW bit. */</span>
<a name="l02656"></a>02656     uint64_t <a class="code" href="structcvmx__ciu__cib__usbdrdx__enx_1_1cvmx__ciu__cib__usbdrdx__enx__s.html#af86ff7807d85eca13bce778bc453a503">intstat_ram0_dbe</a>             : 1;  <span class="comment">/**&lt; Enable corresponding CIU_CIB_USBDRD(0..1)_RAW bit. */</span>
<a name="l02657"></a>02657     uint64_t <a class="code" href="structcvmx__ciu__cib__usbdrdx__enx_1_1cvmx__ciu__cib__usbdrdx__enx__s.html#adcda7484c108456e3e8641c9833c6da3">intstat_ram0_sbe</a>             : 1;  <span class="comment">/**&lt; Enable corresponding CIU_CIB_USBDRD(0..1)_RAW bit. */</span>
<a name="l02658"></a>02658     uint64_t <a class="code" href="structcvmx__ciu__cib__usbdrdx__enx_1_1cvmx__ciu__cib__usbdrdx__enx__s.html#a1343a02c7fac904e0899c3412b5ce17c">intstat_xm_bad_dma</a>           : 1;  <span class="comment">/**&lt; Enable corresponding CIU_CIB_USBDRD(0..1)_RAW bit. */</span>
<a name="l02659"></a>02659     uint64_t <a class="code" href="structcvmx__ciu__cib__usbdrdx__enx_1_1cvmx__ciu__cib__usbdrdx__enx__s.html#a02758574c1ea5d950a8e7a65b69e6ef6">intstat_xs_ncb_oob</a>           : 1;  <span class="comment">/**&lt; Enable corresponding CIU_CIB_USBDRD(0..1)_RAW bit. */</span>
<a name="l02660"></a>02660 <span class="preprocessor">#else</span>
<a name="l02661"></a><a class="code" href="structcvmx__ciu__cib__usbdrdx__enx_1_1cvmx__ciu__cib__usbdrdx__enx__s.html#a02758574c1ea5d950a8e7a65b69e6ef6">02661</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__cib__usbdrdx__enx_1_1cvmx__ciu__cib__usbdrdx__enx__s.html#a02758574c1ea5d950a8e7a65b69e6ef6">intstat_xs_ncb_oob</a>           : 1;
<a name="l02662"></a><a class="code" href="structcvmx__ciu__cib__usbdrdx__enx_1_1cvmx__ciu__cib__usbdrdx__enx__s.html#a1343a02c7fac904e0899c3412b5ce17c">02662</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__usbdrdx__enx_1_1cvmx__ciu__cib__usbdrdx__enx__s.html#a1343a02c7fac904e0899c3412b5ce17c">intstat_xm_bad_dma</a>           : 1;
<a name="l02663"></a><a class="code" href="structcvmx__ciu__cib__usbdrdx__enx_1_1cvmx__ciu__cib__usbdrdx__enx__s.html#adcda7484c108456e3e8641c9833c6da3">02663</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__usbdrdx__enx_1_1cvmx__ciu__cib__usbdrdx__enx__s.html#adcda7484c108456e3e8641c9833c6da3">intstat_ram0_sbe</a>             : 1;
<a name="l02664"></a><a class="code" href="structcvmx__ciu__cib__usbdrdx__enx_1_1cvmx__ciu__cib__usbdrdx__enx__s.html#af86ff7807d85eca13bce778bc453a503">02664</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__usbdrdx__enx_1_1cvmx__ciu__cib__usbdrdx__enx__s.html#af86ff7807d85eca13bce778bc453a503">intstat_ram0_dbe</a>             : 1;
<a name="l02665"></a><a class="code" href="structcvmx__ciu__cib__usbdrdx__enx_1_1cvmx__ciu__cib__usbdrdx__enx__s.html#a201995421367be247bfb29f86240e0f2">02665</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__usbdrdx__enx_1_1cvmx__ciu__cib__usbdrdx__enx__s.html#a201995421367be247bfb29f86240e0f2">intstat_ram1_sbe</a>             : 1;
<a name="l02666"></a><a class="code" href="structcvmx__ciu__cib__usbdrdx__enx_1_1cvmx__ciu__cib__usbdrdx__enx__s.html#a881a131026bb572d0bfe9bff2116831d">02666</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__usbdrdx__enx_1_1cvmx__ciu__cib__usbdrdx__enx__s.html#a881a131026bb572d0bfe9bff2116831d">intstat_ram1_dbe</a>             : 1;
<a name="l02667"></a><a class="code" href="structcvmx__ciu__cib__usbdrdx__enx_1_1cvmx__ciu__cib__usbdrdx__enx__s.html#a0abcbb5863dca3b001ee2b1e5418bf7d">02667</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__usbdrdx__enx_1_1cvmx__ciu__cib__usbdrdx__enx__s.html#a0abcbb5863dca3b001ee2b1e5418bf7d">intstat_ram2_sbe</a>             : 1;
<a name="l02668"></a><a class="code" href="structcvmx__ciu__cib__usbdrdx__enx_1_1cvmx__ciu__cib__usbdrdx__enx__s.html#a3538fc5f7dd515ce885f801e63f2b2b5">02668</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__usbdrdx__enx_1_1cvmx__ciu__cib__usbdrdx__enx__s.html#a3538fc5f7dd515ce885f801e63f2b2b5">intstat_ram2_dbe</a>             : 1;
<a name="l02669"></a><a class="code" href="structcvmx__ciu__cib__usbdrdx__enx_1_1cvmx__ciu__cib__usbdrdx__enx__s.html#a496a6f88bd62dd0fefc0f5db01056927">02669</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__usbdrdx__enx_1_1cvmx__ciu__cib__usbdrdx__enx__s.html#a496a6f88bd62dd0fefc0f5db01056927">uahc_usbsts_hse</a>              : 1;
<a name="l02670"></a><a class="code" href="structcvmx__ciu__cib__usbdrdx__enx_1_1cvmx__ciu__cib__usbdrdx__enx__s.html#a20e29e2bea4cf0c22635d36c3b78ca05">02670</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__usbdrdx__enx_1_1cvmx__ciu__cib__usbdrdx__enx__s.html#a20e29e2bea4cf0c22635d36c3b78ca05">uahc_imanx_ip</a>                : 1;
<a name="l02671"></a><a class="code" href="structcvmx__ciu__cib__usbdrdx__enx_1_1cvmx__ciu__cib__usbdrdx__enx__s.html#aff272147b1588c9a418db3b1315ee913">02671</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__usbdrdx__enx_1_1cvmx__ciu__cib__usbdrdx__enx__s.html#aff272147b1588c9a418db3b1315ee913">uahc_dev_int</a>                 : 1;
<a name="l02672"></a><a class="code" href="structcvmx__ciu__cib__usbdrdx__enx_1_1cvmx__ciu__cib__usbdrdx__enx__s.html#aa644d135243dd85679cc335efcea2d0e">02672</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__usbdrdx__enx_1_1cvmx__ciu__cib__usbdrdx__enx__s.html#aa644d135243dd85679cc335efcea2d0e">reserved_11_63</a>               : 53;
<a name="l02673"></a>02673 <span class="preprocessor">#endif</span>
<a name="l02674"></a>02674 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__cib__usbdrdx__enx.html#aab18c327a2d402a51ccfc9a05e8bc48a">s</a>;
<a name="l02675"></a><a class="code" href="unioncvmx__ciu__cib__usbdrdx__enx.html#aa03806a25045ee7211306bebebdff645">02675</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__cib__usbdrdx__enx_1_1cvmx__ciu__cib__usbdrdx__enx__s.html">cvmx_ciu_cib_usbdrdx_enx_s</a>     <a class="code" href="unioncvmx__ciu__cib__usbdrdx__enx.html#aa03806a25045ee7211306bebebdff645">cn70xx</a>;
<a name="l02676"></a><a class="code" href="unioncvmx__ciu__cib__usbdrdx__enx.html#a30b587a54909db1b84b155354591abd3">02676</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__cib__usbdrdx__enx_1_1cvmx__ciu__cib__usbdrdx__enx__s.html">cvmx_ciu_cib_usbdrdx_enx_s</a>     <a class="code" href="unioncvmx__ciu__cib__usbdrdx__enx.html#a30b587a54909db1b84b155354591abd3">cn70xxp1</a>;
<a name="l02677"></a>02677 };
<a name="l02678"></a><a class="code" href="cvmx-ciu-defs_8h.html#a0084796a2b75acb641653f1396623c24">02678</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__cib__usbdrdx__enx.html" title="cvmx_ciu_cib_usbdrd::_en#">cvmx_ciu_cib_usbdrdx_enx</a> <a class="code" href="unioncvmx__ciu__cib__usbdrdx__enx.html" title="cvmx_ciu_cib_usbdrd::_en#">cvmx_ciu_cib_usbdrdx_enx_t</a>;
<a name="l02679"></a>02679 <span class="comment"></span>
<a name="l02680"></a>02680 <span class="comment">/**</span>
<a name="l02681"></a>02681 <span class="comment"> * cvmx_ciu_cib_usbdrd#_raw#</span>
<a name="l02682"></a>02682 <span class="comment"> */</span>
<a name="l02683"></a><a class="code" href="unioncvmx__ciu__cib__usbdrdx__rawx.html">02683</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__cib__usbdrdx__rawx.html" title="cvmx_ciu_cib_usbdrd::_raw#">cvmx_ciu_cib_usbdrdx_rawx</a> {
<a name="l02684"></a><a class="code" href="unioncvmx__ciu__cib__usbdrdx__rawx.html#a53e70877b20060e18c59c20e5c4c50ad">02684</a>     uint64_t <a class="code" href="unioncvmx__ciu__cib__usbdrdx__rawx.html#a53e70877b20060e18c59c20e5c4c50ad">u64</a>;
<a name="l02685"></a><a class="code" href="structcvmx__ciu__cib__usbdrdx__rawx_1_1cvmx__ciu__cib__usbdrdx__rawx__s.html">02685</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__cib__usbdrdx__rawx_1_1cvmx__ciu__cib__usbdrdx__rawx__s.html">cvmx_ciu_cib_usbdrdx_rawx_s</a> {
<a name="l02686"></a>02686 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02687"></a>02687 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__cib__usbdrdx__rawx_1_1cvmx__ciu__cib__usbdrdx__rawx__s.html#a52089017e688a1921688595991d54039">reserved_11_63</a>               : 53;
<a name="l02688"></a>02688     uint64_t <a class="code" href="structcvmx__ciu__cib__usbdrdx__rawx_1_1cvmx__ciu__cib__usbdrdx__rawx__s.html#a8284cbfaf37769975d965cb0cf53a097">uahc_dev_int</a>                 : 1;  <span class="comment">/**&lt; Summary for chip-internal level-sensitive interrupt that is asserted when corresponding</span>
<a name="l02689"></a>02689 <span class="comment">                                                         (USBDRD(0..1)_UAHC_GEVNTCOUNT[EVNTCOUNT]!=0).</span>
<a name="l02690"></a>02690 <span class="comment">                                                         Hardware sets [UAHC_DEV_INT] sometime after corresponding</span>
<a name="l02691"></a>02691 <span class="comment">                                                         USBDRD(0..1)_UAHC_GEVNTCOUNT[EVNTCOUNT] changes</span>
<a name="l02692"></a>02692 <span class="comment">                                                         from zero, and clears [UAHC_DEV_INT] sometime after corresponding</span>
<a name="l02693"></a>02693 <span class="comment">                                                         USBDRD(0..1)_UAHC_GEVNTCOUNT[EVNTCOUNT] changes to zero.</span>
<a name="l02694"></a>02694 <span class="comment">                                                         R/W1C, but software need not clear [UAHC_DEV_INT], and perhaps should only ever clear</span>
<a name="l02695"></a>02695 <span class="comment">                                                         [UAHC_DEV_INT]</span>
<a name="l02696"></a>02696 <span class="comment">                                                         when corresponding USBDRD(0..1)_UAHC_GEVNTCOUNT[EVNTCOUNT] is known to be non-zero. */</span>
<a name="l02697"></a>02697     uint64_t <a class="code" href="structcvmx__ciu__cib__usbdrdx__rawx_1_1cvmx__ciu__cib__usbdrdx__rawx__s.html#a7ea459b6001ebf2980dde54c1f2a840b">uahc_imanx_ip</a>                : 1;  <span class="comment">/**&lt; Summary for chip-internal level-sensitive interrupt that is asserted when corresponding</span>
<a name="l02698"></a>02698 <span class="comment">                                                         USBDRD(0..1)_UAHC_IMAN(0..0)[IP] is set.</span>
<a name="l02699"></a>02699 <span class="comment">                                                         Hardware sets [UAHC_IMANX_IP] sometime after corresponding</span>
<a name="l02700"></a>02700 <span class="comment">                                                         USBDRD(0..1)_UAHC_IMAN(0..0)[IP] changes</span>
<a name="l02701"></a>02701 <span class="comment">                                                         0-&gt;1, and clears [UAHC_IMANX_IP] sometime after corresponding</span>
<a name="l02702"></a>02702 <span class="comment">                                                         USBDRD(0..1)_UAHC_IMAN(0..0)[IP] changes 1-&gt;0.</span>
<a name="l02703"></a>02703 <span class="comment">                                                         R/W1C, but software need not clear [UAHC_IMANX_IP], and perhaps should only ever clear</span>
<a name="l02704"></a>02704 <span class="comment">                                                         [UAHC_IMANX_IP]</span>
<a name="l02705"></a>02705 <span class="comment">                                                         when corresponding USBDRD(0..1)_UAHC_IMAN(0..0)[IP] is known to be set. */</span>
<a name="l02706"></a>02706     uint64_t <a class="code" href="structcvmx__ciu__cib__usbdrdx__rawx_1_1cvmx__ciu__cib__usbdrdx__rawx__s.html#a6802bef3dfe9ea7c15dac29c9a169af6">uahc_usbsts_hse</a>              : 1;  <span class="comment">/**&lt; Summary for chip-internal level-sensitive interrupt that is asserted when corresponding</span>
<a name="l02707"></a>02707 <span class="comment">                                                         USBDRD(0..1)_UAHC_USBSTS[HSE] is set.</span>
<a name="l02708"></a>02708 <span class="comment">                                                         Hardware sets [UAHC_USBSTS_HSE] sometime after corresponding USBDRD(0..1)_UAHC_USBSTS[HSE]</span>
<a name="l02709"></a>02709 <span class="comment">                                                         changes</span>
<a name="l02710"></a>02710 <span class="comment">                                                         0-&gt;1, and clears [UAHC_USBSTS_HSE] sometime after corresponding</span>
<a name="l02711"></a>02711 <span class="comment">                                                         USBDRD(0..1)_UAHC_USBSTS[HSE] changes 1-&gt;0.</span>
<a name="l02712"></a>02712 <span class="comment">                                                         R/W1C, but software need not clear [UAHC_USBSTS_HSE], and perhaps should only ever clear</span>
<a name="l02713"></a>02713 <span class="comment">                                                         [UAHC_USBSTS_HSE]</span>
<a name="l02714"></a>02714 <span class="comment">                                                         when corresponding USBDRD(0..1)_UAHC_USBSTS[HSE] is known to be set. */</span>
<a name="l02715"></a>02715     uint64_t <a class="code" href="structcvmx__ciu__cib__usbdrdx__rawx_1_1cvmx__ciu__cib__usbdrdx__rawx__s.html#a7f8cf47df208cc758f45a0adf9dfff8e">intstat_ram2_dbe</a>             : 1;  <span class="comment">/**&lt; Set when corresponding USBDRD(0..1)_UCTL_INTSTAT[RAM2_DBE] set. Edge-sensitive interrupt,</span>
<a name="l02716"></a>02716 <span class="comment">                                                         so software should clear [INTSTAT_RAM2_DBE] before clearing corresponding</span>
<a name="l02717"></a>02717 <span class="comment">                                                         USBDRD(0..1)_UCTL_INTSTAT[RAM2_DBE]. */</span>
<a name="l02718"></a>02718     uint64_t <a class="code" href="structcvmx__ciu__cib__usbdrdx__rawx_1_1cvmx__ciu__cib__usbdrdx__rawx__s.html#ae5c0e8898870f9264369d973cfd6ae7c">intstat_ram2_sbe</a>             : 1;  <span class="comment">/**&lt; Set when corresponding USBDRD(0..1)_UCTL_INTSTAT[RAM2_SBE] set. Edge-sensitive interrupt,</span>
<a name="l02719"></a>02719 <span class="comment">                                                         so software should clear [INTSTAT_RAM2_SBE] before clearing corresponding</span>
<a name="l02720"></a>02720 <span class="comment">                                                         USBDRD(0..1)_UCTL_INTSTAT[RAM2_SBE]. */</span>
<a name="l02721"></a>02721     uint64_t <a class="code" href="structcvmx__ciu__cib__usbdrdx__rawx_1_1cvmx__ciu__cib__usbdrdx__rawx__s.html#ae380ff02d166c76be2a33b1a39af8250">intstat_ram1_dbe</a>             : 1;  <span class="comment">/**&lt; Set when corresponding USBDRD(0..1)_UCTL_INTSTAT[RAM1_DBE] set. Edge-sensitive interrupt,</span>
<a name="l02722"></a>02722 <span class="comment">                                                         so software should clear [INTSTAT_RAM1_DBE] before clearing corresponding</span>
<a name="l02723"></a>02723 <span class="comment">                                                         USBDRD(0..1)_UCTL_INTSTAT[RAM1_DBE]. */</span>
<a name="l02724"></a>02724     uint64_t <a class="code" href="structcvmx__ciu__cib__usbdrdx__rawx_1_1cvmx__ciu__cib__usbdrdx__rawx__s.html#aea2d281241d792797e84ac1d32f102de">intstat_ram1_sbe</a>             : 1;  <span class="comment">/**&lt; Set when corresponding USBDRD(0..1)_UCTL_INTSTAT[RAM1_SBE] set. Edge-sensitive interrupt,</span>
<a name="l02725"></a>02725 <span class="comment">                                                         so software should clear [INTSTAT_RAM1_SBE] before clearing corresponding</span>
<a name="l02726"></a>02726 <span class="comment">                                                         USBDRD(0..1)_UCTL_INTSTAT[RAM1_SBE]. */</span>
<a name="l02727"></a>02727     uint64_t <a class="code" href="structcvmx__ciu__cib__usbdrdx__rawx_1_1cvmx__ciu__cib__usbdrdx__rawx__s.html#a31e9acc06217d6b66221ffba49c3447f">intstat_ram0_dbe</a>             : 1;  <span class="comment">/**&lt; Set when corresponding USBDRD(0..1)_UCTL_INTSTAT[RAM0_DBE] set. Edge-sensitive interrupt,</span>
<a name="l02728"></a>02728 <span class="comment">                                                         so software should clear [INTSTAT_RAM0_DBE] before clearing corresponding</span>
<a name="l02729"></a>02729 <span class="comment">                                                         USBDRD(0..1)_UCTL_INTSTAT[RAM0_DBE]. */</span>
<a name="l02730"></a>02730     uint64_t <a class="code" href="structcvmx__ciu__cib__usbdrdx__rawx_1_1cvmx__ciu__cib__usbdrdx__rawx__s.html#a91f6e99f76fd6c850f1ecbe2955c4dbd">intstat_ram0_sbe</a>             : 1;  <span class="comment">/**&lt; Set when corresponding USBDRD(0..1)_UCTL_INTSTAT[RAM0_SBE] set. Edge-sensitive interrupt,</span>
<a name="l02731"></a>02731 <span class="comment">                                                         so software should clear [INTSTAT_RAM0_SBE] before clearing corresponding</span>
<a name="l02732"></a>02732 <span class="comment">                                                         USBDRD(0..1)_UCTL_INTSTAT[RAM0_SBE]. */</span>
<a name="l02733"></a>02733     uint64_t <a class="code" href="structcvmx__ciu__cib__usbdrdx__rawx_1_1cvmx__ciu__cib__usbdrdx__rawx__s.html#a53a6ce4b36e2a3b3ea4536ff83d96042">intstat_xm_bad_dma</a>           : 1;  <span class="comment">/**&lt; Set when corresponding USBDRD(0..1)_UCTL_INTSTAT[XM_BAD_DMA] set. Edge-sensitive</span>
<a name="l02734"></a>02734 <span class="comment">                                                         interrupt, so software should clear [INTSTAT_XM_BAD_DMA] before clearing corresponding</span>
<a name="l02735"></a>02735 <span class="comment">                                                         USBDRD(0..1)_UCTL_INTSTAT[XM_BAD_DMA]. */</span>
<a name="l02736"></a>02736     uint64_t <a class="code" href="structcvmx__ciu__cib__usbdrdx__rawx_1_1cvmx__ciu__cib__usbdrdx__rawx__s.html#a912784fc8a51ba56c22e7ddd4e9a556e">intstat_xs_ncb_oob</a>           : 1;  <span class="comment">/**&lt; Set when corresponding USBDRD(0..1)_UCTL_INTSTAT[XS_NCB_OOB] set. Edge-sensitive</span>
<a name="l02737"></a>02737 <span class="comment">                                                         interrupt, so software should clear [INTSTAT_XS_NCB_OOB] before clearing corresponding</span>
<a name="l02738"></a>02738 <span class="comment">                                                         USBDRD(0..1)_UCTL_INTSTAT[XS_NCB_OOB]. */</span>
<a name="l02739"></a>02739 <span class="preprocessor">#else</span>
<a name="l02740"></a><a class="code" href="structcvmx__ciu__cib__usbdrdx__rawx_1_1cvmx__ciu__cib__usbdrdx__rawx__s.html#a912784fc8a51ba56c22e7ddd4e9a556e">02740</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__cib__usbdrdx__rawx_1_1cvmx__ciu__cib__usbdrdx__rawx__s.html#a912784fc8a51ba56c22e7ddd4e9a556e">intstat_xs_ncb_oob</a>           : 1;
<a name="l02741"></a><a class="code" href="structcvmx__ciu__cib__usbdrdx__rawx_1_1cvmx__ciu__cib__usbdrdx__rawx__s.html#a53a6ce4b36e2a3b3ea4536ff83d96042">02741</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__usbdrdx__rawx_1_1cvmx__ciu__cib__usbdrdx__rawx__s.html#a53a6ce4b36e2a3b3ea4536ff83d96042">intstat_xm_bad_dma</a>           : 1;
<a name="l02742"></a><a class="code" href="structcvmx__ciu__cib__usbdrdx__rawx_1_1cvmx__ciu__cib__usbdrdx__rawx__s.html#a91f6e99f76fd6c850f1ecbe2955c4dbd">02742</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__usbdrdx__rawx_1_1cvmx__ciu__cib__usbdrdx__rawx__s.html#a91f6e99f76fd6c850f1ecbe2955c4dbd">intstat_ram0_sbe</a>             : 1;
<a name="l02743"></a><a class="code" href="structcvmx__ciu__cib__usbdrdx__rawx_1_1cvmx__ciu__cib__usbdrdx__rawx__s.html#a31e9acc06217d6b66221ffba49c3447f">02743</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__usbdrdx__rawx_1_1cvmx__ciu__cib__usbdrdx__rawx__s.html#a31e9acc06217d6b66221ffba49c3447f">intstat_ram0_dbe</a>             : 1;
<a name="l02744"></a><a class="code" href="structcvmx__ciu__cib__usbdrdx__rawx_1_1cvmx__ciu__cib__usbdrdx__rawx__s.html#aea2d281241d792797e84ac1d32f102de">02744</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__usbdrdx__rawx_1_1cvmx__ciu__cib__usbdrdx__rawx__s.html#aea2d281241d792797e84ac1d32f102de">intstat_ram1_sbe</a>             : 1;
<a name="l02745"></a><a class="code" href="structcvmx__ciu__cib__usbdrdx__rawx_1_1cvmx__ciu__cib__usbdrdx__rawx__s.html#ae380ff02d166c76be2a33b1a39af8250">02745</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__usbdrdx__rawx_1_1cvmx__ciu__cib__usbdrdx__rawx__s.html#ae380ff02d166c76be2a33b1a39af8250">intstat_ram1_dbe</a>             : 1;
<a name="l02746"></a><a class="code" href="structcvmx__ciu__cib__usbdrdx__rawx_1_1cvmx__ciu__cib__usbdrdx__rawx__s.html#ae5c0e8898870f9264369d973cfd6ae7c">02746</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__usbdrdx__rawx_1_1cvmx__ciu__cib__usbdrdx__rawx__s.html#ae5c0e8898870f9264369d973cfd6ae7c">intstat_ram2_sbe</a>             : 1;
<a name="l02747"></a><a class="code" href="structcvmx__ciu__cib__usbdrdx__rawx_1_1cvmx__ciu__cib__usbdrdx__rawx__s.html#a7f8cf47df208cc758f45a0adf9dfff8e">02747</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__usbdrdx__rawx_1_1cvmx__ciu__cib__usbdrdx__rawx__s.html#a7f8cf47df208cc758f45a0adf9dfff8e">intstat_ram2_dbe</a>             : 1;
<a name="l02748"></a><a class="code" href="structcvmx__ciu__cib__usbdrdx__rawx_1_1cvmx__ciu__cib__usbdrdx__rawx__s.html#a6802bef3dfe9ea7c15dac29c9a169af6">02748</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__usbdrdx__rawx_1_1cvmx__ciu__cib__usbdrdx__rawx__s.html#a6802bef3dfe9ea7c15dac29c9a169af6">uahc_usbsts_hse</a>              : 1;
<a name="l02749"></a><a class="code" href="structcvmx__ciu__cib__usbdrdx__rawx_1_1cvmx__ciu__cib__usbdrdx__rawx__s.html#a7ea459b6001ebf2980dde54c1f2a840b">02749</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__usbdrdx__rawx_1_1cvmx__ciu__cib__usbdrdx__rawx__s.html#a7ea459b6001ebf2980dde54c1f2a840b">uahc_imanx_ip</a>                : 1;
<a name="l02750"></a><a class="code" href="structcvmx__ciu__cib__usbdrdx__rawx_1_1cvmx__ciu__cib__usbdrdx__rawx__s.html#a8284cbfaf37769975d965cb0cf53a097">02750</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__usbdrdx__rawx_1_1cvmx__ciu__cib__usbdrdx__rawx__s.html#a8284cbfaf37769975d965cb0cf53a097">uahc_dev_int</a>                 : 1;
<a name="l02751"></a><a class="code" href="structcvmx__ciu__cib__usbdrdx__rawx_1_1cvmx__ciu__cib__usbdrdx__rawx__s.html#a52089017e688a1921688595991d54039">02751</a>     uint64_t <a class="code" href="structcvmx__ciu__cib__usbdrdx__rawx_1_1cvmx__ciu__cib__usbdrdx__rawx__s.html#a52089017e688a1921688595991d54039">reserved_11_63</a>               : 53;
<a name="l02752"></a>02752 <span class="preprocessor">#endif</span>
<a name="l02753"></a>02753 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__cib__usbdrdx__rawx.html#a717bf17f6f70faf5d645c7a60c7dabca">s</a>;
<a name="l02754"></a><a class="code" href="unioncvmx__ciu__cib__usbdrdx__rawx.html#a370fafa85293eac55e7f25c40189d325">02754</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__cib__usbdrdx__rawx_1_1cvmx__ciu__cib__usbdrdx__rawx__s.html">cvmx_ciu_cib_usbdrdx_rawx_s</a>    <a class="code" href="unioncvmx__ciu__cib__usbdrdx__rawx.html#a370fafa85293eac55e7f25c40189d325">cn70xx</a>;
<a name="l02755"></a><a class="code" href="unioncvmx__ciu__cib__usbdrdx__rawx.html#a5140e47951a185c27cc4f6496c26a4f2">02755</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__cib__usbdrdx__rawx_1_1cvmx__ciu__cib__usbdrdx__rawx__s.html">cvmx_ciu_cib_usbdrdx_rawx_s</a>    <a class="code" href="unioncvmx__ciu__cib__usbdrdx__rawx.html#a5140e47951a185c27cc4f6496c26a4f2">cn70xxp1</a>;
<a name="l02756"></a>02756 };
<a name="l02757"></a><a class="code" href="cvmx-ciu-defs_8h.html#afbd9b2f3268c92f74686758bb39e908f">02757</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__cib__usbdrdx__rawx.html" title="cvmx_ciu_cib_usbdrd::_raw#">cvmx_ciu_cib_usbdrdx_rawx</a> <a class="code" href="unioncvmx__ciu__cib__usbdrdx__rawx.html" title="cvmx_ciu_cib_usbdrd::_raw#">cvmx_ciu_cib_usbdrdx_rawx_t</a>;
<a name="l02758"></a>02758 <span class="comment"></span>
<a name="l02759"></a>02759 <span class="comment">/**</span>
<a name="l02760"></a>02760 <span class="comment"> * cvmx_ciu_dint</span>
<a name="l02761"></a>02761 <span class="comment"> */</span>
<a name="l02762"></a><a class="code" href="unioncvmx__ciu__dint.html">02762</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__dint.html" title="cvmx_ciu_dint">cvmx_ciu_dint</a> {
<a name="l02763"></a><a class="code" href="unioncvmx__ciu__dint.html#a421bea53624abdb9885e89da0ee9368e">02763</a>     uint64_t <a class="code" href="unioncvmx__ciu__dint.html#a421bea53624abdb9885e89da0ee9368e">u64</a>;
<a name="l02764"></a><a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__s.html">02764</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__s.html">cvmx_ciu_dint_s</a> {
<a name="l02765"></a>02765 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02766"></a>02766 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__s.html#a33310ef7e029a547273c529560d1a48a">reserved_48_63</a>               : 16;
<a name="l02767"></a>02767     uint64_t <a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__s.html#ab51c9b986ce4dc71c5f4cb850dbbde7d">dint</a>                         : 48; <span class="comment">/**&lt; Writing a 1 to a bit sends a DINT pulse to corresponding core vector. */</span>
<a name="l02768"></a>02768 <span class="preprocessor">#else</span>
<a name="l02769"></a><a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__s.html#ab51c9b986ce4dc71c5f4cb850dbbde7d">02769</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__s.html#ab51c9b986ce4dc71c5f4cb850dbbde7d">dint</a>                         : 48;
<a name="l02770"></a><a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__s.html#a33310ef7e029a547273c529560d1a48a">02770</a>     uint64_t <a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__s.html#a33310ef7e029a547273c529560d1a48a">reserved_48_63</a>               : 16;
<a name="l02771"></a>02771 <span class="preprocessor">#endif</span>
<a name="l02772"></a>02772 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__dint.html#a35e997954438584e8be59cfa12b3b303">s</a>;
<a name="l02773"></a><a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn30xx.html">02773</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn30xx.html">cvmx_ciu_dint_cn30xx</a> {
<a name="l02774"></a>02774 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02775"></a>02775 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn30xx.html#a6814c4bbdc61acee1fd103c192d86e29">reserved_1_63</a>                : 63;
<a name="l02776"></a>02776     uint64_t <a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn30xx.html#aa92084e84f674f6d07eda2dab3987e18">dint</a>                         : 1;  <span class="comment">/**&lt; Send DINT pulse to PP vector */</span>
<a name="l02777"></a>02777 <span class="preprocessor">#else</span>
<a name="l02778"></a><a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn30xx.html#aa92084e84f674f6d07eda2dab3987e18">02778</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn30xx.html#aa92084e84f674f6d07eda2dab3987e18">dint</a>                         : 1;
<a name="l02779"></a><a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn30xx.html#a6814c4bbdc61acee1fd103c192d86e29">02779</a>     uint64_t <a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn30xx.html#a6814c4bbdc61acee1fd103c192d86e29">reserved_1_63</a>                : 63;
<a name="l02780"></a>02780 <span class="preprocessor">#endif</span>
<a name="l02781"></a>02781 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__dint.html#a340c2c3f77b0b5a9bc2e29c693006206">cn30xx</a>;
<a name="l02782"></a><a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn31xx.html">02782</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn31xx.html">cvmx_ciu_dint_cn31xx</a> {
<a name="l02783"></a>02783 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02784"></a>02784 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn31xx.html#a111c06d669fb35da488a96a5b83bc9c5">reserved_2_63</a>                : 62;
<a name="l02785"></a>02785     uint64_t <a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn31xx.html#aad2818535f3c5c0985c54a825e6518c7">dint</a>                         : 2;  <span class="comment">/**&lt; Send DINT pulse to PP vector */</span>
<a name="l02786"></a>02786 <span class="preprocessor">#else</span>
<a name="l02787"></a><a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn31xx.html#aad2818535f3c5c0985c54a825e6518c7">02787</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn31xx.html#aad2818535f3c5c0985c54a825e6518c7">dint</a>                         : 2;
<a name="l02788"></a><a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn31xx.html#a111c06d669fb35da488a96a5b83bc9c5">02788</a>     uint64_t <a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn31xx.html#a111c06d669fb35da488a96a5b83bc9c5">reserved_2_63</a>                : 62;
<a name="l02789"></a>02789 <span class="preprocessor">#endif</span>
<a name="l02790"></a>02790 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__dint.html#a41ecfbad528a8b2d17395cd30b1a2b8a">cn31xx</a>;
<a name="l02791"></a><a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn38xx.html">02791</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn38xx.html">cvmx_ciu_dint_cn38xx</a> {
<a name="l02792"></a>02792 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02793"></a>02793 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn38xx.html#ac12e62bedfaaee81c156d3d6c46242ec">reserved_16_63</a>               : 48;
<a name="l02794"></a>02794     uint64_t <a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn38xx.html#a91552745215d7595938708a1e282ba80">dint</a>                         : 16; <span class="comment">/**&lt; Send DINT pulse to PP vector */</span>
<a name="l02795"></a>02795 <span class="preprocessor">#else</span>
<a name="l02796"></a><a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn38xx.html#a91552745215d7595938708a1e282ba80">02796</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn38xx.html#a91552745215d7595938708a1e282ba80">dint</a>                         : 16;
<a name="l02797"></a><a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn38xx.html#ac12e62bedfaaee81c156d3d6c46242ec">02797</a>     uint64_t <a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn38xx.html#ac12e62bedfaaee81c156d3d6c46242ec">reserved_16_63</a>               : 48;
<a name="l02798"></a>02798 <span class="preprocessor">#endif</span>
<a name="l02799"></a>02799 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__dint.html#a42f4c2fe2d847c4725882c1297585104">cn38xx</a>;
<a name="l02800"></a><a class="code" href="unioncvmx__ciu__dint.html#acdfec977d8441585be369e2ca5a0b49b">02800</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn38xx.html">cvmx_ciu_dint_cn38xx</a>           <a class="code" href="unioncvmx__ciu__dint.html#acdfec977d8441585be369e2ca5a0b49b">cn38xxp2</a>;
<a name="l02801"></a><a class="code" href="unioncvmx__ciu__dint.html#a9252510f9574b3019f5eb1b4de9ce310">02801</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn31xx.html">cvmx_ciu_dint_cn31xx</a>           <a class="code" href="unioncvmx__ciu__dint.html#a9252510f9574b3019f5eb1b4de9ce310">cn50xx</a>;
<a name="l02802"></a><a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn52xx.html">02802</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn52xx.html">cvmx_ciu_dint_cn52xx</a> {
<a name="l02803"></a>02803 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02804"></a>02804 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn52xx.html#aecac40bdad9cac4fbb27842ba39b86c2">reserved_4_63</a>                : 60;
<a name="l02805"></a>02805     uint64_t <a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn52xx.html#a173c7604176fa908a7c52c2bc3d6f388">dint</a>                         : 4;  <span class="comment">/**&lt; Send DINT pulse to PP vector */</span>
<a name="l02806"></a>02806 <span class="preprocessor">#else</span>
<a name="l02807"></a><a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn52xx.html#a173c7604176fa908a7c52c2bc3d6f388">02807</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn52xx.html#a173c7604176fa908a7c52c2bc3d6f388">dint</a>                         : 4;
<a name="l02808"></a><a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn52xx.html#aecac40bdad9cac4fbb27842ba39b86c2">02808</a>     uint64_t <a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn52xx.html#aecac40bdad9cac4fbb27842ba39b86c2">reserved_4_63</a>                : 60;
<a name="l02809"></a>02809 <span class="preprocessor">#endif</span>
<a name="l02810"></a>02810 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__dint.html#ac7278a06910e365c00d2b38a66eb3796">cn52xx</a>;
<a name="l02811"></a><a class="code" href="unioncvmx__ciu__dint.html#aa881caa3e426ac0726ef7bc9c4312d8b">02811</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn52xx.html">cvmx_ciu_dint_cn52xx</a>           <a class="code" href="unioncvmx__ciu__dint.html#aa881caa3e426ac0726ef7bc9c4312d8b">cn52xxp1</a>;
<a name="l02812"></a><a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn56xx.html">02812</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn56xx.html">cvmx_ciu_dint_cn56xx</a> {
<a name="l02813"></a>02813 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02814"></a>02814 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn56xx.html#ac5597db83b31dd254e1299a140430eec">reserved_12_63</a>               : 52;
<a name="l02815"></a>02815     uint64_t <a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn56xx.html#ad2ba46529de109edb35d9e31a90899ad">dint</a>                         : 12; <span class="comment">/**&lt; Send DINT pulse to PP vector */</span>
<a name="l02816"></a>02816 <span class="preprocessor">#else</span>
<a name="l02817"></a><a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn56xx.html#ad2ba46529de109edb35d9e31a90899ad">02817</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn56xx.html#ad2ba46529de109edb35d9e31a90899ad">dint</a>                         : 12;
<a name="l02818"></a><a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn56xx.html#ac5597db83b31dd254e1299a140430eec">02818</a>     uint64_t <a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn56xx.html#ac5597db83b31dd254e1299a140430eec">reserved_12_63</a>               : 52;
<a name="l02819"></a>02819 <span class="preprocessor">#endif</span>
<a name="l02820"></a>02820 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__dint.html#aeb00647675ac83539c5b3bcee62c076a">cn56xx</a>;
<a name="l02821"></a><a class="code" href="unioncvmx__ciu__dint.html#a8486817cb9f83403beaaee4d4e14868b">02821</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn56xx.html">cvmx_ciu_dint_cn56xx</a>           <a class="code" href="unioncvmx__ciu__dint.html#a8486817cb9f83403beaaee4d4e14868b">cn56xxp1</a>;
<a name="l02822"></a><a class="code" href="unioncvmx__ciu__dint.html#ae8cd5e8e6072f127c818868acc2ed624">02822</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn38xx.html">cvmx_ciu_dint_cn38xx</a>           <a class="code" href="unioncvmx__ciu__dint.html#ae8cd5e8e6072f127c818868acc2ed624">cn58xx</a>;
<a name="l02823"></a><a class="code" href="unioncvmx__ciu__dint.html#ab8aa9860812ef055909b51ecbb19cd63">02823</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn38xx.html">cvmx_ciu_dint_cn38xx</a>           <a class="code" href="unioncvmx__ciu__dint.html#ab8aa9860812ef055909b51ecbb19cd63">cn58xxp1</a>;
<a name="l02824"></a><a class="code" href="unioncvmx__ciu__dint.html#a089c8340750ac79572d03d0885936435">02824</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn52xx.html">cvmx_ciu_dint_cn52xx</a>           <a class="code" href="unioncvmx__ciu__dint.html#a089c8340750ac79572d03d0885936435">cn61xx</a>;
<a name="l02825"></a><a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn63xx.html">02825</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn63xx.html">cvmx_ciu_dint_cn63xx</a> {
<a name="l02826"></a>02826 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02827"></a>02827 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn63xx.html#ac1bdbb0347da7f1f4f08f9104371fbf0">reserved_6_63</a>                : 58;
<a name="l02828"></a>02828     uint64_t <a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn63xx.html#aad382ed3e64b567401149164457dc298">dint</a>                         : 6;  <span class="comment">/**&lt; Send DINT pulse to PP vector */</span>
<a name="l02829"></a>02829 <span class="preprocessor">#else</span>
<a name="l02830"></a><a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn63xx.html#aad382ed3e64b567401149164457dc298">02830</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn63xx.html#aad382ed3e64b567401149164457dc298">dint</a>                         : 6;
<a name="l02831"></a><a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn63xx.html#ac1bdbb0347da7f1f4f08f9104371fbf0">02831</a>     uint64_t <a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn63xx.html#ac1bdbb0347da7f1f4f08f9104371fbf0">reserved_6_63</a>                : 58;
<a name="l02832"></a>02832 <span class="preprocessor">#endif</span>
<a name="l02833"></a>02833 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__dint.html#ab638cd07342da3aadc68bd5a235c476e">cn63xx</a>;
<a name="l02834"></a><a class="code" href="unioncvmx__ciu__dint.html#a23182bc9179be874a958daaa474f675c">02834</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn63xx.html">cvmx_ciu_dint_cn63xx</a>           <a class="code" href="unioncvmx__ciu__dint.html#a23182bc9179be874a958daaa474f675c">cn63xxp1</a>;
<a name="l02835"></a><a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn66xx.html">02835</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn66xx.html">cvmx_ciu_dint_cn66xx</a> {
<a name="l02836"></a>02836 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02837"></a>02837 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn66xx.html#a5edd2077ffb3b77cbd793f6ca38e77b3">reserved_10_63</a>               : 54;
<a name="l02838"></a>02838     uint64_t <a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn66xx.html#a1132f1c95c84fa9ddb2e77bf056fdbed">dint</a>                         : 10; <span class="comment">/**&lt; Send DINT pulse to PP vector */</span>
<a name="l02839"></a>02839 <span class="preprocessor">#else</span>
<a name="l02840"></a><a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn66xx.html#a1132f1c95c84fa9ddb2e77bf056fdbed">02840</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn66xx.html#a1132f1c95c84fa9ddb2e77bf056fdbed">dint</a>                         : 10;
<a name="l02841"></a><a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn66xx.html#a5edd2077ffb3b77cbd793f6ca38e77b3">02841</a>     uint64_t <a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn66xx.html#a5edd2077ffb3b77cbd793f6ca38e77b3">reserved_10_63</a>               : 54;
<a name="l02842"></a>02842 <span class="preprocessor">#endif</span>
<a name="l02843"></a>02843 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__dint.html#ae0fdeed5bafff618d1dcdaf7545c27a0">cn66xx</a>;
<a name="l02844"></a><a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn68xx.html">02844</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn68xx.html">cvmx_ciu_dint_cn68xx</a> {
<a name="l02845"></a>02845 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02846"></a>02846 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn68xx.html#ab19263c298c51769718d9794a6c6665c">reserved_32_63</a>               : 32;
<a name="l02847"></a>02847     uint64_t <a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn68xx.html#a766fed78b1a23cffca551a76eb2ddfd0">dint</a>                         : 32; <span class="comment">/**&lt; Send DINT pulse to PP vector */</span>
<a name="l02848"></a>02848 <span class="preprocessor">#else</span>
<a name="l02849"></a><a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn68xx.html#a766fed78b1a23cffca551a76eb2ddfd0">02849</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn68xx.html#a766fed78b1a23cffca551a76eb2ddfd0">dint</a>                         : 32;
<a name="l02850"></a><a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn68xx.html#ab19263c298c51769718d9794a6c6665c">02850</a>     uint64_t <a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn68xx.html#ab19263c298c51769718d9794a6c6665c">reserved_32_63</a>               : 32;
<a name="l02851"></a>02851 <span class="preprocessor">#endif</span>
<a name="l02852"></a>02852 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__dint.html#a5312bc396d72cf36772fe26155cd30bb">cn68xx</a>;
<a name="l02853"></a><a class="code" href="unioncvmx__ciu__dint.html#a1addc08eb512bf933849cfd6250aa994">02853</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn68xx.html">cvmx_ciu_dint_cn68xx</a>           <a class="code" href="unioncvmx__ciu__dint.html#a1addc08eb512bf933849cfd6250aa994">cn68xxp1</a>;
<a name="l02854"></a><a class="code" href="unioncvmx__ciu__dint.html#a23e348a03f6d4f9ad0c9f39db800f925">02854</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn52xx.html">cvmx_ciu_dint_cn52xx</a>           <a class="code" href="unioncvmx__ciu__dint.html#a23e348a03f6d4f9ad0c9f39db800f925">cn70xx</a>;
<a name="l02855"></a><a class="code" href="unioncvmx__ciu__dint.html#a20f35e8cc68222a241a28ffbd15590df">02855</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn52xx.html">cvmx_ciu_dint_cn52xx</a>           <a class="code" href="unioncvmx__ciu__dint.html#a20f35e8cc68222a241a28ffbd15590df">cn70xxp1</a>;
<a name="l02856"></a><a class="code" href="unioncvmx__ciu__dint.html#a66924075a52bebd2d0dcd8527e7bb3de">02856</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn38xx.html">cvmx_ciu_dint_cn38xx</a>           <a class="code" href="unioncvmx__ciu__dint.html#a66924075a52bebd2d0dcd8527e7bb3de">cn73xx</a>;
<a name="l02857"></a><a class="code" href="unioncvmx__ciu__dint.html#a65d53e037b81040bab4a9b6610ecb3ed">02857</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__s.html">cvmx_ciu_dint_s</a>                <a class="code" href="unioncvmx__ciu__dint.html#a65d53e037b81040bab4a9b6610ecb3ed">cn78xx</a>;
<a name="l02858"></a><a class="code" href="unioncvmx__ciu__dint.html#ab66e18ec5d90dc780a9e5191c330b9f8">02858</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__s.html">cvmx_ciu_dint_s</a>                <a class="code" href="unioncvmx__ciu__dint.html#ab66e18ec5d90dc780a9e5191c330b9f8">cn78xxp1</a>;
<a name="l02859"></a><a class="code" href="unioncvmx__ciu__dint.html#ab213b3ce777d3d93deb05dea2bec9e70">02859</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn52xx.html">cvmx_ciu_dint_cn52xx</a>           <a class="code" href="unioncvmx__ciu__dint.html#ab213b3ce777d3d93deb05dea2bec9e70">cnf71xx</a>;
<a name="l02860"></a><a class="code" href="unioncvmx__ciu__dint.html#a4c9cb07fa24f9996fdd59f2179b7012c">02860</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__dint_1_1cvmx__ciu__dint__cn38xx.html">cvmx_ciu_dint_cn38xx</a>           <a class="code" href="unioncvmx__ciu__dint.html#a4c9cb07fa24f9996fdd59f2179b7012c">cnf75xx</a>;
<a name="l02861"></a>02861 };
<a name="l02862"></a><a class="code" href="cvmx-ciu-defs_8h.html#a06d7684e69367e46983974dd336c4b3a">02862</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__dint.html" title="cvmx_ciu_dint">cvmx_ciu_dint</a> <a class="code" href="unioncvmx__ciu__dint.html" title="cvmx_ciu_dint">cvmx_ciu_dint_t</a>;
<a name="l02863"></a>02863 <span class="comment"></span>
<a name="l02864"></a>02864 <span class="comment">/**</span>
<a name="l02865"></a>02865 <span class="comment"> * cvmx_ciu_en2_io#_int</span>
<a name="l02866"></a>02866 <span class="comment"> *</span>
<a name="l02867"></a>02867 <span class="comment"> * CIU_EN2_IO0_INT is for PEM0, CIU_EN2_IO1_INT is reserved.</span>
<a name="l02868"></a>02868 <span class="comment"> *</span>
<a name="l02869"></a>02869 <span class="comment"> */</span>
<a name="l02870"></a><a class="code" href="unioncvmx__ciu__en2__iox__int.html">02870</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__en2__iox__int.html" title="cvmx_ciu_en2_io::_int">cvmx_ciu_en2_iox_int</a> {
<a name="l02871"></a><a class="code" href="unioncvmx__ciu__en2__iox__int.html#ac5a7d655b944fe2b4b16fc013a571f2b">02871</a>     uint64_t <a class="code" href="unioncvmx__ciu__en2__iox__int.html#ac5a7d655b944fe2b4b16fc013a571f2b">u64</a>;
<a name="l02872"></a><a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__s.html">02872</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__s.html">cvmx_ciu_en2_iox_int_s</a> {
<a name="l02873"></a>02873 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02874"></a>02874 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__s.html#afb9afc70ed993e5e684686089eb86adb">reserved_20_63</a>               : 44;
<a name="l02875"></a>02875     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__s.html#a3f9bf71fc6d8f643740527c1ad84726c">bch</a>                          : 1;  <span class="comment">/**&lt; BCH interrupt enable */</span>
<a name="l02876"></a>02876     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__s.html#a1ebc9e3fa87178f4dd108f3e355bf564">agl_drp</a>                      : 1;  <span class="comment">/**&lt; AGL_DRP interrupt enable */</span>
<a name="l02877"></a>02877     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__s.html#ade570475f0586e11767ef093477dc380">ocla</a>                         : 1;  <span class="comment">/**&lt; OCLA interrupt enable */</span>
<a name="l02878"></a>02878     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__s.html#a5791c2f152faaddef3cfa9f5d7cc3937">sata</a>                         : 1;  <span class="comment">/**&lt; SATA interrupt enable */</span>
<a name="l02879"></a>02879     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__s.html#ae6c1df43fe9f038079e29d7a807ad76a">reserved_15_15</a>               : 1;
<a name="l02880"></a>02880     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__s.html#aab6cb9dbb824264b89f030c6b3dbac6c">endor</a>                        : 2;  <span class="comment">/**&lt; ENDOR PHY interrupts enable */</span>
<a name="l02881"></a>02881     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__s.html#a6fc7a1fb1164ba5a0886531624499719">eoi</a>                          : 1;  <span class="comment">/**&lt; EOI rsl interrupt enable */</span>
<a name="l02882"></a>02882     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__s.html#ae9e5b5969454b845d441ef548883154f">reserved_10_11</a>               : 2;
<a name="l02883"></a>02883     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__s.html#a006df807905641c5e36bceb654fbb122">timer</a>                        : 6;  <span class="comment">/**&lt; General timer 4-9 interrupt enable */</span>
<a name="l02884"></a>02884     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__s.html#a567526a7abfb21e3a52f050e124e6e0c">reserved_0_3</a>                 : 4;
<a name="l02885"></a>02885 <span class="preprocessor">#else</span>
<a name="l02886"></a><a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__s.html#a567526a7abfb21e3a52f050e124e6e0c">02886</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__s.html#a567526a7abfb21e3a52f050e124e6e0c">reserved_0_3</a>                 : 4;
<a name="l02887"></a><a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__s.html#a006df807905641c5e36bceb654fbb122">02887</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__s.html#a006df807905641c5e36bceb654fbb122">timer</a>                        : 6;
<a name="l02888"></a><a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__s.html#ae9e5b5969454b845d441ef548883154f">02888</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__s.html#ae9e5b5969454b845d441ef548883154f">reserved_10_11</a>               : 2;
<a name="l02889"></a><a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__s.html#a6fc7a1fb1164ba5a0886531624499719">02889</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__s.html#a6fc7a1fb1164ba5a0886531624499719">eoi</a>                          : 1;
<a name="l02890"></a><a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__s.html#aab6cb9dbb824264b89f030c6b3dbac6c">02890</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__s.html#aab6cb9dbb824264b89f030c6b3dbac6c">endor</a>                        : 2;
<a name="l02891"></a><a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__s.html#ae6c1df43fe9f038079e29d7a807ad76a">02891</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__s.html#ae6c1df43fe9f038079e29d7a807ad76a">reserved_15_15</a>               : 1;
<a name="l02892"></a><a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__s.html#a5791c2f152faaddef3cfa9f5d7cc3937">02892</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__s.html#a5791c2f152faaddef3cfa9f5d7cc3937">sata</a>                         : 1;
<a name="l02893"></a><a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__s.html#ade570475f0586e11767ef093477dc380">02893</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__s.html#ade570475f0586e11767ef093477dc380">ocla</a>                         : 1;
<a name="l02894"></a><a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__s.html#a1ebc9e3fa87178f4dd108f3e355bf564">02894</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__s.html#a1ebc9e3fa87178f4dd108f3e355bf564">agl_drp</a>                      : 1;
<a name="l02895"></a><a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__s.html#a3f9bf71fc6d8f643740527c1ad84726c">02895</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__s.html#a3f9bf71fc6d8f643740527c1ad84726c">bch</a>                          : 1;
<a name="l02896"></a><a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__s.html#afb9afc70ed993e5e684686089eb86adb">02896</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__s.html#afb9afc70ed993e5e684686089eb86adb">reserved_20_63</a>               : 44;
<a name="l02897"></a>02897 <span class="preprocessor">#endif</span>
<a name="l02898"></a>02898 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__en2__iox__int.html#a236cb1b8c82454b9b0193811f2e25acb">s</a>;
<a name="l02899"></a><a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__cn61xx.html">02899</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__cn61xx.html">cvmx_ciu_en2_iox_int_cn61xx</a> {
<a name="l02900"></a>02900 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02901"></a>02901 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__cn61xx.html#ae7c6b97f31986dfbe2ae05e5cd34bb73">reserved_10_63</a>               : 54;
<a name="l02902"></a>02902     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__cn61xx.html#a6d43ddd83562e52440dfc6b9fef02b9c">timer</a>                        : 6;  <span class="comment">/**&lt; General timer 4-9 interrupt enable */</span>
<a name="l02903"></a>02903     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__cn61xx.html#a4be1d52e98205b8a53d446c5d9fd1c29">reserved_0_3</a>                 : 4;
<a name="l02904"></a>02904 <span class="preprocessor">#else</span>
<a name="l02905"></a><a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__cn61xx.html#a4be1d52e98205b8a53d446c5d9fd1c29">02905</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__cn61xx.html#a4be1d52e98205b8a53d446c5d9fd1c29">reserved_0_3</a>                 : 4;
<a name="l02906"></a><a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__cn61xx.html#a6d43ddd83562e52440dfc6b9fef02b9c">02906</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__cn61xx.html#a6d43ddd83562e52440dfc6b9fef02b9c">timer</a>                        : 6;
<a name="l02907"></a><a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__cn61xx.html#ae7c6b97f31986dfbe2ae05e5cd34bb73">02907</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__cn61xx.html#ae7c6b97f31986dfbe2ae05e5cd34bb73">reserved_10_63</a>               : 54;
<a name="l02908"></a>02908 <span class="preprocessor">#endif</span>
<a name="l02909"></a>02909 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__en2__iox__int.html#ae6d7daa529a54bffb8377eab8a5da43d">cn61xx</a>;
<a name="l02910"></a><a class="code" href="unioncvmx__ciu__en2__iox__int.html#a9ea147ba805a068dc2a0ddfd004db7fb">02910</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__cn61xx.html">cvmx_ciu_en2_iox_int_cn61xx</a>    <a class="code" href="unioncvmx__ciu__en2__iox__int.html#a9ea147ba805a068dc2a0ddfd004db7fb">cn66xx</a>;
<a name="l02911"></a><a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__cn70xx.html">02911</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__cn70xx.html">cvmx_ciu_en2_iox_int_cn70xx</a> {
<a name="l02912"></a>02912 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02913"></a>02913 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__cn70xx.html#a8f0a31fa1e70b7d71a207a4637c8fc5b">reserved_20_63</a>               : 44;
<a name="l02914"></a>02914     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__cn70xx.html#aec66a6da008b74c29bb68b4e6d0e8ace">bch</a>                          : 1;  <span class="comment">/**&lt; BCH interrupt enable */</span>
<a name="l02915"></a>02915     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__cn70xx.html#a93f180d717de31d7564fb613d8b64df3">agl_drp</a>                      : 1;  <span class="comment">/**&lt; AGL_DRP interrupt enable */</span>
<a name="l02916"></a>02916     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__cn70xx.html#a88452ce7a594762196816fce146a9026">ocla</a>                         : 1;  <span class="comment">/**&lt; OCLA interrupt enable */</span>
<a name="l02917"></a>02917     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__cn70xx.html#aa1effba553c103b7adbf9821e62e95a4">sata</a>                         : 1;  <span class="comment">/**&lt; SATA interrupt enable */</span>
<a name="l02918"></a>02918     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__cn70xx.html#ae56db9d0a83ca620531300138771b9bd">reserved_10_15</a>               : 6;
<a name="l02919"></a>02919     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__cn70xx.html#a33fcecbaccf8bb4e6bab50b22e7f5799">timer</a>                        : 6;  <span class="comment">/**&lt; General timer 4-9 interrupt enable */</span>
<a name="l02920"></a>02920     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__cn70xx.html#a2cad94995a1d767ccf949fedb2912cbf">reserved_0_3</a>                 : 4;
<a name="l02921"></a>02921 <span class="preprocessor">#else</span>
<a name="l02922"></a><a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__cn70xx.html#a2cad94995a1d767ccf949fedb2912cbf">02922</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__cn70xx.html#a2cad94995a1d767ccf949fedb2912cbf">reserved_0_3</a>                 : 4;
<a name="l02923"></a><a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__cn70xx.html#a33fcecbaccf8bb4e6bab50b22e7f5799">02923</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__cn70xx.html#a33fcecbaccf8bb4e6bab50b22e7f5799">timer</a>                        : 6;
<a name="l02924"></a><a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__cn70xx.html#ae56db9d0a83ca620531300138771b9bd">02924</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__cn70xx.html#ae56db9d0a83ca620531300138771b9bd">reserved_10_15</a>               : 6;
<a name="l02925"></a><a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__cn70xx.html#aa1effba553c103b7adbf9821e62e95a4">02925</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__cn70xx.html#aa1effba553c103b7adbf9821e62e95a4">sata</a>                         : 1;
<a name="l02926"></a><a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__cn70xx.html#a88452ce7a594762196816fce146a9026">02926</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__cn70xx.html#a88452ce7a594762196816fce146a9026">ocla</a>                         : 1;
<a name="l02927"></a><a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__cn70xx.html#a93f180d717de31d7564fb613d8b64df3">02927</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__cn70xx.html#a93f180d717de31d7564fb613d8b64df3">agl_drp</a>                      : 1;
<a name="l02928"></a><a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__cn70xx.html#aec66a6da008b74c29bb68b4e6d0e8ace">02928</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__cn70xx.html#aec66a6da008b74c29bb68b4e6d0e8ace">bch</a>                          : 1;
<a name="l02929"></a><a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__cn70xx.html#a8f0a31fa1e70b7d71a207a4637c8fc5b">02929</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__cn70xx.html#a8f0a31fa1e70b7d71a207a4637c8fc5b">reserved_20_63</a>               : 44;
<a name="l02930"></a>02930 <span class="preprocessor">#endif</span>
<a name="l02931"></a>02931 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__en2__iox__int.html#ad64e589e96bea9db032ca150c80c8b20">cn70xx</a>;
<a name="l02932"></a><a class="code" href="unioncvmx__ciu__en2__iox__int.html#a42f0ea3cdf065fa32a02cb54b1359e3b">02932</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__cn70xx.html">cvmx_ciu_en2_iox_int_cn70xx</a>    <a class="code" href="unioncvmx__ciu__en2__iox__int.html#a42f0ea3cdf065fa32a02cb54b1359e3b">cn70xxp1</a>;
<a name="l02933"></a><a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__cnf71xx.html">02933</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__cnf71xx.html">cvmx_ciu_en2_iox_int_cnf71xx</a> {
<a name="l02934"></a>02934 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02935"></a>02935 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__cnf71xx.html#a0c6fe78a9e1a329f7d5eaa636753cec9">reserved_15_63</a>               : 49;
<a name="l02936"></a>02936     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__cnf71xx.html#aee12d629323f4784f740bb6b5209e43c">endor</a>                        : 2;  <span class="comment">/**&lt; ENDOR PHY interrupts enable */</span>
<a name="l02937"></a>02937     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__cnf71xx.html#ad99c1f88c460a526870a13ae22171c1c">eoi</a>                          : 1;  <span class="comment">/**&lt; EOI rsl interrupt enable */</span>
<a name="l02938"></a>02938     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__cnf71xx.html#a7938ad0d91ee865d5e0590a3cd0c4b07">reserved_10_11</a>               : 2;
<a name="l02939"></a>02939     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__cnf71xx.html#a1bb4fbfb2529c0715ba7c480bd777660">timer</a>                        : 6;  <span class="comment">/**&lt; General timer 4-9 interrupt enable */</span>
<a name="l02940"></a>02940     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__cnf71xx.html#aa5b085297525943c540d4662ecfcb9da">reserved_0_3</a>                 : 4;
<a name="l02941"></a>02941 <span class="preprocessor">#else</span>
<a name="l02942"></a><a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__cnf71xx.html#aa5b085297525943c540d4662ecfcb9da">02942</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__cnf71xx.html#aa5b085297525943c540d4662ecfcb9da">reserved_0_3</a>                 : 4;
<a name="l02943"></a><a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__cnf71xx.html#a1bb4fbfb2529c0715ba7c480bd777660">02943</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__cnf71xx.html#a1bb4fbfb2529c0715ba7c480bd777660">timer</a>                        : 6;
<a name="l02944"></a><a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__cnf71xx.html#a7938ad0d91ee865d5e0590a3cd0c4b07">02944</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__cnf71xx.html#a7938ad0d91ee865d5e0590a3cd0c4b07">reserved_10_11</a>               : 2;
<a name="l02945"></a><a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__cnf71xx.html#ad99c1f88c460a526870a13ae22171c1c">02945</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__cnf71xx.html#ad99c1f88c460a526870a13ae22171c1c">eoi</a>                          : 1;
<a name="l02946"></a><a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__cnf71xx.html#aee12d629323f4784f740bb6b5209e43c">02946</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__cnf71xx.html#aee12d629323f4784f740bb6b5209e43c">endor</a>                        : 2;
<a name="l02947"></a><a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__cnf71xx.html#a0c6fe78a9e1a329f7d5eaa636753cec9">02947</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int_1_1cvmx__ciu__en2__iox__int__cnf71xx.html#a0c6fe78a9e1a329f7d5eaa636753cec9">reserved_15_63</a>               : 49;
<a name="l02948"></a>02948 <span class="preprocessor">#endif</span>
<a name="l02949"></a>02949 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__en2__iox__int.html#add7c776e12429be0d7754797be9d404b">cnf71xx</a>;
<a name="l02950"></a>02950 };
<a name="l02951"></a><a class="code" href="cvmx-ciu-defs_8h.html#af5b201ac63e4a2d6938949d52c267963">02951</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__en2__iox__int.html" title="cvmx_ciu_en2_io::_int">cvmx_ciu_en2_iox_int</a> <a class="code" href="unioncvmx__ciu__en2__iox__int.html" title="cvmx_ciu_en2_io::_int">cvmx_ciu_en2_iox_int_t</a>;
<a name="l02952"></a>02952 <span class="comment"></span>
<a name="l02953"></a>02953 <span class="comment">/**</span>
<a name="l02954"></a>02954 <span class="comment"> * cvmx_ciu_en2_io#_int_w1c</span>
<a name="l02955"></a>02955 <span class="comment"> *</span>
<a name="l02956"></a>02956 <span class="comment"> * CIU_EN2_IO0_INT_W1C is for PEM0, CIU_EN2_IO1_INT_W1C is reserved.</span>
<a name="l02957"></a>02957 <span class="comment"> *</span>
<a name="l02958"></a>02958 <span class="comment"> */</span>
<a name="l02959"></a><a class="code" href="unioncvmx__ciu__en2__iox__int__w1c.html">02959</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__en2__iox__int__w1c.html" title="cvmx_ciu_en2_io::_int_w1c">cvmx_ciu_en2_iox_int_w1c</a> {
<a name="l02960"></a><a class="code" href="unioncvmx__ciu__en2__iox__int__w1c.html#af5950e9f58d94d212a58038bccda5aba">02960</a>     uint64_t <a class="code" href="unioncvmx__ciu__en2__iox__int__w1c.html#af5950e9f58d94d212a58038bccda5aba">u64</a>;
<a name="l02961"></a><a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__s.html">02961</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__s.html">cvmx_ciu_en2_iox_int_w1c_s</a> {
<a name="l02962"></a>02962 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02963"></a>02963 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__s.html#a9d52aae76b402b79b6ddf3879b9417bf">reserved_20_63</a>               : 44;
<a name="l02964"></a>02964     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__s.html#aa299c3ef816f9c8b6d801878ba4fa801">bch</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear BCH interrupt enable */</span>
<a name="l02965"></a>02965     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__s.html#a8d984acde8de49a5ff90a669d3349f48">agl_drp</a>                      : 1;  <span class="comment">/**&lt; Write 1 to clear AGL_DRP interrupt enable */</span>
<a name="l02966"></a>02966     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__s.html#ad677897ee38c5a643784bfd74fc70aec">ocla</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear OCLA interrupt enable */</span>
<a name="l02967"></a>02967     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__s.html#a06ab27e9f77a86a873898038b502b342">sata</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear SATA interrupt enable */</span>
<a name="l02968"></a>02968     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__s.html#acbcf7863ec5b9df0bd376950d4c5ce92">reserved_15_15</a>               : 1;
<a name="l02969"></a>02969     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__s.html#afbc4de653ca2c59b81e289c154dcf5ec">endor</a>                        : 2;  <span class="comment">/**&lt; Write 1 to clear ENDOR PHY interrupts enable */</span>
<a name="l02970"></a>02970     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__s.html#a72543dce15420e43e3872a6749de4984">eoi</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear EOI rsl interrupt enable */</span>
<a name="l02971"></a>02971     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__s.html#a76721a78a807f62d6fced8f161f2098a">reserved_10_11</a>               : 2;
<a name="l02972"></a>02972     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__s.html#a1c52ec2a63fbc293ac955dc537a1640b">timer</a>                        : 6;  <span class="comment">/**&lt; Write 1 to clear General timer 4-9 interrupt enable */</span>
<a name="l02973"></a>02973     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__s.html#add4dd296aa1057ee3f052d6d5378fa3f">reserved_0_3</a>                 : 4;
<a name="l02974"></a>02974 <span class="preprocessor">#else</span>
<a name="l02975"></a><a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__s.html#add4dd296aa1057ee3f052d6d5378fa3f">02975</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__s.html#add4dd296aa1057ee3f052d6d5378fa3f">reserved_0_3</a>                 : 4;
<a name="l02976"></a><a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__s.html#a1c52ec2a63fbc293ac955dc537a1640b">02976</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__s.html#a1c52ec2a63fbc293ac955dc537a1640b">timer</a>                        : 6;
<a name="l02977"></a><a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__s.html#a76721a78a807f62d6fced8f161f2098a">02977</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__s.html#a76721a78a807f62d6fced8f161f2098a">reserved_10_11</a>               : 2;
<a name="l02978"></a><a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__s.html#a72543dce15420e43e3872a6749de4984">02978</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__s.html#a72543dce15420e43e3872a6749de4984">eoi</a>                          : 1;
<a name="l02979"></a><a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__s.html#afbc4de653ca2c59b81e289c154dcf5ec">02979</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__s.html#afbc4de653ca2c59b81e289c154dcf5ec">endor</a>                        : 2;
<a name="l02980"></a><a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__s.html#acbcf7863ec5b9df0bd376950d4c5ce92">02980</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__s.html#acbcf7863ec5b9df0bd376950d4c5ce92">reserved_15_15</a>               : 1;
<a name="l02981"></a><a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__s.html#a06ab27e9f77a86a873898038b502b342">02981</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__s.html#a06ab27e9f77a86a873898038b502b342">sata</a>                         : 1;
<a name="l02982"></a><a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__s.html#ad677897ee38c5a643784bfd74fc70aec">02982</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__s.html#ad677897ee38c5a643784bfd74fc70aec">ocla</a>                         : 1;
<a name="l02983"></a><a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__s.html#a8d984acde8de49a5ff90a669d3349f48">02983</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__s.html#a8d984acde8de49a5ff90a669d3349f48">agl_drp</a>                      : 1;
<a name="l02984"></a><a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__s.html#aa299c3ef816f9c8b6d801878ba4fa801">02984</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__s.html#aa299c3ef816f9c8b6d801878ba4fa801">bch</a>                          : 1;
<a name="l02985"></a><a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__s.html#a9d52aae76b402b79b6ddf3879b9417bf">02985</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__s.html#a9d52aae76b402b79b6ddf3879b9417bf">reserved_20_63</a>               : 44;
<a name="l02986"></a>02986 <span class="preprocessor">#endif</span>
<a name="l02987"></a>02987 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__en2__iox__int__w1c.html#aa2583f94e98c52212cddfa6d2b0f0bfd">s</a>;
<a name="l02988"></a><a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__cn61xx.html">02988</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__cn61xx.html">cvmx_ciu_en2_iox_int_w1c_cn61xx</a> {
<a name="l02989"></a>02989 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02990"></a>02990 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__cn61xx.html#a5b0023c0bc2df8860c4386956d1a4573">reserved_10_63</a>               : 54;
<a name="l02991"></a>02991     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__cn61xx.html#aede16aab39de0dc199373dbe370a6938">timer</a>                        : 6;  <span class="comment">/**&lt; Write 1 to clear General timer 4-9 interrupt enable */</span>
<a name="l02992"></a>02992     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__cn61xx.html#a44c4f1f6a1768b39fccaeeb7358dc058">reserved_0_3</a>                 : 4;
<a name="l02993"></a>02993 <span class="preprocessor">#else</span>
<a name="l02994"></a><a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__cn61xx.html#a44c4f1f6a1768b39fccaeeb7358dc058">02994</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__cn61xx.html#a44c4f1f6a1768b39fccaeeb7358dc058">reserved_0_3</a>                 : 4;
<a name="l02995"></a><a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__cn61xx.html#aede16aab39de0dc199373dbe370a6938">02995</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__cn61xx.html#aede16aab39de0dc199373dbe370a6938">timer</a>                        : 6;
<a name="l02996"></a><a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__cn61xx.html#a5b0023c0bc2df8860c4386956d1a4573">02996</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__cn61xx.html#a5b0023c0bc2df8860c4386956d1a4573">reserved_10_63</a>               : 54;
<a name="l02997"></a>02997 <span class="preprocessor">#endif</span>
<a name="l02998"></a>02998 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__en2__iox__int__w1c.html#a3df39d5e7cbf8ba9fba26940c122f8ca">cn61xx</a>;
<a name="l02999"></a><a class="code" href="unioncvmx__ciu__en2__iox__int__w1c.html#ad8d3fc6778a1bb28cd473bc7c3605823">02999</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__cn61xx.html">cvmx_ciu_en2_iox_int_w1c_cn61xx</a> <a class="code" href="unioncvmx__ciu__en2__iox__int__w1c.html#ad8d3fc6778a1bb28cd473bc7c3605823">cn66xx</a>;
<a name="l03000"></a><a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__cn70xx.html">03000</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__cn70xx.html">cvmx_ciu_en2_iox_int_w1c_cn70xx</a> {
<a name="l03001"></a>03001 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03002"></a>03002 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__cn70xx.html#aeb8cab76be4fa73dcd2919a0dc3d347d">reserved_20_63</a>               : 44;
<a name="l03003"></a>03003     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__cn70xx.html#a0f889a913f3bd880d6c4be6a8e7a7b13">bch</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear BCH interrupt enable */</span>
<a name="l03004"></a>03004     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__cn70xx.html#a1930a2c25927f9043fb8b2b4d271fc9b">agl_drp</a>                      : 1;  <span class="comment">/**&lt; Write 1 to clear AGL_DRP interrupt enable */</span>
<a name="l03005"></a>03005     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__cn70xx.html#a1f74a3656bdb99d119d28e827bd38ef7">ocla</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear OCLA interrupt enable */</span>
<a name="l03006"></a>03006     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__cn70xx.html#a287661e021a46a0186485f0aa41b33cf">sata</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear SATA interrupt enable */</span>
<a name="l03007"></a>03007     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__cn70xx.html#ac5b45560b21a2597757efa956b107336">reserved_10_15</a>               : 6;
<a name="l03008"></a>03008     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__cn70xx.html#a89acd43050556d399c9a854189f446fb">timer</a>                        : 6;  <span class="comment">/**&lt; Write 1 to clear General timer 4-9 interrupt enable */</span>
<a name="l03009"></a>03009     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__cn70xx.html#aff42dc2e35742dae377db269a6c19fa8">reserved_0_3</a>                 : 4;
<a name="l03010"></a>03010 <span class="preprocessor">#else</span>
<a name="l03011"></a><a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__cn70xx.html#aff42dc2e35742dae377db269a6c19fa8">03011</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__cn70xx.html#aff42dc2e35742dae377db269a6c19fa8">reserved_0_3</a>                 : 4;
<a name="l03012"></a><a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__cn70xx.html#a89acd43050556d399c9a854189f446fb">03012</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__cn70xx.html#a89acd43050556d399c9a854189f446fb">timer</a>                        : 6;
<a name="l03013"></a><a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__cn70xx.html#ac5b45560b21a2597757efa956b107336">03013</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__cn70xx.html#ac5b45560b21a2597757efa956b107336">reserved_10_15</a>               : 6;
<a name="l03014"></a><a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__cn70xx.html#a287661e021a46a0186485f0aa41b33cf">03014</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__cn70xx.html#a287661e021a46a0186485f0aa41b33cf">sata</a>                         : 1;
<a name="l03015"></a><a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__cn70xx.html#a1f74a3656bdb99d119d28e827bd38ef7">03015</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__cn70xx.html#a1f74a3656bdb99d119d28e827bd38ef7">ocla</a>                         : 1;
<a name="l03016"></a><a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__cn70xx.html#a1930a2c25927f9043fb8b2b4d271fc9b">03016</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__cn70xx.html#a1930a2c25927f9043fb8b2b4d271fc9b">agl_drp</a>                      : 1;
<a name="l03017"></a><a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__cn70xx.html#a0f889a913f3bd880d6c4be6a8e7a7b13">03017</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__cn70xx.html#a0f889a913f3bd880d6c4be6a8e7a7b13">bch</a>                          : 1;
<a name="l03018"></a><a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__cn70xx.html#aeb8cab76be4fa73dcd2919a0dc3d347d">03018</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__cn70xx.html#aeb8cab76be4fa73dcd2919a0dc3d347d">reserved_20_63</a>               : 44;
<a name="l03019"></a>03019 <span class="preprocessor">#endif</span>
<a name="l03020"></a>03020 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__en2__iox__int__w1c.html#ad465c2f2cdc487649fcb3f9343327e77">cn70xx</a>;
<a name="l03021"></a><a class="code" href="unioncvmx__ciu__en2__iox__int__w1c.html#a840c2491f99ed847ac671826cbbafcef">03021</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__cn70xx.html">cvmx_ciu_en2_iox_int_w1c_cn70xx</a> <a class="code" href="unioncvmx__ciu__en2__iox__int__w1c.html#a840c2491f99ed847ac671826cbbafcef">cn70xxp1</a>;
<a name="l03022"></a><a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__cnf71xx.html">03022</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__cnf71xx.html">cvmx_ciu_en2_iox_int_w1c_cnf71xx</a> {
<a name="l03023"></a>03023 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03024"></a>03024 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__cnf71xx.html#a555c44f55e3b56efcf6f711c2941a911">reserved_15_63</a>               : 49;
<a name="l03025"></a>03025     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__cnf71xx.html#a49e3df53718de0ddb95bd4140afe37a6">endor</a>                        : 2;  <span class="comment">/**&lt; Write 1 to clear ENDOR PHY interrupts enable */</span>
<a name="l03026"></a>03026     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__cnf71xx.html#abdbf145ac8ed0e94ac87c91205a6ebee">eoi</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear EOI rsl interrupt enable */</span>
<a name="l03027"></a>03027     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__cnf71xx.html#a9a4d2770dcc482508c36baf8245d817f">reserved_10_11</a>               : 2;
<a name="l03028"></a>03028     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__cnf71xx.html#af3ee8bf2eef3f732337bf561b94e4f18">timer</a>                        : 6;  <span class="comment">/**&lt; Write 1 to clear General timer 4-9 interrupt enable */</span>
<a name="l03029"></a>03029     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__cnf71xx.html#abb37ca8abf93cccfd847a2005bc106a8">reserved_0_3</a>                 : 4;
<a name="l03030"></a>03030 <span class="preprocessor">#else</span>
<a name="l03031"></a><a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__cnf71xx.html#abb37ca8abf93cccfd847a2005bc106a8">03031</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__cnf71xx.html#abb37ca8abf93cccfd847a2005bc106a8">reserved_0_3</a>                 : 4;
<a name="l03032"></a><a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__cnf71xx.html#af3ee8bf2eef3f732337bf561b94e4f18">03032</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__cnf71xx.html#af3ee8bf2eef3f732337bf561b94e4f18">timer</a>                        : 6;
<a name="l03033"></a><a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__cnf71xx.html#a9a4d2770dcc482508c36baf8245d817f">03033</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__cnf71xx.html#a9a4d2770dcc482508c36baf8245d817f">reserved_10_11</a>               : 2;
<a name="l03034"></a><a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__cnf71xx.html#abdbf145ac8ed0e94ac87c91205a6ebee">03034</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__cnf71xx.html#abdbf145ac8ed0e94ac87c91205a6ebee">eoi</a>                          : 1;
<a name="l03035"></a><a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__cnf71xx.html#a49e3df53718de0ddb95bd4140afe37a6">03035</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__cnf71xx.html#a49e3df53718de0ddb95bd4140afe37a6">endor</a>                        : 2;
<a name="l03036"></a><a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__cnf71xx.html#a555c44f55e3b56efcf6f711c2941a911">03036</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1c_1_1cvmx__ciu__en2__iox__int__w1c__cnf71xx.html#a555c44f55e3b56efcf6f711c2941a911">reserved_15_63</a>               : 49;
<a name="l03037"></a>03037 <span class="preprocessor">#endif</span>
<a name="l03038"></a>03038 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__en2__iox__int__w1c.html#af5058885b895b9b2f435f93fa95d3e07">cnf71xx</a>;
<a name="l03039"></a>03039 };
<a name="l03040"></a><a class="code" href="cvmx-ciu-defs_8h.html#a40b05a32001e3b6819890e7130069540">03040</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__en2__iox__int__w1c.html" title="cvmx_ciu_en2_io::_int_w1c">cvmx_ciu_en2_iox_int_w1c</a> <a class="code" href="unioncvmx__ciu__en2__iox__int__w1c.html" title="cvmx_ciu_en2_io::_int_w1c">cvmx_ciu_en2_iox_int_w1c_t</a>;
<a name="l03041"></a>03041 <span class="comment"></span>
<a name="l03042"></a>03042 <span class="comment">/**</span>
<a name="l03043"></a>03043 <span class="comment"> * cvmx_ciu_en2_io#_int_w1s</span>
<a name="l03044"></a>03044 <span class="comment"> *</span>
<a name="l03045"></a>03045 <span class="comment"> * CIU_EN2_IO0_INT_W1S is for PEM0, CIU_EN2_IO1_INT_W1S is reserved.</span>
<a name="l03046"></a>03046 <span class="comment"> *</span>
<a name="l03047"></a>03047 <span class="comment"> */</span>
<a name="l03048"></a><a class="code" href="unioncvmx__ciu__en2__iox__int__w1s.html">03048</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__en2__iox__int__w1s.html" title="cvmx_ciu_en2_io::_int_w1s">cvmx_ciu_en2_iox_int_w1s</a> {
<a name="l03049"></a><a class="code" href="unioncvmx__ciu__en2__iox__int__w1s.html#ac517a34ded97994d812f35a9b735f6e8">03049</a>     uint64_t <a class="code" href="unioncvmx__ciu__en2__iox__int__w1s.html#ac517a34ded97994d812f35a9b735f6e8">u64</a>;
<a name="l03050"></a><a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__s.html">03050</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__s.html">cvmx_ciu_en2_iox_int_w1s_s</a> {
<a name="l03051"></a>03051 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03052"></a>03052 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__s.html#af97aa8610f339b18d4f5dbc26b164014">reserved_20_63</a>               : 44;
<a name="l03053"></a>03053     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__s.html#a559e6bbc343bcd1809cbbef84404cf18">bch</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set BCH interrupt enable */</span>
<a name="l03054"></a>03054     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__s.html#a8fd0424c8328b866fe1bf96a4b506b3c">agl_drp</a>                      : 1;  <span class="comment">/**&lt; Write 1 to set AGL_DRP interrupt enable */</span>
<a name="l03055"></a>03055     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__s.html#ac77cf16a5a5d2209fbec3be24f4b766c">ocla</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set OCLA interrupt enable */</span>
<a name="l03056"></a>03056     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__s.html#ace14b01335813fe7ebdbd439c977ec67">sata</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set SATA interrupt enable */</span>
<a name="l03057"></a>03057     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__s.html#adecd6b21192ac79b827f1b5b5eac0ac5">reserved_15_15</a>               : 1;
<a name="l03058"></a>03058     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__s.html#a05b6872e66bfb49d6d12c3e5d7a0382a">endor</a>                        : 2;  <span class="comment">/**&lt; Write 1 to set ENDOR PHY interrupts enable */</span>
<a name="l03059"></a>03059     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__s.html#a4b963cda2d19caf842df46698fe1a81f">eoi</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set EOI rsl interrupt enable */</span>
<a name="l03060"></a>03060     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__s.html#ab4b2e9e44c5142eb6a2f10fd751f88b8">reserved_10_11</a>               : 2;
<a name="l03061"></a>03061     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__s.html#a31e059783f2fef11030f03236f68e2ff">timer</a>                        : 6;  <span class="comment">/**&lt; Write 1 to set General timer 4-9 interrupt enables */</span>
<a name="l03062"></a>03062     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__s.html#ab7e82d8b1c04d576af3c411e2ff7eb22">reserved_0_3</a>                 : 4;
<a name="l03063"></a>03063 <span class="preprocessor">#else</span>
<a name="l03064"></a><a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__s.html#ab7e82d8b1c04d576af3c411e2ff7eb22">03064</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__s.html#ab7e82d8b1c04d576af3c411e2ff7eb22">reserved_0_3</a>                 : 4;
<a name="l03065"></a><a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__s.html#a31e059783f2fef11030f03236f68e2ff">03065</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__s.html#a31e059783f2fef11030f03236f68e2ff">timer</a>                        : 6;
<a name="l03066"></a><a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__s.html#ab4b2e9e44c5142eb6a2f10fd751f88b8">03066</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__s.html#ab4b2e9e44c5142eb6a2f10fd751f88b8">reserved_10_11</a>               : 2;
<a name="l03067"></a><a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__s.html#a4b963cda2d19caf842df46698fe1a81f">03067</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__s.html#a4b963cda2d19caf842df46698fe1a81f">eoi</a>                          : 1;
<a name="l03068"></a><a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__s.html#a05b6872e66bfb49d6d12c3e5d7a0382a">03068</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__s.html#a05b6872e66bfb49d6d12c3e5d7a0382a">endor</a>                        : 2;
<a name="l03069"></a><a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__s.html#adecd6b21192ac79b827f1b5b5eac0ac5">03069</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__s.html#adecd6b21192ac79b827f1b5b5eac0ac5">reserved_15_15</a>               : 1;
<a name="l03070"></a><a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__s.html#ace14b01335813fe7ebdbd439c977ec67">03070</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__s.html#ace14b01335813fe7ebdbd439c977ec67">sata</a>                         : 1;
<a name="l03071"></a><a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__s.html#ac77cf16a5a5d2209fbec3be24f4b766c">03071</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__s.html#ac77cf16a5a5d2209fbec3be24f4b766c">ocla</a>                         : 1;
<a name="l03072"></a><a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__s.html#a8fd0424c8328b866fe1bf96a4b506b3c">03072</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__s.html#a8fd0424c8328b866fe1bf96a4b506b3c">agl_drp</a>                      : 1;
<a name="l03073"></a><a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__s.html#a559e6bbc343bcd1809cbbef84404cf18">03073</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__s.html#a559e6bbc343bcd1809cbbef84404cf18">bch</a>                          : 1;
<a name="l03074"></a><a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__s.html#af97aa8610f339b18d4f5dbc26b164014">03074</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__s.html#af97aa8610f339b18d4f5dbc26b164014">reserved_20_63</a>               : 44;
<a name="l03075"></a>03075 <span class="preprocessor">#endif</span>
<a name="l03076"></a>03076 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__en2__iox__int__w1s.html#a11bd39d805faa679c7011a5f7bc3f2b6">s</a>;
<a name="l03077"></a><a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__cn61xx.html">03077</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__cn61xx.html">cvmx_ciu_en2_iox_int_w1s_cn61xx</a> {
<a name="l03078"></a>03078 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03079"></a>03079 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__cn61xx.html#ab494313b69396f048aaf0534a956f8a1">reserved_10_63</a>               : 54;
<a name="l03080"></a>03080     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__cn61xx.html#a5a0a616efbfc362410a240bfa00bf837">timer</a>                        : 6;  <span class="comment">/**&lt; Write 1 to set General timer 4-9 interrupt enables */</span>
<a name="l03081"></a>03081     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__cn61xx.html#ab53eee9b385cee074c147ad05985e73d">reserved_0_3</a>                 : 4;
<a name="l03082"></a>03082 <span class="preprocessor">#else</span>
<a name="l03083"></a><a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__cn61xx.html#ab53eee9b385cee074c147ad05985e73d">03083</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__cn61xx.html#ab53eee9b385cee074c147ad05985e73d">reserved_0_3</a>                 : 4;
<a name="l03084"></a><a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__cn61xx.html#a5a0a616efbfc362410a240bfa00bf837">03084</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__cn61xx.html#a5a0a616efbfc362410a240bfa00bf837">timer</a>                        : 6;
<a name="l03085"></a><a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__cn61xx.html#ab494313b69396f048aaf0534a956f8a1">03085</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__cn61xx.html#ab494313b69396f048aaf0534a956f8a1">reserved_10_63</a>               : 54;
<a name="l03086"></a>03086 <span class="preprocessor">#endif</span>
<a name="l03087"></a>03087 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__en2__iox__int__w1s.html#ac2b4b1d23fa71f872d90321138ff6e2c">cn61xx</a>;
<a name="l03088"></a><a class="code" href="unioncvmx__ciu__en2__iox__int__w1s.html#add2551fdeda3211aada542a127e3e2a0">03088</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__cn61xx.html">cvmx_ciu_en2_iox_int_w1s_cn61xx</a> <a class="code" href="unioncvmx__ciu__en2__iox__int__w1s.html#add2551fdeda3211aada542a127e3e2a0">cn66xx</a>;
<a name="l03089"></a><a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__cn70xx.html">03089</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__cn70xx.html">cvmx_ciu_en2_iox_int_w1s_cn70xx</a> {
<a name="l03090"></a>03090 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03091"></a>03091 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__cn70xx.html#aba4df4bb704fa60eead2101706cf275c">reserved_20_63</a>               : 44;
<a name="l03092"></a>03092     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__cn70xx.html#a035a654fd2f1bace6712a4f84881c9e5">bch</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set BCH interrupt enable */</span>
<a name="l03093"></a>03093     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__cn70xx.html#a8d1fa5fe54e9b545844c2495e7fb6836">agl_drp</a>                      : 1;  <span class="comment">/**&lt; Write 1 to set AGL_DRP interrupt enable */</span>
<a name="l03094"></a>03094     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__cn70xx.html#aa4eadf7bcc0f5d1a3ade14f7b3279af7">ocla</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set OCLA interrupt enable */</span>
<a name="l03095"></a>03095     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__cn70xx.html#a2c1a01c7ebe5a8e2ab7c72b4f094995f">sata</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set SATA interrupt enable */</span>
<a name="l03096"></a>03096     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__cn70xx.html#a4c8fb6a3f2a19f9a9e352b940a02b84f">reserved_10_15</a>               : 6;
<a name="l03097"></a>03097     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__cn70xx.html#ab0fb7d800f960474895100f78df154fe">timer</a>                        : 6;  <span class="comment">/**&lt; Write 1 to set General timer 4-9 interrupt enables */</span>
<a name="l03098"></a>03098     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__cn70xx.html#a2543385969e9be6e282c5715951bcee7">reserved_0_3</a>                 : 4;
<a name="l03099"></a>03099 <span class="preprocessor">#else</span>
<a name="l03100"></a><a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__cn70xx.html#a2543385969e9be6e282c5715951bcee7">03100</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__cn70xx.html#a2543385969e9be6e282c5715951bcee7">reserved_0_3</a>                 : 4;
<a name="l03101"></a><a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__cn70xx.html#ab0fb7d800f960474895100f78df154fe">03101</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__cn70xx.html#ab0fb7d800f960474895100f78df154fe">timer</a>                        : 6;
<a name="l03102"></a><a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__cn70xx.html#a4c8fb6a3f2a19f9a9e352b940a02b84f">03102</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__cn70xx.html#a4c8fb6a3f2a19f9a9e352b940a02b84f">reserved_10_15</a>               : 6;
<a name="l03103"></a><a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__cn70xx.html#a2c1a01c7ebe5a8e2ab7c72b4f094995f">03103</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__cn70xx.html#a2c1a01c7ebe5a8e2ab7c72b4f094995f">sata</a>                         : 1;
<a name="l03104"></a><a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__cn70xx.html#aa4eadf7bcc0f5d1a3ade14f7b3279af7">03104</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__cn70xx.html#aa4eadf7bcc0f5d1a3ade14f7b3279af7">ocla</a>                         : 1;
<a name="l03105"></a><a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__cn70xx.html#a8d1fa5fe54e9b545844c2495e7fb6836">03105</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__cn70xx.html#a8d1fa5fe54e9b545844c2495e7fb6836">agl_drp</a>                      : 1;
<a name="l03106"></a><a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__cn70xx.html#a035a654fd2f1bace6712a4f84881c9e5">03106</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__cn70xx.html#a035a654fd2f1bace6712a4f84881c9e5">bch</a>                          : 1;
<a name="l03107"></a><a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__cn70xx.html#aba4df4bb704fa60eead2101706cf275c">03107</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__cn70xx.html#aba4df4bb704fa60eead2101706cf275c">reserved_20_63</a>               : 44;
<a name="l03108"></a>03108 <span class="preprocessor">#endif</span>
<a name="l03109"></a>03109 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__en2__iox__int__w1s.html#a81abee1744f70704b2dc743cba92fd84">cn70xx</a>;
<a name="l03110"></a><a class="code" href="unioncvmx__ciu__en2__iox__int__w1s.html#a1215bf39ab5710894143f45138011b5a">03110</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__cn70xx.html">cvmx_ciu_en2_iox_int_w1s_cn70xx</a> <a class="code" href="unioncvmx__ciu__en2__iox__int__w1s.html#a1215bf39ab5710894143f45138011b5a">cn70xxp1</a>;
<a name="l03111"></a><a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__cnf71xx.html">03111</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__cnf71xx.html">cvmx_ciu_en2_iox_int_w1s_cnf71xx</a> {
<a name="l03112"></a>03112 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03113"></a>03113 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__cnf71xx.html#af0b786133be364c5b619f44b98f35683">reserved_15_63</a>               : 49;
<a name="l03114"></a>03114     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__cnf71xx.html#a8a15841a0f083decd6850fb74a27acb2">endor</a>                        : 2;  <span class="comment">/**&lt; Write 1 to set ENDOR PHY interrupts enable */</span>
<a name="l03115"></a>03115     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__cnf71xx.html#ac60a9f98dc137b54dd3447ea18d6bac2">eoi</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set EOI rsl interrupt enable */</span>
<a name="l03116"></a>03116     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__cnf71xx.html#ad144110335f2ef89f8c7e1e4579c004a">reserved_10_11</a>               : 2;
<a name="l03117"></a>03117     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__cnf71xx.html#aabc2e763a51e5caffccbdd4c4c29044e">timer</a>                        : 6;  <span class="comment">/**&lt; Write 1 to set General timer 4-9 interrupt enables */</span>
<a name="l03118"></a>03118     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__cnf71xx.html#a90de885ddb247e663cd84957d73ce346">reserved_0_3</a>                 : 4;
<a name="l03119"></a>03119 <span class="preprocessor">#else</span>
<a name="l03120"></a><a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__cnf71xx.html#a90de885ddb247e663cd84957d73ce346">03120</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__cnf71xx.html#a90de885ddb247e663cd84957d73ce346">reserved_0_3</a>                 : 4;
<a name="l03121"></a><a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__cnf71xx.html#aabc2e763a51e5caffccbdd4c4c29044e">03121</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__cnf71xx.html#aabc2e763a51e5caffccbdd4c4c29044e">timer</a>                        : 6;
<a name="l03122"></a><a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__cnf71xx.html#ad144110335f2ef89f8c7e1e4579c004a">03122</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__cnf71xx.html#ad144110335f2ef89f8c7e1e4579c004a">reserved_10_11</a>               : 2;
<a name="l03123"></a><a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__cnf71xx.html#ac60a9f98dc137b54dd3447ea18d6bac2">03123</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__cnf71xx.html#ac60a9f98dc137b54dd3447ea18d6bac2">eoi</a>                          : 1;
<a name="l03124"></a><a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__cnf71xx.html#a8a15841a0f083decd6850fb74a27acb2">03124</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__cnf71xx.html#a8a15841a0f083decd6850fb74a27acb2">endor</a>                        : 2;
<a name="l03125"></a><a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__cnf71xx.html#af0b786133be364c5b619f44b98f35683">03125</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__iox__int__w1s_1_1cvmx__ciu__en2__iox__int__w1s__cnf71xx.html#af0b786133be364c5b619f44b98f35683">reserved_15_63</a>               : 49;
<a name="l03126"></a>03126 <span class="preprocessor">#endif</span>
<a name="l03127"></a>03127 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__en2__iox__int__w1s.html#a61f038a070369632fb779f2c0a64f158">cnf71xx</a>;
<a name="l03128"></a>03128 };
<a name="l03129"></a><a class="code" href="cvmx-ciu-defs_8h.html#a7f9b2db9c80946f91473a18ad30a042d">03129</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__en2__iox__int__w1s.html" title="cvmx_ciu_en2_io::_int_w1s">cvmx_ciu_en2_iox_int_w1s</a> <a class="code" href="unioncvmx__ciu__en2__iox__int__w1s.html" title="cvmx_ciu_en2_io::_int_w1s">cvmx_ciu_en2_iox_int_w1s_t</a>;
<a name="l03130"></a>03130 <span class="comment"></span>
<a name="l03131"></a>03131 <span class="comment">/**</span>
<a name="l03132"></a>03132 <span class="comment"> * cvmx_ciu_en2_pp#_ip2</span>
<a name="l03133"></a>03133 <span class="comment"> *</span>
<a name="l03134"></a>03134 <span class="comment"> * Notes:</span>
<a name="l03135"></a>03135 <span class="comment"> * These SUM2 CSR&apos;s did not exist prior to pass 1.2. CIU_TIM4-9 did not exist prior to pass 1.2.</span>
<a name="l03136"></a>03136 <span class="comment"> *</span>
<a name="l03137"></a>03137 <span class="comment"> */</span>
<a name="l03138"></a><a class="code" href="unioncvmx__ciu__en2__ppx__ip2.html">03138</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__en2__ppx__ip2.html" title="cvmx_ciu_en2_pp::_ip2">cvmx_ciu_en2_ppx_ip2</a> {
<a name="l03139"></a><a class="code" href="unioncvmx__ciu__en2__ppx__ip2.html#aaf1531465fe54ed782ecb4ee3ef3de34">03139</a>     uint64_t <a class="code" href="unioncvmx__ciu__en2__ppx__ip2.html#aaf1531465fe54ed782ecb4ee3ef3de34">u64</a>;
<a name="l03140"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__s.html">03140</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__s.html">cvmx_ciu_en2_ppx_ip2_s</a> {
<a name="l03141"></a>03141 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03142"></a>03142 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__s.html#ac7c2d836747d19b07fee5d141288a675">reserved_20_63</a>               : 44;
<a name="l03143"></a>03143     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__s.html#a32235b3a02fe5211496a56c3be63ebe8">bch</a>                          : 1;  <span class="comment">/**&lt; BCH interrupt enable */</span>
<a name="l03144"></a>03144     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__s.html#a599a7b767771bdad2f192f59ba0e59dd">agl_drp</a>                      : 1;  <span class="comment">/**&lt; AGL_DRP interrupt enable */</span>
<a name="l03145"></a>03145     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__s.html#ad2aa6dcc024ce20076a3df10ec82dad0">ocla</a>                         : 1;  <span class="comment">/**&lt; OCLA interrupt enable */</span>
<a name="l03146"></a>03146     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__s.html#ad13d243f9d4b71a7c8f708bdd358d643">sata</a>                         : 1;  <span class="comment">/**&lt; SATA interrupt enable */</span>
<a name="l03147"></a>03147     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__s.html#ac7975bbb1ac4f2be32ecec5f2deeac50">reserved_15_15</a>               : 1;
<a name="l03148"></a>03148     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__s.html#a287019afc475452ef550f92fcba8b7f6">endor</a>                        : 2;  <span class="comment">/**&lt; ENDOR PHY interrupts enable */</span>
<a name="l03149"></a>03149     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__s.html#af9ba560912a4e0f7f169dbe644368c32">eoi</a>                          : 1;  <span class="comment">/**&lt; EOI rsl interrupt enable */</span>
<a name="l03150"></a>03150     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__s.html#ab6bb0248e082b259433c63fc1e7155f1">reserved_10_11</a>               : 2;
<a name="l03151"></a>03151     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__s.html#aa2fe451f077a1cef227a99b2917ec023">timer</a>                        : 6;  <span class="comment">/**&lt; General timer 4-9 interrupt enable */</span>
<a name="l03152"></a>03152     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__s.html#ae8de99a67725254d959f6a09265a3281">reserved_0_3</a>                 : 4;
<a name="l03153"></a>03153 <span class="preprocessor">#else</span>
<a name="l03154"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__s.html#ae8de99a67725254d959f6a09265a3281">03154</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__s.html#ae8de99a67725254d959f6a09265a3281">reserved_0_3</a>                 : 4;
<a name="l03155"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__s.html#aa2fe451f077a1cef227a99b2917ec023">03155</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__s.html#aa2fe451f077a1cef227a99b2917ec023">timer</a>                        : 6;
<a name="l03156"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__s.html#ab6bb0248e082b259433c63fc1e7155f1">03156</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__s.html#ab6bb0248e082b259433c63fc1e7155f1">reserved_10_11</a>               : 2;
<a name="l03157"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__s.html#af9ba560912a4e0f7f169dbe644368c32">03157</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__s.html#af9ba560912a4e0f7f169dbe644368c32">eoi</a>                          : 1;
<a name="l03158"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__s.html#a287019afc475452ef550f92fcba8b7f6">03158</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__s.html#a287019afc475452ef550f92fcba8b7f6">endor</a>                        : 2;
<a name="l03159"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__s.html#ac7975bbb1ac4f2be32ecec5f2deeac50">03159</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__s.html#ac7975bbb1ac4f2be32ecec5f2deeac50">reserved_15_15</a>               : 1;
<a name="l03160"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__s.html#ad13d243f9d4b71a7c8f708bdd358d643">03160</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__s.html#ad13d243f9d4b71a7c8f708bdd358d643">sata</a>                         : 1;
<a name="l03161"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__s.html#ad2aa6dcc024ce20076a3df10ec82dad0">03161</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__s.html#ad2aa6dcc024ce20076a3df10ec82dad0">ocla</a>                         : 1;
<a name="l03162"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__s.html#a599a7b767771bdad2f192f59ba0e59dd">03162</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__s.html#a599a7b767771bdad2f192f59ba0e59dd">agl_drp</a>                      : 1;
<a name="l03163"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__s.html#a32235b3a02fe5211496a56c3be63ebe8">03163</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__s.html#a32235b3a02fe5211496a56c3be63ebe8">bch</a>                          : 1;
<a name="l03164"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__s.html#ac7c2d836747d19b07fee5d141288a675">03164</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__s.html#ac7c2d836747d19b07fee5d141288a675">reserved_20_63</a>               : 44;
<a name="l03165"></a>03165 <span class="preprocessor">#endif</span>
<a name="l03166"></a>03166 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__en2__ppx__ip2.html#afe1f6c3af716405f8cc5ebaf91dadf81">s</a>;
<a name="l03167"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__cn61xx.html">03167</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__cn61xx.html">cvmx_ciu_en2_ppx_ip2_cn61xx</a> {
<a name="l03168"></a>03168 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03169"></a>03169 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__cn61xx.html#a151058a85593c6df779f2f1286f26181">reserved_10_63</a>               : 54;
<a name="l03170"></a>03170     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__cn61xx.html#ac9185a33ae1aa0b535b5aaedf732498f">timer</a>                        : 6;  <span class="comment">/**&lt; General timer 4-9 interrupt enable */</span>
<a name="l03171"></a>03171     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__cn61xx.html#af59b609057a34d7da01c5469fa72fee0">reserved_0_3</a>                 : 4;
<a name="l03172"></a>03172 <span class="preprocessor">#else</span>
<a name="l03173"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__cn61xx.html#af59b609057a34d7da01c5469fa72fee0">03173</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__cn61xx.html#af59b609057a34d7da01c5469fa72fee0">reserved_0_3</a>                 : 4;
<a name="l03174"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__cn61xx.html#ac9185a33ae1aa0b535b5aaedf732498f">03174</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__cn61xx.html#ac9185a33ae1aa0b535b5aaedf732498f">timer</a>                        : 6;
<a name="l03175"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__cn61xx.html#a151058a85593c6df779f2f1286f26181">03175</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__cn61xx.html#a151058a85593c6df779f2f1286f26181">reserved_10_63</a>               : 54;
<a name="l03176"></a>03176 <span class="preprocessor">#endif</span>
<a name="l03177"></a>03177 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__en2__ppx__ip2.html#a636aae3283f8a0772e7d4151ebdf7345">cn61xx</a>;
<a name="l03178"></a><a class="code" href="unioncvmx__ciu__en2__ppx__ip2.html#adc5527067bd57c333590c948c1ef2b7b">03178</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__cn61xx.html">cvmx_ciu_en2_ppx_ip2_cn61xx</a>    <a class="code" href="unioncvmx__ciu__en2__ppx__ip2.html#adc5527067bd57c333590c948c1ef2b7b">cn66xx</a>;
<a name="l03179"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__cn70xx.html">03179</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__cn70xx.html">cvmx_ciu_en2_ppx_ip2_cn70xx</a> {
<a name="l03180"></a>03180 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03181"></a>03181 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__cn70xx.html#a4bfd0891ebd58cd4d22a33f8b903d31d">reserved_20_63</a>               : 44;
<a name="l03182"></a>03182     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__cn70xx.html#a06b0b8fc2960ba80eb1c62252b63c8f2">bch</a>                          : 1;  <span class="comment">/**&lt; BCH interrupt enable */</span>
<a name="l03183"></a>03183     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__cn70xx.html#a4ff3d73a2bb41f9f51e686c3dbfc71ba">agl_drp</a>                      : 1;  <span class="comment">/**&lt; AGL_DRP interrupt enable */</span>
<a name="l03184"></a>03184     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__cn70xx.html#a25d000d0828c768737ea592bef7bab5f">ocla</a>                         : 1;  <span class="comment">/**&lt; OCLA interrupt enable */</span>
<a name="l03185"></a>03185     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__cn70xx.html#aeb5b39f135369b43f115c147a435a6d6">sata</a>                         : 1;  <span class="comment">/**&lt; SATA interrupt enable */</span>
<a name="l03186"></a>03186     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__cn70xx.html#aad55dd365613eb0a482df6b4f89226f1">reserved_10_15</a>               : 6;
<a name="l03187"></a>03187     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__cn70xx.html#aa660fdf5d39971fed27c4df350898241">timer</a>                        : 6;  <span class="comment">/**&lt; General timer 4-9 interrupt enable */</span>
<a name="l03188"></a>03188     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__cn70xx.html#a944862ba6fb62f60e52dfc775b971758">reserved_0_3</a>                 : 4;
<a name="l03189"></a>03189 <span class="preprocessor">#else</span>
<a name="l03190"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__cn70xx.html#a944862ba6fb62f60e52dfc775b971758">03190</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__cn70xx.html#a944862ba6fb62f60e52dfc775b971758">reserved_0_3</a>                 : 4;
<a name="l03191"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__cn70xx.html#aa660fdf5d39971fed27c4df350898241">03191</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__cn70xx.html#aa660fdf5d39971fed27c4df350898241">timer</a>                        : 6;
<a name="l03192"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__cn70xx.html#aad55dd365613eb0a482df6b4f89226f1">03192</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__cn70xx.html#aad55dd365613eb0a482df6b4f89226f1">reserved_10_15</a>               : 6;
<a name="l03193"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__cn70xx.html#aeb5b39f135369b43f115c147a435a6d6">03193</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__cn70xx.html#aeb5b39f135369b43f115c147a435a6d6">sata</a>                         : 1;
<a name="l03194"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__cn70xx.html#a25d000d0828c768737ea592bef7bab5f">03194</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__cn70xx.html#a25d000d0828c768737ea592bef7bab5f">ocla</a>                         : 1;
<a name="l03195"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__cn70xx.html#a4ff3d73a2bb41f9f51e686c3dbfc71ba">03195</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__cn70xx.html#a4ff3d73a2bb41f9f51e686c3dbfc71ba">agl_drp</a>                      : 1;
<a name="l03196"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__cn70xx.html#a06b0b8fc2960ba80eb1c62252b63c8f2">03196</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__cn70xx.html#a06b0b8fc2960ba80eb1c62252b63c8f2">bch</a>                          : 1;
<a name="l03197"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__cn70xx.html#a4bfd0891ebd58cd4d22a33f8b903d31d">03197</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__cn70xx.html#a4bfd0891ebd58cd4d22a33f8b903d31d">reserved_20_63</a>               : 44;
<a name="l03198"></a>03198 <span class="preprocessor">#endif</span>
<a name="l03199"></a>03199 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__en2__ppx__ip2.html#a8642c392e6ab28a7fa7f5cb97c6745b6">cn70xx</a>;
<a name="l03200"></a><a class="code" href="unioncvmx__ciu__en2__ppx__ip2.html#ae0c883bfbbee7bd09f48420454864b7e">03200</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__cn70xx.html">cvmx_ciu_en2_ppx_ip2_cn70xx</a>    <a class="code" href="unioncvmx__ciu__en2__ppx__ip2.html#ae0c883bfbbee7bd09f48420454864b7e">cn70xxp1</a>;
<a name="l03201"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__cnf71xx.html">03201</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__cnf71xx.html">cvmx_ciu_en2_ppx_ip2_cnf71xx</a> {
<a name="l03202"></a>03202 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03203"></a>03203 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__cnf71xx.html#a86cb0d7ebb74d0015dc5b9c9ea409b7c">reserved_15_63</a>               : 49;
<a name="l03204"></a>03204     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__cnf71xx.html#a9f1569509ae7ae43b45e8874b4786cf9">endor</a>                        : 2;  <span class="comment">/**&lt; ENDOR PHY interrupts enable */</span>
<a name="l03205"></a>03205     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__cnf71xx.html#a9acdf2477142e72aabd42fa84712a22f">eoi</a>                          : 1;  <span class="comment">/**&lt; EOI rsl interrupt enable */</span>
<a name="l03206"></a>03206     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__cnf71xx.html#ab59f8d23ebf02df5fa2175c3b5de7a40">reserved_10_11</a>               : 2;
<a name="l03207"></a>03207     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__cnf71xx.html#a9b4c9b37da1486963ef5a3b770d90649">timer</a>                        : 6;  <span class="comment">/**&lt; General timer 4-9 interrupt enable */</span>
<a name="l03208"></a>03208     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__cnf71xx.html#a0ca23a5e0dca769cf493301cf30ecae0">reserved_0_3</a>                 : 4;
<a name="l03209"></a>03209 <span class="preprocessor">#else</span>
<a name="l03210"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__cnf71xx.html#a0ca23a5e0dca769cf493301cf30ecae0">03210</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__cnf71xx.html#a0ca23a5e0dca769cf493301cf30ecae0">reserved_0_3</a>                 : 4;
<a name="l03211"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__cnf71xx.html#a9b4c9b37da1486963ef5a3b770d90649">03211</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__cnf71xx.html#a9b4c9b37da1486963ef5a3b770d90649">timer</a>                        : 6;
<a name="l03212"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__cnf71xx.html#ab59f8d23ebf02df5fa2175c3b5de7a40">03212</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__cnf71xx.html#ab59f8d23ebf02df5fa2175c3b5de7a40">reserved_10_11</a>               : 2;
<a name="l03213"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__cnf71xx.html#a9acdf2477142e72aabd42fa84712a22f">03213</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__cnf71xx.html#a9acdf2477142e72aabd42fa84712a22f">eoi</a>                          : 1;
<a name="l03214"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__cnf71xx.html#a9f1569509ae7ae43b45e8874b4786cf9">03214</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__cnf71xx.html#a9f1569509ae7ae43b45e8874b4786cf9">endor</a>                        : 2;
<a name="l03215"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__cnf71xx.html#a86cb0d7ebb74d0015dc5b9c9ea409b7c">03215</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2_1_1cvmx__ciu__en2__ppx__ip2__cnf71xx.html#a86cb0d7ebb74d0015dc5b9c9ea409b7c">reserved_15_63</a>               : 49;
<a name="l03216"></a>03216 <span class="preprocessor">#endif</span>
<a name="l03217"></a>03217 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__en2__ppx__ip2.html#a95a4d71e124ee2e197733676cae54003">cnf71xx</a>;
<a name="l03218"></a>03218 };
<a name="l03219"></a><a class="code" href="cvmx-ciu-defs_8h.html#a9fcf3abbbfd09e852a6f66841dec428f">03219</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__en2__ppx__ip2.html" title="cvmx_ciu_en2_pp::_ip2">cvmx_ciu_en2_ppx_ip2</a> <a class="code" href="unioncvmx__ciu__en2__ppx__ip2.html" title="cvmx_ciu_en2_pp::_ip2">cvmx_ciu_en2_ppx_ip2_t</a>;
<a name="l03220"></a>03220 <span class="comment"></span>
<a name="l03221"></a>03221 <span class="comment">/**</span>
<a name="l03222"></a>03222 <span class="comment"> * cvmx_ciu_en2_pp#_ip2_w1c</span>
<a name="l03223"></a>03223 <span class="comment"> *</span>
<a name="l03224"></a>03224 <span class="comment"> * Write-1-to-clear version of the CIU_EN2_PP(IO)X_IPx(INT) register, read back corresponding</span>
<a name="l03225"></a>03225 <span class="comment"> * CIU_EN2_PP(IO)X_IPx(INT) value.</span>
<a name="l03226"></a>03226 <span class="comment"> */</span>
<a name="l03227"></a><a class="code" href="unioncvmx__ciu__en2__ppx__ip2__w1c.html">03227</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__en2__ppx__ip2__w1c.html" title="cvmx_ciu_en2_pp::_ip2_w1c">cvmx_ciu_en2_ppx_ip2_w1c</a> {
<a name="l03228"></a><a class="code" href="unioncvmx__ciu__en2__ppx__ip2__w1c.html#ad2f05ba5d7909f6e7948576a15150d3e">03228</a>     uint64_t <a class="code" href="unioncvmx__ciu__en2__ppx__ip2__w1c.html#ad2f05ba5d7909f6e7948576a15150d3e">u64</a>;
<a name="l03229"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__s.html">03229</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__s.html">cvmx_ciu_en2_ppx_ip2_w1c_s</a> {
<a name="l03230"></a>03230 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03231"></a>03231 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__s.html#a3b2d4b400f070c236a40fe1fca2cfb57">reserved_20_63</a>               : 44;
<a name="l03232"></a>03232     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__s.html#ad0fb08570f3f32cd8b32f6f579dadf54">bch</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear BCH interrupt enable */</span>
<a name="l03233"></a>03233     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__s.html#afde87c470039a601ba3c8ebfbdcedc35">agl_drp</a>                      : 1;  <span class="comment">/**&lt; Write 1 to clear AGL_DRP interrupt enable */</span>
<a name="l03234"></a>03234     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__s.html#ad38c9790dd3838dea0ae2bed6de32ac8">ocla</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear OCLA interrupt enable */</span>
<a name="l03235"></a>03235     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__s.html#af614bc362d283a5a3cde933e0bc65f9c">sata</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear SATA interrupt enable */</span>
<a name="l03236"></a>03236     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__s.html#a99bef7e60a18c0cfad2ea6d81ebae828">reserved_15_15</a>               : 1;
<a name="l03237"></a>03237     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__s.html#a5ba6bddd74b8ac65c676a106d017575c">endor</a>                        : 2;  <span class="comment">/**&lt; Write 1 to clear ENDOR PHY interrupts enable */</span>
<a name="l03238"></a>03238     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__s.html#a4d587951f3320f7a7a9d83f692455888">eoi</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear EOI rsl interrupt enable */</span>
<a name="l03239"></a>03239     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__s.html#aa2b7b76011f8bdcb4a4bc6b41209befe">reserved_10_11</a>               : 2;
<a name="l03240"></a>03240     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__s.html#a64624d7d36fae75e8387fe58a1764c1a">timer</a>                        : 6;  <span class="comment">/**&lt; Write 1 to clear General timer 4-9 interrupt enable */</span>
<a name="l03241"></a>03241     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__s.html#a209b349c9c7ac735d69e92c3a2ffb01f">reserved_0_3</a>                 : 4;
<a name="l03242"></a>03242 <span class="preprocessor">#else</span>
<a name="l03243"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__s.html#a209b349c9c7ac735d69e92c3a2ffb01f">03243</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__s.html#a209b349c9c7ac735d69e92c3a2ffb01f">reserved_0_3</a>                 : 4;
<a name="l03244"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__s.html#a64624d7d36fae75e8387fe58a1764c1a">03244</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__s.html#a64624d7d36fae75e8387fe58a1764c1a">timer</a>                        : 6;
<a name="l03245"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__s.html#aa2b7b76011f8bdcb4a4bc6b41209befe">03245</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__s.html#aa2b7b76011f8bdcb4a4bc6b41209befe">reserved_10_11</a>               : 2;
<a name="l03246"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__s.html#a4d587951f3320f7a7a9d83f692455888">03246</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__s.html#a4d587951f3320f7a7a9d83f692455888">eoi</a>                          : 1;
<a name="l03247"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__s.html#a5ba6bddd74b8ac65c676a106d017575c">03247</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__s.html#a5ba6bddd74b8ac65c676a106d017575c">endor</a>                        : 2;
<a name="l03248"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__s.html#a99bef7e60a18c0cfad2ea6d81ebae828">03248</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__s.html#a99bef7e60a18c0cfad2ea6d81ebae828">reserved_15_15</a>               : 1;
<a name="l03249"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__s.html#af614bc362d283a5a3cde933e0bc65f9c">03249</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__s.html#af614bc362d283a5a3cde933e0bc65f9c">sata</a>                         : 1;
<a name="l03250"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__s.html#ad38c9790dd3838dea0ae2bed6de32ac8">03250</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__s.html#ad38c9790dd3838dea0ae2bed6de32ac8">ocla</a>                         : 1;
<a name="l03251"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__s.html#afde87c470039a601ba3c8ebfbdcedc35">03251</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__s.html#afde87c470039a601ba3c8ebfbdcedc35">agl_drp</a>                      : 1;
<a name="l03252"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__s.html#ad0fb08570f3f32cd8b32f6f579dadf54">03252</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__s.html#ad0fb08570f3f32cd8b32f6f579dadf54">bch</a>                          : 1;
<a name="l03253"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__s.html#a3b2d4b400f070c236a40fe1fca2cfb57">03253</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__s.html#a3b2d4b400f070c236a40fe1fca2cfb57">reserved_20_63</a>               : 44;
<a name="l03254"></a>03254 <span class="preprocessor">#endif</span>
<a name="l03255"></a>03255 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__en2__ppx__ip2__w1c.html#ae851f714b97c5137dfc94e1fa6444864">s</a>;
<a name="l03256"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__cn61xx.html">03256</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__cn61xx.html">cvmx_ciu_en2_ppx_ip2_w1c_cn61xx</a> {
<a name="l03257"></a>03257 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03258"></a>03258 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__cn61xx.html#a1fff8855450db0516da00ae436a47e1d">reserved_10_63</a>               : 54;
<a name="l03259"></a>03259     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__cn61xx.html#a86c844ca172eab2873cf09798aa58ded">timer</a>                        : 6;  <span class="comment">/**&lt; Write 1 to clear General timer 4-9 interrupt enable */</span>
<a name="l03260"></a>03260     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__cn61xx.html#a601c6ba183e7d0d38496c5c1464d8433">reserved_0_3</a>                 : 4;
<a name="l03261"></a>03261 <span class="preprocessor">#else</span>
<a name="l03262"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__cn61xx.html#a601c6ba183e7d0d38496c5c1464d8433">03262</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__cn61xx.html#a601c6ba183e7d0d38496c5c1464d8433">reserved_0_3</a>                 : 4;
<a name="l03263"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__cn61xx.html#a86c844ca172eab2873cf09798aa58ded">03263</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__cn61xx.html#a86c844ca172eab2873cf09798aa58ded">timer</a>                        : 6;
<a name="l03264"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__cn61xx.html#a1fff8855450db0516da00ae436a47e1d">03264</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__cn61xx.html#a1fff8855450db0516da00ae436a47e1d">reserved_10_63</a>               : 54;
<a name="l03265"></a>03265 <span class="preprocessor">#endif</span>
<a name="l03266"></a>03266 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__en2__ppx__ip2__w1c.html#aa0eecd66e1217916852f7a28ef736e4a">cn61xx</a>;
<a name="l03267"></a><a class="code" href="unioncvmx__ciu__en2__ppx__ip2__w1c.html#a4186b71583761f2f4c06c8854ffe1cca">03267</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__cn61xx.html">cvmx_ciu_en2_ppx_ip2_w1c_cn61xx</a> <a class="code" href="unioncvmx__ciu__en2__ppx__ip2__w1c.html#a4186b71583761f2f4c06c8854ffe1cca">cn66xx</a>;
<a name="l03268"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__cn70xx.html">03268</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__cn70xx.html">cvmx_ciu_en2_ppx_ip2_w1c_cn70xx</a> {
<a name="l03269"></a>03269 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03270"></a>03270 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__cn70xx.html#a27d601fb51b7e1d01e46c85324a47912">reserved_20_63</a>               : 44;
<a name="l03271"></a>03271     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__cn70xx.html#a3aa565456f80cb7c62e08b2f978afe62">bch</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear BCH interrupt enable */</span>
<a name="l03272"></a>03272     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__cn70xx.html#abcdf40d3a903f2e8026199adf402d24b">agl_drp</a>                      : 1;  <span class="comment">/**&lt; Write 1 to clear AGL_DRP interrupt enable */</span>
<a name="l03273"></a>03273     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__cn70xx.html#a715cf414ab2d6cb0986dd2768c241b75">ocla</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear OCLA interrupt enable */</span>
<a name="l03274"></a>03274     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__cn70xx.html#acba485d2f84e06183733bacc0874d3ca">sata</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear SATA interrupt enable */</span>
<a name="l03275"></a>03275     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__cn70xx.html#ad835f9b840400e7dbb822126928b06b6">reserved_10_15</a>               : 6;
<a name="l03276"></a>03276     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__cn70xx.html#a2be43c74a6c7d9a5a5bb6c2013fdd2fb">timer</a>                        : 6;  <span class="comment">/**&lt; Write 1 to clear General timer 4-9 interrupt enable */</span>
<a name="l03277"></a>03277     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__cn70xx.html#acb1061940516465f993c292585b4dc04">reserved_0_3</a>                 : 4;
<a name="l03278"></a>03278 <span class="preprocessor">#else</span>
<a name="l03279"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__cn70xx.html#acb1061940516465f993c292585b4dc04">03279</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__cn70xx.html#acb1061940516465f993c292585b4dc04">reserved_0_3</a>                 : 4;
<a name="l03280"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__cn70xx.html#a2be43c74a6c7d9a5a5bb6c2013fdd2fb">03280</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__cn70xx.html#a2be43c74a6c7d9a5a5bb6c2013fdd2fb">timer</a>                        : 6;
<a name="l03281"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__cn70xx.html#ad835f9b840400e7dbb822126928b06b6">03281</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__cn70xx.html#ad835f9b840400e7dbb822126928b06b6">reserved_10_15</a>               : 6;
<a name="l03282"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__cn70xx.html#acba485d2f84e06183733bacc0874d3ca">03282</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__cn70xx.html#acba485d2f84e06183733bacc0874d3ca">sata</a>                         : 1;
<a name="l03283"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__cn70xx.html#a715cf414ab2d6cb0986dd2768c241b75">03283</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__cn70xx.html#a715cf414ab2d6cb0986dd2768c241b75">ocla</a>                         : 1;
<a name="l03284"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__cn70xx.html#abcdf40d3a903f2e8026199adf402d24b">03284</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__cn70xx.html#abcdf40d3a903f2e8026199adf402d24b">agl_drp</a>                      : 1;
<a name="l03285"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__cn70xx.html#a3aa565456f80cb7c62e08b2f978afe62">03285</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__cn70xx.html#a3aa565456f80cb7c62e08b2f978afe62">bch</a>                          : 1;
<a name="l03286"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__cn70xx.html#a27d601fb51b7e1d01e46c85324a47912">03286</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__cn70xx.html#a27d601fb51b7e1d01e46c85324a47912">reserved_20_63</a>               : 44;
<a name="l03287"></a>03287 <span class="preprocessor">#endif</span>
<a name="l03288"></a>03288 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__en2__ppx__ip2__w1c.html#a00bc6fb898b57f918313628e4587452b">cn70xx</a>;
<a name="l03289"></a><a class="code" href="unioncvmx__ciu__en2__ppx__ip2__w1c.html#a8e0cf1572d5063e118a5fed671dbfdbc">03289</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__cn70xx.html">cvmx_ciu_en2_ppx_ip2_w1c_cn70xx</a> <a class="code" href="unioncvmx__ciu__en2__ppx__ip2__w1c.html#a8e0cf1572d5063e118a5fed671dbfdbc">cn70xxp1</a>;
<a name="l03290"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__cnf71xx.html">03290</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__cnf71xx.html">cvmx_ciu_en2_ppx_ip2_w1c_cnf71xx</a> {
<a name="l03291"></a>03291 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03292"></a>03292 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__cnf71xx.html#a198c1c8c6eab0d7a30370c3d295154b5">reserved_15_63</a>               : 49;
<a name="l03293"></a>03293     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__cnf71xx.html#a52fe5237a9c278f828d4e0400a6cefd1">endor</a>                        : 2;  <span class="comment">/**&lt; Write 1 to clear ENDOR PHY interrupts enable */</span>
<a name="l03294"></a>03294     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__cnf71xx.html#aea87ac1670bed775dc496caaa5e88730">eoi</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear EOI rsl interrupt enable */</span>
<a name="l03295"></a>03295     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__cnf71xx.html#ae22bafe167c65b0151482da91244f3e3">reserved_10_11</a>               : 2;
<a name="l03296"></a>03296     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__cnf71xx.html#ae192109e4f802f6d1a0d801cb375b261">timer</a>                        : 6;  <span class="comment">/**&lt; Write 1 to clear General timer 4-9 interrupt enable */</span>
<a name="l03297"></a>03297     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__cnf71xx.html#a4a021cb1ed3e397f84399b9139347dd1">reserved_0_3</a>                 : 4;
<a name="l03298"></a>03298 <span class="preprocessor">#else</span>
<a name="l03299"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__cnf71xx.html#a4a021cb1ed3e397f84399b9139347dd1">03299</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__cnf71xx.html#a4a021cb1ed3e397f84399b9139347dd1">reserved_0_3</a>                 : 4;
<a name="l03300"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__cnf71xx.html#ae192109e4f802f6d1a0d801cb375b261">03300</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__cnf71xx.html#ae192109e4f802f6d1a0d801cb375b261">timer</a>                        : 6;
<a name="l03301"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__cnf71xx.html#ae22bafe167c65b0151482da91244f3e3">03301</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__cnf71xx.html#ae22bafe167c65b0151482da91244f3e3">reserved_10_11</a>               : 2;
<a name="l03302"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__cnf71xx.html#aea87ac1670bed775dc496caaa5e88730">03302</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__cnf71xx.html#aea87ac1670bed775dc496caaa5e88730">eoi</a>                          : 1;
<a name="l03303"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__cnf71xx.html#a52fe5237a9c278f828d4e0400a6cefd1">03303</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__cnf71xx.html#a52fe5237a9c278f828d4e0400a6cefd1">endor</a>                        : 2;
<a name="l03304"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__cnf71xx.html#a198c1c8c6eab0d7a30370c3d295154b5">03304</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1c_1_1cvmx__ciu__en2__ppx__ip2__w1c__cnf71xx.html#a198c1c8c6eab0d7a30370c3d295154b5">reserved_15_63</a>               : 49;
<a name="l03305"></a>03305 <span class="preprocessor">#endif</span>
<a name="l03306"></a>03306 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__en2__ppx__ip2__w1c.html#a2ada07315831fee36818174af534487b">cnf71xx</a>;
<a name="l03307"></a>03307 };
<a name="l03308"></a><a class="code" href="cvmx-ciu-defs_8h.html#a14038195830a3c633b65cd543d3c22f3">03308</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__en2__ppx__ip2__w1c.html" title="cvmx_ciu_en2_pp::_ip2_w1c">cvmx_ciu_en2_ppx_ip2_w1c</a> <a class="code" href="unioncvmx__ciu__en2__ppx__ip2__w1c.html" title="cvmx_ciu_en2_pp::_ip2_w1c">cvmx_ciu_en2_ppx_ip2_w1c_t</a>;
<a name="l03309"></a>03309 <span class="comment"></span>
<a name="l03310"></a>03310 <span class="comment">/**</span>
<a name="l03311"></a>03311 <span class="comment"> * cvmx_ciu_en2_pp#_ip2_w1s</span>
<a name="l03312"></a>03312 <span class="comment"> *</span>
<a name="l03313"></a>03313 <span class="comment"> * Write-1-to-set version of the CIU_EN2_PP(IO)X_IPx(INT) register, read back corresponding</span>
<a name="l03314"></a>03314 <span class="comment"> * CIU_EN2_PP(IO)X_IPx(INT) value.</span>
<a name="l03315"></a>03315 <span class="comment"> */</span>
<a name="l03316"></a><a class="code" href="unioncvmx__ciu__en2__ppx__ip2__w1s.html">03316</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__en2__ppx__ip2__w1s.html" title="cvmx_ciu_en2_pp::_ip2_w1s">cvmx_ciu_en2_ppx_ip2_w1s</a> {
<a name="l03317"></a><a class="code" href="unioncvmx__ciu__en2__ppx__ip2__w1s.html#a30a3ba4d16bdff76683a4b300b3bec5d">03317</a>     uint64_t <a class="code" href="unioncvmx__ciu__en2__ppx__ip2__w1s.html#a30a3ba4d16bdff76683a4b300b3bec5d">u64</a>;
<a name="l03318"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__s.html">03318</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__s.html">cvmx_ciu_en2_ppx_ip2_w1s_s</a> {
<a name="l03319"></a>03319 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03320"></a>03320 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__s.html#af52e30c65cb7bc452a740a053121e075">reserved_20_63</a>               : 44;
<a name="l03321"></a>03321     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__s.html#aab22179c6430a40b64fbfa98d04dd9cb">bch</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set BCH interrupt enable */</span>
<a name="l03322"></a>03322     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__s.html#a0a43d377468f28e807705be72e810ca7">agl_drp</a>                      : 1;  <span class="comment">/**&lt; Write 1 to set AGL_DRP interrupt enable */</span>
<a name="l03323"></a>03323     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__s.html#a4dd6e113d36c09d04e624bfb74aba917">ocla</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set OCLA interrupt enable */</span>
<a name="l03324"></a>03324     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__s.html#a5631b5b75aa623dccdac4f25c1b941a0">sata</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set SATA interrupt enable */</span>
<a name="l03325"></a>03325     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__s.html#a8d0a82cac26fae360d141646ef3c30f7">reserved_15_15</a>               : 1;
<a name="l03326"></a>03326     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__s.html#abb9a5df2226ff16e87539765e02f7ca5">endor</a>                        : 2;  <span class="comment">/**&lt; Write 1 to set ENDOR PHY interrupts enable */</span>
<a name="l03327"></a>03327     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__s.html#aec78921bce3db207c83542ba1a69586d">eoi</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set EOI rsl interrupt enable */</span>
<a name="l03328"></a>03328     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__s.html#a3a6ba24a7a140f03c9533596138e1ccf">reserved_10_11</a>               : 2;
<a name="l03329"></a>03329     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__s.html#a9d04ae43bde5e9a38136104ee4e5ca95">timer</a>                        : 6;  <span class="comment">/**&lt; Write 1 to set General timer 4-9 interrupt enables */</span>
<a name="l03330"></a>03330     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__s.html#a0ce8f478c6aa6b0f3bf527afd11af8e1">reserved_0_3</a>                 : 4;
<a name="l03331"></a>03331 <span class="preprocessor">#else</span>
<a name="l03332"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__s.html#a0ce8f478c6aa6b0f3bf527afd11af8e1">03332</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__s.html#a0ce8f478c6aa6b0f3bf527afd11af8e1">reserved_0_3</a>                 : 4;
<a name="l03333"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__s.html#a9d04ae43bde5e9a38136104ee4e5ca95">03333</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__s.html#a9d04ae43bde5e9a38136104ee4e5ca95">timer</a>                        : 6;
<a name="l03334"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__s.html#a3a6ba24a7a140f03c9533596138e1ccf">03334</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__s.html#a3a6ba24a7a140f03c9533596138e1ccf">reserved_10_11</a>               : 2;
<a name="l03335"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__s.html#aec78921bce3db207c83542ba1a69586d">03335</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__s.html#aec78921bce3db207c83542ba1a69586d">eoi</a>                          : 1;
<a name="l03336"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__s.html#abb9a5df2226ff16e87539765e02f7ca5">03336</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__s.html#abb9a5df2226ff16e87539765e02f7ca5">endor</a>                        : 2;
<a name="l03337"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__s.html#a8d0a82cac26fae360d141646ef3c30f7">03337</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__s.html#a8d0a82cac26fae360d141646ef3c30f7">reserved_15_15</a>               : 1;
<a name="l03338"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__s.html#a5631b5b75aa623dccdac4f25c1b941a0">03338</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__s.html#a5631b5b75aa623dccdac4f25c1b941a0">sata</a>                         : 1;
<a name="l03339"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__s.html#a4dd6e113d36c09d04e624bfb74aba917">03339</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__s.html#a4dd6e113d36c09d04e624bfb74aba917">ocla</a>                         : 1;
<a name="l03340"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__s.html#a0a43d377468f28e807705be72e810ca7">03340</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__s.html#a0a43d377468f28e807705be72e810ca7">agl_drp</a>                      : 1;
<a name="l03341"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__s.html#aab22179c6430a40b64fbfa98d04dd9cb">03341</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__s.html#aab22179c6430a40b64fbfa98d04dd9cb">bch</a>                          : 1;
<a name="l03342"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__s.html#af52e30c65cb7bc452a740a053121e075">03342</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__s.html#af52e30c65cb7bc452a740a053121e075">reserved_20_63</a>               : 44;
<a name="l03343"></a>03343 <span class="preprocessor">#endif</span>
<a name="l03344"></a>03344 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__en2__ppx__ip2__w1s.html#aaa2da43ff7dcb7d07c09f585fd41a43e">s</a>;
<a name="l03345"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__cn61xx.html">03345</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__cn61xx.html">cvmx_ciu_en2_ppx_ip2_w1s_cn61xx</a> {
<a name="l03346"></a>03346 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03347"></a>03347 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__cn61xx.html#a6322ff61ba939379131cf788d522899d">reserved_10_63</a>               : 54;
<a name="l03348"></a>03348     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__cn61xx.html#a29f3be2830248643b2efa8e4cb7c278f">timer</a>                        : 6;  <span class="comment">/**&lt; Write 1 to set General timer 4-9 interrupt enables */</span>
<a name="l03349"></a>03349     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__cn61xx.html#a4a5afc180f3e00ac4dcd3531a0c7804b">reserved_0_3</a>                 : 4;
<a name="l03350"></a>03350 <span class="preprocessor">#else</span>
<a name="l03351"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__cn61xx.html#a4a5afc180f3e00ac4dcd3531a0c7804b">03351</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__cn61xx.html#a4a5afc180f3e00ac4dcd3531a0c7804b">reserved_0_3</a>                 : 4;
<a name="l03352"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__cn61xx.html#a29f3be2830248643b2efa8e4cb7c278f">03352</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__cn61xx.html#a29f3be2830248643b2efa8e4cb7c278f">timer</a>                        : 6;
<a name="l03353"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__cn61xx.html#a6322ff61ba939379131cf788d522899d">03353</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__cn61xx.html#a6322ff61ba939379131cf788d522899d">reserved_10_63</a>               : 54;
<a name="l03354"></a>03354 <span class="preprocessor">#endif</span>
<a name="l03355"></a>03355 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__en2__ppx__ip2__w1s.html#a4fd4156958cb812de3536afb27eecb98">cn61xx</a>;
<a name="l03356"></a><a class="code" href="unioncvmx__ciu__en2__ppx__ip2__w1s.html#a5311db04991d947a7c75e9faa0fb5715">03356</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__cn61xx.html">cvmx_ciu_en2_ppx_ip2_w1s_cn61xx</a> <a class="code" href="unioncvmx__ciu__en2__ppx__ip2__w1s.html#a5311db04991d947a7c75e9faa0fb5715">cn66xx</a>;
<a name="l03357"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__cn70xx.html">03357</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__cn70xx.html">cvmx_ciu_en2_ppx_ip2_w1s_cn70xx</a> {
<a name="l03358"></a>03358 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03359"></a>03359 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__cn70xx.html#a733e0f2b5911a717da711733870b1472">reserved_20_63</a>               : 44;
<a name="l03360"></a>03360     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__cn70xx.html#a4881563d9ccab080579fcb785d945919">bch</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set BCH interrupt enable */</span>
<a name="l03361"></a>03361     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__cn70xx.html#a076922671c9c916b9b2170a26950acc4">agl_drp</a>                      : 1;  <span class="comment">/**&lt; Write 1 to set AGL_DRP interrupt enable */</span>
<a name="l03362"></a>03362     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__cn70xx.html#afcfb36861b1b91ab4d82ea555297fd3f">ocla</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set OCLA interrupt enable */</span>
<a name="l03363"></a>03363     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__cn70xx.html#a86eecc9dd23d6b5529b72537d9928a43">sata</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set SATA interrupt enable */</span>
<a name="l03364"></a>03364     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__cn70xx.html#af6ebb224e4c70dcdda51df8aa4fdc674">reserved_10_15</a>               : 6;
<a name="l03365"></a>03365     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__cn70xx.html#af94aebb8157fbee4a7c412f9bc5c34d7">timer</a>                        : 6;  <span class="comment">/**&lt; Write 1 to set General timer 4-9 interrupt enables */</span>
<a name="l03366"></a>03366     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__cn70xx.html#a039389705f9bfc4aad1e8cc99c5428db">reserved_0_3</a>                 : 4;
<a name="l03367"></a>03367 <span class="preprocessor">#else</span>
<a name="l03368"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__cn70xx.html#a039389705f9bfc4aad1e8cc99c5428db">03368</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__cn70xx.html#a039389705f9bfc4aad1e8cc99c5428db">reserved_0_3</a>                 : 4;
<a name="l03369"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__cn70xx.html#af94aebb8157fbee4a7c412f9bc5c34d7">03369</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__cn70xx.html#af94aebb8157fbee4a7c412f9bc5c34d7">timer</a>                        : 6;
<a name="l03370"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__cn70xx.html#af6ebb224e4c70dcdda51df8aa4fdc674">03370</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__cn70xx.html#af6ebb224e4c70dcdda51df8aa4fdc674">reserved_10_15</a>               : 6;
<a name="l03371"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__cn70xx.html#a86eecc9dd23d6b5529b72537d9928a43">03371</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__cn70xx.html#a86eecc9dd23d6b5529b72537d9928a43">sata</a>                         : 1;
<a name="l03372"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__cn70xx.html#afcfb36861b1b91ab4d82ea555297fd3f">03372</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__cn70xx.html#afcfb36861b1b91ab4d82ea555297fd3f">ocla</a>                         : 1;
<a name="l03373"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__cn70xx.html#a076922671c9c916b9b2170a26950acc4">03373</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__cn70xx.html#a076922671c9c916b9b2170a26950acc4">agl_drp</a>                      : 1;
<a name="l03374"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__cn70xx.html#a4881563d9ccab080579fcb785d945919">03374</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__cn70xx.html#a4881563d9ccab080579fcb785d945919">bch</a>                          : 1;
<a name="l03375"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__cn70xx.html#a733e0f2b5911a717da711733870b1472">03375</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__cn70xx.html#a733e0f2b5911a717da711733870b1472">reserved_20_63</a>               : 44;
<a name="l03376"></a>03376 <span class="preprocessor">#endif</span>
<a name="l03377"></a>03377 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__en2__ppx__ip2__w1s.html#ae3bf4878440d1e441d5d5fcb825d1e9a">cn70xx</a>;
<a name="l03378"></a><a class="code" href="unioncvmx__ciu__en2__ppx__ip2__w1s.html#a57ee60f32af1db2090fbdbf001768296">03378</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__cn70xx.html">cvmx_ciu_en2_ppx_ip2_w1s_cn70xx</a> <a class="code" href="unioncvmx__ciu__en2__ppx__ip2__w1s.html#a57ee60f32af1db2090fbdbf001768296">cn70xxp1</a>;
<a name="l03379"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__cnf71xx.html">03379</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__cnf71xx.html">cvmx_ciu_en2_ppx_ip2_w1s_cnf71xx</a> {
<a name="l03380"></a>03380 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03381"></a>03381 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__cnf71xx.html#a763233dccba9d2b302d0f253815cea41">reserved_15_63</a>               : 49;
<a name="l03382"></a>03382     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__cnf71xx.html#a3052733fd4318537f831ee644f641745">endor</a>                        : 2;  <span class="comment">/**&lt; Write 1 to set ENDOR PHY interrupts enable */</span>
<a name="l03383"></a>03383     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__cnf71xx.html#ae0f0f20b00ff1f1fcbe5cf5eaaa80071">eoi</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set EOI rsl interrupt enable */</span>
<a name="l03384"></a>03384     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__cnf71xx.html#a08125c46f48e5f760063879ebbf00a6c">reserved_10_11</a>               : 2;
<a name="l03385"></a>03385     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__cnf71xx.html#a9a8c29c8674e3cab69af98987ce9718f">timer</a>                        : 6;  <span class="comment">/**&lt; Write 1 to set General timer 4-9 interrupt enables */</span>
<a name="l03386"></a>03386     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__cnf71xx.html#a4397018e144eb9a6e3745dacf1c108a5">reserved_0_3</a>                 : 4;
<a name="l03387"></a>03387 <span class="preprocessor">#else</span>
<a name="l03388"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__cnf71xx.html#a4397018e144eb9a6e3745dacf1c108a5">03388</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__cnf71xx.html#a4397018e144eb9a6e3745dacf1c108a5">reserved_0_3</a>                 : 4;
<a name="l03389"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__cnf71xx.html#a9a8c29c8674e3cab69af98987ce9718f">03389</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__cnf71xx.html#a9a8c29c8674e3cab69af98987ce9718f">timer</a>                        : 6;
<a name="l03390"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__cnf71xx.html#a08125c46f48e5f760063879ebbf00a6c">03390</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__cnf71xx.html#a08125c46f48e5f760063879ebbf00a6c">reserved_10_11</a>               : 2;
<a name="l03391"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__cnf71xx.html#ae0f0f20b00ff1f1fcbe5cf5eaaa80071">03391</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__cnf71xx.html#ae0f0f20b00ff1f1fcbe5cf5eaaa80071">eoi</a>                          : 1;
<a name="l03392"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__cnf71xx.html#a3052733fd4318537f831ee644f641745">03392</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__cnf71xx.html#a3052733fd4318537f831ee644f641745">endor</a>                        : 2;
<a name="l03393"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__cnf71xx.html#a763233dccba9d2b302d0f253815cea41">03393</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip2__w1s_1_1cvmx__ciu__en2__ppx__ip2__w1s__cnf71xx.html#a763233dccba9d2b302d0f253815cea41">reserved_15_63</a>               : 49;
<a name="l03394"></a>03394 <span class="preprocessor">#endif</span>
<a name="l03395"></a>03395 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__en2__ppx__ip2__w1s.html#a8d4f306794a060c9827b9a5c094f8744">cnf71xx</a>;
<a name="l03396"></a>03396 };
<a name="l03397"></a><a class="code" href="cvmx-ciu-defs_8h.html#a12149418309954ba58943842ad0fdded">03397</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__en2__ppx__ip2__w1s.html" title="cvmx_ciu_en2_pp::_ip2_w1s">cvmx_ciu_en2_ppx_ip2_w1s</a> <a class="code" href="unioncvmx__ciu__en2__ppx__ip2__w1s.html" title="cvmx_ciu_en2_pp::_ip2_w1s">cvmx_ciu_en2_ppx_ip2_w1s_t</a>;
<a name="l03398"></a>03398 <span class="comment"></span>
<a name="l03399"></a>03399 <span class="comment">/**</span>
<a name="l03400"></a>03400 <span class="comment"> * cvmx_ciu_en2_pp#_ip3</span>
<a name="l03401"></a>03401 <span class="comment"> *</span>
<a name="l03402"></a>03402 <span class="comment"> * Notes:</span>
<a name="l03403"></a>03403 <span class="comment"> * These SUM2 CSR&apos;s did not exist prior to pass 1.2. CIU_TIM4-9 did not exist prior to pass 1.2.</span>
<a name="l03404"></a>03404 <span class="comment"> *</span>
<a name="l03405"></a>03405 <span class="comment"> */</span>
<a name="l03406"></a><a class="code" href="unioncvmx__ciu__en2__ppx__ip3.html">03406</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__en2__ppx__ip3.html" title="cvmx_ciu_en2_pp::_ip3">cvmx_ciu_en2_ppx_ip3</a> {
<a name="l03407"></a><a class="code" href="unioncvmx__ciu__en2__ppx__ip3.html#a83f8948f5139d0ae8874904065c5adb7">03407</a>     uint64_t <a class="code" href="unioncvmx__ciu__en2__ppx__ip3.html#a83f8948f5139d0ae8874904065c5adb7">u64</a>;
<a name="l03408"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__s.html">03408</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__s.html">cvmx_ciu_en2_ppx_ip3_s</a> {
<a name="l03409"></a>03409 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03410"></a>03410 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__s.html#a79df05bf08e0f1e983d944425e5969f1">reserved_20_63</a>               : 44;
<a name="l03411"></a>03411     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__s.html#aa30a7be729b388b234072e9b4f71b032">bch</a>                          : 1;  <span class="comment">/**&lt; BCH interrupt enable */</span>
<a name="l03412"></a>03412     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__s.html#a41b12fed330f83890e8dbf83827f2525">agl_drp</a>                      : 1;  <span class="comment">/**&lt; AGL_DRP interrupt enable */</span>
<a name="l03413"></a>03413     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__s.html#a222b907ae766d32d562dd8095b786b06">ocla</a>                         : 1;  <span class="comment">/**&lt; OCLA interrupt enable */</span>
<a name="l03414"></a>03414     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__s.html#a85eb404edc4e54a2d37f504daedb2698">sata</a>                         : 1;  <span class="comment">/**&lt; SATA interrupt enable */</span>
<a name="l03415"></a>03415     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__s.html#ab4c7936a1575354e4296c0ac51d93f84">reserved_15_15</a>               : 1;
<a name="l03416"></a>03416     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__s.html#a14197404f5c4ff1f551b4bdbc7f70414">endor</a>                        : 2;  <span class="comment">/**&lt; ENDOR PHY interrupts enable */</span>
<a name="l03417"></a>03417     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__s.html#aa5760ad75dcdf6744ec298c2052a2d5b">eoi</a>                          : 1;  <span class="comment">/**&lt; EOI rsl interrupt enable */</span>
<a name="l03418"></a>03418     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__s.html#ac96c0c1c0ae456590a0d132cccc107b8">reserved_10_11</a>               : 2;
<a name="l03419"></a>03419     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__s.html#a8b37659d86c418826a7664bbb875f0b5">timer</a>                        : 6;  <span class="comment">/**&lt; General timer 4-9 interrupt enable */</span>
<a name="l03420"></a>03420     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__s.html#a05955435c1ef871f976a5b8ae0b7347d">reserved_0_3</a>                 : 4;
<a name="l03421"></a>03421 <span class="preprocessor">#else</span>
<a name="l03422"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__s.html#a05955435c1ef871f976a5b8ae0b7347d">03422</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__s.html#a05955435c1ef871f976a5b8ae0b7347d">reserved_0_3</a>                 : 4;
<a name="l03423"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__s.html#a8b37659d86c418826a7664bbb875f0b5">03423</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__s.html#a8b37659d86c418826a7664bbb875f0b5">timer</a>                        : 6;
<a name="l03424"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__s.html#ac96c0c1c0ae456590a0d132cccc107b8">03424</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__s.html#ac96c0c1c0ae456590a0d132cccc107b8">reserved_10_11</a>               : 2;
<a name="l03425"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__s.html#aa5760ad75dcdf6744ec298c2052a2d5b">03425</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__s.html#aa5760ad75dcdf6744ec298c2052a2d5b">eoi</a>                          : 1;
<a name="l03426"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__s.html#a14197404f5c4ff1f551b4bdbc7f70414">03426</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__s.html#a14197404f5c4ff1f551b4bdbc7f70414">endor</a>                        : 2;
<a name="l03427"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__s.html#ab4c7936a1575354e4296c0ac51d93f84">03427</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__s.html#ab4c7936a1575354e4296c0ac51d93f84">reserved_15_15</a>               : 1;
<a name="l03428"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__s.html#a85eb404edc4e54a2d37f504daedb2698">03428</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__s.html#a85eb404edc4e54a2d37f504daedb2698">sata</a>                         : 1;
<a name="l03429"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__s.html#a222b907ae766d32d562dd8095b786b06">03429</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__s.html#a222b907ae766d32d562dd8095b786b06">ocla</a>                         : 1;
<a name="l03430"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__s.html#a41b12fed330f83890e8dbf83827f2525">03430</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__s.html#a41b12fed330f83890e8dbf83827f2525">agl_drp</a>                      : 1;
<a name="l03431"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__s.html#aa30a7be729b388b234072e9b4f71b032">03431</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__s.html#aa30a7be729b388b234072e9b4f71b032">bch</a>                          : 1;
<a name="l03432"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__s.html#a79df05bf08e0f1e983d944425e5969f1">03432</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__s.html#a79df05bf08e0f1e983d944425e5969f1">reserved_20_63</a>               : 44;
<a name="l03433"></a>03433 <span class="preprocessor">#endif</span>
<a name="l03434"></a>03434 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__en2__ppx__ip3.html#aaee38b85574c1a6dd098d180fff2dc4b">s</a>;
<a name="l03435"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__cn61xx.html">03435</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__cn61xx.html">cvmx_ciu_en2_ppx_ip3_cn61xx</a> {
<a name="l03436"></a>03436 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03437"></a>03437 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__cn61xx.html#af225e4ef9dc5b0cf16b16514761b2f06">reserved_10_63</a>               : 54;
<a name="l03438"></a>03438     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__cn61xx.html#af36556e122ac219937b922d0e2d4f666">timer</a>                        : 6;  <span class="comment">/**&lt; General timer 4-9 interrupt enable */</span>
<a name="l03439"></a>03439     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__cn61xx.html#a27ff270c73a4fe2d553edfe17d2d692a">reserved_0_3</a>                 : 4;
<a name="l03440"></a>03440 <span class="preprocessor">#else</span>
<a name="l03441"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__cn61xx.html#a27ff270c73a4fe2d553edfe17d2d692a">03441</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__cn61xx.html#a27ff270c73a4fe2d553edfe17d2d692a">reserved_0_3</a>                 : 4;
<a name="l03442"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__cn61xx.html#af36556e122ac219937b922d0e2d4f666">03442</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__cn61xx.html#af36556e122ac219937b922d0e2d4f666">timer</a>                        : 6;
<a name="l03443"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__cn61xx.html#af225e4ef9dc5b0cf16b16514761b2f06">03443</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__cn61xx.html#af225e4ef9dc5b0cf16b16514761b2f06">reserved_10_63</a>               : 54;
<a name="l03444"></a>03444 <span class="preprocessor">#endif</span>
<a name="l03445"></a>03445 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__en2__ppx__ip3.html#a3c7e21cdf6c9a79e32df7072463ea7fa">cn61xx</a>;
<a name="l03446"></a><a class="code" href="unioncvmx__ciu__en2__ppx__ip3.html#a42d7509d9d485a072b9c3e96e465af3f">03446</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__cn61xx.html">cvmx_ciu_en2_ppx_ip3_cn61xx</a>    <a class="code" href="unioncvmx__ciu__en2__ppx__ip3.html#a42d7509d9d485a072b9c3e96e465af3f">cn66xx</a>;
<a name="l03447"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__cn70xx.html">03447</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__cn70xx.html">cvmx_ciu_en2_ppx_ip3_cn70xx</a> {
<a name="l03448"></a>03448 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03449"></a>03449 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__cn70xx.html#aaea23b54541fe98f02bf3caa221efaaf">reserved_20_63</a>               : 44;
<a name="l03450"></a>03450     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__cn70xx.html#a63c7cf37668e65a77f5609af1781c803">bch</a>                          : 1;  <span class="comment">/**&lt; BCH interrupt enable */</span>
<a name="l03451"></a>03451     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__cn70xx.html#a0225a61fab5855287801be94d7da88cd">agl_drp</a>                      : 1;  <span class="comment">/**&lt; AGL_DRP interrupt enable */</span>
<a name="l03452"></a>03452     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__cn70xx.html#aaa99393f781aebb25bb7aa07e09c5167">ocla</a>                         : 1;  <span class="comment">/**&lt; OCLA interrupt enable */</span>
<a name="l03453"></a>03453     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__cn70xx.html#a56feeca598d928d14d1aa4b00a09d919">sata</a>                         : 1;  <span class="comment">/**&lt; SATA interrupt enable */</span>
<a name="l03454"></a>03454     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__cn70xx.html#ab0886e483f782332ef88172ae26928ed">reserved_10_15</a>               : 6;
<a name="l03455"></a>03455     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__cn70xx.html#a3cba985d5c5776fe52d74ceaeb58438a">timer</a>                        : 6;  <span class="comment">/**&lt; General timer 4-9 interrupt enable */</span>
<a name="l03456"></a>03456     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__cn70xx.html#a44b68f2c6707cba531a30ba299b91c2d">reserved_0_3</a>                 : 4;
<a name="l03457"></a>03457 <span class="preprocessor">#else</span>
<a name="l03458"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__cn70xx.html#a44b68f2c6707cba531a30ba299b91c2d">03458</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__cn70xx.html#a44b68f2c6707cba531a30ba299b91c2d">reserved_0_3</a>                 : 4;
<a name="l03459"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__cn70xx.html#a3cba985d5c5776fe52d74ceaeb58438a">03459</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__cn70xx.html#a3cba985d5c5776fe52d74ceaeb58438a">timer</a>                        : 6;
<a name="l03460"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__cn70xx.html#ab0886e483f782332ef88172ae26928ed">03460</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__cn70xx.html#ab0886e483f782332ef88172ae26928ed">reserved_10_15</a>               : 6;
<a name="l03461"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__cn70xx.html#a56feeca598d928d14d1aa4b00a09d919">03461</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__cn70xx.html#a56feeca598d928d14d1aa4b00a09d919">sata</a>                         : 1;
<a name="l03462"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__cn70xx.html#aaa99393f781aebb25bb7aa07e09c5167">03462</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__cn70xx.html#aaa99393f781aebb25bb7aa07e09c5167">ocla</a>                         : 1;
<a name="l03463"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__cn70xx.html#a0225a61fab5855287801be94d7da88cd">03463</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__cn70xx.html#a0225a61fab5855287801be94d7da88cd">agl_drp</a>                      : 1;
<a name="l03464"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__cn70xx.html#a63c7cf37668e65a77f5609af1781c803">03464</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__cn70xx.html#a63c7cf37668e65a77f5609af1781c803">bch</a>                          : 1;
<a name="l03465"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__cn70xx.html#aaea23b54541fe98f02bf3caa221efaaf">03465</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__cn70xx.html#aaea23b54541fe98f02bf3caa221efaaf">reserved_20_63</a>               : 44;
<a name="l03466"></a>03466 <span class="preprocessor">#endif</span>
<a name="l03467"></a>03467 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__en2__ppx__ip3.html#a34f4e63f430ce82e57d26d33c83c48f5">cn70xx</a>;
<a name="l03468"></a><a class="code" href="unioncvmx__ciu__en2__ppx__ip3.html#a9802e62d4a4b1871f90a6dd65a504b03">03468</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__cn70xx.html">cvmx_ciu_en2_ppx_ip3_cn70xx</a>    <a class="code" href="unioncvmx__ciu__en2__ppx__ip3.html#a9802e62d4a4b1871f90a6dd65a504b03">cn70xxp1</a>;
<a name="l03469"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__cnf71xx.html">03469</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__cnf71xx.html">cvmx_ciu_en2_ppx_ip3_cnf71xx</a> {
<a name="l03470"></a>03470 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03471"></a>03471 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__cnf71xx.html#a53ca0f7c16d42cba83b89ad9be609f02">reserved_15_63</a>               : 49;
<a name="l03472"></a>03472     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__cnf71xx.html#a065557e0a47572b8f62165dce5e82b39">endor</a>                        : 2;  <span class="comment">/**&lt; ENDOR PHY interrupts enable */</span>
<a name="l03473"></a>03473     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__cnf71xx.html#a0758c89b3423b2714c1aef845186f58c">eoi</a>                          : 1;  <span class="comment">/**&lt; EOI rsl interrupt enable */</span>
<a name="l03474"></a>03474     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__cnf71xx.html#af234c63e70453f341cf0f3df1585a3e0">reserved_10_11</a>               : 2;
<a name="l03475"></a>03475     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__cnf71xx.html#a6edfa2d9b03b09182adc04b065073efb">timer</a>                        : 6;  <span class="comment">/**&lt; General timer 4-9 interrupt enable */</span>
<a name="l03476"></a>03476     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__cnf71xx.html#adc8df4d439a4180a4a8c510e94393150">reserved_0_3</a>                 : 4;
<a name="l03477"></a>03477 <span class="preprocessor">#else</span>
<a name="l03478"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__cnf71xx.html#adc8df4d439a4180a4a8c510e94393150">03478</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__cnf71xx.html#adc8df4d439a4180a4a8c510e94393150">reserved_0_3</a>                 : 4;
<a name="l03479"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__cnf71xx.html#a6edfa2d9b03b09182adc04b065073efb">03479</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__cnf71xx.html#a6edfa2d9b03b09182adc04b065073efb">timer</a>                        : 6;
<a name="l03480"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__cnf71xx.html#af234c63e70453f341cf0f3df1585a3e0">03480</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__cnf71xx.html#af234c63e70453f341cf0f3df1585a3e0">reserved_10_11</a>               : 2;
<a name="l03481"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__cnf71xx.html#a0758c89b3423b2714c1aef845186f58c">03481</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__cnf71xx.html#a0758c89b3423b2714c1aef845186f58c">eoi</a>                          : 1;
<a name="l03482"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__cnf71xx.html#a065557e0a47572b8f62165dce5e82b39">03482</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__cnf71xx.html#a065557e0a47572b8f62165dce5e82b39">endor</a>                        : 2;
<a name="l03483"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__cnf71xx.html#a53ca0f7c16d42cba83b89ad9be609f02">03483</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3_1_1cvmx__ciu__en2__ppx__ip3__cnf71xx.html#a53ca0f7c16d42cba83b89ad9be609f02">reserved_15_63</a>               : 49;
<a name="l03484"></a>03484 <span class="preprocessor">#endif</span>
<a name="l03485"></a>03485 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__en2__ppx__ip3.html#acada72f514ae29e8e53a590217b6d096">cnf71xx</a>;
<a name="l03486"></a>03486 };
<a name="l03487"></a><a class="code" href="cvmx-ciu-defs_8h.html#a442b80020e5e6570969ddf42323c8d8a">03487</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__en2__ppx__ip3.html" title="cvmx_ciu_en2_pp::_ip3">cvmx_ciu_en2_ppx_ip3</a> <a class="code" href="unioncvmx__ciu__en2__ppx__ip3.html" title="cvmx_ciu_en2_pp::_ip3">cvmx_ciu_en2_ppx_ip3_t</a>;
<a name="l03488"></a>03488 <span class="comment"></span>
<a name="l03489"></a>03489 <span class="comment">/**</span>
<a name="l03490"></a>03490 <span class="comment"> * cvmx_ciu_en2_pp#_ip3_w1c</span>
<a name="l03491"></a>03491 <span class="comment"> *</span>
<a name="l03492"></a>03492 <span class="comment"> * Notes:</span>
<a name="l03493"></a>03493 <span class="comment"> * Write-1-to-clear version of the CIU_EN2_PP(IO)X_IPx(INT) register, read back corresponding</span>
<a name="l03494"></a>03494 <span class="comment"> * CIU_EN2_PP(IO)X_IPx(INT) value.</span>
<a name="l03495"></a>03495 <span class="comment"> */</span>
<a name="l03496"></a><a class="code" href="unioncvmx__ciu__en2__ppx__ip3__w1c.html">03496</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__en2__ppx__ip3__w1c.html" title="cvmx_ciu_en2_pp::_ip3_w1c">cvmx_ciu_en2_ppx_ip3_w1c</a> {
<a name="l03497"></a><a class="code" href="unioncvmx__ciu__en2__ppx__ip3__w1c.html#a347041e773af20835f8918d410084235">03497</a>     uint64_t <a class="code" href="unioncvmx__ciu__en2__ppx__ip3__w1c.html#a347041e773af20835f8918d410084235">u64</a>;
<a name="l03498"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__s.html">03498</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__s.html">cvmx_ciu_en2_ppx_ip3_w1c_s</a> {
<a name="l03499"></a>03499 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03500"></a>03500 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__s.html#a7887ff58fcabf29e708c73b30f223c44">reserved_20_63</a>               : 44;
<a name="l03501"></a>03501     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__s.html#a4826f339223cc0af70b439f4c09e94f0">bch</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear BCH interrupt enable */</span>
<a name="l03502"></a>03502     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__s.html#a4f42babaef05c52ddf43758439be48b3">agl_drp</a>                      : 1;  <span class="comment">/**&lt; Write 1 to clear AGL_DRP interrupt enable */</span>
<a name="l03503"></a>03503     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__s.html#aa1131da181b99914a6493d349997520d">ocla</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear OCLA interrupt enable */</span>
<a name="l03504"></a>03504     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__s.html#ac9eaeb66bb877e5eca8cc6895d5c0f38">sata</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear SATA interrupt enable */</span>
<a name="l03505"></a>03505     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__s.html#a7db959da28155d507aded43af37670a5">reserved_15_15</a>               : 1;
<a name="l03506"></a>03506     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__s.html#a468b77ad03c85f64afe85bcc27c7b10a">endor</a>                        : 2;  <span class="comment">/**&lt; Write 1 to clear ENDOR PHY interrupts enable */</span>
<a name="l03507"></a>03507     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__s.html#ad70d8ab0bf2ee55c696d82625b24b523">eoi</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear EOI rsl interrupt enable */</span>
<a name="l03508"></a>03508     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__s.html#ab271b8043041ffdf19f3bdcd4eadeff8">reserved_10_11</a>               : 2;
<a name="l03509"></a>03509     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__s.html#a74d21548a387a811732ab8487d9b3078">timer</a>                        : 6;  <span class="comment">/**&lt; Write 1 to clear General timer 4-9 interrupt enable */</span>
<a name="l03510"></a>03510     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__s.html#ab32d4e4369e8f2e1ad0e41d244bfb7fa">reserved_0_3</a>                 : 4;
<a name="l03511"></a>03511 <span class="preprocessor">#else</span>
<a name="l03512"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__s.html#ab32d4e4369e8f2e1ad0e41d244bfb7fa">03512</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__s.html#ab32d4e4369e8f2e1ad0e41d244bfb7fa">reserved_0_3</a>                 : 4;
<a name="l03513"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__s.html#a74d21548a387a811732ab8487d9b3078">03513</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__s.html#a74d21548a387a811732ab8487d9b3078">timer</a>                        : 6;
<a name="l03514"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__s.html#ab271b8043041ffdf19f3bdcd4eadeff8">03514</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__s.html#ab271b8043041ffdf19f3bdcd4eadeff8">reserved_10_11</a>               : 2;
<a name="l03515"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__s.html#ad70d8ab0bf2ee55c696d82625b24b523">03515</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__s.html#ad70d8ab0bf2ee55c696d82625b24b523">eoi</a>                          : 1;
<a name="l03516"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__s.html#a468b77ad03c85f64afe85bcc27c7b10a">03516</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__s.html#a468b77ad03c85f64afe85bcc27c7b10a">endor</a>                        : 2;
<a name="l03517"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__s.html#a7db959da28155d507aded43af37670a5">03517</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__s.html#a7db959da28155d507aded43af37670a5">reserved_15_15</a>               : 1;
<a name="l03518"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__s.html#ac9eaeb66bb877e5eca8cc6895d5c0f38">03518</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__s.html#ac9eaeb66bb877e5eca8cc6895d5c0f38">sata</a>                         : 1;
<a name="l03519"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__s.html#aa1131da181b99914a6493d349997520d">03519</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__s.html#aa1131da181b99914a6493d349997520d">ocla</a>                         : 1;
<a name="l03520"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__s.html#a4f42babaef05c52ddf43758439be48b3">03520</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__s.html#a4f42babaef05c52ddf43758439be48b3">agl_drp</a>                      : 1;
<a name="l03521"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__s.html#a4826f339223cc0af70b439f4c09e94f0">03521</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__s.html#a4826f339223cc0af70b439f4c09e94f0">bch</a>                          : 1;
<a name="l03522"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__s.html#a7887ff58fcabf29e708c73b30f223c44">03522</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__s.html#a7887ff58fcabf29e708c73b30f223c44">reserved_20_63</a>               : 44;
<a name="l03523"></a>03523 <span class="preprocessor">#endif</span>
<a name="l03524"></a>03524 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__en2__ppx__ip3__w1c.html#a65fe311239126e85bbd4a9f3f6ce8fd0">s</a>;
<a name="l03525"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__cn61xx.html">03525</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__cn61xx.html">cvmx_ciu_en2_ppx_ip3_w1c_cn61xx</a> {
<a name="l03526"></a>03526 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03527"></a>03527 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__cn61xx.html#a46d16649408a5879dbb69db307d4bd0d">reserved_10_63</a>               : 54;
<a name="l03528"></a>03528     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__cn61xx.html#ae83b71a697787f1dcd8c6a7b89b64ad7">timer</a>                        : 6;  <span class="comment">/**&lt; Write 1 to clear General timer 4-9 interrupt enable */</span>
<a name="l03529"></a>03529     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__cn61xx.html#a990b5680d05e3659e01ee2e0c90ae87c">reserved_0_3</a>                 : 4;
<a name="l03530"></a>03530 <span class="preprocessor">#else</span>
<a name="l03531"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__cn61xx.html#a990b5680d05e3659e01ee2e0c90ae87c">03531</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__cn61xx.html#a990b5680d05e3659e01ee2e0c90ae87c">reserved_0_3</a>                 : 4;
<a name="l03532"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__cn61xx.html#ae83b71a697787f1dcd8c6a7b89b64ad7">03532</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__cn61xx.html#ae83b71a697787f1dcd8c6a7b89b64ad7">timer</a>                        : 6;
<a name="l03533"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__cn61xx.html#a46d16649408a5879dbb69db307d4bd0d">03533</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__cn61xx.html#a46d16649408a5879dbb69db307d4bd0d">reserved_10_63</a>               : 54;
<a name="l03534"></a>03534 <span class="preprocessor">#endif</span>
<a name="l03535"></a>03535 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__en2__ppx__ip3__w1c.html#a6cc67f669b61c8c9e2c9d2d9e35b36a8">cn61xx</a>;
<a name="l03536"></a><a class="code" href="unioncvmx__ciu__en2__ppx__ip3__w1c.html#a0b8612ef3a5637e017a85a0951e787ad">03536</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__cn61xx.html">cvmx_ciu_en2_ppx_ip3_w1c_cn61xx</a> <a class="code" href="unioncvmx__ciu__en2__ppx__ip3__w1c.html#a0b8612ef3a5637e017a85a0951e787ad">cn66xx</a>;
<a name="l03537"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__cn70xx.html">03537</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__cn70xx.html">cvmx_ciu_en2_ppx_ip3_w1c_cn70xx</a> {
<a name="l03538"></a>03538 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03539"></a>03539 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__cn70xx.html#a8b9622d0bbfc1ab62251ab74ea49d272">reserved_20_63</a>               : 44;
<a name="l03540"></a>03540     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__cn70xx.html#ab17d6b76f60192c9f79783bc98c4864f">bch</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear BCH interrupt enable */</span>
<a name="l03541"></a>03541     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__cn70xx.html#a6d5e6b1e3f9c8b8552f6de43f0a1aa90">agl_drp</a>                      : 1;  <span class="comment">/**&lt; Write 1 to clear AGL_DRP interrupt enable */</span>
<a name="l03542"></a>03542     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__cn70xx.html#a9290575d9d60e821f8a84e3b50403cb9">ocla</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear OCLA interrupt enable */</span>
<a name="l03543"></a>03543     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__cn70xx.html#a9dcdfa6c60efe99055a653c22ce9fb7f">sata</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear SATA interrupt enable */</span>
<a name="l03544"></a>03544     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__cn70xx.html#a4d8ad3bc0dfa9b2775e4c4a91d8bb781">reserved_10_15</a>               : 6;
<a name="l03545"></a>03545     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__cn70xx.html#af8ff79408f94afcd94eb927099fb8794">timer</a>                        : 6;  <span class="comment">/**&lt; Write 1 to clear General timer 4-9 interrupt enable */</span>
<a name="l03546"></a>03546     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__cn70xx.html#a90eb5add1ad6674c11b3c81b3c68db47">reserved_0_3</a>                 : 4;
<a name="l03547"></a>03547 <span class="preprocessor">#else</span>
<a name="l03548"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__cn70xx.html#a90eb5add1ad6674c11b3c81b3c68db47">03548</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__cn70xx.html#a90eb5add1ad6674c11b3c81b3c68db47">reserved_0_3</a>                 : 4;
<a name="l03549"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__cn70xx.html#af8ff79408f94afcd94eb927099fb8794">03549</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__cn70xx.html#af8ff79408f94afcd94eb927099fb8794">timer</a>                        : 6;
<a name="l03550"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__cn70xx.html#a4d8ad3bc0dfa9b2775e4c4a91d8bb781">03550</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__cn70xx.html#a4d8ad3bc0dfa9b2775e4c4a91d8bb781">reserved_10_15</a>               : 6;
<a name="l03551"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__cn70xx.html#a9dcdfa6c60efe99055a653c22ce9fb7f">03551</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__cn70xx.html#a9dcdfa6c60efe99055a653c22ce9fb7f">sata</a>                         : 1;
<a name="l03552"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__cn70xx.html#a9290575d9d60e821f8a84e3b50403cb9">03552</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__cn70xx.html#a9290575d9d60e821f8a84e3b50403cb9">ocla</a>                         : 1;
<a name="l03553"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__cn70xx.html#a6d5e6b1e3f9c8b8552f6de43f0a1aa90">03553</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__cn70xx.html#a6d5e6b1e3f9c8b8552f6de43f0a1aa90">agl_drp</a>                      : 1;
<a name="l03554"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__cn70xx.html#ab17d6b76f60192c9f79783bc98c4864f">03554</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__cn70xx.html#ab17d6b76f60192c9f79783bc98c4864f">bch</a>                          : 1;
<a name="l03555"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__cn70xx.html#a8b9622d0bbfc1ab62251ab74ea49d272">03555</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__cn70xx.html#a8b9622d0bbfc1ab62251ab74ea49d272">reserved_20_63</a>               : 44;
<a name="l03556"></a>03556 <span class="preprocessor">#endif</span>
<a name="l03557"></a>03557 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__en2__ppx__ip3__w1c.html#aa85a0fddd75e7c15cc828c453636e240">cn70xx</a>;
<a name="l03558"></a><a class="code" href="unioncvmx__ciu__en2__ppx__ip3__w1c.html#a1af737d453e090a6ebe976d6116ef011">03558</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__cn70xx.html">cvmx_ciu_en2_ppx_ip3_w1c_cn70xx</a> <a class="code" href="unioncvmx__ciu__en2__ppx__ip3__w1c.html#a1af737d453e090a6ebe976d6116ef011">cn70xxp1</a>;
<a name="l03559"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__cnf71xx.html">03559</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__cnf71xx.html">cvmx_ciu_en2_ppx_ip3_w1c_cnf71xx</a> {
<a name="l03560"></a>03560 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03561"></a>03561 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__cnf71xx.html#a72392e45666ed1aa07fc4ce260ecf169">reserved_15_63</a>               : 49;
<a name="l03562"></a>03562     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__cnf71xx.html#a4f04e6c9a0927bd9e54c4cd425256508">endor</a>                        : 2;  <span class="comment">/**&lt; Write 1 to clear ENDOR PHY interrupts enable */</span>
<a name="l03563"></a>03563     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__cnf71xx.html#ab4bbdf1fd5fba2ab6851ef8a87dd0f1c">eoi</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear EOI rsl interrupt enable */</span>
<a name="l03564"></a>03564     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__cnf71xx.html#a8790717fe131a6b9020b3255c1abd0cb">reserved_10_11</a>               : 2;
<a name="l03565"></a>03565     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__cnf71xx.html#a0a9cc6cc22d7a46bbf8b165b19cd25d5">timer</a>                        : 6;  <span class="comment">/**&lt; Write 1 to clear General timer 4-9 interrupt enable */</span>
<a name="l03566"></a>03566     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__cnf71xx.html#acf204de7ec1abb49351da28f3ded26a8">reserved_0_3</a>                 : 4;
<a name="l03567"></a>03567 <span class="preprocessor">#else</span>
<a name="l03568"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__cnf71xx.html#acf204de7ec1abb49351da28f3ded26a8">03568</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__cnf71xx.html#acf204de7ec1abb49351da28f3ded26a8">reserved_0_3</a>                 : 4;
<a name="l03569"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__cnf71xx.html#a0a9cc6cc22d7a46bbf8b165b19cd25d5">03569</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__cnf71xx.html#a0a9cc6cc22d7a46bbf8b165b19cd25d5">timer</a>                        : 6;
<a name="l03570"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__cnf71xx.html#a8790717fe131a6b9020b3255c1abd0cb">03570</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__cnf71xx.html#a8790717fe131a6b9020b3255c1abd0cb">reserved_10_11</a>               : 2;
<a name="l03571"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__cnf71xx.html#ab4bbdf1fd5fba2ab6851ef8a87dd0f1c">03571</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__cnf71xx.html#ab4bbdf1fd5fba2ab6851ef8a87dd0f1c">eoi</a>                          : 1;
<a name="l03572"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__cnf71xx.html#a4f04e6c9a0927bd9e54c4cd425256508">03572</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__cnf71xx.html#a4f04e6c9a0927bd9e54c4cd425256508">endor</a>                        : 2;
<a name="l03573"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__cnf71xx.html#a72392e45666ed1aa07fc4ce260ecf169">03573</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1c_1_1cvmx__ciu__en2__ppx__ip3__w1c__cnf71xx.html#a72392e45666ed1aa07fc4ce260ecf169">reserved_15_63</a>               : 49;
<a name="l03574"></a>03574 <span class="preprocessor">#endif</span>
<a name="l03575"></a>03575 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__en2__ppx__ip3__w1c.html#a0ad0b9657235d88e6d7c20182e632b8d">cnf71xx</a>;
<a name="l03576"></a>03576 };
<a name="l03577"></a><a class="code" href="cvmx-ciu-defs_8h.html#aa3fd47aafe66e1fe22e6ccb2d1274732">03577</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__en2__ppx__ip3__w1c.html" title="cvmx_ciu_en2_pp::_ip3_w1c">cvmx_ciu_en2_ppx_ip3_w1c</a> <a class="code" href="unioncvmx__ciu__en2__ppx__ip3__w1c.html" title="cvmx_ciu_en2_pp::_ip3_w1c">cvmx_ciu_en2_ppx_ip3_w1c_t</a>;
<a name="l03578"></a>03578 <span class="comment"></span>
<a name="l03579"></a>03579 <span class="comment">/**</span>
<a name="l03580"></a>03580 <span class="comment"> * cvmx_ciu_en2_pp#_ip3_w1s</span>
<a name="l03581"></a>03581 <span class="comment"> *</span>
<a name="l03582"></a>03582 <span class="comment"> * Notes:</span>
<a name="l03583"></a>03583 <span class="comment"> * Write-1-to-set version of the CIU_EN2_PP(IO)X_IPx(INT) register, read back corresponding</span>
<a name="l03584"></a>03584 <span class="comment"> * CIU_EN2_PP(IO)X_IPx(INT) value.</span>
<a name="l03585"></a>03585 <span class="comment"> */</span>
<a name="l03586"></a><a class="code" href="unioncvmx__ciu__en2__ppx__ip3__w1s.html">03586</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__en2__ppx__ip3__w1s.html" title="cvmx_ciu_en2_pp::_ip3_w1s">cvmx_ciu_en2_ppx_ip3_w1s</a> {
<a name="l03587"></a><a class="code" href="unioncvmx__ciu__en2__ppx__ip3__w1s.html#a06186324244a41749183d2a55be4e057">03587</a>     uint64_t <a class="code" href="unioncvmx__ciu__en2__ppx__ip3__w1s.html#a06186324244a41749183d2a55be4e057">u64</a>;
<a name="l03588"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__s.html">03588</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__s.html">cvmx_ciu_en2_ppx_ip3_w1s_s</a> {
<a name="l03589"></a>03589 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03590"></a>03590 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__s.html#af9fd940aa475694468d4585d1a4afbea">reserved_20_63</a>               : 44;
<a name="l03591"></a>03591     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__s.html#a46919425361aaf0fe963a6e1a474dfa0">bch</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set BCH interrupt enable */</span>
<a name="l03592"></a>03592     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__s.html#ae7f3ec89604e74725f6003d93cd7149b">agl_drp</a>                      : 1;  <span class="comment">/**&lt; Write 1 to set AGL_DRP interrupt enable */</span>
<a name="l03593"></a>03593     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__s.html#ac735bc93577ab06ef784d30aca2c2def">ocla</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set OCLA interrupt enable */</span>
<a name="l03594"></a>03594     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__s.html#a2d5cbf3922ceb404af8be5fb8b97c88c">sata</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set SATA interrupt enable */</span>
<a name="l03595"></a>03595     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__s.html#ae71d6d811e96a54fc132b6f58df2f9ea">reserved_15_15</a>               : 1;
<a name="l03596"></a>03596     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__s.html#a4ea344c14c78d9e1674bd13a96cbf3c8">endor</a>                        : 2;  <span class="comment">/**&lt; Write 1 to set ENDOR PHY interrupts enable */</span>
<a name="l03597"></a>03597     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__s.html#ac31417d9c40b2d1363688e68cdebb67b">eoi</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set EOI rsl interrupt enable */</span>
<a name="l03598"></a>03598     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__s.html#adc91271f67fa6533b89ca701f0517236">reserved_10_11</a>               : 2;
<a name="l03599"></a>03599     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__s.html#ae5e9a50ee7722df22166fb7da1a2331e">timer</a>                        : 6;  <span class="comment">/**&lt; Write 1 to set General timer 4-9 interrupt enables */</span>
<a name="l03600"></a>03600     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__s.html#a2b72165519afc618866b650462159ff7">reserved_0_3</a>                 : 4;
<a name="l03601"></a>03601 <span class="preprocessor">#else</span>
<a name="l03602"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__s.html#a2b72165519afc618866b650462159ff7">03602</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__s.html#a2b72165519afc618866b650462159ff7">reserved_0_3</a>                 : 4;
<a name="l03603"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__s.html#ae5e9a50ee7722df22166fb7da1a2331e">03603</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__s.html#ae5e9a50ee7722df22166fb7da1a2331e">timer</a>                        : 6;
<a name="l03604"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__s.html#adc91271f67fa6533b89ca701f0517236">03604</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__s.html#adc91271f67fa6533b89ca701f0517236">reserved_10_11</a>               : 2;
<a name="l03605"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__s.html#ac31417d9c40b2d1363688e68cdebb67b">03605</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__s.html#ac31417d9c40b2d1363688e68cdebb67b">eoi</a>                          : 1;
<a name="l03606"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__s.html#a4ea344c14c78d9e1674bd13a96cbf3c8">03606</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__s.html#a4ea344c14c78d9e1674bd13a96cbf3c8">endor</a>                        : 2;
<a name="l03607"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__s.html#ae71d6d811e96a54fc132b6f58df2f9ea">03607</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__s.html#ae71d6d811e96a54fc132b6f58df2f9ea">reserved_15_15</a>               : 1;
<a name="l03608"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__s.html#a2d5cbf3922ceb404af8be5fb8b97c88c">03608</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__s.html#a2d5cbf3922ceb404af8be5fb8b97c88c">sata</a>                         : 1;
<a name="l03609"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__s.html#ac735bc93577ab06ef784d30aca2c2def">03609</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__s.html#ac735bc93577ab06ef784d30aca2c2def">ocla</a>                         : 1;
<a name="l03610"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__s.html#ae7f3ec89604e74725f6003d93cd7149b">03610</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__s.html#ae7f3ec89604e74725f6003d93cd7149b">agl_drp</a>                      : 1;
<a name="l03611"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__s.html#a46919425361aaf0fe963a6e1a474dfa0">03611</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__s.html#a46919425361aaf0fe963a6e1a474dfa0">bch</a>                          : 1;
<a name="l03612"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__s.html#af9fd940aa475694468d4585d1a4afbea">03612</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__s.html#af9fd940aa475694468d4585d1a4afbea">reserved_20_63</a>               : 44;
<a name="l03613"></a>03613 <span class="preprocessor">#endif</span>
<a name="l03614"></a>03614 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__en2__ppx__ip3__w1s.html#a37090f463ce648e1942f9a9055025c7e">s</a>;
<a name="l03615"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__cn61xx.html">03615</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__cn61xx.html">cvmx_ciu_en2_ppx_ip3_w1s_cn61xx</a> {
<a name="l03616"></a>03616 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03617"></a>03617 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__cn61xx.html#aa2680f940c7d454458276494f4fc4c95">reserved_10_63</a>               : 54;
<a name="l03618"></a>03618     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__cn61xx.html#aa5ccaab2022a025b5a82fffea964891f">timer</a>                        : 6;  <span class="comment">/**&lt; Write 1 to set General timer 4-9 interrupt enables */</span>
<a name="l03619"></a>03619     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__cn61xx.html#a441a1a922c186d6f90d0281262ab9dac">reserved_0_3</a>                 : 4;
<a name="l03620"></a>03620 <span class="preprocessor">#else</span>
<a name="l03621"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__cn61xx.html#a441a1a922c186d6f90d0281262ab9dac">03621</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__cn61xx.html#a441a1a922c186d6f90d0281262ab9dac">reserved_0_3</a>                 : 4;
<a name="l03622"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__cn61xx.html#aa5ccaab2022a025b5a82fffea964891f">03622</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__cn61xx.html#aa5ccaab2022a025b5a82fffea964891f">timer</a>                        : 6;
<a name="l03623"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__cn61xx.html#aa2680f940c7d454458276494f4fc4c95">03623</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__cn61xx.html#aa2680f940c7d454458276494f4fc4c95">reserved_10_63</a>               : 54;
<a name="l03624"></a>03624 <span class="preprocessor">#endif</span>
<a name="l03625"></a>03625 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__en2__ppx__ip3__w1s.html#af5b745008d6c319838dec2a37d5db0e2">cn61xx</a>;
<a name="l03626"></a><a class="code" href="unioncvmx__ciu__en2__ppx__ip3__w1s.html#a801045b436f146a5538b84fa186a5194">03626</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__cn61xx.html">cvmx_ciu_en2_ppx_ip3_w1s_cn61xx</a> <a class="code" href="unioncvmx__ciu__en2__ppx__ip3__w1s.html#a801045b436f146a5538b84fa186a5194">cn66xx</a>;
<a name="l03627"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__cn70xx.html">03627</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__cn70xx.html">cvmx_ciu_en2_ppx_ip3_w1s_cn70xx</a> {
<a name="l03628"></a>03628 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03629"></a>03629 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__cn70xx.html#a40af074babea089c4dbd0101d9955613">reserved_20_63</a>               : 44;
<a name="l03630"></a>03630     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__cn70xx.html#ad87ace068c35b362c6ff306068b29ea5">bch</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set BCH interrupt enable */</span>
<a name="l03631"></a>03631     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__cn70xx.html#a98de9d07e9a90960bdfe3853804e1bc4">agl_drp</a>                      : 1;  <span class="comment">/**&lt; Write 1 to set AGL_DRP interrupt enable */</span>
<a name="l03632"></a>03632     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__cn70xx.html#af8b0e1a7a423988c328d805bacc94f5a">ocla</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set OCLA interrupt enable */</span>
<a name="l03633"></a>03633     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__cn70xx.html#a39486e56f792dd6db5d02aa2c20afde2">sata</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set SATA interrupt enable */</span>
<a name="l03634"></a>03634     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__cn70xx.html#ae09dbbbbbc1749d0e0296c475fb76d53">reserved_10_15</a>               : 6;
<a name="l03635"></a>03635     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__cn70xx.html#ad75f4eac90d376cdc72318f8eb1ff7d3">timer</a>                        : 6;  <span class="comment">/**&lt; Write 1 to set General timer 4-9 interrupt enables */</span>
<a name="l03636"></a>03636     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__cn70xx.html#a94ef9370e27114237002697d2f3456dc">reserved_0_3</a>                 : 4;
<a name="l03637"></a>03637 <span class="preprocessor">#else</span>
<a name="l03638"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__cn70xx.html#a94ef9370e27114237002697d2f3456dc">03638</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__cn70xx.html#a94ef9370e27114237002697d2f3456dc">reserved_0_3</a>                 : 4;
<a name="l03639"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__cn70xx.html#ad75f4eac90d376cdc72318f8eb1ff7d3">03639</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__cn70xx.html#ad75f4eac90d376cdc72318f8eb1ff7d3">timer</a>                        : 6;
<a name="l03640"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__cn70xx.html#ae09dbbbbbc1749d0e0296c475fb76d53">03640</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__cn70xx.html#ae09dbbbbbc1749d0e0296c475fb76d53">reserved_10_15</a>               : 6;
<a name="l03641"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__cn70xx.html#a39486e56f792dd6db5d02aa2c20afde2">03641</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__cn70xx.html#a39486e56f792dd6db5d02aa2c20afde2">sata</a>                         : 1;
<a name="l03642"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__cn70xx.html#af8b0e1a7a423988c328d805bacc94f5a">03642</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__cn70xx.html#af8b0e1a7a423988c328d805bacc94f5a">ocla</a>                         : 1;
<a name="l03643"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__cn70xx.html#a98de9d07e9a90960bdfe3853804e1bc4">03643</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__cn70xx.html#a98de9d07e9a90960bdfe3853804e1bc4">agl_drp</a>                      : 1;
<a name="l03644"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__cn70xx.html#ad87ace068c35b362c6ff306068b29ea5">03644</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__cn70xx.html#ad87ace068c35b362c6ff306068b29ea5">bch</a>                          : 1;
<a name="l03645"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__cn70xx.html#a40af074babea089c4dbd0101d9955613">03645</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__cn70xx.html#a40af074babea089c4dbd0101d9955613">reserved_20_63</a>               : 44;
<a name="l03646"></a>03646 <span class="preprocessor">#endif</span>
<a name="l03647"></a>03647 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__en2__ppx__ip3__w1s.html#a06d8b3f6b2295f11d43b60d1a424ad8a">cn70xx</a>;
<a name="l03648"></a><a class="code" href="unioncvmx__ciu__en2__ppx__ip3__w1s.html#a9a69e2382f8579fd8c62639d1151abf6">03648</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__cn70xx.html">cvmx_ciu_en2_ppx_ip3_w1s_cn70xx</a> <a class="code" href="unioncvmx__ciu__en2__ppx__ip3__w1s.html#a9a69e2382f8579fd8c62639d1151abf6">cn70xxp1</a>;
<a name="l03649"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__cnf71xx.html">03649</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__cnf71xx.html">cvmx_ciu_en2_ppx_ip3_w1s_cnf71xx</a> {
<a name="l03650"></a>03650 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03651"></a>03651 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__cnf71xx.html#af4ee32a2b188589fa347ba9d71ad446b">reserved_15_63</a>               : 49;
<a name="l03652"></a>03652     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__cnf71xx.html#a7b549ac297b1ba7f9548d45577aa26e2">endor</a>                        : 2;  <span class="comment">/**&lt; Write 1 to set ENDOR PHY interrupts enable */</span>
<a name="l03653"></a>03653     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__cnf71xx.html#a1eda104809936cc70951bd349e990e6f">eoi</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set EOI rsl interrupt enable */</span>
<a name="l03654"></a>03654     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__cnf71xx.html#a96e252b24491e95a0b0111dfbe916e77">reserved_10_11</a>               : 2;
<a name="l03655"></a>03655     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__cnf71xx.html#a94297e6a30c548cf3043c11edfa1589b">timer</a>                        : 6;  <span class="comment">/**&lt; Write 1 to set General timer 4-9 interrupt enables */</span>
<a name="l03656"></a>03656     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__cnf71xx.html#a0df428ab8df1aec6d7c8c3ce1207787e">reserved_0_3</a>                 : 4;
<a name="l03657"></a>03657 <span class="preprocessor">#else</span>
<a name="l03658"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__cnf71xx.html#a0df428ab8df1aec6d7c8c3ce1207787e">03658</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__cnf71xx.html#a0df428ab8df1aec6d7c8c3ce1207787e">reserved_0_3</a>                 : 4;
<a name="l03659"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__cnf71xx.html#a94297e6a30c548cf3043c11edfa1589b">03659</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__cnf71xx.html#a94297e6a30c548cf3043c11edfa1589b">timer</a>                        : 6;
<a name="l03660"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__cnf71xx.html#a96e252b24491e95a0b0111dfbe916e77">03660</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__cnf71xx.html#a96e252b24491e95a0b0111dfbe916e77">reserved_10_11</a>               : 2;
<a name="l03661"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__cnf71xx.html#a1eda104809936cc70951bd349e990e6f">03661</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__cnf71xx.html#a1eda104809936cc70951bd349e990e6f">eoi</a>                          : 1;
<a name="l03662"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__cnf71xx.html#a7b549ac297b1ba7f9548d45577aa26e2">03662</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__cnf71xx.html#a7b549ac297b1ba7f9548d45577aa26e2">endor</a>                        : 2;
<a name="l03663"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__cnf71xx.html#af4ee32a2b188589fa347ba9d71ad446b">03663</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip3__w1s_1_1cvmx__ciu__en2__ppx__ip3__w1s__cnf71xx.html#af4ee32a2b188589fa347ba9d71ad446b">reserved_15_63</a>               : 49;
<a name="l03664"></a>03664 <span class="preprocessor">#endif</span>
<a name="l03665"></a>03665 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__en2__ppx__ip3__w1s.html#ae4142b09202a9eb3a4100b325334165b">cnf71xx</a>;
<a name="l03666"></a>03666 };
<a name="l03667"></a><a class="code" href="cvmx-ciu-defs_8h.html#a0b54d480d6c2b2c8ae98235810c21c6a">03667</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__en2__ppx__ip3__w1s.html" title="cvmx_ciu_en2_pp::_ip3_w1s">cvmx_ciu_en2_ppx_ip3_w1s</a> <a class="code" href="unioncvmx__ciu__en2__ppx__ip3__w1s.html" title="cvmx_ciu_en2_pp::_ip3_w1s">cvmx_ciu_en2_ppx_ip3_w1s_t</a>;
<a name="l03668"></a>03668 <span class="comment"></span>
<a name="l03669"></a>03669 <span class="comment">/**</span>
<a name="l03670"></a>03670 <span class="comment"> * cvmx_ciu_en2_pp#_ip4</span>
<a name="l03671"></a>03671 <span class="comment"> *</span>
<a name="l03672"></a>03672 <span class="comment"> * Notes:</span>
<a name="l03673"></a>03673 <span class="comment"> * These SUM2 CSR&apos;s did not exist prior to pass 1.2. CIU_TIM4-9 did not exist prior to pass 1.2.</span>
<a name="l03674"></a>03674 <span class="comment"> *</span>
<a name="l03675"></a>03675 <span class="comment"> */</span>
<a name="l03676"></a><a class="code" href="unioncvmx__ciu__en2__ppx__ip4.html">03676</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__en2__ppx__ip4.html" title="cvmx_ciu_en2_pp::_ip4">cvmx_ciu_en2_ppx_ip4</a> {
<a name="l03677"></a><a class="code" href="unioncvmx__ciu__en2__ppx__ip4.html#a61f1775a79f2174d624515587764cb30">03677</a>     uint64_t <a class="code" href="unioncvmx__ciu__en2__ppx__ip4.html#a61f1775a79f2174d624515587764cb30">u64</a>;
<a name="l03678"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__s.html">03678</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__s.html">cvmx_ciu_en2_ppx_ip4_s</a> {
<a name="l03679"></a>03679 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03680"></a>03680 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__s.html#af3e7c25fa060281eb97eceec55f07379">reserved_20_63</a>               : 44;
<a name="l03681"></a>03681     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__s.html#a674003ec22a35b82c41771febd18b2e1">bch</a>                          : 1;  <span class="comment">/**&lt; BCH interrupt enable */</span>
<a name="l03682"></a>03682     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__s.html#a4c5af2e41ee8df5eca05c2aa0cbd74b0">agl_drp</a>                      : 1;  <span class="comment">/**&lt; AGL_DRP interrupt enable */</span>
<a name="l03683"></a>03683     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__s.html#a7e8a944b8c18ba912e1b9acaac0250fc">ocla</a>                         : 1;  <span class="comment">/**&lt; OCLA interrupt enable */</span>
<a name="l03684"></a>03684     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__s.html#a80ee00f35a4e4b5c782cc7dc750a3234">sata</a>                         : 1;  <span class="comment">/**&lt; SATA interrupt enable */</span>
<a name="l03685"></a>03685     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__s.html#a626af815d104709e1314871e23b6a0f2">reserved_15_15</a>               : 1;
<a name="l03686"></a>03686     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__s.html#a790ab0499748635d81bdac0d45f6ee25">endor</a>                        : 2;  <span class="comment">/**&lt; ENDOR PHY interrupts enable */</span>
<a name="l03687"></a>03687     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__s.html#a8f04b0a21466811735847f4ba7760b07">eoi</a>                          : 1;  <span class="comment">/**&lt; EOI rsl interrupt enable */</span>
<a name="l03688"></a>03688     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__s.html#ae1e50b4d76ea49bc7bd1beb4ea4c09ed">reserved_10_11</a>               : 2;
<a name="l03689"></a>03689     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__s.html#acc663c12c23fc04ba7a785e062245a1e">timer</a>                        : 6;  <span class="comment">/**&lt; General timer 4-9 interrupt enable */</span>
<a name="l03690"></a>03690     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__s.html#a00a1aa4443ba5c650d51870e9cbb7e4a">reserved_0_3</a>                 : 4;
<a name="l03691"></a>03691 <span class="preprocessor">#else</span>
<a name="l03692"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__s.html#a00a1aa4443ba5c650d51870e9cbb7e4a">03692</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__s.html#a00a1aa4443ba5c650d51870e9cbb7e4a">reserved_0_3</a>                 : 4;
<a name="l03693"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__s.html#acc663c12c23fc04ba7a785e062245a1e">03693</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__s.html#acc663c12c23fc04ba7a785e062245a1e">timer</a>                        : 6;
<a name="l03694"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__s.html#ae1e50b4d76ea49bc7bd1beb4ea4c09ed">03694</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__s.html#ae1e50b4d76ea49bc7bd1beb4ea4c09ed">reserved_10_11</a>               : 2;
<a name="l03695"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__s.html#a8f04b0a21466811735847f4ba7760b07">03695</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__s.html#a8f04b0a21466811735847f4ba7760b07">eoi</a>                          : 1;
<a name="l03696"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__s.html#a790ab0499748635d81bdac0d45f6ee25">03696</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__s.html#a790ab0499748635d81bdac0d45f6ee25">endor</a>                        : 2;
<a name="l03697"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__s.html#a626af815d104709e1314871e23b6a0f2">03697</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__s.html#a626af815d104709e1314871e23b6a0f2">reserved_15_15</a>               : 1;
<a name="l03698"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__s.html#a80ee00f35a4e4b5c782cc7dc750a3234">03698</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__s.html#a80ee00f35a4e4b5c782cc7dc750a3234">sata</a>                         : 1;
<a name="l03699"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__s.html#a7e8a944b8c18ba912e1b9acaac0250fc">03699</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__s.html#a7e8a944b8c18ba912e1b9acaac0250fc">ocla</a>                         : 1;
<a name="l03700"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__s.html#a4c5af2e41ee8df5eca05c2aa0cbd74b0">03700</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__s.html#a4c5af2e41ee8df5eca05c2aa0cbd74b0">agl_drp</a>                      : 1;
<a name="l03701"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__s.html#a674003ec22a35b82c41771febd18b2e1">03701</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__s.html#a674003ec22a35b82c41771febd18b2e1">bch</a>                          : 1;
<a name="l03702"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__s.html#af3e7c25fa060281eb97eceec55f07379">03702</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__s.html#af3e7c25fa060281eb97eceec55f07379">reserved_20_63</a>               : 44;
<a name="l03703"></a>03703 <span class="preprocessor">#endif</span>
<a name="l03704"></a>03704 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__en2__ppx__ip4.html#a9379c8bfd8fcc8117b3355e097187b47">s</a>;
<a name="l03705"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__cn61xx.html">03705</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__cn61xx.html">cvmx_ciu_en2_ppx_ip4_cn61xx</a> {
<a name="l03706"></a>03706 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03707"></a>03707 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__cn61xx.html#ae1be2bdcb9b3644e0ed7345cad8e6a69">reserved_10_63</a>               : 54;
<a name="l03708"></a>03708     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__cn61xx.html#a70b7227b0004c8589623aeafdb69cfab">timer</a>                        : 6;  <span class="comment">/**&lt; General timer 4-9 interrupt enable */</span>
<a name="l03709"></a>03709     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__cn61xx.html#a03423b5a883ec083a071b54e4f94a0f7">reserved_0_3</a>                 : 4;
<a name="l03710"></a>03710 <span class="preprocessor">#else</span>
<a name="l03711"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__cn61xx.html#a03423b5a883ec083a071b54e4f94a0f7">03711</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__cn61xx.html#a03423b5a883ec083a071b54e4f94a0f7">reserved_0_3</a>                 : 4;
<a name="l03712"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__cn61xx.html#a70b7227b0004c8589623aeafdb69cfab">03712</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__cn61xx.html#a70b7227b0004c8589623aeafdb69cfab">timer</a>                        : 6;
<a name="l03713"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__cn61xx.html#ae1be2bdcb9b3644e0ed7345cad8e6a69">03713</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__cn61xx.html#ae1be2bdcb9b3644e0ed7345cad8e6a69">reserved_10_63</a>               : 54;
<a name="l03714"></a>03714 <span class="preprocessor">#endif</span>
<a name="l03715"></a>03715 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__en2__ppx__ip4.html#aff934c38ef0d36db9389ca01db017d97">cn61xx</a>;
<a name="l03716"></a><a class="code" href="unioncvmx__ciu__en2__ppx__ip4.html#a5cc69bd23aee69a1f5a86e64950974e3">03716</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__cn61xx.html">cvmx_ciu_en2_ppx_ip4_cn61xx</a>    <a class="code" href="unioncvmx__ciu__en2__ppx__ip4.html#a5cc69bd23aee69a1f5a86e64950974e3">cn66xx</a>;
<a name="l03717"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__cn70xx.html">03717</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__cn70xx.html">cvmx_ciu_en2_ppx_ip4_cn70xx</a> {
<a name="l03718"></a>03718 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03719"></a>03719 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__cn70xx.html#a6b0ba5f557a9e688ff7d8a5097e779cc">reserved_20_63</a>               : 44;
<a name="l03720"></a>03720     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__cn70xx.html#a0094638545f0261036346ebc728a20ff">bch</a>                          : 1;  <span class="comment">/**&lt; BCH interrupt enable */</span>
<a name="l03721"></a>03721     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__cn70xx.html#a990ca9fa0e2e8409878f2089ab20765d">agl_drp</a>                      : 1;  <span class="comment">/**&lt; AGL_DRP interrupt enable */</span>
<a name="l03722"></a>03722     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__cn70xx.html#afe922e7d4cface8e8151d60dcd5fbcb1">ocla</a>                         : 1;  <span class="comment">/**&lt; OCLA interrupt enable */</span>
<a name="l03723"></a>03723     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__cn70xx.html#abd61e1ac32b040dfcca5071aff0a14e0">sata</a>                         : 1;  <span class="comment">/**&lt; SATA interrupt enable */</span>
<a name="l03724"></a>03724     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__cn70xx.html#ac130860af53c98c92accea92345ff2cd">reserved_10_15</a>               : 6;
<a name="l03725"></a>03725     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__cn70xx.html#a2aebf3d69034079ef8c01d78014ac083">timer</a>                        : 6;  <span class="comment">/**&lt; General timer 4-9 interrupt enable */</span>
<a name="l03726"></a>03726     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__cn70xx.html#a9b528a13ba950a9f7bd4193f92b81b6f">reserved_0_3</a>                 : 4;
<a name="l03727"></a>03727 <span class="preprocessor">#else</span>
<a name="l03728"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__cn70xx.html#a9b528a13ba950a9f7bd4193f92b81b6f">03728</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__cn70xx.html#a9b528a13ba950a9f7bd4193f92b81b6f">reserved_0_3</a>                 : 4;
<a name="l03729"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__cn70xx.html#a2aebf3d69034079ef8c01d78014ac083">03729</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__cn70xx.html#a2aebf3d69034079ef8c01d78014ac083">timer</a>                        : 6;
<a name="l03730"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__cn70xx.html#ac130860af53c98c92accea92345ff2cd">03730</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__cn70xx.html#ac130860af53c98c92accea92345ff2cd">reserved_10_15</a>               : 6;
<a name="l03731"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__cn70xx.html#abd61e1ac32b040dfcca5071aff0a14e0">03731</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__cn70xx.html#abd61e1ac32b040dfcca5071aff0a14e0">sata</a>                         : 1;
<a name="l03732"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__cn70xx.html#afe922e7d4cface8e8151d60dcd5fbcb1">03732</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__cn70xx.html#afe922e7d4cface8e8151d60dcd5fbcb1">ocla</a>                         : 1;
<a name="l03733"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__cn70xx.html#a990ca9fa0e2e8409878f2089ab20765d">03733</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__cn70xx.html#a990ca9fa0e2e8409878f2089ab20765d">agl_drp</a>                      : 1;
<a name="l03734"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__cn70xx.html#a0094638545f0261036346ebc728a20ff">03734</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__cn70xx.html#a0094638545f0261036346ebc728a20ff">bch</a>                          : 1;
<a name="l03735"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__cn70xx.html#a6b0ba5f557a9e688ff7d8a5097e779cc">03735</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__cn70xx.html#a6b0ba5f557a9e688ff7d8a5097e779cc">reserved_20_63</a>               : 44;
<a name="l03736"></a>03736 <span class="preprocessor">#endif</span>
<a name="l03737"></a>03737 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__en2__ppx__ip4.html#a5a836ff36b3258a5aa2b5d2c59a26c54">cn70xx</a>;
<a name="l03738"></a><a class="code" href="unioncvmx__ciu__en2__ppx__ip4.html#a054e601692dc558ed6c0eed1ecacfb56">03738</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__cn70xx.html">cvmx_ciu_en2_ppx_ip4_cn70xx</a>    <a class="code" href="unioncvmx__ciu__en2__ppx__ip4.html#a054e601692dc558ed6c0eed1ecacfb56">cn70xxp1</a>;
<a name="l03739"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__cnf71xx.html">03739</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__cnf71xx.html">cvmx_ciu_en2_ppx_ip4_cnf71xx</a> {
<a name="l03740"></a>03740 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03741"></a>03741 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__cnf71xx.html#a0ad35f54add0ba66bbbd4247daf9db1c">reserved_15_63</a>               : 49;
<a name="l03742"></a>03742     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__cnf71xx.html#a75337d82d7832fe805a4168c1bf1f844">endor</a>                        : 2;  <span class="comment">/**&lt; ENDOR PHY interrupts enable */</span>
<a name="l03743"></a>03743     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__cnf71xx.html#a404e7f467abf8bac55cf119ea9cb3f0a">eoi</a>                          : 1;  <span class="comment">/**&lt; EOI rsl interrupt enable */</span>
<a name="l03744"></a>03744     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__cnf71xx.html#af0965855676027ee0bac7b02f9e32ae5">reserved_10_11</a>               : 2;
<a name="l03745"></a>03745     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__cnf71xx.html#af04aebe2b84adbafb859d700d7d1515b">timer</a>                        : 6;  <span class="comment">/**&lt; General timer 4-9 interrupt enable */</span>
<a name="l03746"></a>03746     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__cnf71xx.html#aa9d902057764cb6a9ae89bd0006b9947">reserved_0_3</a>                 : 4;
<a name="l03747"></a>03747 <span class="preprocessor">#else</span>
<a name="l03748"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__cnf71xx.html#aa9d902057764cb6a9ae89bd0006b9947">03748</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__cnf71xx.html#aa9d902057764cb6a9ae89bd0006b9947">reserved_0_3</a>                 : 4;
<a name="l03749"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__cnf71xx.html#af04aebe2b84adbafb859d700d7d1515b">03749</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__cnf71xx.html#af04aebe2b84adbafb859d700d7d1515b">timer</a>                        : 6;
<a name="l03750"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__cnf71xx.html#af0965855676027ee0bac7b02f9e32ae5">03750</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__cnf71xx.html#af0965855676027ee0bac7b02f9e32ae5">reserved_10_11</a>               : 2;
<a name="l03751"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__cnf71xx.html#a404e7f467abf8bac55cf119ea9cb3f0a">03751</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__cnf71xx.html#a404e7f467abf8bac55cf119ea9cb3f0a">eoi</a>                          : 1;
<a name="l03752"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__cnf71xx.html#a75337d82d7832fe805a4168c1bf1f844">03752</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__cnf71xx.html#a75337d82d7832fe805a4168c1bf1f844">endor</a>                        : 2;
<a name="l03753"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__cnf71xx.html#a0ad35f54add0ba66bbbd4247daf9db1c">03753</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4_1_1cvmx__ciu__en2__ppx__ip4__cnf71xx.html#a0ad35f54add0ba66bbbd4247daf9db1c">reserved_15_63</a>               : 49;
<a name="l03754"></a>03754 <span class="preprocessor">#endif</span>
<a name="l03755"></a>03755 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__en2__ppx__ip4.html#ac07f3e7862ee03d3ae95a8a557d0d16a">cnf71xx</a>;
<a name="l03756"></a>03756 };
<a name="l03757"></a><a class="code" href="cvmx-ciu-defs_8h.html#ad51532721195c5c6658b6a9bd8aa229d">03757</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__en2__ppx__ip4.html" title="cvmx_ciu_en2_pp::_ip4">cvmx_ciu_en2_ppx_ip4</a> <a class="code" href="unioncvmx__ciu__en2__ppx__ip4.html" title="cvmx_ciu_en2_pp::_ip4">cvmx_ciu_en2_ppx_ip4_t</a>;
<a name="l03758"></a>03758 <span class="comment"></span>
<a name="l03759"></a>03759 <span class="comment">/**</span>
<a name="l03760"></a>03760 <span class="comment"> * cvmx_ciu_en2_pp#_ip4_w1c</span>
<a name="l03761"></a>03761 <span class="comment"> *</span>
<a name="l03762"></a>03762 <span class="comment"> * Notes:</span>
<a name="l03763"></a>03763 <span class="comment"> * Write-1-to-clear version of the CIU_EN2_PP(IO)X_IPx(INT) register, read back corresponding</span>
<a name="l03764"></a>03764 <span class="comment"> * CIU_EN2_PP(IO)X_IPx(INT) value.</span>
<a name="l03765"></a>03765 <span class="comment"> */</span>
<a name="l03766"></a><a class="code" href="unioncvmx__ciu__en2__ppx__ip4__w1c.html">03766</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__en2__ppx__ip4__w1c.html" title="cvmx_ciu_en2_pp::_ip4_w1c">cvmx_ciu_en2_ppx_ip4_w1c</a> {
<a name="l03767"></a><a class="code" href="unioncvmx__ciu__en2__ppx__ip4__w1c.html#a1fce5edc9f4e9a8e6d9e151da3f3d386">03767</a>     uint64_t <a class="code" href="unioncvmx__ciu__en2__ppx__ip4__w1c.html#a1fce5edc9f4e9a8e6d9e151da3f3d386">u64</a>;
<a name="l03768"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__s.html">03768</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__s.html">cvmx_ciu_en2_ppx_ip4_w1c_s</a> {
<a name="l03769"></a>03769 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03770"></a>03770 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__s.html#a2a536f16602b1c53ce4e609724cadb84">reserved_20_63</a>               : 44;
<a name="l03771"></a>03771     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__s.html#a51c8166da7a2eac7664e586804e355be">bch</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear BCH interrupt enable */</span>
<a name="l03772"></a>03772     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__s.html#a7f5b06c1e2c9e3eb8291875a49df2d3b">agl_drp</a>                      : 1;  <span class="comment">/**&lt; Write 1 to clear AGL_DRP interrupt enable */</span>
<a name="l03773"></a>03773     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__s.html#ade7663f3e82bb715438469a9573728a4">ocla</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear OCLA interrupt enable */</span>
<a name="l03774"></a>03774     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__s.html#adfb007cab8bd31e288ec94750e35912a">sata</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear SATA interrupt enable */</span>
<a name="l03775"></a>03775     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__s.html#a150c81e543d2b61d22e41971ec74d7f2">reserved_15_15</a>               : 1;
<a name="l03776"></a>03776     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__s.html#a7b398f6cb4d36863404044632febdda3">endor</a>                        : 2;  <span class="comment">/**&lt; Write 1 to clear ENDOR PHY interrupts enable */</span>
<a name="l03777"></a>03777     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__s.html#aa971d2d1b1291d8d4f9e82fce26097c1">eoi</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear EOI rsl interrupt enable */</span>
<a name="l03778"></a>03778     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__s.html#a27b917b36c803db08f987526086adf52">reserved_10_11</a>               : 2;
<a name="l03779"></a>03779     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__s.html#a80214e069470a3dbf9eb785b65bea16b">timer</a>                        : 6;  <span class="comment">/**&lt; Write 1 to clear General timer 4-9 interrupt enable */</span>
<a name="l03780"></a>03780     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__s.html#ab4985cb9d466211b6cfba337268beb75">reserved_0_3</a>                 : 4;
<a name="l03781"></a>03781 <span class="preprocessor">#else</span>
<a name="l03782"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__s.html#ab4985cb9d466211b6cfba337268beb75">03782</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__s.html#ab4985cb9d466211b6cfba337268beb75">reserved_0_3</a>                 : 4;
<a name="l03783"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__s.html#a80214e069470a3dbf9eb785b65bea16b">03783</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__s.html#a80214e069470a3dbf9eb785b65bea16b">timer</a>                        : 6;
<a name="l03784"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__s.html#a27b917b36c803db08f987526086adf52">03784</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__s.html#a27b917b36c803db08f987526086adf52">reserved_10_11</a>               : 2;
<a name="l03785"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__s.html#aa971d2d1b1291d8d4f9e82fce26097c1">03785</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__s.html#aa971d2d1b1291d8d4f9e82fce26097c1">eoi</a>                          : 1;
<a name="l03786"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__s.html#a7b398f6cb4d36863404044632febdda3">03786</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__s.html#a7b398f6cb4d36863404044632febdda3">endor</a>                        : 2;
<a name="l03787"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__s.html#a150c81e543d2b61d22e41971ec74d7f2">03787</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__s.html#a150c81e543d2b61d22e41971ec74d7f2">reserved_15_15</a>               : 1;
<a name="l03788"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__s.html#adfb007cab8bd31e288ec94750e35912a">03788</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__s.html#adfb007cab8bd31e288ec94750e35912a">sata</a>                         : 1;
<a name="l03789"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__s.html#ade7663f3e82bb715438469a9573728a4">03789</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__s.html#ade7663f3e82bb715438469a9573728a4">ocla</a>                         : 1;
<a name="l03790"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__s.html#a7f5b06c1e2c9e3eb8291875a49df2d3b">03790</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__s.html#a7f5b06c1e2c9e3eb8291875a49df2d3b">agl_drp</a>                      : 1;
<a name="l03791"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__s.html#a51c8166da7a2eac7664e586804e355be">03791</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__s.html#a51c8166da7a2eac7664e586804e355be">bch</a>                          : 1;
<a name="l03792"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__s.html#a2a536f16602b1c53ce4e609724cadb84">03792</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__s.html#a2a536f16602b1c53ce4e609724cadb84">reserved_20_63</a>               : 44;
<a name="l03793"></a>03793 <span class="preprocessor">#endif</span>
<a name="l03794"></a>03794 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__en2__ppx__ip4__w1c.html#a934f57e04a804777c21e874749899335">s</a>;
<a name="l03795"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__cn61xx.html">03795</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__cn61xx.html">cvmx_ciu_en2_ppx_ip4_w1c_cn61xx</a> {
<a name="l03796"></a>03796 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03797"></a>03797 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__cn61xx.html#a4e83ca5b9534354cd3db918be80a3746">reserved_10_63</a>               : 54;
<a name="l03798"></a>03798     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__cn61xx.html#a03d6be3297b27a53c383ea54bfb77216">timer</a>                        : 6;  <span class="comment">/**&lt; Write 1 to clear General timer 4-9 interrupt enable */</span>
<a name="l03799"></a>03799     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__cn61xx.html#a7a8f632a943a583bdd15a44c92340145">reserved_0_3</a>                 : 4;
<a name="l03800"></a>03800 <span class="preprocessor">#else</span>
<a name="l03801"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__cn61xx.html#a7a8f632a943a583bdd15a44c92340145">03801</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__cn61xx.html#a7a8f632a943a583bdd15a44c92340145">reserved_0_3</a>                 : 4;
<a name="l03802"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__cn61xx.html#a03d6be3297b27a53c383ea54bfb77216">03802</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__cn61xx.html#a03d6be3297b27a53c383ea54bfb77216">timer</a>                        : 6;
<a name="l03803"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__cn61xx.html#a4e83ca5b9534354cd3db918be80a3746">03803</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__cn61xx.html#a4e83ca5b9534354cd3db918be80a3746">reserved_10_63</a>               : 54;
<a name="l03804"></a>03804 <span class="preprocessor">#endif</span>
<a name="l03805"></a>03805 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__en2__ppx__ip4__w1c.html#a45a61c3612e93dbb8a4cd816331717be">cn61xx</a>;
<a name="l03806"></a><a class="code" href="unioncvmx__ciu__en2__ppx__ip4__w1c.html#a231a72ae13bee20cf9016bea809ec604">03806</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__cn61xx.html">cvmx_ciu_en2_ppx_ip4_w1c_cn61xx</a> <a class="code" href="unioncvmx__ciu__en2__ppx__ip4__w1c.html#a231a72ae13bee20cf9016bea809ec604">cn66xx</a>;
<a name="l03807"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__cn70xx.html">03807</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__cn70xx.html">cvmx_ciu_en2_ppx_ip4_w1c_cn70xx</a> {
<a name="l03808"></a>03808 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03809"></a>03809 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__cn70xx.html#a9cbbfc8da4b6428c979f0d1840f5fdc0">reserved_20_63</a>               : 44;
<a name="l03810"></a>03810     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__cn70xx.html#a94e77b543ccbde2b2b1e03a29d03cd49">bch</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear BCH interrupt enable */</span>
<a name="l03811"></a>03811     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__cn70xx.html#ad1daa876674b34c7da93cb35f6f2b261">agl_drp</a>                      : 1;  <span class="comment">/**&lt; Write 1 to clear AGL_DRP interrupt enable */</span>
<a name="l03812"></a>03812     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__cn70xx.html#ac95833616c6af3640906b574427bbaaf">ocla</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear OCLA interrupt enable */</span>
<a name="l03813"></a>03813     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__cn70xx.html#a0081781de4cc8fd6012a59c975476d4c">sata</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear SATA interrupt enable */</span>
<a name="l03814"></a>03814     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__cn70xx.html#a50dacbb24a53758b99a398f67195aa77">reserved_10_15</a>               : 6;
<a name="l03815"></a>03815     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__cn70xx.html#a95105ffe7a8cc1b8321145160f4e9e6b">timer</a>                        : 6;  <span class="comment">/**&lt; Write 1 to clear General timer 4-9 interrupt enable */</span>
<a name="l03816"></a>03816     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__cn70xx.html#a49777325c34520a41262d359742e5ec8">reserved_0_3</a>                 : 4;
<a name="l03817"></a>03817 <span class="preprocessor">#else</span>
<a name="l03818"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__cn70xx.html#a49777325c34520a41262d359742e5ec8">03818</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__cn70xx.html#a49777325c34520a41262d359742e5ec8">reserved_0_3</a>                 : 4;
<a name="l03819"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__cn70xx.html#a95105ffe7a8cc1b8321145160f4e9e6b">03819</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__cn70xx.html#a95105ffe7a8cc1b8321145160f4e9e6b">timer</a>                        : 6;
<a name="l03820"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__cn70xx.html#a50dacbb24a53758b99a398f67195aa77">03820</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__cn70xx.html#a50dacbb24a53758b99a398f67195aa77">reserved_10_15</a>               : 6;
<a name="l03821"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__cn70xx.html#a0081781de4cc8fd6012a59c975476d4c">03821</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__cn70xx.html#a0081781de4cc8fd6012a59c975476d4c">sata</a>                         : 1;
<a name="l03822"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__cn70xx.html#ac95833616c6af3640906b574427bbaaf">03822</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__cn70xx.html#ac95833616c6af3640906b574427bbaaf">ocla</a>                         : 1;
<a name="l03823"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__cn70xx.html#ad1daa876674b34c7da93cb35f6f2b261">03823</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__cn70xx.html#ad1daa876674b34c7da93cb35f6f2b261">agl_drp</a>                      : 1;
<a name="l03824"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__cn70xx.html#a94e77b543ccbde2b2b1e03a29d03cd49">03824</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__cn70xx.html#a94e77b543ccbde2b2b1e03a29d03cd49">bch</a>                          : 1;
<a name="l03825"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__cn70xx.html#a9cbbfc8da4b6428c979f0d1840f5fdc0">03825</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__cn70xx.html#a9cbbfc8da4b6428c979f0d1840f5fdc0">reserved_20_63</a>               : 44;
<a name="l03826"></a>03826 <span class="preprocessor">#endif</span>
<a name="l03827"></a>03827 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__en2__ppx__ip4__w1c.html#a1f07f2841b99ee91980c3498d607b4fb">cn70xx</a>;
<a name="l03828"></a><a class="code" href="unioncvmx__ciu__en2__ppx__ip4__w1c.html#a5186eee7c27d117a2271666e785a0a4b">03828</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__cn70xx.html">cvmx_ciu_en2_ppx_ip4_w1c_cn70xx</a> <a class="code" href="unioncvmx__ciu__en2__ppx__ip4__w1c.html#a5186eee7c27d117a2271666e785a0a4b">cn70xxp1</a>;
<a name="l03829"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__cnf71xx.html">03829</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__cnf71xx.html">cvmx_ciu_en2_ppx_ip4_w1c_cnf71xx</a> {
<a name="l03830"></a>03830 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03831"></a>03831 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__cnf71xx.html#adf62440317e4f60a6aed776375170034">reserved_15_63</a>               : 49;
<a name="l03832"></a>03832     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__cnf71xx.html#a0fa7fa236d24f6cbaa3d673a7e5d31f4">endor</a>                        : 2;  <span class="comment">/**&lt; Write 1 to clear ENDOR PHY interrupts enable */</span>
<a name="l03833"></a>03833     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__cnf71xx.html#aa73c80032127e98c8a7e037ec34801cf">eoi</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear EOI rsl interrupt enable */</span>
<a name="l03834"></a>03834     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__cnf71xx.html#a1ba2dac8723e226fe67b668033f29d82">reserved_10_11</a>               : 2;
<a name="l03835"></a>03835     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__cnf71xx.html#a3d3520d27a29008b78ae9d7888e0fdf9">timer</a>                        : 6;  <span class="comment">/**&lt; Write 1 to clear General timer 4-9 interrupt enable */</span>
<a name="l03836"></a>03836     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__cnf71xx.html#aac77babaa2959440897c32f10efca873">reserved_0_3</a>                 : 4;
<a name="l03837"></a>03837 <span class="preprocessor">#else</span>
<a name="l03838"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__cnf71xx.html#aac77babaa2959440897c32f10efca873">03838</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__cnf71xx.html#aac77babaa2959440897c32f10efca873">reserved_0_3</a>                 : 4;
<a name="l03839"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__cnf71xx.html#a3d3520d27a29008b78ae9d7888e0fdf9">03839</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__cnf71xx.html#a3d3520d27a29008b78ae9d7888e0fdf9">timer</a>                        : 6;
<a name="l03840"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__cnf71xx.html#a1ba2dac8723e226fe67b668033f29d82">03840</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__cnf71xx.html#a1ba2dac8723e226fe67b668033f29d82">reserved_10_11</a>               : 2;
<a name="l03841"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__cnf71xx.html#aa73c80032127e98c8a7e037ec34801cf">03841</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__cnf71xx.html#aa73c80032127e98c8a7e037ec34801cf">eoi</a>                          : 1;
<a name="l03842"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__cnf71xx.html#a0fa7fa236d24f6cbaa3d673a7e5d31f4">03842</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__cnf71xx.html#a0fa7fa236d24f6cbaa3d673a7e5d31f4">endor</a>                        : 2;
<a name="l03843"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__cnf71xx.html#adf62440317e4f60a6aed776375170034">03843</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1c_1_1cvmx__ciu__en2__ppx__ip4__w1c__cnf71xx.html#adf62440317e4f60a6aed776375170034">reserved_15_63</a>               : 49;
<a name="l03844"></a>03844 <span class="preprocessor">#endif</span>
<a name="l03845"></a>03845 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__en2__ppx__ip4__w1c.html#a8734f147655244d08a7a877a480d5930">cnf71xx</a>;
<a name="l03846"></a>03846 };
<a name="l03847"></a><a class="code" href="cvmx-ciu-defs_8h.html#a2b47257a7337f632b6f64eeb244fa07f">03847</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__en2__ppx__ip4__w1c.html" title="cvmx_ciu_en2_pp::_ip4_w1c">cvmx_ciu_en2_ppx_ip4_w1c</a> <a class="code" href="unioncvmx__ciu__en2__ppx__ip4__w1c.html" title="cvmx_ciu_en2_pp::_ip4_w1c">cvmx_ciu_en2_ppx_ip4_w1c_t</a>;
<a name="l03848"></a>03848 <span class="comment"></span>
<a name="l03849"></a>03849 <span class="comment">/**</span>
<a name="l03850"></a>03850 <span class="comment"> * cvmx_ciu_en2_pp#_ip4_w1s</span>
<a name="l03851"></a>03851 <span class="comment"> *</span>
<a name="l03852"></a>03852 <span class="comment"> * Notes:</span>
<a name="l03853"></a>03853 <span class="comment"> * Write-1-to-set version of the CIU_EN2_PP(IO)X_IPx(INT) register, read back corresponding</span>
<a name="l03854"></a>03854 <span class="comment"> * CIU_EN2_PP(IO)X_IPx(INT) value.</span>
<a name="l03855"></a>03855 <span class="comment"> */</span>
<a name="l03856"></a><a class="code" href="unioncvmx__ciu__en2__ppx__ip4__w1s.html">03856</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__en2__ppx__ip4__w1s.html" title="cvmx_ciu_en2_pp::_ip4_w1s">cvmx_ciu_en2_ppx_ip4_w1s</a> {
<a name="l03857"></a><a class="code" href="unioncvmx__ciu__en2__ppx__ip4__w1s.html#acf5cf50703b3421870e8ffca92284e9c">03857</a>     uint64_t <a class="code" href="unioncvmx__ciu__en2__ppx__ip4__w1s.html#acf5cf50703b3421870e8ffca92284e9c">u64</a>;
<a name="l03858"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__s.html">03858</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__s.html">cvmx_ciu_en2_ppx_ip4_w1s_s</a> {
<a name="l03859"></a>03859 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03860"></a>03860 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__s.html#a148b264cae31cd27276423c812fc1746">reserved_20_63</a>               : 44;
<a name="l03861"></a>03861     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__s.html#a43d8cec1e71b0063fe15e09106ac065e">bch</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set BCH interrupt enable */</span>
<a name="l03862"></a>03862     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__s.html#a0cd75f3c821c8e5248efc2388d462dc0">agl_drp</a>                      : 1;  <span class="comment">/**&lt; Write 1 to set AGL_DRP interrupt enable */</span>
<a name="l03863"></a>03863     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__s.html#a8aea98a60a620009c9c78c98bf965c03">ocla</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set OCLA interrupt enable */</span>
<a name="l03864"></a>03864     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__s.html#a801bc8b304e0bd5cd3e57b075bc98f20">sata</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set SATA interrupt enable */</span>
<a name="l03865"></a>03865     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__s.html#ab7fa0e29ca7a93e8daaa99be2e00633b">reserved_15_15</a>               : 1;
<a name="l03866"></a>03866     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__s.html#ad4da453d9101a305e76958248e838167">endor</a>                        : 2;  <span class="comment">/**&lt; Write 1 to set ENDOR PHY interrupts enable */</span>
<a name="l03867"></a>03867     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__s.html#a7126c8cf358839430d59bba5396c73c7">eoi</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set EOI rsl interrupt enable */</span>
<a name="l03868"></a>03868     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__s.html#aad345c5c1446cde5e99c57b52b3c0779">reserved_10_11</a>               : 2;
<a name="l03869"></a>03869     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__s.html#acd3f676b7c14b4a7e629d1625c8d45e3">timer</a>                        : 6;  <span class="comment">/**&lt; Write 1 to set General timer 4-9 interrupt enables */</span>
<a name="l03870"></a>03870     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__s.html#ae1eddaddaf8c874bc8e680fed21184a9">reserved_0_3</a>                 : 4;
<a name="l03871"></a>03871 <span class="preprocessor">#else</span>
<a name="l03872"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__s.html#ae1eddaddaf8c874bc8e680fed21184a9">03872</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__s.html#ae1eddaddaf8c874bc8e680fed21184a9">reserved_0_3</a>                 : 4;
<a name="l03873"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__s.html#acd3f676b7c14b4a7e629d1625c8d45e3">03873</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__s.html#acd3f676b7c14b4a7e629d1625c8d45e3">timer</a>                        : 6;
<a name="l03874"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__s.html#aad345c5c1446cde5e99c57b52b3c0779">03874</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__s.html#aad345c5c1446cde5e99c57b52b3c0779">reserved_10_11</a>               : 2;
<a name="l03875"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__s.html#a7126c8cf358839430d59bba5396c73c7">03875</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__s.html#a7126c8cf358839430d59bba5396c73c7">eoi</a>                          : 1;
<a name="l03876"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__s.html#ad4da453d9101a305e76958248e838167">03876</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__s.html#ad4da453d9101a305e76958248e838167">endor</a>                        : 2;
<a name="l03877"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__s.html#ab7fa0e29ca7a93e8daaa99be2e00633b">03877</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__s.html#ab7fa0e29ca7a93e8daaa99be2e00633b">reserved_15_15</a>               : 1;
<a name="l03878"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__s.html#a801bc8b304e0bd5cd3e57b075bc98f20">03878</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__s.html#a801bc8b304e0bd5cd3e57b075bc98f20">sata</a>                         : 1;
<a name="l03879"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__s.html#a8aea98a60a620009c9c78c98bf965c03">03879</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__s.html#a8aea98a60a620009c9c78c98bf965c03">ocla</a>                         : 1;
<a name="l03880"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__s.html#a0cd75f3c821c8e5248efc2388d462dc0">03880</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__s.html#a0cd75f3c821c8e5248efc2388d462dc0">agl_drp</a>                      : 1;
<a name="l03881"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__s.html#a43d8cec1e71b0063fe15e09106ac065e">03881</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__s.html#a43d8cec1e71b0063fe15e09106ac065e">bch</a>                          : 1;
<a name="l03882"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__s.html#a148b264cae31cd27276423c812fc1746">03882</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__s.html#a148b264cae31cd27276423c812fc1746">reserved_20_63</a>               : 44;
<a name="l03883"></a>03883 <span class="preprocessor">#endif</span>
<a name="l03884"></a>03884 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__en2__ppx__ip4__w1s.html#a2408b77c3bcf0089e2194f8ebf1e1e3b">s</a>;
<a name="l03885"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__cn61xx.html">03885</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__cn61xx.html">cvmx_ciu_en2_ppx_ip4_w1s_cn61xx</a> {
<a name="l03886"></a>03886 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03887"></a>03887 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__cn61xx.html#ac9cf594a21eec389c3e601fa10be6c16">reserved_10_63</a>               : 54;
<a name="l03888"></a>03888     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__cn61xx.html#ae7fd70f3eefd50c1d503bee58ec0be18">timer</a>                        : 6;  <span class="comment">/**&lt; Write 1 to set General timer 4-9 interrupt enables */</span>
<a name="l03889"></a>03889     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__cn61xx.html#af802d685ad35bc7707bcdbef910526ba">reserved_0_3</a>                 : 4;
<a name="l03890"></a>03890 <span class="preprocessor">#else</span>
<a name="l03891"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__cn61xx.html#af802d685ad35bc7707bcdbef910526ba">03891</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__cn61xx.html#af802d685ad35bc7707bcdbef910526ba">reserved_0_3</a>                 : 4;
<a name="l03892"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__cn61xx.html#ae7fd70f3eefd50c1d503bee58ec0be18">03892</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__cn61xx.html#ae7fd70f3eefd50c1d503bee58ec0be18">timer</a>                        : 6;
<a name="l03893"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__cn61xx.html#ac9cf594a21eec389c3e601fa10be6c16">03893</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__cn61xx.html#ac9cf594a21eec389c3e601fa10be6c16">reserved_10_63</a>               : 54;
<a name="l03894"></a>03894 <span class="preprocessor">#endif</span>
<a name="l03895"></a>03895 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__en2__ppx__ip4__w1s.html#a4242eee1390eb236260404a62874f992">cn61xx</a>;
<a name="l03896"></a><a class="code" href="unioncvmx__ciu__en2__ppx__ip4__w1s.html#ad25e41ef3630492037adee147633f887">03896</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__cn61xx.html">cvmx_ciu_en2_ppx_ip4_w1s_cn61xx</a> <a class="code" href="unioncvmx__ciu__en2__ppx__ip4__w1s.html#ad25e41ef3630492037adee147633f887">cn66xx</a>;
<a name="l03897"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__cn70xx.html">03897</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__cn70xx.html">cvmx_ciu_en2_ppx_ip4_w1s_cn70xx</a> {
<a name="l03898"></a>03898 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03899"></a>03899 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__cn70xx.html#ab9f60f6d2423266c60bb1fe0b4777e66">reserved_20_63</a>               : 44;
<a name="l03900"></a>03900     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__cn70xx.html#a9bcd1c679d6a1c4e7af3fd8ebf0496f4">bch</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set BCH interrupt enable */</span>
<a name="l03901"></a>03901     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__cn70xx.html#aefb33494a4f580d97b4b0521ed226a6a">agl_drp</a>                      : 1;  <span class="comment">/**&lt; Write 1 to set AGL_DRP interrupt enable */</span>
<a name="l03902"></a>03902     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__cn70xx.html#a74e4e9197236b66960bc40df387b115c">ocla</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set OCLA interrupt enable */</span>
<a name="l03903"></a>03903     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__cn70xx.html#a2d914a7d37e0bf311980fc912eb31373">sata</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set SATA interrupt enable */</span>
<a name="l03904"></a>03904     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__cn70xx.html#a02cd38cbf9d5de5b7390b20c55e4fda2">reserved_10_15</a>               : 6;
<a name="l03905"></a>03905     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__cn70xx.html#a75daae33f5b5954fcd218b8c503bceb1">timer</a>                        : 6;  <span class="comment">/**&lt; Write 1 to set General timer 4-9 interrupt enables */</span>
<a name="l03906"></a>03906     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__cn70xx.html#a9673ff419e580110a5506ff2d01a1958">reserved_0_3</a>                 : 4;
<a name="l03907"></a>03907 <span class="preprocessor">#else</span>
<a name="l03908"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__cn70xx.html#a9673ff419e580110a5506ff2d01a1958">03908</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__cn70xx.html#a9673ff419e580110a5506ff2d01a1958">reserved_0_3</a>                 : 4;
<a name="l03909"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__cn70xx.html#a75daae33f5b5954fcd218b8c503bceb1">03909</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__cn70xx.html#a75daae33f5b5954fcd218b8c503bceb1">timer</a>                        : 6;
<a name="l03910"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__cn70xx.html#a02cd38cbf9d5de5b7390b20c55e4fda2">03910</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__cn70xx.html#a02cd38cbf9d5de5b7390b20c55e4fda2">reserved_10_15</a>               : 6;
<a name="l03911"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__cn70xx.html#a2d914a7d37e0bf311980fc912eb31373">03911</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__cn70xx.html#a2d914a7d37e0bf311980fc912eb31373">sata</a>                         : 1;
<a name="l03912"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__cn70xx.html#a74e4e9197236b66960bc40df387b115c">03912</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__cn70xx.html#a74e4e9197236b66960bc40df387b115c">ocla</a>                         : 1;
<a name="l03913"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__cn70xx.html#aefb33494a4f580d97b4b0521ed226a6a">03913</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__cn70xx.html#aefb33494a4f580d97b4b0521ed226a6a">agl_drp</a>                      : 1;
<a name="l03914"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__cn70xx.html#a9bcd1c679d6a1c4e7af3fd8ebf0496f4">03914</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__cn70xx.html#a9bcd1c679d6a1c4e7af3fd8ebf0496f4">bch</a>                          : 1;
<a name="l03915"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__cn70xx.html#ab9f60f6d2423266c60bb1fe0b4777e66">03915</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__cn70xx.html#ab9f60f6d2423266c60bb1fe0b4777e66">reserved_20_63</a>               : 44;
<a name="l03916"></a>03916 <span class="preprocessor">#endif</span>
<a name="l03917"></a>03917 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__en2__ppx__ip4__w1s.html#a4b3c36ff55087e2e0479d74d0c63357e">cn70xx</a>;
<a name="l03918"></a><a class="code" href="unioncvmx__ciu__en2__ppx__ip4__w1s.html#a950dac1bfb27bd4981a62d801ba01e97">03918</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__cn70xx.html">cvmx_ciu_en2_ppx_ip4_w1s_cn70xx</a> <a class="code" href="unioncvmx__ciu__en2__ppx__ip4__w1s.html#a950dac1bfb27bd4981a62d801ba01e97">cn70xxp1</a>;
<a name="l03919"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__cnf71xx.html">03919</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__cnf71xx.html">cvmx_ciu_en2_ppx_ip4_w1s_cnf71xx</a> {
<a name="l03920"></a>03920 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03921"></a>03921 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__cnf71xx.html#abb521d6c599168d133a0a283fcd9d9d4">reserved_15_63</a>               : 49;
<a name="l03922"></a>03922     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__cnf71xx.html#a381e8c389e0ed982b33e9bbd48731964">endor</a>                        : 2;  <span class="comment">/**&lt; Write 1 to set ENDOR PHY interrupts enable */</span>
<a name="l03923"></a>03923     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__cnf71xx.html#ae85e6dae22139abc02b78cf539a713af">eoi</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set EOI rsl interrupt enable */</span>
<a name="l03924"></a>03924     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__cnf71xx.html#a988ca3dff73a3b7b831f1737d395e21f">reserved_10_11</a>               : 2;
<a name="l03925"></a>03925     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__cnf71xx.html#ab428c94ffa914bcfeebf5ba33eae44c2">timer</a>                        : 6;  <span class="comment">/**&lt; Write 1 to set General timer 4-9 interrupt enables */</span>
<a name="l03926"></a>03926     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__cnf71xx.html#a53233796af8e2d9766eac481b34fda87">reserved_0_3</a>                 : 4;
<a name="l03927"></a>03927 <span class="preprocessor">#else</span>
<a name="l03928"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__cnf71xx.html#a53233796af8e2d9766eac481b34fda87">03928</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__cnf71xx.html#a53233796af8e2d9766eac481b34fda87">reserved_0_3</a>                 : 4;
<a name="l03929"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__cnf71xx.html#ab428c94ffa914bcfeebf5ba33eae44c2">03929</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__cnf71xx.html#ab428c94ffa914bcfeebf5ba33eae44c2">timer</a>                        : 6;
<a name="l03930"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__cnf71xx.html#a988ca3dff73a3b7b831f1737d395e21f">03930</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__cnf71xx.html#a988ca3dff73a3b7b831f1737d395e21f">reserved_10_11</a>               : 2;
<a name="l03931"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__cnf71xx.html#ae85e6dae22139abc02b78cf539a713af">03931</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__cnf71xx.html#ae85e6dae22139abc02b78cf539a713af">eoi</a>                          : 1;
<a name="l03932"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__cnf71xx.html#a381e8c389e0ed982b33e9bbd48731964">03932</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__cnf71xx.html#a381e8c389e0ed982b33e9bbd48731964">endor</a>                        : 2;
<a name="l03933"></a><a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__cnf71xx.html#abb521d6c599168d133a0a283fcd9d9d4">03933</a>     uint64_t <a class="code" href="structcvmx__ciu__en2__ppx__ip4__w1s_1_1cvmx__ciu__en2__ppx__ip4__w1s__cnf71xx.html#abb521d6c599168d133a0a283fcd9d9d4">reserved_15_63</a>               : 49;
<a name="l03934"></a>03934 <span class="preprocessor">#endif</span>
<a name="l03935"></a>03935 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__en2__ppx__ip4__w1s.html#ad3a783d79713ebc4baddbabac14392bb">cnf71xx</a>;
<a name="l03936"></a>03936 };
<a name="l03937"></a><a class="code" href="cvmx-ciu-defs_8h.html#a5356d5908ed4a5172314d2c201c76205">03937</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__en2__ppx__ip4__w1s.html" title="cvmx_ciu_en2_pp::_ip4_w1s">cvmx_ciu_en2_ppx_ip4_w1s</a> <a class="code" href="unioncvmx__ciu__en2__ppx__ip4__w1s.html" title="cvmx_ciu_en2_pp::_ip4_w1s">cvmx_ciu_en2_ppx_ip4_w1s_t</a>;
<a name="l03938"></a>03938 <span class="comment"></span>
<a name="l03939"></a>03939 <span class="comment">/**</span>
<a name="l03940"></a>03940 <span class="comment"> * cvmx_ciu_fuse</span>
<a name="l03941"></a>03941 <span class="comment"> */</span>
<a name="l03942"></a><a class="code" href="unioncvmx__ciu__fuse.html">03942</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__fuse.html" title="cvmx_ciu_fuse">cvmx_ciu_fuse</a> {
<a name="l03943"></a><a class="code" href="unioncvmx__ciu__fuse.html#a03f387064dcc970aab30f1ed35f10aed">03943</a>     uint64_t <a class="code" href="unioncvmx__ciu__fuse.html#a03f387064dcc970aab30f1ed35f10aed">u64</a>;
<a name="l03944"></a><a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__s.html">03944</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__s.html">cvmx_ciu_fuse_s</a> {
<a name="l03945"></a>03945 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03946"></a>03946 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__s.html#a040904d806a128451a4fe94c7ad23dc4">reserved_48_63</a>               : 16;
<a name="l03947"></a>03947     uint64_t <a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__s.html#a8d3efd8bb71d67382b753ee24b8e32b0">fuse</a>                         : 48; <span class="comment">/**&lt; Each bit set indicates a physical core is present. FUSE bits &lt;15..0&gt; correspond to PP core</span>
<a name="l03948"></a>03948 <span class="comment">                                                         PP15, 14, 13 ... 2, 1, 0. */</span>
<a name="l03949"></a>03949 <span class="preprocessor">#else</span>
<a name="l03950"></a><a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__s.html#a8d3efd8bb71d67382b753ee24b8e32b0">03950</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__s.html#a8d3efd8bb71d67382b753ee24b8e32b0">fuse</a>                         : 48;
<a name="l03951"></a><a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__s.html#a040904d806a128451a4fe94c7ad23dc4">03951</a>     uint64_t <a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__s.html#a040904d806a128451a4fe94c7ad23dc4">reserved_48_63</a>               : 16;
<a name="l03952"></a>03952 <span class="preprocessor">#endif</span>
<a name="l03953"></a>03953 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__fuse.html#afbbbe49d805e3c59b90e85d857d7536b">s</a>;
<a name="l03954"></a><a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn30xx.html">03954</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn30xx.html">cvmx_ciu_fuse_cn30xx</a> {
<a name="l03955"></a>03955 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03956"></a>03956 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn30xx.html#a443acf7654e3c09b8dbbba8929576d92">reserved_1_63</a>                : 63;
<a name="l03957"></a>03957     uint64_t <a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn30xx.html#a2f5d5c748c31de9f18106ae2614985b3">fuse</a>                         : 1;  <span class="comment">/**&lt; Physical PP is present */</span>
<a name="l03958"></a>03958 <span class="preprocessor">#else</span>
<a name="l03959"></a><a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn30xx.html#a2f5d5c748c31de9f18106ae2614985b3">03959</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn30xx.html#a2f5d5c748c31de9f18106ae2614985b3">fuse</a>                         : 1;
<a name="l03960"></a><a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn30xx.html#a443acf7654e3c09b8dbbba8929576d92">03960</a>     uint64_t <a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn30xx.html#a443acf7654e3c09b8dbbba8929576d92">reserved_1_63</a>                : 63;
<a name="l03961"></a>03961 <span class="preprocessor">#endif</span>
<a name="l03962"></a>03962 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__fuse.html#a87590bd4d20c8fd1e9723da5a457608d">cn30xx</a>;
<a name="l03963"></a><a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn31xx.html">03963</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn31xx.html">cvmx_ciu_fuse_cn31xx</a> {
<a name="l03964"></a>03964 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03965"></a>03965 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn31xx.html#a3a4e5bb156ee127bc012f7b5762209a1">reserved_2_63</a>                : 62;
<a name="l03966"></a>03966     uint64_t <a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn31xx.html#a72b61ce14d828427d471695b21c6d6ed">fuse</a>                         : 2;  <span class="comment">/**&lt; Physical PP is present */</span>
<a name="l03967"></a>03967 <span class="preprocessor">#else</span>
<a name="l03968"></a><a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn31xx.html#a72b61ce14d828427d471695b21c6d6ed">03968</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn31xx.html#a72b61ce14d828427d471695b21c6d6ed">fuse</a>                         : 2;
<a name="l03969"></a><a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn31xx.html#a3a4e5bb156ee127bc012f7b5762209a1">03969</a>     uint64_t <a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn31xx.html#a3a4e5bb156ee127bc012f7b5762209a1">reserved_2_63</a>                : 62;
<a name="l03970"></a>03970 <span class="preprocessor">#endif</span>
<a name="l03971"></a>03971 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__fuse.html#aa77773337d403be20dce8068263ab659">cn31xx</a>;
<a name="l03972"></a><a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn38xx.html">03972</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn38xx.html">cvmx_ciu_fuse_cn38xx</a> {
<a name="l03973"></a>03973 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03974"></a>03974 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn38xx.html#a5e1ac6fb44ae466ba99e17b1406fbac3">reserved_16_63</a>               : 48;
<a name="l03975"></a>03975     uint64_t <a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn38xx.html#a689f49ae0e2d11f80083ff78b7e4c14a">fuse</a>                         : 16; <span class="comment">/**&lt; Physical PP is present */</span>
<a name="l03976"></a>03976 <span class="preprocessor">#else</span>
<a name="l03977"></a><a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn38xx.html#a689f49ae0e2d11f80083ff78b7e4c14a">03977</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn38xx.html#a689f49ae0e2d11f80083ff78b7e4c14a">fuse</a>                         : 16;
<a name="l03978"></a><a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn38xx.html#a5e1ac6fb44ae466ba99e17b1406fbac3">03978</a>     uint64_t <a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn38xx.html#a5e1ac6fb44ae466ba99e17b1406fbac3">reserved_16_63</a>               : 48;
<a name="l03979"></a>03979 <span class="preprocessor">#endif</span>
<a name="l03980"></a>03980 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__fuse.html#aee87a61d546bd79c865badd3cd5c4fd8">cn38xx</a>;
<a name="l03981"></a><a class="code" href="unioncvmx__ciu__fuse.html#a5094d05e7a657919723b8b9c0d61926f">03981</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn38xx.html">cvmx_ciu_fuse_cn38xx</a>           <a class="code" href="unioncvmx__ciu__fuse.html#a5094d05e7a657919723b8b9c0d61926f">cn38xxp2</a>;
<a name="l03982"></a><a class="code" href="unioncvmx__ciu__fuse.html#ada9ffb2848654ebc2e92ea1489184842">03982</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn31xx.html">cvmx_ciu_fuse_cn31xx</a>           <a class="code" href="unioncvmx__ciu__fuse.html#ada9ffb2848654ebc2e92ea1489184842">cn50xx</a>;
<a name="l03983"></a><a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn52xx.html">03983</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn52xx.html">cvmx_ciu_fuse_cn52xx</a> {
<a name="l03984"></a>03984 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03985"></a>03985 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn52xx.html#a05e3dfbeba937c7396da9a78025af82d">reserved_4_63</a>                : 60;
<a name="l03986"></a>03986     uint64_t <a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn52xx.html#af80f6632d9f5539018e8a6393c34b2a2">fuse</a>                         : 4;  <span class="comment">/**&lt; Physical PP is present */</span>
<a name="l03987"></a>03987 <span class="preprocessor">#else</span>
<a name="l03988"></a><a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn52xx.html#af80f6632d9f5539018e8a6393c34b2a2">03988</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn52xx.html#af80f6632d9f5539018e8a6393c34b2a2">fuse</a>                         : 4;
<a name="l03989"></a><a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn52xx.html#a05e3dfbeba937c7396da9a78025af82d">03989</a>     uint64_t <a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn52xx.html#a05e3dfbeba937c7396da9a78025af82d">reserved_4_63</a>                : 60;
<a name="l03990"></a>03990 <span class="preprocessor">#endif</span>
<a name="l03991"></a>03991 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__fuse.html#abc15f2e1d3981a43d0cbe6d22fd809a5">cn52xx</a>;
<a name="l03992"></a><a class="code" href="unioncvmx__ciu__fuse.html#a72e17ce5971862c6212c46df77855df5">03992</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn52xx.html">cvmx_ciu_fuse_cn52xx</a>           <a class="code" href="unioncvmx__ciu__fuse.html#a72e17ce5971862c6212c46df77855df5">cn52xxp1</a>;
<a name="l03993"></a><a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn56xx.html">03993</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn56xx.html">cvmx_ciu_fuse_cn56xx</a> {
<a name="l03994"></a>03994 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03995"></a>03995 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn56xx.html#a7ae04eb869dd91a6b6027374a7f2c6f4">reserved_12_63</a>               : 52;
<a name="l03996"></a>03996     uint64_t <a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn56xx.html#af0e8b064d17245ec3c4989bff339d209">fuse</a>                         : 12; <span class="comment">/**&lt; Physical PP is present */</span>
<a name="l03997"></a>03997 <span class="preprocessor">#else</span>
<a name="l03998"></a><a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn56xx.html#af0e8b064d17245ec3c4989bff339d209">03998</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn56xx.html#af0e8b064d17245ec3c4989bff339d209">fuse</a>                         : 12;
<a name="l03999"></a><a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn56xx.html#a7ae04eb869dd91a6b6027374a7f2c6f4">03999</a>     uint64_t <a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn56xx.html#a7ae04eb869dd91a6b6027374a7f2c6f4">reserved_12_63</a>               : 52;
<a name="l04000"></a>04000 <span class="preprocessor">#endif</span>
<a name="l04001"></a>04001 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__fuse.html#a7e040ddfbd3c9a0261ca7a21192edf2e">cn56xx</a>;
<a name="l04002"></a><a class="code" href="unioncvmx__ciu__fuse.html#a02088c11065118d10eb9e03bfdc2a42e">04002</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn56xx.html">cvmx_ciu_fuse_cn56xx</a>           <a class="code" href="unioncvmx__ciu__fuse.html#a02088c11065118d10eb9e03bfdc2a42e">cn56xxp1</a>;
<a name="l04003"></a><a class="code" href="unioncvmx__ciu__fuse.html#ac9fe65358beb3adc2cfd8dcef6234d59">04003</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn38xx.html">cvmx_ciu_fuse_cn38xx</a>           <a class="code" href="unioncvmx__ciu__fuse.html#ac9fe65358beb3adc2cfd8dcef6234d59">cn58xx</a>;
<a name="l04004"></a><a class="code" href="unioncvmx__ciu__fuse.html#aae368a791757d9e3431cbe72689c501d">04004</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn38xx.html">cvmx_ciu_fuse_cn38xx</a>           <a class="code" href="unioncvmx__ciu__fuse.html#aae368a791757d9e3431cbe72689c501d">cn58xxp1</a>;
<a name="l04005"></a><a class="code" href="unioncvmx__ciu__fuse.html#a41087b0ee049f75933ce8aaf67526fc8">04005</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn52xx.html">cvmx_ciu_fuse_cn52xx</a>           <a class="code" href="unioncvmx__ciu__fuse.html#a41087b0ee049f75933ce8aaf67526fc8">cn61xx</a>;
<a name="l04006"></a><a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn63xx.html">04006</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn63xx.html">cvmx_ciu_fuse_cn63xx</a> {
<a name="l04007"></a>04007 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04008"></a>04008 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn63xx.html#a66d586724ca68ed556cf3f1d20afc4c2">reserved_6_63</a>                : 58;
<a name="l04009"></a>04009     uint64_t <a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn63xx.html#aa0ea1ab891ef9020bdfe09d7b5855dd4">fuse</a>                         : 6;  <span class="comment">/**&lt; Physical PP is present */</span>
<a name="l04010"></a>04010 <span class="preprocessor">#else</span>
<a name="l04011"></a><a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn63xx.html#aa0ea1ab891ef9020bdfe09d7b5855dd4">04011</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn63xx.html#aa0ea1ab891ef9020bdfe09d7b5855dd4">fuse</a>                         : 6;
<a name="l04012"></a><a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn63xx.html#a66d586724ca68ed556cf3f1d20afc4c2">04012</a>     uint64_t <a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn63xx.html#a66d586724ca68ed556cf3f1d20afc4c2">reserved_6_63</a>                : 58;
<a name="l04013"></a>04013 <span class="preprocessor">#endif</span>
<a name="l04014"></a>04014 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__fuse.html#a7f7fb09444542ec198acd51b3a0e1aef">cn63xx</a>;
<a name="l04015"></a><a class="code" href="unioncvmx__ciu__fuse.html#a16af2eb41c686c37d3f36ee94c3e2952">04015</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn63xx.html">cvmx_ciu_fuse_cn63xx</a>           <a class="code" href="unioncvmx__ciu__fuse.html#a16af2eb41c686c37d3f36ee94c3e2952">cn63xxp1</a>;
<a name="l04016"></a><a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn66xx.html">04016</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn66xx.html">cvmx_ciu_fuse_cn66xx</a> {
<a name="l04017"></a>04017 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04018"></a>04018 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn66xx.html#a044c9a64cf1814057bf418a90a189b9e">reserved_10_63</a>               : 54;
<a name="l04019"></a>04019     uint64_t <a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn66xx.html#a09b47037ca9d85333c5788d156f4d26a">fuse</a>                         : 10; <span class="comment">/**&lt; Physical PP is present */</span>
<a name="l04020"></a>04020 <span class="preprocessor">#else</span>
<a name="l04021"></a><a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn66xx.html#a09b47037ca9d85333c5788d156f4d26a">04021</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn66xx.html#a09b47037ca9d85333c5788d156f4d26a">fuse</a>                         : 10;
<a name="l04022"></a><a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn66xx.html#a044c9a64cf1814057bf418a90a189b9e">04022</a>     uint64_t <a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn66xx.html#a044c9a64cf1814057bf418a90a189b9e">reserved_10_63</a>               : 54;
<a name="l04023"></a>04023 <span class="preprocessor">#endif</span>
<a name="l04024"></a>04024 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__fuse.html#aff5d07c128e3fef5350be1cb5055e016">cn66xx</a>;
<a name="l04025"></a><a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn68xx.html">04025</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn68xx.html">cvmx_ciu_fuse_cn68xx</a> {
<a name="l04026"></a>04026 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04027"></a>04027 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn68xx.html#a799956609d8ccfa3a52262801b9019f5">reserved_32_63</a>               : 32;
<a name="l04028"></a>04028     uint64_t <a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn68xx.html#a5feec1ec4f26a9d8246b84fb6bd6412d">fuse</a>                         : 32; <span class="comment">/**&lt; Physical PP is present */</span>
<a name="l04029"></a>04029 <span class="preprocessor">#else</span>
<a name="l04030"></a><a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn68xx.html#a5feec1ec4f26a9d8246b84fb6bd6412d">04030</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn68xx.html#a5feec1ec4f26a9d8246b84fb6bd6412d">fuse</a>                         : 32;
<a name="l04031"></a><a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn68xx.html#a799956609d8ccfa3a52262801b9019f5">04031</a>     uint64_t <a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn68xx.html#a799956609d8ccfa3a52262801b9019f5">reserved_32_63</a>               : 32;
<a name="l04032"></a>04032 <span class="preprocessor">#endif</span>
<a name="l04033"></a>04033 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__fuse.html#a4df784cbfb7ccab272866aa598f3df29">cn68xx</a>;
<a name="l04034"></a><a class="code" href="unioncvmx__ciu__fuse.html#a37539cc441677c2ec966ba7bae557561">04034</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn68xx.html">cvmx_ciu_fuse_cn68xx</a>           <a class="code" href="unioncvmx__ciu__fuse.html#a37539cc441677c2ec966ba7bae557561">cn68xxp1</a>;
<a name="l04035"></a><a class="code" href="unioncvmx__ciu__fuse.html#a6a208b0c4a47cfd1bc8008fe7357b9be">04035</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn52xx.html">cvmx_ciu_fuse_cn52xx</a>           <a class="code" href="unioncvmx__ciu__fuse.html#a6a208b0c4a47cfd1bc8008fe7357b9be">cn70xx</a>;
<a name="l04036"></a><a class="code" href="unioncvmx__ciu__fuse.html#af47d19cb69becc13f7950f73ba9d2f72">04036</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn52xx.html">cvmx_ciu_fuse_cn52xx</a>           <a class="code" href="unioncvmx__ciu__fuse.html#af47d19cb69becc13f7950f73ba9d2f72">cn70xxp1</a>;
<a name="l04037"></a><a class="code" href="unioncvmx__ciu__fuse.html#a6c553c4e39f8b8a2c52a064328a64ba5">04037</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn38xx.html">cvmx_ciu_fuse_cn38xx</a>           <a class="code" href="unioncvmx__ciu__fuse.html#a6c553c4e39f8b8a2c52a064328a64ba5">cn73xx</a>;
<a name="l04038"></a><a class="code" href="unioncvmx__ciu__fuse.html#a86020e14191d1ce4323af3c9336800f7">04038</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__s.html">cvmx_ciu_fuse_s</a>                <a class="code" href="unioncvmx__ciu__fuse.html#a86020e14191d1ce4323af3c9336800f7">cn78xx</a>;
<a name="l04039"></a><a class="code" href="unioncvmx__ciu__fuse.html#a49991d1896afb1dafdd2809b46361379">04039</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__s.html">cvmx_ciu_fuse_s</a>                <a class="code" href="unioncvmx__ciu__fuse.html#a49991d1896afb1dafdd2809b46361379">cn78xxp1</a>;
<a name="l04040"></a><a class="code" href="unioncvmx__ciu__fuse.html#aa01ec96db8e4b3d2dd8e59c1eac588a8">04040</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn52xx.html">cvmx_ciu_fuse_cn52xx</a>           <a class="code" href="unioncvmx__ciu__fuse.html#aa01ec96db8e4b3d2dd8e59c1eac588a8">cnf71xx</a>;
<a name="l04041"></a><a class="code" href="unioncvmx__ciu__fuse.html#a3fb56cc929ecbf0262f50cd1d8bac21c">04041</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__fuse_1_1cvmx__ciu__fuse__cn38xx.html">cvmx_ciu_fuse_cn38xx</a>           <a class="code" href="unioncvmx__ciu__fuse.html#a3fb56cc929ecbf0262f50cd1d8bac21c">cnf75xx</a>;
<a name="l04042"></a>04042 };
<a name="l04043"></a><a class="code" href="cvmx-ciu-defs_8h.html#ae838c0f0897c4ed0ff1193cd40597115">04043</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__fuse.html" title="cvmx_ciu_fuse">cvmx_ciu_fuse</a> <a class="code" href="unioncvmx__ciu__fuse.html" title="cvmx_ciu_fuse">cvmx_ciu_fuse_t</a>;
<a name="l04044"></a>04044 <span class="comment"></span>
<a name="l04045"></a>04045 <span class="comment">/**</span>
<a name="l04046"></a>04046 <span class="comment"> * cvmx_ciu_gstop</span>
<a name="l04047"></a>04047 <span class="comment"> */</span>
<a name="l04048"></a><a class="code" href="unioncvmx__ciu__gstop.html">04048</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__gstop.html" title="cvmx_ciu_gstop">cvmx_ciu_gstop</a> {
<a name="l04049"></a><a class="code" href="unioncvmx__ciu__gstop.html#a8d70b59150109ffe5a35b9e10f1d0127">04049</a>     uint64_t <a class="code" href="unioncvmx__ciu__gstop.html#a8d70b59150109ffe5a35b9e10f1d0127">u64</a>;
<a name="l04050"></a><a class="code" href="structcvmx__ciu__gstop_1_1cvmx__ciu__gstop__s.html">04050</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__gstop_1_1cvmx__ciu__gstop__s.html">cvmx_ciu_gstop_s</a> {
<a name="l04051"></a>04051 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04052"></a>04052 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__gstop_1_1cvmx__ciu__gstop__s.html#af87df5c86f91c9454bb487667bc2e19b">reserved_1_63</a>                : 63;
<a name="l04053"></a>04053     uint64_t <a class="code" href="structcvmx__ciu__gstop_1_1cvmx__ciu__gstop__s.html#a2b00f49c6d89d97bfb08501d5bb36d81">gstop</a>                        : 1;  <span class="comment">/**&lt; GSTOP bit */</span>
<a name="l04054"></a>04054 <span class="preprocessor">#else</span>
<a name="l04055"></a><a class="code" href="structcvmx__ciu__gstop_1_1cvmx__ciu__gstop__s.html#a2b00f49c6d89d97bfb08501d5bb36d81">04055</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__gstop_1_1cvmx__ciu__gstop__s.html#a2b00f49c6d89d97bfb08501d5bb36d81">gstop</a>                        : 1;
<a name="l04056"></a><a class="code" href="structcvmx__ciu__gstop_1_1cvmx__ciu__gstop__s.html#af87df5c86f91c9454bb487667bc2e19b">04056</a>     uint64_t <a class="code" href="structcvmx__ciu__gstop_1_1cvmx__ciu__gstop__s.html#af87df5c86f91c9454bb487667bc2e19b">reserved_1_63</a>                : 63;
<a name="l04057"></a>04057 <span class="preprocessor">#endif</span>
<a name="l04058"></a>04058 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__gstop.html#ac21de784af8a73e65cd667144d830fa1">s</a>;
<a name="l04059"></a><a class="code" href="unioncvmx__ciu__gstop.html#ad0c19d3a09706ab72c836d5a80efafcc">04059</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__gstop_1_1cvmx__ciu__gstop__s.html">cvmx_ciu_gstop_s</a>               <a class="code" href="unioncvmx__ciu__gstop.html#ad0c19d3a09706ab72c836d5a80efafcc">cn30xx</a>;
<a name="l04060"></a><a class="code" href="unioncvmx__ciu__gstop.html#a9c144910e4b39214b0faaeb9b8e1a5cc">04060</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__gstop_1_1cvmx__ciu__gstop__s.html">cvmx_ciu_gstop_s</a>               <a class="code" href="unioncvmx__ciu__gstop.html#a9c144910e4b39214b0faaeb9b8e1a5cc">cn31xx</a>;
<a name="l04061"></a><a class="code" href="unioncvmx__ciu__gstop.html#ac9e462eec1c67be33bfaaf88e3974801">04061</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__gstop_1_1cvmx__ciu__gstop__s.html">cvmx_ciu_gstop_s</a>               <a class="code" href="unioncvmx__ciu__gstop.html#ac9e462eec1c67be33bfaaf88e3974801">cn38xx</a>;
<a name="l04062"></a><a class="code" href="unioncvmx__ciu__gstop.html#ac6cb93167513772b659bc01bd94b5c71">04062</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__gstop_1_1cvmx__ciu__gstop__s.html">cvmx_ciu_gstop_s</a>               <a class="code" href="unioncvmx__ciu__gstop.html#ac6cb93167513772b659bc01bd94b5c71">cn38xxp2</a>;
<a name="l04063"></a><a class="code" href="unioncvmx__ciu__gstop.html#a7a54893aa5c46efda3dd81ac6aa49a8a">04063</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__gstop_1_1cvmx__ciu__gstop__s.html">cvmx_ciu_gstop_s</a>               <a class="code" href="unioncvmx__ciu__gstop.html#a7a54893aa5c46efda3dd81ac6aa49a8a">cn50xx</a>;
<a name="l04064"></a><a class="code" href="unioncvmx__ciu__gstop.html#a19ade394f0b59bf5e26c75eceba03b84">04064</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__gstop_1_1cvmx__ciu__gstop__s.html">cvmx_ciu_gstop_s</a>               <a class="code" href="unioncvmx__ciu__gstop.html#a19ade394f0b59bf5e26c75eceba03b84">cn52xx</a>;
<a name="l04065"></a><a class="code" href="unioncvmx__ciu__gstop.html#a4b1f777a6ce17c253277314cf55f8e60">04065</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__gstop_1_1cvmx__ciu__gstop__s.html">cvmx_ciu_gstop_s</a>               <a class="code" href="unioncvmx__ciu__gstop.html#a4b1f777a6ce17c253277314cf55f8e60">cn52xxp1</a>;
<a name="l04066"></a><a class="code" href="unioncvmx__ciu__gstop.html#aa0b31742dad27e6a1390cb83f0baa333">04066</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__gstop_1_1cvmx__ciu__gstop__s.html">cvmx_ciu_gstop_s</a>               <a class="code" href="unioncvmx__ciu__gstop.html#aa0b31742dad27e6a1390cb83f0baa333">cn56xx</a>;
<a name="l04067"></a><a class="code" href="unioncvmx__ciu__gstop.html#a13e04cde5ef540fa80ba1b06a1cc3c44">04067</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__gstop_1_1cvmx__ciu__gstop__s.html">cvmx_ciu_gstop_s</a>               <a class="code" href="unioncvmx__ciu__gstop.html#a13e04cde5ef540fa80ba1b06a1cc3c44">cn56xxp1</a>;
<a name="l04068"></a><a class="code" href="unioncvmx__ciu__gstop.html#aa2667063b549c8ff031d8d18209d192c">04068</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__gstop_1_1cvmx__ciu__gstop__s.html">cvmx_ciu_gstop_s</a>               <a class="code" href="unioncvmx__ciu__gstop.html#aa2667063b549c8ff031d8d18209d192c">cn58xx</a>;
<a name="l04069"></a><a class="code" href="unioncvmx__ciu__gstop.html#acc14d80eccd73437ba53fb6a8b2c797e">04069</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__gstop_1_1cvmx__ciu__gstop__s.html">cvmx_ciu_gstop_s</a>               <a class="code" href="unioncvmx__ciu__gstop.html#acc14d80eccd73437ba53fb6a8b2c797e">cn58xxp1</a>;
<a name="l04070"></a><a class="code" href="unioncvmx__ciu__gstop.html#a2f293521a1c1aeb7aaf33ef93208fe56">04070</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__gstop_1_1cvmx__ciu__gstop__s.html">cvmx_ciu_gstop_s</a>               <a class="code" href="unioncvmx__ciu__gstop.html#a2f293521a1c1aeb7aaf33ef93208fe56">cn61xx</a>;
<a name="l04071"></a><a class="code" href="unioncvmx__ciu__gstop.html#a018d84ad00db3e869518c5ff0173ffb7">04071</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__gstop_1_1cvmx__ciu__gstop__s.html">cvmx_ciu_gstop_s</a>               <a class="code" href="unioncvmx__ciu__gstop.html#a018d84ad00db3e869518c5ff0173ffb7">cn63xx</a>;
<a name="l04072"></a><a class="code" href="unioncvmx__ciu__gstop.html#a3a76ac002a694da34eeb8aedc7d94835">04072</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__gstop_1_1cvmx__ciu__gstop__s.html">cvmx_ciu_gstop_s</a>               <a class="code" href="unioncvmx__ciu__gstop.html#a3a76ac002a694da34eeb8aedc7d94835">cn63xxp1</a>;
<a name="l04073"></a><a class="code" href="unioncvmx__ciu__gstop.html#a952b6bb8b014a74cb471d128492c77a2">04073</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__gstop_1_1cvmx__ciu__gstop__s.html">cvmx_ciu_gstop_s</a>               <a class="code" href="unioncvmx__ciu__gstop.html#a952b6bb8b014a74cb471d128492c77a2">cn66xx</a>;
<a name="l04074"></a><a class="code" href="unioncvmx__ciu__gstop.html#ab5d3dbadd1f2a54b828dd5c153b3d92c">04074</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__gstop_1_1cvmx__ciu__gstop__s.html">cvmx_ciu_gstop_s</a>               <a class="code" href="unioncvmx__ciu__gstop.html#ab5d3dbadd1f2a54b828dd5c153b3d92c">cn68xx</a>;
<a name="l04075"></a><a class="code" href="unioncvmx__ciu__gstop.html#a977d20449e2e98e458099d3803d58e91">04075</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__gstop_1_1cvmx__ciu__gstop__s.html">cvmx_ciu_gstop_s</a>               <a class="code" href="unioncvmx__ciu__gstop.html#a977d20449e2e98e458099d3803d58e91">cn68xxp1</a>;
<a name="l04076"></a><a class="code" href="unioncvmx__ciu__gstop.html#a7f430dd2be7e69473fb40cc6c598a538">04076</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__gstop_1_1cvmx__ciu__gstop__s.html">cvmx_ciu_gstop_s</a>               <a class="code" href="unioncvmx__ciu__gstop.html#a7f430dd2be7e69473fb40cc6c598a538">cn70xx</a>;
<a name="l04077"></a><a class="code" href="unioncvmx__ciu__gstop.html#acd3f1f083216ab3f3ca2eef4a36e49fc">04077</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__gstop_1_1cvmx__ciu__gstop__s.html">cvmx_ciu_gstop_s</a>               <a class="code" href="unioncvmx__ciu__gstop.html#acd3f1f083216ab3f3ca2eef4a36e49fc">cn70xxp1</a>;
<a name="l04078"></a><a class="code" href="unioncvmx__ciu__gstop.html#a13f5f7d55e582a274b5d1a58b9482e26">04078</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__gstop_1_1cvmx__ciu__gstop__s.html">cvmx_ciu_gstop_s</a>               <a class="code" href="unioncvmx__ciu__gstop.html#a13f5f7d55e582a274b5d1a58b9482e26">cnf71xx</a>;
<a name="l04079"></a>04079 };
<a name="l04080"></a><a class="code" href="cvmx-ciu-defs_8h.html#a22f35947d42a606f11bcb14560d96212">04080</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__gstop.html" title="cvmx_ciu_gstop">cvmx_ciu_gstop</a> <a class="code" href="unioncvmx__ciu__gstop.html" title="cvmx_ciu_gstop">cvmx_ciu_gstop_t</a>;
<a name="l04081"></a>04081 <span class="comment"></span>
<a name="l04082"></a>04082 <span class="comment">/**</span>
<a name="l04083"></a>04083 <span class="comment"> * cvmx_ciu_int#_en0</span>
<a name="l04084"></a>04084 <span class="comment"> *</span>
<a name="l04085"></a>04085 <span class="comment"> * CIU_INT0_EN0:  PP0/IP2</span>
<a name="l04086"></a>04086 <span class="comment"> * CIU_INT1_EN0:  PP0/IP3</span>
<a name="l04087"></a>04087 <span class="comment"> * CIU_INT2_EN0:  PP1/IP2</span>
<a name="l04088"></a>04088 <span class="comment"> * CIU_INT3_EN0:  PP1/IP3</span>
<a name="l04089"></a>04089 <span class="comment"> * CIU_INT4_EN0:  PP2/IP2</span>
<a name="l04090"></a>04090 <span class="comment"> * CIU_INT5_EN0:  PP2/IP3</span>
<a name="l04091"></a>04091 <span class="comment"> * CIU_INT6_EN0:  PP3/IP2</span>
<a name="l04092"></a>04092 <span class="comment"> * CIU_INT7_EN0:  PP3/IP3</span>
<a name="l04093"></a>04093 <span class="comment"> * - .....</span>
<a name="l04094"></a>04094 <span class="comment"> * (hole)</span>
<a name="l04095"></a>04095 <span class="comment"> * CIU_INT32_EN0: IO 0 (PEM0)</span>
<a name="l04096"></a>04096 <span class="comment"> * CIU_INT33_EN0: IO 1 (reserved in o70).</span>
<a name="l04097"></a>04097 <span class="comment"> */</span>
<a name="l04098"></a><a class="code" href="unioncvmx__ciu__intx__en0.html">04098</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__intx__en0.html" title="cvmx_ciu_int::_en0">cvmx_ciu_intx_en0</a> {
<a name="l04099"></a><a class="code" href="unioncvmx__ciu__intx__en0.html#afc2d77f21842dd6736cbb4c9c68db8d0">04099</a>     uint64_t <a class="code" href="unioncvmx__ciu__intx__en0.html#afc2d77f21842dd6736cbb4c9c68db8d0">u64</a>;
<a name="l04100"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__s.html">04100</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__s.html">cvmx_ciu_intx_en0_s</a> {
<a name="l04101"></a>04101 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04102"></a>04102 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__s.html#ac275870aefc764d50b0847be8d8b4285">bootdma</a>                      : 1;  <span class="comment">/**&lt; Boot bus DMA engines Interrupt enable */</span>
<a name="l04103"></a>04103     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__s.html#a2c54a5c688718de550e83a784baaf5b2">mii</a>                          : 1;  <span class="comment">/**&lt; RGMII/MII/MIX Interface 0 Interrupt enable */</span>
<a name="l04104"></a>04104     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__s.html#a3e04b8ad0df104b1804d5d8d8a8abd32">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; IPD per-port counter threshold interrupt enable */</span>
<a name="l04105"></a>04105     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__s.html#abedcef3ca9afc833eac829928e99345e">powiq</a>                        : 1;  <span class="comment">/**&lt; POW IQ interrupt enable */</span>
<a name="l04106"></a>04106     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__s.html#a6dd1b0c46e1e3eaa60e92c7cd7ca2bb5">twsi2</a>                        : 1;  <span class="comment">/**&lt; 2nd TWSI Interrupt enable */</span>
<a name="l04107"></a>04107     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__s.html#ac042451be1d3573ddd0979ffc1831f6c">mpi</a>                          : 1;  <span class="comment">/**&lt; MPI/SPI interrupt enable */</span>
<a name="l04108"></a>04108     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__s.html#a9bab284bb2f7fcf2fb29c28bdbbaeef6">pcm</a>                          : 1;  <span class="comment">/**&lt; PCM/TDM interrupt enable */</span>
<a name="l04109"></a>04109     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__s.html#a052a8c61e0072509c4cf20e9ab11efdf">usb</a>                          : 1;  <span class="comment">/**&lt; USB EHCI or OHCI Interrupt enable */</span>
<a name="l04110"></a>04110     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__s.html#ad70ac9fbfb8587d13a63185c9e1afaa0">timer</a>                        : 4;  <span class="comment">/**&lt; General timer interrupt enables */</span>
<a name="l04111"></a>04111     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__s.html#a60509d69c991c2f7d19a9dd59b71863e">key_zero</a>                     : 1;  <span class="comment">/**&lt; Key Zeroization interrupt */</span>
<a name="l04112"></a>04112     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__s.html#ab7b6f439dd4e443f621d6f4695d61bde">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; IPD QOS packet drop interrupt enable */</span>
<a name="l04113"></a>04113     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__s.html#a66d5270cc7267ed4928b14e6509f9eb4">gmx_drp</a>                      : 2;  <span class="comment">/**&lt; GMX packet drop interrupt enable */</span>
<a name="l04114"></a>04114     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__s.html#a947e3d6c36012cc4ad60bdf4e3624ac6">trace</a>                        : 1;  <span class="comment">/**&lt; Trace buffer interrupt enable */</span>
<a name="l04115"></a>04115     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__s.html#a557ce3c75443072cd90b427c877f266d">rml</a>                          : 1;  <span class="comment">/**&lt; RML Interrupt enable */</span>
<a name="l04116"></a>04116     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__s.html#a50c2cd6189ad66050e88d445c2c91c5b">twsi</a>                         : 1;  <span class="comment">/**&lt; TWSI Interrupt enable */</span>
<a name="l04117"></a>04117     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__s.html#a9af39c32fb8eff8ab202aabb396e0519">reserved_44_44</a>               : 1;
<a name="l04118"></a>04118     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__s.html#abf75ed47c24db865ae1d1d058b1a9766">pci_msi</a>                      : 4;  <span class="comment">/**&lt; PCIe MSI enables */</span>
<a name="l04119"></a>04119     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__s.html#ae013b56bbad657e6dd0a549af6a092d6">pci_int</a>                      : 4;  <span class="comment">/**&lt; PCIe INTA/B/C/D enables */</span>
<a name="l04120"></a>04120     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__s.html#a1a7cd9274a02f603cc1a5b36a8188b97">uart</a>                         : 2;  <span class="comment">/**&lt; Two UART interrupt enables */</span>
<a name="l04121"></a>04121     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__s.html#aed580053e0e2abd351d7612d3bb76149">mbox</a>                         : 2;  <span class="comment">/**&lt; Two mailbox/PCIe interrupt enables */</span>
<a name="l04122"></a>04122     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__s.html#a729dce324f44a460ab782afd0bf42f22">gpio</a>                         : 16; <span class="comment">/**&lt; 16 GPIO interrupt enables */</span>
<a name="l04123"></a>04123     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__s.html#acf6c3bb3d0304f428a676d12d72c404b">workq</a>                        : 16; <span class="comment">/**&lt; 16 work queue interrupt enables */</span>
<a name="l04124"></a>04124 <span class="preprocessor">#else</span>
<a name="l04125"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__s.html#acf6c3bb3d0304f428a676d12d72c404b">04125</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__s.html#acf6c3bb3d0304f428a676d12d72c404b">workq</a>                        : 16;
<a name="l04126"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__s.html#a729dce324f44a460ab782afd0bf42f22">04126</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__s.html#a729dce324f44a460ab782afd0bf42f22">gpio</a>                         : 16;
<a name="l04127"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__s.html#aed580053e0e2abd351d7612d3bb76149">04127</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__s.html#aed580053e0e2abd351d7612d3bb76149">mbox</a>                         : 2;
<a name="l04128"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__s.html#a1a7cd9274a02f603cc1a5b36a8188b97">04128</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__s.html#a1a7cd9274a02f603cc1a5b36a8188b97">uart</a>                         : 2;
<a name="l04129"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__s.html#ae013b56bbad657e6dd0a549af6a092d6">04129</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__s.html#ae013b56bbad657e6dd0a549af6a092d6">pci_int</a>                      : 4;
<a name="l04130"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__s.html#abf75ed47c24db865ae1d1d058b1a9766">04130</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__s.html#abf75ed47c24db865ae1d1d058b1a9766">pci_msi</a>                      : 4;
<a name="l04131"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__s.html#a9af39c32fb8eff8ab202aabb396e0519">04131</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__s.html#a9af39c32fb8eff8ab202aabb396e0519">reserved_44_44</a>               : 1;
<a name="l04132"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__s.html#a50c2cd6189ad66050e88d445c2c91c5b">04132</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__s.html#a50c2cd6189ad66050e88d445c2c91c5b">twsi</a>                         : 1;
<a name="l04133"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__s.html#a557ce3c75443072cd90b427c877f266d">04133</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__s.html#a557ce3c75443072cd90b427c877f266d">rml</a>                          : 1;
<a name="l04134"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__s.html#a947e3d6c36012cc4ad60bdf4e3624ac6">04134</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__s.html#a947e3d6c36012cc4ad60bdf4e3624ac6">trace</a>                        : 1;
<a name="l04135"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__s.html#a66d5270cc7267ed4928b14e6509f9eb4">04135</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__s.html#a66d5270cc7267ed4928b14e6509f9eb4">gmx_drp</a>                      : 2;
<a name="l04136"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__s.html#ab7b6f439dd4e443f621d6f4695d61bde">04136</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__s.html#ab7b6f439dd4e443f621d6f4695d61bde">ipd_drp</a>                      : 1;
<a name="l04137"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__s.html#a60509d69c991c2f7d19a9dd59b71863e">04137</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__s.html#a60509d69c991c2f7d19a9dd59b71863e">key_zero</a>                     : 1;
<a name="l04138"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__s.html#ad70ac9fbfb8587d13a63185c9e1afaa0">04138</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__s.html#ad70ac9fbfb8587d13a63185c9e1afaa0">timer</a>                        : 4;
<a name="l04139"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__s.html#a052a8c61e0072509c4cf20e9ab11efdf">04139</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__s.html#a052a8c61e0072509c4cf20e9ab11efdf">usb</a>                          : 1;
<a name="l04140"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__s.html#a9bab284bb2f7fcf2fb29c28bdbbaeef6">04140</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__s.html#a9bab284bb2f7fcf2fb29c28bdbbaeef6">pcm</a>                          : 1;
<a name="l04141"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__s.html#ac042451be1d3573ddd0979ffc1831f6c">04141</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__s.html#ac042451be1d3573ddd0979ffc1831f6c">mpi</a>                          : 1;
<a name="l04142"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__s.html#a6dd1b0c46e1e3eaa60e92c7cd7ca2bb5">04142</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__s.html#a6dd1b0c46e1e3eaa60e92c7cd7ca2bb5">twsi2</a>                        : 1;
<a name="l04143"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__s.html#abedcef3ca9afc833eac829928e99345e">04143</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__s.html#abedcef3ca9afc833eac829928e99345e">powiq</a>                        : 1;
<a name="l04144"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__s.html#a3e04b8ad0df104b1804d5d8d8a8abd32">04144</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__s.html#a3e04b8ad0df104b1804d5d8d8a8abd32">ipdppthr</a>                     : 1;
<a name="l04145"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__s.html#a2c54a5c688718de550e83a784baaf5b2">04145</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__s.html#a2c54a5c688718de550e83a784baaf5b2">mii</a>                          : 1;
<a name="l04146"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__s.html#ac275870aefc764d50b0847be8d8b4285">04146</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__s.html#ac275870aefc764d50b0847be8d8b4285">bootdma</a>                      : 1;
<a name="l04147"></a>04147 <span class="preprocessor">#endif</span>
<a name="l04148"></a>04148 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en0.html#ad7d0990c676beca520687ca4f3f41c3b">s</a>;
<a name="l04149"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn30xx.html">04149</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn30xx.html">cvmx_ciu_intx_en0_cn30xx</a> {
<a name="l04150"></a>04150 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04151"></a>04151 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn30xx.html#a9292f432ebe6ba8b03dd953c74024d92">reserved_59_63</a>               : 5;
<a name="l04152"></a>04152     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn30xx.html#a3ffdb0571428d63ef97f15a6436a9fa0">mpi</a>                          : 1;  <span class="comment">/**&lt; MPI/SPI interrupt */</span>
<a name="l04153"></a>04153     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn30xx.html#a5ea6618fc961854dc7be3fe6b2d0043c">pcm</a>                          : 1;  <span class="comment">/**&lt; PCM/TDM interrupt */</span>
<a name="l04154"></a>04154     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn30xx.html#a1cb3355cc633a521fe66eec4e3fb1860">usb</a>                          : 1;  <span class="comment">/**&lt; USB interrupt */</span>
<a name="l04155"></a>04155     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn30xx.html#a1a739f02f13abd7831e85d609bcf7af7">timer</a>                        : 4;  <span class="comment">/**&lt; General timer interrupts */</span>
<a name="l04156"></a>04156     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn30xx.html#ab0f4739c7f12b1b73bab9460e2071751">reserved_51_51</a>               : 1;
<a name="l04157"></a>04157     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn30xx.html#ab89a6dd155aaabde21d9bdae40c2f40d">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; IPD QOS packet drop */</span>
<a name="l04158"></a>04158     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn30xx.html#ae9489bdf7c935e91ad38552e39ae6840">reserved_49_49</a>               : 1;
<a name="l04159"></a>04159     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn30xx.html#a9207e163853a4e4c7ba1e3123e9fa00e">gmx_drp</a>                      : 1;  <span class="comment">/**&lt; GMX packet drop */</span>
<a name="l04160"></a>04160     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn30xx.html#a4f5b0f690e8672b8f3d22fcb27bf8271">reserved_47_47</a>               : 1;
<a name="l04161"></a>04161     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn30xx.html#af29b2a387b803066566fba343f2e7b4a">rml</a>                          : 1;  <span class="comment">/**&lt; RML Interrupt */</span>
<a name="l04162"></a>04162     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn30xx.html#a34884adf5b4bb287c512042105cf5099">twsi</a>                         : 1;  <span class="comment">/**&lt; TWSI Interrupt */</span>
<a name="l04163"></a>04163     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn30xx.html#a3890e89d4e2b3309c4a451886eef3280">reserved_44_44</a>               : 1;
<a name="l04164"></a>04164     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn30xx.html#a866250aae104f12dbc29cf45025646ef">pci_msi</a>                      : 4;  <span class="comment">/**&lt; PCI MSI */</span>
<a name="l04165"></a>04165     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn30xx.html#aff9468b6d8cf51df7f9f3d13e3e42d07">pci_int</a>                      : 4;  <span class="comment">/**&lt; PCI INTA/B/C/D */</span>
<a name="l04166"></a>04166     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn30xx.html#a34f48bfdd3e8f74ed619565e53691d0d">uart</a>                         : 2;  <span class="comment">/**&lt; Two UART interrupts */</span>
<a name="l04167"></a>04167     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn30xx.html#a720400a00e73103c3dfaf232f79d3b62">mbox</a>                         : 2;  <span class="comment">/**&lt; Two mailbox/PCI interrupts */</span>
<a name="l04168"></a>04168     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn30xx.html#a1a4ea894180677c9c3ab3fa584d93eef">gpio</a>                         : 16; <span class="comment">/**&lt; 16 GPIO interrupts */</span>
<a name="l04169"></a>04169     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn30xx.html#a8baf2db02a10b646a0c7dadd48b7da9e">workq</a>                        : 16; <span class="comment">/**&lt; 16 work queue interrupts */</span>
<a name="l04170"></a>04170 <span class="preprocessor">#else</span>
<a name="l04171"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn30xx.html#a8baf2db02a10b646a0c7dadd48b7da9e">04171</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn30xx.html#a8baf2db02a10b646a0c7dadd48b7da9e">workq</a>                        : 16;
<a name="l04172"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn30xx.html#a1a4ea894180677c9c3ab3fa584d93eef">04172</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn30xx.html#a1a4ea894180677c9c3ab3fa584d93eef">gpio</a>                         : 16;
<a name="l04173"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn30xx.html#a720400a00e73103c3dfaf232f79d3b62">04173</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn30xx.html#a720400a00e73103c3dfaf232f79d3b62">mbox</a>                         : 2;
<a name="l04174"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn30xx.html#a34f48bfdd3e8f74ed619565e53691d0d">04174</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn30xx.html#a34f48bfdd3e8f74ed619565e53691d0d">uart</a>                         : 2;
<a name="l04175"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn30xx.html#aff9468b6d8cf51df7f9f3d13e3e42d07">04175</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn30xx.html#aff9468b6d8cf51df7f9f3d13e3e42d07">pci_int</a>                      : 4;
<a name="l04176"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn30xx.html#a866250aae104f12dbc29cf45025646ef">04176</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn30xx.html#a866250aae104f12dbc29cf45025646ef">pci_msi</a>                      : 4;
<a name="l04177"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn30xx.html#a3890e89d4e2b3309c4a451886eef3280">04177</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn30xx.html#a3890e89d4e2b3309c4a451886eef3280">reserved_44_44</a>               : 1;
<a name="l04178"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn30xx.html#a34884adf5b4bb287c512042105cf5099">04178</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn30xx.html#a34884adf5b4bb287c512042105cf5099">twsi</a>                         : 1;
<a name="l04179"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn30xx.html#af29b2a387b803066566fba343f2e7b4a">04179</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn30xx.html#af29b2a387b803066566fba343f2e7b4a">rml</a>                          : 1;
<a name="l04180"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn30xx.html#a4f5b0f690e8672b8f3d22fcb27bf8271">04180</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn30xx.html#a4f5b0f690e8672b8f3d22fcb27bf8271">reserved_47_47</a>               : 1;
<a name="l04181"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn30xx.html#a9207e163853a4e4c7ba1e3123e9fa00e">04181</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn30xx.html#a9207e163853a4e4c7ba1e3123e9fa00e">gmx_drp</a>                      : 1;
<a name="l04182"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn30xx.html#ae9489bdf7c935e91ad38552e39ae6840">04182</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn30xx.html#ae9489bdf7c935e91ad38552e39ae6840">reserved_49_49</a>               : 1;
<a name="l04183"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn30xx.html#ab89a6dd155aaabde21d9bdae40c2f40d">04183</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn30xx.html#ab89a6dd155aaabde21d9bdae40c2f40d">ipd_drp</a>                      : 1;
<a name="l04184"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn30xx.html#ab0f4739c7f12b1b73bab9460e2071751">04184</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn30xx.html#ab0f4739c7f12b1b73bab9460e2071751">reserved_51_51</a>               : 1;
<a name="l04185"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn30xx.html#a1a739f02f13abd7831e85d609bcf7af7">04185</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn30xx.html#a1a739f02f13abd7831e85d609bcf7af7">timer</a>                        : 4;
<a name="l04186"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn30xx.html#a1cb3355cc633a521fe66eec4e3fb1860">04186</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn30xx.html#a1cb3355cc633a521fe66eec4e3fb1860">usb</a>                          : 1;
<a name="l04187"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn30xx.html#a5ea6618fc961854dc7be3fe6b2d0043c">04187</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn30xx.html#a5ea6618fc961854dc7be3fe6b2d0043c">pcm</a>                          : 1;
<a name="l04188"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn30xx.html#a3ffdb0571428d63ef97f15a6436a9fa0">04188</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn30xx.html#a3ffdb0571428d63ef97f15a6436a9fa0">mpi</a>                          : 1;
<a name="l04189"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn30xx.html#a9292f432ebe6ba8b03dd953c74024d92">04189</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn30xx.html#a9292f432ebe6ba8b03dd953c74024d92">reserved_59_63</a>               : 5;
<a name="l04190"></a>04190 <span class="preprocessor">#endif</span>
<a name="l04191"></a>04191 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en0.html#acffc16aa63e823eed25614e739b9d2cf">cn30xx</a>;
<a name="l04192"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn31xx.html">04192</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn31xx.html">cvmx_ciu_intx_en0_cn31xx</a> {
<a name="l04193"></a>04193 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04194"></a>04194 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn31xx.html#a6780a2fe0d3c89d32ba760c4d10af7af">reserved_59_63</a>               : 5;
<a name="l04195"></a>04195     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn31xx.html#aac722ee94d6a1a27d4f9b988303500f9">mpi</a>                          : 1;  <span class="comment">/**&lt; MPI/SPI interrupt */</span>
<a name="l04196"></a>04196     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn31xx.html#abab81f6bf649eb9a03df20117a5d04c1">pcm</a>                          : 1;  <span class="comment">/**&lt; PCM/TDM interrupt */</span>
<a name="l04197"></a>04197     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn31xx.html#a7453fbb32ed5230d67338b7cb7e28518">usb</a>                          : 1;  <span class="comment">/**&lt; USB interrupt */</span>
<a name="l04198"></a>04198     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn31xx.html#a3ffb34872631749e92202853e20278cc">timer</a>                        : 4;  <span class="comment">/**&lt; General timer interrupts */</span>
<a name="l04199"></a>04199     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn31xx.html#a48deadaf3f78b5d8dd29fb5e2d5b6160">reserved_51_51</a>               : 1;
<a name="l04200"></a>04200     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn31xx.html#af77418e8c4eba03799abfd05f790c7b3">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; IPD QOS packet drop */</span>
<a name="l04201"></a>04201     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn31xx.html#ada398946e36afce5fa70e4be3e22d00e">reserved_49_49</a>               : 1;
<a name="l04202"></a>04202     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn31xx.html#ae195a67622e00f3adec559056d48c1d3">gmx_drp</a>                      : 1;  <span class="comment">/**&lt; GMX packet drop */</span>
<a name="l04203"></a>04203     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn31xx.html#a83ee41134120819e3d164be6e5aeb1af">trace</a>                        : 1;  <span class="comment">/**&lt; L2C has the CMB trace buffer */</span>
<a name="l04204"></a>04204     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn31xx.html#a484ab8bb6de7a17f873a645734af9728">rml</a>                          : 1;  <span class="comment">/**&lt; RML Interrupt */</span>
<a name="l04205"></a>04205     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn31xx.html#a8dd45ffa5bb1a82d1d86e940f694568f">twsi</a>                         : 1;  <span class="comment">/**&lt; TWSI Interrupt */</span>
<a name="l04206"></a>04206     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn31xx.html#a0cd27b952dfabd522deafa51b805ab32">reserved_44_44</a>               : 1;
<a name="l04207"></a>04207     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn31xx.html#aa8f00ac91c4c9b563a436b123bd0fa94">pci_msi</a>                      : 4;  <span class="comment">/**&lt; PCI MSI */</span>
<a name="l04208"></a>04208     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn31xx.html#ad60945e890508de5bad5da2d95da0f85">pci_int</a>                      : 4;  <span class="comment">/**&lt; PCI INTA/B/C/D */</span>
<a name="l04209"></a>04209     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn31xx.html#ae40bed80acd3b5e4bd87ab236e1d2820">uart</a>                         : 2;  <span class="comment">/**&lt; Two UART interrupts */</span>
<a name="l04210"></a>04210     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn31xx.html#a2521a5ad9d3699b0a255730bf3b310cc">mbox</a>                         : 2;  <span class="comment">/**&lt; Two mailbox/PCI interrupts */</span>
<a name="l04211"></a>04211     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn31xx.html#ae56fd2779bbfe8530a4e6620689e5235">gpio</a>                         : 16; <span class="comment">/**&lt; 16 GPIO interrupts */</span>
<a name="l04212"></a>04212     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn31xx.html#a18e74659c06dd5cae39a4d6d8b36a1c9">workq</a>                        : 16; <span class="comment">/**&lt; 16 work queue interrupts */</span>
<a name="l04213"></a>04213 <span class="preprocessor">#else</span>
<a name="l04214"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn31xx.html#a18e74659c06dd5cae39a4d6d8b36a1c9">04214</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn31xx.html#a18e74659c06dd5cae39a4d6d8b36a1c9">workq</a>                        : 16;
<a name="l04215"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn31xx.html#ae56fd2779bbfe8530a4e6620689e5235">04215</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn31xx.html#ae56fd2779bbfe8530a4e6620689e5235">gpio</a>                         : 16;
<a name="l04216"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn31xx.html#a2521a5ad9d3699b0a255730bf3b310cc">04216</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn31xx.html#a2521a5ad9d3699b0a255730bf3b310cc">mbox</a>                         : 2;
<a name="l04217"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn31xx.html#ae40bed80acd3b5e4bd87ab236e1d2820">04217</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn31xx.html#ae40bed80acd3b5e4bd87ab236e1d2820">uart</a>                         : 2;
<a name="l04218"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn31xx.html#ad60945e890508de5bad5da2d95da0f85">04218</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn31xx.html#ad60945e890508de5bad5da2d95da0f85">pci_int</a>                      : 4;
<a name="l04219"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn31xx.html#aa8f00ac91c4c9b563a436b123bd0fa94">04219</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn31xx.html#aa8f00ac91c4c9b563a436b123bd0fa94">pci_msi</a>                      : 4;
<a name="l04220"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn31xx.html#a0cd27b952dfabd522deafa51b805ab32">04220</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn31xx.html#a0cd27b952dfabd522deafa51b805ab32">reserved_44_44</a>               : 1;
<a name="l04221"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn31xx.html#a8dd45ffa5bb1a82d1d86e940f694568f">04221</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn31xx.html#a8dd45ffa5bb1a82d1d86e940f694568f">twsi</a>                         : 1;
<a name="l04222"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn31xx.html#a484ab8bb6de7a17f873a645734af9728">04222</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn31xx.html#a484ab8bb6de7a17f873a645734af9728">rml</a>                          : 1;
<a name="l04223"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn31xx.html#a83ee41134120819e3d164be6e5aeb1af">04223</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn31xx.html#a83ee41134120819e3d164be6e5aeb1af">trace</a>                        : 1;
<a name="l04224"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn31xx.html#ae195a67622e00f3adec559056d48c1d3">04224</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn31xx.html#ae195a67622e00f3adec559056d48c1d3">gmx_drp</a>                      : 1;
<a name="l04225"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn31xx.html#ada398946e36afce5fa70e4be3e22d00e">04225</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn31xx.html#ada398946e36afce5fa70e4be3e22d00e">reserved_49_49</a>               : 1;
<a name="l04226"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn31xx.html#af77418e8c4eba03799abfd05f790c7b3">04226</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn31xx.html#af77418e8c4eba03799abfd05f790c7b3">ipd_drp</a>                      : 1;
<a name="l04227"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn31xx.html#a48deadaf3f78b5d8dd29fb5e2d5b6160">04227</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn31xx.html#a48deadaf3f78b5d8dd29fb5e2d5b6160">reserved_51_51</a>               : 1;
<a name="l04228"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn31xx.html#a3ffb34872631749e92202853e20278cc">04228</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn31xx.html#a3ffb34872631749e92202853e20278cc">timer</a>                        : 4;
<a name="l04229"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn31xx.html#a7453fbb32ed5230d67338b7cb7e28518">04229</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn31xx.html#a7453fbb32ed5230d67338b7cb7e28518">usb</a>                          : 1;
<a name="l04230"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn31xx.html#abab81f6bf649eb9a03df20117a5d04c1">04230</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn31xx.html#abab81f6bf649eb9a03df20117a5d04c1">pcm</a>                          : 1;
<a name="l04231"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn31xx.html#aac722ee94d6a1a27d4f9b988303500f9">04231</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn31xx.html#aac722ee94d6a1a27d4f9b988303500f9">mpi</a>                          : 1;
<a name="l04232"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn31xx.html#a6780a2fe0d3c89d32ba760c4d10af7af">04232</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn31xx.html#a6780a2fe0d3c89d32ba760c4d10af7af">reserved_59_63</a>               : 5;
<a name="l04233"></a>04233 <span class="preprocessor">#endif</span>
<a name="l04234"></a>04234 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en0.html#a6ac4bb9ce7afe334d1dcda19a09a944b">cn31xx</a>;
<a name="l04235"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn38xx.html">04235</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn38xx.html">cvmx_ciu_intx_en0_cn38xx</a> {
<a name="l04236"></a>04236 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04237"></a>04237 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn38xx.html#a3e47702fd072a241187d5b628dfc4b3e">reserved_56_63</a>               : 8;
<a name="l04238"></a>04238     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn38xx.html#ae299eefc7cf7e55de08e2fe9011d3fe4">timer</a>                        : 4;  <span class="comment">/**&lt; General timer interrupts */</span>
<a name="l04239"></a>04239     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn38xx.html#a16a67f7c5d8d4ecc7518476f7b0a465d">key_zero</a>                     : 1;  <span class="comment">/**&lt; Key Zeroization interrupt */</span>
<a name="l04240"></a>04240     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn38xx.html#a27ae78a1f5931ff741a2a1992a84c10e">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; IPD QOS packet drop */</span>
<a name="l04241"></a>04241     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn38xx.html#a55ea0cbd9e772037449b6ceb77b7eacf">gmx_drp</a>                      : 2;  <span class="comment">/**&lt; GMX packet drop */</span>
<a name="l04242"></a>04242     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn38xx.html#a1b54e20f192dd35bd01a8191369cdaff">trace</a>                        : 1;  <span class="comment">/**&lt; L2C has the CMB trace buffer */</span>
<a name="l04243"></a>04243     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn38xx.html#a58566df61e90dfa41282046f9f0af112">rml</a>                          : 1;  <span class="comment">/**&lt; RML Interrupt */</span>
<a name="l04244"></a>04244     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn38xx.html#a4556a4bd5522a5a55739eddce7fc26cb">twsi</a>                         : 1;  <span class="comment">/**&lt; TWSI Interrupt */</span>
<a name="l04245"></a>04245     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn38xx.html#a11b10e7383522af84208db28ad613fc7">reserved_44_44</a>               : 1;
<a name="l04246"></a>04246     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn38xx.html#adb80bcb20aa9b27e64cda75cdfebc0c4">pci_msi</a>                      : 4;  <span class="comment">/**&lt; PCI MSI */</span>
<a name="l04247"></a>04247     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn38xx.html#a82af2e79b5af847ee8f99ffaf6302175">pci_int</a>                      : 4;  <span class="comment">/**&lt; PCI INTA/B/C/D */</span>
<a name="l04248"></a>04248     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn38xx.html#a4d2e4d1952938142c6fb1aa6b2282ab4">uart</a>                         : 2;  <span class="comment">/**&lt; Two UART interrupts */</span>
<a name="l04249"></a>04249     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn38xx.html#ae14d8272b7ba740fe1b3e1d762492437">mbox</a>                         : 2;  <span class="comment">/**&lt; Two mailbox/PCI interrupts */</span>
<a name="l04250"></a>04250     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn38xx.html#af49f1a3c588ebd374162c8c8f81a147a">gpio</a>                         : 16; <span class="comment">/**&lt; 16 GPIO interrupts */</span>
<a name="l04251"></a>04251     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn38xx.html#a2a1598b236a7d713307c587b5fd908cf">workq</a>                        : 16; <span class="comment">/**&lt; 16 work queue interrupts */</span>
<a name="l04252"></a>04252 <span class="preprocessor">#else</span>
<a name="l04253"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn38xx.html#a2a1598b236a7d713307c587b5fd908cf">04253</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn38xx.html#a2a1598b236a7d713307c587b5fd908cf">workq</a>                        : 16;
<a name="l04254"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn38xx.html#af49f1a3c588ebd374162c8c8f81a147a">04254</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn38xx.html#af49f1a3c588ebd374162c8c8f81a147a">gpio</a>                         : 16;
<a name="l04255"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn38xx.html#ae14d8272b7ba740fe1b3e1d762492437">04255</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn38xx.html#ae14d8272b7ba740fe1b3e1d762492437">mbox</a>                         : 2;
<a name="l04256"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn38xx.html#a4d2e4d1952938142c6fb1aa6b2282ab4">04256</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn38xx.html#a4d2e4d1952938142c6fb1aa6b2282ab4">uart</a>                         : 2;
<a name="l04257"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn38xx.html#a82af2e79b5af847ee8f99ffaf6302175">04257</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn38xx.html#a82af2e79b5af847ee8f99ffaf6302175">pci_int</a>                      : 4;
<a name="l04258"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn38xx.html#adb80bcb20aa9b27e64cda75cdfebc0c4">04258</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn38xx.html#adb80bcb20aa9b27e64cda75cdfebc0c4">pci_msi</a>                      : 4;
<a name="l04259"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn38xx.html#a11b10e7383522af84208db28ad613fc7">04259</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn38xx.html#a11b10e7383522af84208db28ad613fc7">reserved_44_44</a>               : 1;
<a name="l04260"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn38xx.html#a4556a4bd5522a5a55739eddce7fc26cb">04260</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn38xx.html#a4556a4bd5522a5a55739eddce7fc26cb">twsi</a>                         : 1;
<a name="l04261"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn38xx.html#a58566df61e90dfa41282046f9f0af112">04261</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn38xx.html#a58566df61e90dfa41282046f9f0af112">rml</a>                          : 1;
<a name="l04262"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn38xx.html#a1b54e20f192dd35bd01a8191369cdaff">04262</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn38xx.html#a1b54e20f192dd35bd01a8191369cdaff">trace</a>                        : 1;
<a name="l04263"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn38xx.html#a55ea0cbd9e772037449b6ceb77b7eacf">04263</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn38xx.html#a55ea0cbd9e772037449b6ceb77b7eacf">gmx_drp</a>                      : 2;
<a name="l04264"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn38xx.html#a27ae78a1f5931ff741a2a1992a84c10e">04264</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn38xx.html#a27ae78a1f5931ff741a2a1992a84c10e">ipd_drp</a>                      : 1;
<a name="l04265"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn38xx.html#a16a67f7c5d8d4ecc7518476f7b0a465d">04265</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn38xx.html#a16a67f7c5d8d4ecc7518476f7b0a465d">key_zero</a>                     : 1;
<a name="l04266"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn38xx.html#ae299eefc7cf7e55de08e2fe9011d3fe4">04266</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn38xx.html#ae299eefc7cf7e55de08e2fe9011d3fe4">timer</a>                        : 4;
<a name="l04267"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn38xx.html#a3e47702fd072a241187d5b628dfc4b3e">04267</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn38xx.html#a3e47702fd072a241187d5b628dfc4b3e">reserved_56_63</a>               : 8;
<a name="l04268"></a>04268 <span class="preprocessor">#endif</span>
<a name="l04269"></a>04269 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en0.html#a4aa62e816e2d71d6b8fd64d1769dc4e3">cn38xx</a>;
<a name="l04270"></a><a class="code" href="unioncvmx__ciu__intx__en0.html#a0fd2470008e9c57d083ec6c5576427ff">04270</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn38xx.html">cvmx_ciu_intx_en0_cn38xx</a>       <a class="code" href="unioncvmx__ciu__intx__en0.html#a0fd2470008e9c57d083ec6c5576427ff">cn38xxp2</a>;
<a name="l04271"></a><a class="code" href="unioncvmx__ciu__intx__en0.html#a6cc37b829993f5b9057366132b51cefb">04271</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn30xx.html">cvmx_ciu_intx_en0_cn30xx</a>       <a class="code" href="unioncvmx__ciu__intx__en0.html#a6cc37b829993f5b9057366132b51cefb">cn50xx</a>;
<a name="l04272"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn52xx.html">04272</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn52xx.html">cvmx_ciu_intx_en0_cn52xx</a> {
<a name="l04273"></a>04273 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04274"></a>04274 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn52xx.html#a0729e65130bce34acb4d9dc7716a8282">bootdma</a>                      : 1;  <span class="comment">/**&lt; Boot bus DMA engines Interrupt */</span>
<a name="l04275"></a>04275     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn52xx.html#a688123c80f16f31e49b859a16614db2b">mii</a>                          : 1;  <span class="comment">/**&lt; MII Interface Interrupt */</span>
<a name="l04276"></a>04276     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn52xx.html#aeba138b552c418bad0f72d6e0ff55f1c">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; IPD per-port counter threshold interrupt */</span>
<a name="l04277"></a>04277     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn52xx.html#ab51e79ad39794f3f23ce33808d80da86">powiq</a>                        : 1;  <span class="comment">/**&lt; POW IQ interrupt */</span>
<a name="l04278"></a>04278     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn52xx.html#a841e1932137825f06114b6b8da2f50fc">twsi2</a>                        : 1;  <span class="comment">/**&lt; 2nd TWSI Interrupt */</span>
<a name="l04279"></a>04279     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn52xx.html#acec9dc61fe3b7e02567e4321d22bc555">reserved_57_58</a>               : 2;
<a name="l04280"></a>04280     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn52xx.html#ac019300086a6470688c61de7605316d2">usb</a>                          : 1;  <span class="comment">/**&lt; USB Interrupt */</span>
<a name="l04281"></a>04281     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn52xx.html#addc46f856363704c9b885eb992fdfbf5">timer</a>                        : 4;  <span class="comment">/**&lt; General timer interrupts */</span>
<a name="l04282"></a>04282     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn52xx.html#a4dd78039e3aa1db8e96646f67d1251ed">reserved_51_51</a>               : 1;
<a name="l04283"></a>04283     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn52xx.html#a843a57a5f24a0a63de96974033ac0752">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; IPD QOS packet drop */</span>
<a name="l04284"></a>04284     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn52xx.html#a3889f9efc9df7055fe6ec305bdbd7f12">reserved_49_49</a>               : 1;
<a name="l04285"></a>04285     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn52xx.html#acac85985d5107f1c3bab2b4273d828ea">gmx_drp</a>                      : 1;  <span class="comment">/**&lt; GMX packet drop */</span>
<a name="l04286"></a>04286     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn52xx.html#a3ee7db21f36ee6f3ddcb66029a9d8b10">trace</a>                        : 1;  <span class="comment">/**&lt; L2C has the CMB trace buffer */</span>
<a name="l04287"></a>04287     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn52xx.html#a0974dd632ba4ca116d28c2ace32e7597">rml</a>                          : 1;  <span class="comment">/**&lt; RML Interrupt */</span>
<a name="l04288"></a>04288     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn52xx.html#a92c07b54cbd9084b1c6ba6fe94086967">twsi</a>                         : 1;  <span class="comment">/**&lt; TWSI Interrupt */</span>
<a name="l04289"></a>04289     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn52xx.html#a8a94a1942b82e8cc5cfcc859e6261d7b">reserved_44_44</a>               : 1;
<a name="l04290"></a>04290     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn52xx.html#a13d359407586fd687a58d3c6e9aa3d84">pci_msi</a>                      : 4;  <span class="comment">/**&lt; PCI MSI */</span>
<a name="l04291"></a>04291     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn52xx.html#a5f3ae519f3fe758baae1ee938a594aaf">pci_int</a>                      : 4;  <span class="comment">/**&lt; PCI INTA/B/C/D */</span>
<a name="l04292"></a>04292     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn52xx.html#a56f127bab64eeeaa2cd39461cb49a8ed">uart</a>                         : 2;  <span class="comment">/**&lt; Two UART interrupts */</span>
<a name="l04293"></a>04293     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn52xx.html#a3a075d4bd39ffff7266e04f4a5af99f3">mbox</a>                         : 2;  <span class="comment">/**&lt; Two mailbox/PCI interrupts */</span>
<a name="l04294"></a>04294     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn52xx.html#a0dab805fc1a9fe09a41a0373729f89a1">gpio</a>                         : 16; <span class="comment">/**&lt; 16 GPIO interrupts */</span>
<a name="l04295"></a>04295     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn52xx.html#a2a5f22e26b3762a945227e6849508bcb">workq</a>                        : 16; <span class="comment">/**&lt; 16 work queue interrupts */</span>
<a name="l04296"></a>04296 <span class="preprocessor">#else</span>
<a name="l04297"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn52xx.html#a2a5f22e26b3762a945227e6849508bcb">04297</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn52xx.html#a2a5f22e26b3762a945227e6849508bcb">workq</a>                        : 16;
<a name="l04298"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn52xx.html#a0dab805fc1a9fe09a41a0373729f89a1">04298</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn52xx.html#a0dab805fc1a9fe09a41a0373729f89a1">gpio</a>                         : 16;
<a name="l04299"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn52xx.html#a3a075d4bd39ffff7266e04f4a5af99f3">04299</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn52xx.html#a3a075d4bd39ffff7266e04f4a5af99f3">mbox</a>                         : 2;
<a name="l04300"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn52xx.html#a56f127bab64eeeaa2cd39461cb49a8ed">04300</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn52xx.html#a56f127bab64eeeaa2cd39461cb49a8ed">uart</a>                         : 2;
<a name="l04301"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn52xx.html#a5f3ae519f3fe758baae1ee938a594aaf">04301</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn52xx.html#a5f3ae519f3fe758baae1ee938a594aaf">pci_int</a>                      : 4;
<a name="l04302"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn52xx.html#a13d359407586fd687a58d3c6e9aa3d84">04302</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn52xx.html#a13d359407586fd687a58d3c6e9aa3d84">pci_msi</a>                      : 4;
<a name="l04303"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn52xx.html#a8a94a1942b82e8cc5cfcc859e6261d7b">04303</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn52xx.html#a8a94a1942b82e8cc5cfcc859e6261d7b">reserved_44_44</a>               : 1;
<a name="l04304"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn52xx.html#a92c07b54cbd9084b1c6ba6fe94086967">04304</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn52xx.html#a92c07b54cbd9084b1c6ba6fe94086967">twsi</a>                         : 1;
<a name="l04305"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn52xx.html#a0974dd632ba4ca116d28c2ace32e7597">04305</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn52xx.html#a0974dd632ba4ca116d28c2ace32e7597">rml</a>                          : 1;
<a name="l04306"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn52xx.html#a3ee7db21f36ee6f3ddcb66029a9d8b10">04306</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn52xx.html#a3ee7db21f36ee6f3ddcb66029a9d8b10">trace</a>                        : 1;
<a name="l04307"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn52xx.html#acac85985d5107f1c3bab2b4273d828ea">04307</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn52xx.html#acac85985d5107f1c3bab2b4273d828ea">gmx_drp</a>                      : 1;
<a name="l04308"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn52xx.html#a3889f9efc9df7055fe6ec305bdbd7f12">04308</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn52xx.html#a3889f9efc9df7055fe6ec305bdbd7f12">reserved_49_49</a>               : 1;
<a name="l04309"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn52xx.html#a843a57a5f24a0a63de96974033ac0752">04309</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn52xx.html#a843a57a5f24a0a63de96974033ac0752">ipd_drp</a>                      : 1;
<a name="l04310"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn52xx.html#a4dd78039e3aa1db8e96646f67d1251ed">04310</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn52xx.html#a4dd78039e3aa1db8e96646f67d1251ed">reserved_51_51</a>               : 1;
<a name="l04311"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn52xx.html#addc46f856363704c9b885eb992fdfbf5">04311</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn52xx.html#addc46f856363704c9b885eb992fdfbf5">timer</a>                        : 4;
<a name="l04312"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn52xx.html#ac019300086a6470688c61de7605316d2">04312</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn52xx.html#ac019300086a6470688c61de7605316d2">usb</a>                          : 1;
<a name="l04313"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn52xx.html#acec9dc61fe3b7e02567e4321d22bc555">04313</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn52xx.html#acec9dc61fe3b7e02567e4321d22bc555">reserved_57_58</a>               : 2;
<a name="l04314"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn52xx.html#a841e1932137825f06114b6b8da2f50fc">04314</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn52xx.html#a841e1932137825f06114b6b8da2f50fc">twsi2</a>                        : 1;
<a name="l04315"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn52xx.html#ab51e79ad39794f3f23ce33808d80da86">04315</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn52xx.html#ab51e79ad39794f3f23ce33808d80da86">powiq</a>                        : 1;
<a name="l04316"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn52xx.html#aeba138b552c418bad0f72d6e0ff55f1c">04316</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn52xx.html#aeba138b552c418bad0f72d6e0ff55f1c">ipdppthr</a>                     : 1;
<a name="l04317"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn52xx.html#a688123c80f16f31e49b859a16614db2b">04317</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn52xx.html#a688123c80f16f31e49b859a16614db2b">mii</a>                          : 1;
<a name="l04318"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn52xx.html#a0729e65130bce34acb4d9dc7716a8282">04318</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn52xx.html#a0729e65130bce34acb4d9dc7716a8282">bootdma</a>                      : 1;
<a name="l04319"></a>04319 <span class="preprocessor">#endif</span>
<a name="l04320"></a>04320 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en0.html#a2dfe3a1b2449eaf96f3112959fa653cf">cn52xx</a>;
<a name="l04321"></a><a class="code" href="unioncvmx__ciu__intx__en0.html#afc165ab76b652f6285c92c06af00f4a2">04321</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn52xx.html">cvmx_ciu_intx_en0_cn52xx</a>       <a class="code" href="unioncvmx__ciu__intx__en0.html#afc165ab76b652f6285c92c06af00f4a2">cn52xxp1</a>;
<a name="l04322"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn56xx.html">04322</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn56xx.html">cvmx_ciu_intx_en0_cn56xx</a> {
<a name="l04323"></a>04323 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04324"></a>04324 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn56xx.html#ab0f93b29c35724bb9d031c644e8882ec">bootdma</a>                      : 1;  <span class="comment">/**&lt; Boot bus DMA engines Interrupt */</span>
<a name="l04325"></a>04325     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn56xx.html#a00877160d06e7bf42ab47b4386ce67f8">mii</a>                          : 1;  <span class="comment">/**&lt; MII Interface Interrupt */</span>
<a name="l04326"></a>04326     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn56xx.html#ad73c1978d544b5553fbe2801f8fbdfc2">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; IPD per-port counter threshold interrupt */</span>
<a name="l04327"></a>04327     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn56xx.html#a16303de39c106f81285cf21d89cb9675">powiq</a>                        : 1;  <span class="comment">/**&lt; POW IQ interrupt */</span>
<a name="l04328"></a>04328     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn56xx.html#ace2af60a3f7fec4658b96f3667e8478f">twsi2</a>                        : 1;  <span class="comment">/**&lt; 2nd TWSI Interrupt */</span>
<a name="l04329"></a>04329     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn56xx.html#a18364dcf333f3db94134851a0444b32f">reserved_57_58</a>               : 2;
<a name="l04330"></a>04330     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn56xx.html#aa63581c4bd2952c4994b0b6db14104d3">usb</a>                          : 1;  <span class="comment">/**&lt; USB Interrupt */</span>
<a name="l04331"></a>04331     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn56xx.html#a7aae1de13d27a48ca8a32218d7828ea9">timer</a>                        : 4;  <span class="comment">/**&lt; General timer interrupts */</span>
<a name="l04332"></a>04332     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn56xx.html#a27bb995ba8806e175ba71bcb9239a451">key_zero</a>                     : 1;  <span class="comment">/**&lt; Key Zeroization interrupt */</span>
<a name="l04333"></a>04333     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn56xx.html#ac06f5f24dacadcf007e8ffdec06ca5be">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; IPD QOS packet drop */</span>
<a name="l04334"></a>04334     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn56xx.html#ab98f1f076619261da5fcaed30058eacb">gmx_drp</a>                      : 2;  <span class="comment">/**&lt; GMX packet drop */</span>
<a name="l04335"></a>04335     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn56xx.html#aa07cb8ccbe19c806662277afa21707d0">trace</a>                        : 1;  <span class="comment">/**&lt; L2C has the CMB trace buffer */</span>
<a name="l04336"></a>04336     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn56xx.html#ab9892d1bfa1a4c2a21e1b6a9cb4a75b7">rml</a>                          : 1;  <span class="comment">/**&lt; RML Interrupt */</span>
<a name="l04337"></a>04337     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn56xx.html#a286d3b792366221bed5c29cc00b68bb8">twsi</a>                         : 1;  <span class="comment">/**&lt; TWSI Interrupt */</span>
<a name="l04338"></a>04338     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn56xx.html#ad3ed1aba6b411896bd1b06998ead168c">reserved_44_44</a>               : 1;
<a name="l04339"></a>04339     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn56xx.html#ac16e90afefe178b6ef60e23801352b6e">pci_msi</a>                      : 4;  <span class="comment">/**&lt; PCI MSI */</span>
<a name="l04340"></a>04340     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn56xx.html#a5177919ac7b973cc86392af48f38c18f">pci_int</a>                      : 4;  <span class="comment">/**&lt; PCI INTA/B/C/D */</span>
<a name="l04341"></a>04341     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn56xx.html#a02ca258cef619c80e9a4a0c83a273867">uart</a>                         : 2;  <span class="comment">/**&lt; Two UART interrupts */</span>
<a name="l04342"></a>04342     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn56xx.html#a17d2e69fa0a653f248c62015e14fdf53">mbox</a>                         : 2;  <span class="comment">/**&lt; Two mailbox/PCI interrupts */</span>
<a name="l04343"></a>04343     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn56xx.html#acac46cbb00bf15bed7a7b7c2c1ad0c6e">gpio</a>                         : 16; <span class="comment">/**&lt; 16 GPIO interrupts */</span>
<a name="l04344"></a>04344     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn56xx.html#a3be8f09009d85bc10e61bd13d7450f47">workq</a>                        : 16; <span class="comment">/**&lt; 16 work queue interrupts */</span>
<a name="l04345"></a>04345 <span class="preprocessor">#else</span>
<a name="l04346"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn56xx.html#a3be8f09009d85bc10e61bd13d7450f47">04346</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn56xx.html#a3be8f09009d85bc10e61bd13d7450f47">workq</a>                        : 16;
<a name="l04347"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn56xx.html#acac46cbb00bf15bed7a7b7c2c1ad0c6e">04347</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn56xx.html#acac46cbb00bf15bed7a7b7c2c1ad0c6e">gpio</a>                         : 16;
<a name="l04348"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn56xx.html#a17d2e69fa0a653f248c62015e14fdf53">04348</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn56xx.html#a17d2e69fa0a653f248c62015e14fdf53">mbox</a>                         : 2;
<a name="l04349"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn56xx.html#a02ca258cef619c80e9a4a0c83a273867">04349</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn56xx.html#a02ca258cef619c80e9a4a0c83a273867">uart</a>                         : 2;
<a name="l04350"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn56xx.html#a5177919ac7b973cc86392af48f38c18f">04350</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn56xx.html#a5177919ac7b973cc86392af48f38c18f">pci_int</a>                      : 4;
<a name="l04351"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn56xx.html#ac16e90afefe178b6ef60e23801352b6e">04351</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn56xx.html#ac16e90afefe178b6ef60e23801352b6e">pci_msi</a>                      : 4;
<a name="l04352"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn56xx.html#ad3ed1aba6b411896bd1b06998ead168c">04352</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn56xx.html#ad3ed1aba6b411896bd1b06998ead168c">reserved_44_44</a>               : 1;
<a name="l04353"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn56xx.html#a286d3b792366221bed5c29cc00b68bb8">04353</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn56xx.html#a286d3b792366221bed5c29cc00b68bb8">twsi</a>                         : 1;
<a name="l04354"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn56xx.html#ab9892d1bfa1a4c2a21e1b6a9cb4a75b7">04354</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn56xx.html#ab9892d1bfa1a4c2a21e1b6a9cb4a75b7">rml</a>                          : 1;
<a name="l04355"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn56xx.html#aa07cb8ccbe19c806662277afa21707d0">04355</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn56xx.html#aa07cb8ccbe19c806662277afa21707d0">trace</a>                        : 1;
<a name="l04356"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn56xx.html#ab98f1f076619261da5fcaed30058eacb">04356</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn56xx.html#ab98f1f076619261da5fcaed30058eacb">gmx_drp</a>                      : 2;
<a name="l04357"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn56xx.html#ac06f5f24dacadcf007e8ffdec06ca5be">04357</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn56xx.html#ac06f5f24dacadcf007e8ffdec06ca5be">ipd_drp</a>                      : 1;
<a name="l04358"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn56xx.html#a27bb995ba8806e175ba71bcb9239a451">04358</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn56xx.html#a27bb995ba8806e175ba71bcb9239a451">key_zero</a>                     : 1;
<a name="l04359"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn56xx.html#a7aae1de13d27a48ca8a32218d7828ea9">04359</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn56xx.html#a7aae1de13d27a48ca8a32218d7828ea9">timer</a>                        : 4;
<a name="l04360"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn56xx.html#aa63581c4bd2952c4994b0b6db14104d3">04360</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn56xx.html#aa63581c4bd2952c4994b0b6db14104d3">usb</a>                          : 1;
<a name="l04361"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn56xx.html#a18364dcf333f3db94134851a0444b32f">04361</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn56xx.html#a18364dcf333f3db94134851a0444b32f">reserved_57_58</a>               : 2;
<a name="l04362"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn56xx.html#ace2af60a3f7fec4658b96f3667e8478f">04362</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn56xx.html#ace2af60a3f7fec4658b96f3667e8478f">twsi2</a>                        : 1;
<a name="l04363"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn56xx.html#a16303de39c106f81285cf21d89cb9675">04363</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn56xx.html#a16303de39c106f81285cf21d89cb9675">powiq</a>                        : 1;
<a name="l04364"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn56xx.html#ad73c1978d544b5553fbe2801f8fbdfc2">04364</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn56xx.html#ad73c1978d544b5553fbe2801f8fbdfc2">ipdppthr</a>                     : 1;
<a name="l04365"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn56xx.html#a00877160d06e7bf42ab47b4386ce67f8">04365</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn56xx.html#a00877160d06e7bf42ab47b4386ce67f8">mii</a>                          : 1;
<a name="l04366"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn56xx.html#ab0f93b29c35724bb9d031c644e8882ec">04366</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn56xx.html#ab0f93b29c35724bb9d031c644e8882ec">bootdma</a>                      : 1;
<a name="l04367"></a>04367 <span class="preprocessor">#endif</span>
<a name="l04368"></a>04368 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en0.html#a01d6ce6df6e1426d5c199506d556a10d">cn56xx</a>;
<a name="l04369"></a><a class="code" href="unioncvmx__ciu__intx__en0.html#a2f48a0914ab0461290676fbbbacfffa1">04369</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn56xx.html">cvmx_ciu_intx_en0_cn56xx</a>       <a class="code" href="unioncvmx__ciu__intx__en0.html#a2f48a0914ab0461290676fbbbacfffa1">cn56xxp1</a>;
<a name="l04370"></a><a class="code" href="unioncvmx__ciu__intx__en0.html#a26bd51ea93bffda0c1172cc0b3c8f1f8">04370</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn38xx.html">cvmx_ciu_intx_en0_cn38xx</a>       <a class="code" href="unioncvmx__ciu__intx__en0.html#a26bd51ea93bffda0c1172cc0b3c8f1f8">cn58xx</a>;
<a name="l04371"></a><a class="code" href="unioncvmx__ciu__intx__en0.html#adf6a02fee209ba920e8e26800fa575b4">04371</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn38xx.html">cvmx_ciu_intx_en0_cn38xx</a>       <a class="code" href="unioncvmx__ciu__intx__en0.html#adf6a02fee209ba920e8e26800fa575b4">cn58xxp1</a>;
<a name="l04372"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn61xx.html">04372</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn61xx.html">cvmx_ciu_intx_en0_cn61xx</a> {
<a name="l04373"></a>04373 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04374"></a>04374 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn61xx.html#ab675187771ab7d6d36427f5b7dc5531b">bootdma</a>                      : 1;  <span class="comment">/**&lt; Boot bus DMA engines Interrupt enable */</span>
<a name="l04375"></a>04375     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn61xx.html#a395f5ef8f0adc96d2328ed82673e6619">mii</a>                          : 1;  <span class="comment">/**&lt; RGMII/MIX Interface 0 Interrupt enable */</span>
<a name="l04376"></a>04376     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn61xx.html#a818be4833723c40c3b6037e2f64305cb">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; IPD per-port counter threshold interrupt enable */</span>
<a name="l04377"></a>04377     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn61xx.html#af81477e5b80d4aeeb2e9402a392ca2a5">powiq</a>                        : 1;  <span class="comment">/**&lt; POW IQ interrupt enable */</span>
<a name="l04378"></a>04378     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn61xx.html#a0fba21b3dd723ac008f950c0aacbfa8b">twsi2</a>                        : 1;  <span class="comment">/**&lt; 2nd TWSI Interrupt enable */</span>
<a name="l04379"></a>04379     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn61xx.html#a2c20c52e613ffdf186c4e9b9d90acc9a">mpi</a>                          : 1;  <span class="comment">/**&lt; MPI/SPI interrupt enable */</span>
<a name="l04380"></a>04380     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn61xx.html#a4cd63d79d55979f5585c420d5e299e4e">pcm</a>                          : 1;  <span class="comment">/**&lt; PCM/TDM interrupt enable */</span>
<a name="l04381"></a>04381     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn61xx.html#af262340801279b6df05911407d29b5a0">usb</a>                          : 1;  <span class="comment">/**&lt; USB EHCI or OHCI Interrupt enable */</span>
<a name="l04382"></a>04382     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn61xx.html#a2244551b091e72ef2e70e1d8bc992084">timer</a>                        : 4;  <span class="comment">/**&lt; General timer interrupt enables */</span>
<a name="l04383"></a>04383     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn61xx.html#a2649e75c658d7668d8d5d29a64ea5298">reserved_51_51</a>               : 1;
<a name="l04384"></a>04384     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn61xx.html#a0e44c9200d2d984082a96ed54b739fc3">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; IPD QOS packet drop interrupt enable */</span>
<a name="l04385"></a>04385     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn61xx.html#a737573d56a5d32efd4b0d1c40c9b089f">gmx_drp</a>                      : 2;  <span class="comment">/**&lt; GMX packet drop interrupt enable */</span>
<a name="l04386"></a>04386     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn61xx.html#a4228dc913a5aa4af69036914dd3f6dac">trace</a>                        : 1;  <span class="comment">/**&lt; Trace buffer interrupt enable */</span>
<a name="l04387"></a>04387     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn61xx.html#a26e765285b9c81963e163111116fb4c5">rml</a>                          : 1;  <span class="comment">/**&lt; RML Interrupt enable */</span>
<a name="l04388"></a>04388     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn61xx.html#a83fda024e5c2ca722cd256d724221142">twsi</a>                         : 1;  <span class="comment">/**&lt; TWSI Interrupt enable */</span>
<a name="l04389"></a>04389     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn61xx.html#af40504bfee3f5cdc0a82b5459fc2a885">reserved_44_44</a>               : 1;
<a name="l04390"></a>04390     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn61xx.html#a0e1aec6a7b0886cd6de2108491ab27a4">pci_msi</a>                      : 4;  <span class="comment">/**&lt; PCIe MSI enables */</span>
<a name="l04391"></a>04391     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn61xx.html#a286d825f8eaab80cab4a6a58366966b7">pci_int</a>                      : 4;  <span class="comment">/**&lt; PCIe INTA/B/C/D enables */</span>
<a name="l04392"></a>04392     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn61xx.html#a7b62894dfeb60109b0f9e953d34975a6">uart</a>                         : 2;  <span class="comment">/**&lt; Two UART interrupt enables */</span>
<a name="l04393"></a>04393     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn61xx.html#a3a60938e92273da84dce3822e11573e1">mbox</a>                         : 2;  <span class="comment">/**&lt; Two mailbox/PCIe interrupt enables */</span>
<a name="l04394"></a>04394     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn61xx.html#a1c3f638df4ba8a670d4739dfdda59cbd">gpio</a>                         : 16; <span class="comment">/**&lt; 16 GPIO interrupt enables */</span>
<a name="l04395"></a>04395     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn61xx.html#a5c9c7d62128ade06a12a1133f9a9dca2">workq</a>                        : 16; <span class="comment">/**&lt; 16 work queue interrupt enables */</span>
<a name="l04396"></a>04396 <span class="preprocessor">#else</span>
<a name="l04397"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn61xx.html#a5c9c7d62128ade06a12a1133f9a9dca2">04397</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn61xx.html#a5c9c7d62128ade06a12a1133f9a9dca2">workq</a>                        : 16;
<a name="l04398"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn61xx.html#a1c3f638df4ba8a670d4739dfdda59cbd">04398</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn61xx.html#a1c3f638df4ba8a670d4739dfdda59cbd">gpio</a>                         : 16;
<a name="l04399"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn61xx.html#a3a60938e92273da84dce3822e11573e1">04399</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn61xx.html#a3a60938e92273da84dce3822e11573e1">mbox</a>                         : 2;
<a name="l04400"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn61xx.html#a7b62894dfeb60109b0f9e953d34975a6">04400</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn61xx.html#a7b62894dfeb60109b0f9e953d34975a6">uart</a>                         : 2;
<a name="l04401"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn61xx.html#a286d825f8eaab80cab4a6a58366966b7">04401</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn61xx.html#a286d825f8eaab80cab4a6a58366966b7">pci_int</a>                      : 4;
<a name="l04402"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn61xx.html#a0e1aec6a7b0886cd6de2108491ab27a4">04402</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn61xx.html#a0e1aec6a7b0886cd6de2108491ab27a4">pci_msi</a>                      : 4;
<a name="l04403"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn61xx.html#af40504bfee3f5cdc0a82b5459fc2a885">04403</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn61xx.html#af40504bfee3f5cdc0a82b5459fc2a885">reserved_44_44</a>               : 1;
<a name="l04404"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn61xx.html#a83fda024e5c2ca722cd256d724221142">04404</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn61xx.html#a83fda024e5c2ca722cd256d724221142">twsi</a>                         : 1;
<a name="l04405"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn61xx.html#a26e765285b9c81963e163111116fb4c5">04405</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn61xx.html#a26e765285b9c81963e163111116fb4c5">rml</a>                          : 1;
<a name="l04406"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn61xx.html#a4228dc913a5aa4af69036914dd3f6dac">04406</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn61xx.html#a4228dc913a5aa4af69036914dd3f6dac">trace</a>                        : 1;
<a name="l04407"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn61xx.html#a737573d56a5d32efd4b0d1c40c9b089f">04407</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn61xx.html#a737573d56a5d32efd4b0d1c40c9b089f">gmx_drp</a>                      : 2;
<a name="l04408"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn61xx.html#a0e44c9200d2d984082a96ed54b739fc3">04408</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn61xx.html#a0e44c9200d2d984082a96ed54b739fc3">ipd_drp</a>                      : 1;
<a name="l04409"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn61xx.html#a2649e75c658d7668d8d5d29a64ea5298">04409</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn61xx.html#a2649e75c658d7668d8d5d29a64ea5298">reserved_51_51</a>               : 1;
<a name="l04410"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn61xx.html#a2244551b091e72ef2e70e1d8bc992084">04410</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn61xx.html#a2244551b091e72ef2e70e1d8bc992084">timer</a>                        : 4;
<a name="l04411"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn61xx.html#af262340801279b6df05911407d29b5a0">04411</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn61xx.html#af262340801279b6df05911407d29b5a0">usb</a>                          : 1;
<a name="l04412"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn61xx.html#a4cd63d79d55979f5585c420d5e299e4e">04412</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn61xx.html#a4cd63d79d55979f5585c420d5e299e4e">pcm</a>                          : 1;
<a name="l04413"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn61xx.html#a2c20c52e613ffdf186c4e9b9d90acc9a">04413</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn61xx.html#a2c20c52e613ffdf186c4e9b9d90acc9a">mpi</a>                          : 1;
<a name="l04414"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn61xx.html#a0fba21b3dd723ac008f950c0aacbfa8b">04414</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn61xx.html#a0fba21b3dd723ac008f950c0aacbfa8b">twsi2</a>                        : 1;
<a name="l04415"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn61xx.html#af81477e5b80d4aeeb2e9402a392ca2a5">04415</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn61xx.html#af81477e5b80d4aeeb2e9402a392ca2a5">powiq</a>                        : 1;
<a name="l04416"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn61xx.html#a818be4833723c40c3b6037e2f64305cb">04416</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn61xx.html#a818be4833723c40c3b6037e2f64305cb">ipdppthr</a>                     : 1;
<a name="l04417"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn61xx.html#a395f5ef8f0adc96d2328ed82673e6619">04417</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn61xx.html#a395f5ef8f0adc96d2328ed82673e6619">mii</a>                          : 1;
<a name="l04418"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn61xx.html#ab675187771ab7d6d36427f5b7dc5531b">04418</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn61xx.html#ab675187771ab7d6d36427f5b7dc5531b">bootdma</a>                      : 1;
<a name="l04419"></a>04419 <span class="preprocessor">#endif</span>
<a name="l04420"></a>04420 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en0.html#a34be24ea57aa4bcdbfa2e12bd10e1b54">cn61xx</a>;
<a name="l04421"></a><a class="code" href="unioncvmx__ciu__intx__en0.html#a804b32d8985d0732adf9cd394633e676">04421</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn52xx.html">cvmx_ciu_intx_en0_cn52xx</a>       <a class="code" href="unioncvmx__ciu__intx__en0.html#a804b32d8985d0732adf9cd394633e676">cn63xx</a>;
<a name="l04422"></a><a class="code" href="unioncvmx__ciu__intx__en0.html#a261bc402cf48c93a55ebbc7225df68b5">04422</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn52xx.html">cvmx_ciu_intx_en0_cn52xx</a>       <a class="code" href="unioncvmx__ciu__intx__en0.html#a261bc402cf48c93a55ebbc7225df68b5">cn63xxp1</a>;
<a name="l04423"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn66xx.html">04423</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn66xx.html">cvmx_ciu_intx_en0_cn66xx</a> {
<a name="l04424"></a>04424 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04425"></a>04425 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn66xx.html#af3243104dbc0e679586c42919095f410">bootdma</a>                      : 1;  <span class="comment">/**&lt; Boot bus DMA engines Interrupt enable */</span>
<a name="l04426"></a>04426     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn66xx.html#aaff209bc93ca7634d7fd716ce4bedfd4">mii</a>                          : 1;  <span class="comment">/**&lt; RGMII/MII/MIX Interface 0 Interrupt enable */</span>
<a name="l04427"></a>04427     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn66xx.html#a35bcb11d239d5e6105310ae5f741b9fe">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; IPD per-port counter threshold interrupt enable */</span>
<a name="l04428"></a>04428     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn66xx.html#abcd85bd509f53ff9d182bb7b4ff9f010">powiq</a>                        : 1;  <span class="comment">/**&lt; POW IQ interrupt enable */</span>
<a name="l04429"></a>04429     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn66xx.html#a677254b5cd93daf1dedfe38b81c89f6a">twsi2</a>                        : 1;  <span class="comment">/**&lt; 2nd TWSI Interrupt enable */</span>
<a name="l04430"></a>04430     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn66xx.html#a99675ba316a0870a1237638afad0cfa0">mpi</a>                          : 1;  <span class="comment">/**&lt; MPI/SPI interrupt enable */</span>
<a name="l04431"></a>04431     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn66xx.html#a8893f758d2b923ca86eec8ac3d2414a1">reserved_57_57</a>               : 1;
<a name="l04432"></a>04432     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn66xx.html#a4d95f24b9e393cce1276cf1d1405d6a4">usb</a>                          : 1;  <span class="comment">/**&lt; USB EHCI or OHCI Interrupt enable */</span>
<a name="l04433"></a>04433     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn66xx.html#ae791afc9d88584ad72114fba2b841675">timer</a>                        : 4;  <span class="comment">/**&lt; General timer interrupt enables */</span>
<a name="l04434"></a>04434     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn66xx.html#a0034b679ca1b2e9571a3d75bb1d4cc17">reserved_51_51</a>               : 1;
<a name="l04435"></a>04435     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn66xx.html#a490c311902f543cf35f3e4cd1ee6987e">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; IPD QOS packet drop interrupt enable */</span>
<a name="l04436"></a>04436     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn66xx.html#a54bc3c1a681fdb1df21efbc3ceb58df4">gmx_drp</a>                      : 2;  <span class="comment">/**&lt; GMX packet drop interrupt enable */</span>
<a name="l04437"></a>04437     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn66xx.html#a0aa689834bfd6b813d67a2c97a15dbb2">trace</a>                        : 1;  <span class="comment">/**&lt; Trace buffer interrupt enable */</span>
<a name="l04438"></a>04438     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn66xx.html#a96689090f93458a05394569bb10d0c4d">rml</a>                          : 1;  <span class="comment">/**&lt; RML Interrupt enable */</span>
<a name="l04439"></a>04439     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn66xx.html#a39658cf50f6029758b00148089ce4c14">twsi</a>                         : 1;  <span class="comment">/**&lt; TWSI Interrupt enable */</span>
<a name="l04440"></a>04440     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn66xx.html#a117ac6ac61d9110c3d728e9e7f1187b4">reserved_44_44</a>               : 1;
<a name="l04441"></a>04441     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn66xx.html#ada29cb12f710442df9f5453342f2c9ee">pci_msi</a>                      : 4;  <span class="comment">/**&lt; PCIe/sRIO MSI enables */</span>
<a name="l04442"></a>04442     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn66xx.html#a53ff942567eea789b9b646563a48c35b">pci_int</a>                      : 4;  <span class="comment">/**&lt; PCIe INTA/B/C/D enables */</span>
<a name="l04443"></a>04443     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn66xx.html#a7bc6ed8b29bf88694a314eaebefb9e8b">uart</a>                         : 2;  <span class="comment">/**&lt; Two UART interrupt enables */</span>
<a name="l04444"></a>04444     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn66xx.html#ac5052df913b71f437cd79fa308b9fb4c">mbox</a>                         : 2;  <span class="comment">/**&lt; Two mailbox/PCIe/sRIO interrupt enables */</span>
<a name="l04445"></a>04445     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn66xx.html#a33d2e49f514f5b07b9ed1d2032bbabc7">gpio</a>                         : 16; <span class="comment">/**&lt; 16 GPIO interrupt enables */</span>
<a name="l04446"></a>04446     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn66xx.html#a7e7e376aa016bed683eaef71bf6ae33a">workq</a>                        : 16; <span class="comment">/**&lt; 16 work queue interrupt enables */</span>
<a name="l04447"></a>04447 <span class="preprocessor">#else</span>
<a name="l04448"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn66xx.html#a7e7e376aa016bed683eaef71bf6ae33a">04448</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn66xx.html#a7e7e376aa016bed683eaef71bf6ae33a">workq</a>                        : 16;
<a name="l04449"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn66xx.html#a33d2e49f514f5b07b9ed1d2032bbabc7">04449</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn66xx.html#a33d2e49f514f5b07b9ed1d2032bbabc7">gpio</a>                         : 16;
<a name="l04450"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn66xx.html#ac5052df913b71f437cd79fa308b9fb4c">04450</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn66xx.html#ac5052df913b71f437cd79fa308b9fb4c">mbox</a>                         : 2;
<a name="l04451"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn66xx.html#a7bc6ed8b29bf88694a314eaebefb9e8b">04451</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn66xx.html#a7bc6ed8b29bf88694a314eaebefb9e8b">uart</a>                         : 2;
<a name="l04452"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn66xx.html#a53ff942567eea789b9b646563a48c35b">04452</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn66xx.html#a53ff942567eea789b9b646563a48c35b">pci_int</a>                      : 4;
<a name="l04453"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn66xx.html#ada29cb12f710442df9f5453342f2c9ee">04453</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn66xx.html#ada29cb12f710442df9f5453342f2c9ee">pci_msi</a>                      : 4;
<a name="l04454"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn66xx.html#a117ac6ac61d9110c3d728e9e7f1187b4">04454</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn66xx.html#a117ac6ac61d9110c3d728e9e7f1187b4">reserved_44_44</a>               : 1;
<a name="l04455"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn66xx.html#a39658cf50f6029758b00148089ce4c14">04455</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn66xx.html#a39658cf50f6029758b00148089ce4c14">twsi</a>                         : 1;
<a name="l04456"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn66xx.html#a96689090f93458a05394569bb10d0c4d">04456</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn66xx.html#a96689090f93458a05394569bb10d0c4d">rml</a>                          : 1;
<a name="l04457"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn66xx.html#a0aa689834bfd6b813d67a2c97a15dbb2">04457</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn66xx.html#a0aa689834bfd6b813d67a2c97a15dbb2">trace</a>                        : 1;
<a name="l04458"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn66xx.html#a54bc3c1a681fdb1df21efbc3ceb58df4">04458</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn66xx.html#a54bc3c1a681fdb1df21efbc3ceb58df4">gmx_drp</a>                      : 2;
<a name="l04459"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn66xx.html#a490c311902f543cf35f3e4cd1ee6987e">04459</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn66xx.html#a490c311902f543cf35f3e4cd1ee6987e">ipd_drp</a>                      : 1;
<a name="l04460"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn66xx.html#a0034b679ca1b2e9571a3d75bb1d4cc17">04460</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn66xx.html#a0034b679ca1b2e9571a3d75bb1d4cc17">reserved_51_51</a>               : 1;
<a name="l04461"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn66xx.html#ae791afc9d88584ad72114fba2b841675">04461</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn66xx.html#ae791afc9d88584ad72114fba2b841675">timer</a>                        : 4;
<a name="l04462"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn66xx.html#a4d95f24b9e393cce1276cf1d1405d6a4">04462</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn66xx.html#a4d95f24b9e393cce1276cf1d1405d6a4">usb</a>                          : 1;
<a name="l04463"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn66xx.html#a8893f758d2b923ca86eec8ac3d2414a1">04463</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn66xx.html#a8893f758d2b923ca86eec8ac3d2414a1">reserved_57_57</a>               : 1;
<a name="l04464"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn66xx.html#a99675ba316a0870a1237638afad0cfa0">04464</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn66xx.html#a99675ba316a0870a1237638afad0cfa0">mpi</a>                          : 1;
<a name="l04465"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn66xx.html#a677254b5cd93daf1dedfe38b81c89f6a">04465</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn66xx.html#a677254b5cd93daf1dedfe38b81c89f6a">twsi2</a>                        : 1;
<a name="l04466"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn66xx.html#abcd85bd509f53ff9d182bb7b4ff9f010">04466</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn66xx.html#abcd85bd509f53ff9d182bb7b4ff9f010">powiq</a>                        : 1;
<a name="l04467"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn66xx.html#a35bcb11d239d5e6105310ae5f741b9fe">04467</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn66xx.html#a35bcb11d239d5e6105310ae5f741b9fe">ipdppthr</a>                     : 1;
<a name="l04468"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn66xx.html#aaff209bc93ca7634d7fd716ce4bedfd4">04468</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn66xx.html#aaff209bc93ca7634d7fd716ce4bedfd4">mii</a>                          : 1;
<a name="l04469"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn66xx.html#af3243104dbc0e679586c42919095f410">04469</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn66xx.html#af3243104dbc0e679586c42919095f410">bootdma</a>                      : 1;
<a name="l04470"></a>04470 <span class="preprocessor">#endif</span>
<a name="l04471"></a>04471 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en0.html#a71544364347394028d9b70817f79f609">cn66xx</a>;
<a name="l04472"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn70xx.html">04472</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn70xx.html">cvmx_ciu_intx_en0_cn70xx</a> {
<a name="l04473"></a>04473 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04474"></a>04474 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn70xx.html#aa862070cf132f99dfa777d9b64528172">bootdma</a>                      : 1;  <span class="comment">/**&lt; Boot bus DMA engines Interrupt enable */</span>
<a name="l04475"></a>04475     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn70xx.html#aedbdb3486f9de00b04aaeb8015165179">reserved_62_62</a>               : 1;
<a name="l04476"></a>04476     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn70xx.html#a78bd98e42514e54c0ee5ced2f21e9773">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; IPD per-port counter threshold interrupt enable */</span>
<a name="l04477"></a>04477     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn70xx.html#a61c7ade5e36f27e31ae1cfec8cfbb57a">powiq</a>                        : 1;  <span class="comment">/**&lt; POW IQ interrupt enable */</span>
<a name="l04478"></a>04478     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn70xx.html#aa59abf8168818930af43e53e770fe915">twsi2</a>                        : 1;  <span class="comment">/**&lt; 2nd TWSI Interrupt enable */</span>
<a name="l04479"></a>04479     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn70xx.html#ad5b753aafc8f2671cf09647844cd7bba">mpi</a>                          : 1;  <span class="comment">/**&lt; MPI/SPI interrupt enable */</span>
<a name="l04480"></a>04480     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn70xx.html#a0cbc7ad4c4ffef2e507989f14719ea0c">pcm</a>                          : 1;  <span class="comment">/**&lt; PCM/TDM interrupt enable */</span>
<a name="l04481"></a>04481     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn70xx.html#aeb5c8fa0bc63dcdc0e9b18b4b4f7fc55">reserved_56_56</a>               : 1;
<a name="l04482"></a>04482     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn70xx.html#a662ada3d0826c7751c2e2aac49283080">timer</a>                        : 4;  <span class="comment">/**&lt; General timer interrupt enables */</span>
<a name="l04483"></a>04483     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn70xx.html#a798ec4e1385bb6a5460706a01776ef9e">reserved_51_51</a>               : 1;
<a name="l04484"></a>04484     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn70xx.html#a7ded1f0412ffd608ea4ef3ec3e6d70d2">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; IPD QOS packet drop interrupt enable */</span>
<a name="l04485"></a>04485     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn70xx.html#ad20eca0b1e198facbe4df0648cd70b6f">gmx_drp</a>                      : 2;  <span class="comment">/**&lt; GMX packet drop interrupt enable */</span>
<a name="l04486"></a>04486     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn70xx.html#a1b0ade7763a48a8fc70f38c911769112">reserved_46_47</a>               : 2;
<a name="l04487"></a>04487     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn70xx.html#ab430f9d73504fc1e73ab5762ef7bdd0b">twsi</a>                         : 1;  <span class="comment">/**&lt; TWSI Interrupt enable */</span>
<a name="l04488"></a>04488     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn70xx.html#a0f6a84ce263040718d4a1a2f2a91e093">reserved_44_44</a>               : 1;
<a name="l04489"></a>04489     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn70xx.html#a2933b09237c6aa5b92e01c54345c22f1">pci_msi</a>                      : 4;  <span class="comment">/**&lt; PCIe MSI enables */</span>
<a name="l04490"></a>04490     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn70xx.html#aaaee77d9b15a3cd2ee17826982dfaf5a">pci_int</a>                      : 4;  <span class="comment">/**&lt; PCIe INTA/B/C/D enables */</span>
<a name="l04491"></a>04491     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn70xx.html#a91fea771ce80ca1e5ba4be05d756bd5a">uart</a>                         : 2;  <span class="comment">/**&lt; Two UART interrupt enables */</span>
<a name="l04492"></a>04492     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn70xx.html#adb5ede885b913348a466a819437d6f9e">mbox</a>                         : 2;  <span class="comment">/**&lt; Two mailbox/PCIe interrupt enables */</span>
<a name="l04493"></a>04493     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn70xx.html#aed84f0970f02efa75725706444b9ecbc">gpio</a>                         : 16; <span class="comment">/**&lt; 16 GPIO interrupt enables */</span>
<a name="l04494"></a>04494     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn70xx.html#a7d36c36f1bdaadbaf869ad523b421cfe">workq</a>                        : 16; <span class="comment">/**&lt; 16 work queue interrupt enables */</span>
<a name="l04495"></a>04495 <span class="preprocessor">#else</span>
<a name="l04496"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn70xx.html#a7d36c36f1bdaadbaf869ad523b421cfe">04496</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn70xx.html#a7d36c36f1bdaadbaf869ad523b421cfe">workq</a>                        : 16;
<a name="l04497"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn70xx.html#aed84f0970f02efa75725706444b9ecbc">04497</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn70xx.html#aed84f0970f02efa75725706444b9ecbc">gpio</a>                         : 16;
<a name="l04498"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn70xx.html#adb5ede885b913348a466a819437d6f9e">04498</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn70xx.html#adb5ede885b913348a466a819437d6f9e">mbox</a>                         : 2;
<a name="l04499"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn70xx.html#a91fea771ce80ca1e5ba4be05d756bd5a">04499</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn70xx.html#a91fea771ce80ca1e5ba4be05d756bd5a">uart</a>                         : 2;
<a name="l04500"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn70xx.html#aaaee77d9b15a3cd2ee17826982dfaf5a">04500</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn70xx.html#aaaee77d9b15a3cd2ee17826982dfaf5a">pci_int</a>                      : 4;
<a name="l04501"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn70xx.html#a2933b09237c6aa5b92e01c54345c22f1">04501</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn70xx.html#a2933b09237c6aa5b92e01c54345c22f1">pci_msi</a>                      : 4;
<a name="l04502"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn70xx.html#a0f6a84ce263040718d4a1a2f2a91e093">04502</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn70xx.html#a0f6a84ce263040718d4a1a2f2a91e093">reserved_44_44</a>               : 1;
<a name="l04503"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn70xx.html#ab430f9d73504fc1e73ab5762ef7bdd0b">04503</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn70xx.html#ab430f9d73504fc1e73ab5762ef7bdd0b">twsi</a>                         : 1;
<a name="l04504"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn70xx.html#a1b0ade7763a48a8fc70f38c911769112">04504</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn70xx.html#a1b0ade7763a48a8fc70f38c911769112">reserved_46_47</a>               : 2;
<a name="l04505"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn70xx.html#ad20eca0b1e198facbe4df0648cd70b6f">04505</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn70xx.html#ad20eca0b1e198facbe4df0648cd70b6f">gmx_drp</a>                      : 2;
<a name="l04506"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn70xx.html#a7ded1f0412ffd608ea4ef3ec3e6d70d2">04506</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn70xx.html#a7ded1f0412ffd608ea4ef3ec3e6d70d2">ipd_drp</a>                      : 1;
<a name="l04507"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn70xx.html#a798ec4e1385bb6a5460706a01776ef9e">04507</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn70xx.html#a798ec4e1385bb6a5460706a01776ef9e">reserved_51_51</a>               : 1;
<a name="l04508"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn70xx.html#a662ada3d0826c7751c2e2aac49283080">04508</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn70xx.html#a662ada3d0826c7751c2e2aac49283080">timer</a>                        : 4;
<a name="l04509"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn70xx.html#aeb5c8fa0bc63dcdc0e9b18b4b4f7fc55">04509</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn70xx.html#aeb5c8fa0bc63dcdc0e9b18b4b4f7fc55">reserved_56_56</a>               : 1;
<a name="l04510"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn70xx.html#a0cbc7ad4c4ffef2e507989f14719ea0c">04510</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn70xx.html#a0cbc7ad4c4ffef2e507989f14719ea0c">pcm</a>                          : 1;
<a name="l04511"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn70xx.html#ad5b753aafc8f2671cf09647844cd7bba">04511</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn70xx.html#ad5b753aafc8f2671cf09647844cd7bba">mpi</a>                          : 1;
<a name="l04512"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn70xx.html#aa59abf8168818930af43e53e770fe915">04512</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn70xx.html#aa59abf8168818930af43e53e770fe915">twsi2</a>                        : 1;
<a name="l04513"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn70xx.html#a61c7ade5e36f27e31ae1cfec8cfbb57a">04513</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn70xx.html#a61c7ade5e36f27e31ae1cfec8cfbb57a">powiq</a>                        : 1;
<a name="l04514"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn70xx.html#a78bd98e42514e54c0ee5ced2f21e9773">04514</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn70xx.html#a78bd98e42514e54c0ee5ced2f21e9773">ipdppthr</a>                     : 1;
<a name="l04515"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn70xx.html#aedbdb3486f9de00b04aaeb8015165179">04515</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn70xx.html#aedbdb3486f9de00b04aaeb8015165179">reserved_62_62</a>               : 1;
<a name="l04516"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn70xx.html#aa862070cf132f99dfa777d9b64528172">04516</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn70xx.html#aa862070cf132f99dfa777d9b64528172">bootdma</a>                      : 1;
<a name="l04517"></a>04517 <span class="preprocessor">#endif</span>
<a name="l04518"></a>04518 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en0.html#a0db7e744c5dd8d63069ec38af20f4bf1">cn70xx</a>;
<a name="l04519"></a><a class="code" href="unioncvmx__ciu__intx__en0.html#a791198526ad22110249872229e7d5cc7">04519</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cn70xx.html">cvmx_ciu_intx_en0_cn70xx</a>       <a class="code" href="unioncvmx__ciu__intx__en0.html#a791198526ad22110249872229e7d5cc7">cn70xxp1</a>;
<a name="l04520"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cnf71xx.html">04520</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cnf71xx.html">cvmx_ciu_intx_en0_cnf71xx</a> {
<a name="l04521"></a>04521 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04522"></a>04522 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cnf71xx.html#a0b098e723b7acfb852d2d4cffc5b8307">bootdma</a>                      : 1;  <span class="comment">/**&lt; Boot bus DMA engines Interrupt enable */</span>
<a name="l04523"></a>04523     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cnf71xx.html#a8157f2377d942b4212eef016e3e85fe5">reserved_62_62</a>               : 1;
<a name="l04524"></a>04524     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cnf71xx.html#a2762f36a4b71dee4f4f36d3d68fa0785">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; IPD per-port counter threshold interrupt enable */</span>
<a name="l04525"></a>04525     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cnf71xx.html#a88b37b4700cbb4791e0a5a6a44e0270a">powiq</a>                        : 1;  <span class="comment">/**&lt; POW IQ interrupt enable */</span>
<a name="l04526"></a>04526     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cnf71xx.html#ada0197e8dd6ddb3510afa74d7cec95e4">twsi2</a>                        : 1;  <span class="comment">/**&lt; 2nd TWSI Interrupt enable */</span>
<a name="l04527"></a>04527     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cnf71xx.html#a33784254d6ed8e9668b8b8c25634dafe">mpi</a>                          : 1;  <span class="comment">/**&lt; MPI/SPI interrupt enable */</span>
<a name="l04528"></a>04528     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cnf71xx.html#a0ee4d4e11d493f18768c917bfea0d8b8">pcm</a>                          : 1;  <span class="comment">/**&lt; PCM/TDM interrupt enable */</span>
<a name="l04529"></a>04529     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cnf71xx.html#a357bc2572c4166a3a530a2d9307aa374">usb</a>                          : 1;  <span class="comment">/**&lt; USB EHCI or OHCI Interrupt enable */</span>
<a name="l04530"></a>04530     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cnf71xx.html#a8c4df337ede2ff3e71c1156aaf4ad8f7">timer</a>                        : 4;  <span class="comment">/**&lt; General timer interrupt enables */</span>
<a name="l04531"></a>04531     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cnf71xx.html#a3395e31eca1181a17935a53e14fce7e8">reserved_51_51</a>               : 1;
<a name="l04532"></a>04532     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cnf71xx.html#a399047fae2c1a3c505f0b71cb260dc16">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; IPD QOS packet drop interrupt enable */</span>
<a name="l04533"></a>04533     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cnf71xx.html#a4bd0187f91439ff7098f9ca21a876032">reserved_49_49</a>               : 1;
<a name="l04534"></a>04534     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cnf71xx.html#a636851bb3fc02973bbc7dfdfb482bd9f">gmx_drp</a>                      : 1;  <span class="comment">/**&lt; GMX packet drop interrupt enable */</span>
<a name="l04535"></a>04535     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cnf71xx.html#a6c99209bb8c9229350bc7c8b93fcc3c0">trace</a>                        : 1;  <span class="comment">/**&lt; Trace buffer interrupt enable */</span>
<a name="l04536"></a>04536     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cnf71xx.html#a520acb02dbcd1208c5882350b53f85af">rml</a>                          : 1;  <span class="comment">/**&lt; RML Interrupt enable */</span>
<a name="l04537"></a>04537     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cnf71xx.html#a6b028ee09ba8b15c765f1324c96a7a04">twsi</a>                         : 1;  <span class="comment">/**&lt; TWSI Interrupt enable */</span>
<a name="l04538"></a>04538     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cnf71xx.html#a5438e39c3fe3e1a619f12c08c5fdaddb">reserved_44_44</a>               : 1;
<a name="l04539"></a>04539     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cnf71xx.html#afb1c5fb27cd7e6ed1a4f9922158ee6c0">pci_msi</a>                      : 4;  <span class="comment">/**&lt; PCIe MSI enables */</span>
<a name="l04540"></a>04540     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cnf71xx.html#ae77f2cf926ca6120f6428a32d039e027">pci_int</a>                      : 4;  <span class="comment">/**&lt; PCIe INTA/B/C/D enables */</span>
<a name="l04541"></a>04541     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cnf71xx.html#a2021af10fbd0e7a00d2c733bc9c0b36a">uart</a>                         : 2;  <span class="comment">/**&lt; Two UART interrupt enables */</span>
<a name="l04542"></a>04542     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cnf71xx.html#af341694dcfc0d61989dc8a2f52fbf904">mbox</a>                         : 2;  <span class="comment">/**&lt; Two mailbox/PCIe interrupt enables */</span>
<a name="l04543"></a>04543     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cnf71xx.html#a4ea05a4c3e08b8853897f236a6fabd23">gpio</a>                         : 16; <span class="comment">/**&lt; 16 GPIO interrupt enables */</span>
<a name="l04544"></a>04544     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cnf71xx.html#a0ae9d1b286103231ace2220d97f07b73">workq</a>                        : 16; <span class="comment">/**&lt; 16 work queue interrupt enables */</span>
<a name="l04545"></a>04545 <span class="preprocessor">#else</span>
<a name="l04546"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cnf71xx.html#a0ae9d1b286103231ace2220d97f07b73">04546</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cnf71xx.html#a0ae9d1b286103231ace2220d97f07b73">workq</a>                        : 16;
<a name="l04547"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cnf71xx.html#a4ea05a4c3e08b8853897f236a6fabd23">04547</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cnf71xx.html#a4ea05a4c3e08b8853897f236a6fabd23">gpio</a>                         : 16;
<a name="l04548"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cnf71xx.html#af341694dcfc0d61989dc8a2f52fbf904">04548</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cnf71xx.html#af341694dcfc0d61989dc8a2f52fbf904">mbox</a>                         : 2;
<a name="l04549"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cnf71xx.html#a2021af10fbd0e7a00d2c733bc9c0b36a">04549</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cnf71xx.html#a2021af10fbd0e7a00d2c733bc9c0b36a">uart</a>                         : 2;
<a name="l04550"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cnf71xx.html#ae77f2cf926ca6120f6428a32d039e027">04550</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cnf71xx.html#ae77f2cf926ca6120f6428a32d039e027">pci_int</a>                      : 4;
<a name="l04551"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cnf71xx.html#afb1c5fb27cd7e6ed1a4f9922158ee6c0">04551</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cnf71xx.html#afb1c5fb27cd7e6ed1a4f9922158ee6c0">pci_msi</a>                      : 4;
<a name="l04552"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cnf71xx.html#a5438e39c3fe3e1a619f12c08c5fdaddb">04552</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cnf71xx.html#a5438e39c3fe3e1a619f12c08c5fdaddb">reserved_44_44</a>               : 1;
<a name="l04553"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cnf71xx.html#a6b028ee09ba8b15c765f1324c96a7a04">04553</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cnf71xx.html#a6b028ee09ba8b15c765f1324c96a7a04">twsi</a>                         : 1;
<a name="l04554"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cnf71xx.html#a520acb02dbcd1208c5882350b53f85af">04554</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cnf71xx.html#a520acb02dbcd1208c5882350b53f85af">rml</a>                          : 1;
<a name="l04555"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cnf71xx.html#a6c99209bb8c9229350bc7c8b93fcc3c0">04555</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cnf71xx.html#a6c99209bb8c9229350bc7c8b93fcc3c0">trace</a>                        : 1;
<a name="l04556"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cnf71xx.html#a636851bb3fc02973bbc7dfdfb482bd9f">04556</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cnf71xx.html#a636851bb3fc02973bbc7dfdfb482bd9f">gmx_drp</a>                      : 1;
<a name="l04557"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cnf71xx.html#a4bd0187f91439ff7098f9ca21a876032">04557</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cnf71xx.html#a4bd0187f91439ff7098f9ca21a876032">reserved_49_49</a>               : 1;
<a name="l04558"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cnf71xx.html#a399047fae2c1a3c505f0b71cb260dc16">04558</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cnf71xx.html#a399047fae2c1a3c505f0b71cb260dc16">ipd_drp</a>                      : 1;
<a name="l04559"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cnf71xx.html#a3395e31eca1181a17935a53e14fce7e8">04559</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cnf71xx.html#a3395e31eca1181a17935a53e14fce7e8">reserved_51_51</a>               : 1;
<a name="l04560"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cnf71xx.html#a8c4df337ede2ff3e71c1156aaf4ad8f7">04560</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cnf71xx.html#a8c4df337ede2ff3e71c1156aaf4ad8f7">timer</a>                        : 4;
<a name="l04561"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cnf71xx.html#a357bc2572c4166a3a530a2d9307aa374">04561</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cnf71xx.html#a357bc2572c4166a3a530a2d9307aa374">usb</a>                          : 1;
<a name="l04562"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cnf71xx.html#a0ee4d4e11d493f18768c917bfea0d8b8">04562</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cnf71xx.html#a0ee4d4e11d493f18768c917bfea0d8b8">pcm</a>                          : 1;
<a name="l04563"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cnf71xx.html#a33784254d6ed8e9668b8b8c25634dafe">04563</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cnf71xx.html#a33784254d6ed8e9668b8b8c25634dafe">mpi</a>                          : 1;
<a name="l04564"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cnf71xx.html#ada0197e8dd6ddb3510afa74d7cec95e4">04564</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cnf71xx.html#ada0197e8dd6ddb3510afa74d7cec95e4">twsi2</a>                        : 1;
<a name="l04565"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cnf71xx.html#a88b37b4700cbb4791e0a5a6a44e0270a">04565</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cnf71xx.html#a88b37b4700cbb4791e0a5a6a44e0270a">powiq</a>                        : 1;
<a name="l04566"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cnf71xx.html#a2762f36a4b71dee4f4f36d3d68fa0785">04566</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cnf71xx.html#a2762f36a4b71dee4f4f36d3d68fa0785">ipdppthr</a>                     : 1;
<a name="l04567"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cnf71xx.html#a8157f2377d942b4212eef016e3e85fe5">04567</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cnf71xx.html#a8157f2377d942b4212eef016e3e85fe5">reserved_62_62</a>               : 1;
<a name="l04568"></a><a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cnf71xx.html#a0b098e723b7acfb852d2d4cffc5b8307">04568</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0_1_1cvmx__ciu__intx__en0__cnf71xx.html#a0b098e723b7acfb852d2d4cffc5b8307">bootdma</a>                      : 1;
<a name="l04569"></a>04569 <span class="preprocessor">#endif</span>
<a name="l04570"></a>04570 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en0.html#af213ca48855554254b66ec8365039e0d">cnf71xx</a>;
<a name="l04571"></a>04571 };
<a name="l04572"></a><a class="code" href="cvmx-ciu-defs_8h.html#ace0a365656296d6c8b274eaf54d16dcd">04572</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__intx__en0.html" title="cvmx_ciu_int::_en0">cvmx_ciu_intx_en0</a> <a class="code" href="unioncvmx__ciu__intx__en0.html" title="cvmx_ciu_int::_en0">cvmx_ciu_intx_en0_t</a>;
<a name="l04573"></a>04573 <span class="comment"></span>
<a name="l04574"></a>04574 <span class="comment">/**</span>
<a name="l04575"></a>04575 <span class="comment"> * cvmx_ciu_int#_en0_w1c</span>
<a name="l04576"></a>04576 <span class="comment"> *</span>
<a name="l04577"></a>04577 <span class="comment"> * Write-1-to-clear version of the CIU_INTx_EN0 register, read back corresponding CIU_INTx_EN0</span>
<a name="l04578"></a>04578 <span class="comment"> * value.</span>
<a name="l04579"></a>04579 <span class="comment"> * CIU_INT33_EN0_W1C is reserved.</span>
<a name="l04580"></a>04580 <span class="comment"> */</span>
<a name="l04581"></a><a class="code" href="unioncvmx__ciu__intx__en0__w1c.html">04581</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__intx__en0__w1c.html" title="cvmx_ciu_int::_en0_w1c">cvmx_ciu_intx_en0_w1c</a> {
<a name="l04582"></a><a class="code" href="unioncvmx__ciu__intx__en0__w1c.html#a699851068173a59c6ffb2a31d8547550">04582</a>     uint64_t <a class="code" href="unioncvmx__ciu__intx__en0__w1c.html#a699851068173a59c6ffb2a31d8547550">u64</a>;
<a name="l04583"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__s.html">04583</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__s.html">cvmx_ciu_intx_en0_w1c_s</a> {
<a name="l04584"></a>04584 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04585"></a>04585 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__s.html#ada7bbef3ae64374f1962f6ee556aa6f6">bootdma</a>                      : 1;  <span class="comment">/**&lt; Write 1 to clear Boot bus DMA engines Interrupt</span>
<a name="l04586"></a>04586 <span class="comment">                                                         enable */</span>
<a name="l04587"></a>04587     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__s.html#a52f67ced04da7ba6c7ce79fed910faa3">mii</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clr RGMII/MII/MIX Interface 0 Interrupt</span>
<a name="l04588"></a>04588 <span class="comment">                                                         enable */</span>
<a name="l04589"></a>04589     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__s.html#ab22579844f7c9a1f0d2f9cef60316dce">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; Write 1 to clear IPD per-port counter threshold</span>
<a name="l04590"></a>04590 <span class="comment">                                                         interrupt enable */</span>
<a name="l04591"></a>04591     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__s.html#a7080fb958ecb93c9ba044ef27f6ed444">powiq</a>                        : 1;  <span class="comment">/**&lt; Write 1 to clear POW IQ interrupt enable */</span>
<a name="l04592"></a>04592     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__s.html#aba5a9b724a87290ce8180ed868006296">twsi2</a>                        : 1;  <span class="comment">/**&lt; Write 1 to clear 2nd TWSI Interrupt enable */</span>
<a name="l04593"></a>04593     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__s.html#abf5e03499064490fd2e17e35c4853d31">mpi</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear MPI/SPI interrupt enable */</span>
<a name="l04594"></a>04594     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__s.html#a9e34867dc7bbe3843cd8bd1e9c097cf5">pcm</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear PCM/TDM interrupt enable */</span>
<a name="l04595"></a>04595     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__s.html#a3a04d4431648831c1a72cb863fe67c7f">usb</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear USB EHCI or OHCI Interrupt enable */</span>
<a name="l04596"></a>04596     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__s.html#a84b54fad875605908e11ca574887e22a">timer</a>                        : 4;  <span class="comment">/**&lt; Write 1 to clear General timer interrupt enables */</span>
<a name="l04597"></a>04597     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__s.html#a7cf7aea2431a93299af942513bb8eeaa">key_zero</a>                     : 1;  <span class="comment">/**&lt; Key Zeroization interrupt */</span>
<a name="l04598"></a>04598     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__s.html#a03eb51840dcea0ac8728ad180e72ba2e">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; Write 1 to clear IPD QOS packet drop interrupt</span>
<a name="l04599"></a>04599 <span class="comment">                                                         enable */</span>
<a name="l04600"></a>04600     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__s.html#a221a98485476e7c2178c5ef80b2fee20">gmx_drp</a>                      : 2;  <span class="comment">/**&lt; Write 1 to clear GMX packet drop interrupt enable */</span>
<a name="l04601"></a>04601     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__s.html#abb2ce9bd5194c5c9b5334671cbe0d562">trace</a>                        : 1;  <span class="comment">/**&lt; Write 1 to clear Trace buffer interrupt enable */</span>
<a name="l04602"></a>04602     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__s.html#a2056f143fcbdef2cc65f541860e3a5b5">rml</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear RML Interrupt enable */</span>
<a name="l04603"></a>04603     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__s.html#a823500db3fe5320f9f7ef80cff76c4c4">twsi</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear TWSI Interrupt enable */</span>
<a name="l04604"></a>04604     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__s.html#ac77876dfa2b0702afb00ed4bec083f90">reserved_44_44</a>               : 1;
<a name="l04605"></a>04605     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__s.html#a21ee1c95c8393d70ac85317c53ae3909">pci_msi</a>                      : 4;  <span class="comment">/**&lt; Write 1s to clear PCIe MSI enables */</span>
<a name="l04606"></a>04606     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__s.html#aa853a761dcd7ab8b0ad38414203f265f">pci_int</a>                      : 4;  <span class="comment">/**&lt; Write 1s to clear PCIe INTA/B/C/D enables */</span>
<a name="l04607"></a>04607     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__s.html#aabee0b72be5278a711ed41a7a322c753">uart</a>                         : 2;  <span class="comment">/**&lt; Write 1s to clear UART interrupt enables */</span>
<a name="l04608"></a>04608     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__s.html#a7beb01a7f0e3d7a110dcdb7a02f4178f">mbox</a>                         : 2;  <span class="comment">/**&lt; Write 1s to clear mailbox/PCIe interrupt</span>
<a name="l04609"></a>04609 <span class="comment">                                                         enables */</span>
<a name="l04610"></a>04610     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__s.html#a33866cfee25c9d8d31c600d227df9dd4">gpio</a>                         : 16; <span class="comment">/**&lt; Write 1s to clear GPIO interrupt enables */</span>
<a name="l04611"></a>04611     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__s.html#a3fdf5ff1f757f9a4dd158e58ebe10d04">workq</a>                        : 16; <span class="comment">/**&lt; Write 1s to clear work queue interrupt enables */</span>
<a name="l04612"></a>04612 <span class="preprocessor">#else</span>
<a name="l04613"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__s.html#a3fdf5ff1f757f9a4dd158e58ebe10d04">04613</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__s.html#a3fdf5ff1f757f9a4dd158e58ebe10d04">workq</a>                        : 16;
<a name="l04614"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__s.html#a33866cfee25c9d8d31c600d227df9dd4">04614</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__s.html#a33866cfee25c9d8d31c600d227df9dd4">gpio</a>                         : 16;
<a name="l04615"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__s.html#a7beb01a7f0e3d7a110dcdb7a02f4178f">04615</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__s.html#a7beb01a7f0e3d7a110dcdb7a02f4178f">mbox</a>                         : 2;
<a name="l04616"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__s.html#aabee0b72be5278a711ed41a7a322c753">04616</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__s.html#aabee0b72be5278a711ed41a7a322c753">uart</a>                         : 2;
<a name="l04617"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__s.html#aa853a761dcd7ab8b0ad38414203f265f">04617</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__s.html#aa853a761dcd7ab8b0ad38414203f265f">pci_int</a>                      : 4;
<a name="l04618"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__s.html#a21ee1c95c8393d70ac85317c53ae3909">04618</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__s.html#a21ee1c95c8393d70ac85317c53ae3909">pci_msi</a>                      : 4;
<a name="l04619"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__s.html#ac77876dfa2b0702afb00ed4bec083f90">04619</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__s.html#ac77876dfa2b0702afb00ed4bec083f90">reserved_44_44</a>               : 1;
<a name="l04620"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__s.html#a823500db3fe5320f9f7ef80cff76c4c4">04620</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__s.html#a823500db3fe5320f9f7ef80cff76c4c4">twsi</a>                         : 1;
<a name="l04621"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__s.html#a2056f143fcbdef2cc65f541860e3a5b5">04621</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__s.html#a2056f143fcbdef2cc65f541860e3a5b5">rml</a>                          : 1;
<a name="l04622"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__s.html#abb2ce9bd5194c5c9b5334671cbe0d562">04622</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__s.html#abb2ce9bd5194c5c9b5334671cbe0d562">trace</a>                        : 1;
<a name="l04623"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__s.html#a221a98485476e7c2178c5ef80b2fee20">04623</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__s.html#a221a98485476e7c2178c5ef80b2fee20">gmx_drp</a>                      : 2;
<a name="l04624"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__s.html#a03eb51840dcea0ac8728ad180e72ba2e">04624</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__s.html#a03eb51840dcea0ac8728ad180e72ba2e">ipd_drp</a>                      : 1;
<a name="l04625"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__s.html#a7cf7aea2431a93299af942513bb8eeaa">04625</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__s.html#a7cf7aea2431a93299af942513bb8eeaa">key_zero</a>                     : 1;
<a name="l04626"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__s.html#a84b54fad875605908e11ca574887e22a">04626</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__s.html#a84b54fad875605908e11ca574887e22a">timer</a>                        : 4;
<a name="l04627"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__s.html#a3a04d4431648831c1a72cb863fe67c7f">04627</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__s.html#a3a04d4431648831c1a72cb863fe67c7f">usb</a>                          : 1;
<a name="l04628"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__s.html#a9e34867dc7bbe3843cd8bd1e9c097cf5">04628</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__s.html#a9e34867dc7bbe3843cd8bd1e9c097cf5">pcm</a>                          : 1;
<a name="l04629"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__s.html#abf5e03499064490fd2e17e35c4853d31">04629</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__s.html#abf5e03499064490fd2e17e35c4853d31">mpi</a>                          : 1;
<a name="l04630"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__s.html#aba5a9b724a87290ce8180ed868006296">04630</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__s.html#aba5a9b724a87290ce8180ed868006296">twsi2</a>                        : 1;
<a name="l04631"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__s.html#a7080fb958ecb93c9ba044ef27f6ed444">04631</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__s.html#a7080fb958ecb93c9ba044ef27f6ed444">powiq</a>                        : 1;
<a name="l04632"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__s.html#ab22579844f7c9a1f0d2f9cef60316dce">04632</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__s.html#ab22579844f7c9a1f0d2f9cef60316dce">ipdppthr</a>                     : 1;
<a name="l04633"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__s.html#a52f67ced04da7ba6c7ce79fed910faa3">04633</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__s.html#a52f67ced04da7ba6c7ce79fed910faa3">mii</a>                          : 1;
<a name="l04634"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__s.html#ada7bbef3ae64374f1962f6ee556aa6f6">04634</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__s.html#ada7bbef3ae64374f1962f6ee556aa6f6">bootdma</a>                      : 1;
<a name="l04635"></a>04635 <span class="preprocessor">#endif</span>
<a name="l04636"></a>04636 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en0__w1c.html#aa89ea79048925987bc2d1f0e99ec5b38">s</a>;
<a name="l04637"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn52xx.html">04637</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn52xx.html">cvmx_ciu_intx_en0_w1c_cn52xx</a> {
<a name="l04638"></a>04638 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04639"></a>04639 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn52xx.html#a74c1c7277710cfa96db7188752539a5a">bootdma</a>                      : 1;  <span class="comment">/**&lt; Boot bus DMA engines Interrupt */</span>
<a name="l04640"></a>04640     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn52xx.html#ab07702dac9d1e5f83f6f11dcbe6d191c">mii</a>                          : 1;  <span class="comment">/**&lt; MII Interface Interrupt */</span>
<a name="l04641"></a>04641     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn52xx.html#a467a0d8ac1fd9b1341ed0c75ede97aef">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; IPD per-port counter threshold interrupt */</span>
<a name="l04642"></a>04642     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn52xx.html#ad072274aecf49586bc29d8f5787d3905">powiq</a>                        : 1;  <span class="comment">/**&lt; POW IQ interrupt */</span>
<a name="l04643"></a>04643     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn52xx.html#a839cd4562dab2a017d07aa95951d7d43">twsi2</a>                        : 1;  <span class="comment">/**&lt; 2nd TWSI Interrupt */</span>
<a name="l04644"></a>04644     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn52xx.html#a887ea36eafc9ee2ed3bf6e704eede665">reserved_57_58</a>               : 2;
<a name="l04645"></a>04645     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn52xx.html#aa468b5b6c9ddbbfda7fdf3326544cef7">usb</a>                          : 1;  <span class="comment">/**&lt; USB Interrupt */</span>
<a name="l04646"></a>04646     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn52xx.html#a16ae58712dbe4625077019defce67b40">timer</a>                        : 4;  <span class="comment">/**&lt; General timer interrupts */</span>
<a name="l04647"></a>04647     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn52xx.html#afdbbcdf8a877a2c5886ed556c41ed07f">reserved_51_51</a>               : 1;
<a name="l04648"></a>04648     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn52xx.html#a29914c9bb9d632d964a9a0a1fb02842c">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; IPD QOS packet drop */</span>
<a name="l04649"></a>04649     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn52xx.html#a14210798dd7aaf962b10d4a758deb4e5">reserved_49_49</a>               : 1;
<a name="l04650"></a>04650     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn52xx.html#a60c989618436270f5c487d20f93f541c">gmx_drp</a>                      : 1;  <span class="comment">/**&lt; GMX packet drop */</span>
<a name="l04651"></a>04651     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn52xx.html#ac5396a0282f1c2ca88de7b619a540d40">trace</a>                        : 1;  <span class="comment">/**&lt; L2C has the CMB trace buffer */</span>
<a name="l04652"></a>04652     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn52xx.html#aec4c53402713a79bb03218a97bcffeb6">rml</a>                          : 1;  <span class="comment">/**&lt; RML Interrupt */</span>
<a name="l04653"></a>04653     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn52xx.html#aec87797c67147eaa2bbd3e679c4cd582">twsi</a>                         : 1;  <span class="comment">/**&lt; TWSI Interrupt */</span>
<a name="l04654"></a>04654     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn52xx.html#ad2e6026859bedba8562c2028838d7809">reserved_44_44</a>               : 1;
<a name="l04655"></a>04655     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn52xx.html#a4a5b13e8532435818410ce1fab7982ba">pci_msi</a>                      : 4;  <span class="comment">/**&lt; PCI MSI */</span>
<a name="l04656"></a>04656     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn52xx.html#a77482e1bcf8b423dc83971b604dfb43a">pci_int</a>                      : 4;  <span class="comment">/**&lt; PCI INTA/B/C/D */</span>
<a name="l04657"></a>04657     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn52xx.html#a5273afc3e9e0f3395f93cf7c7a0176cd">uart</a>                         : 2;  <span class="comment">/**&lt; Two UART interrupts */</span>
<a name="l04658"></a>04658     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn52xx.html#a8b83e1758063a1a461aac04eb9ddde00">mbox</a>                         : 2;  <span class="comment">/**&lt; Two mailbox/PCI interrupts */</span>
<a name="l04659"></a>04659     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn52xx.html#a3cffe768dbd715cdd66b22476c209eb3">gpio</a>                         : 16; <span class="comment">/**&lt; 16 GPIO interrupts */</span>
<a name="l04660"></a>04660     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn52xx.html#a4c9ec1d59fd3844e2bac5b53c3580938">workq</a>                        : 16; <span class="comment">/**&lt; 16 work queue interrupts */</span>
<a name="l04661"></a>04661 <span class="preprocessor">#else</span>
<a name="l04662"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn52xx.html#a4c9ec1d59fd3844e2bac5b53c3580938">04662</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn52xx.html#a4c9ec1d59fd3844e2bac5b53c3580938">workq</a>                        : 16;
<a name="l04663"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn52xx.html#a3cffe768dbd715cdd66b22476c209eb3">04663</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn52xx.html#a3cffe768dbd715cdd66b22476c209eb3">gpio</a>                         : 16;
<a name="l04664"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn52xx.html#a8b83e1758063a1a461aac04eb9ddde00">04664</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn52xx.html#a8b83e1758063a1a461aac04eb9ddde00">mbox</a>                         : 2;
<a name="l04665"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn52xx.html#a5273afc3e9e0f3395f93cf7c7a0176cd">04665</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn52xx.html#a5273afc3e9e0f3395f93cf7c7a0176cd">uart</a>                         : 2;
<a name="l04666"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn52xx.html#a77482e1bcf8b423dc83971b604dfb43a">04666</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn52xx.html#a77482e1bcf8b423dc83971b604dfb43a">pci_int</a>                      : 4;
<a name="l04667"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn52xx.html#a4a5b13e8532435818410ce1fab7982ba">04667</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn52xx.html#a4a5b13e8532435818410ce1fab7982ba">pci_msi</a>                      : 4;
<a name="l04668"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn52xx.html#ad2e6026859bedba8562c2028838d7809">04668</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn52xx.html#ad2e6026859bedba8562c2028838d7809">reserved_44_44</a>               : 1;
<a name="l04669"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn52xx.html#aec87797c67147eaa2bbd3e679c4cd582">04669</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn52xx.html#aec87797c67147eaa2bbd3e679c4cd582">twsi</a>                         : 1;
<a name="l04670"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn52xx.html#aec4c53402713a79bb03218a97bcffeb6">04670</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn52xx.html#aec4c53402713a79bb03218a97bcffeb6">rml</a>                          : 1;
<a name="l04671"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn52xx.html#ac5396a0282f1c2ca88de7b619a540d40">04671</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn52xx.html#ac5396a0282f1c2ca88de7b619a540d40">trace</a>                        : 1;
<a name="l04672"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn52xx.html#a60c989618436270f5c487d20f93f541c">04672</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn52xx.html#a60c989618436270f5c487d20f93f541c">gmx_drp</a>                      : 1;
<a name="l04673"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn52xx.html#a14210798dd7aaf962b10d4a758deb4e5">04673</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn52xx.html#a14210798dd7aaf962b10d4a758deb4e5">reserved_49_49</a>               : 1;
<a name="l04674"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn52xx.html#a29914c9bb9d632d964a9a0a1fb02842c">04674</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn52xx.html#a29914c9bb9d632d964a9a0a1fb02842c">ipd_drp</a>                      : 1;
<a name="l04675"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn52xx.html#afdbbcdf8a877a2c5886ed556c41ed07f">04675</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn52xx.html#afdbbcdf8a877a2c5886ed556c41ed07f">reserved_51_51</a>               : 1;
<a name="l04676"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn52xx.html#a16ae58712dbe4625077019defce67b40">04676</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn52xx.html#a16ae58712dbe4625077019defce67b40">timer</a>                        : 4;
<a name="l04677"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn52xx.html#aa468b5b6c9ddbbfda7fdf3326544cef7">04677</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn52xx.html#aa468b5b6c9ddbbfda7fdf3326544cef7">usb</a>                          : 1;
<a name="l04678"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn52xx.html#a887ea36eafc9ee2ed3bf6e704eede665">04678</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn52xx.html#a887ea36eafc9ee2ed3bf6e704eede665">reserved_57_58</a>               : 2;
<a name="l04679"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn52xx.html#a839cd4562dab2a017d07aa95951d7d43">04679</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn52xx.html#a839cd4562dab2a017d07aa95951d7d43">twsi2</a>                        : 1;
<a name="l04680"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn52xx.html#ad072274aecf49586bc29d8f5787d3905">04680</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn52xx.html#ad072274aecf49586bc29d8f5787d3905">powiq</a>                        : 1;
<a name="l04681"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn52xx.html#a467a0d8ac1fd9b1341ed0c75ede97aef">04681</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn52xx.html#a467a0d8ac1fd9b1341ed0c75ede97aef">ipdppthr</a>                     : 1;
<a name="l04682"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn52xx.html#ab07702dac9d1e5f83f6f11dcbe6d191c">04682</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn52xx.html#ab07702dac9d1e5f83f6f11dcbe6d191c">mii</a>                          : 1;
<a name="l04683"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn52xx.html#a74c1c7277710cfa96db7188752539a5a">04683</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn52xx.html#a74c1c7277710cfa96db7188752539a5a">bootdma</a>                      : 1;
<a name="l04684"></a>04684 <span class="preprocessor">#endif</span>
<a name="l04685"></a>04685 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en0__w1c.html#af1885186ff5103291665be3cb1659734">cn52xx</a>;
<a name="l04686"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn56xx.html">04686</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn56xx.html">cvmx_ciu_intx_en0_w1c_cn56xx</a> {
<a name="l04687"></a>04687 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04688"></a>04688 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn56xx.html#a21fe1960e41c910c422923a11d939d09">bootdma</a>                      : 1;  <span class="comment">/**&lt; Boot bus DMA engines Interrupt */</span>
<a name="l04689"></a>04689     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn56xx.html#a2af0ea1543742279764ebfbc19fbc017">mii</a>                          : 1;  <span class="comment">/**&lt; MII Interface Interrupt */</span>
<a name="l04690"></a>04690     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn56xx.html#a0c89df5630ae9e6c2c3af0d6b156eb17">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; IPD per-port counter threshold interrupt */</span>
<a name="l04691"></a>04691     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn56xx.html#ad013b4b6546914ff24cead2ddbbfb5b0">powiq</a>                        : 1;  <span class="comment">/**&lt; POW IQ interrupt */</span>
<a name="l04692"></a>04692     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn56xx.html#aea81c2b1d4f98706623f15019f7b6550">twsi2</a>                        : 1;  <span class="comment">/**&lt; 2nd TWSI Interrupt */</span>
<a name="l04693"></a>04693     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn56xx.html#a279aba9edd3d84583d3f06b891029134">reserved_57_58</a>               : 2;
<a name="l04694"></a>04694     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn56xx.html#a6cb65f714e42fe6e44e543ad4d7c8d76">usb</a>                          : 1;  <span class="comment">/**&lt; USB Interrupt */</span>
<a name="l04695"></a>04695     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn56xx.html#a50236200eda9317712e8356c5fed4d6c">timer</a>                        : 4;  <span class="comment">/**&lt; General timer interrupts */</span>
<a name="l04696"></a>04696     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn56xx.html#a5cac45548d75ca19e20a54f733cfbf82">key_zero</a>                     : 1;  <span class="comment">/**&lt; Key Zeroization interrupt */</span>
<a name="l04697"></a>04697     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn56xx.html#aa0a63fb8e6f8755bc57863f02b2dd8fb">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; IPD QOS packet drop */</span>
<a name="l04698"></a>04698     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn56xx.html#a856ce188367aab5b25b84eca1404bd03">gmx_drp</a>                      : 2;  <span class="comment">/**&lt; GMX packet drop */</span>
<a name="l04699"></a>04699     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn56xx.html#abaa66017b2296f8c566dbb6f886bc3e7">trace</a>                        : 1;  <span class="comment">/**&lt; L2C has the CMB trace buffer */</span>
<a name="l04700"></a>04700     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn56xx.html#ad5d50fe83a6c2c5a2670cb723a2f0d92">rml</a>                          : 1;  <span class="comment">/**&lt; RML Interrupt */</span>
<a name="l04701"></a>04701     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn56xx.html#a5c98bea61fc9b7a71c8edabe1293c1af">twsi</a>                         : 1;  <span class="comment">/**&lt; TWSI Interrupt */</span>
<a name="l04702"></a>04702     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn56xx.html#adcdc09776d82e4db4ba4e7c1dac7adcd">reserved_44_44</a>               : 1;
<a name="l04703"></a>04703     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn56xx.html#a3253d05530f3f869f333bf7b61d9f746">pci_msi</a>                      : 4;  <span class="comment">/**&lt; PCI MSI */</span>
<a name="l04704"></a>04704     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn56xx.html#af6ddf8061cfd1ac9f81cbb4931f6b35d">pci_int</a>                      : 4;  <span class="comment">/**&lt; PCI INTA/B/C/D */</span>
<a name="l04705"></a>04705     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn56xx.html#a6501eb770600c138cf8dde71f271a980">uart</a>                         : 2;  <span class="comment">/**&lt; Two UART interrupts */</span>
<a name="l04706"></a>04706     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn56xx.html#a50bb74ec474e7abf99a2d3dbe05b22cf">mbox</a>                         : 2;  <span class="comment">/**&lt; Two mailbox/PCI interrupts */</span>
<a name="l04707"></a>04707     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn56xx.html#a78ceec542c0f0ec3afeb60c718f13c20">gpio</a>                         : 16; <span class="comment">/**&lt; 16 GPIO interrupts */</span>
<a name="l04708"></a>04708     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn56xx.html#aba3dc85e8a79d33c63c6a3deded3e39a">workq</a>                        : 16; <span class="comment">/**&lt; 16 work queue interrupts */</span>
<a name="l04709"></a>04709 <span class="preprocessor">#else</span>
<a name="l04710"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn56xx.html#aba3dc85e8a79d33c63c6a3deded3e39a">04710</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn56xx.html#aba3dc85e8a79d33c63c6a3deded3e39a">workq</a>                        : 16;
<a name="l04711"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn56xx.html#a78ceec542c0f0ec3afeb60c718f13c20">04711</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn56xx.html#a78ceec542c0f0ec3afeb60c718f13c20">gpio</a>                         : 16;
<a name="l04712"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn56xx.html#a50bb74ec474e7abf99a2d3dbe05b22cf">04712</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn56xx.html#a50bb74ec474e7abf99a2d3dbe05b22cf">mbox</a>                         : 2;
<a name="l04713"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn56xx.html#a6501eb770600c138cf8dde71f271a980">04713</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn56xx.html#a6501eb770600c138cf8dde71f271a980">uart</a>                         : 2;
<a name="l04714"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn56xx.html#af6ddf8061cfd1ac9f81cbb4931f6b35d">04714</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn56xx.html#af6ddf8061cfd1ac9f81cbb4931f6b35d">pci_int</a>                      : 4;
<a name="l04715"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn56xx.html#a3253d05530f3f869f333bf7b61d9f746">04715</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn56xx.html#a3253d05530f3f869f333bf7b61d9f746">pci_msi</a>                      : 4;
<a name="l04716"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn56xx.html#adcdc09776d82e4db4ba4e7c1dac7adcd">04716</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn56xx.html#adcdc09776d82e4db4ba4e7c1dac7adcd">reserved_44_44</a>               : 1;
<a name="l04717"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn56xx.html#a5c98bea61fc9b7a71c8edabe1293c1af">04717</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn56xx.html#a5c98bea61fc9b7a71c8edabe1293c1af">twsi</a>                         : 1;
<a name="l04718"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn56xx.html#ad5d50fe83a6c2c5a2670cb723a2f0d92">04718</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn56xx.html#ad5d50fe83a6c2c5a2670cb723a2f0d92">rml</a>                          : 1;
<a name="l04719"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn56xx.html#abaa66017b2296f8c566dbb6f886bc3e7">04719</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn56xx.html#abaa66017b2296f8c566dbb6f886bc3e7">trace</a>                        : 1;
<a name="l04720"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn56xx.html#a856ce188367aab5b25b84eca1404bd03">04720</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn56xx.html#a856ce188367aab5b25b84eca1404bd03">gmx_drp</a>                      : 2;
<a name="l04721"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn56xx.html#aa0a63fb8e6f8755bc57863f02b2dd8fb">04721</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn56xx.html#aa0a63fb8e6f8755bc57863f02b2dd8fb">ipd_drp</a>                      : 1;
<a name="l04722"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn56xx.html#a5cac45548d75ca19e20a54f733cfbf82">04722</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn56xx.html#a5cac45548d75ca19e20a54f733cfbf82">key_zero</a>                     : 1;
<a name="l04723"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn56xx.html#a50236200eda9317712e8356c5fed4d6c">04723</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn56xx.html#a50236200eda9317712e8356c5fed4d6c">timer</a>                        : 4;
<a name="l04724"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn56xx.html#a6cb65f714e42fe6e44e543ad4d7c8d76">04724</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn56xx.html#a6cb65f714e42fe6e44e543ad4d7c8d76">usb</a>                          : 1;
<a name="l04725"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn56xx.html#a279aba9edd3d84583d3f06b891029134">04725</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn56xx.html#a279aba9edd3d84583d3f06b891029134">reserved_57_58</a>               : 2;
<a name="l04726"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn56xx.html#aea81c2b1d4f98706623f15019f7b6550">04726</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn56xx.html#aea81c2b1d4f98706623f15019f7b6550">twsi2</a>                        : 1;
<a name="l04727"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn56xx.html#ad013b4b6546914ff24cead2ddbbfb5b0">04727</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn56xx.html#ad013b4b6546914ff24cead2ddbbfb5b0">powiq</a>                        : 1;
<a name="l04728"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn56xx.html#a0c89df5630ae9e6c2c3af0d6b156eb17">04728</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn56xx.html#a0c89df5630ae9e6c2c3af0d6b156eb17">ipdppthr</a>                     : 1;
<a name="l04729"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn56xx.html#a2af0ea1543742279764ebfbc19fbc017">04729</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn56xx.html#a2af0ea1543742279764ebfbc19fbc017">mii</a>                          : 1;
<a name="l04730"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn56xx.html#a21fe1960e41c910c422923a11d939d09">04730</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn56xx.html#a21fe1960e41c910c422923a11d939d09">bootdma</a>                      : 1;
<a name="l04731"></a>04731 <span class="preprocessor">#endif</span>
<a name="l04732"></a>04732 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en0__w1c.html#ab7e56fa0fd58c9e7a615bab78701ebcc">cn56xx</a>;
<a name="l04733"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn58xx.html">04733</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn58xx.html">cvmx_ciu_intx_en0_w1c_cn58xx</a> {
<a name="l04734"></a>04734 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04735"></a>04735 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn58xx.html#ae0a51b807eb9e6270c06139f197003d8">reserved_56_63</a>               : 8;
<a name="l04736"></a>04736     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn58xx.html#a0624b99c9d291d3363832f805726beda">timer</a>                        : 4;  <span class="comment">/**&lt; General timer interrupts */</span>
<a name="l04737"></a>04737     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn58xx.html#a36025777c7782a28b83749519fdc7d43">key_zero</a>                     : 1;  <span class="comment">/**&lt; Key Zeroization interrupt */</span>
<a name="l04738"></a>04738     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn58xx.html#a1abed8483f4e44007074e3e71b7095d4">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; IPD QOS packet drop */</span>
<a name="l04739"></a>04739     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn58xx.html#a7b910eaef1a8f74d5542d6695e0fbd8b">gmx_drp</a>                      : 2;  <span class="comment">/**&lt; GMX packet drop */</span>
<a name="l04740"></a>04740     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn58xx.html#a35189f2718ca063bc3cf5b3af0b19ce0">trace</a>                        : 1;  <span class="comment">/**&lt; L2C has the CMB trace buffer */</span>
<a name="l04741"></a>04741     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn58xx.html#a1ce0ddb85f64ac70b39bdc84af64fb16">rml</a>                          : 1;  <span class="comment">/**&lt; RML Interrupt */</span>
<a name="l04742"></a>04742     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn58xx.html#a7a0e6486625ca007c3baf6f4ab4f4453">twsi</a>                         : 1;  <span class="comment">/**&lt; TWSI Interrupt */</span>
<a name="l04743"></a>04743     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn58xx.html#aa45bb287a2e41345be1a952f7ccf4e6f">reserved_44_44</a>               : 1;
<a name="l04744"></a>04744     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn58xx.html#abe17f6d59243001e5fdd5ed88046e94f">pci_msi</a>                      : 4;  <span class="comment">/**&lt; PCI MSI */</span>
<a name="l04745"></a>04745     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn58xx.html#a460efee56e90a78724e407f0faf03e86">pci_int</a>                      : 4;  <span class="comment">/**&lt; PCI INTA/B/C/D */</span>
<a name="l04746"></a>04746     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn58xx.html#a90fd6a8377f6856882a2fc1f45833f10">uart</a>                         : 2;  <span class="comment">/**&lt; Two UART interrupts */</span>
<a name="l04747"></a>04747     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn58xx.html#a0434ccd17e07cab035f3481b61541f9e">mbox</a>                         : 2;  <span class="comment">/**&lt; Two mailbox/PCI interrupts */</span>
<a name="l04748"></a>04748     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn58xx.html#a6ec89cb9e93076aee9d45311898df268">gpio</a>                         : 16; <span class="comment">/**&lt; 16 GPIO interrupts */</span>
<a name="l04749"></a>04749     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn58xx.html#a6fdf133c2bf29b493ea72c0bfa0be469">workq</a>                        : 16; <span class="comment">/**&lt; 16 work queue interrupts */</span>
<a name="l04750"></a>04750 <span class="preprocessor">#else</span>
<a name="l04751"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn58xx.html#a6fdf133c2bf29b493ea72c0bfa0be469">04751</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn58xx.html#a6fdf133c2bf29b493ea72c0bfa0be469">workq</a>                        : 16;
<a name="l04752"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn58xx.html#a6ec89cb9e93076aee9d45311898df268">04752</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn58xx.html#a6ec89cb9e93076aee9d45311898df268">gpio</a>                         : 16;
<a name="l04753"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn58xx.html#a0434ccd17e07cab035f3481b61541f9e">04753</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn58xx.html#a0434ccd17e07cab035f3481b61541f9e">mbox</a>                         : 2;
<a name="l04754"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn58xx.html#a90fd6a8377f6856882a2fc1f45833f10">04754</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn58xx.html#a90fd6a8377f6856882a2fc1f45833f10">uart</a>                         : 2;
<a name="l04755"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn58xx.html#a460efee56e90a78724e407f0faf03e86">04755</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn58xx.html#a460efee56e90a78724e407f0faf03e86">pci_int</a>                      : 4;
<a name="l04756"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn58xx.html#abe17f6d59243001e5fdd5ed88046e94f">04756</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn58xx.html#abe17f6d59243001e5fdd5ed88046e94f">pci_msi</a>                      : 4;
<a name="l04757"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn58xx.html#aa45bb287a2e41345be1a952f7ccf4e6f">04757</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn58xx.html#aa45bb287a2e41345be1a952f7ccf4e6f">reserved_44_44</a>               : 1;
<a name="l04758"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn58xx.html#a7a0e6486625ca007c3baf6f4ab4f4453">04758</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn58xx.html#a7a0e6486625ca007c3baf6f4ab4f4453">twsi</a>                         : 1;
<a name="l04759"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn58xx.html#a1ce0ddb85f64ac70b39bdc84af64fb16">04759</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn58xx.html#a1ce0ddb85f64ac70b39bdc84af64fb16">rml</a>                          : 1;
<a name="l04760"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn58xx.html#a35189f2718ca063bc3cf5b3af0b19ce0">04760</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn58xx.html#a35189f2718ca063bc3cf5b3af0b19ce0">trace</a>                        : 1;
<a name="l04761"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn58xx.html#a7b910eaef1a8f74d5542d6695e0fbd8b">04761</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn58xx.html#a7b910eaef1a8f74d5542d6695e0fbd8b">gmx_drp</a>                      : 2;
<a name="l04762"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn58xx.html#a1abed8483f4e44007074e3e71b7095d4">04762</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn58xx.html#a1abed8483f4e44007074e3e71b7095d4">ipd_drp</a>                      : 1;
<a name="l04763"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn58xx.html#a36025777c7782a28b83749519fdc7d43">04763</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn58xx.html#a36025777c7782a28b83749519fdc7d43">key_zero</a>                     : 1;
<a name="l04764"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn58xx.html#a0624b99c9d291d3363832f805726beda">04764</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn58xx.html#a0624b99c9d291d3363832f805726beda">timer</a>                        : 4;
<a name="l04765"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn58xx.html#ae0a51b807eb9e6270c06139f197003d8">04765</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn58xx.html#ae0a51b807eb9e6270c06139f197003d8">reserved_56_63</a>               : 8;
<a name="l04766"></a>04766 <span class="preprocessor">#endif</span>
<a name="l04767"></a>04767 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en0__w1c.html#a838816f7ada2c6b59188926e6a3ca6bc">cn58xx</a>;
<a name="l04768"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn61xx.html">04768</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn61xx.html">cvmx_ciu_intx_en0_w1c_cn61xx</a> {
<a name="l04769"></a>04769 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04770"></a>04770 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn61xx.html#a7df25ad4ac2a3738279514155e50e051">bootdma</a>                      : 1;  <span class="comment">/**&lt; Write 1 to clear Boot bus DMA engines Interrupt</span>
<a name="l04771"></a>04771 <span class="comment">                                                         enable */</span>
<a name="l04772"></a>04772     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn61xx.html#a02e6516d91c48f6bee23ab086e8f1bb8">mii</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clr RGMII/MIX Interface 0 Interrupt</span>
<a name="l04773"></a>04773 <span class="comment">                                                         enable */</span>
<a name="l04774"></a>04774     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn61xx.html#a2702f027fc89c67a1cf5751a47171886">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; Write 1 to clear IPD per-port counter threshold</span>
<a name="l04775"></a>04775 <span class="comment">                                                         interrupt enable */</span>
<a name="l04776"></a>04776     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn61xx.html#ad07578db74ade961520bea100a410db4">powiq</a>                        : 1;  <span class="comment">/**&lt; Write 1 to clear POW IQ interrupt enable */</span>
<a name="l04777"></a>04777     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn61xx.html#acbfdc4198789ca04cc00ae760203ca48">twsi2</a>                        : 1;  <span class="comment">/**&lt; Write 1 to clear 2nd TWSI Interrupt enable */</span>
<a name="l04778"></a>04778     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn61xx.html#a88f566c91f703d58f5967168680b9465">mpi</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear MPI/SPI interrupt enable */</span>
<a name="l04779"></a>04779     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn61xx.html#a328ff22d2807100a6e7637527bd944cd">pcm</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear PCM/TDM interrupt enable */</span>
<a name="l04780"></a>04780     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn61xx.html#a456d01dcfcc28de03f7f2bddda1bace7">usb</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear USB EHCI or OHCI Interrupt enable */</span>
<a name="l04781"></a>04781     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn61xx.html#a3ba45822f68c07f8f34e3bbb6583222a">timer</a>                        : 4;  <span class="comment">/**&lt; Write 1 to clear General timer interrupt enables */</span>
<a name="l04782"></a>04782     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn61xx.html#ac50af0c87ead4a39ff4aa9bd5f654a20">reserved_51_51</a>               : 1;
<a name="l04783"></a>04783     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn61xx.html#ad2f95d3df4697e48c514066445974367">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; Write 1 to clear IPD QOS packet drop interrupt</span>
<a name="l04784"></a>04784 <span class="comment">                                                         enable */</span>
<a name="l04785"></a>04785     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn61xx.html#aedaaf0b2b1a3fd84a91eb3efab7dea63">gmx_drp</a>                      : 2;  <span class="comment">/**&lt; Write 1 to clear GMX packet drop interrupt enable */</span>
<a name="l04786"></a>04786     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn61xx.html#af58716c5bb2342e6ade08890ab24eb2f">trace</a>                        : 1;  <span class="comment">/**&lt; Write 1 to clear Trace buffer interrupt enable */</span>
<a name="l04787"></a>04787     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn61xx.html#a5da67ccb584eba1a9768afc47d6bbeac">rml</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear RML Interrupt enable */</span>
<a name="l04788"></a>04788     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn61xx.html#a5cc16b8f05c2cac10ee33be86f81ebfc">twsi</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear TWSI Interrupt enable */</span>
<a name="l04789"></a>04789     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn61xx.html#a1684b7fa3cb5ef2c6a01c792d7e60673">reserved_44_44</a>               : 1;
<a name="l04790"></a>04790     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn61xx.html#af950ea9bf42aaafeee165f907fb35227">pci_msi</a>                      : 4;  <span class="comment">/**&lt; Write 1s to clear PCIe MSI enables */</span>
<a name="l04791"></a>04791     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn61xx.html#a129cfa5113504d16de5a67599be5d1b3">pci_int</a>                      : 4;  <span class="comment">/**&lt; Write 1s to clear PCIe INTA/B/C/D enables */</span>
<a name="l04792"></a>04792     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn61xx.html#a5da748d0efb1d44d5b6abbc1e04579a9">uart</a>                         : 2;  <span class="comment">/**&lt; Write 1s to clear UART interrupt enables */</span>
<a name="l04793"></a>04793     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn61xx.html#a93cae37837d7a8a9801ffc58a63a78dc">mbox</a>                         : 2;  <span class="comment">/**&lt; Write 1s to clear mailbox/PCIe interrupt</span>
<a name="l04794"></a>04794 <span class="comment">                                                         enables */</span>
<a name="l04795"></a>04795     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn61xx.html#a902531982fde76114734360d12bf97c2">gpio</a>                         : 16; <span class="comment">/**&lt; Write 1s to clear GPIO interrupt enables */</span>
<a name="l04796"></a>04796     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn61xx.html#a60741bc212743209264d0c0247ae8ae2">workq</a>                        : 16; <span class="comment">/**&lt; Write 1s to clear work queue interrupt enables */</span>
<a name="l04797"></a>04797 <span class="preprocessor">#else</span>
<a name="l04798"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn61xx.html#a60741bc212743209264d0c0247ae8ae2">04798</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn61xx.html#a60741bc212743209264d0c0247ae8ae2">workq</a>                        : 16;
<a name="l04799"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn61xx.html#a902531982fde76114734360d12bf97c2">04799</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn61xx.html#a902531982fde76114734360d12bf97c2">gpio</a>                         : 16;
<a name="l04800"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn61xx.html#a93cae37837d7a8a9801ffc58a63a78dc">04800</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn61xx.html#a93cae37837d7a8a9801ffc58a63a78dc">mbox</a>                         : 2;
<a name="l04801"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn61xx.html#a5da748d0efb1d44d5b6abbc1e04579a9">04801</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn61xx.html#a5da748d0efb1d44d5b6abbc1e04579a9">uart</a>                         : 2;
<a name="l04802"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn61xx.html#a129cfa5113504d16de5a67599be5d1b3">04802</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn61xx.html#a129cfa5113504d16de5a67599be5d1b3">pci_int</a>                      : 4;
<a name="l04803"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn61xx.html#af950ea9bf42aaafeee165f907fb35227">04803</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn61xx.html#af950ea9bf42aaafeee165f907fb35227">pci_msi</a>                      : 4;
<a name="l04804"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn61xx.html#a1684b7fa3cb5ef2c6a01c792d7e60673">04804</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn61xx.html#a1684b7fa3cb5ef2c6a01c792d7e60673">reserved_44_44</a>               : 1;
<a name="l04805"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn61xx.html#a5cc16b8f05c2cac10ee33be86f81ebfc">04805</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn61xx.html#a5cc16b8f05c2cac10ee33be86f81ebfc">twsi</a>                         : 1;
<a name="l04806"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn61xx.html#a5da67ccb584eba1a9768afc47d6bbeac">04806</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn61xx.html#a5da67ccb584eba1a9768afc47d6bbeac">rml</a>                          : 1;
<a name="l04807"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn61xx.html#af58716c5bb2342e6ade08890ab24eb2f">04807</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn61xx.html#af58716c5bb2342e6ade08890ab24eb2f">trace</a>                        : 1;
<a name="l04808"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn61xx.html#aedaaf0b2b1a3fd84a91eb3efab7dea63">04808</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn61xx.html#aedaaf0b2b1a3fd84a91eb3efab7dea63">gmx_drp</a>                      : 2;
<a name="l04809"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn61xx.html#ad2f95d3df4697e48c514066445974367">04809</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn61xx.html#ad2f95d3df4697e48c514066445974367">ipd_drp</a>                      : 1;
<a name="l04810"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn61xx.html#ac50af0c87ead4a39ff4aa9bd5f654a20">04810</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn61xx.html#ac50af0c87ead4a39ff4aa9bd5f654a20">reserved_51_51</a>               : 1;
<a name="l04811"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn61xx.html#a3ba45822f68c07f8f34e3bbb6583222a">04811</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn61xx.html#a3ba45822f68c07f8f34e3bbb6583222a">timer</a>                        : 4;
<a name="l04812"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn61xx.html#a456d01dcfcc28de03f7f2bddda1bace7">04812</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn61xx.html#a456d01dcfcc28de03f7f2bddda1bace7">usb</a>                          : 1;
<a name="l04813"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn61xx.html#a328ff22d2807100a6e7637527bd944cd">04813</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn61xx.html#a328ff22d2807100a6e7637527bd944cd">pcm</a>                          : 1;
<a name="l04814"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn61xx.html#a88f566c91f703d58f5967168680b9465">04814</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn61xx.html#a88f566c91f703d58f5967168680b9465">mpi</a>                          : 1;
<a name="l04815"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn61xx.html#acbfdc4198789ca04cc00ae760203ca48">04815</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn61xx.html#acbfdc4198789ca04cc00ae760203ca48">twsi2</a>                        : 1;
<a name="l04816"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn61xx.html#ad07578db74ade961520bea100a410db4">04816</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn61xx.html#ad07578db74ade961520bea100a410db4">powiq</a>                        : 1;
<a name="l04817"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn61xx.html#a2702f027fc89c67a1cf5751a47171886">04817</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn61xx.html#a2702f027fc89c67a1cf5751a47171886">ipdppthr</a>                     : 1;
<a name="l04818"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn61xx.html#a02e6516d91c48f6bee23ab086e8f1bb8">04818</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn61xx.html#a02e6516d91c48f6bee23ab086e8f1bb8">mii</a>                          : 1;
<a name="l04819"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn61xx.html#a7df25ad4ac2a3738279514155e50e051">04819</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn61xx.html#a7df25ad4ac2a3738279514155e50e051">bootdma</a>                      : 1;
<a name="l04820"></a>04820 <span class="preprocessor">#endif</span>
<a name="l04821"></a>04821 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en0__w1c.html#ae01bd2938e1857b6affb030c6f3862cf">cn61xx</a>;
<a name="l04822"></a><a class="code" href="unioncvmx__ciu__intx__en0__w1c.html#a8e8a8456f631374524895a54660dbb78">04822</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn52xx.html">cvmx_ciu_intx_en0_w1c_cn52xx</a>   <a class="code" href="unioncvmx__ciu__intx__en0__w1c.html#a8e8a8456f631374524895a54660dbb78">cn63xx</a>;
<a name="l04823"></a><a class="code" href="unioncvmx__ciu__intx__en0__w1c.html#affbbfe0d44c572a45c1c864c2432421f">04823</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn52xx.html">cvmx_ciu_intx_en0_w1c_cn52xx</a>   <a class="code" href="unioncvmx__ciu__intx__en0__w1c.html#affbbfe0d44c572a45c1c864c2432421f">cn63xxp1</a>;
<a name="l04824"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn66xx.html">04824</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn66xx.html">cvmx_ciu_intx_en0_w1c_cn66xx</a> {
<a name="l04825"></a>04825 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04826"></a>04826 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn66xx.html#ae4439906a369b126dedd422ae355b4f7">bootdma</a>                      : 1;  <span class="comment">/**&lt; Write 1 to clear Boot bus DMA engines Interrupt</span>
<a name="l04827"></a>04827 <span class="comment">                                                         enable */</span>
<a name="l04828"></a>04828     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn66xx.html#aaa9d66178fadc9e12cd43b57cbfca072">mii</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clr RGMII/MII/MIX Interface 0 Interrupt</span>
<a name="l04829"></a>04829 <span class="comment">                                                         enable */</span>
<a name="l04830"></a>04830     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn66xx.html#abdaa7a3096d1270fb9cabecefb3a4c0e">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; Write 1 to clear IPD per-port counter threshold</span>
<a name="l04831"></a>04831 <span class="comment">                                                         interrupt enable */</span>
<a name="l04832"></a>04832     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn66xx.html#a9763e8e3b4c98aa3515232174cce5c22">powiq</a>                        : 1;  <span class="comment">/**&lt; Write 1 to clear POW IQ interrupt */</span>
<a name="l04833"></a>04833     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn66xx.html#a2b2669c6577c13dc361b672fb3f7f2a5">twsi2</a>                        : 1;  <span class="comment">/**&lt; Write 1 to clear 2nd TWSI Interrupt */</span>
<a name="l04834"></a>04834     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn66xx.html#a79ae65bc5cce746d3124fd11df37f2df">mpi</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear MPI/SPI interrupt */</span>
<a name="l04835"></a>04835     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn66xx.html#acbe4fd38851c928037dbfb26ed0127ca">reserved_57_57</a>               : 1;
<a name="l04836"></a>04836     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn66xx.html#a59e604d28e5e47ac2ae463e0f2e89732">usb</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear USB EHCI or OHCI Interrupt */</span>
<a name="l04837"></a>04837     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn66xx.html#adf238288a9b62ba1db89265a7e2da1c5">timer</a>                        : 4;  <span class="comment">/**&lt; Write 1 to clear General timer interrupts */</span>
<a name="l04838"></a>04838     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn66xx.html#a5a16158160ec638273d5cbed1844fccd">reserved_51_51</a>               : 1;
<a name="l04839"></a>04839     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn66xx.html#a14ec4fe12fd7a5694f1d46b8f2a4d796">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; Write 1 to clear IPD QOS packet drop interrupt</span>
<a name="l04840"></a>04840 <span class="comment">                                                         enable */</span>
<a name="l04841"></a>04841     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn66xx.html#ab40914c46b63732ae5ccbe917d24a1b9">gmx_drp</a>                      : 2;  <span class="comment">/**&lt; Write 1 to clear GMX packet drop interrupt enable */</span>
<a name="l04842"></a>04842     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn66xx.html#abdc77d9922672d42f72270817b324a84">trace</a>                        : 1;  <span class="comment">/**&lt; Write 1 to clear Trace buffer interrupt enable */</span>
<a name="l04843"></a>04843     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn66xx.html#a9b766a0e6207a444d6c0e88ff49b8bd5">rml</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear RML Interrupt enable */</span>
<a name="l04844"></a>04844     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn66xx.html#a6a01f0c43640a072622af7ba25e8a94b">twsi</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear TWSI Interrupt enable */</span>
<a name="l04845"></a>04845     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn66xx.html#af4abfe7d25017f59cd46c5be6886a57f">reserved_44_44</a>               : 1;
<a name="l04846"></a>04846     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn66xx.html#a6e20c63ff89748d4a655d782c18cb8f7">pci_msi</a>                      : 4;  <span class="comment">/**&lt; Write 1s to clear PCIe/sRIO MSI enables */</span>
<a name="l04847"></a>04847     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn66xx.html#a36906962e30bd076ee561658425b2779">pci_int</a>                      : 4;  <span class="comment">/**&lt; Write 1s to clear PCIe INTA/B/C/D enables */</span>
<a name="l04848"></a>04848     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn66xx.html#a551c58e57d15d4b8d1376de81e37b955">uart</a>                         : 2;  <span class="comment">/**&lt; Write 1s to clear UART interrupt enables */</span>
<a name="l04849"></a>04849     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn66xx.html#acfddad763baf9762203078f9fbf7243d">mbox</a>                         : 2;  <span class="comment">/**&lt; Write 1s to clear mailbox/PCIe/sRIO interrupt</span>
<a name="l04850"></a>04850 <span class="comment">                                                         enables */</span>
<a name="l04851"></a>04851     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn66xx.html#a896ba2008212cb5b2bec0636ca5974b0">gpio</a>                         : 16; <span class="comment">/**&lt; Write 1s to clear GPIO interrupt enables */</span>
<a name="l04852"></a>04852     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn66xx.html#a9d3b2a1f019d1e73d88fde469e673e09">workq</a>                        : 16; <span class="comment">/**&lt; Write 1s to clear work queue interrupt enables */</span>
<a name="l04853"></a>04853 <span class="preprocessor">#else</span>
<a name="l04854"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn66xx.html#a9d3b2a1f019d1e73d88fde469e673e09">04854</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn66xx.html#a9d3b2a1f019d1e73d88fde469e673e09">workq</a>                        : 16;
<a name="l04855"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn66xx.html#a896ba2008212cb5b2bec0636ca5974b0">04855</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn66xx.html#a896ba2008212cb5b2bec0636ca5974b0">gpio</a>                         : 16;
<a name="l04856"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn66xx.html#acfddad763baf9762203078f9fbf7243d">04856</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn66xx.html#acfddad763baf9762203078f9fbf7243d">mbox</a>                         : 2;
<a name="l04857"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn66xx.html#a551c58e57d15d4b8d1376de81e37b955">04857</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn66xx.html#a551c58e57d15d4b8d1376de81e37b955">uart</a>                         : 2;
<a name="l04858"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn66xx.html#a36906962e30bd076ee561658425b2779">04858</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn66xx.html#a36906962e30bd076ee561658425b2779">pci_int</a>                      : 4;
<a name="l04859"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn66xx.html#a6e20c63ff89748d4a655d782c18cb8f7">04859</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn66xx.html#a6e20c63ff89748d4a655d782c18cb8f7">pci_msi</a>                      : 4;
<a name="l04860"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn66xx.html#af4abfe7d25017f59cd46c5be6886a57f">04860</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn66xx.html#af4abfe7d25017f59cd46c5be6886a57f">reserved_44_44</a>               : 1;
<a name="l04861"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn66xx.html#a6a01f0c43640a072622af7ba25e8a94b">04861</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn66xx.html#a6a01f0c43640a072622af7ba25e8a94b">twsi</a>                         : 1;
<a name="l04862"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn66xx.html#a9b766a0e6207a444d6c0e88ff49b8bd5">04862</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn66xx.html#a9b766a0e6207a444d6c0e88ff49b8bd5">rml</a>                          : 1;
<a name="l04863"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn66xx.html#abdc77d9922672d42f72270817b324a84">04863</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn66xx.html#abdc77d9922672d42f72270817b324a84">trace</a>                        : 1;
<a name="l04864"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn66xx.html#ab40914c46b63732ae5ccbe917d24a1b9">04864</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn66xx.html#ab40914c46b63732ae5ccbe917d24a1b9">gmx_drp</a>                      : 2;
<a name="l04865"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn66xx.html#a14ec4fe12fd7a5694f1d46b8f2a4d796">04865</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn66xx.html#a14ec4fe12fd7a5694f1d46b8f2a4d796">ipd_drp</a>                      : 1;
<a name="l04866"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn66xx.html#a5a16158160ec638273d5cbed1844fccd">04866</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn66xx.html#a5a16158160ec638273d5cbed1844fccd">reserved_51_51</a>               : 1;
<a name="l04867"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn66xx.html#adf238288a9b62ba1db89265a7e2da1c5">04867</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn66xx.html#adf238288a9b62ba1db89265a7e2da1c5">timer</a>                        : 4;
<a name="l04868"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn66xx.html#a59e604d28e5e47ac2ae463e0f2e89732">04868</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn66xx.html#a59e604d28e5e47ac2ae463e0f2e89732">usb</a>                          : 1;
<a name="l04869"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn66xx.html#acbe4fd38851c928037dbfb26ed0127ca">04869</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn66xx.html#acbe4fd38851c928037dbfb26ed0127ca">reserved_57_57</a>               : 1;
<a name="l04870"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn66xx.html#a79ae65bc5cce746d3124fd11df37f2df">04870</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn66xx.html#a79ae65bc5cce746d3124fd11df37f2df">mpi</a>                          : 1;
<a name="l04871"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn66xx.html#a2b2669c6577c13dc361b672fb3f7f2a5">04871</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn66xx.html#a2b2669c6577c13dc361b672fb3f7f2a5">twsi2</a>                        : 1;
<a name="l04872"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn66xx.html#a9763e8e3b4c98aa3515232174cce5c22">04872</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn66xx.html#a9763e8e3b4c98aa3515232174cce5c22">powiq</a>                        : 1;
<a name="l04873"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn66xx.html#abdaa7a3096d1270fb9cabecefb3a4c0e">04873</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn66xx.html#abdaa7a3096d1270fb9cabecefb3a4c0e">ipdppthr</a>                     : 1;
<a name="l04874"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn66xx.html#aaa9d66178fadc9e12cd43b57cbfca072">04874</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn66xx.html#aaa9d66178fadc9e12cd43b57cbfca072">mii</a>                          : 1;
<a name="l04875"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn66xx.html#ae4439906a369b126dedd422ae355b4f7">04875</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn66xx.html#ae4439906a369b126dedd422ae355b4f7">bootdma</a>                      : 1;
<a name="l04876"></a>04876 <span class="preprocessor">#endif</span>
<a name="l04877"></a>04877 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en0__w1c.html#a9ef00de86e36d95dec9f4a07fcf137de">cn66xx</a>;
<a name="l04878"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn70xx.html">04878</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn70xx.html">cvmx_ciu_intx_en0_w1c_cn70xx</a> {
<a name="l04879"></a>04879 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04880"></a>04880 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn70xx.html#a8ea0365bcfdc85d8f29fc85d1728247d">bootdma</a>                      : 1;  <span class="comment">/**&lt; Write 1 to clear Boot bus DMA engines Interrupt</span>
<a name="l04881"></a>04881 <span class="comment">                                                         enable */</span>
<a name="l04882"></a>04882     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn70xx.html#a73312528b735a7398d15a2ba38fedbb2">reserved_62_62</a>               : 1;
<a name="l04883"></a>04883     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn70xx.html#a78877216299e1e7d5fa2375ff3502d6e">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; Write 1 to clear IPD per-port counter threshold</span>
<a name="l04884"></a>04884 <span class="comment">                                                         interrupt enable */</span>
<a name="l04885"></a>04885     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn70xx.html#abd6429c23ae6eaa9b9e74bcd664280f7">powiq</a>                        : 1;  <span class="comment">/**&lt; Write 1 to clear POW IQ interrupt enable */</span>
<a name="l04886"></a>04886     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn70xx.html#a50c612b16fd31a9603f19b38c783eb65">twsi2</a>                        : 1;  <span class="comment">/**&lt; Write 1 to clear 2nd TWSI Interrupt enable */</span>
<a name="l04887"></a>04887     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn70xx.html#a9696d7913c4af208666472cf32672d63">mpi</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear MPI/SPI interrupt enable */</span>
<a name="l04888"></a>04888     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn70xx.html#afcac1b0cd360dc4188708d1f517993ac">pcm</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear PCM/TDM interrupt enable */</span>
<a name="l04889"></a>04889     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn70xx.html#a73818654d64d28171d21347e42979fbe">reserved_56_56</a>               : 1;
<a name="l04890"></a>04890     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn70xx.html#a95d0a7e6d13eb2a7f8e541f74dab4e25">timer</a>                        : 4;  <span class="comment">/**&lt; Write 1 to clear General timer interrupt enables */</span>
<a name="l04891"></a>04891     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn70xx.html#a3a942654b895f99544419d55e35626a1">reserved_51_51</a>               : 1;
<a name="l04892"></a>04892     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn70xx.html#a8a5473d9d0cfa7b690f7473057d1afca">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; Write 1 to clear IPD QOS packet drop interrupt</span>
<a name="l04893"></a>04893 <span class="comment">                                                         enable */</span>
<a name="l04894"></a>04894     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn70xx.html#a6343206a37b38f486400bd8f85d0bf1e">gmx_drp</a>                      : 2;  <span class="comment">/**&lt; Write 1 to clear GMX packet drop interrupt enable */</span>
<a name="l04895"></a>04895     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn70xx.html#ac778164d87ccf754c952be4b7a526d63">reserved_46_47</a>               : 2;
<a name="l04896"></a>04896     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn70xx.html#a465c48dac9a4cc71bac9a8dadbf3069d">twsi</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear TWSI Interrupt enable */</span>
<a name="l04897"></a>04897     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn70xx.html#a70a16081fd3d3d858ce1a3d64e6249ce">reserved_44_44</a>               : 1;
<a name="l04898"></a>04898     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn70xx.html#a35fe6379c13625691bdefa734077145e">pci_msi</a>                      : 4;  <span class="comment">/**&lt; Write 1s to clear PCIe MSI enables */</span>
<a name="l04899"></a>04899     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn70xx.html#ab9e0341a38a920c0e4007d2c0504e658">pci_int</a>                      : 4;  <span class="comment">/**&lt; Write 1s to clear PCIe INTA/B/C/D enables */</span>
<a name="l04900"></a>04900     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn70xx.html#acecc30820a65c8b6a4479598d038c259">uart</a>                         : 2;  <span class="comment">/**&lt; Write 1s to clear UART interrupt enables */</span>
<a name="l04901"></a>04901     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn70xx.html#a2eb6807d81e8ffd2eba9d195719b3d0e">mbox</a>                         : 2;  <span class="comment">/**&lt; Write 1s to clear mailbox/PCIe interrupt</span>
<a name="l04902"></a>04902 <span class="comment">                                                         enables */</span>
<a name="l04903"></a>04903     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn70xx.html#a03c382e7afa05d857cbb2652252e0960">gpio</a>                         : 16; <span class="comment">/**&lt; Write 1s to clear GPIO interrupt enables */</span>
<a name="l04904"></a>04904     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn70xx.html#ab57d8179f2081c3262334b962a05ceb6">workq</a>                        : 16; <span class="comment">/**&lt; Write 1s to clear work queue interrupt enables */</span>
<a name="l04905"></a>04905 <span class="preprocessor">#else</span>
<a name="l04906"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn70xx.html#ab57d8179f2081c3262334b962a05ceb6">04906</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn70xx.html#ab57d8179f2081c3262334b962a05ceb6">workq</a>                        : 16;
<a name="l04907"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn70xx.html#a03c382e7afa05d857cbb2652252e0960">04907</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn70xx.html#a03c382e7afa05d857cbb2652252e0960">gpio</a>                         : 16;
<a name="l04908"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn70xx.html#a2eb6807d81e8ffd2eba9d195719b3d0e">04908</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn70xx.html#a2eb6807d81e8ffd2eba9d195719b3d0e">mbox</a>                         : 2;
<a name="l04909"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn70xx.html#acecc30820a65c8b6a4479598d038c259">04909</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn70xx.html#acecc30820a65c8b6a4479598d038c259">uart</a>                         : 2;
<a name="l04910"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn70xx.html#ab9e0341a38a920c0e4007d2c0504e658">04910</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn70xx.html#ab9e0341a38a920c0e4007d2c0504e658">pci_int</a>                      : 4;
<a name="l04911"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn70xx.html#a35fe6379c13625691bdefa734077145e">04911</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn70xx.html#a35fe6379c13625691bdefa734077145e">pci_msi</a>                      : 4;
<a name="l04912"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn70xx.html#a70a16081fd3d3d858ce1a3d64e6249ce">04912</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn70xx.html#a70a16081fd3d3d858ce1a3d64e6249ce">reserved_44_44</a>               : 1;
<a name="l04913"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn70xx.html#a465c48dac9a4cc71bac9a8dadbf3069d">04913</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn70xx.html#a465c48dac9a4cc71bac9a8dadbf3069d">twsi</a>                         : 1;
<a name="l04914"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn70xx.html#ac778164d87ccf754c952be4b7a526d63">04914</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn70xx.html#ac778164d87ccf754c952be4b7a526d63">reserved_46_47</a>               : 2;
<a name="l04915"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn70xx.html#a6343206a37b38f486400bd8f85d0bf1e">04915</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn70xx.html#a6343206a37b38f486400bd8f85d0bf1e">gmx_drp</a>                      : 2;
<a name="l04916"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn70xx.html#a8a5473d9d0cfa7b690f7473057d1afca">04916</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn70xx.html#a8a5473d9d0cfa7b690f7473057d1afca">ipd_drp</a>                      : 1;
<a name="l04917"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn70xx.html#a3a942654b895f99544419d55e35626a1">04917</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn70xx.html#a3a942654b895f99544419d55e35626a1">reserved_51_51</a>               : 1;
<a name="l04918"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn70xx.html#a95d0a7e6d13eb2a7f8e541f74dab4e25">04918</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn70xx.html#a95d0a7e6d13eb2a7f8e541f74dab4e25">timer</a>                        : 4;
<a name="l04919"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn70xx.html#a73818654d64d28171d21347e42979fbe">04919</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn70xx.html#a73818654d64d28171d21347e42979fbe">reserved_56_56</a>               : 1;
<a name="l04920"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn70xx.html#afcac1b0cd360dc4188708d1f517993ac">04920</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn70xx.html#afcac1b0cd360dc4188708d1f517993ac">pcm</a>                          : 1;
<a name="l04921"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn70xx.html#a9696d7913c4af208666472cf32672d63">04921</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn70xx.html#a9696d7913c4af208666472cf32672d63">mpi</a>                          : 1;
<a name="l04922"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn70xx.html#a50c612b16fd31a9603f19b38c783eb65">04922</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn70xx.html#a50c612b16fd31a9603f19b38c783eb65">twsi2</a>                        : 1;
<a name="l04923"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn70xx.html#abd6429c23ae6eaa9b9e74bcd664280f7">04923</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn70xx.html#abd6429c23ae6eaa9b9e74bcd664280f7">powiq</a>                        : 1;
<a name="l04924"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn70xx.html#a78877216299e1e7d5fa2375ff3502d6e">04924</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn70xx.html#a78877216299e1e7d5fa2375ff3502d6e">ipdppthr</a>                     : 1;
<a name="l04925"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn70xx.html#a73312528b735a7398d15a2ba38fedbb2">04925</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn70xx.html#a73312528b735a7398d15a2ba38fedbb2">reserved_62_62</a>               : 1;
<a name="l04926"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn70xx.html#a8ea0365bcfdc85d8f29fc85d1728247d">04926</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn70xx.html#a8ea0365bcfdc85d8f29fc85d1728247d">bootdma</a>                      : 1;
<a name="l04927"></a>04927 <span class="preprocessor">#endif</span>
<a name="l04928"></a>04928 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en0__w1c.html#aef61fddf01569615a945a756e891942d">cn70xx</a>;
<a name="l04929"></a><a class="code" href="unioncvmx__ciu__intx__en0__w1c.html#a56374a4e03963b1d2e99848772e8c524">04929</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cn70xx.html">cvmx_ciu_intx_en0_w1c_cn70xx</a>   <a class="code" href="unioncvmx__ciu__intx__en0__w1c.html#a56374a4e03963b1d2e99848772e8c524">cn70xxp1</a>;
<a name="l04930"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cnf71xx.html">04930</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cnf71xx.html">cvmx_ciu_intx_en0_w1c_cnf71xx</a> {
<a name="l04931"></a>04931 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04932"></a>04932 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cnf71xx.html#a11ab803ff58e8d194a9f6eda51cbf12c">bootdma</a>                      : 1;  <span class="comment">/**&lt; Write 1 to clear Boot bus DMA engines Interrupt</span>
<a name="l04933"></a>04933 <span class="comment">                                                         enable */</span>
<a name="l04934"></a>04934     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cnf71xx.html#a6f1ff057344650ba21d12206794d22fc">reserved_62_62</a>               : 1;
<a name="l04935"></a>04935     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cnf71xx.html#ac6f63ed7722e6805da36d9eaeccc443b">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; Write 1 to clear IPD per-port counter threshold</span>
<a name="l04936"></a>04936 <span class="comment">                                                         interrupt enable */</span>
<a name="l04937"></a>04937     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cnf71xx.html#a3b362de6dc600beb19a22beada28ab9a">powiq</a>                        : 1;  <span class="comment">/**&lt; Write 1 to clear POW IQ interrupt enable */</span>
<a name="l04938"></a>04938     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cnf71xx.html#a223947d2f85016c8f066f5a8a2e2ff46">twsi2</a>                        : 1;  <span class="comment">/**&lt; Write 1 to clear 2nd TWSI Interrupt enable */</span>
<a name="l04939"></a>04939     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cnf71xx.html#a227a99c3fbe64b70c4bdc9b66ac11305">mpi</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear MPI/SPI interrupt enable */</span>
<a name="l04940"></a>04940     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cnf71xx.html#a008f734eaa59c7c0bce2277508a28a88">pcm</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear PCM/TDM interrupt enable */</span>
<a name="l04941"></a>04941     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cnf71xx.html#a09a5b504e3ef685cd75176b010baa556">usb</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear USB EHCI or OHCI Interrupt enable */</span>
<a name="l04942"></a>04942     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cnf71xx.html#ab274a8784a7febb057f8e48327660649">timer</a>                        : 4;  <span class="comment">/**&lt; Write 1 to clear General timer interrupt enables */</span>
<a name="l04943"></a>04943     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cnf71xx.html#ae9bd3e76671275005cb04064298c1159">reserved_51_51</a>               : 1;
<a name="l04944"></a>04944     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cnf71xx.html#aed666057bfd2f206779fc419ff797071">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; Write 1 to clear IPD QOS packet drop interrupt</span>
<a name="l04945"></a>04945 <span class="comment">                                                         enable */</span>
<a name="l04946"></a>04946     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cnf71xx.html#a80bfe0648d1f515134253d3964a6a39c">reserved_49_49</a>               : 1;
<a name="l04947"></a>04947     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cnf71xx.html#a29d07f81e5d66fafd5ec1d87a53d99e5">gmx_drp</a>                      : 1;  <span class="comment">/**&lt; Write 1 to clear GMX packet drop interrupt enable */</span>
<a name="l04948"></a>04948     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cnf71xx.html#ac392d9538c43ddb5b0a675189c2db1a3">trace</a>                        : 1;  <span class="comment">/**&lt; Write 1 to clear Trace buffer interrupt enable */</span>
<a name="l04949"></a>04949     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cnf71xx.html#a4480adda9d286bb064a870bee6e6de20">rml</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear RML Interrupt enable */</span>
<a name="l04950"></a>04950     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cnf71xx.html#a38e55b1046a6bd0805b90fdae9c315ec">twsi</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear TWSI Interrupt enable */</span>
<a name="l04951"></a>04951     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cnf71xx.html#a80d06db770f3f91dc0bc5e53882e5561">reserved_44_44</a>               : 1;
<a name="l04952"></a>04952     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cnf71xx.html#a5506f883e9dc047723966d22b1022312">pci_msi</a>                      : 4;  <span class="comment">/**&lt; Write 1s to clear PCIe MSI enables */</span>
<a name="l04953"></a>04953     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cnf71xx.html#a4ce290e6455a1575c95fb0e02128cdb8">pci_int</a>                      : 4;  <span class="comment">/**&lt; Write 1s to clear PCIe INTA/B/C/D enables */</span>
<a name="l04954"></a>04954     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cnf71xx.html#af790fc27e6269497445c039bf7e089dc">uart</a>                         : 2;  <span class="comment">/**&lt; Write 1s to clear UART interrupt enables */</span>
<a name="l04955"></a>04955     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cnf71xx.html#ad98096bc1f6beb541ffc3c0b5f9ba1c3">mbox</a>                         : 2;  <span class="comment">/**&lt; Write 1s to clear mailbox/PCIe interrupt</span>
<a name="l04956"></a>04956 <span class="comment">                                                         enables */</span>
<a name="l04957"></a>04957     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cnf71xx.html#a266ca137d33fc9cdea2237c5ab68f03d">gpio</a>                         : 16; <span class="comment">/**&lt; Write 1s to clear GPIO interrupt enables */</span>
<a name="l04958"></a>04958     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cnf71xx.html#a4bfaf0fc6cd643fac855be9839494590">workq</a>                        : 16; <span class="comment">/**&lt; Write 1s to clear work queue interrupt enables */</span>
<a name="l04959"></a>04959 <span class="preprocessor">#else</span>
<a name="l04960"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cnf71xx.html#a4bfaf0fc6cd643fac855be9839494590">04960</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cnf71xx.html#a4bfaf0fc6cd643fac855be9839494590">workq</a>                        : 16;
<a name="l04961"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cnf71xx.html#a266ca137d33fc9cdea2237c5ab68f03d">04961</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cnf71xx.html#a266ca137d33fc9cdea2237c5ab68f03d">gpio</a>                         : 16;
<a name="l04962"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cnf71xx.html#ad98096bc1f6beb541ffc3c0b5f9ba1c3">04962</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cnf71xx.html#ad98096bc1f6beb541ffc3c0b5f9ba1c3">mbox</a>                         : 2;
<a name="l04963"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cnf71xx.html#af790fc27e6269497445c039bf7e089dc">04963</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cnf71xx.html#af790fc27e6269497445c039bf7e089dc">uart</a>                         : 2;
<a name="l04964"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cnf71xx.html#a4ce290e6455a1575c95fb0e02128cdb8">04964</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cnf71xx.html#a4ce290e6455a1575c95fb0e02128cdb8">pci_int</a>                      : 4;
<a name="l04965"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cnf71xx.html#a5506f883e9dc047723966d22b1022312">04965</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cnf71xx.html#a5506f883e9dc047723966d22b1022312">pci_msi</a>                      : 4;
<a name="l04966"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cnf71xx.html#a80d06db770f3f91dc0bc5e53882e5561">04966</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cnf71xx.html#a80d06db770f3f91dc0bc5e53882e5561">reserved_44_44</a>               : 1;
<a name="l04967"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cnf71xx.html#a38e55b1046a6bd0805b90fdae9c315ec">04967</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cnf71xx.html#a38e55b1046a6bd0805b90fdae9c315ec">twsi</a>                         : 1;
<a name="l04968"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cnf71xx.html#a4480adda9d286bb064a870bee6e6de20">04968</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cnf71xx.html#a4480adda9d286bb064a870bee6e6de20">rml</a>                          : 1;
<a name="l04969"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cnf71xx.html#ac392d9538c43ddb5b0a675189c2db1a3">04969</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cnf71xx.html#ac392d9538c43ddb5b0a675189c2db1a3">trace</a>                        : 1;
<a name="l04970"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cnf71xx.html#a29d07f81e5d66fafd5ec1d87a53d99e5">04970</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cnf71xx.html#a29d07f81e5d66fafd5ec1d87a53d99e5">gmx_drp</a>                      : 1;
<a name="l04971"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cnf71xx.html#a80bfe0648d1f515134253d3964a6a39c">04971</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cnf71xx.html#a80bfe0648d1f515134253d3964a6a39c">reserved_49_49</a>               : 1;
<a name="l04972"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cnf71xx.html#aed666057bfd2f206779fc419ff797071">04972</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cnf71xx.html#aed666057bfd2f206779fc419ff797071">ipd_drp</a>                      : 1;
<a name="l04973"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cnf71xx.html#ae9bd3e76671275005cb04064298c1159">04973</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cnf71xx.html#ae9bd3e76671275005cb04064298c1159">reserved_51_51</a>               : 1;
<a name="l04974"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cnf71xx.html#ab274a8784a7febb057f8e48327660649">04974</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cnf71xx.html#ab274a8784a7febb057f8e48327660649">timer</a>                        : 4;
<a name="l04975"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cnf71xx.html#a09a5b504e3ef685cd75176b010baa556">04975</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cnf71xx.html#a09a5b504e3ef685cd75176b010baa556">usb</a>                          : 1;
<a name="l04976"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cnf71xx.html#a008f734eaa59c7c0bce2277508a28a88">04976</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cnf71xx.html#a008f734eaa59c7c0bce2277508a28a88">pcm</a>                          : 1;
<a name="l04977"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cnf71xx.html#a227a99c3fbe64b70c4bdc9b66ac11305">04977</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cnf71xx.html#a227a99c3fbe64b70c4bdc9b66ac11305">mpi</a>                          : 1;
<a name="l04978"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cnf71xx.html#a223947d2f85016c8f066f5a8a2e2ff46">04978</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cnf71xx.html#a223947d2f85016c8f066f5a8a2e2ff46">twsi2</a>                        : 1;
<a name="l04979"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cnf71xx.html#a3b362de6dc600beb19a22beada28ab9a">04979</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cnf71xx.html#a3b362de6dc600beb19a22beada28ab9a">powiq</a>                        : 1;
<a name="l04980"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cnf71xx.html#ac6f63ed7722e6805da36d9eaeccc443b">04980</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cnf71xx.html#ac6f63ed7722e6805da36d9eaeccc443b">ipdppthr</a>                     : 1;
<a name="l04981"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cnf71xx.html#a6f1ff057344650ba21d12206794d22fc">04981</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cnf71xx.html#a6f1ff057344650ba21d12206794d22fc">reserved_62_62</a>               : 1;
<a name="l04982"></a><a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cnf71xx.html#a11ab803ff58e8d194a9f6eda51cbf12c">04982</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1c_1_1cvmx__ciu__intx__en0__w1c__cnf71xx.html#a11ab803ff58e8d194a9f6eda51cbf12c">bootdma</a>                      : 1;
<a name="l04983"></a>04983 <span class="preprocessor">#endif</span>
<a name="l04984"></a>04984 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en0__w1c.html#a989e800f89ba4386c423a992b7362f28">cnf71xx</a>;
<a name="l04985"></a>04985 };
<a name="l04986"></a><a class="code" href="cvmx-ciu-defs_8h.html#a086d46c660d9f6f7a2a31c4190b65ccf">04986</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__intx__en0__w1c.html" title="cvmx_ciu_int::_en0_w1c">cvmx_ciu_intx_en0_w1c</a> <a class="code" href="unioncvmx__ciu__intx__en0__w1c.html" title="cvmx_ciu_int::_en0_w1c">cvmx_ciu_intx_en0_w1c_t</a>;
<a name="l04987"></a>04987 <span class="comment"></span>
<a name="l04988"></a>04988 <span class="comment">/**</span>
<a name="l04989"></a>04989 <span class="comment"> * cvmx_ciu_int#_en0_w1s</span>
<a name="l04990"></a>04990 <span class="comment"> *</span>
<a name="l04991"></a>04991 <span class="comment"> * Write-1-to-set version of the CIU_INTx_EN0 register, read back corresponding CIU_INTx_EN0</span>
<a name="l04992"></a>04992 <span class="comment"> * value.</span>
<a name="l04993"></a>04993 <span class="comment"> * CIU_INT33_EN0_W1S is reserved.</span>
<a name="l04994"></a>04994 <span class="comment"> */</span>
<a name="l04995"></a><a class="code" href="unioncvmx__ciu__intx__en0__w1s.html">04995</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__intx__en0__w1s.html" title="cvmx_ciu_int::_en0_w1s">cvmx_ciu_intx_en0_w1s</a> {
<a name="l04996"></a><a class="code" href="unioncvmx__ciu__intx__en0__w1s.html#a29e48e119c5b15c74cc3da19a79ec92c">04996</a>     uint64_t <a class="code" href="unioncvmx__ciu__intx__en0__w1s.html#a29e48e119c5b15c74cc3da19a79ec92c">u64</a>;
<a name="l04997"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__s.html">04997</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__s.html">cvmx_ciu_intx_en0_w1s_s</a> {
<a name="l04998"></a>04998 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04999"></a>04999 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__s.html#ab48559c1a51b5253c9810f3a90f77d97">bootdma</a>                      : 1;  <span class="comment">/**&lt; Write 1 to set Boot bus DMA engines Interrupt</span>
<a name="l05000"></a>05000 <span class="comment">                                                         enable */</span>
<a name="l05001"></a>05001     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__s.html#a96d1fcfd9cc89fe6e73b007538ece3dd">mii</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set RGMII/MII/MIX Interface 0 Interrupt</span>
<a name="l05002"></a>05002 <span class="comment">                                                         enable */</span>
<a name="l05003"></a>05003     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__s.html#a359f01cec0967f53d18535a33ef774c2">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; Write 1 to set IPD per-port counter threshold</span>
<a name="l05004"></a>05004 <span class="comment">                                                         interrupt enable */</span>
<a name="l05005"></a>05005     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__s.html#a5930d94459be8cb79ce75e0ce96c81c4">powiq</a>                        : 1;  <span class="comment">/**&lt; Write 1 to set POW IQ interrupt enable */</span>
<a name="l05006"></a>05006     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__s.html#ab1614504b0b13c658afb7dfd0f3858d7">twsi2</a>                        : 1;  <span class="comment">/**&lt; Write 1 to set 2nd TWSI Interrupt enable */</span>
<a name="l05007"></a>05007     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__s.html#a48bd87ee850a5c6ab07745a89d04de90">mpi</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set MPI/SPI interrupt enable */</span>
<a name="l05008"></a>05008     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__s.html#a94fc395c54f5f355c5f8bac693502799">pcm</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set PCM/TDM interrupt enable */</span>
<a name="l05009"></a>05009     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__s.html#a986030af4d43765dec2393969864e35f">usb</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set USB EHCI or OHCI Interrupt enable */</span>
<a name="l05010"></a>05010     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__s.html#a6942462b8fe1bd4e7dcc0f182b8280e9">timer</a>                        : 4;  <span class="comment">/**&lt; Write 1 to set General timer interrupt enables */</span>
<a name="l05011"></a>05011     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__s.html#ad508f729bcf6faa4c29d067b4ad6a0e2">key_zero</a>                     : 1;  <span class="comment">/**&lt; Key Zeroization interrupt */</span>
<a name="l05012"></a>05012     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__s.html#a9ce4d62ebf72653ef9be71cbd7267626">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; Write 1 to set IPD QOS packet drop interrupt</span>
<a name="l05013"></a>05013 <span class="comment">                                                         enable */</span>
<a name="l05014"></a>05014     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__s.html#a426eb08dfbf04b4e9439bace1f5248a3">gmx_drp</a>                      : 2;  <span class="comment">/**&lt; Write 1 to set GMX packet drop interrupt enable */</span>
<a name="l05015"></a>05015     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__s.html#a24db2ddf16965a345be6862f82c2057e">trace</a>                        : 1;  <span class="comment">/**&lt; Write 1 to set Trace buffer interrupt enable */</span>
<a name="l05016"></a>05016     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__s.html#a7dfd1cc3fdfe194f02135b114760cec1">rml</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set RML Interrupt enable */</span>
<a name="l05017"></a>05017     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__s.html#a5da07f61299b6d77d3a49bd3325bb134">twsi</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set TWSI Interrupt enable */</span>
<a name="l05018"></a>05018     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__s.html#a21dc58d80baf667403142d019c6e908e">reserved_44_44</a>               : 1;
<a name="l05019"></a>05019     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__s.html#a20e65fb1135394104e7bb6532020c569">pci_msi</a>                      : 4;  <span class="comment">/**&lt; Write 1s to set PCIe MSI enables */</span>
<a name="l05020"></a>05020     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__s.html#ae5a4d5eed3ff77220d6c744e13958377">pci_int</a>                      : 4;  <span class="comment">/**&lt; Write 1s to set PCIe INTA/B/C/D enables */</span>
<a name="l05021"></a>05021     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__s.html#ac539823f3bb3cf7b1d172db1708a5c31">uart</a>                         : 2;  <span class="comment">/**&lt; Write 1s to set UART interrupt enables */</span>
<a name="l05022"></a>05022     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__s.html#aa3a26357d9b4f145cd651a9248d40c44">mbox</a>                         : 2;  <span class="comment">/**&lt; Write 1s to set mailbox/PCIe interrupt</span>
<a name="l05023"></a>05023 <span class="comment">                                                         enables */</span>
<a name="l05024"></a>05024     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__s.html#a305d1c023e18cfbe7c963e8cbca38f7a">gpio</a>                         : 16; <span class="comment">/**&lt; Write 1s to set GPIO interrupt enables */</span>
<a name="l05025"></a>05025     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__s.html#a6a19029f93f9e6055e5e6cd170951ae6">workq</a>                        : 16; <span class="comment">/**&lt; Write 1s to set work queue interrupt enables */</span>
<a name="l05026"></a>05026 <span class="preprocessor">#else</span>
<a name="l05027"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__s.html#a6a19029f93f9e6055e5e6cd170951ae6">05027</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__s.html#a6a19029f93f9e6055e5e6cd170951ae6">workq</a>                        : 16;
<a name="l05028"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__s.html#a305d1c023e18cfbe7c963e8cbca38f7a">05028</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__s.html#a305d1c023e18cfbe7c963e8cbca38f7a">gpio</a>                         : 16;
<a name="l05029"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__s.html#aa3a26357d9b4f145cd651a9248d40c44">05029</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__s.html#aa3a26357d9b4f145cd651a9248d40c44">mbox</a>                         : 2;
<a name="l05030"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__s.html#ac539823f3bb3cf7b1d172db1708a5c31">05030</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__s.html#ac539823f3bb3cf7b1d172db1708a5c31">uart</a>                         : 2;
<a name="l05031"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__s.html#ae5a4d5eed3ff77220d6c744e13958377">05031</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__s.html#ae5a4d5eed3ff77220d6c744e13958377">pci_int</a>                      : 4;
<a name="l05032"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__s.html#a20e65fb1135394104e7bb6532020c569">05032</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__s.html#a20e65fb1135394104e7bb6532020c569">pci_msi</a>                      : 4;
<a name="l05033"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__s.html#a21dc58d80baf667403142d019c6e908e">05033</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__s.html#a21dc58d80baf667403142d019c6e908e">reserved_44_44</a>               : 1;
<a name="l05034"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__s.html#a5da07f61299b6d77d3a49bd3325bb134">05034</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__s.html#a5da07f61299b6d77d3a49bd3325bb134">twsi</a>                         : 1;
<a name="l05035"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__s.html#a7dfd1cc3fdfe194f02135b114760cec1">05035</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__s.html#a7dfd1cc3fdfe194f02135b114760cec1">rml</a>                          : 1;
<a name="l05036"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__s.html#a24db2ddf16965a345be6862f82c2057e">05036</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__s.html#a24db2ddf16965a345be6862f82c2057e">trace</a>                        : 1;
<a name="l05037"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__s.html#a426eb08dfbf04b4e9439bace1f5248a3">05037</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__s.html#a426eb08dfbf04b4e9439bace1f5248a3">gmx_drp</a>                      : 2;
<a name="l05038"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__s.html#a9ce4d62ebf72653ef9be71cbd7267626">05038</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__s.html#a9ce4d62ebf72653ef9be71cbd7267626">ipd_drp</a>                      : 1;
<a name="l05039"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__s.html#ad508f729bcf6faa4c29d067b4ad6a0e2">05039</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__s.html#ad508f729bcf6faa4c29d067b4ad6a0e2">key_zero</a>                     : 1;
<a name="l05040"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__s.html#a6942462b8fe1bd4e7dcc0f182b8280e9">05040</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__s.html#a6942462b8fe1bd4e7dcc0f182b8280e9">timer</a>                        : 4;
<a name="l05041"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__s.html#a986030af4d43765dec2393969864e35f">05041</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__s.html#a986030af4d43765dec2393969864e35f">usb</a>                          : 1;
<a name="l05042"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__s.html#a94fc395c54f5f355c5f8bac693502799">05042</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__s.html#a94fc395c54f5f355c5f8bac693502799">pcm</a>                          : 1;
<a name="l05043"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__s.html#a48bd87ee850a5c6ab07745a89d04de90">05043</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__s.html#a48bd87ee850a5c6ab07745a89d04de90">mpi</a>                          : 1;
<a name="l05044"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__s.html#ab1614504b0b13c658afb7dfd0f3858d7">05044</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__s.html#ab1614504b0b13c658afb7dfd0f3858d7">twsi2</a>                        : 1;
<a name="l05045"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__s.html#a5930d94459be8cb79ce75e0ce96c81c4">05045</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__s.html#a5930d94459be8cb79ce75e0ce96c81c4">powiq</a>                        : 1;
<a name="l05046"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__s.html#a359f01cec0967f53d18535a33ef774c2">05046</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__s.html#a359f01cec0967f53d18535a33ef774c2">ipdppthr</a>                     : 1;
<a name="l05047"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__s.html#a96d1fcfd9cc89fe6e73b007538ece3dd">05047</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__s.html#a96d1fcfd9cc89fe6e73b007538ece3dd">mii</a>                          : 1;
<a name="l05048"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__s.html#ab48559c1a51b5253c9810f3a90f77d97">05048</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__s.html#ab48559c1a51b5253c9810f3a90f77d97">bootdma</a>                      : 1;
<a name="l05049"></a>05049 <span class="preprocessor">#endif</span>
<a name="l05050"></a>05050 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en0__w1s.html#acfe275a057d71174124f12dc9cd8fb04">s</a>;
<a name="l05051"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn52xx.html">05051</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn52xx.html">cvmx_ciu_intx_en0_w1s_cn52xx</a> {
<a name="l05052"></a>05052 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05053"></a>05053 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn52xx.html#aebf139a36dfd961554ae046c524c1c54">bootdma</a>                      : 1;  <span class="comment">/**&lt; Boot bus DMA engines Interrupt */</span>
<a name="l05054"></a>05054     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn52xx.html#a8af66734e7cb5078bd88d33d86fbaf84">mii</a>                          : 1;  <span class="comment">/**&lt; MII Interface Interrupt */</span>
<a name="l05055"></a>05055     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn52xx.html#a5cc3698fc9de9bbca01a5bc6e8d19be6">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; IPD per-port counter threshold interrupt */</span>
<a name="l05056"></a>05056     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn52xx.html#a9a63cbe5844e1d38cf3c204e2c9bc6ff">powiq</a>                        : 1;  <span class="comment">/**&lt; POW IQ interrupt */</span>
<a name="l05057"></a>05057     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn52xx.html#abf7e8702034a0367c35674ed253f0d03">twsi2</a>                        : 1;  <span class="comment">/**&lt; 2nd TWSI Interrupt */</span>
<a name="l05058"></a>05058     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn52xx.html#a7f62deee92dc9112c42de0c360632fb6">reserved_57_58</a>               : 2;
<a name="l05059"></a>05059     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn52xx.html#a45d9e223d31baeca4c2b3837082bdd61">usb</a>                          : 1;  <span class="comment">/**&lt; USB Interrupt */</span>
<a name="l05060"></a>05060     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn52xx.html#abb0f28b697f2d5fba4b68b3103532a64">timer</a>                        : 4;  <span class="comment">/**&lt; General timer interrupts */</span>
<a name="l05061"></a>05061     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn52xx.html#ac6ea09d49c5c16dc66e7bbd3cc9f4bf8">reserved_51_51</a>               : 1;
<a name="l05062"></a>05062     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn52xx.html#a74aba40f33c7fabf5f9b5d60e984e680">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; IPD QOS packet drop */</span>
<a name="l05063"></a>05063     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn52xx.html#aa31b1d6a804dc65a0059c28c8b365960">reserved_49_49</a>               : 1;
<a name="l05064"></a>05064     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn52xx.html#a6ce7de79539d6e0ee3125aea1394ed75">gmx_drp</a>                      : 1;  <span class="comment">/**&lt; GMX packet drop */</span>
<a name="l05065"></a>05065     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn52xx.html#aaafff99021dfafb6e4f1099b01886842">trace</a>                        : 1;  <span class="comment">/**&lt; L2C has the CMB trace buffer */</span>
<a name="l05066"></a>05066     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn52xx.html#a78fb00bb44b063bc702dde205161564b">rml</a>                          : 1;  <span class="comment">/**&lt; RML Interrupt */</span>
<a name="l05067"></a>05067     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn52xx.html#a84d5c5582a53f329f8645f92f6745eb1">twsi</a>                         : 1;  <span class="comment">/**&lt; TWSI Interrupt */</span>
<a name="l05068"></a>05068     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn52xx.html#ad9493a22f158b5c98221864ba4ba02c1">reserved_44_44</a>               : 1;
<a name="l05069"></a>05069     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn52xx.html#a435648e9bbc1fa4c91eb38baa0c811b3">pci_msi</a>                      : 4;  <span class="comment">/**&lt; PCI MSI */</span>
<a name="l05070"></a>05070     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn52xx.html#a63cfa13c1dcf0949a917b29172b75616">pci_int</a>                      : 4;  <span class="comment">/**&lt; PCI INTA/B/C/D */</span>
<a name="l05071"></a>05071     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn52xx.html#a564e470e76210d8c6e7929f7f1bb3d8c">uart</a>                         : 2;  <span class="comment">/**&lt; Two UART interrupts */</span>
<a name="l05072"></a>05072     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn52xx.html#ae0ba30fb17a02474e587902f4825f376">mbox</a>                         : 2;  <span class="comment">/**&lt; Two mailbox/PCI interrupts */</span>
<a name="l05073"></a>05073     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn52xx.html#a1d7bbca3d3d46d6dae36d6223183c786">gpio</a>                         : 16; <span class="comment">/**&lt; 16 GPIO interrupts */</span>
<a name="l05074"></a>05074     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn52xx.html#a15a4b7f35f91e8c28a26db21562e8e56">workq</a>                        : 16; <span class="comment">/**&lt; 16 work queue interrupts */</span>
<a name="l05075"></a>05075 <span class="preprocessor">#else</span>
<a name="l05076"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn52xx.html#a15a4b7f35f91e8c28a26db21562e8e56">05076</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn52xx.html#a15a4b7f35f91e8c28a26db21562e8e56">workq</a>                        : 16;
<a name="l05077"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn52xx.html#a1d7bbca3d3d46d6dae36d6223183c786">05077</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn52xx.html#a1d7bbca3d3d46d6dae36d6223183c786">gpio</a>                         : 16;
<a name="l05078"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn52xx.html#ae0ba30fb17a02474e587902f4825f376">05078</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn52xx.html#ae0ba30fb17a02474e587902f4825f376">mbox</a>                         : 2;
<a name="l05079"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn52xx.html#a564e470e76210d8c6e7929f7f1bb3d8c">05079</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn52xx.html#a564e470e76210d8c6e7929f7f1bb3d8c">uart</a>                         : 2;
<a name="l05080"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn52xx.html#a63cfa13c1dcf0949a917b29172b75616">05080</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn52xx.html#a63cfa13c1dcf0949a917b29172b75616">pci_int</a>                      : 4;
<a name="l05081"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn52xx.html#a435648e9bbc1fa4c91eb38baa0c811b3">05081</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn52xx.html#a435648e9bbc1fa4c91eb38baa0c811b3">pci_msi</a>                      : 4;
<a name="l05082"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn52xx.html#ad9493a22f158b5c98221864ba4ba02c1">05082</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn52xx.html#ad9493a22f158b5c98221864ba4ba02c1">reserved_44_44</a>               : 1;
<a name="l05083"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn52xx.html#a84d5c5582a53f329f8645f92f6745eb1">05083</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn52xx.html#a84d5c5582a53f329f8645f92f6745eb1">twsi</a>                         : 1;
<a name="l05084"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn52xx.html#a78fb00bb44b063bc702dde205161564b">05084</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn52xx.html#a78fb00bb44b063bc702dde205161564b">rml</a>                          : 1;
<a name="l05085"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn52xx.html#aaafff99021dfafb6e4f1099b01886842">05085</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn52xx.html#aaafff99021dfafb6e4f1099b01886842">trace</a>                        : 1;
<a name="l05086"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn52xx.html#a6ce7de79539d6e0ee3125aea1394ed75">05086</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn52xx.html#a6ce7de79539d6e0ee3125aea1394ed75">gmx_drp</a>                      : 1;
<a name="l05087"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn52xx.html#aa31b1d6a804dc65a0059c28c8b365960">05087</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn52xx.html#aa31b1d6a804dc65a0059c28c8b365960">reserved_49_49</a>               : 1;
<a name="l05088"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn52xx.html#a74aba40f33c7fabf5f9b5d60e984e680">05088</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn52xx.html#a74aba40f33c7fabf5f9b5d60e984e680">ipd_drp</a>                      : 1;
<a name="l05089"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn52xx.html#ac6ea09d49c5c16dc66e7bbd3cc9f4bf8">05089</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn52xx.html#ac6ea09d49c5c16dc66e7bbd3cc9f4bf8">reserved_51_51</a>               : 1;
<a name="l05090"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn52xx.html#abb0f28b697f2d5fba4b68b3103532a64">05090</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn52xx.html#abb0f28b697f2d5fba4b68b3103532a64">timer</a>                        : 4;
<a name="l05091"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn52xx.html#a45d9e223d31baeca4c2b3837082bdd61">05091</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn52xx.html#a45d9e223d31baeca4c2b3837082bdd61">usb</a>                          : 1;
<a name="l05092"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn52xx.html#a7f62deee92dc9112c42de0c360632fb6">05092</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn52xx.html#a7f62deee92dc9112c42de0c360632fb6">reserved_57_58</a>               : 2;
<a name="l05093"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn52xx.html#abf7e8702034a0367c35674ed253f0d03">05093</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn52xx.html#abf7e8702034a0367c35674ed253f0d03">twsi2</a>                        : 1;
<a name="l05094"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn52xx.html#a9a63cbe5844e1d38cf3c204e2c9bc6ff">05094</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn52xx.html#a9a63cbe5844e1d38cf3c204e2c9bc6ff">powiq</a>                        : 1;
<a name="l05095"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn52xx.html#a5cc3698fc9de9bbca01a5bc6e8d19be6">05095</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn52xx.html#a5cc3698fc9de9bbca01a5bc6e8d19be6">ipdppthr</a>                     : 1;
<a name="l05096"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn52xx.html#a8af66734e7cb5078bd88d33d86fbaf84">05096</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn52xx.html#a8af66734e7cb5078bd88d33d86fbaf84">mii</a>                          : 1;
<a name="l05097"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn52xx.html#aebf139a36dfd961554ae046c524c1c54">05097</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn52xx.html#aebf139a36dfd961554ae046c524c1c54">bootdma</a>                      : 1;
<a name="l05098"></a>05098 <span class="preprocessor">#endif</span>
<a name="l05099"></a>05099 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en0__w1s.html#a783443d482b4f54eac1a6f1a423e8371">cn52xx</a>;
<a name="l05100"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn56xx.html">05100</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn56xx.html">cvmx_ciu_intx_en0_w1s_cn56xx</a> {
<a name="l05101"></a>05101 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05102"></a>05102 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn56xx.html#a2152c06e7ce32721d016167545663e24">bootdma</a>                      : 1;  <span class="comment">/**&lt; Boot bus DMA engines Interrupt */</span>
<a name="l05103"></a>05103     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn56xx.html#a5cae612388a22e3b728d2f399d9f1f18">mii</a>                          : 1;  <span class="comment">/**&lt; MII Interface Interrupt */</span>
<a name="l05104"></a>05104     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn56xx.html#af8a2b7bde0e3a6970a79b1123003a7d7">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; IPD per-port counter threshold interrupt */</span>
<a name="l05105"></a>05105     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn56xx.html#a10f2c4d556c288ac6cc4096495b7a63d">powiq</a>                        : 1;  <span class="comment">/**&lt; POW IQ interrupt */</span>
<a name="l05106"></a>05106     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn56xx.html#a21fd3a7735eddb0d79ad77d3de2ca78a">twsi2</a>                        : 1;  <span class="comment">/**&lt; 2nd TWSI Interrupt */</span>
<a name="l05107"></a>05107     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn56xx.html#a776e0b02f6f89438b991938a7825608e">reserved_57_58</a>               : 2;
<a name="l05108"></a>05108     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn56xx.html#aa67a673df05e433d50e18cf1b32d68d7">usb</a>                          : 1;  <span class="comment">/**&lt; USB Interrupt */</span>
<a name="l05109"></a>05109     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn56xx.html#acbc6bb638fc7c5d01362cbc35e4369a3">timer</a>                        : 4;  <span class="comment">/**&lt; General timer interrupts */</span>
<a name="l05110"></a>05110     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn56xx.html#acee50ddcdb1e4ae1333abcd795d87fb4">key_zero</a>                     : 1;  <span class="comment">/**&lt; Key Zeroization interrupt */</span>
<a name="l05111"></a>05111     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn56xx.html#a2bc4d67a64c45ef41c7606aa3a1df9ff">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; IPD QOS packet drop */</span>
<a name="l05112"></a>05112     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn56xx.html#a370f442313c3e4b6b727a7dae87ff9b7">gmx_drp</a>                      : 2;  <span class="comment">/**&lt; GMX packet drop */</span>
<a name="l05113"></a>05113     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn56xx.html#a11fc252c69ddf3988ad8742c277b2df5">trace</a>                        : 1;  <span class="comment">/**&lt; L2C has the CMB trace buffer */</span>
<a name="l05114"></a>05114     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn56xx.html#a1dd43224a164d58a106d9fdad9514151">rml</a>                          : 1;  <span class="comment">/**&lt; RML Interrupt */</span>
<a name="l05115"></a>05115     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn56xx.html#ac29e0a1b966990980826e50928906263">twsi</a>                         : 1;  <span class="comment">/**&lt; TWSI Interrupt */</span>
<a name="l05116"></a>05116     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn56xx.html#a3de62940d0dd275c2fb18122d9a12a69">reserved_44_44</a>               : 1;
<a name="l05117"></a>05117     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn56xx.html#a965f9410fe7b896bdae4f4a77aba2497">pci_msi</a>                      : 4;  <span class="comment">/**&lt; PCI MSI */</span>
<a name="l05118"></a>05118     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn56xx.html#aaf131645be1821a763b77bd026fd268d">pci_int</a>                      : 4;  <span class="comment">/**&lt; PCI INTA/B/C/D */</span>
<a name="l05119"></a>05119     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn56xx.html#aa9fdde5e8bdf835bee5a63ad6bd53d30">uart</a>                         : 2;  <span class="comment">/**&lt; Two UART interrupts */</span>
<a name="l05120"></a>05120     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn56xx.html#a1ea0b0e2c2e4e37d2bbc8295762c9cff">mbox</a>                         : 2;  <span class="comment">/**&lt; Two mailbox/PCI interrupts */</span>
<a name="l05121"></a>05121     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn56xx.html#aeadb9d1d9a6bacb739fe764dedfd989b">gpio</a>                         : 16; <span class="comment">/**&lt; 16 GPIO interrupts */</span>
<a name="l05122"></a>05122     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn56xx.html#aa28829360bc9b8a8a8afefdc14117b95">workq</a>                        : 16; <span class="comment">/**&lt; 16 work queue interrupts */</span>
<a name="l05123"></a>05123 <span class="preprocessor">#else</span>
<a name="l05124"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn56xx.html#aa28829360bc9b8a8a8afefdc14117b95">05124</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn56xx.html#aa28829360bc9b8a8a8afefdc14117b95">workq</a>                        : 16;
<a name="l05125"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn56xx.html#aeadb9d1d9a6bacb739fe764dedfd989b">05125</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn56xx.html#aeadb9d1d9a6bacb739fe764dedfd989b">gpio</a>                         : 16;
<a name="l05126"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn56xx.html#a1ea0b0e2c2e4e37d2bbc8295762c9cff">05126</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn56xx.html#a1ea0b0e2c2e4e37d2bbc8295762c9cff">mbox</a>                         : 2;
<a name="l05127"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn56xx.html#aa9fdde5e8bdf835bee5a63ad6bd53d30">05127</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn56xx.html#aa9fdde5e8bdf835bee5a63ad6bd53d30">uart</a>                         : 2;
<a name="l05128"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn56xx.html#aaf131645be1821a763b77bd026fd268d">05128</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn56xx.html#aaf131645be1821a763b77bd026fd268d">pci_int</a>                      : 4;
<a name="l05129"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn56xx.html#a965f9410fe7b896bdae4f4a77aba2497">05129</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn56xx.html#a965f9410fe7b896bdae4f4a77aba2497">pci_msi</a>                      : 4;
<a name="l05130"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn56xx.html#a3de62940d0dd275c2fb18122d9a12a69">05130</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn56xx.html#a3de62940d0dd275c2fb18122d9a12a69">reserved_44_44</a>               : 1;
<a name="l05131"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn56xx.html#ac29e0a1b966990980826e50928906263">05131</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn56xx.html#ac29e0a1b966990980826e50928906263">twsi</a>                         : 1;
<a name="l05132"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn56xx.html#a1dd43224a164d58a106d9fdad9514151">05132</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn56xx.html#a1dd43224a164d58a106d9fdad9514151">rml</a>                          : 1;
<a name="l05133"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn56xx.html#a11fc252c69ddf3988ad8742c277b2df5">05133</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn56xx.html#a11fc252c69ddf3988ad8742c277b2df5">trace</a>                        : 1;
<a name="l05134"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn56xx.html#a370f442313c3e4b6b727a7dae87ff9b7">05134</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn56xx.html#a370f442313c3e4b6b727a7dae87ff9b7">gmx_drp</a>                      : 2;
<a name="l05135"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn56xx.html#a2bc4d67a64c45ef41c7606aa3a1df9ff">05135</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn56xx.html#a2bc4d67a64c45ef41c7606aa3a1df9ff">ipd_drp</a>                      : 1;
<a name="l05136"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn56xx.html#acee50ddcdb1e4ae1333abcd795d87fb4">05136</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn56xx.html#acee50ddcdb1e4ae1333abcd795d87fb4">key_zero</a>                     : 1;
<a name="l05137"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn56xx.html#acbc6bb638fc7c5d01362cbc35e4369a3">05137</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn56xx.html#acbc6bb638fc7c5d01362cbc35e4369a3">timer</a>                        : 4;
<a name="l05138"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn56xx.html#aa67a673df05e433d50e18cf1b32d68d7">05138</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn56xx.html#aa67a673df05e433d50e18cf1b32d68d7">usb</a>                          : 1;
<a name="l05139"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn56xx.html#a776e0b02f6f89438b991938a7825608e">05139</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn56xx.html#a776e0b02f6f89438b991938a7825608e">reserved_57_58</a>               : 2;
<a name="l05140"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn56xx.html#a21fd3a7735eddb0d79ad77d3de2ca78a">05140</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn56xx.html#a21fd3a7735eddb0d79ad77d3de2ca78a">twsi2</a>                        : 1;
<a name="l05141"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn56xx.html#a10f2c4d556c288ac6cc4096495b7a63d">05141</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn56xx.html#a10f2c4d556c288ac6cc4096495b7a63d">powiq</a>                        : 1;
<a name="l05142"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn56xx.html#af8a2b7bde0e3a6970a79b1123003a7d7">05142</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn56xx.html#af8a2b7bde0e3a6970a79b1123003a7d7">ipdppthr</a>                     : 1;
<a name="l05143"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn56xx.html#a5cae612388a22e3b728d2f399d9f1f18">05143</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn56xx.html#a5cae612388a22e3b728d2f399d9f1f18">mii</a>                          : 1;
<a name="l05144"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn56xx.html#a2152c06e7ce32721d016167545663e24">05144</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn56xx.html#a2152c06e7ce32721d016167545663e24">bootdma</a>                      : 1;
<a name="l05145"></a>05145 <span class="preprocessor">#endif</span>
<a name="l05146"></a>05146 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en0__w1s.html#aa8051dea04dad2c6c604d77f1f784875">cn56xx</a>;
<a name="l05147"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn58xx.html">05147</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn58xx.html">cvmx_ciu_intx_en0_w1s_cn58xx</a> {
<a name="l05148"></a>05148 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05149"></a>05149 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn58xx.html#a163fe9cdcfc0eb5cde5edcd2038d67e7">reserved_56_63</a>               : 8;
<a name="l05150"></a>05150     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn58xx.html#a1fc584668114fc6858f62166da77f746">timer</a>                        : 4;  <span class="comment">/**&lt; General timer interrupts */</span>
<a name="l05151"></a>05151     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn58xx.html#a933199114e5e15618482e714c3b11aaf">key_zero</a>                     : 1;  <span class="comment">/**&lt; Key Zeroization interrupt */</span>
<a name="l05152"></a>05152     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn58xx.html#aa581b39a500486274c2097767ef61bd3">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; IPD QOS packet drop */</span>
<a name="l05153"></a>05153     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn58xx.html#a99eb410ca4409c7c00134c162177451a">gmx_drp</a>                      : 2;  <span class="comment">/**&lt; GMX packet drop */</span>
<a name="l05154"></a>05154     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn58xx.html#a798764f1b672ef8e31242cf38ebaf8e3">trace</a>                        : 1;  <span class="comment">/**&lt; L2C has the CMB trace buffer */</span>
<a name="l05155"></a>05155     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn58xx.html#a552cd032de747a2ff3083c4a1d7eaf7b">rml</a>                          : 1;  <span class="comment">/**&lt; RML Interrupt */</span>
<a name="l05156"></a>05156     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn58xx.html#ab3ad707199738fe2c0b6842c4cd79bcd">twsi</a>                         : 1;  <span class="comment">/**&lt; TWSI Interrupt */</span>
<a name="l05157"></a>05157     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn58xx.html#afc484ffd0d392105fc9a4fd356445c2f">reserved_44_44</a>               : 1;
<a name="l05158"></a>05158     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn58xx.html#ad6849f43aedd75e542d28dcc131b619c">pci_msi</a>                      : 4;  <span class="comment">/**&lt; PCI MSI */</span>
<a name="l05159"></a>05159     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn58xx.html#a5e2268cf8b3cbabac854b415aea1f409">pci_int</a>                      : 4;  <span class="comment">/**&lt; PCI INTA/B/C/D */</span>
<a name="l05160"></a>05160     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn58xx.html#a563b8a54c5eb3e9a6ae144736d0b749c">uart</a>                         : 2;  <span class="comment">/**&lt; Two UART interrupts */</span>
<a name="l05161"></a>05161     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn58xx.html#a64f6d9923d91388bcd6a0b6b9ca31e0b">mbox</a>                         : 2;  <span class="comment">/**&lt; Two mailbox/PCI interrupts */</span>
<a name="l05162"></a>05162     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn58xx.html#ad3eabd374188a491b68b92ecb24bea7d">gpio</a>                         : 16; <span class="comment">/**&lt; 16 GPIO interrupts */</span>
<a name="l05163"></a>05163     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn58xx.html#aa46c299fb578e19a33dc8a2b7cdae1c8">workq</a>                        : 16; <span class="comment">/**&lt; 16 work queue interrupts */</span>
<a name="l05164"></a>05164 <span class="preprocessor">#else</span>
<a name="l05165"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn58xx.html#aa46c299fb578e19a33dc8a2b7cdae1c8">05165</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn58xx.html#aa46c299fb578e19a33dc8a2b7cdae1c8">workq</a>                        : 16;
<a name="l05166"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn58xx.html#ad3eabd374188a491b68b92ecb24bea7d">05166</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn58xx.html#ad3eabd374188a491b68b92ecb24bea7d">gpio</a>                         : 16;
<a name="l05167"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn58xx.html#a64f6d9923d91388bcd6a0b6b9ca31e0b">05167</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn58xx.html#a64f6d9923d91388bcd6a0b6b9ca31e0b">mbox</a>                         : 2;
<a name="l05168"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn58xx.html#a563b8a54c5eb3e9a6ae144736d0b749c">05168</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn58xx.html#a563b8a54c5eb3e9a6ae144736d0b749c">uart</a>                         : 2;
<a name="l05169"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn58xx.html#a5e2268cf8b3cbabac854b415aea1f409">05169</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn58xx.html#a5e2268cf8b3cbabac854b415aea1f409">pci_int</a>                      : 4;
<a name="l05170"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn58xx.html#ad6849f43aedd75e542d28dcc131b619c">05170</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn58xx.html#ad6849f43aedd75e542d28dcc131b619c">pci_msi</a>                      : 4;
<a name="l05171"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn58xx.html#afc484ffd0d392105fc9a4fd356445c2f">05171</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn58xx.html#afc484ffd0d392105fc9a4fd356445c2f">reserved_44_44</a>               : 1;
<a name="l05172"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn58xx.html#ab3ad707199738fe2c0b6842c4cd79bcd">05172</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn58xx.html#ab3ad707199738fe2c0b6842c4cd79bcd">twsi</a>                         : 1;
<a name="l05173"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn58xx.html#a552cd032de747a2ff3083c4a1d7eaf7b">05173</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn58xx.html#a552cd032de747a2ff3083c4a1d7eaf7b">rml</a>                          : 1;
<a name="l05174"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn58xx.html#a798764f1b672ef8e31242cf38ebaf8e3">05174</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn58xx.html#a798764f1b672ef8e31242cf38ebaf8e3">trace</a>                        : 1;
<a name="l05175"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn58xx.html#a99eb410ca4409c7c00134c162177451a">05175</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn58xx.html#a99eb410ca4409c7c00134c162177451a">gmx_drp</a>                      : 2;
<a name="l05176"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn58xx.html#aa581b39a500486274c2097767ef61bd3">05176</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn58xx.html#aa581b39a500486274c2097767ef61bd3">ipd_drp</a>                      : 1;
<a name="l05177"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn58xx.html#a933199114e5e15618482e714c3b11aaf">05177</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn58xx.html#a933199114e5e15618482e714c3b11aaf">key_zero</a>                     : 1;
<a name="l05178"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn58xx.html#a1fc584668114fc6858f62166da77f746">05178</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn58xx.html#a1fc584668114fc6858f62166da77f746">timer</a>                        : 4;
<a name="l05179"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn58xx.html#a163fe9cdcfc0eb5cde5edcd2038d67e7">05179</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn58xx.html#a163fe9cdcfc0eb5cde5edcd2038d67e7">reserved_56_63</a>               : 8;
<a name="l05180"></a>05180 <span class="preprocessor">#endif</span>
<a name="l05181"></a>05181 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en0__w1s.html#aeeb5ce314af4b8820ad5b32d01d96f06">cn58xx</a>;
<a name="l05182"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn61xx.html">05182</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn61xx.html">cvmx_ciu_intx_en0_w1s_cn61xx</a> {
<a name="l05183"></a>05183 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05184"></a>05184 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn61xx.html#ae398970df89a60e286839847862a79bf">bootdma</a>                      : 1;  <span class="comment">/**&lt; Write 1 to set Boot bus DMA engines Interrupt</span>
<a name="l05185"></a>05185 <span class="comment">                                                         enable */</span>
<a name="l05186"></a>05186     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn61xx.html#aabc022734689d18eac8c1ef8a47200f0">mii</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set RGMII/MIX Interface 0 Interrupt</span>
<a name="l05187"></a>05187 <span class="comment">                                                         enable */</span>
<a name="l05188"></a>05188     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn61xx.html#ae349702fadc029f996fe158a58244def">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; Write 1 to set IPD per-port counter threshold</span>
<a name="l05189"></a>05189 <span class="comment">                                                         interrupt enable */</span>
<a name="l05190"></a>05190     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn61xx.html#a6b76c95870a36c33cb558c706680d4b0">powiq</a>                        : 1;  <span class="comment">/**&lt; Write 1 to set POW IQ interrupt enable */</span>
<a name="l05191"></a>05191     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn61xx.html#a7765dd1fd7975577eed38251db6a262f">twsi2</a>                        : 1;  <span class="comment">/**&lt; Write 1 to set 2nd TWSI Interrupt enable */</span>
<a name="l05192"></a>05192     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn61xx.html#a88559dde5874f3cf0ea1fe9884338fa5">mpi</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set MPI/SPI interrupt enable */</span>
<a name="l05193"></a>05193     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn61xx.html#a4990e1cc0698b4f6ddd7d92596758a83">pcm</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set PCM/TDM interrupt enable */</span>
<a name="l05194"></a>05194     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn61xx.html#a88af5def3de4f9153ede6c9fc91ee1c3">usb</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set USB EHCI or OHCI Interrupt enable */</span>
<a name="l05195"></a>05195     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn61xx.html#a274edd9bec8a621f208479a9c30d6520">timer</a>                        : 4;  <span class="comment">/**&lt; Write 1 to set General timer interrupt enables */</span>
<a name="l05196"></a>05196     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn61xx.html#a9098b1ff4bf239af981de5ea2b5f752c">reserved_51_51</a>               : 1;
<a name="l05197"></a>05197     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn61xx.html#a9d2a8aaea6f19f73f2210e0164e256c2">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; Write 1 to set IPD QOS packet drop interrupt</span>
<a name="l05198"></a>05198 <span class="comment">                                                         enable */</span>
<a name="l05199"></a>05199     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn61xx.html#a48d937b6cc90c6243d3e1fd312038e8a">gmx_drp</a>                      : 2;  <span class="comment">/**&lt; Write 1 to set GMX packet drop interrupt enable */</span>
<a name="l05200"></a>05200     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn61xx.html#af70fb940e59a812d45f4250d6cb9b6aa">trace</a>                        : 1;  <span class="comment">/**&lt; Write 1 to set Trace buffer interrupt enable */</span>
<a name="l05201"></a>05201     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn61xx.html#a6444055645c0ce1085ce2cc3ed8231ab">rml</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set RML Interrupt enable */</span>
<a name="l05202"></a>05202     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn61xx.html#a0603983fdb36b00ab9d7770c0a913aa1">twsi</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set TWSI Interrupt enable */</span>
<a name="l05203"></a>05203     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn61xx.html#a97d4bbf61a66cdbf4cffab1fc6f39cb5">reserved_44_44</a>               : 1;
<a name="l05204"></a>05204     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn61xx.html#a8921825231ba752b31a89b70087adb66">pci_msi</a>                      : 4;  <span class="comment">/**&lt; Write 1s to set PCIe MSI enables */</span>
<a name="l05205"></a>05205     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn61xx.html#aba16b8fa1dccd623f0f8e263ec456b29">pci_int</a>                      : 4;  <span class="comment">/**&lt; Write 1s to set PCIe INTA/B/C/D enables */</span>
<a name="l05206"></a>05206     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn61xx.html#a76d0a5b0873b36f3dd652c350db11e8b">uart</a>                         : 2;  <span class="comment">/**&lt; Write 1s to set UART interrupt enables */</span>
<a name="l05207"></a>05207     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn61xx.html#af71043b476feb21baad5486f344c0087">mbox</a>                         : 2;  <span class="comment">/**&lt; Write 1s to set mailbox/PCIe interrupt</span>
<a name="l05208"></a>05208 <span class="comment">                                                         enables */</span>
<a name="l05209"></a>05209     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn61xx.html#a61c340b0738e6232d43ca49f01dc5343">gpio</a>                         : 16; <span class="comment">/**&lt; Write 1s to set GPIO interrupt enables */</span>
<a name="l05210"></a>05210     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn61xx.html#ada735bf59f5980ab6fdd53fec76637ab">workq</a>                        : 16; <span class="comment">/**&lt; Write 1s to set work queue interrupt enables */</span>
<a name="l05211"></a>05211 <span class="preprocessor">#else</span>
<a name="l05212"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn61xx.html#ada735bf59f5980ab6fdd53fec76637ab">05212</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn61xx.html#ada735bf59f5980ab6fdd53fec76637ab">workq</a>                        : 16;
<a name="l05213"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn61xx.html#a61c340b0738e6232d43ca49f01dc5343">05213</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn61xx.html#a61c340b0738e6232d43ca49f01dc5343">gpio</a>                         : 16;
<a name="l05214"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn61xx.html#af71043b476feb21baad5486f344c0087">05214</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn61xx.html#af71043b476feb21baad5486f344c0087">mbox</a>                         : 2;
<a name="l05215"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn61xx.html#a76d0a5b0873b36f3dd652c350db11e8b">05215</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn61xx.html#a76d0a5b0873b36f3dd652c350db11e8b">uart</a>                         : 2;
<a name="l05216"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn61xx.html#aba16b8fa1dccd623f0f8e263ec456b29">05216</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn61xx.html#aba16b8fa1dccd623f0f8e263ec456b29">pci_int</a>                      : 4;
<a name="l05217"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn61xx.html#a8921825231ba752b31a89b70087adb66">05217</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn61xx.html#a8921825231ba752b31a89b70087adb66">pci_msi</a>                      : 4;
<a name="l05218"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn61xx.html#a97d4bbf61a66cdbf4cffab1fc6f39cb5">05218</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn61xx.html#a97d4bbf61a66cdbf4cffab1fc6f39cb5">reserved_44_44</a>               : 1;
<a name="l05219"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn61xx.html#a0603983fdb36b00ab9d7770c0a913aa1">05219</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn61xx.html#a0603983fdb36b00ab9d7770c0a913aa1">twsi</a>                         : 1;
<a name="l05220"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn61xx.html#a6444055645c0ce1085ce2cc3ed8231ab">05220</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn61xx.html#a6444055645c0ce1085ce2cc3ed8231ab">rml</a>                          : 1;
<a name="l05221"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn61xx.html#af70fb940e59a812d45f4250d6cb9b6aa">05221</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn61xx.html#af70fb940e59a812d45f4250d6cb9b6aa">trace</a>                        : 1;
<a name="l05222"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn61xx.html#a48d937b6cc90c6243d3e1fd312038e8a">05222</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn61xx.html#a48d937b6cc90c6243d3e1fd312038e8a">gmx_drp</a>                      : 2;
<a name="l05223"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn61xx.html#a9d2a8aaea6f19f73f2210e0164e256c2">05223</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn61xx.html#a9d2a8aaea6f19f73f2210e0164e256c2">ipd_drp</a>                      : 1;
<a name="l05224"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn61xx.html#a9098b1ff4bf239af981de5ea2b5f752c">05224</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn61xx.html#a9098b1ff4bf239af981de5ea2b5f752c">reserved_51_51</a>               : 1;
<a name="l05225"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn61xx.html#a274edd9bec8a621f208479a9c30d6520">05225</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn61xx.html#a274edd9bec8a621f208479a9c30d6520">timer</a>                        : 4;
<a name="l05226"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn61xx.html#a88af5def3de4f9153ede6c9fc91ee1c3">05226</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn61xx.html#a88af5def3de4f9153ede6c9fc91ee1c3">usb</a>                          : 1;
<a name="l05227"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn61xx.html#a4990e1cc0698b4f6ddd7d92596758a83">05227</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn61xx.html#a4990e1cc0698b4f6ddd7d92596758a83">pcm</a>                          : 1;
<a name="l05228"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn61xx.html#a88559dde5874f3cf0ea1fe9884338fa5">05228</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn61xx.html#a88559dde5874f3cf0ea1fe9884338fa5">mpi</a>                          : 1;
<a name="l05229"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn61xx.html#a7765dd1fd7975577eed38251db6a262f">05229</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn61xx.html#a7765dd1fd7975577eed38251db6a262f">twsi2</a>                        : 1;
<a name="l05230"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn61xx.html#a6b76c95870a36c33cb558c706680d4b0">05230</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn61xx.html#a6b76c95870a36c33cb558c706680d4b0">powiq</a>                        : 1;
<a name="l05231"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn61xx.html#ae349702fadc029f996fe158a58244def">05231</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn61xx.html#ae349702fadc029f996fe158a58244def">ipdppthr</a>                     : 1;
<a name="l05232"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn61xx.html#aabc022734689d18eac8c1ef8a47200f0">05232</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn61xx.html#aabc022734689d18eac8c1ef8a47200f0">mii</a>                          : 1;
<a name="l05233"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn61xx.html#ae398970df89a60e286839847862a79bf">05233</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn61xx.html#ae398970df89a60e286839847862a79bf">bootdma</a>                      : 1;
<a name="l05234"></a>05234 <span class="preprocessor">#endif</span>
<a name="l05235"></a>05235 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en0__w1s.html#ace08a51ba12a03b923fbf9f82035201a">cn61xx</a>;
<a name="l05236"></a><a class="code" href="unioncvmx__ciu__intx__en0__w1s.html#a803333cc40133099a82a8165489de7ef">05236</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn52xx.html">cvmx_ciu_intx_en0_w1s_cn52xx</a>   <a class="code" href="unioncvmx__ciu__intx__en0__w1s.html#a803333cc40133099a82a8165489de7ef">cn63xx</a>;
<a name="l05237"></a><a class="code" href="unioncvmx__ciu__intx__en0__w1s.html#a29a1d95f604cf0efb40ffa839444c539">05237</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn52xx.html">cvmx_ciu_intx_en0_w1s_cn52xx</a>   <a class="code" href="unioncvmx__ciu__intx__en0__w1s.html#a29a1d95f604cf0efb40ffa839444c539">cn63xxp1</a>;
<a name="l05238"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn66xx.html">05238</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn66xx.html">cvmx_ciu_intx_en0_w1s_cn66xx</a> {
<a name="l05239"></a>05239 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05240"></a>05240 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn66xx.html#abc2b2188bb6ed39d4cfcfd913e8df2cb">bootdma</a>                      : 1;  <span class="comment">/**&lt; Write 1 to set Boot bus DMA engines Interrupt</span>
<a name="l05241"></a>05241 <span class="comment">                                                         enable */</span>
<a name="l05242"></a>05242     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn66xx.html#a2244b77b154821c34bf0b545c37f43f8">mii</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set RGMII/MII/MIX Interface 0 Interrupt</span>
<a name="l05243"></a>05243 <span class="comment">                                                         enable */</span>
<a name="l05244"></a>05244     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn66xx.html#acdf17d71e7714652e646c9d4056488fd">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; Write 1 to set IPD per-port counter threshold</span>
<a name="l05245"></a>05245 <span class="comment">                                                         interrupt enable */</span>
<a name="l05246"></a>05246     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn66xx.html#ad2782a760b06aab5db132744694a40bc">powiq</a>                        : 1;  <span class="comment">/**&lt; Write 1 to set POW IQ interrupt */</span>
<a name="l05247"></a>05247     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn66xx.html#a16d51425d5edd821e4963795e0623a98">twsi2</a>                        : 1;  <span class="comment">/**&lt; Write 1 to set 2nd TWSI Interrupt */</span>
<a name="l05248"></a>05248     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn66xx.html#a8df89b8c35536c71bceec8180ae4ea87">mpi</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set MPI/SPI interrupt */</span>
<a name="l05249"></a>05249     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn66xx.html#a71191c753ccd985121d843a7084c61b2">reserved_57_57</a>               : 1;
<a name="l05250"></a>05250     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn66xx.html#a41ff3858db3ac6d1e5553341e265d360">usb</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set USB EHCI or OHCI Interrupt */</span>
<a name="l05251"></a>05251     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn66xx.html#a261d7f1da7c12ce989aa031ff5081523">timer</a>                        : 4;  <span class="comment">/**&lt; Write 1 to set General timer interrupts */</span>
<a name="l05252"></a>05252     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn66xx.html#a28a9eb5507f646910d422cb792bec44f">reserved_51_51</a>               : 1;
<a name="l05253"></a>05253     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn66xx.html#aa835eb7a804b159b37d304a77a55bc48">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; Write 1 to set IPD QOS packet drop interrupt</span>
<a name="l05254"></a>05254 <span class="comment">                                                         enable */</span>
<a name="l05255"></a>05255     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn66xx.html#a3bc168159756c52c53f845263498720e">gmx_drp</a>                      : 2;  <span class="comment">/**&lt; Write 1 to set GMX packet drop interrupt enable */</span>
<a name="l05256"></a>05256     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn66xx.html#a9e23c94101bb48444d4b7f265cac93b0">trace</a>                        : 1;  <span class="comment">/**&lt; Write 1 to set Trace buffer interrupt enable */</span>
<a name="l05257"></a>05257     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn66xx.html#aaba1961cc96b845b0eaacba98e9ae7a0">rml</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set RML Interrupt enable */</span>
<a name="l05258"></a>05258     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn66xx.html#acdbe2396537e9bfe89a371579f541d7c">twsi</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set TWSI Interrupt enable */</span>
<a name="l05259"></a>05259     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn66xx.html#a4245dff64aaee89c3a917b781bd74f25">reserved_44_44</a>               : 1;
<a name="l05260"></a>05260     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn66xx.html#ad68939b167add025ca2f70193aa864c4">pci_msi</a>                      : 4;  <span class="comment">/**&lt; Write 1s to set PCIe/sRIO MSI enables */</span>
<a name="l05261"></a>05261     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn66xx.html#ae03bb1e18e0a8aa1c2881c35c34a3d62">pci_int</a>                      : 4;  <span class="comment">/**&lt; Write 1s to set PCIe INTA/B/C/D enables */</span>
<a name="l05262"></a>05262     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn66xx.html#a403f9e4d571940c89d4d4ccd70b1e8fd">uart</a>                         : 2;  <span class="comment">/**&lt; Write 1s to set UART interrupt enables */</span>
<a name="l05263"></a>05263     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn66xx.html#a469c7f1fb52ac54fb8a16b98034c8fda">mbox</a>                         : 2;  <span class="comment">/**&lt; Write 1s to set mailbox/PCIe/sRIO interrupt</span>
<a name="l05264"></a>05264 <span class="comment">                                                         enables */</span>
<a name="l05265"></a>05265     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn66xx.html#aedbc16ac20b0631240f1620caadd82f8">gpio</a>                         : 16; <span class="comment">/**&lt; Write 1s to set GPIO interrupt enables */</span>
<a name="l05266"></a>05266     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn66xx.html#ae4cd11ef253d07f4dd6ed0a910232974">workq</a>                        : 16; <span class="comment">/**&lt; Write 1s to set work queue interrupt enables */</span>
<a name="l05267"></a>05267 <span class="preprocessor">#else</span>
<a name="l05268"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn66xx.html#ae4cd11ef253d07f4dd6ed0a910232974">05268</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn66xx.html#ae4cd11ef253d07f4dd6ed0a910232974">workq</a>                        : 16;
<a name="l05269"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn66xx.html#aedbc16ac20b0631240f1620caadd82f8">05269</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn66xx.html#aedbc16ac20b0631240f1620caadd82f8">gpio</a>                         : 16;
<a name="l05270"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn66xx.html#a469c7f1fb52ac54fb8a16b98034c8fda">05270</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn66xx.html#a469c7f1fb52ac54fb8a16b98034c8fda">mbox</a>                         : 2;
<a name="l05271"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn66xx.html#a403f9e4d571940c89d4d4ccd70b1e8fd">05271</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn66xx.html#a403f9e4d571940c89d4d4ccd70b1e8fd">uart</a>                         : 2;
<a name="l05272"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn66xx.html#ae03bb1e18e0a8aa1c2881c35c34a3d62">05272</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn66xx.html#ae03bb1e18e0a8aa1c2881c35c34a3d62">pci_int</a>                      : 4;
<a name="l05273"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn66xx.html#ad68939b167add025ca2f70193aa864c4">05273</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn66xx.html#ad68939b167add025ca2f70193aa864c4">pci_msi</a>                      : 4;
<a name="l05274"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn66xx.html#a4245dff64aaee89c3a917b781bd74f25">05274</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn66xx.html#a4245dff64aaee89c3a917b781bd74f25">reserved_44_44</a>               : 1;
<a name="l05275"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn66xx.html#acdbe2396537e9bfe89a371579f541d7c">05275</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn66xx.html#acdbe2396537e9bfe89a371579f541d7c">twsi</a>                         : 1;
<a name="l05276"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn66xx.html#aaba1961cc96b845b0eaacba98e9ae7a0">05276</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn66xx.html#aaba1961cc96b845b0eaacba98e9ae7a0">rml</a>                          : 1;
<a name="l05277"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn66xx.html#a9e23c94101bb48444d4b7f265cac93b0">05277</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn66xx.html#a9e23c94101bb48444d4b7f265cac93b0">trace</a>                        : 1;
<a name="l05278"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn66xx.html#a3bc168159756c52c53f845263498720e">05278</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn66xx.html#a3bc168159756c52c53f845263498720e">gmx_drp</a>                      : 2;
<a name="l05279"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn66xx.html#aa835eb7a804b159b37d304a77a55bc48">05279</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn66xx.html#aa835eb7a804b159b37d304a77a55bc48">ipd_drp</a>                      : 1;
<a name="l05280"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn66xx.html#a28a9eb5507f646910d422cb792bec44f">05280</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn66xx.html#a28a9eb5507f646910d422cb792bec44f">reserved_51_51</a>               : 1;
<a name="l05281"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn66xx.html#a261d7f1da7c12ce989aa031ff5081523">05281</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn66xx.html#a261d7f1da7c12ce989aa031ff5081523">timer</a>                        : 4;
<a name="l05282"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn66xx.html#a41ff3858db3ac6d1e5553341e265d360">05282</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn66xx.html#a41ff3858db3ac6d1e5553341e265d360">usb</a>                          : 1;
<a name="l05283"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn66xx.html#a71191c753ccd985121d843a7084c61b2">05283</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn66xx.html#a71191c753ccd985121d843a7084c61b2">reserved_57_57</a>               : 1;
<a name="l05284"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn66xx.html#a8df89b8c35536c71bceec8180ae4ea87">05284</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn66xx.html#a8df89b8c35536c71bceec8180ae4ea87">mpi</a>                          : 1;
<a name="l05285"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn66xx.html#a16d51425d5edd821e4963795e0623a98">05285</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn66xx.html#a16d51425d5edd821e4963795e0623a98">twsi2</a>                        : 1;
<a name="l05286"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn66xx.html#ad2782a760b06aab5db132744694a40bc">05286</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn66xx.html#ad2782a760b06aab5db132744694a40bc">powiq</a>                        : 1;
<a name="l05287"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn66xx.html#acdf17d71e7714652e646c9d4056488fd">05287</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn66xx.html#acdf17d71e7714652e646c9d4056488fd">ipdppthr</a>                     : 1;
<a name="l05288"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn66xx.html#a2244b77b154821c34bf0b545c37f43f8">05288</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn66xx.html#a2244b77b154821c34bf0b545c37f43f8">mii</a>                          : 1;
<a name="l05289"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn66xx.html#abc2b2188bb6ed39d4cfcfd913e8df2cb">05289</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn66xx.html#abc2b2188bb6ed39d4cfcfd913e8df2cb">bootdma</a>                      : 1;
<a name="l05290"></a>05290 <span class="preprocessor">#endif</span>
<a name="l05291"></a>05291 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en0__w1s.html#a22a086429510f740a8efc9738f82c602">cn66xx</a>;
<a name="l05292"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn70xx.html">05292</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn70xx.html">cvmx_ciu_intx_en0_w1s_cn70xx</a> {
<a name="l05293"></a>05293 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05294"></a>05294 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn70xx.html#a3e81419a05b3d2bd69ca853aaa6959f9">bootdma</a>                      : 1;  <span class="comment">/**&lt; Write 1 to set Boot bus DMA engines Interrupt enable */</span>
<a name="l05295"></a>05295     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn70xx.html#a4e2d71c7de3d5f38791a68b1e47b9c5a">reserved_62_62</a>               : 1;
<a name="l05296"></a>05296     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn70xx.html#acd25a984866845713033914c050db6c5">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; Write 1 to set IPD per-port counter threshold interrupt enable */</span>
<a name="l05297"></a>05297     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn70xx.html#a727fdbc4927a5c3a763365b72391ec2b">powiq</a>                        : 1;  <span class="comment">/**&lt; Write 1 to set POW IQ interrupt enable */</span>
<a name="l05298"></a>05298     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn70xx.html#a5b57cca1c3a7cbf93f3d7d73da454455">twsi2</a>                        : 1;  <span class="comment">/**&lt; Write 1 to set 2nd TWSI Interrupt enable */</span>
<a name="l05299"></a>05299     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn70xx.html#a2ec33fd5fdada19f1903712ca83b738b">mpi</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set MPI/SPI interrupt enable */</span>
<a name="l05300"></a>05300     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn70xx.html#a762272654564e423b14e4e03e2fb59a9">pcm</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set PCM/TDM interrupt enable */</span>
<a name="l05301"></a>05301     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn70xx.html#ac558d16cd771ab60b7eb8b5a126df018">reserved_56_56</a>               : 1;
<a name="l05302"></a>05302     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn70xx.html#ac0d244b291e297e3ad4b70cae614f6fd">timer</a>                        : 4;  <span class="comment">/**&lt; Write 1 to set General timer interrupt enables */</span>
<a name="l05303"></a>05303     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn70xx.html#aa7ed03274c966fd694ab7b4109216ce4">reserved_51_51</a>               : 1;
<a name="l05304"></a>05304     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn70xx.html#a08dcc3e00be1e3f94daadd8aa53b7727">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; Write 1 to set IPD QOS packet drop interrupt</span>
<a name="l05305"></a>05305 <span class="comment">                                                         enable */</span>
<a name="l05306"></a>05306     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn70xx.html#a2f1733ffa3227b99d0a2905493ad5149">gmx_drp</a>                      : 2;  <span class="comment">/**&lt; Write 1 to set GMX packet drop interrupt enable */</span>
<a name="l05307"></a>05307     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn70xx.html#a8fefce9076c1e2faf4e6a66da9d5fea9">reserved_46_47</a>               : 2;
<a name="l05308"></a>05308     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn70xx.html#a69e4e32b5f4fcdb7c70b9ccf6c5af627">twsi</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set TWSI Interrupt enable */</span>
<a name="l05309"></a>05309     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn70xx.html#a2adfd06fb8ce702c3313d82df301f740">reserved_44_44</a>               : 1;
<a name="l05310"></a>05310     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn70xx.html#acc1bc080f4c32a743ca8eee79d4a2bc4">pci_msi</a>                      : 4;  <span class="comment">/**&lt; Write 1s to set PCIe MSI enables */</span>
<a name="l05311"></a>05311     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn70xx.html#ab500b30112d5054959856b188282539d">pci_int</a>                      : 4;  <span class="comment">/**&lt; Write 1s to set PCIe INTA/B/C/D enables */</span>
<a name="l05312"></a>05312     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn70xx.html#a0b8889ebd9709501e0f19eeae505fe9f">uart</a>                         : 2;  <span class="comment">/**&lt; Write 1s to set UART interrupt enables */</span>
<a name="l05313"></a>05313     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn70xx.html#aa02c240ce39762f1249362cb085b51cf">mbox</a>                         : 2;  <span class="comment">/**&lt; Write 1s to set mailbox/PCIe interrupt</span>
<a name="l05314"></a>05314 <span class="comment">                                                         enables */</span>
<a name="l05315"></a>05315     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn70xx.html#a86b902cae2b37d1aea23a83e319ba6c2">gpio</a>                         : 16; <span class="comment">/**&lt; Write 1s to set GPIO interrupt enables */</span>
<a name="l05316"></a>05316     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn70xx.html#a72753263dc7491379c714057fd36715e">workq</a>                        : 16; <span class="comment">/**&lt; Write 1s to set work queue interrupt enables */</span>
<a name="l05317"></a>05317 <span class="preprocessor">#else</span>
<a name="l05318"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn70xx.html#a72753263dc7491379c714057fd36715e">05318</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn70xx.html#a72753263dc7491379c714057fd36715e">workq</a>                        : 16;
<a name="l05319"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn70xx.html#a86b902cae2b37d1aea23a83e319ba6c2">05319</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn70xx.html#a86b902cae2b37d1aea23a83e319ba6c2">gpio</a>                         : 16;
<a name="l05320"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn70xx.html#aa02c240ce39762f1249362cb085b51cf">05320</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn70xx.html#aa02c240ce39762f1249362cb085b51cf">mbox</a>                         : 2;
<a name="l05321"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn70xx.html#a0b8889ebd9709501e0f19eeae505fe9f">05321</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn70xx.html#a0b8889ebd9709501e0f19eeae505fe9f">uart</a>                         : 2;
<a name="l05322"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn70xx.html#ab500b30112d5054959856b188282539d">05322</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn70xx.html#ab500b30112d5054959856b188282539d">pci_int</a>                      : 4;
<a name="l05323"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn70xx.html#acc1bc080f4c32a743ca8eee79d4a2bc4">05323</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn70xx.html#acc1bc080f4c32a743ca8eee79d4a2bc4">pci_msi</a>                      : 4;
<a name="l05324"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn70xx.html#a2adfd06fb8ce702c3313d82df301f740">05324</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn70xx.html#a2adfd06fb8ce702c3313d82df301f740">reserved_44_44</a>               : 1;
<a name="l05325"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn70xx.html#a69e4e32b5f4fcdb7c70b9ccf6c5af627">05325</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn70xx.html#a69e4e32b5f4fcdb7c70b9ccf6c5af627">twsi</a>                         : 1;
<a name="l05326"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn70xx.html#a8fefce9076c1e2faf4e6a66da9d5fea9">05326</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn70xx.html#a8fefce9076c1e2faf4e6a66da9d5fea9">reserved_46_47</a>               : 2;
<a name="l05327"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn70xx.html#a2f1733ffa3227b99d0a2905493ad5149">05327</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn70xx.html#a2f1733ffa3227b99d0a2905493ad5149">gmx_drp</a>                      : 2;
<a name="l05328"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn70xx.html#a08dcc3e00be1e3f94daadd8aa53b7727">05328</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn70xx.html#a08dcc3e00be1e3f94daadd8aa53b7727">ipd_drp</a>                      : 1;
<a name="l05329"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn70xx.html#aa7ed03274c966fd694ab7b4109216ce4">05329</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn70xx.html#aa7ed03274c966fd694ab7b4109216ce4">reserved_51_51</a>               : 1;
<a name="l05330"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn70xx.html#ac0d244b291e297e3ad4b70cae614f6fd">05330</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn70xx.html#ac0d244b291e297e3ad4b70cae614f6fd">timer</a>                        : 4;
<a name="l05331"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn70xx.html#ac558d16cd771ab60b7eb8b5a126df018">05331</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn70xx.html#ac558d16cd771ab60b7eb8b5a126df018">reserved_56_56</a>               : 1;
<a name="l05332"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn70xx.html#a762272654564e423b14e4e03e2fb59a9">05332</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn70xx.html#a762272654564e423b14e4e03e2fb59a9">pcm</a>                          : 1;
<a name="l05333"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn70xx.html#a2ec33fd5fdada19f1903712ca83b738b">05333</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn70xx.html#a2ec33fd5fdada19f1903712ca83b738b">mpi</a>                          : 1;
<a name="l05334"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn70xx.html#a5b57cca1c3a7cbf93f3d7d73da454455">05334</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn70xx.html#a5b57cca1c3a7cbf93f3d7d73da454455">twsi2</a>                        : 1;
<a name="l05335"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn70xx.html#a727fdbc4927a5c3a763365b72391ec2b">05335</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn70xx.html#a727fdbc4927a5c3a763365b72391ec2b">powiq</a>                        : 1;
<a name="l05336"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn70xx.html#acd25a984866845713033914c050db6c5">05336</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn70xx.html#acd25a984866845713033914c050db6c5">ipdppthr</a>                     : 1;
<a name="l05337"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn70xx.html#a4e2d71c7de3d5f38791a68b1e47b9c5a">05337</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn70xx.html#a4e2d71c7de3d5f38791a68b1e47b9c5a">reserved_62_62</a>               : 1;
<a name="l05338"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn70xx.html#a3e81419a05b3d2bd69ca853aaa6959f9">05338</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn70xx.html#a3e81419a05b3d2bd69ca853aaa6959f9">bootdma</a>                      : 1;
<a name="l05339"></a>05339 <span class="preprocessor">#endif</span>
<a name="l05340"></a>05340 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en0__w1s.html#a08abc5583ec754131b51d06f4a175377">cn70xx</a>;
<a name="l05341"></a><a class="code" href="unioncvmx__ciu__intx__en0__w1s.html#a35bd9e2a9efd905b7ef86c84c3fbe271">05341</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cn70xx.html">cvmx_ciu_intx_en0_w1s_cn70xx</a>   <a class="code" href="unioncvmx__ciu__intx__en0__w1s.html#a35bd9e2a9efd905b7ef86c84c3fbe271">cn70xxp1</a>;
<a name="l05342"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cnf71xx.html">05342</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cnf71xx.html">cvmx_ciu_intx_en0_w1s_cnf71xx</a> {
<a name="l05343"></a>05343 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05344"></a>05344 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cnf71xx.html#a4a782f1df8ebfe6cbefdf1a30c11ea6f">bootdma</a>                      : 1;  <span class="comment">/**&lt; Write 1 to set Boot bus DMA engines Interrupt</span>
<a name="l05345"></a>05345 <span class="comment">                                                         enable */</span>
<a name="l05346"></a>05346     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cnf71xx.html#a78206d803c9eec47194a0a59d21d3148">reserved_62_62</a>               : 1;
<a name="l05347"></a>05347     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cnf71xx.html#ab1a3e493db4848bd21906371d4ec6490">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; Write 1 to set IPD per-port counter threshold</span>
<a name="l05348"></a>05348 <span class="comment">                                                         interrupt enable */</span>
<a name="l05349"></a>05349     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cnf71xx.html#a3e6cc9137b1132b23a9c5f03a4cca183">powiq</a>                        : 1;  <span class="comment">/**&lt; Write 1 to set POW IQ interrupt enable */</span>
<a name="l05350"></a>05350     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cnf71xx.html#abc9f11f86ef4d229bc57474650607bf5">twsi2</a>                        : 1;  <span class="comment">/**&lt; Write 1 to set 2nd TWSI Interrupt enable */</span>
<a name="l05351"></a>05351     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cnf71xx.html#a961ef0315b2669a995b11010a13267c3">mpi</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set MPI/SPI interrupt enable */</span>
<a name="l05352"></a>05352     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cnf71xx.html#a93221e90c394e3df38cc30b56ebeb6e5">pcm</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set PCM/TDM interrupt enable */</span>
<a name="l05353"></a>05353     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cnf71xx.html#a31473ac63c665263d7acb0698792120a">usb</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set USB EHCI or OHCI Interrupt enable */</span>
<a name="l05354"></a>05354     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cnf71xx.html#afcc48d76934f2d80ee6452f0d7207eae">timer</a>                        : 4;  <span class="comment">/**&lt; Write 1 to set General timer interrupt enables */</span>
<a name="l05355"></a>05355     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cnf71xx.html#ab3378190a0fc85d37cc47f8ee1c1d35b">reserved_51_51</a>               : 1;
<a name="l05356"></a>05356     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cnf71xx.html#a859693c70014a648138e4589ace2f2bb">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; Write 1 to set IPD QOS packet drop interrupt</span>
<a name="l05357"></a>05357 <span class="comment">                                                         enable */</span>
<a name="l05358"></a>05358     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cnf71xx.html#a07fb12c086166f534ad04ea88ac9c056">reserved_49_49</a>               : 1;
<a name="l05359"></a>05359     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cnf71xx.html#acdc811e25840ffaf2f85aba7f45df260">gmx_drp</a>                      : 1;  <span class="comment">/**&lt; Write 1 to set GMX packet drop interrupt enable */</span>
<a name="l05360"></a>05360     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cnf71xx.html#a395f68569179ad6b741dc83fa5d1ee28">trace</a>                        : 1;  <span class="comment">/**&lt; Write 1 to set Trace buffer interrupt enable */</span>
<a name="l05361"></a>05361     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cnf71xx.html#a53b3d5c6078f472c82ce84ee6c08abb9">rml</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set RML Interrupt enable */</span>
<a name="l05362"></a>05362     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cnf71xx.html#aa85d46967b62d66cab2189beffb1435b">twsi</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set TWSI Interrupt enable */</span>
<a name="l05363"></a>05363     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cnf71xx.html#ab0beda46ff712a2f47ca44b7eac58e19">reserved_44_44</a>               : 1;
<a name="l05364"></a>05364     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cnf71xx.html#a54c8363651a333d069951cca1fc9b9d3">pci_msi</a>                      : 4;  <span class="comment">/**&lt; Write 1s to set PCIe MSI enables */</span>
<a name="l05365"></a>05365     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cnf71xx.html#a376c57b9631044b07ef4cec52d35e8be">pci_int</a>                      : 4;  <span class="comment">/**&lt; Write 1s to set PCIe INTA/B/C/D enables */</span>
<a name="l05366"></a>05366     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cnf71xx.html#a6727f1e7360141c6237d088339c4f6d2">uart</a>                         : 2;  <span class="comment">/**&lt; Write 1s to set UART interrupt enables */</span>
<a name="l05367"></a>05367     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cnf71xx.html#a6a389d0a8261b17c73685fdb5a01fe3d">mbox</a>                         : 2;  <span class="comment">/**&lt; Write 1s to set mailbox/PCIe interrupt</span>
<a name="l05368"></a>05368 <span class="comment">                                                         enables */</span>
<a name="l05369"></a>05369     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cnf71xx.html#a5aa4e609e51a12e349e315b267d54236">gpio</a>                         : 16; <span class="comment">/**&lt; Write 1s to set GPIO interrupt enables */</span>
<a name="l05370"></a>05370     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cnf71xx.html#a06c5997550df13eed1c47db6e4f1f068">workq</a>                        : 16; <span class="comment">/**&lt; Write 1s to set work queue interrupt enables */</span>
<a name="l05371"></a>05371 <span class="preprocessor">#else</span>
<a name="l05372"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cnf71xx.html#a06c5997550df13eed1c47db6e4f1f068">05372</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cnf71xx.html#a06c5997550df13eed1c47db6e4f1f068">workq</a>                        : 16;
<a name="l05373"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cnf71xx.html#a5aa4e609e51a12e349e315b267d54236">05373</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cnf71xx.html#a5aa4e609e51a12e349e315b267d54236">gpio</a>                         : 16;
<a name="l05374"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cnf71xx.html#a6a389d0a8261b17c73685fdb5a01fe3d">05374</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cnf71xx.html#a6a389d0a8261b17c73685fdb5a01fe3d">mbox</a>                         : 2;
<a name="l05375"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cnf71xx.html#a6727f1e7360141c6237d088339c4f6d2">05375</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cnf71xx.html#a6727f1e7360141c6237d088339c4f6d2">uart</a>                         : 2;
<a name="l05376"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cnf71xx.html#a376c57b9631044b07ef4cec52d35e8be">05376</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cnf71xx.html#a376c57b9631044b07ef4cec52d35e8be">pci_int</a>                      : 4;
<a name="l05377"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cnf71xx.html#a54c8363651a333d069951cca1fc9b9d3">05377</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cnf71xx.html#a54c8363651a333d069951cca1fc9b9d3">pci_msi</a>                      : 4;
<a name="l05378"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cnf71xx.html#ab0beda46ff712a2f47ca44b7eac58e19">05378</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cnf71xx.html#ab0beda46ff712a2f47ca44b7eac58e19">reserved_44_44</a>               : 1;
<a name="l05379"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cnf71xx.html#aa85d46967b62d66cab2189beffb1435b">05379</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cnf71xx.html#aa85d46967b62d66cab2189beffb1435b">twsi</a>                         : 1;
<a name="l05380"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cnf71xx.html#a53b3d5c6078f472c82ce84ee6c08abb9">05380</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cnf71xx.html#a53b3d5c6078f472c82ce84ee6c08abb9">rml</a>                          : 1;
<a name="l05381"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cnf71xx.html#a395f68569179ad6b741dc83fa5d1ee28">05381</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cnf71xx.html#a395f68569179ad6b741dc83fa5d1ee28">trace</a>                        : 1;
<a name="l05382"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cnf71xx.html#acdc811e25840ffaf2f85aba7f45df260">05382</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cnf71xx.html#acdc811e25840ffaf2f85aba7f45df260">gmx_drp</a>                      : 1;
<a name="l05383"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cnf71xx.html#a07fb12c086166f534ad04ea88ac9c056">05383</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cnf71xx.html#a07fb12c086166f534ad04ea88ac9c056">reserved_49_49</a>               : 1;
<a name="l05384"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cnf71xx.html#a859693c70014a648138e4589ace2f2bb">05384</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cnf71xx.html#a859693c70014a648138e4589ace2f2bb">ipd_drp</a>                      : 1;
<a name="l05385"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cnf71xx.html#ab3378190a0fc85d37cc47f8ee1c1d35b">05385</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cnf71xx.html#ab3378190a0fc85d37cc47f8ee1c1d35b">reserved_51_51</a>               : 1;
<a name="l05386"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cnf71xx.html#afcc48d76934f2d80ee6452f0d7207eae">05386</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cnf71xx.html#afcc48d76934f2d80ee6452f0d7207eae">timer</a>                        : 4;
<a name="l05387"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cnf71xx.html#a31473ac63c665263d7acb0698792120a">05387</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cnf71xx.html#a31473ac63c665263d7acb0698792120a">usb</a>                          : 1;
<a name="l05388"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cnf71xx.html#a93221e90c394e3df38cc30b56ebeb6e5">05388</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cnf71xx.html#a93221e90c394e3df38cc30b56ebeb6e5">pcm</a>                          : 1;
<a name="l05389"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cnf71xx.html#a961ef0315b2669a995b11010a13267c3">05389</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cnf71xx.html#a961ef0315b2669a995b11010a13267c3">mpi</a>                          : 1;
<a name="l05390"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cnf71xx.html#abc9f11f86ef4d229bc57474650607bf5">05390</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cnf71xx.html#abc9f11f86ef4d229bc57474650607bf5">twsi2</a>                        : 1;
<a name="l05391"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cnf71xx.html#a3e6cc9137b1132b23a9c5f03a4cca183">05391</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cnf71xx.html#a3e6cc9137b1132b23a9c5f03a4cca183">powiq</a>                        : 1;
<a name="l05392"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cnf71xx.html#ab1a3e493db4848bd21906371d4ec6490">05392</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cnf71xx.html#ab1a3e493db4848bd21906371d4ec6490">ipdppthr</a>                     : 1;
<a name="l05393"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cnf71xx.html#a78206d803c9eec47194a0a59d21d3148">05393</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cnf71xx.html#a78206d803c9eec47194a0a59d21d3148">reserved_62_62</a>               : 1;
<a name="l05394"></a><a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cnf71xx.html#a4a782f1df8ebfe6cbefdf1a30c11ea6f">05394</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en0__w1s_1_1cvmx__ciu__intx__en0__w1s__cnf71xx.html#a4a782f1df8ebfe6cbefdf1a30c11ea6f">bootdma</a>                      : 1;
<a name="l05395"></a>05395 <span class="preprocessor">#endif</span>
<a name="l05396"></a>05396 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en0__w1s.html#a881698d56d3d7bcb869f3ef1539376ce">cnf71xx</a>;
<a name="l05397"></a>05397 };
<a name="l05398"></a><a class="code" href="cvmx-ciu-defs_8h.html#a3872df63f040db5950f3c44391d5dbb5">05398</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__intx__en0__w1s.html" title="cvmx_ciu_int::_en0_w1s">cvmx_ciu_intx_en0_w1s</a> <a class="code" href="unioncvmx__ciu__intx__en0__w1s.html" title="cvmx_ciu_int::_en0_w1s">cvmx_ciu_intx_en0_w1s_t</a>;
<a name="l05399"></a>05399 <span class="comment"></span>
<a name="l05400"></a>05400 <span class="comment">/**</span>
<a name="l05401"></a>05401 <span class="comment"> * cvmx_ciu_int#_en1</span>
<a name="l05402"></a>05402 <span class="comment"> *</span>
<a name="l05403"></a>05403 <span class="comment"> * Enables for CIU_SUM1_PPX_IPx  or CIU_SUM1_IOX_INT</span>
<a name="l05404"></a>05404 <span class="comment"> * CIU_INT0_EN1:  PP0/IP2</span>
<a name="l05405"></a>05405 <span class="comment"> * CIU_INT1_EN1:  PP0/IP3</span>
<a name="l05406"></a>05406 <span class="comment"> * CIU_INT2_EN1:  PP1/IP2</span>
<a name="l05407"></a>05407 <span class="comment"> * CIU_INT3_EN1:  PP1/IP3</span>
<a name="l05408"></a>05408 <span class="comment"> * CIU_INT4_EN1:  PP2/IP2</span>
<a name="l05409"></a>05409 <span class="comment"> * CIU_INT5_EN1:  PP2/IP3</span>
<a name="l05410"></a>05410 <span class="comment"> * CIU_INT6_EN1:  PP3/IP2</span>
<a name="l05411"></a>05411 <span class="comment"> * CIU_INT7_EN1:  PP3/IP3</span>
<a name="l05412"></a>05412 <span class="comment"> * - .....</span>
<a name="l05413"></a>05413 <span class="comment"> * (hole)</span>
<a name="l05414"></a>05414 <span class="comment"> * CIU_INT32_EN1: IO0 (PEM0)</span>
<a name="l05415"></a>05415 <span class="comment"> * CIU_INT33_EN1: IO1 (Reserved for o70)</span>
<a name="l05416"></a>05416 <span class="comment"> *</span>
<a name="l05417"></a>05417 <span class="comment"> * PPx/IP2 will be raised when...</span>
<a name="l05418"></a>05418 <span class="comment"> *</span>
<a name="l05419"></a>05419 <span class="comment"> * n = x*2</span>
<a name="l05420"></a>05420 <span class="comment"> * PPx/IP2 = |([CIU_SUM2_PPx_IP2,CIU_SUM1_PPx_IP2, CIU_INTn_SUM0] &amp;</span>
<a name="l05421"></a>05421 <span class="comment"> * [CIU_EN2_PPx_IP2,CIU_INTn_EN1, CIU_INTn_EN0])</span>
<a name="l05422"></a>05422 <span class="comment"> *</span>
<a name="l05423"></a>05423 <span class="comment"> * PPx/IP3 will be raised when...</span>
<a name="l05424"></a>05424 <span class="comment"> *</span>
<a name="l05425"></a>05425 <span class="comment"> * n = x*2 + 1</span>
<a name="l05426"></a>05426 <span class="comment"> * PPx/IP3 =  |([CIU_SUM2_PPx_IP3,CIU_SUM1_PPx_IP3, CIU_INTn_SUM0] &amp;</span>
<a name="l05427"></a>05427 <span class="comment"> * [CIU_EN2_PPx_IP3,CIU_INTn_EN1, CIU_INTn_EN0])</span>
<a name="l05428"></a>05428 <span class="comment"> *</span>
<a name="l05429"></a>05429 <span class="comment"> * PPx/IP4 will be raised when...</span>
<a name="l05430"></a>05430 <span class="comment"> * PPx/IP4 = |([CIU_SUM1_PPx_IP4, CIU_INTx_SUM4] &amp; [CIU_INTx_EN4_1, CIU_INTx_EN4_0])</span>
<a name="l05431"></a>05431 <span class="comment"> *</span>
<a name="l05432"></a>05432 <span class="comment"> * PCI/INT will be raised when...</span>
<a name="l05433"></a>05433 <span class="comment"> *</span>
<a name="l05434"></a>05434 <span class="comment"> * PCI/INT0 (PEM0)</span>
<a name="l05435"></a>05435 <span class="comment"> * PCI/INT0 = |([CIU_SUM2_IO0_INT,CIU_SUM1_IO0_INT, CIU_INT32_SUM0] &amp;</span>
<a name="l05436"></a>05436 <span class="comment"> * [CIU_EN2_IO0_INT,CIU_INT32_EN1, CIU_INT32_EN0])</span>
<a name="l05437"></a>05437 <span class="comment"> *</span>
<a name="l05438"></a>05438 <span class="comment"> * PCI/INT1 is reserved for o70.</span>
<a name="l05439"></a>05439 <span class="comment"> * PCI/INT1 = |([CIU_SUM2_IO1_INT,CIU_SUM1_IO1_INT, CIU_INT33_SUM0] &amp;</span>
<a name="l05440"></a>05440 <span class="comment"> * [CIU_EN2_IO1_INT,CIU_INT33_EN1, CIU_INT33_EN0])</span>
<a name="l05441"></a>05441 <span class="comment"> */</span>
<a name="l05442"></a><a class="code" href="unioncvmx__ciu__intx__en1.html">05442</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__intx__en1.html" title="cvmx_ciu_int::_en1">cvmx_ciu_intx_en1</a> {
<a name="l05443"></a><a class="code" href="unioncvmx__ciu__intx__en1.html#a3e44c032ccafed0ef636ce13eba8c165">05443</a>     uint64_t <a class="code" href="unioncvmx__ciu__intx__en1.html#a3e44c032ccafed0ef636ce13eba8c165">u64</a>;
<a name="l05444"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html">05444</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html">cvmx_ciu_intx_en1_s</a> {
<a name="l05445"></a>05445 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05446"></a>05446 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a2257c657cd7f410519b712d9e7f7ea9e">rst</a>                          : 1;  <span class="comment">/**&lt; MIO RST interrupt enable */</span>
<a name="l05447"></a>05447     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a38013bf6b94293beb15a43b863898c3d">reserved_62_62</a>               : 1;
<a name="l05448"></a>05448     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a569cfb49627d54bf43c4b226dafcf209">srio3</a>                        : 1;  <span class="comment">/**&lt; SRIO3 interrupt enable */</span>
<a name="l05449"></a>05449     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a0f9011b03927416b11ea05c3cfdd0583">srio2</a>                        : 1;  <span class="comment">/**&lt; SRIO2 interrupt enable */</span>
<a name="l05450"></a>05450     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a8c85671eb8b10be61aa6595f97bd4955">reserved_57_59</a>               : 3;
<a name="l05451"></a>05451     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#ad32c766e5373f565ed0958e3f95251b8">dfm</a>                          : 1;  <span class="comment">/**&lt; DFM interrupt enable */</span>
<a name="l05452"></a>05452     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a6e91a7b022401bd5e765262a9020d72a">reserved_53_55</a>               : 3;
<a name="l05453"></a>05453     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a67b6b0e54c517d027d79933d4674bc0e">lmc0</a>                         : 1;  <span class="comment">/**&lt; LMC0 interrupt enable */</span>
<a name="l05454"></a>05454     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a71db9f136d1eace9db169df4255c9eae">srio1</a>                        : 1;  <span class="comment">/**&lt; SRIO1 interrupt enable */</span>
<a name="l05455"></a>05455     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a3a3438f7835f7b15be44a5884499d5a6">reserved_50_50</a>               : 1;
<a name="l05456"></a>05456     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a853488f711d603d8215446811ed3db51">pem1</a>                         : 1;  <span class="comment">/**&lt; PEM1 interrupt enable */</span>
<a name="l05457"></a>05457     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a31bcc8d8524b17592776502fa312450e">pem0</a>                         : 1;  <span class="comment">/**&lt; PEM0 interrupt enable */</span>
<a name="l05458"></a>05458     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a081c4edcbec46ab0aae5a512672c7571">ptp</a>                          : 1;  <span class="comment">/**&lt; PTP interrupt enable */</span>
<a name="l05459"></a>05459     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#abf80b14e8d26568c7e207247975da664">agl</a>                          : 1;  <span class="comment">/**&lt; AGL interrupt enable */</span>
<a name="l05460"></a>05460     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#aef87b22272cda3123dec7bcf838c8c53">reserved_41_45</a>               : 5;
<a name="l05461"></a>05461     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a39fc85928d9c8fb6bfab4e445bc229d0">dpi_dma</a>                      : 1;  <span class="comment">/**&lt; DPI_DMA interrupt enable */</span>
<a name="l05462"></a>05462     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a018ea25faa69d39582b164f2eb9ee619">reserved_38_39</a>               : 2;
<a name="l05463"></a>05463     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#aa0a2114d5d3aaa4d7ada33d4c0640518">agx1</a>                         : 1;  <span class="comment">/**&lt; GMX1 interrupt enable */</span>
<a name="l05464"></a>05464     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a1ad9248de0a27cc0e43bab9871ee6479">agx0</a>                         : 1;  <span class="comment">/**&lt; GMX0 interrupt enable */</span>
<a name="l05465"></a>05465     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#ac832d92762898735d345df4378c1458e">dpi</a>                          : 1;  <span class="comment">/**&lt; DPI interrupt enable */</span>
<a name="l05466"></a>05466     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a6e58b8ce9aebf8bd26c268e9c31bf8c4">sli</a>                          : 1;  <span class="comment">/**&lt; SLI interrupt enable */</span>
<a name="l05467"></a>05467     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#ae7481799a7b57d680ced9ce263fc3c52">usb</a>                          : 1;  <span class="comment">/**&lt; USB UCTL0 interrupt enable */</span>
<a name="l05468"></a>05468     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#aa34c04011ee4d59bebb0fa2965558151">dfa</a>                          : 1;  <span class="comment">/**&lt; DFA interrupt enable */</span>
<a name="l05469"></a>05469     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#ab87d25d20959fbcd189e09e5b8f940d5">key</a>                          : 1;  <span class="comment">/**&lt; KEY interrupt enable */</span>
<a name="l05470"></a>05470     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#aa42fa044bdbdee37d3709e665390ebe9">rad</a>                          : 1;  <span class="comment">/**&lt; RAD interrupt enable */</span>
<a name="l05471"></a>05471     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a80938da9a5767d7987d580e4d2b15e78">tim</a>                          : 1;  <span class="comment">/**&lt; TIM interrupt enable */</span>
<a name="l05472"></a>05472     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a23e69910d58cd76d2b7a5a2633a6ebcf">zip</a>                          : 1;  <span class="comment">/**&lt; ZIP interrupt enable */</span>
<a name="l05473"></a>05473     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a1f00983767f97863e89f142f16a565e7">pko</a>                          : 1;  <span class="comment">/**&lt; PKO interrupt enable */</span>
<a name="l05474"></a>05474     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a329b625b4f1e4ac3389cd208407b4730">pip</a>                          : 1;  <span class="comment">/**&lt; PIP interrupt enable */</span>
<a name="l05475"></a>05475     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a3531016ea9332dcf610c4ea3448a0282">ipd</a>                          : 1;  <span class="comment">/**&lt; IPD interrupt enable */</span>
<a name="l05476"></a>05476     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a0d2f7d43939893b6aff2fb4ce934c45d">l2c</a>                          : 1;  <span class="comment">/**&lt; L2C interrupt enable */</span>
<a name="l05477"></a>05477     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a5909f082e2037f3d91ee446123024783">pow</a>                          : 1;  <span class="comment">/**&lt; POW err interrupt enable */</span>
<a name="l05478"></a>05478     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a41ba22358482e2db3ac03f996db9ff5f">fpa</a>                          : 1;  <span class="comment">/**&lt; FPA interrupt enable */</span>
<a name="l05479"></a>05479     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a0655bc4922427d0d45b129c6c797480c">iob</a>                          : 1;  <span class="comment">/**&lt; IOB interrupt enable */</span>
<a name="l05480"></a>05480     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#af770c59f4d776b09f85a084093faa642">mio</a>                          : 1;  <span class="comment">/**&lt; MIO boot interrupt enable */</span>
<a name="l05481"></a>05481     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#ae348372c3f0430033ee1189be69c6ca9">nand</a>                         : 1;  <span class="comment">/**&lt; EMMC Flash Controller interrupt enable */</span>
<a name="l05482"></a>05482     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a9ed1f842643eadd2c55891c7c6584e22">mii1</a>                         : 1;  <span class="comment">/**&lt; RGMII/MII/MIX Interface 1 Interrupt enable */</span>
<a name="l05483"></a>05483     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a96d9a6e990676dc3869cf5c1d0f90bfe">usb1</a>                         : 1;  <span class="comment">/**&lt; USBDRD1 summary interrupt enable vector. */</span>
<a name="l05484"></a>05484     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#af33a697250c2964f4f412e816e0c568a">uart2</a>                        : 1;  <span class="comment">/**&lt; Third UART interrupt */</span>
<a name="l05485"></a>05485     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#af327537482ce52c5368abaeea12a91d6">wdog</a>                         : 16; <span class="comment">/**&lt; Watchdog summary interrupt enable vector */</span>
<a name="l05486"></a>05486 <span class="preprocessor">#else</span>
<a name="l05487"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#af327537482ce52c5368abaeea12a91d6">05487</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#af327537482ce52c5368abaeea12a91d6">wdog</a>                         : 16;
<a name="l05488"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#af33a697250c2964f4f412e816e0c568a">05488</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#af33a697250c2964f4f412e816e0c568a">uart2</a>                        : 1;
<a name="l05489"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a96d9a6e990676dc3869cf5c1d0f90bfe">05489</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a96d9a6e990676dc3869cf5c1d0f90bfe">usb1</a>                         : 1;
<a name="l05490"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a9ed1f842643eadd2c55891c7c6584e22">05490</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a9ed1f842643eadd2c55891c7c6584e22">mii1</a>                         : 1;
<a name="l05491"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#ae348372c3f0430033ee1189be69c6ca9">05491</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#ae348372c3f0430033ee1189be69c6ca9">nand</a>                         : 1;
<a name="l05492"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#af770c59f4d776b09f85a084093faa642">05492</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#af770c59f4d776b09f85a084093faa642">mio</a>                          : 1;
<a name="l05493"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a0655bc4922427d0d45b129c6c797480c">05493</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a0655bc4922427d0d45b129c6c797480c">iob</a>                          : 1;
<a name="l05494"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a41ba22358482e2db3ac03f996db9ff5f">05494</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a41ba22358482e2db3ac03f996db9ff5f">fpa</a>                          : 1;
<a name="l05495"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a5909f082e2037f3d91ee446123024783">05495</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a5909f082e2037f3d91ee446123024783">pow</a>                          : 1;
<a name="l05496"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a0d2f7d43939893b6aff2fb4ce934c45d">05496</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a0d2f7d43939893b6aff2fb4ce934c45d">l2c</a>                          : 1;
<a name="l05497"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a3531016ea9332dcf610c4ea3448a0282">05497</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a3531016ea9332dcf610c4ea3448a0282">ipd</a>                          : 1;
<a name="l05498"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a329b625b4f1e4ac3389cd208407b4730">05498</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a329b625b4f1e4ac3389cd208407b4730">pip</a>                          : 1;
<a name="l05499"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a1f00983767f97863e89f142f16a565e7">05499</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a1f00983767f97863e89f142f16a565e7">pko</a>                          : 1;
<a name="l05500"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a23e69910d58cd76d2b7a5a2633a6ebcf">05500</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a23e69910d58cd76d2b7a5a2633a6ebcf">zip</a>                          : 1;
<a name="l05501"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a80938da9a5767d7987d580e4d2b15e78">05501</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a80938da9a5767d7987d580e4d2b15e78">tim</a>                          : 1;
<a name="l05502"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#aa42fa044bdbdee37d3709e665390ebe9">05502</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#aa42fa044bdbdee37d3709e665390ebe9">rad</a>                          : 1;
<a name="l05503"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#ab87d25d20959fbcd189e09e5b8f940d5">05503</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#ab87d25d20959fbcd189e09e5b8f940d5">key</a>                          : 1;
<a name="l05504"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#aa34c04011ee4d59bebb0fa2965558151">05504</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#aa34c04011ee4d59bebb0fa2965558151">dfa</a>                          : 1;
<a name="l05505"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#ae7481799a7b57d680ced9ce263fc3c52">05505</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#ae7481799a7b57d680ced9ce263fc3c52">usb</a>                          : 1;
<a name="l05506"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a6e58b8ce9aebf8bd26c268e9c31bf8c4">05506</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a6e58b8ce9aebf8bd26c268e9c31bf8c4">sli</a>                          : 1;
<a name="l05507"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#ac832d92762898735d345df4378c1458e">05507</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#ac832d92762898735d345df4378c1458e">dpi</a>                          : 1;
<a name="l05508"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a1ad9248de0a27cc0e43bab9871ee6479">05508</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a1ad9248de0a27cc0e43bab9871ee6479">agx0</a>                         : 1;
<a name="l05509"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#aa0a2114d5d3aaa4d7ada33d4c0640518">05509</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#aa0a2114d5d3aaa4d7ada33d4c0640518">agx1</a>                         : 1;
<a name="l05510"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a018ea25faa69d39582b164f2eb9ee619">05510</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a018ea25faa69d39582b164f2eb9ee619">reserved_38_39</a>               : 2;
<a name="l05511"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a39fc85928d9c8fb6bfab4e445bc229d0">05511</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a39fc85928d9c8fb6bfab4e445bc229d0">dpi_dma</a>                      : 1;
<a name="l05512"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#aef87b22272cda3123dec7bcf838c8c53">05512</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#aef87b22272cda3123dec7bcf838c8c53">reserved_41_45</a>               : 5;
<a name="l05513"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#abf80b14e8d26568c7e207247975da664">05513</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#abf80b14e8d26568c7e207247975da664">agl</a>                          : 1;
<a name="l05514"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a081c4edcbec46ab0aae5a512672c7571">05514</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a081c4edcbec46ab0aae5a512672c7571">ptp</a>                          : 1;
<a name="l05515"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a31bcc8d8524b17592776502fa312450e">05515</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a31bcc8d8524b17592776502fa312450e">pem0</a>                         : 1;
<a name="l05516"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a853488f711d603d8215446811ed3db51">05516</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a853488f711d603d8215446811ed3db51">pem1</a>                         : 1;
<a name="l05517"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a3a3438f7835f7b15be44a5884499d5a6">05517</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a3a3438f7835f7b15be44a5884499d5a6">reserved_50_50</a>               : 1;
<a name="l05518"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a71db9f136d1eace9db169df4255c9eae">05518</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a71db9f136d1eace9db169df4255c9eae">srio1</a>                        : 1;
<a name="l05519"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a67b6b0e54c517d027d79933d4674bc0e">05519</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a67b6b0e54c517d027d79933d4674bc0e">lmc0</a>                         : 1;
<a name="l05520"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a6e91a7b022401bd5e765262a9020d72a">05520</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a6e91a7b022401bd5e765262a9020d72a">reserved_53_55</a>               : 3;
<a name="l05521"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#ad32c766e5373f565ed0958e3f95251b8">05521</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#ad32c766e5373f565ed0958e3f95251b8">dfm</a>                          : 1;
<a name="l05522"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a8c85671eb8b10be61aa6595f97bd4955">05522</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a8c85671eb8b10be61aa6595f97bd4955">reserved_57_59</a>               : 3;
<a name="l05523"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a0f9011b03927416b11ea05c3cfdd0583">05523</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a0f9011b03927416b11ea05c3cfdd0583">srio2</a>                        : 1;
<a name="l05524"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a569cfb49627d54bf43c4b226dafcf209">05524</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a569cfb49627d54bf43c4b226dafcf209">srio3</a>                        : 1;
<a name="l05525"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a38013bf6b94293beb15a43b863898c3d">05525</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a38013bf6b94293beb15a43b863898c3d">reserved_62_62</a>               : 1;
<a name="l05526"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a2257c657cd7f410519b712d9e7f7ea9e">05526</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__s.html#a2257c657cd7f410519b712d9e7f7ea9e">rst</a>                          : 1;
<a name="l05527"></a>05527 <span class="preprocessor">#endif</span>
<a name="l05528"></a>05528 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en1.html#a8edd2236b4c1fb5109098dd01da7b5c2">s</a>;
<a name="l05529"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn30xx.html">05529</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn30xx.html">cvmx_ciu_intx_en1_cn30xx</a> {
<a name="l05530"></a>05530 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05531"></a>05531 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn30xx.html#a75f00e77ee15d0b89aebf2309fafd83f">reserved_1_63</a>                : 63;
<a name="l05532"></a>05532     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn30xx.html#aa4c84d770588571055e94ff18a330df7">wdog</a>                         : 1;  <span class="comment">/**&lt; Watchdog summary interrupt enable vector */</span>
<a name="l05533"></a>05533 <span class="preprocessor">#else</span>
<a name="l05534"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn30xx.html#aa4c84d770588571055e94ff18a330df7">05534</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn30xx.html#aa4c84d770588571055e94ff18a330df7">wdog</a>                         : 1;
<a name="l05535"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn30xx.html#a75f00e77ee15d0b89aebf2309fafd83f">05535</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn30xx.html#a75f00e77ee15d0b89aebf2309fafd83f">reserved_1_63</a>                : 63;
<a name="l05536"></a>05536 <span class="preprocessor">#endif</span>
<a name="l05537"></a>05537 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en1.html#aefdc1df01cebb7a11eb70a08252c5fe3">cn30xx</a>;
<a name="l05538"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn31xx.html">05538</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn31xx.html">cvmx_ciu_intx_en1_cn31xx</a> {
<a name="l05539"></a>05539 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05540"></a>05540 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn31xx.html#a3bd08df15f8326e9900da44f9fec0c39">reserved_2_63</a>                : 62;
<a name="l05541"></a>05541     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn31xx.html#a06de4b945997c58bddf094a2eed4d9d7">wdog</a>                         : 2;  <span class="comment">/**&lt; Watchdog summary interrupt enable vectory */</span>
<a name="l05542"></a>05542 <span class="preprocessor">#else</span>
<a name="l05543"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn31xx.html#a06de4b945997c58bddf094a2eed4d9d7">05543</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn31xx.html#a06de4b945997c58bddf094a2eed4d9d7">wdog</a>                         : 2;
<a name="l05544"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn31xx.html#a3bd08df15f8326e9900da44f9fec0c39">05544</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn31xx.html#a3bd08df15f8326e9900da44f9fec0c39">reserved_2_63</a>                : 62;
<a name="l05545"></a>05545 <span class="preprocessor">#endif</span>
<a name="l05546"></a>05546 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en1.html#a9639b696b08ab434dc80a7a3f3eda13f">cn31xx</a>;
<a name="l05547"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn38xx.html">05547</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn38xx.html">cvmx_ciu_intx_en1_cn38xx</a> {
<a name="l05548"></a>05548 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05549"></a>05549 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn38xx.html#ac3f7b952a6fb448bb694794ef383a1d5">reserved_16_63</a>               : 48;
<a name="l05550"></a>05550     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn38xx.html#a52cb1293e41bce82582157979fccbdfb">wdog</a>                         : 16; <span class="comment">/**&lt; Watchdog summary interrupt enable vectory */</span>
<a name="l05551"></a>05551 <span class="preprocessor">#else</span>
<a name="l05552"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn38xx.html#a52cb1293e41bce82582157979fccbdfb">05552</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn38xx.html#a52cb1293e41bce82582157979fccbdfb">wdog</a>                         : 16;
<a name="l05553"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn38xx.html#ac3f7b952a6fb448bb694794ef383a1d5">05553</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn38xx.html#ac3f7b952a6fb448bb694794ef383a1d5">reserved_16_63</a>               : 48;
<a name="l05554"></a>05554 <span class="preprocessor">#endif</span>
<a name="l05555"></a>05555 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en1.html#a06b0ac1bb71c14a97f9632eb1d75b380">cn38xx</a>;
<a name="l05556"></a><a class="code" href="unioncvmx__ciu__intx__en1.html#a5ed46900352e430eb7a90b78bef69b2a">05556</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn38xx.html">cvmx_ciu_intx_en1_cn38xx</a>       <a class="code" href="unioncvmx__ciu__intx__en1.html#a5ed46900352e430eb7a90b78bef69b2a">cn38xxp2</a>;
<a name="l05557"></a><a class="code" href="unioncvmx__ciu__intx__en1.html#abef78dc624ec26eba7613afc2dda7153">05557</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn31xx.html">cvmx_ciu_intx_en1_cn31xx</a>       <a class="code" href="unioncvmx__ciu__intx__en1.html#abef78dc624ec26eba7613afc2dda7153">cn50xx</a>;
<a name="l05558"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn52xx.html">05558</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn52xx.html">cvmx_ciu_intx_en1_cn52xx</a> {
<a name="l05559"></a>05559 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05560"></a>05560 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn52xx.html#a26c17a6589a9edb94a48d7baa9c7ac1d">reserved_20_63</a>               : 44;
<a name="l05561"></a>05561     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn52xx.html#abcc5641ed2f2b344a68cad4d2035e62a">nand</a>                         : 1;  <span class="comment">/**&lt; NAND Flash Controller */</span>
<a name="l05562"></a>05562     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn52xx.html#a6de57a9141931f2ed890452d4a90b75d">mii1</a>                         : 1;  <span class="comment">/**&lt; Second MII Interrupt */</span>
<a name="l05563"></a>05563     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn52xx.html#a3893edfd0434370bff5a46ffb5688369">usb1</a>                         : 1;  <span class="comment">/**&lt; Second USB Interrupt */</span>
<a name="l05564"></a>05564     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn52xx.html#a14df396933ca6949513a8f988e98eedb">uart2</a>                        : 1;  <span class="comment">/**&lt; Third UART interrupt */</span>
<a name="l05565"></a>05565     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn52xx.html#ab96b6f5eae91c57f6ae3eb2a306a454a">reserved_4_15</a>                : 12;
<a name="l05566"></a>05566     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn52xx.html#a62a61ae7f811f90069ce095fe0afe51b">wdog</a>                         : 4;  <span class="comment">/**&lt; Watchdog summary interrupt enable vector */</span>
<a name="l05567"></a>05567 <span class="preprocessor">#else</span>
<a name="l05568"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn52xx.html#a62a61ae7f811f90069ce095fe0afe51b">05568</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn52xx.html#a62a61ae7f811f90069ce095fe0afe51b">wdog</a>                         : 4;
<a name="l05569"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn52xx.html#ab96b6f5eae91c57f6ae3eb2a306a454a">05569</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn52xx.html#ab96b6f5eae91c57f6ae3eb2a306a454a">reserved_4_15</a>                : 12;
<a name="l05570"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn52xx.html#a14df396933ca6949513a8f988e98eedb">05570</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn52xx.html#a14df396933ca6949513a8f988e98eedb">uart2</a>                        : 1;
<a name="l05571"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn52xx.html#a3893edfd0434370bff5a46ffb5688369">05571</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn52xx.html#a3893edfd0434370bff5a46ffb5688369">usb1</a>                         : 1;
<a name="l05572"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn52xx.html#a6de57a9141931f2ed890452d4a90b75d">05572</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn52xx.html#a6de57a9141931f2ed890452d4a90b75d">mii1</a>                         : 1;
<a name="l05573"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn52xx.html#abcc5641ed2f2b344a68cad4d2035e62a">05573</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn52xx.html#abcc5641ed2f2b344a68cad4d2035e62a">nand</a>                         : 1;
<a name="l05574"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn52xx.html#a26c17a6589a9edb94a48d7baa9c7ac1d">05574</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn52xx.html#a26c17a6589a9edb94a48d7baa9c7ac1d">reserved_20_63</a>               : 44;
<a name="l05575"></a>05575 <span class="preprocessor">#endif</span>
<a name="l05576"></a>05576 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en1.html#af3ee973603b7d5987ead4f8e805968fe">cn52xx</a>;
<a name="l05577"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn52xxp1.html">05577</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn52xxp1.html">cvmx_ciu_intx_en1_cn52xxp1</a> {
<a name="l05578"></a>05578 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05579"></a>05579 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn52xxp1.html#a5c0b7d10de21527ffa1210535b1539fd">reserved_19_63</a>               : 45;
<a name="l05580"></a>05580     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn52xxp1.html#a9bcb0b66320414a9da14c74f882c2875">mii1</a>                         : 1;  <span class="comment">/**&lt; Second MII Interrupt */</span>
<a name="l05581"></a>05581     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn52xxp1.html#ad2a11f8895324d1918c88e504b3127cc">usb1</a>                         : 1;  <span class="comment">/**&lt; Second USB Interrupt */</span>
<a name="l05582"></a>05582     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn52xxp1.html#a76dc0695f142bb7440eac8b192f5f00c">uart2</a>                        : 1;  <span class="comment">/**&lt; Third UART interrupt */</span>
<a name="l05583"></a>05583     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn52xxp1.html#a0669757548fb425724d04e12378ee5a5">reserved_4_15</a>                : 12;
<a name="l05584"></a>05584     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn52xxp1.html#a9608c55f3b342b971e9f06a72fa5e338">wdog</a>                         : 4;  <span class="comment">/**&lt; Watchdog summary interrupt enable vector */</span>
<a name="l05585"></a>05585 <span class="preprocessor">#else</span>
<a name="l05586"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn52xxp1.html#a9608c55f3b342b971e9f06a72fa5e338">05586</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn52xxp1.html#a9608c55f3b342b971e9f06a72fa5e338">wdog</a>                         : 4;
<a name="l05587"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn52xxp1.html#a0669757548fb425724d04e12378ee5a5">05587</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn52xxp1.html#a0669757548fb425724d04e12378ee5a5">reserved_4_15</a>                : 12;
<a name="l05588"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn52xxp1.html#a76dc0695f142bb7440eac8b192f5f00c">05588</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn52xxp1.html#a76dc0695f142bb7440eac8b192f5f00c">uart2</a>                        : 1;
<a name="l05589"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn52xxp1.html#ad2a11f8895324d1918c88e504b3127cc">05589</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn52xxp1.html#ad2a11f8895324d1918c88e504b3127cc">usb1</a>                         : 1;
<a name="l05590"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn52xxp1.html#a9bcb0b66320414a9da14c74f882c2875">05590</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn52xxp1.html#a9bcb0b66320414a9da14c74f882c2875">mii1</a>                         : 1;
<a name="l05591"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn52xxp1.html#a5c0b7d10de21527ffa1210535b1539fd">05591</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn52xxp1.html#a5c0b7d10de21527ffa1210535b1539fd">reserved_19_63</a>               : 45;
<a name="l05592"></a>05592 <span class="preprocessor">#endif</span>
<a name="l05593"></a>05593 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en1.html#aad3066b16f0df3bdd99877bbc5d76dc2">cn52xxp1</a>;
<a name="l05594"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn56xx.html">05594</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn56xx.html">cvmx_ciu_intx_en1_cn56xx</a> {
<a name="l05595"></a>05595 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05596"></a>05596 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn56xx.html#ac670f2461eadeee69003616ffd293b75">reserved_12_63</a>               : 52;
<a name="l05597"></a>05597     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn56xx.html#aa1eb3ab266709679739fcbe3699d9dd4">wdog</a>                         : 12; <span class="comment">/**&lt; Watchdog summary interrupt enable vectory */</span>
<a name="l05598"></a>05598 <span class="preprocessor">#else</span>
<a name="l05599"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn56xx.html#aa1eb3ab266709679739fcbe3699d9dd4">05599</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn56xx.html#aa1eb3ab266709679739fcbe3699d9dd4">wdog</a>                         : 12;
<a name="l05600"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn56xx.html#ac670f2461eadeee69003616ffd293b75">05600</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn56xx.html#ac670f2461eadeee69003616ffd293b75">reserved_12_63</a>               : 52;
<a name="l05601"></a>05601 <span class="preprocessor">#endif</span>
<a name="l05602"></a>05602 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en1.html#ad628dde46f917d18e7c9e815a442f44c">cn56xx</a>;
<a name="l05603"></a><a class="code" href="unioncvmx__ciu__intx__en1.html#aade5b23132070e4628946ddd728ff166">05603</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn56xx.html">cvmx_ciu_intx_en1_cn56xx</a>       <a class="code" href="unioncvmx__ciu__intx__en1.html#aade5b23132070e4628946ddd728ff166">cn56xxp1</a>;
<a name="l05604"></a><a class="code" href="unioncvmx__ciu__intx__en1.html#af0d94c1ea979066966f716ed375ef8b5">05604</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn38xx.html">cvmx_ciu_intx_en1_cn38xx</a>       <a class="code" href="unioncvmx__ciu__intx__en1.html#af0d94c1ea979066966f716ed375ef8b5">cn58xx</a>;
<a name="l05605"></a><a class="code" href="unioncvmx__ciu__intx__en1.html#af3ad60df8079a84f6ddabf1317fe2fb5">05605</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn38xx.html">cvmx_ciu_intx_en1_cn38xx</a>       <a class="code" href="unioncvmx__ciu__intx__en1.html#af3ad60df8079a84f6ddabf1317fe2fb5">cn58xxp1</a>;
<a name="l05606"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html">05606</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html">cvmx_ciu_intx_en1_cn61xx</a> {
<a name="l05607"></a>05607 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05608"></a>05608 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#a3cd27eab28b0987cdc507214ab829b2b">rst</a>                          : 1;  <span class="comment">/**&lt; MIO RST interrupt enable */</span>
<a name="l05609"></a>05609     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#a4baadd7c8651593624a5670c0134e5df">reserved_53_62</a>               : 10;
<a name="l05610"></a>05610     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#a45bc08b9a30013d04541d74aa333775d">lmc0</a>                         : 1;  <span class="comment">/**&lt; LMC0 interrupt enable */</span>
<a name="l05611"></a>05611     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#ae5b5205a7d9b9297e388cf99a1216543">reserved_50_51</a>               : 2;
<a name="l05612"></a>05612     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#a885b0d7125ac61d135cc1f7286bfc31a">pem1</a>                         : 1;  <span class="comment">/**&lt; PEM1 interrupt enable */</span>
<a name="l05613"></a>05613     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#a70899b4e8ed7f688df2a20bba9ea3acf">pem0</a>                         : 1;  <span class="comment">/**&lt; PEM0 interrupt enable */</span>
<a name="l05614"></a>05614     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#a2d62ae0d92609b013c520986e25fd48e">ptp</a>                          : 1;  <span class="comment">/**&lt; PTP interrupt enable */</span>
<a name="l05615"></a>05615     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#aa5b9d4cd860c4cdcefa1ec3831e01e1c">agl</a>                          : 1;  <span class="comment">/**&lt; AGL interrupt enable */</span>
<a name="l05616"></a>05616     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#af74fe3d30ceca7df74ac56bcc6554986">reserved_41_45</a>               : 5;
<a name="l05617"></a>05617     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#a8733033b67e7e8e59988c76605d97188">dpi_dma</a>                      : 1;  <span class="comment">/**&lt; DPI_DMA interrupt enable */</span>
<a name="l05618"></a>05618     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#aa2b2d5203f4a9122a281a9d17b4bd68c">reserved_38_39</a>               : 2;
<a name="l05619"></a>05619     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#abd3ce783873ba4194bc30ba4f53fe8b3">agx1</a>                         : 1;  <span class="comment">/**&lt; GMX1 interrupt enable */</span>
<a name="l05620"></a>05620     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#ae114e6bd1fdd0f75f06cd2ac2389fe2a">agx0</a>                         : 1;  <span class="comment">/**&lt; GMX0 interrupt enable */</span>
<a name="l05621"></a>05621     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#a4c0a662fcb442f96196ee221629b8885">dpi</a>                          : 1;  <span class="comment">/**&lt; DPI interrupt enable */</span>
<a name="l05622"></a>05622     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#a3c6df39a7bba350b62d4983674b67cd5">sli</a>                          : 1;  <span class="comment">/**&lt; SLI interrupt enable */</span>
<a name="l05623"></a>05623     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#a19b4d05da9f7a6ce7391a764e66fe98f">usb</a>                          : 1;  <span class="comment">/**&lt; USB UCTL0 interrupt enable */</span>
<a name="l05624"></a>05624     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#ad9d3d0ba034d15bebf42e097dae6bf6e">dfa</a>                          : 1;  <span class="comment">/**&lt; DFA interrupt enable */</span>
<a name="l05625"></a>05625     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#a9ae63eda23b76dfa00a102d62b1e387e">key</a>                          : 1;  <span class="comment">/**&lt; KEY interrupt enable */</span>
<a name="l05626"></a>05626     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#abff037f3621d9c258ccc8b584614ee0b">rad</a>                          : 1;  <span class="comment">/**&lt; RAD interrupt enable */</span>
<a name="l05627"></a>05627     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#aee891bf1edaaaf9400daa181c7c32565">tim</a>                          : 1;  <span class="comment">/**&lt; TIM interrupt enable */</span>
<a name="l05628"></a>05628     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#a865f466a6a62e5ae8bf6a438913ce978">zip</a>                          : 1;  <span class="comment">/**&lt; ZIP interrupt enable */</span>
<a name="l05629"></a>05629     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#aecdf0891340a183e34a1528265bc89f9">pko</a>                          : 1;  <span class="comment">/**&lt; PKO interrupt enable */</span>
<a name="l05630"></a>05630     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#a92da79b5d0840d01f03e9de99afeea49">pip</a>                          : 1;  <span class="comment">/**&lt; PIP interrupt enable */</span>
<a name="l05631"></a>05631     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#ad345af9bf11624f75be8f772377cacc5">ipd</a>                          : 1;  <span class="comment">/**&lt; IPD interrupt enable */</span>
<a name="l05632"></a>05632     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#a5f945ea17fc022e6067b3e38a3da860f">l2c</a>                          : 1;  <span class="comment">/**&lt; L2C interrupt enable */</span>
<a name="l05633"></a>05633     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#a684e36cd504cd86722ca6ac5c729a44f">pow</a>                          : 1;  <span class="comment">/**&lt; POW err interrupt enable */</span>
<a name="l05634"></a>05634     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#a81b9813b1e4fdf861bdb0793bd1302af">fpa</a>                          : 1;  <span class="comment">/**&lt; FPA interrupt enable */</span>
<a name="l05635"></a>05635     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#a58ad870554a08cea25cbe9e3023a750c">iob</a>                          : 1;  <span class="comment">/**&lt; IOB interrupt enable */</span>
<a name="l05636"></a>05636     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#ad562e904337d31a661cf2f1e01a29ab0">mio</a>                          : 1;  <span class="comment">/**&lt; MIO boot interrupt enable */</span>
<a name="l05637"></a>05637     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#a50a81bd9e62c66f28a67cce410ec31ec">nand</a>                         : 1;  <span class="comment">/**&lt; EMMC Flash Controller interrupt enable */</span>
<a name="l05638"></a>05638     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#ad906700658e6ee7b7f7ac009870e2069">mii1</a>                         : 1;  <span class="comment">/**&lt; RGMII/MIX Interface 1 Interrupt enable */</span>
<a name="l05639"></a>05639     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#a6a54036d06581b9aeee64bc8f28030ca">reserved_4_17</a>                : 14;
<a name="l05640"></a>05640     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#a502a7e51899864e2d0482cbfdc19c0a5">wdog</a>                         : 4;  <span class="comment">/**&lt; Watchdog summary interrupt enable vector */</span>
<a name="l05641"></a>05641 <span class="preprocessor">#else</span>
<a name="l05642"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#a502a7e51899864e2d0482cbfdc19c0a5">05642</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#a502a7e51899864e2d0482cbfdc19c0a5">wdog</a>                         : 4;
<a name="l05643"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#a6a54036d06581b9aeee64bc8f28030ca">05643</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#a6a54036d06581b9aeee64bc8f28030ca">reserved_4_17</a>                : 14;
<a name="l05644"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#ad906700658e6ee7b7f7ac009870e2069">05644</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#ad906700658e6ee7b7f7ac009870e2069">mii1</a>                         : 1;
<a name="l05645"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#a50a81bd9e62c66f28a67cce410ec31ec">05645</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#a50a81bd9e62c66f28a67cce410ec31ec">nand</a>                         : 1;
<a name="l05646"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#ad562e904337d31a661cf2f1e01a29ab0">05646</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#ad562e904337d31a661cf2f1e01a29ab0">mio</a>                          : 1;
<a name="l05647"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#a58ad870554a08cea25cbe9e3023a750c">05647</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#a58ad870554a08cea25cbe9e3023a750c">iob</a>                          : 1;
<a name="l05648"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#a81b9813b1e4fdf861bdb0793bd1302af">05648</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#a81b9813b1e4fdf861bdb0793bd1302af">fpa</a>                          : 1;
<a name="l05649"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#a684e36cd504cd86722ca6ac5c729a44f">05649</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#a684e36cd504cd86722ca6ac5c729a44f">pow</a>                          : 1;
<a name="l05650"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#a5f945ea17fc022e6067b3e38a3da860f">05650</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#a5f945ea17fc022e6067b3e38a3da860f">l2c</a>                          : 1;
<a name="l05651"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#ad345af9bf11624f75be8f772377cacc5">05651</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#ad345af9bf11624f75be8f772377cacc5">ipd</a>                          : 1;
<a name="l05652"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#a92da79b5d0840d01f03e9de99afeea49">05652</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#a92da79b5d0840d01f03e9de99afeea49">pip</a>                          : 1;
<a name="l05653"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#aecdf0891340a183e34a1528265bc89f9">05653</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#aecdf0891340a183e34a1528265bc89f9">pko</a>                          : 1;
<a name="l05654"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#a865f466a6a62e5ae8bf6a438913ce978">05654</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#a865f466a6a62e5ae8bf6a438913ce978">zip</a>                          : 1;
<a name="l05655"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#aee891bf1edaaaf9400daa181c7c32565">05655</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#aee891bf1edaaaf9400daa181c7c32565">tim</a>                          : 1;
<a name="l05656"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#abff037f3621d9c258ccc8b584614ee0b">05656</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#abff037f3621d9c258ccc8b584614ee0b">rad</a>                          : 1;
<a name="l05657"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#a9ae63eda23b76dfa00a102d62b1e387e">05657</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#a9ae63eda23b76dfa00a102d62b1e387e">key</a>                          : 1;
<a name="l05658"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#ad9d3d0ba034d15bebf42e097dae6bf6e">05658</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#ad9d3d0ba034d15bebf42e097dae6bf6e">dfa</a>                          : 1;
<a name="l05659"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#a19b4d05da9f7a6ce7391a764e66fe98f">05659</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#a19b4d05da9f7a6ce7391a764e66fe98f">usb</a>                          : 1;
<a name="l05660"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#a3c6df39a7bba350b62d4983674b67cd5">05660</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#a3c6df39a7bba350b62d4983674b67cd5">sli</a>                          : 1;
<a name="l05661"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#a4c0a662fcb442f96196ee221629b8885">05661</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#a4c0a662fcb442f96196ee221629b8885">dpi</a>                          : 1;
<a name="l05662"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#ae114e6bd1fdd0f75f06cd2ac2389fe2a">05662</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#ae114e6bd1fdd0f75f06cd2ac2389fe2a">agx0</a>                         : 1;
<a name="l05663"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#abd3ce783873ba4194bc30ba4f53fe8b3">05663</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#abd3ce783873ba4194bc30ba4f53fe8b3">agx1</a>                         : 1;
<a name="l05664"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#aa2b2d5203f4a9122a281a9d17b4bd68c">05664</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#aa2b2d5203f4a9122a281a9d17b4bd68c">reserved_38_39</a>               : 2;
<a name="l05665"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#a8733033b67e7e8e59988c76605d97188">05665</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#a8733033b67e7e8e59988c76605d97188">dpi_dma</a>                      : 1;
<a name="l05666"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#af74fe3d30ceca7df74ac56bcc6554986">05666</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#af74fe3d30ceca7df74ac56bcc6554986">reserved_41_45</a>               : 5;
<a name="l05667"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#aa5b9d4cd860c4cdcefa1ec3831e01e1c">05667</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#aa5b9d4cd860c4cdcefa1ec3831e01e1c">agl</a>                          : 1;
<a name="l05668"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#a2d62ae0d92609b013c520986e25fd48e">05668</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#a2d62ae0d92609b013c520986e25fd48e">ptp</a>                          : 1;
<a name="l05669"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#a70899b4e8ed7f688df2a20bba9ea3acf">05669</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#a70899b4e8ed7f688df2a20bba9ea3acf">pem0</a>                         : 1;
<a name="l05670"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#a885b0d7125ac61d135cc1f7286bfc31a">05670</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#a885b0d7125ac61d135cc1f7286bfc31a">pem1</a>                         : 1;
<a name="l05671"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#ae5b5205a7d9b9297e388cf99a1216543">05671</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#ae5b5205a7d9b9297e388cf99a1216543">reserved_50_51</a>               : 2;
<a name="l05672"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#a45bc08b9a30013d04541d74aa333775d">05672</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#a45bc08b9a30013d04541d74aa333775d">lmc0</a>                         : 1;
<a name="l05673"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#a4baadd7c8651593624a5670c0134e5df">05673</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#a4baadd7c8651593624a5670c0134e5df">reserved_53_62</a>               : 10;
<a name="l05674"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#a3cd27eab28b0987cdc507214ab829b2b">05674</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn61xx.html#a3cd27eab28b0987cdc507214ab829b2b">rst</a>                          : 1;
<a name="l05675"></a>05675 <span class="preprocessor">#endif</span>
<a name="l05676"></a>05676 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en1.html#a573a65e74d59516e0177246e7e2573c7">cn61xx</a>;
<a name="l05677"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html">05677</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html">cvmx_ciu_intx_en1_cn63xx</a> {
<a name="l05678"></a>05678 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05679"></a>05679 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#a4e2bab71851c415fcbb45f77078cbb45">rst</a>                          : 1;  <span class="comment">/**&lt; MIO RST interrupt enable */</span>
<a name="l05680"></a>05680     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#a0829911bc640cf2a2b8e8f569c989291">reserved_57_62</a>               : 6;
<a name="l05681"></a>05681     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#a56926d9115a7c2a7d446101049bc089c">dfm</a>                          : 1;  <span class="comment">/**&lt; DFM interrupt enable */</span>
<a name="l05682"></a>05682     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#ad519f316a885c65651d333e7ea32c653">reserved_53_55</a>               : 3;
<a name="l05683"></a>05683     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#a4fffa8dd6a3dbda6dbbda50201ff19ea">lmc0</a>                         : 1;  <span class="comment">/**&lt; LMC0 interrupt enable */</span>
<a name="l05684"></a>05684     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#ad92ed94e1d7fc717ef02540219d5a200">srio1</a>                        : 1;  <span class="comment">/**&lt; SRIO1 interrupt enable */</span>
<a name="l05685"></a>05685     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#a3c077907d49443791c9d2a5b34c4958c">srio0</a>                        : 1;  <span class="comment">/**&lt; SRIO0 interrupt enable */</span>
<a name="l05686"></a>05686     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#a2c07637fee95be7423eb111acd5ea00f">pem1</a>                         : 1;  <span class="comment">/**&lt; PEM1 interrupt enable */</span>
<a name="l05687"></a>05687     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#a8fcb881eaf3e7f74d7303af89819d344">pem0</a>                         : 1;  <span class="comment">/**&lt; PEM0 interrupt enable */</span>
<a name="l05688"></a>05688     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#adf027bc5190b962eeb760b471bccffac">ptp</a>                          : 1;  <span class="comment">/**&lt; PTP interrupt enable */</span>
<a name="l05689"></a>05689     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#a2d24ba00b40ff6603b2ae22c98e92820">agl</a>                          : 1;  <span class="comment">/**&lt; AGL interrupt enable */</span>
<a name="l05690"></a>05690     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#a1e7eb7f8c5f89dae7169bc5ec81f6162">reserved_37_45</a>               : 9;
<a name="l05691"></a>05691     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#a5a0676a6c5acea5b6282d62656781b69">agx0</a>                         : 1;  <span class="comment">/**&lt; GMX0 interrupt enable */</span>
<a name="l05692"></a>05692     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#a7ca47ec6f36594af140712139274cb4f">dpi</a>                          : 1;  <span class="comment">/**&lt; DPI interrupt enable */</span>
<a name="l05693"></a>05693     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#aa148a40847d410bf26013bbc6d11aeab">sli</a>                          : 1;  <span class="comment">/**&lt; SLI interrupt enable */</span>
<a name="l05694"></a>05694     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#a36acb26bc9bf879d045359d84cace896">usb</a>                          : 1;  <span class="comment">/**&lt; USB UCTL0 interrupt enable */</span>
<a name="l05695"></a>05695     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#a45a008da10a48165f9587ed4052bf45c">dfa</a>                          : 1;  <span class="comment">/**&lt; DFA interrupt enable */</span>
<a name="l05696"></a>05696     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#aa10a70be6de6b4bbe169a70d2203d166">key</a>                          : 1;  <span class="comment">/**&lt; KEY interrupt enable */</span>
<a name="l05697"></a>05697     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#a79bd132a19994e51b7b81cf249086b05">rad</a>                          : 1;  <span class="comment">/**&lt; RAD interrupt enable */</span>
<a name="l05698"></a>05698     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#a6365bf87a6ff71e867e23c1c068b8a0a">tim</a>                          : 1;  <span class="comment">/**&lt; TIM interrupt enable */</span>
<a name="l05699"></a>05699     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#adb2a3f839c52d2171fbb07a62ae7a508">zip</a>                          : 1;  <span class="comment">/**&lt; ZIP interrupt enable */</span>
<a name="l05700"></a>05700     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#a3e88099cd9ad77ef1f23b3d3afc3323e">pko</a>                          : 1;  <span class="comment">/**&lt; PKO interrupt enable */</span>
<a name="l05701"></a>05701     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#aedc37ff55ab2d1ee869bf5257ce3a91d">pip</a>                          : 1;  <span class="comment">/**&lt; PIP interrupt enable */</span>
<a name="l05702"></a>05702     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#a7e4f9cf5338d23e7a09a877433e39163">ipd</a>                          : 1;  <span class="comment">/**&lt; IPD interrupt enable */</span>
<a name="l05703"></a>05703     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#a16984dc600a7bcd0d09b1ff868705afe">l2c</a>                          : 1;  <span class="comment">/**&lt; L2C interrupt enable */</span>
<a name="l05704"></a>05704     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#af3b0835c91e9406b8c22ef4403d81f57">pow</a>                          : 1;  <span class="comment">/**&lt; POW err interrupt enable */</span>
<a name="l05705"></a>05705     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#a0001403bf5d826c2c0bfa62d094c3dec">fpa</a>                          : 1;  <span class="comment">/**&lt; FPA interrupt enable */</span>
<a name="l05706"></a>05706     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#af85fb516683392a91432bb272ae1aa57">iob</a>                          : 1;  <span class="comment">/**&lt; IOB interrupt enable */</span>
<a name="l05707"></a>05707     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#a7b61e52bbfdc65ede91489678d52eba1">mio</a>                          : 1;  <span class="comment">/**&lt; MIO boot interrupt enable */</span>
<a name="l05708"></a>05708     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#a1345b80eebbdb1c1bc3fe84c79174f64">nand</a>                         : 1;  <span class="comment">/**&lt; NAND Flash Controller interrupt enable */</span>
<a name="l05709"></a>05709     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#ab7e6398b6426b3a57070f0f8c00c1191">mii1</a>                         : 1;  <span class="comment">/**&lt; RGMII/MII/MIX Interface 1 Interrupt enable */</span>
<a name="l05710"></a>05710     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#a2c99a22691136f0ae741b0d4d829c99e">reserved_6_17</a>                : 12;
<a name="l05711"></a>05711     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#a609d9b294adb7106213b53db019a6420">wdog</a>                         : 6;  <span class="comment">/**&lt; Watchdog summary interrupt enable vector */</span>
<a name="l05712"></a>05712 <span class="preprocessor">#else</span>
<a name="l05713"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#a609d9b294adb7106213b53db019a6420">05713</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#a609d9b294adb7106213b53db019a6420">wdog</a>                         : 6;
<a name="l05714"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#a2c99a22691136f0ae741b0d4d829c99e">05714</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#a2c99a22691136f0ae741b0d4d829c99e">reserved_6_17</a>                : 12;
<a name="l05715"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#ab7e6398b6426b3a57070f0f8c00c1191">05715</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#ab7e6398b6426b3a57070f0f8c00c1191">mii1</a>                         : 1;
<a name="l05716"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#a1345b80eebbdb1c1bc3fe84c79174f64">05716</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#a1345b80eebbdb1c1bc3fe84c79174f64">nand</a>                         : 1;
<a name="l05717"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#a7b61e52bbfdc65ede91489678d52eba1">05717</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#a7b61e52bbfdc65ede91489678d52eba1">mio</a>                          : 1;
<a name="l05718"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#af85fb516683392a91432bb272ae1aa57">05718</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#af85fb516683392a91432bb272ae1aa57">iob</a>                          : 1;
<a name="l05719"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#a0001403bf5d826c2c0bfa62d094c3dec">05719</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#a0001403bf5d826c2c0bfa62d094c3dec">fpa</a>                          : 1;
<a name="l05720"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#af3b0835c91e9406b8c22ef4403d81f57">05720</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#af3b0835c91e9406b8c22ef4403d81f57">pow</a>                          : 1;
<a name="l05721"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#a16984dc600a7bcd0d09b1ff868705afe">05721</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#a16984dc600a7bcd0d09b1ff868705afe">l2c</a>                          : 1;
<a name="l05722"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#a7e4f9cf5338d23e7a09a877433e39163">05722</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#a7e4f9cf5338d23e7a09a877433e39163">ipd</a>                          : 1;
<a name="l05723"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#aedc37ff55ab2d1ee869bf5257ce3a91d">05723</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#aedc37ff55ab2d1ee869bf5257ce3a91d">pip</a>                          : 1;
<a name="l05724"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#a3e88099cd9ad77ef1f23b3d3afc3323e">05724</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#a3e88099cd9ad77ef1f23b3d3afc3323e">pko</a>                          : 1;
<a name="l05725"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#adb2a3f839c52d2171fbb07a62ae7a508">05725</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#adb2a3f839c52d2171fbb07a62ae7a508">zip</a>                          : 1;
<a name="l05726"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#a6365bf87a6ff71e867e23c1c068b8a0a">05726</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#a6365bf87a6ff71e867e23c1c068b8a0a">tim</a>                          : 1;
<a name="l05727"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#a79bd132a19994e51b7b81cf249086b05">05727</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#a79bd132a19994e51b7b81cf249086b05">rad</a>                          : 1;
<a name="l05728"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#aa10a70be6de6b4bbe169a70d2203d166">05728</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#aa10a70be6de6b4bbe169a70d2203d166">key</a>                          : 1;
<a name="l05729"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#a45a008da10a48165f9587ed4052bf45c">05729</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#a45a008da10a48165f9587ed4052bf45c">dfa</a>                          : 1;
<a name="l05730"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#a36acb26bc9bf879d045359d84cace896">05730</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#a36acb26bc9bf879d045359d84cace896">usb</a>                          : 1;
<a name="l05731"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#aa148a40847d410bf26013bbc6d11aeab">05731</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#aa148a40847d410bf26013bbc6d11aeab">sli</a>                          : 1;
<a name="l05732"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#a7ca47ec6f36594af140712139274cb4f">05732</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#a7ca47ec6f36594af140712139274cb4f">dpi</a>                          : 1;
<a name="l05733"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#a5a0676a6c5acea5b6282d62656781b69">05733</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#a5a0676a6c5acea5b6282d62656781b69">agx0</a>                         : 1;
<a name="l05734"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#a1e7eb7f8c5f89dae7169bc5ec81f6162">05734</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#a1e7eb7f8c5f89dae7169bc5ec81f6162">reserved_37_45</a>               : 9;
<a name="l05735"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#a2d24ba00b40ff6603b2ae22c98e92820">05735</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#a2d24ba00b40ff6603b2ae22c98e92820">agl</a>                          : 1;
<a name="l05736"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#adf027bc5190b962eeb760b471bccffac">05736</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#adf027bc5190b962eeb760b471bccffac">ptp</a>                          : 1;
<a name="l05737"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#a8fcb881eaf3e7f74d7303af89819d344">05737</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#a8fcb881eaf3e7f74d7303af89819d344">pem0</a>                         : 1;
<a name="l05738"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#a2c07637fee95be7423eb111acd5ea00f">05738</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#a2c07637fee95be7423eb111acd5ea00f">pem1</a>                         : 1;
<a name="l05739"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#a3c077907d49443791c9d2a5b34c4958c">05739</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#a3c077907d49443791c9d2a5b34c4958c">srio0</a>                        : 1;
<a name="l05740"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#ad92ed94e1d7fc717ef02540219d5a200">05740</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#ad92ed94e1d7fc717ef02540219d5a200">srio1</a>                        : 1;
<a name="l05741"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#a4fffa8dd6a3dbda6dbbda50201ff19ea">05741</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#a4fffa8dd6a3dbda6dbbda50201ff19ea">lmc0</a>                         : 1;
<a name="l05742"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#ad519f316a885c65651d333e7ea32c653">05742</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#ad519f316a885c65651d333e7ea32c653">reserved_53_55</a>               : 3;
<a name="l05743"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#a56926d9115a7c2a7d446101049bc089c">05743</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#a56926d9115a7c2a7d446101049bc089c">dfm</a>                          : 1;
<a name="l05744"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#a0829911bc640cf2a2b8e8f569c989291">05744</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#a0829911bc640cf2a2b8e8f569c989291">reserved_57_62</a>               : 6;
<a name="l05745"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#a4e2bab71851c415fcbb45f77078cbb45">05745</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html#a4e2bab71851c415fcbb45f77078cbb45">rst</a>                          : 1;
<a name="l05746"></a>05746 <span class="preprocessor">#endif</span>
<a name="l05747"></a>05747 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en1.html#ad3b97fb177c092d6011b6ce1ed7e46be">cn63xx</a>;
<a name="l05748"></a><a class="code" href="unioncvmx__ciu__intx__en1.html#ac8634d4bd56bf8a88263f7e2163949ca">05748</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn63xx.html">cvmx_ciu_intx_en1_cn63xx</a>       <a class="code" href="unioncvmx__ciu__intx__en1.html#ac8634d4bd56bf8a88263f7e2163949ca">cn63xxp1</a>;
<a name="l05749"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html">05749</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html">cvmx_ciu_intx_en1_cn66xx</a> {
<a name="l05750"></a>05750 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05751"></a>05751 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#aab470ee928ec2001d47a4e6e71205222">rst</a>                          : 1;  <span class="comment">/**&lt; MIO RST interrupt enable */</span>
<a name="l05752"></a>05752     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#a21c4bc713f7ea8762f2398d3bc66715f">reserved_62_62</a>               : 1;
<a name="l05753"></a>05753     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#afe15d924375413596c0d0d9c7cfcbb76">srio3</a>                        : 1;  <span class="comment">/**&lt; SRIO3 interrupt enable */</span>
<a name="l05754"></a>05754     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#ad24d272ceef07115fdc23e740d7b9514">srio2</a>                        : 1;  <span class="comment">/**&lt; SRIO2 interrupt enable */</span>
<a name="l05755"></a>05755     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#a852020919a9b5082808e6b83387e48b4">reserved_57_59</a>               : 3;
<a name="l05756"></a>05756     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#a4d6cffa7d03626ef94eecc4b694eb6e8">dfm</a>                          : 1;  <span class="comment">/**&lt; DFM interrupt enable */</span>
<a name="l05757"></a>05757     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#a24c3859dc4e657f23b671642160c97bb">reserved_53_55</a>               : 3;
<a name="l05758"></a>05758     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#a6a44bfd140e145f3fa8ad11ff9f287f0">lmc0</a>                         : 1;  <span class="comment">/**&lt; LMC0 interrupt enable */</span>
<a name="l05759"></a>05759     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#a00a7eb224ba222e4f531fcd3892c9331">reserved_51_51</a>               : 1;
<a name="l05760"></a>05760     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#a247bdb64194d1171f077870d76239baa">srio0</a>                        : 1;  <span class="comment">/**&lt; SRIO0 interrupt enable */</span>
<a name="l05761"></a>05761     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#a30afe3826cef246cc45823879bcc1de8">pem1</a>                         : 1;  <span class="comment">/**&lt; PEM1 interrupt enable */</span>
<a name="l05762"></a>05762     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#ac603f7cb08ebc206493f8592104e82e3">pem0</a>                         : 1;  <span class="comment">/**&lt; PEM0 interrupt enable */</span>
<a name="l05763"></a>05763     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#af42e6696b17b2e560fac018703d07539">ptp</a>                          : 1;  <span class="comment">/**&lt; PTP interrupt enable */</span>
<a name="l05764"></a>05764     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#a67e14ae560a7cf174ee74b32f24d32d7">agl</a>                          : 1;  <span class="comment">/**&lt; AGL interrupt enable */</span>
<a name="l05765"></a>05765     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#a5d1ba7eabff349d692cb821f744056da">reserved_38_45</a>               : 8;
<a name="l05766"></a>05766     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#a985c7adcca46741f411ca8445d548ad7">agx1</a>                         : 1;  <span class="comment">/**&lt; GMX1 interrupt enable */</span>
<a name="l05767"></a>05767     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#aef6c6ee9e21d8b1b292f37f463fa8f44">agx0</a>                         : 1;  <span class="comment">/**&lt; GMX0 interrupt enable */</span>
<a name="l05768"></a>05768     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#af56b6dd427ef6b7eddf5bf2a52277766">dpi</a>                          : 1;  <span class="comment">/**&lt; DPI interrupt enable */</span>
<a name="l05769"></a>05769     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#a350d8cd7d5ada9e73e106f0550992ef4">sli</a>                          : 1;  <span class="comment">/**&lt; SLI interrupt enable */</span>
<a name="l05770"></a>05770     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#af4d060fa162f8f85d7611a9138112836">usb</a>                          : 1;  <span class="comment">/**&lt; USB UCTL0 interrupt enable */</span>
<a name="l05771"></a>05771     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#a317856882c78c881c9e83c96e7245f3d">dfa</a>                          : 1;  <span class="comment">/**&lt; DFA interrupt enable */</span>
<a name="l05772"></a>05772     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#ada6ba03588eab5835e0fca4c1e46ad85">key</a>                          : 1;  <span class="comment">/**&lt; KEY interrupt enable */</span>
<a name="l05773"></a>05773     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#a8c231befd59ae4e0ba781cbf359aff08">rad</a>                          : 1;  <span class="comment">/**&lt; RAD interrupt enable */</span>
<a name="l05774"></a>05774     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#a97fa55bdbfef2de7cc0b5affff2245be">tim</a>                          : 1;  <span class="comment">/**&lt; TIM interrupt enable */</span>
<a name="l05775"></a>05775     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#afb9fe595084b011e3075b0dd1123866f">zip</a>                          : 1;  <span class="comment">/**&lt; ZIP interrupt enable */</span>
<a name="l05776"></a>05776     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#a4ce3970bc487f6dc043c163e9f289c3d">pko</a>                          : 1;  <span class="comment">/**&lt; PKO interrupt enable */</span>
<a name="l05777"></a>05777     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#add252234d68f38b0193388d044d742ea">pip</a>                          : 1;  <span class="comment">/**&lt; PIP interrupt enable */</span>
<a name="l05778"></a>05778     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#a16e7b0c3540052ac3a83710ed252faec">ipd</a>                          : 1;  <span class="comment">/**&lt; IPD interrupt enable */</span>
<a name="l05779"></a>05779     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#a00f020aa615c686fac362f31ad35b39f">l2c</a>                          : 1;  <span class="comment">/**&lt; L2C interrupt enable */</span>
<a name="l05780"></a>05780     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#a3d023e3167ae6f8c9014093ff7794a52">pow</a>                          : 1;  <span class="comment">/**&lt; POW err interrupt enable */</span>
<a name="l05781"></a>05781     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#a6a894d76a0b7a812da0554c78d02ea9f">fpa</a>                          : 1;  <span class="comment">/**&lt; FPA interrupt enable */</span>
<a name="l05782"></a>05782     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#a50413b618eb3ddab1bdf72616f32a3cc">iob</a>                          : 1;  <span class="comment">/**&lt; IOB interrupt enable */</span>
<a name="l05783"></a>05783     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#ad651b96529bcb36958a3f1739ed88046">mio</a>                          : 1;  <span class="comment">/**&lt; MIO boot interrupt enable */</span>
<a name="l05784"></a>05784     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#ad893fdb82ac3fa725e4aceed2ad84a12">nand</a>                         : 1;  <span class="comment">/**&lt; NAND Flash Controller interrupt enable */</span>
<a name="l05785"></a>05785     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#a5d4f43b9709c86c24f5af6f025f64a17">mii1</a>                         : 1;  <span class="comment">/**&lt; RGMII/MII/MIX Interface 1 Interrupt enable */</span>
<a name="l05786"></a>05786     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#a74f71252544abd4a4868ed2444ff02f3">reserved_10_17</a>               : 8;
<a name="l05787"></a>05787     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#a21a366a9c309ad093c5937b8f850bb35">wdog</a>                         : 10; <span class="comment">/**&lt; Watchdog summary interrupt enable vector */</span>
<a name="l05788"></a>05788 <span class="preprocessor">#else</span>
<a name="l05789"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#a21a366a9c309ad093c5937b8f850bb35">05789</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#a21a366a9c309ad093c5937b8f850bb35">wdog</a>                         : 10;
<a name="l05790"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#a74f71252544abd4a4868ed2444ff02f3">05790</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#a74f71252544abd4a4868ed2444ff02f3">reserved_10_17</a>               : 8;
<a name="l05791"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#a5d4f43b9709c86c24f5af6f025f64a17">05791</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#a5d4f43b9709c86c24f5af6f025f64a17">mii1</a>                         : 1;
<a name="l05792"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#ad893fdb82ac3fa725e4aceed2ad84a12">05792</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#ad893fdb82ac3fa725e4aceed2ad84a12">nand</a>                         : 1;
<a name="l05793"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#ad651b96529bcb36958a3f1739ed88046">05793</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#ad651b96529bcb36958a3f1739ed88046">mio</a>                          : 1;
<a name="l05794"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#a50413b618eb3ddab1bdf72616f32a3cc">05794</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#a50413b618eb3ddab1bdf72616f32a3cc">iob</a>                          : 1;
<a name="l05795"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#a6a894d76a0b7a812da0554c78d02ea9f">05795</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#a6a894d76a0b7a812da0554c78d02ea9f">fpa</a>                          : 1;
<a name="l05796"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#a3d023e3167ae6f8c9014093ff7794a52">05796</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#a3d023e3167ae6f8c9014093ff7794a52">pow</a>                          : 1;
<a name="l05797"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#a00f020aa615c686fac362f31ad35b39f">05797</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#a00f020aa615c686fac362f31ad35b39f">l2c</a>                          : 1;
<a name="l05798"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#a16e7b0c3540052ac3a83710ed252faec">05798</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#a16e7b0c3540052ac3a83710ed252faec">ipd</a>                          : 1;
<a name="l05799"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#add252234d68f38b0193388d044d742ea">05799</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#add252234d68f38b0193388d044d742ea">pip</a>                          : 1;
<a name="l05800"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#a4ce3970bc487f6dc043c163e9f289c3d">05800</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#a4ce3970bc487f6dc043c163e9f289c3d">pko</a>                          : 1;
<a name="l05801"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#afb9fe595084b011e3075b0dd1123866f">05801</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#afb9fe595084b011e3075b0dd1123866f">zip</a>                          : 1;
<a name="l05802"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#a97fa55bdbfef2de7cc0b5affff2245be">05802</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#a97fa55bdbfef2de7cc0b5affff2245be">tim</a>                          : 1;
<a name="l05803"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#a8c231befd59ae4e0ba781cbf359aff08">05803</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#a8c231befd59ae4e0ba781cbf359aff08">rad</a>                          : 1;
<a name="l05804"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#ada6ba03588eab5835e0fca4c1e46ad85">05804</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#ada6ba03588eab5835e0fca4c1e46ad85">key</a>                          : 1;
<a name="l05805"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#a317856882c78c881c9e83c96e7245f3d">05805</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#a317856882c78c881c9e83c96e7245f3d">dfa</a>                          : 1;
<a name="l05806"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#af4d060fa162f8f85d7611a9138112836">05806</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#af4d060fa162f8f85d7611a9138112836">usb</a>                          : 1;
<a name="l05807"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#a350d8cd7d5ada9e73e106f0550992ef4">05807</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#a350d8cd7d5ada9e73e106f0550992ef4">sli</a>                          : 1;
<a name="l05808"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#af56b6dd427ef6b7eddf5bf2a52277766">05808</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#af56b6dd427ef6b7eddf5bf2a52277766">dpi</a>                          : 1;
<a name="l05809"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#aef6c6ee9e21d8b1b292f37f463fa8f44">05809</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#aef6c6ee9e21d8b1b292f37f463fa8f44">agx0</a>                         : 1;
<a name="l05810"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#a985c7adcca46741f411ca8445d548ad7">05810</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#a985c7adcca46741f411ca8445d548ad7">agx1</a>                         : 1;
<a name="l05811"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#a5d1ba7eabff349d692cb821f744056da">05811</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#a5d1ba7eabff349d692cb821f744056da">reserved_38_45</a>               : 8;
<a name="l05812"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#a67e14ae560a7cf174ee74b32f24d32d7">05812</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#a67e14ae560a7cf174ee74b32f24d32d7">agl</a>                          : 1;
<a name="l05813"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#af42e6696b17b2e560fac018703d07539">05813</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#af42e6696b17b2e560fac018703d07539">ptp</a>                          : 1;
<a name="l05814"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#ac603f7cb08ebc206493f8592104e82e3">05814</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#ac603f7cb08ebc206493f8592104e82e3">pem0</a>                         : 1;
<a name="l05815"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#a30afe3826cef246cc45823879bcc1de8">05815</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#a30afe3826cef246cc45823879bcc1de8">pem1</a>                         : 1;
<a name="l05816"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#a247bdb64194d1171f077870d76239baa">05816</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#a247bdb64194d1171f077870d76239baa">srio0</a>                        : 1;
<a name="l05817"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#a00a7eb224ba222e4f531fcd3892c9331">05817</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#a00a7eb224ba222e4f531fcd3892c9331">reserved_51_51</a>               : 1;
<a name="l05818"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#a6a44bfd140e145f3fa8ad11ff9f287f0">05818</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#a6a44bfd140e145f3fa8ad11ff9f287f0">lmc0</a>                         : 1;
<a name="l05819"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#a24c3859dc4e657f23b671642160c97bb">05819</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#a24c3859dc4e657f23b671642160c97bb">reserved_53_55</a>               : 3;
<a name="l05820"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#a4d6cffa7d03626ef94eecc4b694eb6e8">05820</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#a4d6cffa7d03626ef94eecc4b694eb6e8">dfm</a>                          : 1;
<a name="l05821"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#a852020919a9b5082808e6b83387e48b4">05821</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#a852020919a9b5082808e6b83387e48b4">reserved_57_59</a>               : 3;
<a name="l05822"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#ad24d272ceef07115fdc23e740d7b9514">05822</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#ad24d272ceef07115fdc23e740d7b9514">srio2</a>                        : 1;
<a name="l05823"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#afe15d924375413596c0d0d9c7cfcbb76">05823</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#afe15d924375413596c0d0d9c7cfcbb76">srio3</a>                        : 1;
<a name="l05824"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#a21c4bc713f7ea8762f2398d3bc66715f">05824</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#a21c4bc713f7ea8762f2398d3bc66715f">reserved_62_62</a>               : 1;
<a name="l05825"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#aab470ee928ec2001d47a4e6e71205222">05825</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn66xx.html#aab470ee928ec2001d47a4e6e71205222">rst</a>                          : 1;
<a name="l05826"></a>05826 <span class="preprocessor">#endif</span>
<a name="l05827"></a>05827 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en1.html#a3121984d13308ed54a315f3482235bf3">cn66xx</a>;
<a name="l05828"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html">05828</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html">cvmx_ciu_intx_en1_cn70xx</a> {
<a name="l05829"></a>05829 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05830"></a>05830 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#a6ea5482cdf9b8daf25a2a3519b3fc167">rst</a>                          : 1;  <span class="comment">/**&lt; MIO RST interrupt enable */</span>
<a name="l05831"></a>05831     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#ae82ce1777da40be25f4a826c37d78b21">reserved_53_62</a>               : 10;
<a name="l05832"></a>05832     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#a22db15ef2f5f3ec412683053d73c22ba">lmc0</a>                         : 1;  <span class="comment">/**&lt; LMC0 interrupt enable */</span>
<a name="l05833"></a>05833     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#a2c16c77a672f19b79768b6ab88126312">reserved_51_51</a>               : 1;
<a name="l05834"></a>05834     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#a1735b43983a0dde1708c43569999eb7b">pem2</a>                         : 1;  <span class="comment">/**&lt; PEM2 interrupt enable */</span>
<a name="l05835"></a>05835     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#a809bee798481c1fcfcfd7833f0faf730">pem1</a>                         : 1;  <span class="comment">/**&lt; PEM1 interrupt enable */</span>
<a name="l05836"></a>05836     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#aad9e29f35cdbd8868496f280062f07f8">pem0</a>                         : 1;  <span class="comment">/**&lt; PEM0 interrupt enable */</span>
<a name="l05837"></a>05837     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#ab4f02e198aafc3e87f787a7fad87051e">ptp</a>                          : 1;  <span class="comment">/**&lt; PTP interrupt enable */</span>
<a name="l05838"></a>05838     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#ae0b90839d293b5c304ce2b7536ccda88">agl</a>                          : 1;  <span class="comment">/**&lt; AGL interrupt enable */</span>
<a name="l05839"></a>05839     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#a4cd88c1606450140fb701a89d01cd176">reserved_41_45</a>               : 5;
<a name="l05840"></a>05840     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#a45a8461563a4f0fa7ef3f1fddaf51007">dpi_dma</a>                      : 1;  <span class="comment">/**&lt; DPI_DMA interrupt enable */</span>
<a name="l05841"></a>05841     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#ad3d08e98ab4d89e4844318f0cd596ba3">reserved_39_38</a>               : 2;
<a name="l05842"></a>05842     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#a8060120d27129d840989f68e8ab02ec4">agx1</a>                         : 1;  <span class="comment">/**&lt; GMX1 interrupt enable */</span>
<a name="l05843"></a>05843     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#ac4c46af665d1d780cf82c1139da0f611">agx0</a>                         : 1;  <span class="comment">/**&lt; GMX0 interrupt enable */</span>
<a name="l05844"></a>05844     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#a33b903944ec7a21e5e8b2d223c8e868e">dpi</a>                          : 1;  <span class="comment">/**&lt; DPI interrupt enable */</span>
<a name="l05845"></a>05845     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#ac4ef0a8b1aa0ab58085dcedb0434b95c">sli</a>                          : 1;  <span class="comment">/**&lt; SLI interrupt enable */</span>
<a name="l05846"></a>05846     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#ab5680fbce7b4aba160ae386f3188a9ec">usb</a>                          : 1;  <span class="comment">/**&lt; USBDRD0 interrupt enable */</span>
<a name="l05847"></a>05847     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#ac71e20f0345af8cbb6be3cad140ee87c">dfa</a>                          : 1;  <span class="comment">/**&lt; DFA interrupt enable */</span>
<a name="l05848"></a>05848     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#ab0fc27da343c977d2efb31a3d0601cc7">key</a>                          : 1;  <span class="comment">/**&lt; KEY interrupt enable */</span>
<a name="l05849"></a>05849     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#a23668ca25427263a1dd911e713e86e41">rad</a>                          : 1;  <span class="comment">/**&lt; RAD interrupt enable */</span>
<a name="l05850"></a>05850     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#a4ae58600d714112a3b9923e6d2ad314f">tim</a>                          : 1;  <span class="comment">/**&lt; TIM interrupt enable */</span>
<a name="l05851"></a>05851     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#a588248c0e2866897263e3ac36e6ab06c">reserved_28_28</a>               : 1;
<a name="l05852"></a>05852     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#a26867050fc9407797c250760c05dec1d">pko</a>                          : 1;  <span class="comment">/**&lt; PKO interrupt enable */</span>
<a name="l05853"></a>05853     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#a26178a570bb2109354fdbdc8b0f39d7a">pip</a>                          : 1;  <span class="comment">/**&lt; PIP interrupt enable */</span>
<a name="l05854"></a>05854     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#a9d76aa78437184f98a6bf9ed1cbae2b8">ipd</a>                          : 1;  <span class="comment">/**&lt; IPD interrupt enable */</span>
<a name="l05855"></a>05855     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#a8e28dd9ed5b60d61ea0ab65045f5894f">l2c</a>                          : 1;  <span class="comment">/**&lt; L2C interrupt enable */</span>
<a name="l05856"></a>05856     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#a473167c14208a534b90521ea94938b31">pow</a>                          : 1;  <span class="comment">/**&lt; POW err interrupt enable */</span>
<a name="l05857"></a>05857     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#ab113d8623d1443e88fc9167e6fa184c9">fpa</a>                          : 1;  <span class="comment">/**&lt; FPA interrupt enable */</span>
<a name="l05858"></a>05858     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#afdd165303ebb34fdea9cb2980738c11f">iob</a>                          : 1;  <span class="comment">/**&lt; IOB interrupt enable */</span>
<a name="l05859"></a>05859     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#abb74f02565f39e9e7b726aea3e3be4e2">mio</a>                          : 1;  <span class="comment">/**&lt; MIO boot interrupt enable */</span>
<a name="l05860"></a>05860     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#a0b5e3320d47a5ddd45e85f7486ffd0ec">nand</a>                         : 1;  <span class="comment">/**&lt; NAND / EMMC Controller interrupt enable */</span>
<a name="l05861"></a>05861     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#af2544c00b4aea0cf01cc30a53847fb11">reserved_18_18</a>               : 1;
<a name="l05862"></a>05862     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#af10a4becee12baec8bf1c5f3ad4070b7">usb1</a>                         : 1;  <span class="comment">/**&lt; USBDRD1 summary interrupt enable vector. */</span>
<a name="l05863"></a>05863     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#a9cbb8aea504d6851a4f355d6f834d65c">reserved_4_16</a>                : 13;
<a name="l05864"></a>05864     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#aeacc52a199452a268fe06fb9f31e2055">wdog</a>                         : 4;  <span class="comment">/**&lt; Watchdog summary interrupt enable vector. */</span>
<a name="l05865"></a>05865 <span class="preprocessor">#else</span>
<a name="l05866"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#aeacc52a199452a268fe06fb9f31e2055">05866</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#aeacc52a199452a268fe06fb9f31e2055">wdog</a>                         : 4;
<a name="l05867"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#a9cbb8aea504d6851a4f355d6f834d65c">05867</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#a9cbb8aea504d6851a4f355d6f834d65c">reserved_4_16</a>                : 13;
<a name="l05868"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#af10a4becee12baec8bf1c5f3ad4070b7">05868</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#af10a4becee12baec8bf1c5f3ad4070b7">usb1</a>                         : 1;
<a name="l05869"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#af2544c00b4aea0cf01cc30a53847fb11">05869</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#af2544c00b4aea0cf01cc30a53847fb11">reserved_18_18</a>               : 1;
<a name="l05870"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#a0b5e3320d47a5ddd45e85f7486ffd0ec">05870</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#a0b5e3320d47a5ddd45e85f7486ffd0ec">nand</a>                         : 1;
<a name="l05871"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#abb74f02565f39e9e7b726aea3e3be4e2">05871</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#abb74f02565f39e9e7b726aea3e3be4e2">mio</a>                          : 1;
<a name="l05872"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#afdd165303ebb34fdea9cb2980738c11f">05872</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#afdd165303ebb34fdea9cb2980738c11f">iob</a>                          : 1;
<a name="l05873"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#ab113d8623d1443e88fc9167e6fa184c9">05873</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#ab113d8623d1443e88fc9167e6fa184c9">fpa</a>                          : 1;
<a name="l05874"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#a473167c14208a534b90521ea94938b31">05874</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#a473167c14208a534b90521ea94938b31">pow</a>                          : 1;
<a name="l05875"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#a8e28dd9ed5b60d61ea0ab65045f5894f">05875</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#a8e28dd9ed5b60d61ea0ab65045f5894f">l2c</a>                          : 1;
<a name="l05876"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#a9d76aa78437184f98a6bf9ed1cbae2b8">05876</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#a9d76aa78437184f98a6bf9ed1cbae2b8">ipd</a>                          : 1;
<a name="l05877"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#a26178a570bb2109354fdbdc8b0f39d7a">05877</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#a26178a570bb2109354fdbdc8b0f39d7a">pip</a>                          : 1;
<a name="l05878"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#a26867050fc9407797c250760c05dec1d">05878</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#a26867050fc9407797c250760c05dec1d">pko</a>                          : 1;
<a name="l05879"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#a588248c0e2866897263e3ac36e6ab06c">05879</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#a588248c0e2866897263e3ac36e6ab06c">reserved_28_28</a>               : 1;
<a name="l05880"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#a4ae58600d714112a3b9923e6d2ad314f">05880</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#a4ae58600d714112a3b9923e6d2ad314f">tim</a>                          : 1;
<a name="l05881"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#a23668ca25427263a1dd911e713e86e41">05881</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#a23668ca25427263a1dd911e713e86e41">rad</a>                          : 1;
<a name="l05882"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#ab0fc27da343c977d2efb31a3d0601cc7">05882</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#ab0fc27da343c977d2efb31a3d0601cc7">key</a>                          : 1;
<a name="l05883"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#ac71e20f0345af8cbb6be3cad140ee87c">05883</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#ac71e20f0345af8cbb6be3cad140ee87c">dfa</a>                          : 1;
<a name="l05884"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#ab5680fbce7b4aba160ae386f3188a9ec">05884</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#ab5680fbce7b4aba160ae386f3188a9ec">usb</a>                          : 1;
<a name="l05885"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#ac4ef0a8b1aa0ab58085dcedb0434b95c">05885</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#ac4ef0a8b1aa0ab58085dcedb0434b95c">sli</a>                          : 1;
<a name="l05886"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#a33b903944ec7a21e5e8b2d223c8e868e">05886</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#a33b903944ec7a21e5e8b2d223c8e868e">dpi</a>                          : 1;
<a name="l05887"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#ac4c46af665d1d780cf82c1139da0f611">05887</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#ac4c46af665d1d780cf82c1139da0f611">agx0</a>                         : 1;
<a name="l05888"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#a8060120d27129d840989f68e8ab02ec4">05888</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#a8060120d27129d840989f68e8ab02ec4">agx1</a>                         : 1;
<a name="l05889"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#ad3d08e98ab4d89e4844318f0cd596ba3">05889</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#ad3d08e98ab4d89e4844318f0cd596ba3">reserved_39_38</a>               : 2;
<a name="l05890"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#a45a8461563a4f0fa7ef3f1fddaf51007">05890</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#a45a8461563a4f0fa7ef3f1fddaf51007">dpi_dma</a>                      : 1;
<a name="l05891"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#a4cd88c1606450140fb701a89d01cd176">05891</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#a4cd88c1606450140fb701a89d01cd176">reserved_41_45</a>               : 5;
<a name="l05892"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#ae0b90839d293b5c304ce2b7536ccda88">05892</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#ae0b90839d293b5c304ce2b7536ccda88">agl</a>                          : 1;
<a name="l05893"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#ab4f02e198aafc3e87f787a7fad87051e">05893</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#ab4f02e198aafc3e87f787a7fad87051e">ptp</a>                          : 1;
<a name="l05894"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#aad9e29f35cdbd8868496f280062f07f8">05894</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#aad9e29f35cdbd8868496f280062f07f8">pem0</a>                         : 1;
<a name="l05895"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#a809bee798481c1fcfcfd7833f0faf730">05895</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#a809bee798481c1fcfcfd7833f0faf730">pem1</a>                         : 1;
<a name="l05896"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#a1735b43983a0dde1708c43569999eb7b">05896</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#a1735b43983a0dde1708c43569999eb7b">pem2</a>                         : 1;
<a name="l05897"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#a2c16c77a672f19b79768b6ab88126312">05897</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#a2c16c77a672f19b79768b6ab88126312">reserved_51_51</a>               : 1;
<a name="l05898"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#a22db15ef2f5f3ec412683053d73c22ba">05898</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#a22db15ef2f5f3ec412683053d73c22ba">lmc0</a>                         : 1;
<a name="l05899"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#ae82ce1777da40be25f4a826c37d78b21">05899</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#ae82ce1777da40be25f4a826c37d78b21">reserved_53_62</a>               : 10;
<a name="l05900"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#a6ea5482cdf9b8daf25a2a3519b3fc167">05900</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html#a6ea5482cdf9b8daf25a2a3519b3fc167">rst</a>                          : 1;
<a name="l05901"></a>05901 <span class="preprocessor">#endif</span>
<a name="l05902"></a>05902 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en1.html#a3fb5946f2f6aef1d0e605ad4e9b6eab0">cn70xx</a>;
<a name="l05903"></a><a class="code" href="unioncvmx__ciu__intx__en1.html#a557e7af98867fe7dd1426aed1d636b69">05903</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cn70xx.html">cvmx_ciu_intx_en1_cn70xx</a>       <a class="code" href="unioncvmx__ciu__intx__en1.html#a557e7af98867fe7dd1426aed1d636b69">cn70xxp1</a>;
<a name="l05904"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html">05904</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html">cvmx_ciu_intx_en1_cnf71xx</a> {
<a name="l05905"></a>05905 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05906"></a>05906 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#a1fd8e56ef3f5f08044c35e27c94c8164">rst</a>                          : 1;  <span class="comment">/**&lt; MIO RST interrupt enable */</span>
<a name="l05907"></a>05907     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#affdff1319179f1cf5bbf04baf4b334dc">reserved_53_62</a>               : 10;
<a name="l05908"></a>05908     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#ac7e0234cb4dbcabef95e2e0ed3441e21">lmc0</a>                         : 1;  <span class="comment">/**&lt; LMC0 interrupt enable */</span>
<a name="l05909"></a>05909     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#abf3b4271f3c94bdafb9b076b4207a501">reserved_50_51</a>               : 2;
<a name="l05910"></a>05910     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#a513c24e4fc383bfebd0541ab63487b84">pem1</a>                         : 1;  <span class="comment">/**&lt; PEM1 interrupt enable */</span>
<a name="l05911"></a>05911     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#aa2e4396218ab21a0d56c4b3b3d814cfa">pem0</a>                         : 1;  <span class="comment">/**&lt; PEM0 interrupt enable */</span>
<a name="l05912"></a>05912     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#a9a6ab2ee49c945dcddf34ee0222a5750">ptp</a>                          : 1;  <span class="comment">/**&lt; PTP interrupt enable */</span>
<a name="l05913"></a>05913     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#aaafad01e31337529bcc97d5d3fd64c63">reserved_41_46</a>               : 6;
<a name="l05914"></a>05914     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#ad64ef95a91e5197564e70adcc034b569">dpi_dma</a>                      : 1;  <span class="comment">/**&lt; DPI_DMA interrupt enable */</span>
<a name="l05915"></a>05915     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#a5327d13279e7a38246d34f1cdf5cd629">reserved_37_39</a>               : 3;
<a name="l05916"></a>05916     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#a3adda1a611cd7450d09eb8243e4fe342">agx0</a>                         : 1;  <span class="comment">/**&lt; GMX0 interrupt enable */</span>
<a name="l05917"></a>05917     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#a1609ed2ad1b18cbd60d152dda107df5f">dpi</a>                          : 1;  <span class="comment">/**&lt; DPI interrupt enable */</span>
<a name="l05918"></a>05918     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#a25637d6f6a8b6cf6a1448ae33e08c7ab">sli</a>                          : 1;  <span class="comment">/**&lt; SLI interrupt enable */</span>
<a name="l05919"></a>05919     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#a13b6769dd47e2fc12a0cb1020cf7bb40">usb</a>                          : 1;  <span class="comment">/**&lt; USB UCTL0 interrupt enable */</span>
<a name="l05920"></a>05920     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#ac2d528200aa960fb0731d5d08baa549a">reserved_32_32</a>               : 1;
<a name="l05921"></a>05921     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#a68dd925751f91613f383681205d87228">key</a>                          : 1;  <span class="comment">/**&lt; KEY interrupt enable */</span>
<a name="l05922"></a>05922     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#a1b5b642904b6b4aa36553d1adf341135">rad</a>                          : 1;  <span class="comment">/**&lt; RAD interrupt enable */</span>
<a name="l05923"></a>05923     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#a33c87e598bc00c1bb4ec04516455d18f">tim</a>                          : 1;  <span class="comment">/**&lt; TIM interrupt enable */</span>
<a name="l05924"></a>05924     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#afa082058a04a2034382ab2529b32682a">reserved_28_28</a>               : 1;
<a name="l05925"></a>05925     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#ad7ae7e0a0522d3b08062f49ab83bb226">pko</a>                          : 1;  <span class="comment">/**&lt; PKO interrupt enable */</span>
<a name="l05926"></a>05926     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#a64af594f67662b226bc7cadd23cd67e8">pip</a>                          : 1;  <span class="comment">/**&lt; PIP interrupt enable */</span>
<a name="l05927"></a>05927     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#a372fbc8c684f54597347dc8870640c1a">ipd</a>                          : 1;  <span class="comment">/**&lt; IPD interrupt enable */</span>
<a name="l05928"></a>05928     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#a7fafba24b3d7367d16f5023e65c9f5bd">l2c</a>                          : 1;  <span class="comment">/**&lt; L2C interrupt enable */</span>
<a name="l05929"></a>05929     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#a411e7965b5b5e5599d81b79010621b9e">pow</a>                          : 1;  <span class="comment">/**&lt; POW err interrupt enable */</span>
<a name="l05930"></a>05930     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#a1ccb46a56c4f755f749bb121ce6c7e9a">fpa</a>                          : 1;  <span class="comment">/**&lt; FPA interrupt enable */</span>
<a name="l05931"></a>05931     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#a6eece0ebc0321576f025709025855895">iob</a>                          : 1;  <span class="comment">/**&lt; IOB interrupt enable */</span>
<a name="l05932"></a>05932     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#a5b5b3b598c5f9421c3733291e2c905a6">mio</a>                          : 1;  <span class="comment">/**&lt; MIO boot interrupt enable */</span>
<a name="l05933"></a>05933     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#aa2bef06abbb38f166c432ee8f59c4d30">nand</a>                         : 1;  <span class="comment">/**&lt; EMMC Flash Controller interrupt enable */</span>
<a name="l05934"></a>05934     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#a68ce97ea7da7519c9016e1ffbbb7d7b2">reserved_4_18</a>                : 15;
<a name="l05935"></a>05935     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#af11f3227c777b51461a52df9d93ffdce">wdog</a>                         : 4;  <span class="comment">/**&lt; Watchdog summary interrupt enable vector */</span>
<a name="l05936"></a>05936 <span class="preprocessor">#else</span>
<a name="l05937"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#af11f3227c777b51461a52df9d93ffdce">05937</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#af11f3227c777b51461a52df9d93ffdce">wdog</a>                         : 4;
<a name="l05938"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#a68ce97ea7da7519c9016e1ffbbb7d7b2">05938</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#a68ce97ea7da7519c9016e1ffbbb7d7b2">reserved_4_18</a>                : 15;
<a name="l05939"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#aa2bef06abbb38f166c432ee8f59c4d30">05939</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#aa2bef06abbb38f166c432ee8f59c4d30">nand</a>                         : 1;
<a name="l05940"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#a5b5b3b598c5f9421c3733291e2c905a6">05940</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#a5b5b3b598c5f9421c3733291e2c905a6">mio</a>                          : 1;
<a name="l05941"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#a6eece0ebc0321576f025709025855895">05941</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#a6eece0ebc0321576f025709025855895">iob</a>                          : 1;
<a name="l05942"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#a1ccb46a56c4f755f749bb121ce6c7e9a">05942</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#a1ccb46a56c4f755f749bb121ce6c7e9a">fpa</a>                          : 1;
<a name="l05943"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#a411e7965b5b5e5599d81b79010621b9e">05943</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#a411e7965b5b5e5599d81b79010621b9e">pow</a>                          : 1;
<a name="l05944"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#a7fafba24b3d7367d16f5023e65c9f5bd">05944</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#a7fafba24b3d7367d16f5023e65c9f5bd">l2c</a>                          : 1;
<a name="l05945"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#a372fbc8c684f54597347dc8870640c1a">05945</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#a372fbc8c684f54597347dc8870640c1a">ipd</a>                          : 1;
<a name="l05946"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#a64af594f67662b226bc7cadd23cd67e8">05946</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#a64af594f67662b226bc7cadd23cd67e8">pip</a>                          : 1;
<a name="l05947"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#ad7ae7e0a0522d3b08062f49ab83bb226">05947</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#ad7ae7e0a0522d3b08062f49ab83bb226">pko</a>                          : 1;
<a name="l05948"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#afa082058a04a2034382ab2529b32682a">05948</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#afa082058a04a2034382ab2529b32682a">reserved_28_28</a>               : 1;
<a name="l05949"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#a33c87e598bc00c1bb4ec04516455d18f">05949</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#a33c87e598bc00c1bb4ec04516455d18f">tim</a>                          : 1;
<a name="l05950"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#a1b5b642904b6b4aa36553d1adf341135">05950</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#a1b5b642904b6b4aa36553d1adf341135">rad</a>                          : 1;
<a name="l05951"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#a68dd925751f91613f383681205d87228">05951</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#a68dd925751f91613f383681205d87228">key</a>                          : 1;
<a name="l05952"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#ac2d528200aa960fb0731d5d08baa549a">05952</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#ac2d528200aa960fb0731d5d08baa549a">reserved_32_32</a>               : 1;
<a name="l05953"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#a13b6769dd47e2fc12a0cb1020cf7bb40">05953</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#a13b6769dd47e2fc12a0cb1020cf7bb40">usb</a>                          : 1;
<a name="l05954"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#a25637d6f6a8b6cf6a1448ae33e08c7ab">05954</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#a25637d6f6a8b6cf6a1448ae33e08c7ab">sli</a>                          : 1;
<a name="l05955"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#a1609ed2ad1b18cbd60d152dda107df5f">05955</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#a1609ed2ad1b18cbd60d152dda107df5f">dpi</a>                          : 1;
<a name="l05956"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#a3adda1a611cd7450d09eb8243e4fe342">05956</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#a3adda1a611cd7450d09eb8243e4fe342">agx0</a>                         : 1;
<a name="l05957"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#a5327d13279e7a38246d34f1cdf5cd629">05957</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#a5327d13279e7a38246d34f1cdf5cd629">reserved_37_39</a>               : 3;
<a name="l05958"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#ad64ef95a91e5197564e70adcc034b569">05958</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#ad64ef95a91e5197564e70adcc034b569">dpi_dma</a>                      : 1;
<a name="l05959"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#aaafad01e31337529bcc97d5d3fd64c63">05959</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#aaafad01e31337529bcc97d5d3fd64c63">reserved_41_46</a>               : 6;
<a name="l05960"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#a9a6ab2ee49c945dcddf34ee0222a5750">05960</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#a9a6ab2ee49c945dcddf34ee0222a5750">ptp</a>                          : 1;
<a name="l05961"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#aa2e4396218ab21a0d56c4b3b3d814cfa">05961</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#aa2e4396218ab21a0d56c4b3b3d814cfa">pem0</a>                         : 1;
<a name="l05962"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#a513c24e4fc383bfebd0541ab63487b84">05962</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#a513c24e4fc383bfebd0541ab63487b84">pem1</a>                         : 1;
<a name="l05963"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#abf3b4271f3c94bdafb9b076b4207a501">05963</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#abf3b4271f3c94bdafb9b076b4207a501">reserved_50_51</a>               : 2;
<a name="l05964"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#ac7e0234cb4dbcabef95e2e0ed3441e21">05964</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#ac7e0234cb4dbcabef95e2e0ed3441e21">lmc0</a>                         : 1;
<a name="l05965"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#affdff1319179f1cf5bbf04baf4b334dc">05965</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#affdff1319179f1cf5bbf04baf4b334dc">reserved_53_62</a>               : 10;
<a name="l05966"></a><a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#a1fd8e56ef3f5f08044c35e27c94c8164">05966</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1_1_1cvmx__ciu__intx__en1__cnf71xx.html#a1fd8e56ef3f5f08044c35e27c94c8164">rst</a>                          : 1;
<a name="l05967"></a>05967 <span class="preprocessor">#endif</span>
<a name="l05968"></a>05968 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en1.html#a86b3bbe6a6b48e2c585c44cc49656c6e">cnf71xx</a>;
<a name="l05969"></a>05969 };
<a name="l05970"></a><a class="code" href="cvmx-ciu-defs_8h.html#a128291bf5b4a29c1c27d8057524a0874">05970</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__intx__en1.html" title="cvmx_ciu_int::_en1">cvmx_ciu_intx_en1</a> <a class="code" href="unioncvmx__ciu__intx__en1.html" title="cvmx_ciu_int::_en1">cvmx_ciu_intx_en1_t</a>;
<a name="l05971"></a>05971 <span class="comment"></span>
<a name="l05972"></a>05972 <span class="comment">/**</span>
<a name="l05973"></a>05973 <span class="comment"> * cvmx_ciu_int#_en1_w1c</span>
<a name="l05974"></a>05974 <span class="comment"> *</span>
<a name="l05975"></a>05975 <span class="comment"> * Write-1-to-clear version of the CIU_INTX_EN1 register, read back corresponding CIU_INTX_EN1</span>
<a name="l05976"></a>05976 <span class="comment"> * value.</span>
<a name="l05977"></a>05977 <span class="comment"> * CIU_INT33_EN1_W1C is reserved.</span>
<a name="l05978"></a>05978 <span class="comment"> */</span>
<a name="l05979"></a><a class="code" href="unioncvmx__ciu__intx__en1__w1c.html">05979</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__intx__en1__w1c.html" title="cvmx_ciu_int::_en1_w1c">cvmx_ciu_intx_en1_w1c</a> {
<a name="l05980"></a><a class="code" href="unioncvmx__ciu__intx__en1__w1c.html#abe1c6a3dbe36ad60540c9ff9654c1363">05980</a>     uint64_t <a class="code" href="unioncvmx__ciu__intx__en1__w1c.html#abe1c6a3dbe36ad60540c9ff9654c1363">u64</a>;
<a name="l05981"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html">05981</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html">cvmx_ciu_intx_en1_w1c_s</a> {
<a name="l05982"></a>05982 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05983"></a>05983 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#a991aface8b29841e03948460c5e0291d">rst</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear MIO RST interrupt enable */</span>
<a name="l05984"></a>05984     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#aef313eba5c9d52a8ae1a35f74143e0e0">reserved_62_62</a>               : 1;
<a name="l05985"></a>05985     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#ae37c16dcefdfd6b35289e1f46b899d73">srio3</a>                        : 1;  <span class="comment">/**&lt; Write 1 to clear SRIO3 interrupt enable */</span>
<a name="l05986"></a>05986     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#a9a86a5c40b0cc13e4d8091404699814d">srio2</a>                        : 1;  <span class="comment">/**&lt; Write 1 to clear SRIO2 interrupt enable */</span>
<a name="l05987"></a>05987     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#ab262498124120bf66e5b72c8d925a9ea">reserved_57_59</a>               : 3;
<a name="l05988"></a>05988     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#a92e2c2d79b14957e26627bed8cc21f42">dfm</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear DFM interrupt enable */</span>
<a name="l05989"></a>05989     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#ab0ee36c2ea21affa4b953105439dd8a9">reserved_53_55</a>               : 3;
<a name="l05990"></a>05990     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#a33e5f8e1b43087eb873b1a8d3304eebc">lmc0</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear LMC0 interrupt enable */</span>
<a name="l05991"></a>05991     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#a1da9689fd6da255dc4b5988b4e8afe67">srio1</a>                        : 1;  <span class="comment">/**&lt; Write 1 to clear SRIO1 interrupt enable */</span>
<a name="l05992"></a>05992     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#a5cc52e31784af304302c930aa1b525b2">reserved_50_50</a>               : 1;
<a name="l05993"></a>05993     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#a0d7ea14d249f19de9fa5b846f58c9470">pem1</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear PEM1 interrupt enable */</span>
<a name="l05994"></a>05994     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#a2cde013a5b9df0cc4a1e23009666c9c1">pem0</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear PEM0 interrupt enable */</span>
<a name="l05995"></a>05995     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#ade2ea0da0f83e70d8a0bb0af04b743e2">ptp</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear PTP interrupt enable */</span>
<a name="l05996"></a>05996     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#a6d484c24fbc078c8a550e405b9ae1c13">agl</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear AGL interrupt enable */</span>
<a name="l05997"></a>05997     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#a47abb8bd4511325f4c1d8d1b6ddcb5de">reserved_41_45</a>               : 5;
<a name="l05998"></a>05998     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#ae8ff1b92d186a8eceb303af4276ca54e">dpi_dma</a>                      : 1;  <span class="comment">/**&lt; Write 1 to clear DPI_DMA interrupt enable */</span>
<a name="l05999"></a>05999     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#aab01376898dd92c901c10332143fb6c3">reserved_38_39</a>               : 2;
<a name="l06000"></a>06000     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#a19082a21895675e95c066d4c75b36331">agx1</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear GMX1 interrupt enable */</span>
<a name="l06001"></a>06001     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#a034581854a6f89d89c16fefe393826e6">agx0</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear GMX0 interrupt enable */</span>
<a name="l06002"></a>06002     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#a5037efbd45a61be29294f2ae4d4b7975">dpi</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear DPI interrupt enable */</span>
<a name="l06003"></a>06003     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#ac87e16981c670a304da9baf6a170959c">sli</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear SLI interrupt enable */</span>
<a name="l06004"></a>06004     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#aecc7089d24532a94d8580656d75d8156">usb</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear USB UCTL0 interrupt enable */</span>
<a name="l06005"></a>06005     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#a34ddb1560a3d511d769a9fc221ba3e8c">dfa</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear DFA interrupt enable */</span>
<a name="l06006"></a>06006     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#a1543763d473ee946fbc66f92453e8952">key</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear KEY interrupt enable */</span>
<a name="l06007"></a>06007     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#a61be8b21b4b5c3c6d53a018bf090e086">rad</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear RAD interrupt enable */</span>
<a name="l06008"></a>06008     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#aae9351f7eed5b56c702badcb2652013e">tim</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear TIM interrupt enable */</span>
<a name="l06009"></a>06009     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#ab1f35b54c82facd69a89178078d6cbf3">zip</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear ZIP interrupt enable */</span>
<a name="l06010"></a>06010     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#ab110c37f415e6ccac93246a2c6e53adb">pko</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear PKO interrupt enable */</span>
<a name="l06011"></a>06011     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#a64a1b4ce503864ab2ff9300bafd424e4">pip</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear PIP interrupt enable */</span>
<a name="l06012"></a>06012     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#aad525c23c4e084eb9179c44a04f0ee8d">ipd</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear IPD interrupt enable */</span>
<a name="l06013"></a>06013     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#a2a8a6daf7134cb4cac3bb7b6b74b55d0">l2c</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear L2C interrupt enable */</span>
<a name="l06014"></a>06014     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#a579c103c3bff3c4863b48c020627b2ed">pow</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear POW err interrupt enable */</span>
<a name="l06015"></a>06015     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#a3416f53c20ea66bf8ff96ddb8ed04439">fpa</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear FPA interrupt enable */</span>
<a name="l06016"></a>06016     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#a88151883a1311c1135235df9061c98df">iob</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear IOB interrupt enable */</span>
<a name="l06017"></a>06017     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#a58230787cba5fd676087e8c8bb866755">mio</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear MIO boot interrupt enable */</span>
<a name="l06018"></a>06018     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#a32c15223078839e78e4c115bac1d90e8">nand</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear EMMC Flash Controller interrupt</span>
<a name="l06019"></a>06019 <span class="comment">                                                         enable */</span>
<a name="l06020"></a>06020     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#a42dfb6d9fd52b725433f6704a43cd3aa">mii1</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear RGMII/MII/MIX Interface 1</span>
<a name="l06021"></a>06021 <span class="comment">                                                         Interrupt enable */</span>
<a name="l06022"></a>06022     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#a1274118a2c72febb3e1ce13d1611c71c">usb1</a>                         : 1;  <span class="comment">/**&lt; Write 1s to clear USBDRD1 summary interrupt enable */</span>
<a name="l06023"></a>06023     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#aa96804e2572e4c5b1ae34121b47ddf4e">uart2</a>                        : 1;  <span class="comment">/**&lt; Third UART interrupt */</span>
<a name="l06024"></a>06024     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#ae025af7309f2eee7cebc225e9317c96a">wdog</a>                         : 16; <span class="comment">/**&lt; Write 1s to clear Watchdog summary interrupt enable */</span>
<a name="l06025"></a>06025 <span class="preprocessor">#else</span>
<a name="l06026"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#ae025af7309f2eee7cebc225e9317c96a">06026</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#ae025af7309f2eee7cebc225e9317c96a">wdog</a>                         : 16;
<a name="l06027"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#aa96804e2572e4c5b1ae34121b47ddf4e">06027</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#aa96804e2572e4c5b1ae34121b47ddf4e">uart2</a>                        : 1;
<a name="l06028"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#a1274118a2c72febb3e1ce13d1611c71c">06028</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#a1274118a2c72febb3e1ce13d1611c71c">usb1</a>                         : 1;
<a name="l06029"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#a42dfb6d9fd52b725433f6704a43cd3aa">06029</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#a42dfb6d9fd52b725433f6704a43cd3aa">mii1</a>                         : 1;
<a name="l06030"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#a32c15223078839e78e4c115bac1d90e8">06030</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#a32c15223078839e78e4c115bac1d90e8">nand</a>                         : 1;
<a name="l06031"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#a58230787cba5fd676087e8c8bb866755">06031</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#a58230787cba5fd676087e8c8bb866755">mio</a>                          : 1;
<a name="l06032"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#a88151883a1311c1135235df9061c98df">06032</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#a88151883a1311c1135235df9061c98df">iob</a>                          : 1;
<a name="l06033"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#a3416f53c20ea66bf8ff96ddb8ed04439">06033</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#a3416f53c20ea66bf8ff96ddb8ed04439">fpa</a>                          : 1;
<a name="l06034"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#a579c103c3bff3c4863b48c020627b2ed">06034</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#a579c103c3bff3c4863b48c020627b2ed">pow</a>                          : 1;
<a name="l06035"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#a2a8a6daf7134cb4cac3bb7b6b74b55d0">06035</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#a2a8a6daf7134cb4cac3bb7b6b74b55d0">l2c</a>                          : 1;
<a name="l06036"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#aad525c23c4e084eb9179c44a04f0ee8d">06036</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#aad525c23c4e084eb9179c44a04f0ee8d">ipd</a>                          : 1;
<a name="l06037"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#a64a1b4ce503864ab2ff9300bafd424e4">06037</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#a64a1b4ce503864ab2ff9300bafd424e4">pip</a>                          : 1;
<a name="l06038"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#ab110c37f415e6ccac93246a2c6e53adb">06038</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#ab110c37f415e6ccac93246a2c6e53adb">pko</a>                          : 1;
<a name="l06039"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#ab1f35b54c82facd69a89178078d6cbf3">06039</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#ab1f35b54c82facd69a89178078d6cbf3">zip</a>                          : 1;
<a name="l06040"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#aae9351f7eed5b56c702badcb2652013e">06040</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#aae9351f7eed5b56c702badcb2652013e">tim</a>                          : 1;
<a name="l06041"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#a61be8b21b4b5c3c6d53a018bf090e086">06041</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#a61be8b21b4b5c3c6d53a018bf090e086">rad</a>                          : 1;
<a name="l06042"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#a1543763d473ee946fbc66f92453e8952">06042</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#a1543763d473ee946fbc66f92453e8952">key</a>                          : 1;
<a name="l06043"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#a34ddb1560a3d511d769a9fc221ba3e8c">06043</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#a34ddb1560a3d511d769a9fc221ba3e8c">dfa</a>                          : 1;
<a name="l06044"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#aecc7089d24532a94d8580656d75d8156">06044</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#aecc7089d24532a94d8580656d75d8156">usb</a>                          : 1;
<a name="l06045"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#ac87e16981c670a304da9baf6a170959c">06045</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#ac87e16981c670a304da9baf6a170959c">sli</a>                          : 1;
<a name="l06046"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#a5037efbd45a61be29294f2ae4d4b7975">06046</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#a5037efbd45a61be29294f2ae4d4b7975">dpi</a>                          : 1;
<a name="l06047"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#a034581854a6f89d89c16fefe393826e6">06047</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#a034581854a6f89d89c16fefe393826e6">agx0</a>                         : 1;
<a name="l06048"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#a19082a21895675e95c066d4c75b36331">06048</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#a19082a21895675e95c066d4c75b36331">agx1</a>                         : 1;
<a name="l06049"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#aab01376898dd92c901c10332143fb6c3">06049</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#aab01376898dd92c901c10332143fb6c3">reserved_38_39</a>               : 2;
<a name="l06050"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#ae8ff1b92d186a8eceb303af4276ca54e">06050</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#ae8ff1b92d186a8eceb303af4276ca54e">dpi_dma</a>                      : 1;
<a name="l06051"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#a47abb8bd4511325f4c1d8d1b6ddcb5de">06051</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#a47abb8bd4511325f4c1d8d1b6ddcb5de">reserved_41_45</a>               : 5;
<a name="l06052"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#a6d484c24fbc078c8a550e405b9ae1c13">06052</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#a6d484c24fbc078c8a550e405b9ae1c13">agl</a>                          : 1;
<a name="l06053"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#ade2ea0da0f83e70d8a0bb0af04b743e2">06053</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#ade2ea0da0f83e70d8a0bb0af04b743e2">ptp</a>                          : 1;
<a name="l06054"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#a2cde013a5b9df0cc4a1e23009666c9c1">06054</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#a2cde013a5b9df0cc4a1e23009666c9c1">pem0</a>                         : 1;
<a name="l06055"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#a0d7ea14d249f19de9fa5b846f58c9470">06055</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#a0d7ea14d249f19de9fa5b846f58c9470">pem1</a>                         : 1;
<a name="l06056"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#a5cc52e31784af304302c930aa1b525b2">06056</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#a5cc52e31784af304302c930aa1b525b2">reserved_50_50</a>               : 1;
<a name="l06057"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#a1da9689fd6da255dc4b5988b4e8afe67">06057</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#a1da9689fd6da255dc4b5988b4e8afe67">srio1</a>                        : 1;
<a name="l06058"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#a33e5f8e1b43087eb873b1a8d3304eebc">06058</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#a33e5f8e1b43087eb873b1a8d3304eebc">lmc0</a>                         : 1;
<a name="l06059"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#ab0ee36c2ea21affa4b953105439dd8a9">06059</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#ab0ee36c2ea21affa4b953105439dd8a9">reserved_53_55</a>               : 3;
<a name="l06060"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#a92e2c2d79b14957e26627bed8cc21f42">06060</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#a92e2c2d79b14957e26627bed8cc21f42">dfm</a>                          : 1;
<a name="l06061"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#ab262498124120bf66e5b72c8d925a9ea">06061</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#ab262498124120bf66e5b72c8d925a9ea">reserved_57_59</a>               : 3;
<a name="l06062"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#a9a86a5c40b0cc13e4d8091404699814d">06062</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#a9a86a5c40b0cc13e4d8091404699814d">srio2</a>                        : 1;
<a name="l06063"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#ae37c16dcefdfd6b35289e1f46b899d73">06063</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#ae37c16dcefdfd6b35289e1f46b899d73">srio3</a>                        : 1;
<a name="l06064"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#aef313eba5c9d52a8ae1a35f74143e0e0">06064</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#aef313eba5c9d52a8ae1a35f74143e0e0">reserved_62_62</a>               : 1;
<a name="l06065"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#a991aface8b29841e03948460c5e0291d">06065</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__s.html#a991aface8b29841e03948460c5e0291d">rst</a>                          : 1;
<a name="l06066"></a>06066 <span class="preprocessor">#endif</span>
<a name="l06067"></a>06067 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en1__w1c.html#a632da9e3d5f271c87ae07361c7460d25">s</a>;
<a name="l06068"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn52xx.html">06068</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn52xx.html">cvmx_ciu_intx_en1_w1c_cn52xx</a> {
<a name="l06069"></a>06069 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06070"></a>06070 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn52xx.html#a2d4cc7286ebc389a80702425077dd84d">reserved_20_63</a>               : 44;
<a name="l06071"></a>06071     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn52xx.html#a6296280415d18f4ba5681f3622cec929">nand</a>                         : 1;  <span class="comment">/**&lt; NAND Flash Controller */</span>
<a name="l06072"></a>06072     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn52xx.html#af287e206d71b6947e54afb9ee2294a66">mii1</a>                         : 1;  <span class="comment">/**&lt; Second MII Interrupt */</span>
<a name="l06073"></a>06073     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn52xx.html#a2d88f109cb8caebd41582275ed69cb11">usb1</a>                         : 1;  <span class="comment">/**&lt; Second USB Interrupt */</span>
<a name="l06074"></a>06074     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn52xx.html#a89f3dac704a06b08946921017992e435">uart2</a>                        : 1;  <span class="comment">/**&lt; Third UART interrupt */</span>
<a name="l06075"></a>06075     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn52xx.html#a50f182d5c4c0a8b45971154a74fe69b6">reserved_4_15</a>                : 12;
<a name="l06076"></a>06076     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn52xx.html#a59100876e15075ccf2a86e987e43b553">wdog</a>                         : 4;  <span class="comment">/**&lt; Watchdog summary interrupt enable vector */</span>
<a name="l06077"></a>06077 <span class="preprocessor">#else</span>
<a name="l06078"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn52xx.html#a59100876e15075ccf2a86e987e43b553">06078</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn52xx.html#a59100876e15075ccf2a86e987e43b553">wdog</a>                         : 4;
<a name="l06079"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn52xx.html#a50f182d5c4c0a8b45971154a74fe69b6">06079</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn52xx.html#a50f182d5c4c0a8b45971154a74fe69b6">reserved_4_15</a>                : 12;
<a name="l06080"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn52xx.html#a89f3dac704a06b08946921017992e435">06080</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn52xx.html#a89f3dac704a06b08946921017992e435">uart2</a>                        : 1;
<a name="l06081"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn52xx.html#a2d88f109cb8caebd41582275ed69cb11">06081</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn52xx.html#a2d88f109cb8caebd41582275ed69cb11">usb1</a>                         : 1;
<a name="l06082"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn52xx.html#af287e206d71b6947e54afb9ee2294a66">06082</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn52xx.html#af287e206d71b6947e54afb9ee2294a66">mii1</a>                         : 1;
<a name="l06083"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn52xx.html#a6296280415d18f4ba5681f3622cec929">06083</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn52xx.html#a6296280415d18f4ba5681f3622cec929">nand</a>                         : 1;
<a name="l06084"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn52xx.html#a2d4cc7286ebc389a80702425077dd84d">06084</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn52xx.html#a2d4cc7286ebc389a80702425077dd84d">reserved_20_63</a>               : 44;
<a name="l06085"></a>06085 <span class="preprocessor">#endif</span>
<a name="l06086"></a>06086 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en1__w1c.html#a7f7189148c77e853844541919c82295e">cn52xx</a>;
<a name="l06087"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn56xx.html">06087</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn56xx.html">cvmx_ciu_intx_en1_w1c_cn56xx</a> {
<a name="l06088"></a>06088 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06089"></a>06089 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn56xx.html#a1aee27a571c56d3e018af095b4142e6d">reserved_12_63</a>               : 52;
<a name="l06090"></a>06090     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn56xx.html#ac31035a66d8115df8e4e16a1a8e79437">wdog</a>                         : 12; <span class="comment">/**&lt; Watchdog summary interrupt enable vectory */</span>
<a name="l06091"></a>06091 <span class="preprocessor">#else</span>
<a name="l06092"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn56xx.html#ac31035a66d8115df8e4e16a1a8e79437">06092</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn56xx.html#ac31035a66d8115df8e4e16a1a8e79437">wdog</a>                         : 12;
<a name="l06093"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn56xx.html#a1aee27a571c56d3e018af095b4142e6d">06093</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn56xx.html#a1aee27a571c56d3e018af095b4142e6d">reserved_12_63</a>               : 52;
<a name="l06094"></a>06094 <span class="preprocessor">#endif</span>
<a name="l06095"></a>06095 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en1__w1c.html#acf117216758f1ef851c105692495b38a">cn56xx</a>;
<a name="l06096"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn58xx.html">06096</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn58xx.html">cvmx_ciu_intx_en1_w1c_cn58xx</a> {
<a name="l06097"></a>06097 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06098"></a>06098 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn58xx.html#abdd8a9c67d3538953ec0e32d5bc45006">reserved_16_63</a>               : 48;
<a name="l06099"></a>06099     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn58xx.html#aed204d25a77edace90d173bb88c1bed2">wdog</a>                         : 16; <span class="comment">/**&lt; Watchdog summary interrupt enable vectory */</span>
<a name="l06100"></a>06100 <span class="preprocessor">#else</span>
<a name="l06101"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn58xx.html#aed204d25a77edace90d173bb88c1bed2">06101</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn58xx.html#aed204d25a77edace90d173bb88c1bed2">wdog</a>                         : 16;
<a name="l06102"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn58xx.html#abdd8a9c67d3538953ec0e32d5bc45006">06102</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn58xx.html#abdd8a9c67d3538953ec0e32d5bc45006">reserved_16_63</a>               : 48;
<a name="l06103"></a>06103 <span class="preprocessor">#endif</span>
<a name="l06104"></a>06104 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en1__w1c.html#a9d70db50780bfc0e262a1685923b3558">cn58xx</a>;
<a name="l06105"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html">06105</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html">cvmx_ciu_intx_en1_w1c_cn61xx</a> {
<a name="l06106"></a>06106 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06107"></a>06107 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#a45e5024679814cbba65da6e94b013796">rst</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear MIO RST interrupt enable */</span>
<a name="l06108"></a>06108     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#a7fee3ab07b47f66ca1064d1b0eb6e00c">reserved_53_62</a>               : 10;
<a name="l06109"></a>06109     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#a543bfde87af5e5030945f032ebd9f102">lmc0</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear LMC0 interrupt enable */</span>
<a name="l06110"></a>06110     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#a38b4a8b7beb356c43a895462adb8f5c4">reserved_50_51</a>               : 2;
<a name="l06111"></a>06111     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#a7fd3ac6b3bd599d247e9192009521a92">pem1</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear PEM1 interrupt enable */</span>
<a name="l06112"></a>06112     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#a34e555bd7e19d48edfc94519da248623">pem0</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear PEM0 interrupt enable */</span>
<a name="l06113"></a>06113     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#ad9d952e75e4ffefb5bd3a1960c5b690a">ptp</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear PTP interrupt enable */</span>
<a name="l06114"></a>06114     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#a61efdaad8132ec965cffc8c630c41104">agl</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear AGL interrupt enable */</span>
<a name="l06115"></a>06115     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#ab2fd91a55d12aae281fb3adae3f1b8f4">reserved_41_45</a>               : 5;
<a name="l06116"></a>06116     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#a04124d96590991e19d807ceacaea2614">dpi_dma</a>                      : 1;  <span class="comment">/**&lt; Write 1 to clear DPI_DMA interrupt enable */</span>
<a name="l06117"></a>06117     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#ab58c47950aa0ea9c81aceaeceb108031">reserved_38_39</a>               : 2;
<a name="l06118"></a>06118     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#a9b3614b8eefd6b9a97386be6efd0417b">agx1</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear GMX1 interrupt enable */</span>
<a name="l06119"></a>06119     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#ab5357792046c77bfd2240973d904f260">agx0</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear GMX0 interrupt enable */</span>
<a name="l06120"></a>06120     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#a531419079c689c103c7fe534c6454782">dpi</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear DPI interrupt enable */</span>
<a name="l06121"></a>06121     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#a662e9eec791dcdf79b6d0463ea919c76">sli</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear SLI interrupt enable */</span>
<a name="l06122"></a>06122     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#a2e1805af0e5a45c31beb5fa459adb848">usb</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear USB UCTL0 interrupt enable */</span>
<a name="l06123"></a>06123     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#a63e0a40639e1e270957293909a790646">dfa</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear DFA interrupt enable */</span>
<a name="l06124"></a>06124     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#a26aa9f3c543b8bd2ec52c4932532c30c">key</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear KEY interrupt enable */</span>
<a name="l06125"></a>06125     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#a438b8c972256231972e6da86d6377ef0">rad</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear RAD interrupt enable */</span>
<a name="l06126"></a>06126     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#a7f8b6f7f477e50710b1c177a2f41bcd7">tim</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear TIM interrupt enable */</span>
<a name="l06127"></a>06127     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#a743bcbd1c3548f41aa50abe88adfd24e">zip</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear ZIP interrupt enable */</span>
<a name="l06128"></a>06128     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#afbb80d3f2f8d386fa89b5135f91e3189">pko</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear PKO interrupt enable */</span>
<a name="l06129"></a>06129     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#acc3818fa0aea0317c2217e0a576cd58a">pip</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear PIP interrupt enable */</span>
<a name="l06130"></a>06130     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#af875c667e2b325d12377f62d41d52133">ipd</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear IPD interrupt enable */</span>
<a name="l06131"></a>06131     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#a21112d78aca2ebb3dac667d5eea2c6dd">l2c</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear L2C interrupt enable */</span>
<a name="l06132"></a>06132     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#ad0d6489e088c0f93a896337a51aa0124">pow</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear POW err interrupt enable */</span>
<a name="l06133"></a>06133     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#a27b057934626d757c1424e0f35bfae3a">fpa</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear FPA interrupt enable */</span>
<a name="l06134"></a>06134     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#ae696ac767c17fd9da522e0d2229662fe">iob</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear IOB interrupt enable */</span>
<a name="l06135"></a>06135     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#a31d5bb6c733b0f22a5fc1ec37f2947b4">mio</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear MIO boot interrupt enable */</span>
<a name="l06136"></a>06136     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#a21e7baa1ce6f9add97640ee577510316">nand</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear EMMC Flash Controller interrupt</span>
<a name="l06137"></a>06137 <span class="comment">                                                         enable */</span>
<a name="l06138"></a>06138     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#a97fe5dd3dbef03449fdecfcaa83e6a3d">mii1</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear RGMII/MIX Interface 1</span>
<a name="l06139"></a>06139 <span class="comment">                                                         Interrupt enable */</span>
<a name="l06140"></a>06140     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#a50453a76dd3bbd1e06d62d98ef47f552">reserved_4_17</a>                : 14;
<a name="l06141"></a>06141     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#a963cd5dd53c9559954fa9b0ba77b7376">wdog</a>                         : 4;  <span class="comment">/**&lt; Write 1s to clear Watchdog summary interrupt enable */</span>
<a name="l06142"></a>06142 <span class="preprocessor">#else</span>
<a name="l06143"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#a963cd5dd53c9559954fa9b0ba77b7376">06143</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#a963cd5dd53c9559954fa9b0ba77b7376">wdog</a>                         : 4;
<a name="l06144"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#a50453a76dd3bbd1e06d62d98ef47f552">06144</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#a50453a76dd3bbd1e06d62d98ef47f552">reserved_4_17</a>                : 14;
<a name="l06145"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#a97fe5dd3dbef03449fdecfcaa83e6a3d">06145</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#a97fe5dd3dbef03449fdecfcaa83e6a3d">mii1</a>                         : 1;
<a name="l06146"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#a21e7baa1ce6f9add97640ee577510316">06146</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#a21e7baa1ce6f9add97640ee577510316">nand</a>                         : 1;
<a name="l06147"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#a31d5bb6c733b0f22a5fc1ec37f2947b4">06147</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#a31d5bb6c733b0f22a5fc1ec37f2947b4">mio</a>                          : 1;
<a name="l06148"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#ae696ac767c17fd9da522e0d2229662fe">06148</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#ae696ac767c17fd9da522e0d2229662fe">iob</a>                          : 1;
<a name="l06149"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#a27b057934626d757c1424e0f35bfae3a">06149</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#a27b057934626d757c1424e0f35bfae3a">fpa</a>                          : 1;
<a name="l06150"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#ad0d6489e088c0f93a896337a51aa0124">06150</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#ad0d6489e088c0f93a896337a51aa0124">pow</a>                          : 1;
<a name="l06151"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#a21112d78aca2ebb3dac667d5eea2c6dd">06151</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#a21112d78aca2ebb3dac667d5eea2c6dd">l2c</a>                          : 1;
<a name="l06152"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#af875c667e2b325d12377f62d41d52133">06152</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#af875c667e2b325d12377f62d41d52133">ipd</a>                          : 1;
<a name="l06153"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#acc3818fa0aea0317c2217e0a576cd58a">06153</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#acc3818fa0aea0317c2217e0a576cd58a">pip</a>                          : 1;
<a name="l06154"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#afbb80d3f2f8d386fa89b5135f91e3189">06154</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#afbb80d3f2f8d386fa89b5135f91e3189">pko</a>                          : 1;
<a name="l06155"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#a743bcbd1c3548f41aa50abe88adfd24e">06155</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#a743bcbd1c3548f41aa50abe88adfd24e">zip</a>                          : 1;
<a name="l06156"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#a7f8b6f7f477e50710b1c177a2f41bcd7">06156</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#a7f8b6f7f477e50710b1c177a2f41bcd7">tim</a>                          : 1;
<a name="l06157"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#a438b8c972256231972e6da86d6377ef0">06157</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#a438b8c972256231972e6da86d6377ef0">rad</a>                          : 1;
<a name="l06158"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#a26aa9f3c543b8bd2ec52c4932532c30c">06158</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#a26aa9f3c543b8bd2ec52c4932532c30c">key</a>                          : 1;
<a name="l06159"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#a63e0a40639e1e270957293909a790646">06159</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#a63e0a40639e1e270957293909a790646">dfa</a>                          : 1;
<a name="l06160"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#a2e1805af0e5a45c31beb5fa459adb848">06160</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#a2e1805af0e5a45c31beb5fa459adb848">usb</a>                          : 1;
<a name="l06161"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#a662e9eec791dcdf79b6d0463ea919c76">06161</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#a662e9eec791dcdf79b6d0463ea919c76">sli</a>                          : 1;
<a name="l06162"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#a531419079c689c103c7fe534c6454782">06162</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#a531419079c689c103c7fe534c6454782">dpi</a>                          : 1;
<a name="l06163"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#ab5357792046c77bfd2240973d904f260">06163</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#ab5357792046c77bfd2240973d904f260">agx0</a>                         : 1;
<a name="l06164"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#a9b3614b8eefd6b9a97386be6efd0417b">06164</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#a9b3614b8eefd6b9a97386be6efd0417b">agx1</a>                         : 1;
<a name="l06165"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#ab58c47950aa0ea9c81aceaeceb108031">06165</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#ab58c47950aa0ea9c81aceaeceb108031">reserved_38_39</a>               : 2;
<a name="l06166"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#a04124d96590991e19d807ceacaea2614">06166</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#a04124d96590991e19d807ceacaea2614">dpi_dma</a>                      : 1;
<a name="l06167"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#ab2fd91a55d12aae281fb3adae3f1b8f4">06167</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#ab2fd91a55d12aae281fb3adae3f1b8f4">reserved_41_45</a>               : 5;
<a name="l06168"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#a61efdaad8132ec965cffc8c630c41104">06168</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#a61efdaad8132ec965cffc8c630c41104">agl</a>                          : 1;
<a name="l06169"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#ad9d952e75e4ffefb5bd3a1960c5b690a">06169</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#ad9d952e75e4ffefb5bd3a1960c5b690a">ptp</a>                          : 1;
<a name="l06170"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#a34e555bd7e19d48edfc94519da248623">06170</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#a34e555bd7e19d48edfc94519da248623">pem0</a>                         : 1;
<a name="l06171"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#a7fd3ac6b3bd599d247e9192009521a92">06171</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#a7fd3ac6b3bd599d247e9192009521a92">pem1</a>                         : 1;
<a name="l06172"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#a38b4a8b7beb356c43a895462adb8f5c4">06172</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#a38b4a8b7beb356c43a895462adb8f5c4">reserved_50_51</a>               : 2;
<a name="l06173"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#a543bfde87af5e5030945f032ebd9f102">06173</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#a543bfde87af5e5030945f032ebd9f102">lmc0</a>                         : 1;
<a name="l06174"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#a7fee3ab07b47f66ca1064d1b0eb6e00c">06174</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#a7fee3ab07b47f66ca1064d1b0eb6e00c">reserved_53_62</a>               : 10;
<a name="l06175"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#a45e5024679814cbba65da6e94b013796">06175</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn61xx.html#a45e5024679814cbba65da6e94b013796">rst</a>                          : 1;
<a name="l06176"></a>06176 <span class="preprocessor">#endif</span>
<a name="l06177"></a>06177 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en1__w1c.html#ac14a988659bd6db89e76c4091b3fd148">cn61xx</a>;
<a name="l06178"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html">06178</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html">cvmx_ciu_intx_en1_w1c_cn63xx</a> {
<a name="l06179"></a>06179 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06180"></a>06180 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#acdd3ff46c234788570071f22b41c5646">rst</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear MIO RST interrupt enable */</span>
<a name="l06181"></a>06181     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#a6cba136819e724dacde41aecfd18d065">reserved_57_62</a>               : 6;
<a name="l06182"></a>06182     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#a394d2eed552e55d26b7d90ba958ba557">dfm</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear DFM interrupt enable */</span>
<a name="l06183"></a>06183     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#a62d4e6615002e3c39e3310da07a154e6">reserved_53_55</a>               : 3;
<a name="l06184"></a>06184     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#aa084079e6892d257c9a3d6264df0ad02">lmc0</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear LMC0 interrupt enable */</span>
<a name="l06185"></a>06185     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#ae546bee6f7eb7937606a7cfcd960b342">srio1</a>                        : 1;  <span class="comment">/**&lt; Write 1 to clear SRIO1 interrupt enable */</span>
<a name="l06186"></a>06186     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#aaa7dffacec3a15f56f0ae9c98e1d3537">srio0</a>                        : 1;  <span class="comment">/**&lt; Write 1 to clear SRIO0 interrupt enable */</span>
<a name="l06187"></a>06187     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#a45585d8eb5c3742940ed4c0bd453be2b">pem1</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear PEM1 interrupt enable */</span>
<a name="l06188"></a>06188     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#ac418f985eea85b66d118d349c1ff68b0">pem0</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear PEM0 interrupt enable */</span>
<a name="l06189"></a>06189     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#a0037414b0f6be29c5c2fd8d0c79d6bb9">ptp</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear PTP interrupt enable */</span>
<a name="l06190"></a>06190     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#ab8f78160db544c92128750cf9fb5a22f">agl</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear AGL interrupt enable */</span>
<a name="l06191"></a>06191     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#a23b84a83277a8ec1dce26e61b7709d4d">reserved_37_45</a>               : 9;
<a name="l06192"></a>06192     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#ac111cd6e2dd56c645280af175c057672">agx0</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear GMX0 interrupt enable */</span>
<a name="l06193"></a>06193     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#ac4031237958a0731569dd1f2577ba59e">dpi</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear DPI interrupt enable */</span>
<a name="l06194"></a>06194     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#a4c8fc6e3dc53716b44fc6f73f6b9dd37">sli</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear SLI interrupt enable */</span>
<a name="l06195"></a>06195     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#a170eb9e856cb49eee2134cf49668d5db">usb</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear USB UCTL0 interrupt enable */</span>
<a name="l06196"></a>06196     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#a9db44ef40304452b42adb665e9f775ed">dfa</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear DFA interrupt enable */</span>
<a name="l06197"></a>06197     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#a8d435a3d136d1a0fe329601cb75a12aa">key</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear KEY interrupt enable */</span>
<a name="l06198"></a>06198     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#ae9727743515d4aa8d59335443dab954a">rad</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear RAD interrupt enable */</span>
<a name="l06199"></a>06199     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#ace0a6dd7b7a0d7956cd07eb1105ab36d">tim</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear TIM interrupt enable */</span>
<a name="l06200"></a>06200     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#ae5500eea92ce4074a01a53998ebc837e">zip</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear ZIP interrupt enable */</span>
<a name="l06201"></a>06201     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#a03095aff50bc942bb24957a195d8dce0">pko</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear PKO interrupt enable */</span>
<a name="l06202"></a>06202     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#a093496866da01a87c690cb91a0a72640">pip</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear PIP interrupt enable */</span>
<a name="l06203"></a>06203     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#a5801c64da251427f0e051d931e9fc6f9">ipd</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear IPD interrupt enable */</span>
<a name="l06204"></a>06204     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#a3120e3a8e94f656d0d40c3abf741d23d">l2c</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear L2C interrupt enable */</span>
<a name="l06205"></a>06205     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#afbf1beb5e7124da08555f44182dbd849">pow</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear POW err interrupt enable */</span>
<a name="l06206"></a>06206     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#ac11824fb2bc508129875106639d2857f">fpa</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear FPA interrupt enable */</span>
<a name="l06207"></a>06207     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#a900e7feca51eb707520efe946b108d07">iob</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear IOB interrupt enable */</span>
<a name="l06208"></a>06208     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#a9f0c27f2dee793aa885fefb18b3eb8ea">mio</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear MIO boot interrupt enable */</span>
<a name="l06209"></a>06209     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#af88b55ce0f8a8680e6240e6e703d00ed">nand</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear NAND Flash Controller interrupt</span>
<a name="l06210"></a>06210 <span class="comment">                                                         enable */</span>
<a name="l06211"></a>06211     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#abb95fd6b46e6dbe27566a1cdc930ff05">mii1</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear RGMII/MII/MIX Interface 1</span>
<a name="l06212"></a>06212 <span class="comment">                                                         Interrupt enable */</span>
<a name="l06213"></a>06213     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#a86b167d6f6614f01143c9504d036c7a2">reserved_6_17</a>                : 12;
<a name="l06214"></a>06214     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#a3f06a62600ddb29a0155b9c04642b44f">wdog</a>                         : 6;  <span class="comment">/**&lt; Write 1s to clear Watchdog summary interrupt enable */</span>
<a name="l06215"></a>06215 <span class="preprocessor">#else</span>
<a name="l06216"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#a3f06a62600ddb29a0155b9c04642b44f">06216</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#a3f06a62600ddb29a0155b9c04642b44f">wdog</a>                         : 6;
<a name="l06217"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#a86b167d6f6614f01143c9504d036c7a2">06217</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#a86b167d6f6614f01143c9504d036c7a2">reserved_6_17</a>                : 12;
<a name="l06218"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#abb95fd6b46e6dbe27566a1cdc930ff05">06218</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#abb95fd6b46e6dbe27566a1cdc930ff05">mii1</a>                         : 1;
<a name="l06219"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#af88b55ce0f8a8680e6240e6e703d00ed">06219</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#af88b55ce0f8a8680e6240e6e703d00ed">nand</a>                         : 1;
<a name="l06220"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#a9f0c27f2dee793aa885fefb18b3eb8ea">06220</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#a9f0c27f2dee793aa885fefb18b3eb8ea">mio</a>                          : 1;
<a name="l06221"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#a900e7feca51eb707520efe946b108d07">06221</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#a900e7feca51eb707520efe946b108d07">iob</a>                          : 1;
<a name="l06222"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#ac11824fb2bc508129875106639d2857f">06222</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#ac11824fb2bc508129875106639d2857f">fpa</a>                          : 1;
<a name="l06223"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#afbf1beb5e7124da08555f44182dbd849">06223</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#afbf1beb5e7124da08555f44182dbd849">pow</a>                          : 1;
<a name="l06224"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#a3120e3a8e94f656d0d40c3abf741d23d">06224</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#a3120e3a8e94f656d0d40c3abf741d23d">l2c</a>                          : 1;
<a name="l06225"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#a5801c64da251427f0e051d931e9fc6f9">06225</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#a5801c64da251427f0e051d931e9fc6f9">ipd</a>                          : 1;
<a name="l06226"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#a093496866da01a87c690cb91a0a72640">06226</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#a093496866da01a87c690cb91a0a72640">pip</a>                          : 1;
<a name="l06227"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#a03095aff50bc942bb24957a195d8dce0">06227</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#a03095aff50bc942bb24957a195d8dce0">pko</a>                          : 1;
<a name="l06228"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#ae5500eea92ce4074a01a53998ebc837e">06228</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#ae5500eea92ce4074a01a53998ebc837e">zip</a>                          : 1;
<a name="l06229"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#ace0a6dd7b7a0d7956cd07eb1105ab36d">06229</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#ace0a6dd7b7a0d7956cd07eb1105ab36d">tim</a>                          : 1;
<a name="l06230"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#ae9727743515d4aa8d59335443dab954a">06230</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#ae9727743515d4aa8d59335443dab954a">rad</a>                          : 1;
<a name="l06231"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#a8d435a3d136d1a0fe329601cb75a12aa">06231</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#a8d435a3d136d1a0fe329601cb75a12aa">key</a>                          : 1;
<a name="l06232"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#a9db44ef40304452b42adb665e9f775ed">06232</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#a9db44ef40304452b42adb665e9f775ed">dfa</a>                          : 1;
<a name="l06233"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#a170eb9e856cb49eee2134cf49668d5db">06233</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#a170eb9e856cb49eee2134cf49668d5db">usb</a>                          : 1;
<a name="l06234"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#a4c8fc6e3dc53716b44fc6f73f6b9dd37">06234</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#a4c8fc6e3dc53716b44fc6f73f6b9dd37">sli</a>                          : 1;
<a name="l06235"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#ac4031237958a0731569dd1f2577ba59e">06235</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#ac4031237958a0731569dd1f2577ba59e">dpi</a>                          : 1;
<a name="l06236"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#ac111cd6e2dd56c645280af175c057672">06236</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#ac111cd6e2dd56c645280af175c057672">agx0</a>                         : 1;
<a name="l06237"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#a23b84a83277a8ec1dce26e61b7709d4d">06237</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#a23b84a83277a8ec1dce26e61b7709d4d">reserved_37_45</a>               : 9;
<a name="l06238"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#ab8f78160db544c92128750cf9fb5a22f">06238</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#ab8f78160db544c92128750cf9fb5a22f">agl</a>                          : 1;
<a name="l06239"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#a0037414b0f6be29c5c2fd8d0c79d6bb9">06239</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#a0037414b0f6be29c5c2fd8d0c79d6bb9">ptp</a>                          : 1;
<a name="l06240"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#ac418f985eea85b66d118d349c1ff68b0">06240</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#ac418f985eea85b66d118d349c1ff68b0">pem0</a>                         : 1;
<a name="l06241"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#a45585d8eb5c3742940ed4c0bd453be2b">06241</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#a45585d8eb5c3742940ed4c0bd453be2b">pem1</a>                         : 1;
<a name="l06242"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#aaa7dffacec3a15f56f0ae9c98e1d3537">06242</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#aaa7dffacec3a15f56f0ae9c98e1d3537">srio0</a>                        : 1;
<a name="l06243"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#ae546bee6f7eb7937606a7cfcd960b342">06243</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#ae546bee6f7eb7937606a7cfcd960b342">srio1</a>                        : 1;
<a name="l06244"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#aa084079e6892d257c9a3d6264df0ad02">06244</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#aa084079e6892d257c9a3d6264df0ad02">lmc0</a>                         : 1;
<a name="l06245"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#a62d4e6615002e3c39e3310da07a154e6">06245</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#a62d4e6615002e3c39e3310da07a154e6">reserved_53_55</a>               : 3;
<a name="l06246"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#a394d2eed552e55d26b7d90ba958ba557">06246</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#a394d2eed552e55d26b7d90ba958ba557">dfm</a>                          : 1;
<a name="l06247"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#a6cba136819e724dacde41aecfd18d065">06247</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#a6cba136819e724dacde41aecfd18d065">reserved_57_62</a>               : 6;
<a name="l06248"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#acdd3ff46c234788570071f22b41c5646">06248</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html#acdd3ff46c234788570071f22b41c5646">rst</a>                          : 1;
<a name="l06249"></a>06249 <span class="preprocessor">#endif</span>
<a name="l06250"></a>06250 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en1__w1c.html#acaee93e2776ac81e1e55ffb3abeeaf69">cn63xx</a>;
<a name="l06251"></a><a class="code" href="unioncvmx__ciu__intx__en1__w1c.html#aa25229dffcb31ad08aaa9b846a4d49c4">06251</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn63xx.html">cvmx_ciu_intx_en1_w1c_cn63xx</a>   <a class="code" href="unioncvmx__ciu__intx__en1__w1c.html#aa25229dffcb31ad08aaa9b846a4d49c4">cn63xxp1</a>;
<a name="l06252"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html">06252</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html">cvmx_ciu_intx_en1_w1c_cn66xx</a> {
<a name="l06253"></a>06253 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06254"></a>06254 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#ad681a748e1102f81d76cfe3e618bdf48">rst</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear MIO RST interrupt enable */</span>
<a name="l06255"></a>06255     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#a5c4f674768efa8661b987bd08c7e750e">reserved_62_62</a>               : 1;
<a name="l06256"></a>06256     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#a0c7c7bba610f7d9812ce9387324494b4">srio3</a>                        : 1;  <span class="comment">/**&lt; Write 1 to clear SRIO3 interrupt enable */</span>
<a name="l06257"></a>06257     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#ac8c1cda959bd120260fa66d9b1db135d">srio2</a>                        : 1;  <span class="comment">/**&lt; Write 1 to clear SRIO2 interrupt enable */</span>
<a name="l06258"></a>06258     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#a16f139d95828e872c6da75dbc8da711a">reserved_57_59</a>               : 3;
<a name="l06259"></a>06259     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#a4b56e71a57d47f0dd30b8d585a2ab840">dfm</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear DFM interrupt enable */</span>
<a name="l06260"></a>06260     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#acfb2a4582fa7d495ea68abe1863e651d">reserved_53_55</a>               : 3;
<a name="l06261"></a>06261     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#aaec177330439911f6ea8f1e2b74410ac">lmc0</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear LMC0 interrupt enable */</span>
<a name="l06262"></a>06262     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#a4852e674039cd97c0173ffa80d34659c">reserved_51_51</a>               : 1;
<a name="l06263"></a>06263     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#a793bf53c2df6c102ab406c36f1b94baf">srio0</a>                        : 1;  <span class="comment">/**&lt; Write 1 to clear SRIO0 interrupt enable */</span>
<a name="l06264"></a>06264     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#a507f6e3e3c23e0be0cf500f16171e93d">pem1</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear PEM1 interrupt enable */</span>
<a name="l06265"></a>06265     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#a50d2cac256f697df6a090175362ba0be">pem0</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear PEM0 interrupt enable */</span>
<a name="l06266"></a>06266     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#ad65a5f840163c1a8534565a97562deba">ptp</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear PTP interrupt enable */</span>
<a name="l06267"></a>06267     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#a638538371c0149801d817c0f3abb8f80">agl</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear AGL interrupt enable */</span>
<a name="l06268"></a>06268     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#acb624de8ec0da42d4f8caa9d6f122dc1">reserved_38_45</a>               : 8;
<a name="l06269"></a>06269     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#a47c8f939eaf5511edcc0c8bad0e667f9">agx1</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear GMX1 interrupt enable */</span>
<a name="l06270"></a>06270     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#a681dc4a8b0b7503d925600e4299444ad">agx0</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear GMX0 interrupt enable */</span>
<a name="l06271"></a>06271     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#a5b12afd5b189a1b98cc401d6f5312418">dpi</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear DPI interrupt enable */</span>
<a name="l06272"></a>06272     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#af422ab2eca056e150d874f7377d1b41e">sli</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear SLI interrupt enable */</span>
<a name="l06273"></a>06273     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#a47ca68b8b095852de86c50e4911310bf">usb</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear USB UCTL0 interrupt enable */</span>
<a name="l06274"></a>06274     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#a25b201923a2e426ad8b53b65ed545fa6">dfa</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear DFA interrupt enable */</span>
<a name="l06275"></a>06275     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#abc3e22b23333bcfba0916d52e616f51e">key</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear KEY interrupt enable */</span>
<a name="l06276"></a>06276     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#ad415f7db37989b7338ddd349e725d158">rad</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear RAD interrupt enable */</span>
<a name="l06277"></a>06277     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#ab319850b0fe9484ee82f6dde8c15e398">tim</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear TIM interrupt enable */</span>
<a name="l06278"></a>06278     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#ad2e701697cf623b024e7e94488bff2b2">zip</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear ZIP interrupt enable */</span>
<a name="l06279"></a>06279     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#a26aedd152f701f2985ade13ee7b92bf3">pko</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear PKO interrupt enable */</span>
<a name="l06280"></a>06280     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#a2bc6100ce19771c30fee1ba828258a0d">pip</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear PIP interrupt enable */</span>
<a name="l06281"></a>06281     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#af9522aa72ccf006dcafa7437efe15a1c">ipd</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear IPD interrupt enable */</span>
<a name="l06282"></a>06282     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#a4fec2f9b02e7527cf4cdaac08ee80f65">l2c</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear L2C interrupt enable */</span>
<a name="l06283"></a>06283     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#ad0f6cba7b4b6ece353b6b7c7633c8a1c">pow</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear POW err interrupt enable */</span>
<a name="l06284"></a>06284     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#a25e5146721c0460b0944d86108337d9b">fpa</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear FPA interrupt enable */</span>
<a name="l06285"></a>06285     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#afed4a1f029a504f36a2296893c084362">iob</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear IOB interrupt enable */</span>
<a name="l06286"></a>06286     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#ac93b835b727b64fdd60ee0699b8e0b5b">mio</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear MIO boot interrupt enable */</span>
<a name="l06287"></a>06287     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#a1176bac6b8867adbc19b8b554ed109df">nand</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear NAND Flash Controller interrupt</span>
<a name="l06288"></a>06288 <span class="comment">                                                         enable */</span>
<a name="l06289"></a>06289     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#a5c1102aa09dc248396c79099debe4146">mii1</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear RGMII/MII/MIX Interface 1</span>
<a name="l06290"></a>06290 <span class="comment">                                                         Interrupt enable */</span>
<a name="l06291"></a>06291     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#a2bff957f4731ceb5afa77171e6a8809c">reserved_10_17</a>               : 8;
<a name="l06292"></a>06292     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#a625385b05fa80acea985f6dafcdd43d1">wdog</a>                         : 10; <span class="comment">/**&lt; Write 1s to clear Watchdog summary interrupt enable */</span>
<a name="l06293"></a>06293 <span class="preprocessor">#else</span>
<a name="l06294"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#a625385b05fa80acea985f6dafcdd43d1">06294</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#a625385b05fa80acea985f6dafcdd43d1">wdog</a>                         : 10;
<a name="l06295"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#a2bff957f4731ceb5afa77171e6a8809c">06295</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#a2bff957f4731ceb5afa77171e6a8809c">reserved_10_17</a>               : 8;
<a name="l06296"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#a5c1102aa09dc248396c79099debe4146">06296</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#a5c1102aa09dc248396c79099debe4146">mii1</a>                         : 1;
<a name="l06297"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#a1176bac6b8867adbc19b8b554ed109df">06297</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#a1176bac6b8867adbc19b8b554ed109df">nand</a>                         : 1;
<a name="l06298"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#ac93b835b727b64fdd60ee0699b8e0b5b">06298</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#ac93b835b727b64fdd60ee0699b8e0b5b">mio</a>                          : 1;
<a name="l06299"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#afed4a1f029a504f36a2296893c084362">06299</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#afed4a1f029a504f36a2296893c084362">iob</a>                          : 1;
<a name="l06300"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#a25e5146721c0460b0944d86108337d9b">06300</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#a25e5146721c0460b0944d86108337d9b">fpa</a>                          : 1;
<a name="l06301"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#ad0f6cba7b4b6ece353b6b7c7633c8a1c">06301</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#ad0f6cba7b4b6ece353b6b7c7633c8a1c">pow</a>                          : 1;
<a name="l06302"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#a4fec2f9b02e7527cf4cdaac08ee80f65">06302</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#a4fec2f9b02e7527cf4cdaac08ee80f65">l2c</a>                          : 1;
<a name="l06303"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#af9522aa72ccf006dcafa7437efe15a1c">06303</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#af9522aa72ccf006dcafa7437efe15a1c">ipd</a>                          : 1;
<a name="l06304"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#a2bc6100ce19771c30fee1ba828258a0d">06304</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#a2bc6100ce19771c30fee1ba828258a0d">pip</a>                          : 1;
<a name="l06305"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#a26aedd152f701f2985ade13ee7b92bf3">06305</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#a26aedd152f701f2985ade13ee7b92bf3">pko</a>                          : 1;
<a name="l06306"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#ad2e701697cf623b024e7e94488bff2b2">06306</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#ad2e701697cf623b024e7e94488bff2b2">zip</a>                          : 1;
<a name="l06307"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#ab319850b0fe9484ee82f6dde8c15e398">06307</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#ab319850b0fe9484ee82f6dde8c15e398">tim</a>                          : 1;
<a name="l06308"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#ad415f7db37989b7338ddd349e725d158">06308</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#ad415f7db37989b7338ddd349e725d158">rad</a>                          : 1;
<a name="l06309"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#abc3e22b23333bcfba0916d52e616f51e">06309</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#abc3e22b23333bcfba0916d52e616f51e">key</a>                          : 1;
<a name="l06310"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#a25b201923a2e426ad8b53b65ed545fa6">06310</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#a25b201923a2e426ad8b53b65ed545fa6">dfa</a>                          : 1;
<a name="l06311"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#a47ca68b8b095852de86c50e4911310bf">06311</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#a47ca68b8b095852de86c50e4911310bf">usb</a>                          : 1;
<a name="l06312"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#af422ab2eca056e150d874f7377d1b41e">06312</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#af422ab2eca056e150d874f7377d1b41e">sli</a>                          : 1;
<a name="l06313"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#a5b12afd5b189a1b98cc401d6f5312418">06313</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#a5b12afd5b189a1b98cc401d6f5312418">dpi</a>                          : 1;
<a name="l06314"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#a681dc4a8b0b7503d925600e4299444ad">06314</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#a681dc4a8b0b7503d925600e4299444ad">agx0</a>                         : 1;
<a name="l06315"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#a47c8f939eaf5511edcc0c8bad0e667f9">06315</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#a47c8f939eaf5511edcc0c8bad0e667f9">agx1</a>                         : 1;
<a name="l06316"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#acb624de8ec0da42d4f8caa9d6f122dc1">06316</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#acb624de8ec0da42d4f8caa9d6f122dc1">reserved_38_45</a>               : 8;
<a name="l06317"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#a638538371c0149801d817c0f3abb8f80">06317</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#a638538371c0149801d817c0f3abb8f80">agl</a>                          : 1;
<a name="l06318"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#ad65a5f840163c1a8534565a97562deba">06318</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#ad65a5f840163c1a8534565a97562deba">ptp</a>                          : 1;
<a name="l06319"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#a50d2cac256f697df6a090175362ba0be">06319</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#a50d2cac256f697df6a090175362ba0be">pem0</a>                         : 1;
<a name="l06320"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#a507f6e3e3c23e0be0cf500f16171e93d">06320</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#a507f6e3e3c23e0be0cf500f16171e93d">pem1</a>                         : 1;
<a name="l06321"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#a793bf53c2df6c102ab406c36f1b94baf">06321</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#a793bf53c2df6c102ab406c36f1b94baf">srio0</a>                        : 1;
<a name="l06322"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#a4852e674039cd97c0173ffa80d34659c">06322</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#a4852e674039cd97c0173ffa80d34659c">reserved_51_51</a>               : 1;
<a name="l06323"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#aaec177330439911f6ea8f1e2b74410ac">06323</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#aaec177330439911f6ea8f1e2b74410ac">lmc0</a>                         : 1;
<a name="l06324"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#acfb2a4582fa7d495ea68abe1863e651d">06324</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#acfb2a4582fa7d495ea68abe1863e651d">reserved_53_55</a>               : 3;
<a name="l06325"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#a4b56e71a57d47f0dd30b8d585a2ab840">06325</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#a4b56e71a57d47f0dd30b8d585a2ab840">dfm</a>                          : 1;
<a name="l06326"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#a16f139d95828e872c6da75dbc8da711a">06326</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#a16f139d95828e872c6da75dbc8da711a">reserved_57_59</a>               : 3;
<a name="l06327"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#ac8c1cda959bd120260fa66d9b1db135d">06327</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#ac8c1cda959bd120260fa66d9b1db135d">srio2</a>                        : 1;
<a name="l06328"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#a0c7c7bba610f7d9812ce9387324494b4">06328</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#a0c7c7bba610f7d9812ce9387324494b4">srio3</a>                        : 1;
<a name="l06329"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#a5c4f674768efa8661b987bd08c7e750e">06329</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#a5c4f674768efa8661b987bd08c7e750e">reserved_62_62</a>               : 1;
<a name="l06330"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#ad681a748e1102f81d76cfe3e618bdf48">06330</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn66xx.html#ad681a748e1102f81d76cfe3e618bdf48">rst</a>                          : 1;
<a name="l06331"></a>06331 <span class="preprocessor">#endif</span>
<a name="l06332"></a>06332 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en1__w1c.html#ae66ead1c0404f6e847b7d63917693366">cn66xx</a>;
<a name="l06333"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html">06333</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html">cvmx_ciu_intx_en1_w1c_cn70xx</a> {
<a name="l06334"></a>06334 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06335"></a>06335 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#ad65285602b6315add23a9782f04ac95b">rst</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear MIO RST interrupt enable */</span>
<a name="l06336"></a>06336     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#a13332fc7bee8abe092043706bdb674e4">reserved_53_62</a>               : 10;
<a name="l06337"></a>06337     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#a91be9c5056232a6c0e314af08f5986f9">lmc0</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear LMC0 interrupt enable */</span>
<a name="l06338"></a>06338     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#abe5e98f8ddfa723fa7a1a688bdfde423">reserved_51_51</a>               : 1;
<a name="l06339"></a>06339     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#aba080b0fe3dda409a5b8fde98be2bb35">pem2</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear PEM2 interrupt enable */</span>
<a name="l06340"></a>06340     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#ab91f9a89acf1b85e06f66d356627f839">pem1</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear PEM1 interrupt enable */</span>
<a name="l06341"></a>06341     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#a29413f77b1790f260ec9f43dd2d51dc8">pem0</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear PEM0 interrupt enable */</span>
<a name="l06342"></a>06342     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#a8722f513f0e6a9e675d348f6e5a389e3">ptp</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear PTP interrupt enable */</span>
<a name="l06343"></a>06343     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#a32ab6970cbad2063cf8de19c52f7c403">agl</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear AGL interrupt enable */</span>
<a name="l06344"></a>06344     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#afabe90207fa01ae78022b43d8685c7b1">reserved_41_45</a>               : 5;
<a name="l06345"></a>06345     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#accaa532dacfe3d99b4a4ff851f22d9bd">dpi_dma</a>                      : 1;  <span class="comment">/**&lt; Write 1 to clear DPI_DMA interrupt enable */</span>
<a name="l06346"></a>06346     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#acc42e3b480725383634cd52c9d6a65be">reserved_38_39</a>               : 2;
<a name="l06347"></a>06347     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#a9450342465bb45edb95ec84fdc28498e">agx1</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear GMX1 interrupt enable */</span>
<a name="l06348"></a>06348     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#af46b4fc5a5141daa88337b73d1f80192">agx0</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear GMX0 interrupt enable */</span>
<a name="l06349"></a>06349     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#af4750ae6623fb18cfa556f5bc740a10f">dpi</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear DPI interrupt enable */</span>
<a name="l06350"></a>06350     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#afcfa135177baafec577a305b07039726">sli</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear SLI interrupt enable */</span>
<a name="l06351"></a>06351     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#aa0d929f8432270c5790e4d439ae67e8c">usb</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear USBDRD0 interrupt enable */</span>
<a name="l06352"></a>06352     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#abe720ee8c2cf9534d1aebb7569fa85d0">dfa</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear DFA interrupt enable */</span>
<a name="l06353"></a>06353     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#a9d8c455ed72f6129c1e3168042f78398">key</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear KEY interrupt enable */</span>
<a name="l06354"></a>06354     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#a5fc2723f769e4ab1de451f86b9ca0189">rad</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear RAD interrupt enable */</span>
<a name="l06355"></a>06355     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#aeff996d62e25b7ed74184f7c3aca46fe">tim</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear TIM interrupt enable */</span>
<a name="l06356"></a>06356     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#a0a136dd01a4ddf68d52a54a627f3ef0c">reserved_28_28</a>               : 1;
<a name="l06357"></a>06357     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#a131322d9594f34b90b63d4ee39463c0c">pko</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear PKO interrupt enable */</span>
<a name="l06358"></a>06358     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#aa676e351906da10572696d1cd37fa483">pip</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear PIP interrupt enable */</span>
<a name="l06359"></a>06359     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#ac6fd3b4a309e996a1e1553122f6d29ea">ipd</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear IPD interrupt enable */</span>
<a name="l06360"></a>06360     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#ad8ed43dfb0dceb561eedfb5cb066272d">l2c</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear L2C interrupt enable */</span>
<a name="l06361"></a>06361     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#ab904d0f9a744f061a534e54e502a3278">pow</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear POW err interrupt enable */</span>
<a name="l06362"></a>06362     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#af4d14f220e4226cd22472881b85f76b1">fpa</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear FPA interrupt enable */</span>
<a name="l06363"></a>06363     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#a7e0ecb0e69e2d3fea9b6512fcefc634b">iob</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear IOB interrupt enable */</span>
<a name="l06364"></a>06364     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#a349e24583699858272f5c66631a36fcf">mio</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear MIO boot interrupt enable */</span>
<a name="l06365"></a>06365     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#a92eef14184891b2e3b24413070426cd5">nand</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear NAND / EMMC Controller interrupt</span>
<a name="l06366"></a>06366 <span class="comment">                                                         enable */</span>
<a name="l06367"></a>06367     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#a2e306a87aea6df630bab596fc328cac0">reserved_18_18</a>               : 1;
<a name="l06368"></a>06368     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#a8dc554e26d314fbb77c399440034312e">usb1</a>                         : 1;  <span class="comment">/**&lt; Write 1s to clear USBDRD1 summary interrupt enable */</span>
<a name="l06369"></a>06369     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#abfb60adb2104f17e6a6ca110319d2b63">reserved_4_16</a>                : 13;
<a name="l06370"></a>06370     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#abdff5e81930891155b2412ce75a1ac95">wdog</a>                         : 4;  <span class="comment">/**&lt; Write 1s to clear Watchdog summary interrupt enable */</span>
<a name="l06371"></a>06371 <span class="preprocessor">#else</span>
<a name="l06372"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#abdff5e81930891155b2412ce75a1ac95">06372</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#abdff5e81930891155b2412ce75a1ac95">wdog</a>                         : 4;
<a name="l06373"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#abfb60adb2104f17e6a6ca110319d2b63">06373</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#abfb60adb2104f17e6a6ca110319d2b63">reserved_4_16</a>                : 13;
<a name="l06374"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#a8dc554e26d314fbb77c399440034312e">06374</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#a8dc554e26d314fbb77c399440034312e">usb1</a>                         : 1;
<a name="l06375"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#a2e306a87aea6df630bab596fc328cac0">06375</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#a2e306a87aea6df630bab596fc328cac0">reserved_18_18</a>               : 1;
<a name="l06376"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#a92eef14184891b2e3b24413070426cd5">06376</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#a92eef14184891b2e3b24413070426cd5">nand</a>                         : 1;
<a name="l06377"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#a349e24583699858272f5c66631a36fcf">06377</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#a349e24583699858272f5c66631a36fcf">mio</a>                          : 1;
<a name="l06378"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#a7e0ecb0e69e2d3fea9b6512fcefc634b">06378</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#a7e0ecb0e69e2d3fea9b6512fcefc634b">iob</a>                          : 1;
<a name="l06379"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#af4d14f220e4226cd22472881b85f76b1">06379</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#af4d14f220e4226cd22472881b85f76b1">fpa</a>                          : 1;
<a name="l06380"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#ab904d0f9a744f061a534e54e502a3278">06380</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#ab904d0f9a744f061a534e54e502a3278">pow</a>                          : 1;
<a name="l06381"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#ad8ed43dfb0dceb561eedfb5cb066272d">06381</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#ad8ed43dfb0dceb561eedfb5cb066272d">l2c</a>                          : 1;
<a name="l06382"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#ac6fd3b4a309e996a1e1553122f6d29ea">06382</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#ac6fd3b4a309e996a1e1553122f6d29ea">ipd</a>                          : 1;
<a name="l06383"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#aa676e351906da10572696d1cd37fa483">06383</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#aa676e351906da10572696d1cd37fa483">pip</a>                          : 1;
<a name="l06384"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#a131322d9594f34b90b63d4ee39463c0c">06384</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#a131322d9594f34b90b63d4ee39463c0c">pko</a>                          : 1;
<a name="l06385"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#a0a136dd01a4ddf68d52a54a627f3ef0c">06385</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#a0a136dd01a4ddf68d52a54a627f3ef0c">reserved_28_28</a>               : 1;
<a name="l06386"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#aeff996d62e25b7ed74184f7c3aca46fe">06386</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#aeff996d62e25b7ed74184f7c3aca46fe">tim</a>                          : 1;
<a name="l06387"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#a5fc2723f769e4ab1de451f86b9ca0189">06387</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#a5fc2723f769e4ab1de451f86b9ca0189">rad</a>                          : 1;
<a name="l06388"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#a9d8c455ed72f6129c1e3168042f78398">06388</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#a9d8c455ed72f6129c1e3168042f78398">key</a>                          : 1;
<a name="l06389"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#abe720ee8c2cf9534d1aebb7569fa85d0">06389</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#abe720ee8c2cf9534d1aebb7569fa85d0">dfa</a>                          : 1;
<a name="l06390"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#aa0d929f8432270c5790e4d439ae67e8c">06390</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#aa0d929f8432270c5790e4d439ae67e8c">usb</a>                          : 1;
<a name="l06391"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#afcfa135177baafec577a305b07039726">06391</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#afcfa135177baafec577a305b07039726">sli</a>                          : 1;
<a name="l06392"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#af4750ae6623fb18cfa556f5bc740a10f">06392</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#af4750ae6623fb18cfa556f5bc740a10f">dpi</a>                          : 1;
<a name="l06393"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#af46b4fc5a5141daa88337b73d1f80192">06393</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#af46b4fc5a5141daa88337b73d1f80192">agx0</a>                         : 1;
<a name="l06394"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#a9450342465bb45edb95ec84fdc28498e">06394</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#a9450342465bb45edb95ec84fdc28498e">agx1</a>                         : 1;
<a name="l06395"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#acc42e3b480725383634cd52c9d6a65be">06395</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#acc42e3b480725383634cd52c9d6a65be">reserved_38_39</a>               : 2;
<a name="l06396"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#accaa532dacfe3d99b4a4ff851f22d9bd">06396</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#accaa532dacfe3d99b4a4ff851f22d9bd">dpi_dma</a>                      : 1;
<a name="l06397"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#afabe90207fa01ae78022b43d8685c7b1">06397</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#afabe90207fa01ae78022b43d8685c7b1">reserved_41_45</a>               : 5;
<a name="l06398"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#a32ab6970cbad2063cf8de19c52f7c403">06398</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#a32ab6970cbad2063cf8de19c52f7c403">agl</a>                          : 1;
<a name="l06399"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#a8722f513f0e6a9e675d348f6e5a389e3">06399</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#a8722f513f0e6a9e675d348f6e5a389e3">ptp</a>                          : 1;
<a name="l06400"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#a29413f77b1790f260ec9f43dd2d51dc8">06400</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#a29413f77b1790f260ec9f43dd2d51dc8">pem0</a>                         : 1;
<a name="l06401"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#ab91f9a89acf1b85e06f66d356627f839">06401</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#ab91f9a89acf1b85e06f66d356627f839">pem1</a>                         : 1;
<a name="l06402"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#aba080b0fe3dda409a5b8fde98be2bb35">06402</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#aba080b0fe3dda409a5b8fde98be2bb35">pem2</a>                         : 1;
<a name="l06403"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#abe5e98f8ddfa723fa7a1a688bdfde423">06403</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#abe5e98f8ddfa723fa7a1a688bdfde423">reserved_51_51</a>               : 1;
<a name="l06404"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#a91be9c5056232a6c0e314af08f5986f9">06404</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#a91be9c5056232a6c0e314af08f5986f9">lmc0</a>                         : 1;
<a name="l06405"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#a13332fc7bee8abe092043706bdb674e4">06405</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#a13332fc7bee8abe092043706bdb674e4">reserved_53_62</a>               : 10;
<a name="l06406"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#ad65285602b6315add23a9782f04ac95b">06406</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html#ad65285602b6315add23a9782f04ac95b">rst</a>                          : 1;
<a name="l06407"></a>06407 <span class="preprocessor">#endif</span>
<a name="l06408"></a>06408 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en1__w1c.html#af30bd0fb15514636a2d95ee0306c60f8">cn70xx</a>;
<a name="l06409"></a><a class="code" href="unioncvmx__ciu__intx__en1__w1c.html#a75a2e776a6c98585f228ddac958cac0f">06409</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cn70xx.html">cvmx_ciu_intx_en1_w1c_cn70xx</a>   <a class="code" href="unioncvmx__ciu__intx__en1__w1c.html#a75a2e776a6c98585f228ddac958cac0f">cn70xxp1</a>;
<a name="l06410"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html">06410</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html">cvmx_ciu_intx_en1_w1c_cnf71xx</a> {
<a name="l06411"></a>06411 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06412"></a>06412 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#ab11b371f39f3bf1e5a95e51ee4e23665">rst</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear MIO RST interrupt enable */</span>
<a name="l06413"></a>06413     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#a123885686bbe1d8ecfc35f4cc8f3ef3c">reserved_53_62</a>               : 10;
<a name="l06414"></a>06414     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#a022fa21cae5528df5323d8bf76f76535">lmc0</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear LMC0 interrupt enable */</span>
<a name="l06415"></a>06415     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#a4f14e98a28ccc7856d15ac6deb460345">reserved_50_51</a>               : 2;
<a name="l06416"></a>06416     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#a028d549a8ee595204dbbe74c8aeadba3">pem1</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear PEM1 interrupt enable */</span>
<a name="l06417"></a>06417     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#a2a19b1245cd9bfc12e6520900c2c37dc">pem0</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear PEM0 interrupt enable */</span>
<a name="l06418"></a>06418     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#adac4ae98d04f11a5aa22ffcb52939b15">ptp</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear PTP interrupt enable */</span>
<a name="l06419"></a>06419     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#aafade035bbc7ae7a5e373ec3c789cb91">reserved_41_46</a>               : 6;
<a name="l06420"></a>06420     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#ae09b6ae8c42886ff0c199e7e5c60aa2f">dpi_dma</a>                      : 1;  <span class="comment">/**&lt; Write 1 to clear DPI_DMA interrupt enable */</span>
<a name="l06421"></a>06421     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#a3e1589594a9dc677d629218a046224c2">reserved_37_39</a>               : 3;
<a name="l06422"></a>06422     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#ae0dc2ea8f8f105b6bfc4493cbd1cbc33">agx0</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear GMX0 interrupt enable */</span>
<a name="l06423"></a>06423     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#a7e7dab11c702c4b293f218fb623d0104">dpi</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear DPI interrupt enable */</span>
<a name="l06424"></a>06424     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#a46845980115b9aeea94d5423cca3f11f">sli</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear SLI interrupt enable */</span>
<a name="l06425"></a>06425     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#ab7a15e03f1bed8514ef3749cbd099ca1">usb</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear USB UCTL0 interrupt enable */</span>
<a name="l06426"></a>06426     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#a83dd431457221a0ac33ac96787a8aa88">reserved_32_32</a>               : 1;
<a name="l06427"></a>06427     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#a76ff528f17144b4652916e4752152940">key</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear KEY interrupt enable */</span>
<a name="l06428"></a>06428     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#a067f98d106d5901e4e595c9405740a0a">rad</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear RAD interrupt enable */</span>
<a name="l06429"></a>06429     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#a14f33235fb2a3e8aa6078d4ef922a888">tim</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear TIM interrupt enable */</span>
<a name="l06430"></a>06430     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#a2bb3a1903ac0dfe368fe526828d192e3">reserved_28_28</a>               : 1;
<a name="l06431"></a>06431     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#a85dfced4ffef64a77eee6142d600446c">pko</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear PKO interrupt enable */</span>
<a name="l06432"></a>06432     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#aafddd15f1b54a9acd43d496f5af4a58d">pip</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear PIP interrupt enable */</span>
<a name="l06433"></a>06433     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#a2da74543a364a37ee6b28577a2e11626">ipd</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear IPD interrupt enable */</span>
<a name="l06434"></a>06434     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#a08c50d8d97f5be7df65d744c9356e4cd">l2c</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear L2C interrupt enable */</span>
<a name="l06435"></a>06435     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#aadfb6b54032f9abf948009e1ba06e668">pow</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear POW err interrupt enable */</span>
<a name="l06436"></a>06436     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#a56727bea78c8522ef9aa8ea0d640c9ee">fpa</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear FPA interrupt enable */</span>
<a name="l06437"></a>06437     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#aee03a9f8fea7c05f6620f9e78e3b1267">iob</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear IOB interrupt enable */</span>
<a name="l06438"></a>06438     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#a28d03a4158c26d12dd06f9172251d913">mio</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear MIO boot interrupt enable */</span>
<a name="l06439"></a>06439     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#a0b5e8917bce02f5bdbda533cc54d7b0e">nand</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear EMMC Flash Controller interrupt</span>
<a name="l06440"></a>06440 <span class="comment">                                                         enable */</span>
<a name="l06441"></a>06441     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#a92362e339a88222f4dd743a6b2e2aa75">reserved_4_18</a>                : 15;
<a name="l06442"></a>06442     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#a9ad57d8a78851b3211bde77b76fa167e">wdog</a>                         : 4;  <span class="comment">/**&lt; Write 1s to clear Watchdog summary interrupt enable */</span>
<a name="l06443"></a>06443 <span class="preprocessor">#else</span>
<a name="l06444"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#a9ad57d8a78851b3211bde77b76fa167e">06444</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#a9ad57d8a78851b3211bde77b76fa167e">wdog</a>                         : 4;
<a name="l06445"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#a92362e339a88222f4dd743a6b2e2aa75">06445</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#a92362e339a88222f4dd743a6b2e2aa75">reserved_4_18</a>                : 15;
<a name="l06446"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#a0b5e8917bce02f5bdbda533cc54d7b0e">06446</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#a0b5e8917bce02f5bdbda533cc54d7b0e">nand</a>                         : 1;
<a name="l06447"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#a28d03a4158c26d12dd06f9172251d913">06447</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#a28d03a4158c26d12dd06f9172251d913">mio</a>                          : 1;
<a name="l06448"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#aee03a9f8fea7c05f6620f9e78e3b1267">06448</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#aee03a9f8fea7c05f6620f9e78e3b1267">iob</a>                          : 1;
<a name="l06449"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#a56727bea78c8522ef9aa8ea0d640c9ee">06449</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#a56727bea78c8522ef9aa8ea0d640c9ee">fpa</a>                          : 1;
<a name="l06450"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#aadfb6b54032f9abf948009e1ba06e668">06450</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#aadfb6b54032f9abf948009e1ba06e668">pow</a>                          : 1;
<a name="l06451"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#a08c50d8d97f5be7df65d744c9356e4cd">06451</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#a08c50d8d97f5be7df65d744c9356e4cd">l2c</a>                          : 1;
<a name="l06452"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#a2da74543a364a37ee6b28577a2e11626">06452</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#a2da74543a364a37ee6b28577a2e11626">ipd</a>                          : 1;
<a name="l06453"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#aafddd15f1b54a9acd43d496f5af4a58d">06453</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#aafddd15f1b54a9acd43d496f5af4a58d">pip</a>                          : 1;
<a name="l06454"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#a85dfced4ffef64a77eee6142d600446c">06454</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#a85dfced4ffef64a77eee6142d600446c">pko</a>                          : 1;
<a name="l06455"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#a2bb3a1903ac0dfe368fe526828d192e3">06455</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#a2bb3a1903ac0dfe368fe526828d192e3">reserved_28_28</a>               : 1;
<a name="l06456"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#a14f33235fb2a3e8aa6078d4ef922a888">06456</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#a14f33235fb2a3e8aa6078d4ef922a888">tim</a>                          : 1;
<a name="l06457"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#a067f98d106d5901e4e595c9405740a0a">06457</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#a067f98d106d5901e4e595c9405740a0a">rad</a>                          : 1;
<a name="l06458"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#a76ff528f17144b4652916e4752152940">06458</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#a76ff528f17144b4652916e4752152940">key</a>                          : 1;
<a name="l06459"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#a83dd431457221a0ac33ac96787a8aa88">06459</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#a83dd431457221a0ac33ac96787a8aa88">reserved_32_32</a>               : 1;
<a name="l06460"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#ab7a15e03f1bed8514ef3749cbd099ca1">06460</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#ab7a15e03f1bed8514ef3749cbd099ca1">usb</a>                          : 1;
<a name="l06461"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#a46845980115b9aeea94d5423cca3f11f">06461</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#a46845980115b9aeea94d5423cca3f11f">sli</a>                          : 1;
<a name="l06462"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#a7e7dab11c702c4b293f218fb623d0104">06462</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#a7e7dab11c702c4b293f218fb623d0104">dpi</a>                          : 1;
<a name="l06463"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#ae0dc2ea8f8f105b6bfc4493cbd1cbc33">06463</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#ae0dc2ea8f8f105b6bfc4493cbd1cbc33">agx0</a>                         : 1;
<a name="l06464"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#a3e1589594a9dc677d629218a046224c2">06464</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#a3e1589594a9dc677d629218a046224c2">reserved_37_39</a>               : 3;
<a name="l06465"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#ae09b6ae8c42886ff0c199e7e5c60aa2f">06465</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#ae09b6ae8c42886ff0c199e7e5c60aa2f">dpi_dma</a>                      : 1;
<a name="l06466"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#aafade035bbc7ae7a5e373ec3c789cb91">06466</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#aafade035bbc7ae7a5e373ec3c789cb91">reserved_41_46</a>               : 6;
<a name="l06467"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#adac4ae98d04f11a5aa22ffcb52939b15">06467</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#adac4ae98d04f11a5aa22ffcb52939b15">ptp</a>                          : 1;
<a name="l06468"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#a2a19b1245cd9bfc12e6520900c2c37dc">06468</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#a2a19b1245cd9bfc12e6520900c2c37dc">pem0</a>                         : 1;
<a name="l06469"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#a028d549a8ee595204dbbe74c8aeadba3">06469</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#a028d549a8ee595204dbbe74c8aeadba3">pem1</a>                         : 1;
<a name="l06470"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#a4f14e98a28ccc7856d15ac6deb460345">06470</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#a4f14e98a28ccc7856d15ac6deb460345">reserved_50_51</a>               : 2;
<a name="l06471"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#a022fa21cae5528df5323d8bf76f76535">06471</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#a022fa21cae5528df5323d8bf76f76535">lmc0</a>                         : 1;
<a name="l06472"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#a123885686bbe1d8ecfc35f4cc8f3ef3c">06472</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#a123885686bbe1d8ecfc35f4cc8f3ef3c">reserved_53_62</a>               : 10;
<a name="l06473"></a><a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#ab11b371f39f3bf1e5a95e51ee4e23665">06473</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1c_1_1cvmx__ciu__intx__en1__w1c__cnf71xx.html#ab11b371f39f3bf1e5a95e51ee4e23665">rst</a>                          : 1;
<a name="l06474"></a>06474 <span class="preprocessor">#endif</span>
<a name="l06475"></a>06475 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en1__w1c.html#aeaa9ae71889da010cfe6bc6ed2aa5247">cnf71xx</a>;
<a name="l06476"></a>06476 };
<a name="l06477"></a><a class="code" href="cvmx-ciu-defs_8h.html#a9e110399edec9029b2ef192a1d66091c">06477</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__intx__en1__w1c.html" title="cvmx_ciu_int::_en1_w1c">cvmx_ciu_intx_en1_w1c</a> <a class="code" href="unioncvmx__ciu__intx__en1__w1c.html" title="cvmx_ciu_int::_en1_w1c">cvmx_ciu_intx_en1_w1c_t</a>;
<a name="l06478"></a>06478 <span class="comment"></span>
<a name="l06479"></a>06479 <span class="comment">/**</span>
<a name="l06480"></a>06480 <span class="comment"> * cvmx_ciu_int#_en1_w1s</span>
<a name="l06481"></a>06481 <span class="comment"> *</span>
<a name="l06482"></a>06482 <span class="comment"> * Write-1-to-set version of the CIU_INTX_EN1 register, read back corresponding CIU_INTX_EN1</span>
<a name="l06483"></a>06483 <span class="comment"> * value.</span>
<a name="l06484"></a>06484 <span class="comment"> * CIU_INT33_EN1_W1S is reserved.</span>
<a name="l06485"></a>06485 <span class="comment"> */</span>
<a name="l06486"></a><a class="code" href="unioncvmx__ciu__intx__en1__w1s.html">06486</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__intx__en1__w1s.html" title="cvmx_ciu_int::_en1_w1s">cvmx_ciu_intx_en1_w1s</a> {
<a name="l06487"></a><a class="code" href="unioncvmx__ciu__intx__en1__w1s.html#a095bd53b162dfd253e6184d195abedea">06487</a>     uint64_t <a class="code" href="unioncvmx__ciu__intx__en1__w1s.html#a095bd53b162dfd253e6184d195abedea">u64</a>;
<a name="l06488"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html">06488</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html">cvmx_ciu_intx_en1_w1s_s</a> {
<a name="l06489"></a>06489 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06490"></a>06490 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#a23fcf6b577bdbdc068f4046e0c7ae0ef">rst</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set MIO RST interrupt enable */</span>
<a name="l06491"></a>06491     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#aebd4d87ee3e2b4435bdfb3fc19430265">reserved_62_62</a>               : 1;
<a name="l06492"></a>06492     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#a51ae37444d018119335de24ddcf68fa2">srio3</a>                        : 1;  <span class="comment">/**&lt; Write 1 to set SRIO3 interrupt enable */</span>
<a name="l06493"></a>06493     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#a800443e2aefc7bcdeb307e7641907f94">srio2</a>                        : 1;  <span class="comment">/**&lt; Write 1 to set SRIO2 interrupt enable */</span>
<a name="l06494"></a>06494     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#ae5a5a86c3492a5d5f733da351ae69ffc">reserved_57_59</a>               : 3;
<a name="l06495"></a>06495     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#a860bb4d167561ad67e8d84fde3dd5839">dfm</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set DFM interrupt enable */</span>
<a name="l06496"></a>06496     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#aee31b10ca427142d491b7b139e3d147a">reserved_53_55</a>               : 3;
<a name="l06497"></a>06497     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#afb99cc486c16eb6a7b972681ac766fab">lmc0</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set LMC0 interrupt enable */</span>
<a name="l06498"></a>06498     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#a86cf5a68c3dc61e75c8fd5babc2c41a7">srio1</a>                        : 1;  <span class="comment">/**&lt; Write 1 to set SRIO1 interrupt enable */</span>
<a name="l06499"></a>06499     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#a784d54a24f560eb526befdf4c8f70505">reserved_50_50</a>               : 1;
<a name="l06500"></a>06500     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#aa8d972a5ffb932c54fd80e95c2c54f7c">pem1</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set PEM1 interrupt enable */</span>
<a name="l06501"></a>06501     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#a347433f8e0c439ffa64158f420323085">pem0</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set PEM0 interrupt enable */</span>
<a name="l06502"></a>06502     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#a7dffed54f21ec846072ace0e56ab2678">ptp</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set PTP interrupt enable */</span>
<a name="l06503"></a>06503     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#aea6f0fa0d2778ae6f4722a9226970204">agl</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set AGL interrupt enable */</span>
<a name="l06504"></a>06504     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#a9b29bfb4a7d740c120785abebc8e2274">reserved_41_45</a>               : 5;
<a name="l06505"></a>06505     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#a6d4f7641aefdca9340ca7a6ec38c5b69">dpi_dma</a>                      : 1;  <span class="comment">/**&lt; Write 1 to set DPI_DMA interrupt enable */</span>
<a name="l06506"></a>06506     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#a49f6afb82465a93a51f2c7cff57ea282">reserved_38_39</a>               : 2;
<a name="l06507"></a>06507     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#ab28869c084b5ada91f010d4a8d32fada">agx1</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set GMX1 interrupt enable */</span>
<a name="l06508"></a>06508     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#a005f8ebad3a33d1cf343431d3307eedd">agx0</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set GMX0 interrupt enable */</span>
<a name="l06509"></a>06509     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#a39bdeee1702f46279c6f97becd98958d">dpi</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set DPI interrupt enable */</span>
<a name="l06510"></a>06510     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#a9a6e8d7ff5922f9f46d38656f30f98af">sli</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set SLI interrupt enable */</span>
<a name="l06511"></a>06511     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#a2b3461d2798ddda725f5435bbb5ef57f">usb</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set USB UCTL0 interrupt enable */</span>
<a name="l06512"></a>06512     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#aff4a50ebcc940385567e60c587525a06">dfa</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set DFA interrupt enable */</span>
<a name="l06513"></a>06513     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#ae59c798fc2053df4e05e31837db9631a">key</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set KEY interrupt enable */</span>
<a name="l06514"></a>06514     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#abdb7caf5690b69a50b290fe25eb1465b">rad</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set RAD interrupt enable */</span>
<a name="l06515"></a>06515     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#ad41424fcc6de4d1baa222b0bb6f9ff17">tim</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set TIM interrupt enable */</span>
<a name="l06516"></a>06516     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#a9ecc7ed92582082877fb00fd1ca4cdba">zip</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set ZIP interrupt enable */</span>
<a name="l06517"></a>06517     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#a7e621f84b76efd7b543bd7fc097da596">pko</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set PKO interrupt enable */</span>
<a name="l06518"></a>06518     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#aebb8cd689d1b9b55b52320a3b988c50c">pip</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set PIP interrupt enable */</span>
<a name="l06519"></a>06519     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#ade19377d9f03ad68f1b9c5374c4402ae">ipd</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set IPD interrupt enable */</span>
<a name="l06520"></a>06520     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#ab012318d9a4c0109a98e92f5aca2352b">l2c</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set L2C interrupt enable */</span>
<a name="l06521"></a>06521     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#a039f12f2d752f65bc95110ef3a7c83cc">pow</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set POW err interrupt enable */</span>
<a name="l06522"></a>06522     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#a6f58daa15754459fd2cdad9d8b550012">fpa</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set FPA interrupt enable */</span>
<a name="l06523"></a>06523     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#a264314595e84d6701c02ffaa3704b2a1">iob</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set IOB interrupt enable */</span>
<a name="l06524"></a>06524     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#a091e4d3bebd768122e319b49f9af90df">mio</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set MIO boot interrupt enable */</span>
<a name="l06525"></a>06525     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#a81d314e50ba606ade8947628083e2e25">nand</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set EMMC Flash Controller interrupt</span>
<a name="l06526"></a>06526 <span class="comment">                                                         enable */</span>
<a name="l06527"></a>06527     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#acfbe88ebec51c8718939194da3906be3">mii1</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set RGMII/MII/MIX Interface 1 Interrupt</span>
<a name="l06528"></a>06528 <span class="comment">                                                         enable */</span>
<a name="l06529"></a>06529     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#afde5e25b362ad51cb0f1c37b3e2499ea">usb1</a>                         : 1;  <span class="comment">/**&lt; Write 1s to set USBDRD1 summary interrupt enable */</span>
<a name="l06530"></a>06530     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#ab1d88f6ffb68f2caf9d70e4c1de3f50f">uart2</a>                        : 1;  <span class="comment">/**&lt; Third UART interrupt */</span>
<a name="l06531"></a>06531     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#a38ae286c79a5f96fa485796cd9b48698">wdog</a>                         : 16; <span class="comment">/**&lt; Write 1s to set Watchdog summary interrupt enable */</span>
<a name="l06532"></a>06532 <span class="preprocessor">#else</span>
<a name="l06533"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#a38ae286c79a5f96fa485796cd9b48698">06533</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#a38ae286c79a5f96fa485796cd9b48698">wdog</a>                         : 16;
<a name="l06534"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#ab1d88f6ffb68f2caf9d70e4c1de3f50f">06534</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#ab1d88f6ffb68f2caf9d70e4c1de3f50f">uart2</a>                        : 1;
<a name="l06535"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#afde5e25b362ad51cb0f1c37b3e2499ea">06535</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#afde5e25b362ad51cb0f1c37b3e2499ea">usb1</a>                         : 1;
<a name="l06536"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#acfbe88ebec51c8718939194da3906be3">06536</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#acfbe88ebec51c8718939194da3906be3">mii1</a>                         : 1;
<a name="l06537"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#a81d314e50ba606ade8947628083e2e25">06537</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#a81d314e50ba606ade8947628083e2e25">nand</a>                         : 1;
<a name="l06538"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#a091e4d3bebd768122e319b49f9af90df">06538</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#a091e4d3bebd768122e319b49f9af90df">mio</a>                          : 1;
<a name="l06539"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#a264314595e84d6701c02ffaa3704b2a1">06539</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#a264314595e84d6701c02ffaa3704b2a1">iob</a>                          : 1;
<a name="l06540"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#a6f58daa15754459fd2cdad9d8b550012">06540</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#a6f58daa15754459fd2cdad9d8b550012">fpa</a>                          : 1;
<a name="l06541"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#a039f12f2d752f65bc95110ef3a7c83cc">06541</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#a039f12f2d752f65bc95110ef3a7c83cc">pow</a>                          : 1;
<a name="l06542"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#ab012318d9a4c0109a98e92f5aca2352b">06542</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#ab012318d9a4c0109a98e92f5aca2352b">l2c</a>                          : 1;
<a name="l06543"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#ade19377d9f03ad68f1b9c5374c4402ae">06543</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#ade19377d9f03ad68f1b9c5374c4402ae">ipd</a>                          : 1;
<a name="l06544"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#aebb8cd689d1b9b55b52320a3b988c50c">06544</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#aebb8cd689d1b9b55b52320a3b988c50c">pip</a>                          : 1;
<a name="l06545"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#a7e621f84b76efd7b543bd7fc097da596">06545</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#a7e621f84b76efd7b543bd7fc097da596">pko</a>                          : 1;
<a name="l06546"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#a9ecc7ed92582082877fb00fd1ca4cdba">06546</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#a9ecc7ed92582082877fb00fd1ca4cdba">zip</a>                          : 1;
<a name="l06547"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#ad41424fcc6de4d1baa222b0bb6f9ff17">06547</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#ad41424fcc6de4d1baa222b0bb6f9ff17">tim</a>                          : 1;
<a name="l06548"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#abdb7caf5690b69a50b290fe25eb1465b">06548</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#abdb7caf5690b69a50b290fe25eb1465b">rad</a>                          : 1;
<a name="l06549"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#ae59c798fc2053df4e05e31837db9631a">06549</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#ae59c798fc2053df4e05e31837db9631a">key</a>                          : 1;
<a name="l06550"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#aff4a50ebcc940385567e60c587525a06">06550</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#aff4a50ebcc940385567e60c587525a06">dfa</a>                          : 1;
<a name="l06551"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#a2b3461d2798ddda725f5435bbb5ef57f">06551</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#a2b3461d2798ddda725f5435bbb5ef57f">usb</a>                          : 1;
<a name="l06552"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#a9a6e8d7ff5922f9f46d38656f30f98af">06552</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#a9a6e8d7ff5922f9f46d38656f30f98af">sli</a>                          : 1;
<a name="l06553"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#a39bdeee1702f46279c6f97becd98958d">06553</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#a39bdeee1702f46279c6f97becd98958d">dpi</a>                          : 1;
<a name="l06554"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#a005f8ebad3a33d1cf343431d3307eedd">06554</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#a005f8ebad3a33d1cf343431d3307eedd">agx0</a>                         : 1;
<a name="l06555"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#ab28869c084b5ada91f010d4a8d32fada">06555</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#ab28869c084b5ada91f010d4a8d32fada">agx1</a>                         : 1;
<a name="l06556"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#a49f6afb82465a93a51f2c7cff57ea282">06556</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#a49f6afb82465a93a51f2c7cff57ea282">reserved_38_39</a>               : 2;
<a name="l06557"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#a6d4f7641aefdca9340ca7a6ec38c5b69">06557</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#a6d4f7641aefdca9340ca7a6ec38c5b69">dpi_dma</a>                      : 1;
<a name="l06558"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#a9b29bfb4a7d740c120785abebc8e2274">06558</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#a9b29bfb4a7d740c120785abebc8e2274">reserved_41_45</a>               : 5;
<a name="l06559"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#aea6f0fa0d2778ae6f4722a9226970204">06559</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#aea6f0fa0d2778ae6f4722a9226970204">agl</a>                          : 1;
<a name="l06560"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#a7dffed54f21ec846072ace0e56ab2678">06560</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#a7dffed54f21ec846072ace0e56ab2678">ptp</a>                          : 1;
<a name="l06561"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#a347433f8e0c439ffa64158f420323085">06561</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#a347433f8e0c439ffa64158f420323085">pem0</a>                         : 1;
<a name="l06562"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#aa8d972a5ffb932c54fd80e95c2c54f7c">06562</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#aa8d972a5ffb932c54fd80e95c2c54f7c">pem1</a>                         : 1;
<a name="l06563"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#a784d54a24f560eb526befdf4c8f70505">06563</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#a784d54a24f560eb526befdf4c8f70505">reserved_50_50</a>               : 1;
<a name="l06564"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#a86cf5a68c3dc61e75c8fd5babc2c41a7">06564</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#a86cf5a68c3dc61e75c8fd5babc2c41a7">srio1</a>                        : 1;
<a name="l06565"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#afb99cc486c16eb6a7b972681ac766fab">06565</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#afb99cc486c16eb6a7b972681ac766fab">lmc0</a>                         : 1;
<a name="l06566"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#aee31b10ca427142d491b7b139e3d147a">06566</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#aee31b10ca427142d491b7b139e3d147a">reserved_53_55</a>               : 3;
<a name="l06567"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#a860bb4d167561ad67e8d84fde3dd5839">06567</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#a860bb4d167561ad67e8d84fde3dd5839">dfm</a>                          : 1;
<a name="l06568"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#ae5a5a86c3492a5d5f733da351ae69ffc">06568</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#ae5a5a86c3492a5d5f733da351ae69ffc">reserved_57_59</a>               : 3;
<a name="l06569"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#a800443e2aefc7bcdeb307e7641907f94">06569</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#a800443e2aefc7bcdeb307e7641907f94">srio2</a>                        : 1;
<a name="l06570"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#a51ae37444d018119335de24ddcf68fa2">06570</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#a51ae37444d018119335de24ddcf68fa2">srio3</a>                        : 1;
<a name="l06571"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#aebd4d87ee3e2b4435bdfb3fc19430265">06571</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#aebd4d87ee3e2b4435bdfb3fc19430265">reserved_62_62</a>               : 1;
<a name="l06572"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#a23fcf6b577bdbdc068f4046e0c7ae0ef">06572</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__s.html#a23fcf6b577bdbdc068f4046e0c7ae0ef">rst</a>                          : 1;
<a name="l06573"></a>06573 <span class="preprocessor">#endif</span>
<a name="l06574"></a>06574 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en1__w1s.html#a2546c9ae1cc32cecf456e9f20dc7e614">s</a>;
<a name="l06575"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn52xx.html">06575</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn52xx.html">cvmx_ciu_intx_en1_w1s_cn52xx</a> {
<a name="l06576"></a>06576 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06577"></a>06577 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn52xx.html#abb39467d73809443a313eaa426e1facb">reserved_20_63</a>               : 44;
<a name="l06578"></a>06578     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn52xx.html#a937dccc9006000e1a66275783acafd4d">nand</a>                         : 1;  <span class="comment">/**&lt; NAND Flash Controller */</span>
<a name="l06579"></a>06579     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn52xx.html#a2c5ca0845565a34ba0f102a5127a26dc">mii1</a>                         : 1;  <span class="comment">/**&lt; Second MII Interrupt */</span>
<a name="l06580"></a>06580     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn52xx.html#afe7bbedd077bce30450947da0ea92221">usb1</a>                         : 1;  <span class="comment">/**&lt; Second USB Interrupt */</span>
<a name="l06581"></a>06581     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn52xx.html#a67c40ea0273f69960da1da7609caf7b9">uart2</a>                        : 1;  <span class="comment">/**&lt; Third UART interrupt */</span>
<a name="l06582"></a>06582     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn52xx.html#a07ad9c10ff727c96dec2d4c46436d071">reserved_4_15</a>                : 12;
<a name="l06583"></a>06583     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn52xx.html#a4f2c8155fe0de578c47f6ceb62805764">wdog</a>                         : 4;  <span class="comment">/**&lt; Watchdog summary interrupt enable vector */</span>
<a name="l06584"></a>06584 <span class="preprocessor">#else</span>
<a name="l06585"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn52xx.html#a4f2c8155fe0de578c47f6ceb62805764">06585</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn52xx.html#a4f2c8155fe0de578c47f6ceb62805764">wdog</a>                         : 4;
<a name="l06586"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn52xx.html#a07ad9c10ff727c96dec2d4c46436d071">06586</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn52xx.html#a07ad9c10ff727c96dec2d4c46436d071">reserved_4_15</a>                : 12;
<a name="l06587"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn52xx.html#a67c40ea0273f69960da1da7609caf7b9">06587</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn52xx.html#a67c40ea0273f69960da1da7609caf7b9">uart2</a>                        : 1;
<a name="l06588"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn52xx.html#afe7bbedd077bce30450947da0ea92221">06588</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn52xx.html#afe7bbedd077bce30450947da0ea92221">usb1</a>                         : 1;
<a name="l06589"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn52xx.html#a2c5ca0845565a34ba0f102a5127a26dc">06589</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn52xx.html#a2c5ca0845565a34ba0f102a5127a26dc">mii1</a>                         : 1;
<a name="l06590"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn52xx.html#a937dccc9006000e1a66275783acafd4d">06590</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn52xx.html#a937dccc9006000e1a66275783acafd4d">nand</a>                         : 1;
<a name="l06591"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn52xx.html#abb39467d73809443a313eaa426e1facb">06591</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn52xx.html#abb39467d73809443a313eaa426e1facb">reserved_20_63</a>               : 44;
<a name="l06592"></a>06592 <span class="preprocessor">#endif</span>
<a name="l06593"></a>06593 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en1__w1s.html#a979efccc57fdb777785a86999b4cd850">cn52xx</a>;
<a name="l06594"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn56xx.html">06594</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn56xx.html">cvmx_ciu_intx_en1_w1s_cn56xx</a> {
<a name="l06595"></a>06595 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06596"></a>06596 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn56xx.html#a72736a9c16c4b21c9f835c61471a488c">reserved_12_63</a>               : 52;
<a name="l06597"></a>06597     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn56xx.html#a8b87b6794f2a7d4bfd67c97a3b4d3a91">wdog</a>                         : 12; <span class="comment">/**&lt; Watchdog summary interrupt enable vectory */</span>
<a name="l06598"></a>06598 <span class="preprocessor">#else</span>
<a name="l06599"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn56xx.html#a8b87b6794f2a7d4bfd67c97a3b4d3a91">06599</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn56xx.html#a8b87b6794f2a7d4bfd67c97a3b4d3a91">wdog</a>                         : 12;
<a name="l06600"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn56xx.html#a72736a9c16c4b21c9f835c61471a488c">06600</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn56xx.html#a72736a9c16c4b21c9f835c61471a488c">reserved_12_63</a>               : 52;
<a name="l06601"></a>06601 <span class="preprocessor">#endif</span>
<a name="l06602"></a>06602 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en1__w1s.html#ad0d306df4cd4ae9b48e363eff0ca8910">cn56xx</a>;
<a name="l06603"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn58xx.html">06603</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn58xx.html">cvmx_ciu_intx_en1_w1s_cn58xx</a> {
<a name="l06604"></a>06604 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06605"></a>06605 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn58xx.html#a2c393106f08cdb5b73aab7a9ed5d54f7">reserved_16_63</a>               : 48;
<a name="l06606"></a>06606     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn58xx.html#a7d247cfe8d4f83ecaeacf4c206e6bee5">wdog</a>                         : 16; <span class="comment">/**&lt; Watchdog summary interrupt enable vectory */</span>
<a name="l06607"></a>06607 <span class="preprocessor">#else</span>
<a name="l06608"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn58xx.html#a7d247cfe8d4f83ecaeacf4c206e6bee5">06608</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn58xx.html#a7d247cfe8d4f83ecaeacf4c206e6bee5">wdog</a>                         : 16;
<a name="l06609"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn58xx.html#a2c393106f08cdb5b73aab7a9ed5d54f7">06609</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn58xx.html#a2c393106f08cdb5b73aab7a9ed5d54f7">reserved_16_63</a>               : 48;
<a name="l06610"></a>06610 <span class="preprocessor">#endif</span>
<a name="l06611"></a>06611 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en1__w1s.html#a6998f9a4f2206acae333be12ea45c29c">cn58xx</a>;
<a name="l06612"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html">06612</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html">cvmx_ciu_intx_en1_w1s_cn61xx</a> {
<a name="l06613"></a>06613 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06614"></a>06614 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#a58e86588451ac9aef792b3f5e31a2a4c">rst</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set MIO RST interrupt enable */</span>
<a name="l06615"></a>06615     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#ad3a3e93acd722af8b0c26758953e9857">reserved_53_62</a>               : 10;
<a name="l06616"></a>06616     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#a6b599f0d5853897720f102b638cd6d6b">lmc0</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set LMC0 interrupt enable */</span>
<a name="l06617"></a>06617     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#a524d9c3a1d0c13157c23f4ae420edf14">reserved_50_51</a>               : 2;
<a name="l06618"></a>06618     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#a89427df471381b23c80311f160e868ce">pem1</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set PEM1 interrupt enable */</span>
<a name="l06619"></a>06619     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#a7ee9369748f03d796d87224ea8aec30b">pem0</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set PEM0 interrupt enable */</span>
<a name="l06620"></a>06620     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#a7eb45b3855784f1ca7b19d35d1c97f03">ptp</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set PTP interrupt enable */</span>
<a name="l06621"></a>06621     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#a9967a3f69949cb84f4453a8af82401e0">agl</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set AGL interrupt enable */</span>
<a name="l06622"></a>06622     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#a2c8297d5ea87faa0ea785183e200c6bc">reserved_41_45</a>               : 5;
<a name="l06623"></a>06623     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#a72acc6fb6e1e03c028c46ba612410834">dpi_dma</a>                      : 1;  <span class="comment">/**&lt; Write 1 to set DPI_DMA interrupt enable */</span>
<a name="l06624"></a>06624     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#a11de6c54e9b9cd371cc03b3b8b09d71d">reserved_38_39</a>               : 2;
<a name="l06625"></a>06625     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#a0399c0e4e6c4d2a6a7e690268c738aee">agx1</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set GMX1 interrupt enable */</span>
<a name="l06626"></a>06626     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#a06228496d2fa22ab8ddedec2229ade3e">agx0</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set GMX0 interrupt enable */</span>
<a name="l06627"></a>06627     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#ae6b5395f0290954a156818cbc450454c">dpi</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set DPI interrupt enable */</span>
<a name="l06628"></a>06628     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#acf75a4abc9bcf576916d6d93d380f602">sli</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set SLI interrupt enable */</span>
<a name="l06629"></a>06629     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#a5f5be0349f679a2e347397183d73cf06">usb</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set USB UCTL0 interrupt enable */</span>
<a name="l06630"></a>06630     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#ac69fcc773e1a01ef694dff2a5ac3de3f">dfa</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set DFA interrupt enable */</span>
<a name="l06631"></a>06631     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#a725005cb176dada46afd2a58bb6acac1">key</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set KEY interrupt enable */</span>
<a name="l06632"></a>06632     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#a44ba4e437c81e14c09eaf3a2b967beda">rad</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set RAD interrupt enable */</span>
<a name="l06633"></a>06633     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#a1a168c70bdd80400cc1a46b459260361">tim</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set TIM interrupt enable */</span>
<a name="l06634"></a>06634     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#a6be9c64c8dedbee71029ad36150492b3">zip</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set ZIP interrupt enable */</span>
<a name="l06635"></a>06635     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#aac8e793205a1c0dba94dbce7b4993d75">pko</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set PKO interrupt enable */</span>
<a name="l06636"></a>06636     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#aea71892c7be40560873c53deacaff413">pip</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set PIP interrupt enable */</span>
<a name="l06637"></a>06637     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#ab0dade321200299ec7a6055ab47c79b1">ipd</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set IPD interrupt enable */</span>
<a name="l06638"></a>06638     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#a13f21ac293a09dcf318113336e31569a">l2c</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set L2C interrupt enable */</span>
<a name="l06639"></a>06639     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#a7033f36807feb5026d97388f7ed4e6c9">pow</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set POW err interrupt enable */</span>
<a name="l06640"></a>06640     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#ae23f1547dc74c8b400d563524882c917">fpa</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set FPA interrupt enable */</span>
<a name="l06641"></a>06641     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#a5c8d397e73f07ce0a0ff1a2e1388b286">iob</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set IOB interrupt enable */</span>
<a name="l06642"></a>06642     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#a0ee96edb1ef276a1a42c5ab63d35b48e">mio</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set MIO boot interrupt enable */</span>
<a name="l06643"></a>06643     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#af4c865a3ae3d2fedd43711d7817a6f49">nand</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set EMMC Flash Controller interrupt</span>
<a name="l06644"></a>06644 <span class="comment">                                                         enable */</span>
<a name="l06645"></a>06645     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#a6b1cdfad59d77e2500b8ba8547539164">mii1</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set RGMII/MIX Interface 1 Interrupt</span>
<a name="l06646"></a>06646 <span class="comment">                                                         enable */</span>
<a name="l06647"></a>06647     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#a2a84605d69ada9cc5c8e3db042db1d65">reserved_4_17</a>                : 14;
<a name="l06648"></a>06648     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#a63e1391a6cdc1e1e1ec9b701a7f3cba3">wdog</a>                         : 4;  <span class="comment">/**&lt; Write 1s to set Watchdog summary interrupt enable */</span>
<a name="l06649"></a>06649 <span class="preprocessor">#else</span>
<a name="l06650"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#a63e1391a6cdc1e1e1ec9b701a7f3cba3">06650</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#a63e1391a6cdc1e1e1ec9b701a7f3cba3">wdog</a>                         : 4;
<a name="l06651"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#a2a84605d69ada9cc5c8e3db042db1d65">06651</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#a2a84605d69ada9cc5c8e3db042db1d65">reserved_4_17</a>                : 14;
<a name="l06652"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#a6b1cdfad59d77e2500b8ba8547539164">06652</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#a6b1cdfad59d77e2500b8ba8547539164">mii1</a>                         : 1;
<a name="l06653"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#af4c865a3ae3d2fedd43711d7817a6f49">06653</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#af4c865a3ae3d2fedd43711d7817a6f49">nand</a>                         : 1;
<a name="l06654"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#a0ee96edb1ef276a1a42c5ab63d35b48e">06654</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#a0ee96edb1ef276a1a42c5ab63d35b48e">mio</a>                          : 1;
<a name="l06655"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#a5c8d397e73f07ce0a0ff1a2e1388b286">06655</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#a5c8d397e73f07ce0a0ff1a2e1388b286">iob</a>                          : 1;
<a name="l06656"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#ae23f1547dc74c8b400d563524882c917">06656</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#ae23f1547dc74c8b400d563524882c917">fpa</a>                          : 1;
<a name="l06657"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#a7033f36807feb5026d97388f7ed4e6c9">06657</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#a7033f36807feb5026d97388f7ed4e6c9">pow</a>                          : 1;
<a name="l06658"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#a13f21ac293a09dcf318113336e31569a">06658</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#a13f21ac293a09dcf318113336e31569a">l2c</a>                          : 1;
<a name="l06659"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#ab0dade321200299ec7a6055ab47c79b1">06659</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#ab0dade321200299ec7a6055ab47c79b1">ipd</a>                          : 1;
<a name="l06660"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#aea71892c7be40560873c53deacaff413">06660</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#aea71892c7be40560873c53deacaff413">pip</a>                          : 1;
<a name="l06661"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#aac8e793205a1c0dba94dbce7b4993d75">06661</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#aac8e793205a1c0dba94dbce7b4993d75">pko</a>                          : 1;
<a name="l06662"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#a6be9c64c8dedbee71029ad36150492b3">06662</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#a6be9c64c8dedbee71029ad36150492b3">zip</a>                          : 1;
<a name="l06663"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#a1a168c70bdd80400cc1a46b459260361">06663</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#a1a168c70bdd80400cc1a46b459260361">tim</a>                          : 1;
<a name="l06664"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#a44ba4e437c81e14c09eaf3a2b967beda">06664</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#a44ba4e437c81e14c09eaf3a2b967beda">rad</a>                          : 1;
<a name="l06665"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#a725005cb176dada46afd2a58bb6acac1">06665</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#a725005cb176dada46afd2a58bb6acac1">key</a>                          : 1;
<a name="l06666"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#ac69fcc773e1a01ef694dff2a5ac3de3f">06666</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#ac69fcc773e1a01ef694dff2a5ac3de3f">dfa</a>                          : 1;
<a name="l06667"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#a5f5be0349f679a2e347397183d73cf06">06667</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#a5f5be0349f679a2e347397183d73cf06">usb</a>                          : 1;
<a name="l06668"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#acf75a4abc9bcf576916d6d93d380f602">06668</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#acf75a4abc9bcf576916d6d93d380f602">sli</a>                          : 1;
<a name="l06669"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#ae6b5395f0290954a156818cbc450454c">06669</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#ae6b5395f0290954a156818cbc450454c">dpi</a>                          : 1;
<a name="l06670"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#a06228496d2fa22ab8ddedec2229ade3e">06670</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#a06228496d2fa22ab8ddedec2229ade3e">agx0</a>                         : 1;
<a name="l06671"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#a0399c0e4e6c4d2a6a7e690268c738aee">06671</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#a0399c0e4e6c4d2a6a7e690268c738aee">agx1</a>                         : 1;
<a name="l06672"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#a11de6c54e9b9cd371cc03b3b8b09d71d">06672</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#a11de6c54e9b9cd371cc03b3b8b09d71d">reserved_38_39</a>               : 2;
<a name="l06673"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#a72acc6fb6e1e03c028c46ba612410834">06673</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#a72acc6fb6e1e03c028c46ba612410834">dpi_dma</a>                      : 1;
<a name="l06674"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#a2c8297d5ea87faa0ea785183e200c6bc">06674</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#a2c8297d5ea87faa0ea785183e200c6bc">reserved_41_45</a>               : 5;
<a name="l06675"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#a9967a3f69949cb84f4453a8af82401e0">06675</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#a9967a3f69949cb84f4453a8af82401e0">agl</a>                          : 1;
<a name="l06676"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#a7eb45b3855784f1ca7b19d35d1c97f03">06676</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#a7eb45b3855784f1ca7b19d35d1c97f03">ptp</a>                          : 1;
<a name="l06677"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#a7ee9369748f03d796d87224ea8aec30b">06677</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#a7ee9369748f03d796d87224ea8aec30b">pem0</a>                         : 1;
<a name="l06678"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#a89427df471381b23c80311f160e868ce">06678</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#a89427df471381b23c80311f160e868ce">pem1</a>                         : 1;
<a name="l06679"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#a524d9c3a1d0c13157c23f4ae420edf14">06679</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#a524d9c3a1d0c13157c23f4ae420edf14">reserved_50_51</a>               : 2;
<a name="l06680"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#a6b599f0d5853897720f102b638cd6d6b">06680</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#a6b599f0d5853897720f102b638cd6d6b">lmc0</a>                         : 1;
<a name="l06681"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#ad3a3e93acd722af8b0c26758953e9857">06681</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#ad3a3e93acd722af8b0c26758953e9857">reserved_53_62</a>               : 10;
<a name="l06682"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#a58e86588451ac9aef792b3f5e31a2a4c">06682</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn61xx.html#a58e86588451ac9aef792b3f5e31a2a4c">rst</a>                          : 1;
<a name="l06683"></a>06683 <span class="preprocessor">#endif</span>
<a name="l06684"></a>06684 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en1__w1s.html#a440012999569fce9e87f25c4a6cfdc7e">cn61xx</a>;
<a name="l06685"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html">06685</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html">cvmx_ciu_intx_en1_w1s_cn63xx</a> {
<a name="l06686"></a>06686 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06687"></a>06687 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#a682b8cfcb25158ceba7a20375b22fbf7">rst</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set MIO RST interrupt enable */</span>
<a name="l06688"></a>06688     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#a62bca8382f2dd9f4c8b8967f0f218e00">reserved_57_62</a>               : 6;
<a name="l06689"></a>06689     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#a89e3b02d9e1e0c814d6d0c800d0bb4cf">dfm</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set DFM interrupt enable */</span>
<a name="l06690"></a>06690     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#a518077467fbb7e432a4b43aa01c2d771">reserved_53_55</a>               : 3;
<a name="l06691"></a>06691     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#a3bb64a77b4033a6244f363d0d9045403">lmc0</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set LMC0 interrupt enable */</span>
<a name="l06692"></a>06692     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#a488ffe572e1aebcf489d1849be7f64e5">srio1</a>                        : 1;  <span class="comment">/**&lt; Write 1 to set SRIO1 interrupt enable */</span>
<a name="l06693"></a>06693     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#a9367d9ac9bcfe24c8677265bee28b38a">srio0</a>                        : 1;  <span class="comment">/**&lt; Write 1 to set SRIO0 interrupt enable */</span>
<a name="l06694"></a>06694     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#a6a4d0f199d173f7e8923e532e79af41b">pem1</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set PEM1 interrupt enable */</span>
<a name="l06695"></a>06695     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#ad2f053d2a3d09404489b0e1780ef6650">pem0</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set PEM0 interrupt enable */</span>
<a name="l06696"></a>06696     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#a7bbaf4c07f13b5cd8ac38b9675a31e37">ptp</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set PTP interrupt enable */</span>
<a name="l06697"></a>06697     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#a79810468929031a152dba74aae175c68">agl</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set AGL interrupt enable */</span>
<a name="l06698"></a>06698     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#a6ea49b43b25f6a675d09f7d0a23c3bd6">reserved_37_45</a>               : 9;
<a name="l06699"></a>06699     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#a757e97add0d107a84db3ee76b7d28d47">agx0</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set GMX0 interrupt enable */</span>
<a name="l06700"></a>06700     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#a6fa2b8ed2a42d4e42f1346a83f7ebb15">dpi</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set DPI interrupt enable */</span>
<a name="l06701"></a>06701     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#af1000451b28b23bc87fa3e9bc6620aba">sli</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set SLI interrupt enable */</span>
<a name="l06702"></a>06702     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#afac0e015761d7d47c2e3df9caed43d25">usb</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set USB UCTL0 interrupt enable */</span>
<a name="l06703"></a>06703     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#af747b880fa6807b95259df0c8c0f6bea">dfa</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set DFA interrupt enable */</span>
<a name="l06704"></a>06704     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#a6f46822403ee7e1e7f3c990f2ebceee3">key</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set KEY interrupt enable */</span>
<a name="l06705"></a>06705     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#acb52212a8201cb15158392572e4a96a7">rad</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set RAD interrupt enable */</span>
<a name="l06706"></a>06706     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#adbf5a4917eaed0103568c443e2ff0123">tim</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set TIM interrupt enable */</span>
<a name="l06707"></a>06707     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#a775a894e13470cc078e9418f3ee51e5c">zip</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set ZIP interrupt enable */</span>
<a name="l06708"></a>06708     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#a22b2b039c01f6b794eef35ff9478e6b6">pko</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set PKO interrupt enable */</span>
<a name="l06709"></a>06709     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#aae14cfbab3785437a1060b1725611965">pip</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set PIP interrupt enable */</span>
<a name="l06710"></a>06710     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#a5daf5c86fc5afc484a7bc4fd6e836a8a">ipd</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set IPD interrupt enable */</span>
<a name="l06711"></a>06711     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#a892f13a4522007c3775ac52a8da6445e">l2c</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set L2C interrupt enable */</span>
<a name="l06712"></a>06712     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#a007029ab91eb534989267d203c00ae29">pow</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set POW err interrupt enable */</span>
<a name="l06713"></a>06713     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#a4c9b333f763e7855eebc7d413a4ef530">fpa</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set FPA interrupt enable */</span>
<a name="l06714"></a>06714     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#a246defddf72b93953033cf5c28e57d4b">iob</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set IOB interrupt enable */</span>
<a name="l06715"></a>06715     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#acc8be1ae81269cece04bfe6c7de77377">mio</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set MIO boot interrupt enable */</span>
<a name="l06716"></a>06716     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#ac4c860e1ff415469bdfd7f5c3c8bd4d0">nand</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set NAND Flash Controller interrupt</span>
<a name="l06717"></a>06717 <span class="comment">                                                         enable */</span>
<a name="l06718"></a>06718     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#a269724dff034210bd5158d35b85e2a13">mii1</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set RGMII/MII/MIX Interface 1 Interrupt</span>
<a name="l06719"></a>06719 <span class="comment">                                                         enable */</span>
<a name="l06720"></a>06720     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#adf0c79c49fca1ecb74bcd0acf6d6d355">reserved_6_17</a>                : 12;
<a name="l06721"></a>06721     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#a9cf03e8663cf3b6fd002431f4b5b4b0e">wdog</a>                         : 6;  <span class="comment">/**&lt; Write 1s to set Watchdog summary interrupt enable */</span>
<a name="l06722"></a>06722 <span class="preprocessor">#else</span>
<a name="l06723"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#a9cf03e8663cf3b6fd002431f4b5b4b0e">06723</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#a9cf03e8663cf3b6fd002431f4b5b4b0e">wdog</a>                         : 6;
<a name="l06724"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#adf0c79c49fca1ecb74bcd0acf6d6d355">06724</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#adf0c79c49fca1ecb74bcd0acf6d6d355">reserved_6_17</a>                : 12;
<a name="l06725"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#a269724dff034210bd5158d35b85e2a13">06725</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#a269724dff034210bd5158d35b85e2a13">mii1</a>                         : 1;
<a name="l06726"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#ac4c860e1ff415469bdfd7f5c3c8bd4d0">06726</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#ac4c860e1ff415469bdfd7f5c3c8bd4d0">nand</a>                         : 1;
<a name="l06727"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#acc8be1ae81269cece04bfe6c7de77377">06727</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#acc8be1ae81269cece04bfe6c7de77377">mio</a>                          : 1;
<a name="l06728"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#a246defddf72b93953033cf5c28e57d4b">06728</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#a246defddf72b93953033cf5c28e57d4b">iob</a>                          : 1;
<a name="l06729"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#a4c9b333f763e7855eebc7d413a4ef530">06729</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#a4c9b333f763e7855eebc7d413a4ef530">fpa</a>                          : 1;
<a name="l06730"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#a007029ab91eb534989267d203c00ae29">06730</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#a007029ab91eb534989267d203c00ae29">pow</a>                          : 1;
<a name="l06731"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#a892f13a4522007c3775ac52a8da6445e">06731</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#a892f13a4522007c3775ac52a8da6445e">l2c</a>                          : 1;
<a name="l06732"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#a5daf5c86fc5afc484a7bc4fd6e836a8a">06732</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#a5daf5c86fc5afc484a7bc4fd6e836a8a">ipd</a>                          : 1;
<a name="l06733"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#aae14cfbab3785437a1060b1725611965">06733</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#aae14cfbab3785437a1060b1725611965">pip</a>                          : 1;
<a name="l06734"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#a22b2b039c01f6b794eef35ff9478e6b6">06734</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#a22b2b039c01f6b794eef35ff9478e6b6">pko</a>                          : 1;
<a name="l06735"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#a775a894e13470cc078e9418f3ee51e5c">06735</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#a775a894e13470cc078e9418f3ee51e5c">zip</a>                          : 1;
<a name="l06736"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#adbf5a4917eaed0103568c443e2ff0123">06736</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#adbf5a4917eaed0103568c443e2ff0123">tim</a>                          : 1;
<a name="l06737"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#acb52212a8201cb15158392572e4a96a7">06737</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#acb52212a8201cb15158392572e4a96a7">rad</a>                          : 1;
<a name="l06738"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#a6f46822403ee7e1e7f3c990f2ebceee3">06738</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#a6f46822403ee7e1e7f3c990f2ebceee3">key</a>                          : 1;
<a name="l06739"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#af747b880fa6807b95259df0c8c0f6bea">06739</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#af747b880fa6807b95259df0c8c0f6bea">dfa</a>                          : 1;
<a name="l06740"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#afac0e015761d7d47c2e3df9caed43d25">06740</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#afac0e015761d7d47c2e3df9caed43d25">usb</a>                          : 1;
<a name="l06741"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#af1000451b28b23bc87fa3e9bc6620aba">06741</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#af1000451b28b23bc87fa3e9bc6620aba">sli</a>                          : 1;
<a name="l06742"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#a6fa2b8ed2a42d4e42f1346a83f7ebb15">06742</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#a6fa2b8ed2a42d4e42f1346a83f7ebb15">dpi</a>                          : 1;
<a name="l06743"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#a757e97add0d107a84db3ee76b7d28d47">06743</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#a757e97add0d107a84db3ee76b7d28d47">agx0</a>                         : 1;
<a name="l06744"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#a6ea49b43b25f6a675d09f7d0a23c3bd6">06744</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#a6ea49b43b25f6a675d09f7d0a23c3bd6">reserved_37_45</a>               : 9;
<a name="l06745"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#a79810468929031a152dba74aae175c68">06745</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#a79810468929031a152dba74aae175c68">agl</a>                          : 1;
<a name="l06746"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#a7bbaf4c07f13b5cd8ac38b9675a31e37">06746</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#a7bbaf4c07f13b5cd8ac38b9675a31e37">ptp</a>                          : 1;
<a name="l06747"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#ad2f053d2a3d09404489b0e1780ef6650">06747</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#ad2f053d2a3d09404489b0e1780ef6650">pem0</a>                         : 1;
<a name="l06748"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#a6a4d0f199d173f7e8923e532e79af41b">06748</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#a6a4d0f199d173f7e8923e532e79af41b">pem1</a>                         : 1;
<a name="l06749"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#a9367d9ac9bcfe24c8677265bee28b38a">06749</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#a9367d9ac9bcfe24c8677265bee28b38a">srio0</a>                        : 1;
<a name="l06750"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#a488ffe572e1aebcf489d1849be7f64e5">06750</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#a488ffe572e1aebcf489d1849be7f64e5">srio1</a>                        : 1;
<a name="l06751"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#a3bb64a77b4033a6244f363d0d9045403">06751</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#a3bb64a77b4033a6244f363d0d9045403">lmc0</a>                         : 1;
<a name="l06752"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#a518077467fbb7e432a4b43aa01c2d771">06752</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#a518077467fbb7e432a4b43aa01c2d771">reserved_53_55</a>               : 3;
<a name="l06753"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#a89e3b02d9e1e0c814d6d0c800d0bb4cf">06753</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#a89e3b02d9e1e0c814d6d0c800d0bb4cf">dfm</a>                          : 1;
<a name="l06754"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#a62bca8382f2dd9f4c8b8967f0f218e00">06754</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#a62bca8382f2dd9f4c8b8967f0f218e00">reserved_57_62</a>               : 6;
<a name="l06755"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#a682b8cfcb25158ceba7a20375b22fbf7">06755</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html#a682b8cfcb25158ceba7a20375b22fbf7">rst</a>                          : 1;
<a name="l06756"></a>06756 <span class="preprocessor">#endif</span>
<a name="l06757"></a>06757 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en1__w1s.html#a1991fe686b914ae397c20546ee31f6fa">cn63xx</a>;
<a name="l06758"></a><a class="code" href="unioncvmx__ciu__intx__en1__w1s.html#a890f9538075ad95ce514ce582a59f4a5">06758</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn63xx.html">cvmx_ciu_intx_en1_w1s_cn63xx</a>   <a class="code" href="unioncvmx__ciu__intx__en1__w1s.html#a890f9538075ad95ce514ce582a59f4a5">cn63xxp1</a>;
<a name="l06759"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html">06759</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html">cvmx_ciu_intx_en1_w1s_cn66xx</a> {
<a name="l06760"></a>06760 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06761"></a>06761 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#ad4f064d00c43f6b0fee0fd986810b5fe">rst</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set MIO RST interrupt enable */</span>
<a name="l06762"></a>06762     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#a58db51ebfca41dddd0ec0e2d50ab1e77">reserved_62_62</a>               : 1;
<a name="l06763"></a>06763     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#a0f741bfd98188f5657e7c50009e1aa13">srio3</a>                        : 1;  <span class="comment">/**&lt; Write 1 to set SRIO3 interrupt enable */</span>
<a name="l06764"></a>06764     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#a5e735760185a121311c190aa5aeb5751">srio2</a>                        : 1;  <span class="comment">/**&lt; Write 1 to set SRIO2 interrupt enable */</span>
<a name="l06765"></a>06765     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#ad50aa93051f00266ffcbd14a49f818e6">reserved_57_59</a>               : 3;
<a name="l06766"></a>06766     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#a53dfc901332ca9ababab6b285bfda4df">dfm</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set DFM interrupt enable */</span>
<a name="l06767"></a>06767     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#a0eefb7fec3959e148472cb4aad601293">reserved_53_55</a>               : 3;
<a name="l06768"></a>06768     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#a085cae4a5f21be0513c1bc831cffec36">lmc0</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set LMC0 interrupt enable */</span>
<a name="l06769"></a>06769     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#ada9ed4ee7456bf520a6266d385ab4925">reserved_51_51</a>               : 1;
<a name="l06770"></a>06770     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#a192010ad5afb057529af2e71c891cf33">srio0</a>                        : 1;  <span class="comment">/**&lt; Write 1 to set SRIO0 interrupt enable */</span>
<a name="l06771"></a>06771     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#a0f69cd94f344ac121a09fa4f49467830">pem1</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set PEM1 interrupt enable */</span>
<a name="l06772"></a>06772     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#a4df9b7bf78234af85281d0393cad27d0">pem0</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set PEM0 interrupt enable */</span>
<a name="l06773"></a>06773     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#a270b78b8a708443a6a92dc4aa9a5a848">ptp</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set PTP interrupt enable */</span>
<a name="l06774"></a>06774     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#a983c3416040b3a4fd97f089f347e2548">agl</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set AGL interrupt enable */</span>
<a name="l06775"></a>06775     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#a7fde38668ed94666486f55ddbcc558f9">reserved_38_45</a>               : 8;
<a name="l06776"></a>06776     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#ae7910440ac1a5e5c795d27e2b5c1a968">agx1</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set GMX1 interrupt enable */</span>
<a name="l06777"></a>06777     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#a67c26d924a0bf332e25dc038124da8bb">agx0</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set GMX0 interrupt enable */</span>
<a name="l06778"></a>06778     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#acc40c103221cfc4da4d9c3a6c54ff348">dpi</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set DPI interrupt enable */</span>
<a name="l06779"></a>06779     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#aeeef3383a1a984edd86015ca32237c82">sli</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set SLI interrupt enable */</span>
<a name="l06780"></a>06780     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#a6ed734cc795c2c865dac90b75c79e665">usb</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set USB UCTL0 interrupt enable */</span>
<a name="l06781"></a>06781     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#a250b9966abfb5a619e3a256d17a33948">dfa</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set DFA interrupt enable */</span>
<a name="l06782"></a>06782     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#a710b2a7c414c87c56fcfe6c666680b84">key</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set KEY interrupt enable */</span>
<a name="l06783"></a>06783     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#aa2ff18761d93fb796750871ef5b4ffda">rad</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set RAD interrupt enable */</span>
<a name="l06784"></a>06784     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#aab34017ad070ab8621005c2686132245">tim</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set TIM interrupt enable */</span>
<a name="l06785"></a>06785     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#a68970b2dbd8603cd15776e3516a3d3df">zip</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set ZIP interrupt enable */</span>
<a name="l06786"></a>06786     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#a3ee87cf51d138244f90998a90d886352">pko</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set PKO interrupt enable */</span>
<a name="l06787"></a>06787     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#aa3fad1ab4665ef439eb3bde064b0faa2">pip</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set PIP interrupt enable */</span>
<a name="l06788"></a>06788     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#ac7331cd599c5eb712ee1dcd7ee371718">ipd</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set IPD interrupt enable */</span>
<a name="l06789"></a>06789     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#abd81334122330e2db1ee9c35f13872ca">l2c</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set L2C interrupt enable */</span>
<a name="l06790"></a>06790     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#a5384f15b07d89b21f52263b70bec3054">pow</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set POW err interrupt enable */</span>
<a name="l06791"></a>06791     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#a9f03c097009dae3e270c9fce5e7f1709">fpa</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set FPA interrupt enable */</span>
<a name="l06792"></a>06792     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#a03b1b62b9e127b669b5816c9bda9b327">iob</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set IOB interrupt enable */</span>
<a name="l06793"></a>06793     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#a1c50b311adc031668137aea233f4b526">mio</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set MIO boot interrupt enable */</span>
<a name="l06794"></a>06794     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#a01a30eec0fb5a1d682da9ccac21b2e92">nand</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set NAND Flash Controller interrupt</span>
<a name="l06795"></a>06795 <span class="comment">                                                         enable */</span>
<a name="l06796"></a>06796     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#a28d9ab5b677d20a38d7d1077a72a2965">mii1</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set RGMII/MII/MIX Interface 1 Interrupt</span>
<a name="l06797"></a>06797 <span class="comment">                                                         enable */</span>
<a name="l06798"></a>06798     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#ac11268bee3d1fe1b7df3f162966551b4">reserved_10_17</a>               : 8;
<a name="l06799"></a>06799     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#ae473fd81514d2586784d6aa0f7a48735">wdog</a>                         : 10; <span class="comment">/**&lt; Write 1s to set Watchdog summary interrupt enable */</span>
<a name="l06800"></a>06800 <span class="preprocessor">#else</span>
<a name="l06801"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#ae473fd81514d2586784d6aa0f7a48735">06801</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#ae473fd81514d2586784d6aa0f7a48735">wdog</a>                         : 10;
<a name="l06802"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#ac11268bee3d1fe1b7df3f162966551b4">06802</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#ac11268bee3d1fe1b7df3f162966551b4">reserved_10_17</a>               : 8;
<a name="l06803"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#a28d9ab5b677d20a38d7d1077a72a2965">06803</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#a28d9ab5b677d20a38d7d1077a72a2965">mii1</a>                         : 1;
<a name="l06804"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#a01a30eec0fb5a1d682da9ccac21b2e92">06804</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#a01a30eec0fb5a1d682da9ccac21b2e92">nand</a>                         : 1;
<a name="l06805"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#a1c50b311adc031668137aea233f4b526">06805</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#a1c50b311adc031668137aea233f4b526">mio</a>                          : 1;
<a name="l06806"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#a03b1b62b9e127b669b5816c9bda9b327">06806</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#a03b1b62b9e127b669b5816c9bda9b327">iob</a>                          : 1;
<a name="l06807"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#a9f03c097009dae3e270c9fce5e7f1709">06807</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#a9f03c097009dae3e270c9fce5e7f1709">fpa</a>                          : 1;
<a name="l06808"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#a5384f15b07d89b21f52263b70bec3054">06808</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#a5384f15b07d89b21f52263b70bec3054">pow</a>                          : 1;
<a name="l06809"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#abd81334122330e2db1ee9c35f13872ca">06809</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#abd81334122330e2db1ee9c35f13872ca">l2c</a>                          : 1;
<a name="l06810"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#ac7331cd599c5eb712ee1dcd7ee371718">06810</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#ac7331cd599c5eb712ee1dcd7ee371718">ipd</a>                          : 1;
<a name="l06811"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#aa3fad1ab4665ef439eb3bde064b0faa2">06811</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#aa3fad1ab4665ef439eb3bde064b0faa2">pip</a>                          : 1;
<a name="l06812"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#a3ee87cf51d138244f90998a90d886352">06812</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#a3ee87cf51d138244f90998a90d886352">pko</a>                          : 1;
<a name="l06813"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#a68970b2dbd8603cd15776e3516a3d3df">06813</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#a68970b2dbd8603cd15776e3516a3d3df">zip</a>                          : 1;
<a name="l06814"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#aab34017ad070ab8621005c2686132245">06814</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#aab34017ad070ab8621005c2686132245">tim</a>                          : 1;
<a name="l06815"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#aa2ff18761d93fb796750871ef5b4ffda">06815</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#aa2ff18761d93fb796750871ef5b4ffda">rad</a>                          : 1;
<a name="l06816"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#a710b2a7c414c87c56fcfe6c666680b84">06816</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#a710b2a7c414c87c56fcfe6c666680b84">key</a>                          : 1;
<a name="l06817"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#a250b9966abfb5a619e3a256d17a33948">06817</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#a250b9966abfb5a619e3a256d17a33948">dfa</a>                          : 1;
<a name="l06818"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#a6ed734cc795c2c865dac90b75c79e665">06818</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#a6ed734cc795c2c865dac90b75c79e665">usb</a>                          : 1;
<a name="l06819"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#aeeef3383a1a984edd86015ca32237c82">06819</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#aeeef3383a1a984edd86015ca32237c82">sli</a>                          : 1;
<a name="l06820"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#acc40c103221cfc4da4d9c3a6c54ff348">06820</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#acc40c103221cfc4da4d9c3a6c54ff348">dpi</a>                          : 1;
<a name="l06821"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#a67c26d924a0bf332e25dc038124da8bb">06821</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#a67c26d924a0bf332e25dc038124da8bb">agx0</a>                         : 1;
<a name="l06822"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#ae7910440ac1a5e5c795d27e2b5c1a968">06822</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#ae7910440ac1a5e5c795d27e2b5c1a968">agx1</a>                         : 1;
<a name="l06823"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#a7fde38668ed94666486f55ddbcc558f9">06823</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#a7fde38668ed94666486f55ddbcc558f9">reserved_38_45</a>               : 8;
<a name="l06824"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#a983c3416040b3a4fd97f089f347e2548">06824</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#a983c3416040b3a4fd97f089f347e2548">agl</a>                          : 1;
<a name="l06825"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#a270b78b8a708443a6a92dc4aa9a5a848">06825</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#a270b78b8a708443a6a92dc4aa9a5a848">ptp</a>                          : 1;
<a name="l06826"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#a4df9b7bf78234af85281d0393cad27d0">06826</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#a4df9b7bf78234af85281d0393cad27d0">pem0</a>                         : 1;
<a name="l06827"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#a0f69cd94f344ac121a09fa4f49467830">06827</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#a0f69cd94f344ac121a09fa4f49467830">pem1</a>                         : 1;
<a name="l06828"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#a192010ad5afb057529af2e71c891cf33">06828</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#a192010ad5afb057529af2e71c891cf33">srio0</a>                        : 1;
<a name="l06829"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#ada9ed4ee7456bf520a6266d385ab4925">06829</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#ada9ed4ee7456bf520a6266d385ab4925">reserved_51_51</a>               : 1;
<a name="l06830"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#a085cae4a5f21be0513c1bc831cffec36">06830</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#a085cae4a5f21be0513c1bc831cffec36">lmc0</a>                         : 1;
<a name="l06831"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#a0eefb7fec3959e148472cb4aad601293">06831</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#a0eefb7fec3959e148472cb4aad601293">reserved_53_55</a>               : 3;
<a name="l06832"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#a53dfc901332ca9ababab6b285bfda4df">06832</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#a53dfc901332ca9ababab6b285bfda4df">dfm</a>                          : 1;
<a name="l06833"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#ad50aa93051f00266ffcbd14a49f818e6">06833</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#ad50aa93051f00266ffcbd14a49f818e6">reserved_57_59</a>               : 3;
<a name="l06834"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#a5e735760185a121311c190aa5aeb5751">06834</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#a5e735760185a121311c190aa5aeb5751">srio2</a>                        : 1;
<a name="l06835"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#a0f741bfd98188f5657e7c50009e1aa13">06835</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#a0f741bfd98188f5657e7c50009e1aa13">srio3</a>                        : 1;
<a name="l06836"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#a58db51ebfca41dddd0ec0e2d50ab1e77">06836</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#a58db51ebfca41dddd0ec0e2d50ab1e77">reserved_62_62</a>               : 1;
<a name="l06837"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#ad4f064d00c43f6b0fee0fd986810b5fe">06837</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn66xx.html#ad4f064d00c43f6b0fee0fd986810b5fe">rst</a>                          : 1;
<a name="l06838"></a>06838 <span class="preprocessor">#endif</span>
<a name="l06839"></a>06839 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en1__w1s.html#a60379dbbb2d5aaf077f4111bfed744b7">cn66xx</a>;
<a name="l06840"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html">06840</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html">cvmx_ciu_intx_en1_w1s_cn70xx</a> {
<a name="l06841"></a>06841 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06842"></a>06842 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a1f24f86f27d94f9f886fa6e6f84e4eae">rst</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set MIO RST interrupt enable */</span>
<a name="l06843"></a>06843     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a01e7e0837b2ba47cfe9e745b92a6fd0d">reserved_53_62</a>               : 10;
<a name="l06844"></a>06844     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#af9cfef68524ab0754b441fcaf70e1cd3">lmc0</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set LMC0 interrupt enable */</span>
<a name="l06845"></a>06845     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#ad9de9456eb34f4849dcbebbac3c2c24f">reserved_51_51</a>               : 1;
<a name="l06846"></a>06846     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a97996d58d6cc7d420c89944d5dbd7f69">pem2</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set PEM2 interrupt enable */</span>
<a name="l06847"></a>06847     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a5f082179520ebe5087f2da57e0fae0b0">pem1</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set PEM1 interrupt enable */</span>
<a name="l06848"></a>06848     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a8f13e5cdd36d2df992391c702b533cfa">pem0</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set PEM0 interrupt enable */</span>
<a name="l06849"></a>06849     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#ad2898a2015cf98683de38c87c73b00d0">ptp</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set PTP interrupt enable */</span>
<a name="l06850"></a>06850     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a75f0bdf2005ee1ecff0985e13bf4ab51">agl</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set AGL interrupt enable */</span>
<a name="l06851"></a>06851     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a1be7a3bdcfb042a0c9d75a243f766ad4">reserved_41_45</a>               : 5;
<a name="l06852"></a>06852     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#ae7d782992d406d4dd5f21abf8df64469">dpi_dma</a>                      : 1;  <span class="comment">/**&lt; Write 1 to set DPI_DMA interrupt enable */</span>
<a name="l06853"></a>06853     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a7aa369b97a90e05f793f71f890faf685">reserved_38_39</a>               : 2;
<a name="l06854"></a>06854     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a2263c4f29575b58b8e6975a389293088">agx1</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set GMX1 interrupt enable */</span>
<a name="l06855"></a>06855     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a7cda1b92cc5b4c2b514753a3de7fc723">agx0</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set GMX0 interrupt enable */</span>
<a name="l06856"></a>06856     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a85135ed0350083933124edc66e1b7694">dpi</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set DPI interrupt enable */</span>
<a name="l06857"></a>06857     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#af085c358a92920a0494ad8308ccd56f4">sli</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set SLI interrupt enable */</span>
<a name="l06858"></a>06858     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a06ff665bb54d3cc4b16ab3106e183f4d">usb</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set USBDRD0 interrupt enable */</span>
<a name="l06859"></a>06859     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a1388721e1941ca93bcce7945e55b2695">dfa</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set DFA interrupt enable */</span>
<a name="l06860"></a>06860     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a8f4091b417a2b01ba84407c1a7babbea">key</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set KEY interrupt enable */</span>
<a name="l06861"></a>06861     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a4410daec48786b44700c1e46f32a6be2">rad</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set RAD interrupt enable */</span>
<a name="l06862"></a>06862     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a0e66f6bf88051b74fd4c27e18d9e29e6">tim</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set TIM interrupt enable */</span>
<a name="l06863"></a>06863     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a831ab76001ef1ef84f2d961364411863">reserved_28_28</a>               : 1;
<a name="l06864"></a>06864     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a4f8779ef697395658d084d6f80f34ecb">pko</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set PKO interrupt enable */</span>
<a name="l06865"></a>06865     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a5f7cde7f678ed2b096ba0c444c3966d6">pip</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set PIP interrupt enable */</span>
<a name="l06866"></a>06866     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a6c11b4ecb9687dc8f3443ecd8ca9f954">ipd</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set IPD interrupt enable */</span>
<a name="l06867"></a>06867     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#ae2d6f3b3fdcd31728ab622d85396c359">l2c</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set L2C interrupt enable */</span>
<a name="l06868"></a>06868     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a471d57123b95b3fe18c3155e7903bcfe">pow</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set POW err interrupt enable */</span>
<a name="l06869"></a>06869     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a0e1e796ae448355c0b5c58ce71be3443">fpa</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set FPA interrupt enable */</span>
<a name="l06870"></a>06870     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a9a1b9802c0a3dce8e97410d8f9bc339a">iob</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set IOB interrupt enable */</span>
<a name="l06871"></a>06871     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a08d17d0cbefcd87c6f6d20305c705af0">mio</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set MIO boot interrupt enable */</span>
<a name="l06872"></a>06872     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a3d91b2698494c62d54b7d60530e211cc">nand</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set NAND / EMMC Controller interrupt</span>
<a name="l06873"></a>06873 <span class="comment">                                                         enable */</span>
<a name="l06874"></a>06874     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a8088915924491750ab132a5c5691c185">reserved_18_18</a>               : 1;
<a name="l06875"></a>06875     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a8f39273e0dfe028e68deb9710856b21e">usb1</a>                         : 1;  <span class="comment">/**&lt; Write 1s to set USBDRD1 summary interrupt enable */</span>
<a name="l06876"></a>06876     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a9a3588300af3b2f440b5b846682e9bcb">reserved_4_16</a>                : 13;
<a name="l06877"></a>06877     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a5cc03faec5378ba957df68cbe1e2ba2f">wdog</a>                         : 4;  <span class="comment">/**&lt; Write 1s to set Watchdog summary interrupt enable */</span>
<a name="l06878"></a>06878 <span class="preprocessor">#else</span>
<a name="l06879"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a5cc03faec5378ba957df68cbe1e2ba2f">06879</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a5cc03faec5378ba957df68cbe1e2ba2f">wdog</a>                         : 4;
<a name="l06880"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a9a3588300af3b2f440b5b846682e9bcb">06880</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a9a3588300af3b2f440b5b846682e9bcb">reserved_4_16</a>                : 13;
<a name="l06881"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a8f39273e0dfe028e68deb9710856b21e">06881</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a8f39273e0dfe028e68deb9710856b21e">usb1</a>                         : 1;
<a name="l06882"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a8088915924491750ab132a5c5691c185">06882</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a8088915924491750ab132a5c5691c185">reserved_18_18</a>               : 1;
<a name="l06883"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a3d91b2698494c62d54b7d60530e211cc">06883</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a3d91b2698494c62d54b7d60530e211cc">nand</a>                         : 1;
<a name="l06884"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a08d17d0cbefcd87c6f6d20305c705af0">06884</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a08d17d0cbefcd87c6f6d20305c705af0">mio</a>                          : 1;
<a name="l06885"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a9a1b9802c0a3dce8e97410d8f9bc339a">06885</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a9a1b9802c0a3dce8e97410d8f9bc339a">iob</a>                          : 1;
<a name="l06886"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a0e1e796ae448355c0b5c58ce71be3443">06886</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a0e1e796ae448355c0b5c58ce71be3443">fpa</a>                          : 1;
<a name="l06887"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a471d57123b95b3fe18c3155e7903bcfe">06887</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a471d57123b95b3fe18c3155e7903bcfe">pow</a>                          : 1;
<a name="l06888"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#ae2d6f3b3fdcd31728ab622d85396c359">06888</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#ae2d6f3b3fdcd31728ab622d85396c359">l2c</a>                          : 1;
<a name="l06889"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a6c11b4ecb9687dc8f3443ecd8ca9f954">06889</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a6c11b4ecb9687dc8f3443ecd8ca9f954">ipd</a>                          : 1;
<a name="l06890"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a5f7cde7f678ed2b096ba0c444c3966d6">06890</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a5f7cde7f678ed2b096ba0c444c3966d6">pip</a>                          : 1;
<a name="l06891"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a4f8779ef697395658d084d6f80f34ecb">06891</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a4f8779ef697395658d084d6f80f34ecb">pko</a>                          : 1;
<a name="l06892"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a831ab76001ef1ef84f2d961364411863">06892</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a831ab76001ef1ef84f2d961364411863">reserved_28_28</a>               : 1;
<a name="l06893"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a0e66f6bf88051b74fd4c27e18d9e29e6">06893</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a0e66f6bf88051b74fd4c27e18d9e29e6">tim</a>                          : 1;
<a name="l06894"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a4410daec48786b44700c1e46f32a6be2">06894</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a4410daec48786b44700c1e46f32a6be2">rad</a>                          : 1;
<a name="l06895"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a8f4091b417a2b01ba84407c1a7babbea">06895</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a8f4091b417a2b01ba84407c1a7babbea">key</a>                          : 1;
<a name="l06896"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a1388721e1941ca93bcce7945e55b2695">06896</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a1388721e1941ca93bcce7945e55b2695">dfa</a>                          : 1;
<a name="l06897"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a06ff665bb54d3cc4b16ab3106e183f4d">06897</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a06ff665bb54d3cc4b16ab3106e183f4d">usb</a>                          : 1;
<a name="l06898"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#af085c358a92920a0494ad8308ccd56f4">06898</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#af085c358a92920a0494ad8308ccd56f4">sli</a>                          : 1;
<a name="l06899"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a85135ed0350083933124edc66e1b7694">06899</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a85135ed0350083933124edc66e1b7694">dpi</a>                          : 1;
<a name="l06900"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a7cda1b92cc5b4c2b514753a3de7fc723">06900</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a7cda1b92cc5b4c2b514753a3de7fc723">agx0</a>                         : 1;
<a name="l06901"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a2263c4f29575b58b8e6975a389293088">06901</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a2263c4f29575b58b8e6975a389293088">agx1</a>                         : 1;
<a name="l06902"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a7aa369b97a90e05f793f71f890faf685">06902</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a7aa369b97a90e05f793f71f890faf685">reserved_38_39</a>               : 2;
<a name="l06903"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#ae7d782992d406d4dd5f21abf8df64469">06903</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#ae7d782992d406d4dd5f21abf8df64469">dpi_dma</a>                      : 1;
<a name="l06904"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a1be7a3bdcfb042a0c9d75a243f766ad4">06904</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a1be7a3bdcfb042a0c9d75a243f766ad4">reserved_41_45</a>               : 5;
<a name="l06905"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a75f0bdf2005ee1ecff0985e13bf4ab51">06905</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a75f0bdf2005ee1ecff0985e13bf4ab51">agl</a>                          : 1;
<a name="l06906"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#ad2898a2015cf98683de38c87c73b00d0">06906</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#ad2898a2015cf98683de38c87c73b00d0">ptp</a>                          : 1;
<a name="l06907"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a8f13e5cdd36d2df992391c702b533cfa">06907</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a8f13e5cdd36d2df992391c702b533cfa">pem0</a>                         : 1;
<a name="l06908"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a5f082179520ebe5087f2da57e0fae0b0">06908</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a5f082179520ebe5087f2da57e0fae0b0">pem1</a>                         : 1;
<a name="l06909"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a97996d58d6cc7d420c89944d5dbd7f69">06909</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a97996d58d6cc7d420c89944d5dbd7f69">pem2</a>                         : 1;
<a name="l06910"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#ad9de9456eb34f4849dcbebbac3c2c24f">06910</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#ad9de9456eb34f4849dcbebbac3c2c24f">reserved_51_51</a>               : 1;
<a name="l06911"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#af9cfef68524ab0754b441fcaf70e1cd3">06911</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#af9cfef68524ab0754b441fcaf70e1cd3">lmc0</a>                         : 1;
<a name="l06912"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a01e7e0837b2ba47cfe9e745b92a6fd0d">06912</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a01e7e0837b2ba47cfe9e745b92a6fd0d">reserved_53_62</a>               : 10;
<a name="l06913"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a1f24f86f27d94f9f886fa6e6f84e4eae">06913</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html#a1f24f86f27d94f9f886fa6e6f84e4eae">rst</a>                          : 1;
<a name="l06914"></a>06914 <span class="preprocessor">#endif</span>
<a name="l06915"></a>06915 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en1__w1s.html#a6499935eb302e920300e6f79f0bb3a2d">cn70xx</a>;
<a name="l06916"></a><a class="code" href="unioncvmx__ciu__intx__en1__w1s.html#acd0d811e0379ef4b6205711b3f49b74e">06916</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cn70xx.html">cvmx_ciu_intx_en1_w1s_cn70xx</a>   <a class="code" href="unioncvmx__ciu__intx__en1__w1s.html#acd0d811e0379ef4b6205711b3f49b74e">cn70xxp1</a>;
<a name="l06917"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html">06917</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html">cvmx_ciu_intx_en1_w1s_cnf71xx</a> {
<a name="l06918"></a>06918 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06919"></a>06919 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#aa6ea6d895a5018beecb03186bb6496fa">rst</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set MIO RST interrupt enable */</span>
<a name="l06920"></a>06920     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#adcd7d552284feca4a2e50907f527fd8f">reserved_53_62</a>               : 10;
<a name="l06921"></a>06921     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#a46f5af9a07a50567a74e0123829ea029">lmc0</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set LMC0 interrupt enable */</span>
<a name="l06922"></a>06922     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#a6af92266e817dae060236b2c78aecee6">reserved_50_51</a>               : 2;
<a name="l06923"></a>06923     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#a11ec3325b6983337b41989d269a7f94b">pem1</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set PEM1 interrupt enable */</span>
<a name="l06924"></a>06924     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#a603570e6b6f51e1cc3e68dbeb54a09f6">pem0</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set PEM0 interrupt enable */</span>
<a name="l06925"></a>06925     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#ac4c433a6489e39b326de503b53565c84">ptp</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set PTP interrupt enable */</span>
<a name="l06926"></a>06926     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#afd5e3f3733fa4368530ab784859b9103">reserved_41_46</a>               : 6;
<a name="l06927"></a>06927     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#a9532b7949dc620d74be03ada7fefd125">dpi_dma</a>                      : 1;  <span class="comment">/**&lt; Write 1 to set DPI_DMA interrupt enable */</span>
<a name="l06928"></a>06928     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#a4082fd891c33b5f99edbbb1c96218817">reserved_37_39</a>               : 3;
<a name="l06929"></a>06929     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#abf7acb875d4b05186f88f600355e7193">agx0</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set GMX0 interrupt enable */</span>
<a name="l06930"></a>06930     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#ab4e69db2132f94c1dc6eed010a918c75">dpi</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set DPI interrupt enable */</span>
<a name="l06931"></a>06931     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#acddd8528cac56c8d0407e83c9e52cd12">sli</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set SLI interrupt enable */</span>
<a name="l06932"></a>06932     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#aa7a991776dde5aacccabc62b65850a41">usb</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set USB UCTL0 interrupt enable */</span>
<a name="l06933"></a>06933     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#a40a57e332875852d1d0131c5bf5fcfb0">reserved_32_32</a>               : 1;
<a name="l06934"></a>06934     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#af55f23f0ab691f66b46571e3a9480ad1">key</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set KEY interrupt enable */</span>
<a name="l06935"></a>06935     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#a70accd7e20972f3658d91d9ef39e75e4">rad</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set RAD interrupt enable */</span>
<a name="l06936"></a>06936     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#a855308357c7110668df7bf161b4610e8">tim</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set TIM interrupt enable */</span>
<a name="l06937"></a>06937     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#aca0ade315e6b8a2a3f9d9562b8db65c6">reserved_28_28</a>               : 1;
<a name="l06938"></a>06938     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#a734878b44caa1b9dd275aa9f8d9d8553">pko</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set PKO interrupt enable */</span>
<a name="l06939"></a>06939     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#ab66e4bcd96fc4275c7de036d1280bfa7">pip</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set PIP interrupt enable */</span>
<a name="l06940"></a>06940     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#a678ab1b38e68620d31b786ea26237d94">ipd</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set IPD interrupt enable */</span>
<a name="l06941"></a>06941     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#ace9ae120d7093bf163e8743cd47b9a28">l2c</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set L2C interrupt enable */</span>
<a name="l06942"></a>06942     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#a931f3c3b44dca4e8ac95aa85aa723f10">pow</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set POW err interrupt enable */</span>
<a name="l06943"></a>06943     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#a0a47a875bfc4c088e2c635f099839079">fpa</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set FPA interrupt enable */</span>
<a name="l06944"></a>06944     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#a178b2be6f855717c895bb12bc13f95ac">iob</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set IOB interrupt enable */</span>
<a name="l06945"></a>06945     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#abd82dde08582095ed4914c846b304bdf">mio</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set MIO boot interrupt enable */</span>
<a name="l06946"></a>06946     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#a7c1a8ccfd169f14324770440dba5f412">nand</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set EMMC Flash Controller interrupt</span>
<a name="l06947"></a>06947 <span class="comment">                                                         enable */</span>
<a name="l06948"></a>06948     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#aa041928b44d80da37bdd15b36ea57b79">reserved_4_18</a>                : 15;
<a name="l06949"></a>06949     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#aa6d9955d4746ca20c8004312fa24fdfe">wdog</a>                         : 4;  <span class="comment">/**&lt; Write 1s to set Watchdog summary interrupt enable */</span>
<a name="l06950"></a>06950 <span class="preprocessor">#else</span>
<a name="l06951"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#aa6d9955d4746ca20c8004312fa24fdfe">06951</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#aa6d9955d4746ca20c8004312fa24fdfe">wdog</a>                         : 4;
<a name="l06952"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#aa041928b44d80da37bdd15b36ea57b79">06952</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#aa041928b44d80da37bdd15b36ea57b79">reserved_4_18</a>                : 15;
<a name="l06953"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#a7c1a8ccfd169f14324770440dba5f412">06953</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#a7c1a8ccfd169f14324770440dba5f412">nand</a>                         : 1;
<a name="l06954"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#abd82dde08582095ed4914c846b304bdf">06954</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#abd82dde08582095ed4914c846b304bdf">mio</a>                          : 1;
<a name="l06955"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#a178b2be6f855717c895bb12bc13f95ac">06955</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#a178b2be6f855717c895bb12bc13f95ac">iob</a>                          : 1;
<a name="l06956"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#a0a47a875bfc4c088e2c635f099839079">06956</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#a0a47a875bfc4c088e2c635f099839079">fpa</a>                          : 1;
<a name="l06957"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#a931f3c3b44dca4e8ac95aa85aa723f10">06957</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#a931f3c3b44dca4e8ac95aa85aa723f10">pow</a>                          : 1;
<a name="l06958"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#ace9ae120d7093bf163e8743cd47b9a28">06958</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#ace9ae120d7093bf163e8743cd47b9a28">l2c</a>                          : 1;
<a name="l06959"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#a678ab1b38e68620d31b786ea26237d94">06959</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#a678ab1b38e68620d31b786ea26237d94">ipd</a>                          : 1;
<a name="l06960"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#ab66e4bcd96fc4275c7de036d1280bfa7">06960</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#ab66e4bcd96fc4275c7de036d1280bfa7">pip</a>                          : 1;
<a name="l06961"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#a734878b44caa1b9dd275aa9f8d9d8553">06961</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#a734878b44caa1b9dd275aa9f8d9d8553">pko</a>                          : 1;
<a name="l06962"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#aca0ade315e6b8a2a3f9d9562b8db65c6">06962</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#aca0ade315e6b8a2a3f9d9562b8db65c6">reserved_28_28</a>               : 1;
<a name="l06963"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#a855308357c7110668df7bf161b4610e8">06963</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#a855308357c7110668df7bf161b4610e8">tim</a>                          : 1;
<a name="l06964"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#a70accd7e20972f3658d91d9ef39e75e4">06964</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#a70accd7e20972f3658d91d9ef39e75e4">rad</a>                          : 1;
<a name="l06965"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#af55f23f0ab691f66b46571e3a9480ad1">06965</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#af55f23f0ab691f66b46571e3a9480ad1">key</a>                          : 1;
<a name="l06966"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#a40a57e332875852d1d0131c5bf5fcfb0">06966</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#a40a57e332875852d1d0131c5bf5fcfb0">reserved_32_32</a>               : 1;
<a name="l06967"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#aa7a991776dde5aacccabc62b65850a41">06967</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#aa7a991776dde5aacccabc62b65850a41">usb</a>                          : 1;
<a name="l06968"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#acddd8528cac56c8d0407e83c9e52cd12">06968</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#acddd8528cac56c8d0407e83c9e52cd12">sli</a>                          : 1;
<a name="l06969"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#ab4e69db2132f94c1dc6eed010a918c75">06969</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#ab4e69db2132f94c1dc6eed010a918c75">dpi</a>                          : 1;
<a name="l06970"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#abf7acb875d4b05186f88f600355e7193">06970</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#abf7acb875d4b05186f88f600355e7193">agx0</a>                         : 1;
<a name="l06971"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#a4082fd891c33b5f99edbbb1c96218817">06971</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#a4082fd891c33b5f99edbbb1c96218817">reserved_37_39</a>               : 3;
<a name="l06972"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#a9532b7949dc620d74be03ada7fefd125">06972</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#a9532b7949dc620d74be03ada7fefd125">dpi_dma</a>                      : 1;
<a name="l06973"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#afd5e3f3733fa4368530ab784859b9103">06973</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#afd5e3f3733fa4368530ab784859b9103">reserved_41_46</a>               : 6;
<a name="l06974"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#ac4c433a6489e39b326de503b53565c84">06974</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#ac4c433a6489e39b326de503b53565c84">ptp</a>                          : 1;
<a name="l06975"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#a603570e6b6f51e1cc3e68dbeb54a09f6">06975</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#a603570e6b6f51e1cc3e68dbeb54a09f6">pem0</a>                         : 1;
<a name="l06976"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#a11ec3325b6983337b41989d269a7f94b">06976</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#a11ec3325b6983337b41989d269a7f94b">pem1</a>                         : 1;
<a name="l06977"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#a6af92266e817dae060236b2c78aecee6">06977</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#a6af92266e817dae060236b2c78aecee6">reserved_50_51</a>               : 2;
<a name="l06978"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#a46f5af9a07a50567a74e0123829ea029">06978</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#a46f5af9a07a50567a74e0123829ea029">lmc0</a>                         : 1;
<a name="l06979"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#adcd7d552284feca4a2e50907f527fd8f">06979</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#adcd7d552284feca4a2e50907f527fd8f">reserved_53_62</a>               : 10;
<a name="l06980"></a><a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#aa6ea6d895a5018beecb03186bb6496fa">06980</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en1__w1s_1_1cvmx__ciu__intx__en1__w1s__cnf71xx.html#aa6ea6d895a5018beecb03186bb6496fa">rst</a>                          : 1;
<a name="l06981"></a>06981 <span class="preprocessor">#endif</span>
<a name="l06982"></a>06982 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en1__w1s.html#a65e337d3ff57e51cdf207f1fcedcfb74">cnf71xx</a>;
<a name="l06983"></a>06983 };
<a name="l06984"></a><a class="code" href="cvmx-ciu-defs_8h.html#a34d7485bb9131c7956f2851967eea69a">06984</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__intx__en1__w1s.html" title="cvmx_ciu_int::_en1_w1s">cvmx_ciu_intx_en1_w1s</a> <a class="code" href="unioncvmx__ciu__intx__en1__w1s.html" title="cvmx_ciu_int::_en1_w1s">cvmx_ciu_intx_en1_w1s_t</a>;
<a name="l06985"></a>06985 <span class="comment"></span>
<a name="l06986"></a>06986 <span class="comment">/**</span>
<a name="l06987"></a>06987 <span class="comment"> * cvmx_ciu_int#_en4_0</span>
<a name="l06988"></a>06988 <span class="comment"> *</span>
<a name="l06989"></a>06989 <span class="comment"> * CIU_INT0_EN4_0:   PP0  /IP4</span>
<a name="l06990"></a>06990 <span class="comment"> * CIU_INT1_EN4_0:   PP1  /IP4</span>
<a name="l06991"></a>06991 <span class="comment"> * - ...</span>
<a name="l06992"></a>06992 <span class="comment"> * CIU_INT3_EN4_0:   PP3  /IP4</span>
<a name="l06993"></a>06993 <span class="comment"> */</span>
<a name="l06994"></a><a class="code" href="unioncvmx__ciu__intx__en4__0.html">06994</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__intx__en4__0.html" title="cvmx_ciu_int::_en4_0">cvmx_ciu_intx_en4_0</a> {
<a name="l06995"></a><a class="code" href="unioncvmx__ciu__intx__en4__0.html#a348b4db8e576cae0b084bd2948c6f8dc">06995</a>     uint64_t <a class="code" href="unioncvmx__ciu__intx__en4__0.html#a348b4db8e576cae0b084bd2948c6f8dc">u64</a>;
<a name="l06996"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__s.html">06996</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__s.html">cvmx_ciu_intx_en4_0_s</a> {
<a name="l06997"></a>06997 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06998"></a>06998 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__s.html#a6a416e904e83e77849aadb71d145997e">bootdma</a>                      : 1;  <span class="comment">/**&lt; Boot bus DMA engines Interrupt enable */</span>
<a name="l06999"></a>06999     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__s.html#a112c32e98a71afe37d012cc6dee3e085">mii</a>                          : 1;  <span class="comment">/**&lt; RGMII/MII/MIX Interface 0 Interrupt enable */</span>
<a name="l07000"></a>07000     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__s.html#a593d0c3ebb5ee9b8cb14cdddf8927c7c">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; IPD per-port counter threshold interrupt enable */</span>
<a name="l07001"></a>07001     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__s.html#aa9aca26decac49f667e010d585c55a8a">powiq</a>                        : 1;  <span class="comment">/**&lt; POW IQ interrupt enable */</span>
<a name="l07002"></a>07002     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__s.html#a5fbe836a5e8ccd86aafd20351e596d03">twsi2</a>                        : 1;  <span class="comment">/**&lt; 2nd TWSI Interrupt enable */</span>
<a name="l07003"></a>07003     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__s.html#a196c6c34945907c2c97072f207231186">mpi</a>                          : 1;  <span class="comment">/**&lt; MPI/SPI interrupt enable */</span>
<a name="l07004"></a>07004     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__s.html#aa0fe6d10db0469bbd30538db5445939c">pcm</a>                          : 1;  <span class="comment">/**&lt; PCM/TDM interrupt enable */</span>
<a name="l07005"></a>07005     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__s.html#acbffcf34d4faebd5ca43309b674888a6">usb</a>                          : 1;  <span class="comment">/**&lt; USB EHCI or OHCI Interrupt enable */</span>
<a name="l07006"></a>07006     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__s.html#a2d10685769e73e0afb70f2026205b752">timer</a>                        : 4;  <span class="comment">/**&lt; General timer interrupt enables */</span>
<a name="l07007"></a>07007     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__s.html#a972e00083222e3be76a1780262bbc467">key_zero</a>                     : 1;  <span class="comment">/**&lt; Key Zeroization interrupt */</span>
<a name="l07008"></a>07008     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__s.html#a9b016c6fd13553710699442fa3126ebb">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; IPD QOS packet drop interrupt enable */</span>
<a name="l07009"></a>07009     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__s.html#aec4ee72afc7710a8c0b031cce7c5276e">gmx_drp</a>                      : 2;  <span class="comment">/**&lt; GMX packet drop interrupt enable */</span>
<a name="l07010"></a>07010     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__s.html#a28205b9a84701c6cc7447ef14491a2d7">trace</a>                        : 1;  <span class="comment">/**&lt; Trace buffer interrupt enable */</span>
<a name="l07011"></a>07011     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__s.html#a322263f5b47eb54abcce9531b71babb4">rml</a>                          : 1;  <span class="comment">/**&lt; RML Interrupt enable */</span>
<a name="l07012"></a>07012     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__s.html#a501691904fa59ab19feae386e6da498a">twsi</a>                         : 1;  <span class="comment">/**&lt; TWSI Interrupt enable */</span>
<a name="l07013"></a>07013     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__s.html#a9e78411e9e7522c2268e7e3cdbbb0038">reserved_44_44</a>               : 1;
<a name="l07014"></a>07014     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__s.html#a41a3fa479e0681536d5234c81f9acfe6">pci_msi</a>                      : 4;  <span class="comment">/**&lt; PCIe MSI enables */</span>
<a name="l07015"></a>07015     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__s.html#aa4a580819c32560e408ee14d53651788">pci_int</a>                      : 4;  <span class="comment">/**&lt; PCIe INTA/B/C/D enables */</span>
<a name="l07016"></a>07016     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__s.html#a43b74c80b4545e9dabf43084d3c200bd">uart</a>                         : 2;  <span class="comment">/**&lt; Two UART interrupt enables */</span>
<a name="l07017"></a>07017     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__s.html#a9f123daba353bdc9e8e0645c1b7906b6">mbox</a>                         : 2;  <span class="comment">/**&lt; Two mailbox interrupt enables */</span>
<a name="l07018"></a>07018     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__s.html#a5c9c3ff528570ae5a99ad237b8eebff7">gpio</a>                         : 16; <span class="comment">/**&lt; 16 GPIO interrupt enables */</span>
<a name="l07019"></a>07019     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__s.html#a9d7a591eaddbb81ce0fc138254afdd7f">workq</a>                        : 16; <span class="comment">/**&lt; 16 work queue interrupt enables */</span>
<a name="l07020"></a>07020 <span class="preprocessor">#else</span>
<a name="l07021"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__s.html#a9d7a591eaddbb81ce0fc138254afdd7f">07021</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__s.html#a9d7a591eaddbb81ce0fc138254afdd7f">workq</a>                        : 16;
<a name="l07022"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__s.html#a5c9c3ff528570ae5a99ad237b8eebff7">07022</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__s.html#a5c9c3ff528570ae5a99ad237b8eebff7">gpio</a>                         : 16;
<a name="l07023"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__s.html#a9f123daba353bdc9e8e0645c1b7906b6">07023</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__s.html#a9f123daba353bdc9e8e0645c1b7906b6">mbox</a>                         : 2;
<a name="l07024"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__s.html#a43b74c80b4545e9dabf43084d3c200bd">07024</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__s.html#a43b74c80b4545e9dabf43084d3c200bd">uart</a>                         : 2;
<a name="l07025"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__s.html#aa4a580819c32560e408ee14d53651788">07025</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__s.html#aa4a580819c32560e408ee14d53651788">pci_int</a>                      : 4;
<a name="l07026"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__s.html#a41a3fa479e0681536d5234c81f9acfe6">07026</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__s.html#a41a3fa479e0681536d5234c81f9acfe6">pci_msi</a>                      : 4;
<a name="l07027"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__s.html#a9e78411e9e7522c2268e7e3cdbbb0038">07027</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__s.html#a9e78411e9e7522c2268e7e3cdbbb0038">reserved_44_44</a>               : 1;
<a name="l07028"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__s.html#a501691904fa59ab19feae386e6da498a">07028</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__s.html#a501691904fa59ab19feae386e6da498a">twsi</a>                         : 1;
<a name="l07029"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__s.html#a322263f5b47eb54abcce9531b71babb4">07029</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__s.html#a322263f5b47eb54abcce9531b71babb4">rml</a>                          : 1;
<a name="l07030"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__s.html#a28205b9a84701c6cc7447ef14491a2d7">07030</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__s.html#a28205b9a84701c6cc7447ef14491a2d7">trace</a>                        : 1;
<a name="l07031"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__s.html#aec4ee72afc7710a8c0b031cce7c5276e">07031</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__s.html#aec4ee72afc7710a8c0b031cce7c5276e">gmx_drp</a>                      : 2;
<a name="l07032"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__s.html#a9b016c6fd13553710699442fa3126ebb">07032</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__s.html#a9b016c6fd13553710699442fa3126ebb">ipd_drp</a>                      : 1;
<a name="l07033"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__s.html#a972e00083222e3be76a1780262bbc467">07033</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__s.html#a972e00083222e3be76a1780262bbc467">key_zero</a>                     : 1;
<a name="l07034"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__s.html#a2d10685769e73e0afb70f2026205b752">07034</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__s.html#a2d10685769e73e0afb70f2026205b752">timer</a>                        : 4;
<a name="l07035"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__s.html#acbffcf34d4faebd5ca43309b674888a6">07035</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__s.html#acbffcf34d4faebd5ca43309b674888a6">usb</a>                          : 1;
<a name="l07036"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__s.html#aa0fe6d10db0469bbd30538db5445939c">07036</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__s.html#aa0fe6d10db0469bbd30538db5445939c">pcm</a>                          : 1;
<a name="l07037"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__s.html#a196c6c34945907c2c97072f207231186">07037</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__s.html#a196c6c34945907c2c97072f207231186">mpi</a>                          : 1;
<a name="l07038"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__s.html#a5fbe836a5e8ccd86aafd20351e596d03">07038</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__s.html#a5fbe836a5e8ccd86aafd20351e596d03">twsi2</a>                        : 1;
<a name="l07039"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__s.html#aa9aca26decac49f667e010d585c55a8a">07039</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__s.html#aa9aca26decac49f667e010d585c55a8a">powiq</a>                        : 1;
<a name="l07040"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__s.html#a593d0c3ebb5ee9b8cb14cdddf8927c7c">07040</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__s.html#a593d0c3ebb5ee9b8cb14cdddf8927c7c">ipdppthr</a>                     : 1;
<a name="l07041"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__s.html#a112c32e98a71afe37d012cc6dee3e085">07041</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__s.html#a112c32e98a71afe37d012cc6dee3e085">mii</a>                          : 1;
<a name="l07042"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__s.html#a6a416e904e83e77849aadb71d145997e">07042</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__s.html#a6a416e904e83e77849aadb71d145997e">bootdma</a>                      : 1;
<a name="l07043"></a>07043 <span class="preprocessor">#endif</span>
<a name="l07044"></a>07044 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en4__0.html#aaf448a22c53d3504623ad6232c7d7b78">s</a>;
<a name="l07045"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn50xx.html">07045</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn50xx.html">cvmx_ciu_intx_en4_0_cn50xx</a> {
<a name="l07046"></a>07046 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07047"></a>07047 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn50xx.html#a4cde093e44afb4ab41a3167707533249">reserved_59_63</a>               : 5;
<a name="l07048"></a>07048     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn50xx.html#a357be351362f76e7519b7f8a43390992">mpi</a>                          : 1;  <span class="comment">/**&lt; MPI/SPI interrupt */</span>
<a name="l07049"></a>07049     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn50xx.html#aa6ca3c88a1eb9c40bd8dcfc63ac19d8c">pcm</a>                          : 1;  <span class="comment">/**&lt; PCM/TDM interrupt */</span>
<a name="l07050"></a>07050     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn50xx.html#ad2eb7279a25087058144d26a327fee59">usb</a>                          : 1;  <span class="comment">/**&lt; USB interrupt */</span>
<a name="l07051"></a>07051     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn50xx.html#a705763d8890ee1cec1da70a471ec819a">timer</a>                        : 4;  <span class="comment">/**&lt; General timer interrupts */</span>
<a name="l07052"></a>07052     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn50xx.html#a9c01813ae04d28dc14b576e8f6fb7b2e">reserved_51_51</a>               : 1;
<a name="l07053"></a>07053     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn50xx.html#a81b3f0d319047a0f337667482a37e07d">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; IPD QOS packet drop */</span>
<a name="l07054"></a>07054     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn50xx.html#a4b1536d4c35c76ddf74ec9ffe592bd67">reserved_49_49</a>               : 1;
<a name="l07055"></a>07055     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn50xx.html#ac56c306ccd8a41cbe1488aa244808ee3">gmx_drp</a>                      : 1;  <span class="comment">/**&lt; GMX packet drop */</span>
<a name="l07056"></a>07056     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn50xx.html#a418b3a55da031482e28685007e203957">reserved_47_47</a>               : 1;
<a name="l07057"></a>07057     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn50xx.html#a7e63dabc0b37e0e0ed32bd9528cf9ef5">rml</a>                          : 1;  <span class="comment">/**&lt; RML Interrupt */</span>
<a name="l07058"></a>07058     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn50xx.html#ae3c407c7ad3ddd9232bfae6ff8699fa4">twsi</a>                         : 1;  <span class="comment">/**&lt; TWSI Interrupt */</span>
<a name="l07059"></a>07059     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn50xx.html#acdf17c80e888c682570bbc1b502e0e79">reserved_44_44</a>               : 1;
<a name="l07060"></a>07060     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn50xx.html#ae4687786be423b576cb76884065362c7">pci_msi</a>                      : 4;  <span class="comment">/**&lt; PCI MSI */</span>
<a name="l07061"></a>07061     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn50xx.html#ab96d8ac346c555b37e69cdf8ccc2e261">pci_int</a>                      : 4;  <span class="comment">/**&lt; PCI INTA/B/C/D */</span>
<a name="l07062"></a>07062     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn50xx.html#acc19814b90b13af494a271a64b9e2665">uart</a>                         : 2;  <span class="comment">/**&lt; Two UART interrupts */</span>
<a name="l07063"></a>07063     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn50xx.html#a62b5763ea5846e767088a6f90122816b">mbox</a>                         : 2;  <span class="comment">/**&lt; Two mailbox/PCI interrupts */</span>
<a name="l07064"></a>07064     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn50xx.html#a2d209b76c7a7f372ddb6cbc272fc4ffe">gpio</a>                         : 16; <span class="comment">/**&lt; 16 GPIO interrupts */</span>
<a name="l07065"></a>07065     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn50xx.html#a4eeb45d7a97b7ec4e7c390a383df59f5">workq</a>                        : 16; <span class="comment">/**&lt; 16 work queue interrupts */</span>
<a name="l07066"></a>07066 <span class="preprocessor">#else</span>
<a name="l07067"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn50xx.html#a4eeb45d7a97b7ec4e7c390a383df59f5">07067</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn50xx.html#a4eeb45d7a97b7ec4e7c390a383df59f5">workq</a>                        : 16;
<a name="l07068"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn50xx.html#a2d209b76c7a7f372ddb6cbc272fc4ffe">07068</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn50xx.html#a2d209b76c7a7f372ddb6cbc272fc4ffe">gpio</a>                         : 16;
<a name="l07069"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn50xx.html#a62b5763ea5846e767088a6f90122816b">07069</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn50xx.html#a62b5763ea5846e767088a6f90122816b">mbox</a>                         : 2;
<a name="l07070"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn50xx.html#acc19814b90b13af494a271a64b9e2665">07070</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn50xx.html#acc19814b90b13af494a271a64b9e2665">uart</a>                         : 2;
<a name="l07071"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn50xx.html#ab96d8ac346c555b37e69cdf8ccc2e261">07071</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn50xx.html#ab96d8ac346c555b37e69cdf8ccc2e261">pci_int</a>                      : 4;
<a name="l07072"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn50xx.html#ae4687786be423b576cb76884065362c7">07072</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn50xx.html#ae4687786be423b576cb76884065362c7">pci_msi</a>                      : 4;
<a name="l07073"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn50xx.html#acdf17c80e888c682570bbc1b502e0e79">07073</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn50xx.html#acdf17c80e888c682570bbc1b502e0e79">reserved_44_44</a>               : 1;
<a name="l07074"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn50xx.html#ae3c407c7ad3ddd9232bfae6ff8699fa4">07074</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn50xx.html#ae3c407c7ad3ddd9232bfae6ff8699fa4">twsi</a>                         : 1;
<a name="l07075"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn50xx.html#a7e63dabc0b37e0e0ed32bd9528cf9ef5">07075</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn50xx.html#a7e63dabc0b37e0e0ed32bd9528cf9ef5">rml</a>                          : 1;
<a name="l07076"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn50xx.html#a418b3a55da031482e28685007e203957">07076</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn50xx.html#a418b3a55da031482e28685007e203957">reserved_47_47</a>               : 1;
<a name="l07077"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn50xx.html#ac56c306ccd8a41cbe1488aa244808ee3">07077</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn50xx.html#ac56c306ccd8a41cbe1488aa244808ee3">gmx_drp</a>                      : 1;
<a name="l07078"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn50xx.html#a4b1536d4c35c76ddf74ec9ffe592bd67">07078</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn50xx.html#a4b1536d4c35c76ddf74ec9ffe592bd67">reserved_49_49</a>               : 1;
<a name="l07079"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn50xx.html#a81b3f0d319047a0f337667482a37e07d">07079</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn50xx.html#a81b3f0d319047a0f337667482a37e07d">ipd_drp</a>                      : 1;
<a name="l07080"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn50xx.html#a9c01813ae04d28dc14b576e8f6fb7b2e">07080</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn50xx.html#a9c01813ae04d28dc14b576e8f6fb7b2e">reserved_51_51</a>               : 1;
<a name="l07081"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn50xx.html#a705763d8890ee1cec1da70a471ec819a">07081</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn50xx.html#a705763d8890ee1cec1da70a471ec819a">timer</a>                        : 4;
<a name="l07082"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn50xx.html#ad2eb7279a25087058144d26a327fee59">07082</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn50xx.html#ad2eb7279a25087058144d26a327fee59">usb</a>                          : 1;
<a name="l07083"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn50xx.html#aa6ca3c88a1eb9c40bd8dcfc63ac19d8c">07083</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn50xx.html#aa6ca3c88a1eb9c40bd8dcfc63ac19d8c">pcm</a>                          : 1;
<a name="l07084"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn50xx.html#a357be351362f76e7519b7f8a43390992">07084</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn50xx.html#a357be351362f76e7519b7f8a43390992">mpi</a>                          : 1;
<a name="l07085"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn50xx.html#a4cde093e44afb4ab41a3167707533249">07085</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn50xx.html#a4cde093e44afb4ab41a3167707533249">reserved_59_63</a>               : 5;
<a name="l07086"></a>07086 <span class="preprocessor">#endif</span>
<a name="l07087"></a>07087 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en4__0.html#a54da8598a103a51501982c6aca68c9ad">cn50xx</a>;
<a name="l07088"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn52xx.html">07088</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn52xx.html">cvmx_ciu_intx_en4_0_cn52xx</a> {
<a name="l07089"></a>07089 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07090"></a>07090 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn52xx.html#ab605705561e908c952c3c7e7c7c46cd0">bootdma</a>                      : 1;  <span class="comment">/**&lt; Boot bus DMA engines Interrupt */</span>
<a name="l07091"></a>07091     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn52xx.html#aa556900dd05b4d1e2fda4fa35245e44e">mii</a>                          : 1;  <span class="comment">/**&lt; MII Interface Interrupt */</span>
<a name="l07092"></a>07092     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn52xx.html#a933c7047bca595b867c0d2f740c9fad2">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; IPD per-port counter threshold interrupt */</span>
<a name="l07093"></a>07093     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn52xx.html#a939645e5e5dbae3863af879d0f143f86">powiq</a>                        : 1;  <span class="comment">/**&lt; POW IQ interrupt */</span>
<a name="l07094"></a>07094     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn52xx.html#ae15586bd3a6c15c8e16c90ed4f969636">twsi2</a>                        : 1;  <span class="comment">/**&lt; 2nd TWSI Interrupt */</span>
<a name="l07095"></a>07095     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn52xx.html#a849c3d7739589e5514886369bf5a3072">reserved_57_58</a>               : 2;
<a name="l07096"></a>07096     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn52xx.html#a9a37cd91afa6a18cfdb7d52b5040226b">usb</a>                          : 1;  <span class="comment">/**&lt; USB Interrupt */</span>
<a name="l07097"></a>07097     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn52xx.html#a561038680b6628c489eb62ff8bfd6066">timer</a>                        : 4;  <span class="comment">/**&lt; General timer interrupts */</span>
<a name="l07098"></a>07098     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn52xx.html#ae1d701ed191f962a9bb65c0e50d0143f">reserved_51_51</a>               : 1;
<a name="l07099"></a>07099     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn52xx.html#a809161c0dbbc1f608d3e063492d6cb87">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; IPD QOS packet drop */</span>
<a name="l07100"></a>07100     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn52xx.html#a70446a6dbe07dcc454b4af888cf4d182">reserved_49_49</a>               : 1;
<a name="l07101"></a>07101     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn52xx.html#a8719e702a62cf6c66e0e4b5515d4a0cf">gmx_drp</a>                      : 1;  <span class="comment">/**&lt; GMX packet drop */</span>
<a name="l07102"></a>07102     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn52xx.html#ab4f5a202c098e9b901047acf7461e6b4">trace</a>                        : 1;  <span class="comment">/**&lt; L2C has the CMB trace buffer */</span>
<a name="l07103"></a>07103     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn52xx.html#a8580081e3dc179ebb51f5d8572b19d49">rml</a>                          : 1;  <span class="comment">/**&lt; RML Interrupt */</span>
<a name="l07104"></a>07104     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn52xx.html#a4a33004d0d9be64911cdc172c0bf22ac">twsi</a>                         : 1;  <span class="comment">/**&lt; TWSI Interrupt */</span>
<a name="l07105"></a>07105     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn52xx.html#a720a79fa4b20347833ea85f44eca6427">reserved_44_44</a>               : 1;
<a name="l07106"></a>07106     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn52xx.html#a217852bf6ab699ca9488486ebf03506c">pci_msi</a>                      : 4;  <span class="comment">/**&lt; PCI MSI */</span>
<a name="l07107"></a>07107     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn52xx.html#ac5d3cc7e68e819b29b49b794993ff744">pci_int</a>                      : 4;  <span class="comment">/**&lt; PCI INTA/B/C/D */</span>
<a name="l07108"></a>07108     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn52xx.html#a1c06cee987b8b14e6d2fa5e495e9ce5e">uart</a>                         : 2;  <span class="comment">/**&lt; Two UART interrupts */</span>
<a name="l07109"></a>07109     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn52xx.html#a796f3c373273e42e3c5a92c7389e33af">mbox</a>                         : 2;  <span class="comment">/**&lt; Two mailbox/PCI interrupts */</span>
<a name="l07110"></a>07110     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn52xx.html#aeadbeb2da2021c4f54583118e5238a79">gpio</a>                         : 16; <span class="comment">/**&lt; 16 GPIO interrupts */</span>
<a name="l07111"></a>07111     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn52xx.html#ad3cb666a27293fe18054e9f9191ba6c0">workq</a>                        : 16; <span class="comment">/**&lt; 16 work queue interrupts */</span>
<a name="l07112"></a>07112 <span class="preprocessor">#else</span>
<a name="l07113"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn52xx.html#ad3cb666a27293fe18054e9f9191ba6c0">07113</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn52xx.html#ad3cb666a27293fe18054e9f9191ba6c0">workq</a>                        : 16;
<a name="l07114"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn52xx.html#aeadbeb2da2021c4f54583118e5238a79">07114</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn52xx.html#aeadbeb2da2021c4f54583118e5238a79">gpio</a>                         : 16;
<a name="l07115"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn52xx.html#a796f3c373273e42e3c5a92c7389e33af">07115</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn52xx.html#a796f3c373273e42e3c5a92c7389e33af">mbox</a>                         : 2;
<a name="l07116"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn52xx.html#a1c06cee987b8b14e6d2fa5e495e9ce5e">07116</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn52xx.html#a1c06cee987b8b14e6d2fa5e495e9ce5e">uart</a>                         : 2;
<a name="l07117"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn52xx.html#ac5d3cc7e68e819b29b49b794993ff744">07117</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn52xx.html#ac5d3cc7e68e819b29b49b794993ff744">pci_int</a>                      : 4;
<a name="l07118"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn52xx.html#a217852bf6ab699ca9488486ebf03506c">07118</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn52xx.html#a217852bf6ab699ca9488486ebf03506c">pci_msi</a>                      : 4;
<a name="l07119"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn52xx.html#a720a79fa4b20347833ea85f44eca6427">07119</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn52xx.html#a720a79fa4b20347833ea85f44eca6427">reserved_44_44</a>               : 1;
<a name="l07120"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn52xx.html#a4a33004d0d9be64911cdc172c0bf22ac">07120</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn52xx.html#a4a33004d0d9be64911cdc172c0bf22ac">twsi</a>                         : 1;
<a name="l07121"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn52xx.html#a8580081e3dc179ebb51f5d8572b19d49">07121</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn52xx.html#a8580081e3dc179ebb51f5d8572b19d49">rml</a>                          : 1;
<a name="l07122"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn52xx.html#ab4f5a202c098e9b901047acf7461e6b4">07122</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn52xx.html#ab4f5a202c098e9b901047acf7461e6b4">trace</a>                        : 1;
<a name="l07123"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn52xx.html#a8719e702a62cf6c66e0e4b5515d4a0cf">07123</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn52xx.html#a8719e702a62cf6c66e0e4b5515d4a0cf">gmx_drp</a>                      : 1;
<a name="l07124"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn52xx.html#a70446a6dbe07dcc454b4af888cf4d182">07124</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn52xx.html#a70446a6dbe07dcc454b4af888cf4d182">reserved_49_49</a>               : 1;
<a name="l07125"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn52xx.html#a809161c0dbbc1f608d3e063492d6cb87">07125</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn52xx.html#a809161c0dbbc1f608d3e063492d6cb87">ipd_drp</a>                      : 1;
<a name="l07126"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn52xx.html#ae1d701ed191f962a9bb65c0e50d0143f">07126</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn52xx.html#ae1d701ed191f962a9bb65c0e50d0143f">reserved_51_51</a>               : 1;
<a name="l07127"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn52xx.html#a561038680b6628c489eb62ff8bfd6066">07127</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn52xx.html#a561038680b6628c489eb62ff8bfd6066">timer</a>                        : 4;
<a name="l07128"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn52xx.html#a9a37cd91afa6a18cfdb7d52b5040226b">07128</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn52xx.html#a9a37cd91afa6a18cfdb7d52b5040226b">usb</a>                          : 1;
<a name="l07129"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn52xx.html#a849c3d7739589e5514886369bf5a3072">07129</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn52xx.html#a849c3d7739589e5514886369bf5a3072">reserved_57_58</a>               : 2;
<a name="l07130"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn52xx.html#ae15586bd3a6c15c8e16c90ed4f969636">07130</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn52xx.html#ae15586bd3a6c15c8e16c90ed4f969636">twsi2</a>                        : 1;
<a name="l07131"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn52xx.html#a939645e5e5dbae3863af879d0f143f86">07131</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn52xx.html#a939645e5e5dbae3863af879d0f143f86">powiq</a>                        : 1;
<a name="l07132"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn52xx.html#a933c7047bca595b867c0d2f740c9fad2">07132</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn52xx.html#a933c7047bca595b867c0d2f740c9fad2">ipdppthr</a>                     : 1;
<a name="l07133"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn52xx.html#aa556900dd05b4d1e2fda4fa35245e44e">07133</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn52xx.html#aa556900dd05b4d1e2fda4fa35245e44e">mii</a>                          : 1;
<a name="l07134"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn52xx.html#ab605705561e908c952c3c7e7c7c46cd0">07134</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn52xx.html#ab605705561e908c952c3c7e7c7c46cd0">bootdma</a>                      : 1;
<a name="l07135"></a>07135 <span class="preprocessor">#endif</span>
<a name="l07136"></a>07136 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en4__0.html#a8d53deea57d80f4e48a84296979b1eb0">cn52xx</a>;
<a name="l07137"></a><a class="code" href="unioncvmx__ciu__intx__en4__0.html#a4f6675e5c3b848927d7ab63a8d1a74c5">07137</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn52xx.html">cvmx_ciu_intx_en4_0_cn52xx</a>     <a class="code" href="unioncvmx__ciu__intx__en4__0.html#a4f6675e5c3b848927d7ab63a8d1a74c5">cn52xxp1</a>;
<a name="l07138"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn56xx.html">07138</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn56xx.html">cvmx_ciu_intx_en4_0_cn56xx</a> {
<a name="l07139"></a>07139 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07140"></a>07140 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn56xx.html#adeb1b457f50e163f6a066080505eeefd">bootdma</a>                      : 1;  <span class="comment">/**&lt; Boot bus DMA engines Interrupt */</span>
<a name="l07141"></a>07141     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn56xx.html#a60c4530327a7f2d009b41c589959ec15">mii</a>                          : 1;  <span class="comment">/**&lt; MII Interface Interrupt */</span>
<a name="l07142"></a>07142     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn56xx.html#a78eb30be1afec3dacfdb278bca597911">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; IPD per-port counter threshold interrupt */</span>
<a name="l07143"></a>07143     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn56xx.html#af483a694ee38b05f311cb67bddcfa1e2">powiq</a>                        : 1;  <span class="comment">/**&lt; POW IQ interrupt */</span>
<a name="l07144"></a>07144     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn56xx.html#ae4025f23915d28ee19cae8c769de798a">twsi2</a>                        : 1;  <span class="comment">/**&lt; 2nd TWSI Interrupt */</span>
<a name="l07145"></a>07145     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn56xx.html#a1e4f1cb91b3696ffeaa65e3509c0837d">reserved_57_58</a>               : 2;
<a name="l07146"></a>07146     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn56xx.html#a8d6c3a237400df9e627be0d7003a7e00">usb</a>                          : 1;  <span class="comment">/**&lt; USB Interrupt */</span>
<a name="l07147"></a>07147     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn56xx.html#a948fb4aa75918ff74cb915dc91fd794d">timer</a>                        : 4;  <span class="comment">/**&lt; General timer interrupts */</span>
<a name="l07148"></a>07148     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn56xx.html#a70c14cbf4c1f5f869825ccc8c0a43339">key_zero</a>                     : 1;  <span class="comment">/**&lt; Key Zeroization interrupt */</span>
<a name="l07149"></a>07149     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn56xx.html#aab231b3ec0b1f05687e4835fc9de7529">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; IPD QOS packet drop */</span>
<a name="l07150"></a>07150     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn56xx.html#a5b61235fd8bc23637cbe8725a547022f">gmx_drp</a>                      : 2;  <span class="comment">/**&lt; GMX packet drop */</span>
<a name="l07151"></a>07151     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn56xx.html#a435c98721df36ab6bd3a569d2eb4f21a">trace</a>                        : 1;  <span class="comment">/**&lt; L2C has the CMB trace buffer */</span>
<a name="l07152"></a>07152     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn56xx.html#aba80b30004a1acbc21c0d25baa8e82e7">rml</a>                          : 1;  <span class="comment">/**&lt; RML Interrupt */</span>
<a name="l07153"></a>07153     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn56xx.html#a550280caa5d1cdee4835775c1aa7c0ea">twsi</a>                         : 1;  <span class="comment">/**&lt; TWSI Interrupt */</span>
<a name="l07154"></a>07154     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn56xx.html#ac5f606196226a900f0c6bfc7df4dba52">reserved_44_44</a>               : 1;
<a name="l07155"></a>07155     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn56xx.html#a38716a5e4606c8f037c4998e7c7e6578">pci_msi</a>                      : 4;  <span class="comment">/**&lt; PCI MSI */</span>
<a name="l07156"></a>07156     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn56xx.html#aca6c84044f527a51dd7abd62b0bc7c68">pci_int</a>                      : 4;  <span class="comment">/**&lt; PCI INTA/B/C/D */</span>
<a name="l07157"></a>07157     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn56xx.html#abe1c7aef831207da06faffe37d223f0d">uart</a>                         : 2;  <span class="comment">/**&lt; Two UART interrupts */</span>
<a name="l07158"></a>07158     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn56xx.html#a129edf12c2484e239f6846d40d6f9457">mbox</a>                         : 2;  <span class="comment">/**&lt; Two mailbox/PCI interrupts */</span>
<a name="l07159"></a>07159     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn56xx.html#a1525ae5be515bce96819a5fd0b23f90d">gpio</a>                         : 16; <span class="comment">/**&lt; 16 GPIO interrupts */</span>
<a name="l07160"></a>07160     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn56xx.html#a11430856bf1a766ebe98b857fcf5ec4f">workq</a>                        : 16; <span class="comment">/**&lt; 16 work queue interrupts */</span>
<a name="l07161"></a>07161 <span class="preprocessor">#else</span>
<a name="l07162"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn56xx.html#a11430856bf1a766ebe98b857fcf5ec4f">07162</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn56xx.html#a11430856bf1a766ebe98b857fcf5ec4f">workq</a>                        : 16;
<a name="l07163"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn56xx.html#a1525ae5be515bce96819a5fd0b23f90d">07163</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn56xx.html#a1525ae5be515bce96819a5fd0b23f90d">gpio</a>                         : 16;
<a name="l07164"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn56xx.html#a129edf12c2484e239f6846d40d6f9457">07164</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn56xx.html#a129edf12c2484e239f6846d40d6f9457">mbox</a>                         : 2;
<a name="l07165"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn56xx.html#abe1c7aef831207da06faffe37d223f0d">07165</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn56xx.html#abe1c7aef831207da06faffe37d223f0d">uart</a>                         : 2;
<a name="l07166"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn56xx.html#aca6c84044f527a51dd7abd62b0bc7c68">07166</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn56xx.html#aca6c84044f527a51dd7abd62b0bc7c68">pci_int</a>                      : 4;
<a name="l07167"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn56xx.html#a38716a5e4606c8f037c4998e7c7e6578">07167</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn56xx.html#a38716a5e4606c8f037c4998e7c7e6578">pci_msi</a>                      : 4;
<a name="l07168"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn56xx.html#ac5f606196226a900f0c6bfc7df4dba52">07168</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn56xx.html#ac5f606196226a900f0c6bfc7df4dba52">reserved_44_44</a>               : 1;
<a name="l07169"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn56xx.html#a550280caa5d1cdee4835775c1aa7c0ea">07169</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn56xx.html#a550280caa5d1cdee4835775c1aa7c0ea">twsi</a>                         : 1;
<a name="l07170"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn56xx.html#aba80b30004a1acbc21c0d25baa8e82e7">07170</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn56xx.html#aba80b30004a1acbc21c0d25baa8e82e7">rml</a>                          : 1;
<a name="l07171"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn56xx.html#a435c98721df36ab6bd3a569d2eb4f21a">07171</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn56xx.html#a435c98721df36ab6bd3a569d2eb4f21a">trace</a>                        : 1;
<a name="l07172"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn56xx.html#a5b61235fd8bc23637cbe8725a547022f">07172</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn56xx.html#a5b61235fd8bc23637cbe8725a547022f">gmx_drp</a>                      : 2;
<a name="l07173"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn56xx.html#aab231b3ec0b1f05687e4835fc9de7529">07173</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn56xx.html#aab231b3ec0b1f05687e4835fc9de7529">ipd_drp</a>                      : 1;
<a name="l07174"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn56xx.html#a70c14cbf4c1f5f869825ccc8c0a43339">07174</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn56xx.html#a70c14cbf4c1f5f869825ccc8c0a43339">key_zero</a>                     : 1;
<a name="l07175"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn56xx.html#a948fb4aa75918ff74cb915dc91fd794d">07175</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn56xx.html#a948fb4aa75918ff74cb915dc91fd794d">timer</a>                        : 4;
<a name="l07176"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn56xx.html#a8d6c3a237400df9e627be0d7003a7e00">07176</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn56xx.html#a8d6c3a237400df9e627be0d7003a7e00">usb</a>                          : 1;
<a name="l07177"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn56xx.html#a1e4f1cb91b3696ffeaa65e3509c0837d">07177</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn56xx.html#a1e4f1cb91b3696ffeaa65e3509c0837d">reserved_57_58</a>               : 2;
<a name="l07178"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn56xx.html#ae4025f23915d28ee19cae8c769de798a">07178</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn56xx.html#ae4025f23915d28ee19cae8c769de798a">twsi2</a>                        : 1;
<a name="l07179"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn56xx.html#af483a694ee38b05f311cb67bddcfa1e2">07179</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn56xx.html#af483a694ee38b05f311cb67bddcfa1e2">powiq</a>                        : 1;
<a name="l07180"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn56xx.html#a78eb30be1afec3dacfdb278bca597911">07180</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn56xx.html#a78eb30be1afec3dacfdb278bca597911">ipdppthr</a>                     : 1;
<a name="l07181"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn56xx.html#a60c4530327a7f2d009b41c589959ec15">07181</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn56xx.html#a60c4530327a7f2d009b41c589959ec15">mii</a>                          : 1;
<a name="l07182"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn56xx.html#adeb1b457f50e163f6a066080505eeefd">07182</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn56xx.html#adeb1b457f50e163f6a066080505eeefd">bootdma</a>                      : 1;
<a name="l07183"></a>07183 <span class="preprocessor">#endif</span>
<a name="l07184"></a>07184 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en4__0.html#af8ba0e5148426f549c0e07b5acf1cea2">cn56xx</a>;
<a name="l07185"></a><a class="code" href="unioncvmx__ciu__intx__en4__0.html#a960f9c1600810abcbc75157e29110b97">07185</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn56xx.html">cvmx_ciu_intx_en4_0_cn56xx</a>     <a class="code" href="unioncvmx__ciu__intx__en4__0.html#a960f9c1600810abcbc75157e29110b97">cn56xxp1</a>;
<a name="l07186"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn58xx.html">07186</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn58xx.html">cvmx_ciu_intx_en4_0_cn58xx</a> {
<a name="l07187"></a>07187 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07188"></a>07188 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn58xx.html#a774d45de812db7a3d5ae23f772daa7c8">reserved_56_63</a>               : 8;
<a name="l07189"></a>07189     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn58xx.html#aef28e1207074074aca1143fe470a53e0">timer</a>                        : 4;  <span class="comment">/**&lt; General timer interrupts */</span>
<a name="l07190"></a>07190     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn58xx.html#a0ad14e730fefe19a8a07b6e824f8e4e9">key_zero</a>                     : 1;  <span class="comment">/**&lt; Key Zeroization interrupt */</span>
<a name="l07191"></a>07191     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn58xx.html#abbd3d34170e49ba92f8eb3dc83998e23">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; IPD QOS packet drop */</span>
<a name="l07192"></a>07192     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn58xx.html#ac2b0a8cb04ac8d55347960a166e57dbf">gmx_drp</a>                      : 2;  <span class="comment">/**&lt; GMX packet drop */</span>
<a name="l07193"></a>07193     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn58xx.html#acb2e7a5646f83759cf6cdda2787a602e">trace</a>                        : 1;  <span class="comment">/**&lt; L2C has the CMB trace buffer */</span>
<a name="l07194"></a>07194     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn58xx.html#a2d7e7bd410d3e403ea5a838edf415f51">rml</a>                          : 1;  <span class="comment">/**&lt; RML Interrupt */</span>
<a name="l07195"></a>07195     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn58xx.html#ade7c3316358e2b21542271af7f2fff20">twsi</a>                         : 1;  <span class="comment">/**&lt; TWSI Interrupt */</span>
<a name="l07196"></a>07196     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn58xx.html#a32ab4b9e2877df9fccccb26adc7977a8">reserved_44_44</a>               : 1;
<a name="l07197"></a>07197     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn58xx.html#a608c13da2c417227ee21de38f7c7937c">pci_msi</a>                      : 4;  <span class="comment">/**&lt; PCI MSI */</span>
<a name="l07198"></a>07198     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn58xx.html#a95511d197db0db470271923b17793a39">pci_int</a>                      : 4;  <span class="comment">/**&lt; PCI INTA/B/C/D */</span>
<a name="l07199"></a>07199     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn58xx.html#abe33fbde0a6fc0bf6ef1e7a602a95f59">uart</a>                         : 2;  <span class="comment">/**&lt; Two UART interrupts */</span>
<a name="l07200"></a>07200     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn58xx.html#aa9423009ddf63e2dadb49514177d8b3d">mbox</a>                         : 2;  <span class="comment">/**&lt; Two mailbox/PCI interrupts */</span>
<a name="l07201"></a>07201     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn58xx.html#a400ac7e43b2f7459dfc5f439ebbd75d5">gpio</a>                         : 16; <span class="comment">/**&lt; 16 GPIO interrupts */</span>
<a name="l07202"></a>07202     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn58xx.html#a9fa0defb27558e84bb0d89e0d892b0a5">workq</a>                        : 16; <span class="comment">/**&lt; 16 work queue interrupts */</span>
<a name="l07203"></a>07203 <span class="preprocessor">#else</span>
<a name="l07204"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn58xx.html#a9fa0defb27558e84bb0d89e0d892b0a5">07204</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn58xx.html#a9fa0defb27558e84bb0d89e0d892b0a5">workq</a>                        : 16;
<a name="l07205"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn58xx.html#a400ac7e43b2f7459dfc5f439ebbd75d5">07205</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn58xx.html#a400ac7e43b2f7459dfc5f439ebbd75d5">gpio</a>                         : 16;
<a name="l07206"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn58xx.html#aa9423009ddf63e2dadb49514177d8b3d">07206</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn58xx.html#aa9423009ddf63e2dadb49514177d8b3d">mbox</a>                         : 2;
<a name="l07207"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn58xx.html#abe33fbde0a6fc0bf6ef1e7a602a95f59">07207</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn58xx.html#abe33fbde0a6fc0bf6ef1e7a602a95f59">uart</a>                         : 2;
<a name="l07208"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn58xx.html#a95511d197db0db470271923b17793a39">07208</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn58xx.html#a95511d197db0db470271923b17793a39">pci_int</a>                      : 4;
<a name="l07209"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn58xx.html#a608c13da2c417227ee21de38f7c7937c">07209</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn58xx.html#a608c13da2c417227ee21de38f7c7937c">pci_msi</a>                      : 4;
<a name="l07210"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn58xx.html#a32ab4b9e2877df9fccccb26adc7977a8">07210</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn58xx.html#a32ab4b9e2877df9fccccb26adc7977a8">reserved_44_44</a>               : 1;
<a name="l07211"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn58xx.html#ade7c3316358e2b21542271af7f2fff20">07211</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn58xx.html#ade7c3316358e2b21542271af7f2fff20">twsi</a>                         : 1;
<a name="l07212"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn58xx.html#a2d7e7bd410d3e403ea5a838edf415f51">07212</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn58xx.html#a2d7e7bd410d3e403ea5a838edf415f51">rml</a>                          : 1;
<a name="l07213"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn58xx.html#acb2e7a5646f83759cf6cdda2787a602e">07213</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn58xx.html#acb2e7a5646f83759cf6cdda2787a602e">trace</a>                        : 1;
<a name="l07214"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn58xx.html#ac2b0a8cb04ac8d55347960a166e57dbf">07214</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn58xx.html#ac2b0a8cb04ac8d55347960a166e57dbf">gmx_drp</a>                      : 2;
<a name="l07215"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn58xx.html#abbd3d34170e49ba92f8eb3dc83998e23">07215</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn58xx.html#abbd3d34170e49ba92f8eb3dc83998e23">ipd_drp</a>                      : 1;
<a name="l07216"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn58xx.html#a0ad14e730fefe19a8a07b6e824f8e4e9">07216</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn58xx.html#a0ad14e730fefe19a8a07b6e824f8e4e9">key_zero</a>                     : 1;
<a name="l07217"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn58xx.html#aef28e1207074074aca1143fe470a53e0">07217</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn58xx.html#aef28e1207074074aca1143fe470a53e0">timer</a>                        : 4;
<a name="l07218"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn58xx.html#a774d45de812db7a3d5ae23f772daa7c8">07218</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn58xx.html#a774d45de812db7a3d5ae23f772daa7c8">reserved_56_63</a>               : 8;
<a name="l07219"></a>07219 <span class="preprocessor">#endif</span>
<a name="l07220"></a>07220 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en4__0.html#abf67ec0e1ee1e1e535ebd0c743c0e3e5">cn58xx</a>;
<a name="l07221"></a><a class="code" href="unioncvmx__ciu__intx__en4__0.html#a965b869338bd28d74cf3f037cc6b27dd">07221</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn58xx.html">cvmx_ciu_intx_en4_0_cn58xx</a>     <a class="code" href="unioncvmx__ciu__intx__en4__0.html#a965b869338bd28d74cf3f037cc6b27dd">cn58xxp1</a>;
<a name="l07222"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn61xx.html">07222</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn61xx.html">cvmx_ciu_intx_en4_0_cn61xx</a> {
<a name="l07223"></a>07223 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07224"></a>07224 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn61xx.html#af936756ec66f291c9cb91d22928ffa77">bootdma</a>                      : 1;  <span class="comment">/**&lt; Boot bus DMA engines Interrupt enable */</span>
<a name="l07225"></a>07225     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn61xx.html#a4e07acf01f524951fbfa2de3aa36b82a">mii</a>                          : 1;  <span class="comment">/**&lt; RGMII/MIX Interface 0 Interrupt enable */</span>
<a name="l07226"></a>07226     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn61xx.html#a947e179f2a2b945c960e399703444712">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; IPD per-port counter threshold interrupt enable */</span>
<a name="l07227"></a>07227     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn61xx.html#a7c25cb97bc04424b1772ffb23d91344a">powiq</a>                        : 1;  <span class="comment">/**&lt; POW IQ interrupt enable */</span>
<a name="l07228"></a>07228     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn61xx.html#a418e0ce54d960868235e47012cd083c8">twsi2</a>                        : 1;  <span class="comment">/**&lt; 2nd TWSI Interrupt enable */</span>
<a name="l07229"></a>07229     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn61xx.html#a1b2c15b055ba379c792ded331c00b8c1">mpi</a>                          : 1;  <span class="comment">/**&lt; MPI/SPI interrupt enable */</span>
<a name="l07230"></a>07230     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn61xx.html#aafaf324c9a3db85906bcb5deb039ad9b">pcm</a>                          : 1;  <span class="comment">/**&lt; PCM/TDM interrupt enable */</span>
<a name="l07231"></a>07231     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn61xx.html#acc0afb78ce899c6d4a05c1b5091f8085">usb</a>                          : 1;  <span class="comment">/**&lt; USB EHCI or OHCI Interrupt enable */</span>
<a name="l07232"></a>07232     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn61xx.html#a3a791e6f23c2028c7fb4c06f625951a2">timer</a>                        : 4;  <span class="comment">/**&lt; General timer interrupt enables */</span>
<a name="l07233"></a>07233     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn61xx.html#a9f808e8f8e8e8da12f3755c94a16c496">reserved_51_51</a>               : 1;
<a name="l07234"></a>07234     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn61xx.html#a422c9c6c516e0cfe008850ee02467d42">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; IPD QOS packet drop interrupt enable */</span>
<a name="l07235"></a>07235     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn61xx.html#ae1e729cfbb0af8975d0d19ff186e2368">gmx_drp</a>                      : 2;  <span class="comment">/**&lt; GMX packet drop interrupt enable */</span>
<a name="l07236"></a>07236     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn61xx.html#a9bd5030c3c2e700db9aa697f161d29a0">trace</a>                        : 1;  <span class="comment">/**&lt; Trace buffer interrupt enable */</span>
<a name="l07237"></a>07237     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn61xx.html#afd79666180fed79895099a6802b060dd">rml</a>                          : 1;  <span class="comment">/**&lt; RML Interrupt enable */</span>
<a name="l07238"></a>07238     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn61xx.html#acac9cf09b3756c9d9944ff87f420ab5b">twsi</a>                         : 1;  <span class="comment">/**&lt; TWSI Interrupt enable */</span>
<a name="l07239"></a>07239     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn61xx.html#a69a03d5f5feb06e107b028e32ca2b35f">reserved_44_44</a>               : 1;
<a name="l07240"></a>07240     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn61xx.html#ad2a60a0b52286d7b90b972e8afdbde4a">pci_msi</a>                      : 4;  <span class="comment">/**&lt; PCIe MSI enables */</span>
<a name="l07241"></a>07241     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn61xx.html#a894eed91f83ef88cca519e48adbe8c39">pci_int</a>                      : 4;  <span class="comment">/**&lt; PCIe INTA/B/C/D enables */</span>
<a name="l07242"></a>07242     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn61xx.html#a99561681c00ef12a702d9c3d1dfda2af">uart</a>                         : 2;  <span class="comment">/**&lt; Two UART interrupt enables */</span>
<a name="l07243"></a>07243     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn61xx.html#a1b248ce2151caa0dbf9029263507c510">mbox</a>                         : 2;  <span class="comment">/**&lt; Two mailbox interrupt enables */</span>
<a name="l07244"></a>07244     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn61xx.html#af6b65eda11a74335777223e3c784b94a">gpio</a>                         : 16; <span class="comment">/**&lt; 16 GPIO interrupt enables */</span>
<a name="l07245"></a>07245     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn61xx.html#aaf3fa383443d7dc50581c61a204159ab">workq</a>                        : 16; <span class="comment">/**&lt; 16 work queue interrupt enables */</span>
<a name="l07246"></a>07246 <span class="preprocessor">#else</span>
<a name="l07247"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn61xx.html#aaf3fa383443d7dc50581c61a204159ab">07247</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn61xx.html#aaf3fa383443d7dc50581c61a204159ab">workq</a>                        : 16;
<a name="l07248"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn61xx.html#af6b65eda11a74335777223e3c784b94a">07248</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn61xx.html#af6b65eda11a74335777223e3c784b94a">gpio</a>                         : 16;
<a name="l07249"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn61xx.html#a1b248ce2151caa0dbf9029263507c510">07249</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn61xx.html#a1b248ce2151caa0dbf9029263507c510">mbox</a>                         : 2;
<a name="l07250"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn61xx.html#a99561681c00ef12a702d9c3d1dfda2af">07250</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn61xx.html#a99561681c00ef12a702d9c3d1dfda2af">uart</a>                         : 2;
<a name="l07251"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn61xx.html#a894eed91f83ef88cca519e48adbe8c39">07251</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn61xx.html#a894eed91f83ef88cca519e48adbe8c39">pci_int</a>                      : 4;
<a name="l07252"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn61xx.html#ad2a60a0b52286d7b90b972e8afdbde4a">07252</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn61xx.html#ad2a60a0b52286d7b90b972e8afdbde4a">pci_msi</a>                      : 4;
<a name="l07253"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn61xx.html#a69a03d5f5feb06e107b028e32ca2b35f">07253</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn61xx.html#a69a03d5f5feb06e107b028e32ca2b35f">reserved_44_44</a>               : 1;
<a name="l07254"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn61xx.html#acac9cf09b3756c9d9944ff87f420ab5b">07254</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn61xx.html#acac9cf09b3756c9d9944ff87f420ab5b">twsi</a>                         : 1;
<a name="l07255"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn61xx.html#afd79666180fed79895099a6802b060dd">07255</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn61xx.html#afd79666180fed79895099a6802b060dd">rml</a>                          : 1;
<a name="l07256"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn61xx.html#a9bd5030c3c2e700db9aa697f161d29a0">07256</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn61xx.html#a9bd5030c3c2e700db9aa697f161d29a0">trace</a>                        : 1;
<a name="l07257"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn61xx.html#ae1e729cfbb0af8975d0d19ff186e2368">07257</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn61xx.html#ae1e729cfbb0af8975d0d19ff186e2368">gmx_drp</a>                      : 2;
<a name="l07258"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn61xx.html#a422c9c6c516e0cfe008850ee02467d42">07258</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn61xx.html#a422c9c6c516e0cfe008850ee02467d42">ipd_drp</a>                      : 1;
<a name="l07259"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn61xx.html#a9f808e8f8e8e8da12f3755c94a16c496">07259</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn61xx.html#a9f808e8f8e8e8da12f3755c94a16c496">reserved_51_51</a>               : 1;
<a name="l07260"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn61xx.html#a3a791e6f23c2028c7fb4c06f625951a2">07260</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn61xx.html#a3a791e6f23c2028c7fb4c06f625951a2">timer</a>                        : 4;
<a name="l07261"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn61xx.html#acc0afb78ce899c6d4a05c1b5091f8085">07261</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn61xx.html#acc0afb78ce899c6d4a05c1b5091f8085">usb</a>                          : 1;
<a name="l07262"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn61xx.html#aafaf324c9a3db85906bcb5deb039ad9b">07262</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn61xx.html#aafaf324c9a3db85906bcb5deb039ad9b">pcm</a>                          : 1;
<a name="l07263"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn61xx.html#a1b2c15b055ba379c792ded331c00b8c1">07263</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn61xx.html#a1b2c15b055ba379c792ded331c00b8c1">mpi</a>                          : 1;
<a name="l07264"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn61xx.html#a418e0ce54d960868235e47012cd083c8">07264</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn61xx.html#a418e0ce54d960868235e47012cd083c8">twsi2</a>                        : 1;
<a name="l07265"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn61xx.html#a7c25cb97bc04424b1772ffb23d91344a">07265</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn61xx.html#a7c25cb97bc04424b1772ffb23d91344a">powiq</a>                        : 1;
<a name="l07266"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn61xx.html#a947e179f2a2b945c960e399703444712">07266</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn61xx.html#a947e179f2a2b945c960e399703444712">ipdppthr</a>                     : 1;
<a name="l07267"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn61xx.html#a4e07acf01f524951fbfa2de3aa36b82a">07267</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn61xx.html#a4e07acf01f524951fbfa2de3aa36b82a">mii</a>                          : 1;
<a name="l07268"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn61xx.html#af936756ec66f291c9cb91d22928ffa77">07268</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn61xx.html#af936756ec66f291c9cb91d22928ffa77">bootdma</a>                      : 1;
<a name="l07269"></a>07269 <span class="preprocessor">#endif</span>
<a name="l07270"></a>07270 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en4__0.html#af8f25e600ee0a6725b668d643815dfca">cn61xx</a>;
<a name="l07271"></a><a class="code" href="unioncvmx__ciu__intx__en4__0.html#aa04639be779b185d8a234d013ba1d8dc">07271</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn52xx.html">cvmx_ciu_intx_en4_0_cn52xx</a>     <a class="code" href="unioncvmx__ciu__intx__en4__0.html#aa04639be779b185d8a234d013ba1d8dc">cn63xx</a>;
<a name="l07272"></a><a class="code" href="unioncvmx__ciu__intx__en4__0.html#a7e4b6fd68b7e5f6efaf7b0a1f621a030">07272</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn52xx.html">cvmx_ciu_intx_en4_0_cn52xx</a>     <a class="code" href="unioncvmx__ciu__intx__en4__0.html#a7e4b6fd68b7e5f6efaf7b0a1f621a030">cn63xxp1</a>;
<a name="l07273"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn66xx.html">07273</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn66xx.html">cvmx_ciu_intx_en4_0_cn66xx</a> {
<a name="l07274"></a>07274 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07275"></a>07275 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn66xx.html#a7ec47b9c2c15687881b1cb50ed225a41">bootdma</a>                      : 1;  <span class="comment">/**&lt; Boot bus DMA engines Interrupt enable */</span>
<a name="l07276"></a>07276     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn66xx.html#a55bdf2247e65bd087e35cd8f2c0680d6">mii</a>                          : 1;  <span class="comment">/**&lt; RGMII/MII/MIX Interface 0 Interrupt enable */</span>
<a name="l07277"></a>07277     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn66xx.html#abcb879b626833e6fcb59f50600097126">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; IPD per-port counter threshold interrupt enable */</span>
<a name="l07278"></a>07278     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn66xx.html#a2188f36033d2da3096a023707e11a05e">powiq</a>                        : 1;  <span class="comment">/**&lt; POW IQ interrupt enable */</span>
<a name="l07279"></a>07279     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn66xx.html#a07c01b875a6c8b16a0173d65e54d680b">twsi2</a>                        : 1;  <span class="comment">/**&lt; 2nd TWSI Interrupt enable */</span>
<a name="l07280"></a>07280     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn66xx.html#a9a400489f94eba060bb0b45dea7219b5">mpi</a>                          : 1;  <span class="comment">/**&lt; MPI/SPI interrupt enable */</span>
<a name="l07281"></a>07281     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn66xx.html#a7e6cb80581944b700b8793090bd8d979">reserved_57_57</a>               : 1;
<a name="l07282"></a>07282     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn66xx.html#a8550b6999b16cc59bfc9def75068bd8b">usb</a>                          : 1;  <span class="comment">/**&lt; USB EHCI or OHCI Interrupt enable */</span>
<a name="l07283"></a>07283     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn66xx.html#a1d99b08e78bf3934f2af65895cf78d9e">timer</a>                        : 4;  <span class="comment">/**&lt; General timer interrupt enables */</span>
<a name="l07284"></a>07284     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn66xx.html#a437292d3dfcfc01557276d63c59a0230">reserved_51_51</a>               : 1;
<a name="l07285"></a>07285     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn66xx.html#a0a3841399fda7164f77b84d5c0fdd1b6">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; IPD QOS packet drop interrupt enable */</span>
<a name="l07286"></a>07286     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn66xx.html#aaa3fa5e27dc1b589a0a9f3d263c2083a">gmx_drp</a>                      : 2;  <span class="comment">/**&lt; GMX packet drop interrupt enable */</span>
<a name="l07287"></a>07287     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn66xx.html#a5d98cbfaad617ec4e17937221074f283">trace</a>                        : 1;  <span class="comment">/**&lt; Trace buffer interrupt enable */</span>
<a name="l07288"></a>07288     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn66xx.html#ab8508a6c26ec65098dec331d767b8e26">rml</a>                          : 1;  <span class="comment">/**&lt; RML Interrupt enable */</span>
<a name="l07289"></a>07289     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn66xx.html#abb447516e68aa763536ad72c12e00f06">twsi</a>                         : 1;  <span class="comment">/**&lt; TWSI Interrupt enable */</span>
<a name="l07290"></a>07290     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn66xx.html#ab9f63526d30fb6feb77db10c5236040d">reserved_44_44</a>               : 1;
<a name="l07291"></a>07291     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn66xx.html#a8985c222c35bfdea909cc40a495e8e82">pci_msi</a>                      : 4;  <span class="comment">/**&lt; PCIe/sRIO MSI enables */</span>
<a name="l07292"></a>07292     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn66xx.html#aadf2ca3fcefe1bf4635f3dd29580b7a9">pci_int</a>                      : 4;  <span class="comment">/**&lt; PCIe INTA/B/C/D enables */</span>
<a name="l07293"></a>07293     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn66xx.html#ab1af75fabb13924afc7bbf8f04b4b75f">uart</a>                         : 2;  <span class="comment">/**&lt; Two UART interrupt enables */</span>
<a name="l07294"></a>07294     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn66xx.html#acc095dd0b1b6922204fa079e4ad2c3e9">mbox</a>                         : 2;  <span class="comment">/**&lt; Two mailbox interrupt enables */</span>
<a name="l07295"></a>07295     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn66xx.html#a36085f7d63833372d5263e3c2a23cad9">gpio</a>                         : 16; <span class="comment">/**&lt; 16 GPIO interrupt enables */</span>
<a name="l07296"></a>07296     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn66xx.html#a4b77c18093057dea0a44bcf5b647a2ea">workq</a>                        : 16; <span class="comment">/**&lt; 16 work queue interrupt enables */</span>
<a name="l07297"></a>07297 <span class="preprocessor">#else</span>
<a name="l07298"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn66xx.html#a4b77c18093057dea0a44bcf5b647a2ea">07298</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn66xx.html#a4b77c18093057dea0a44bcf5b647a2ea">workq</a>                        : 16;
<a name="l07299"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn66xx.html#a36085f7d63833372d5263e3c2a23cad9">07299</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn66xx.html#a36085f7d63833372d5263e3c2a23cad9">gpio</a>                         : 16;
<a name="l07300"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn66xx.html#acc095dd0b1b6922204fa079e4ad2c3e9">07300</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn66xx.html#acc095dd0b1b6922204fa079e4ad2c3e9">mbox</a>                         : 2;
<a name="l07301"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn66xx.html#ab1af75fabb13924afc7bbf8f04b4b75f">07301</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn66xx.html#ab1af75fabb13924afc7bbf8f04b4b75f">uart</a>                         : 2;
<a name="l07302"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn66xx.html#aadf2ca3fcefe1bf4635f3dd29580b7a9">07302</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn66xx.html#aadf2ca3fcefe1bf4635f3dd29580b7a9">pci_int</a>                      : 4;
<a name="l07303"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn66xx.html#a8985c222c35bfdea909cc40a495e8e82">07303</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn66xx.html#a8985c222c35bfdea909cc40a495e8e82">pci_msi</a>                      : 4;
<a name="l07304"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn66xx.html#ab9f63526d30fb6feb77db10c5236040d">07304</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn66xx.html#ab9f63526d30fb6feb77db10c5236040d">reserved_44_44</a>               : 1;
<a name="l07305"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn66xx.html#abb447516e68aa763536ad72c12e00f06">07305</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn66xx.html#abb447516e68aa763536ad72c12e00f06">twsi</a>                         : 1;
<a name="l07306"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn66xx.html#ab8508a6c26ec65098dec331d767b8e26">07306</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn66xx.html#ab8508a6c26ec65098dec331d767b8e26">rml</a>                          : 1;
<a name="l07307"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn66xx.html#a5d98cbfaad617ec4e17937221074f283">07307</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn66xx.html#a5d98cbfaad617ec4e17937221074f283">trace</a>                        : 1;
<a name="l07308"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn66xx.html#aaa3fa5e27dc1b589a0a9f3d263c2083a">07308</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn66xx.html#aaa3fa5e27dc1b589a0a9f3d263c2083a">gmx_drp</a>                      : 2;
<a name="l07309"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn66xx.html#a0a3841399fda7164f77b84d5c0fdd1b6">07309</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn66xx.html#a0a3841399fda7164f77b84d5c0fdd1b6">ipd_drp</a>                      : 1;
<a name="l07310"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn66xx.html#a437292d3dfcfc01557276d63c59a0230">07310</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn66xx.html#a437292d3dfcfc01557276d63c59a0230">reserved_51_51</a>               : 1;
<a name="l07311"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn66xx.html#a1d99b08e78bf3934f2af65895cf78d9e">07311</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn66xx.html#a1d99b08e78bf3934f2af65895cf78d9e">timer</a>                        : 4;
<a name="l07312"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn66xx.html#a8550b6999b16cc59bfc9def75068bd8b">07312</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn66xx.html#a8550b6999b16cc59bfc9def75068bd8b">usb</a>                          : 1;
<a name="l07313"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn66xx.html#a7e6cb80581944b700b8793090bd8d979">07313</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn66xx.html#a7e6cb80581944b700b8793090bd8d979">reserved_57_57</a>               : 1;
<a name="l07314"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn66xx.html#a9a400489f94eba060bb0b45dea7219b5">07314</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn66xx.html#a9a400489f94eba060bb0b45dea7219b5">mpi</a>                          : 1;
<a name="l07315"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn66xx.html#a07c01b875a6c8b16a0173d65e54d680b">07315</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn66xx.html#a07c01b875a6c8b16a0173d65e54d680b">twsi2</a>                        : 1;
<a name="l07316"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn66xx.html#a2188f36033d2da3096a023707e11a05e">07316</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn66xx.html#a2188f36033d2da3096a023707e11a05e">powiq</a>                        : 1;
<a name="l07317"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn66xx.html#abcb879b626833e6fcb59f50600097126">07317</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn66xx.html#abcb879b626833e6fcb59f50600097126">ipdppthr</a>                     : 1;
<a name="l07318"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn66xx.html#a55bdf2247e65bd087e35cd8f2c0680d6">07318</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn66xx.html#a55bdf2247e65bd087e35cd8f2c0680d6">mii</a>                          : 1;
<a name="l07319"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn66xx.html#a7ec47b9c2c15687881b1cb50ed225a41">07319</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn66xx.html#a7ec47b9c2c15687881b1cb50ed225a41">bootdma</a>                      : 1;
<a name="l07320"></a>07320 <span class="preprocessor">#endif</span>
<a name="l07321"></a>07321 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en4__0.html#abb7bf2d86893395a62ac8f37005cce64">cn66xx</a>;
<a name="l07322"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn70xx.html">07322</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn70xx.html">cvmx_ciu_intx_en4_0_cn70xx</a> {
<a name="l07323"></a>07323 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07324"></a>07324 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn70xx.html#acb7c7aeb2800a610fe19e9ae325d5b09">bootdma</a>                      : 1;  <span class="comment">/**&lt; Boot bus DMA engines Interrupt        enable */</span>
<a name="l07325"></a>07325     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn70xx.html#a28ab4ffa199a7b752fb57445485ef062">reserved_62_62</a>               : 1;
<a name="l07326"></a>07326     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn70xx.html#ab112361a6ba292418142d6fe871f8e9b">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; IPD per-port counter threshold interrupt enable */</span>
<a name="l07327"></a>07327     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn70xx.html#a70a1b4890b27ebaed2cd042b8b9e1e90">powiq</a>                        : 1;  <span class="comment">/**&lt; POW IQ interrupt enable */</span>
<a name="l07328"></a>07328     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn70xx.html#a46cf2261046064a29b00a7cc5aae3573">twsi2</a>                        : 1;  <span class="comment">/**&lt; 2nd TWSI Interrupt enable */</span>
<a name="l07329"></a>07329     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn70xx.html#a6761bffb8368db6389ef076616a820ef">mpi</a>                          : 1;  <span class="comment">/**&lt; MPI/SPI interrupt enable */</span>
<a name="l07330"></a>07330     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn70xx.html#ad941fe2d9a0467a1d1716696073bf1d4">pcm</a>                          : 1;  <span class="comment">/**&lt; PCM/TDM interrupt enable */</span>
<a name="l07331"></a>07331     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn70xx.html#ab5f6092924dab059773f37e89f0dcda9">reserved_56_56</a>               : 1;
<a name="l07332"></a>07332     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn70xx.html#ae379714acb427d081a923e9eb226ba82">timer</a>                        : 4;  <span class="comment">/**&lt; General timer interrupt enables */</span>
<a name="l07333"></a>07333     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn70xx.html#aba0c678f072d09d52c7df204ee4e599c">reserved_51_51</a>               : 1;
<a name="l07334"></a>07334     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn70xx.html#a3a62517ccb57ad88479ae8247e3d1ff9">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; IPD QOS packet drop interrupt enable */</span>
<a name="l07335"></a>07335     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn70xx.html#a098c0d5a61398486354a34378caf82be">gmx_drp</a>                      : 2;  <span class="comment">/**&lt; GMX packet drop interrupt enable */</span>
<a name="l07336"></a>07336     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn70xx.html#a2152dec909df88775189e538f21fa07e">reserved_46_47</a>               : 2;
<a name="l07337"></a>07337     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn70xx.html#adc4312caffa23d79bf167bcf19f805de">twsi</a>                         : 1;  <span class="comment">/**&lt; TWSI Interrupt enable */</span>
<a name="l07338"></a>07338     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn70xx.html#abb83312c285d7164fdc4c53236e6defc">reserved_44_44</a>               : 1;
<a name="l07339"></a>07339     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn70xx.html#ae8096352b06da2cbf4a070b9ef54de3b">pci_msi</a>                      : 4;  <span class="comment">/**&lt; PCIe MSI enables */</span>
<a name="l07340"></a>07340     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn70xx.html#a50c7ece89e9738a30eb59ca900833570">pci_int</a>                      : 4;  <span class="comment">/**&lt; PCIe INTA/B/C/D enables */</span>
<a name="l07341"></a>07341     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn70xx.html#a34394b1b84b5b39902266ea6299eea1f">uart</a>                         : 2;  <span class="comment">/**&lt; Two UART interrupt enables */</span>
<a name="l07342"></a>07342     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn70xx.html#a15b4f9695816a2ad92ae42f5b645007f">mbox</a>                         : 2;  <span class="comment">/**&lt; Two mailbox interrupt enables */</span>
<a name="l07343"></a>07343     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn70xx.html#a022c18ceccd80bdbea4563ca5b2bd2f9">gpio</a>                         : 16; <span class="comment">/**&lt; 16 GPIO interrupt enables */</span>
<a name="l07344"></a>07344     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn70xx.html#a77c20ab8eb1359b12c0c6175e3422df3">workq</a>                        : 16; <span class="comment">/**&lt; 16 work queue interrupt enables */</span>
<a name="l07345"></a>07345 <span class="preprocessor">#else</span>
<a name="l07346"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn70xx.html#a77c20ab8eb1359b12c0c6175e3422df3">07346</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn70xx.html#a77c20ab8eb1359b12c0c6175e3422df3">workq</a>                        : 16;
<a name="l07347"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn70xx.html#a022c18ceccd80bdbea4563ca5b2bd2f9">07347</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn70xx.html#a022c18ceccd80bdbea4563ca5b2bd2f9">gpio</a>                         : 16;
<a name="l07348"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn70xx.html#a15b4f9695816a2ad92ae42f5b645007f">07348</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn70xx.html#a15b4f9695816a2ad92ae42f5b645007f">mbox</a>                         : 2;
<a name="l07349"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn70xx.html#a34394b1b84b5b39902266ea6299eea1f">07349</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn70xx.html#a34394b1b84b5b39902266ea6299eea1f">uart</a>                         : 2;
<a name="l07350"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn70xx.html#a50c7ece89e9738a30eb59ca900833570">07350</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn70xx.html#a50c7ece89e9738a30eb59ca900833570">pci_int</a>                      : 4;
<a name="l07351"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn70xx.html#ae8096352b06da2cbf4a070b9ef54de3b">07351</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn70xx.html#ae8096352b06da2cbf4a070b9ef54de3b">pci_msi</a>                      : 4;
<a name="l07352"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn70xx.html#abb83312c285d7164fdc4c53236e6defc">07352</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn70xx.html#abb83312c285d7164fdc4c53236e6defc">reserved_44_44</a>               : 1;
<a name="l07353"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn70xx.html#adc4312caffa23d79bf167bcf19f805de">07353</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn70xx.html#adc4312caffa23d79bf167bcf19f805de">twsi</a>                         : 1;
<a name="l07354"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn70xx.html#a2152dec909df88775189e538f21fa07e">07354</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn70xx.html#a2152dec909df88775189e538f21fa07e">reserved_46_47</a>               : 2;
<a name="l07355"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn70xx.html#a098c0d5a61398486354a34378caf82be">07355</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn70xx.html#a098c0d5a61398486354a34378caf82be">gmx_drp</a>                      : 2;
<a name="l07356"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn70xx.html#a3a62517ccb57ad88479ae8247e3d1ff9">07356</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn70xx.html#a3a62517ccb57ad88479ae8247e3d1ff9">ipd_drp</a>                      : 1;
<a name="l07357"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn70xx.html#aba0c678f072d09d52c7df204ee4e599c">07357</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn70xx.html#aba0c678f072d09d52c7df204ee4e599c">reserved_51_51</a>               : 1;
<a name="l07358"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn70xx.html#ae379714acb427d081a923e9eb226ba82">07358</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn70xx.html#ae379714acb427d081a923e9eb226ba82">timer</a>                        : 4;
<a name="l07359"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn70xx.html#ab5f6092924dab059773f37e89f0dcda9">07359</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn70xx.html#ab5f6092924dab059773f37e89f0dcda9">reserved_56_56</a>               : 1;
<a name="l07360"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn70xx.html#ad941fe2d9a0467a1d1716696073bf1d4">07360</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn70xx.html#ad941fe2d9a0467a1d1716696073bf1d4">pcm</a>                          : 1;
<a name="l07361"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn70xx.html#a6761bffb8368db6389ef076616a820ef">07361</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn70xx.html#a6761bffb8368db6389ef076616a820ef">mpi</a>                          : 1;
<a name="l07362"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn70xx.html#a46cf2261046064a29b00a7cc5aae3573">07362</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn70xx.html#a46cf2261046064a29b00a7cc5aae3573">twsi2</a>                        : 1;
<a name="l07363"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn70xx.html#a70a1b4890b27ebaed2cd042b8b9e1e90">07363</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn70xx.html#a70a1b4890b27ebaed2cd042b8b9e1e90">powiq</a>                        : 1;
<a name="l07364"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn70xx.html#ab112361a6ba292418142d6fe871f8e9b">07364</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn70xx.html#ab112361a6ba292418142d6fe871f8e9b">ipdppthr</a>                     : 1;
<a name="l07365"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn70xx.html#a28ab4ffa199a7b752fb57445485ef062">07365</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn70xx.html#a28ab4ffa199a7b752fb57445485ef062">reserved_62_62</a>               : 1;
<a name="l07366"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn70xx.html#acb7c7aeb2800a610fe19e9ae325d5b09">07366</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn70xx.html#acb7c7aeb2800a610fe19e9ae325d5b09">bootdma</a>                      : 1;
<a name="l07367"></a>07367 <span class="preprocessor">#endif</span>
<a name="l07368"></a>07368 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en4__0.html#a8555166d2e649953d6da7f90b0ccc159">cn70xx</a>;
<a name="l07369"></a><a class="code" href="unioncvmx__ciu__intx__en4__0.html#a21b253fbeddf1862068ad0ef9d1d537b">07369</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cn70xx.html">cvmx_ciu_intx_en4_0_cn70xx</a>     <a class="code" href="unioncvmx__ciu__intx__en4__0.html#a21b253fbeddf1862068ad0ef9d1d537b">cn70xxp1</a>;
<a name="l07370"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cnf71xx.html">07370</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cnf71xx.html">cvmx_ciu_intx_en4_0_cnf71xx</a> {
<a name="l07371"></a>07371 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07372"></a>07372 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cnf71xx.html#a0581c0c468f7356f7cee07af3f55269b">bootdma</a>                      : 1;  <span class="comment">/**&lt; Boot bus DMA engines Interrupt enable */</span>
<a name="l07373"></a>07373     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cnf71xx.html#aa8cfb5a8fe43f2c82b8ea58d935e8e7a">reserved_62_62</a>               : 1;
<a name="l07374"></a>07374     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cnf71xx.html#a20c40a04a8617335293f36f4df213a53">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; IPD per-port counter threshold interrupt enable */</span>
<a name="l07375"></a>07375     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cnf71xx.html#a5537e0c5e2e2e8cae0afd877c70fd66c">powiq</a>                        : 1;  <span class="comment">/**&lt; POW IQ interrupt enable */</span>
<a name="l07376"></a>07376     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cnf71xx.html#a808bd47dd857c43ac4a88f76a4de9186">twsi2</a>                        : 1;  <span class="comment">/**&lt; 2nd TWSI Interrupt enable */</span>
<a name="l07377"></a>07377     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cnf71xx.html#a90b18cde404b94e6e51a1d842b3f75f1">mpi</a>                          : 1;  <span class="comment">/**&lt; MPI/SPI interrupt enable */</span>
<a name="l07378"></a>07378     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cnf71xx.html#abbcd2539da27e778b68dac59ae7e09b8">pcm</a>                          : 1;  <span class="comment">/**&lt; PCM/TDM interrupt enable */</span>
<a name="l07379"></a>07379     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cnf71xx.html#acd5fd0ec668b7b43fe457664e4c7c73a">usb</a>                          : 1;  <span class="comment">/**&lt; USB EHCI or OHCI Interrupt enable */</span>
<a name="l07380"></a>07380     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cnf71xx.html#a139eed4708b1c6e273995cdc3a4aab2a">timer</a>                        : 4;  <span class="comment">/**&lt; General timer interrupt enables */</span>
<a name="l07381"></a>07381     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cnf71xx.html#a16768c29960a10a972353fc3505cc9f5">reserved_51_51</a>               : 1;
<a name="l07382"></a>07382     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cnf71xx.html#a063ee49cb8c83df18216d3c816d5ef26">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; IPD QOS packet drop interrupt enable */</span>
<a name="l07383"></a>07383     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cnf71xx.html#aa26a0ae59cf4623391f063b2ba445979">reserved_49_49</a>               : 1;
<a name="l07384"></a>07384     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cnf71xx.html#a27ca30d897a98b4cb47034b0da15aca2">gmx_drp</a>                      : 1;  <span class="comment">/**&lt; GMX packet drop interrupt enable */</span>
<a name="l07385"></a>07385     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cnf71xx.html#af130222063a60cdb23c0232e07f3d9ca">trace</a>                        : 1;  <span class="comment">/**&lt; Trace buffer interrupt enable */</span>
<a name="l07386"></a>07386     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cnf71xx.html#afcab7694809b09eb28ee3052141de7dd">rml</a>                          : 1;  <span class="comment">/**&lt; RML Interrupt enable */</span>
<a name="l07387"></a>07387     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cnf71xx.html#a48b2f06574b7962847232e65f9fa7fd9">twsi</a>                         : 1;  <span class="comment">/**&lt; TWSI Interrupt enable */</span>
<a name="l07388"></a>07388     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cnf71xx.html#aea577cc6b222d8b83b8c9de9376ca4e2">reserved_44_44</a>               : 1;
<a name="l07389"></a>07389     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cnf71xx.html#aca7d0b9f8d8c347300401a427f108e08">pci_msi</a>                      : 4;  <span class="comment">/**&lt; PCIe MSI enables */</span>
<a name="l07390"></a>07390     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cnf71xx.html#a020f369dc7f7beec71a8a4e13d15abb5">pci_int</a>                      : 4;  <span class="comment">/**&lt; PCIe INTA/B/C/D enables */</span>
<a name="l07391"></a>07391     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cnf71xx.html#a59457b70ab8d625cb9e112830ca76893">uart</a>                         : 2;  <span class="comment">/**&lt; Two UART interrupt enables */</span>
<a name="l07392"></a>07392     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cnf71xx.html#ab0c360ff69b311345d45a3eb96a15b7b">mbox</a>                         : 2;  <span class="comment">/**&lt; Two mailbox interrupt enables */</span>
<a name="l07393"></a>07393     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cnf71xx.html#a926c7c2b5f0720fbae9db2dd8975cdc5">gpio</a>                         : 16; <span class="comment">/**&lt; 16 GPIO interrupt enables */</span>
<a name="l07394"></a>07394     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cnf71xx.html#aedc4e62eb0d44111d9147b174e3f99f9">workq</a>                        : 16; <span class="comment">/**&lt; 16 work queue interrupt enables */</span>
<a name="l07395"></a>07395 <span class="preprocessor">#else</span>
<a name="l07396"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cnf71xx.html#aedc4e62eb0d44111d9147b174e3f99f9">07396</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cnf71xx.html#aedc4e62eb0d44111d9147b174e3f99f9">workq</a>                        : 16;
<a name="l07397"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cnf71xx.html#a926c7c2b5f0720fbae9db2dd8975cdc5">07397</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cnf71xx.html#a926c7c2b5f0720fbae9db2dd8975cdc5">gpio</a>                         : 16;
<a name="l07398"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cnf71xx.html#ab0c360ff69b311345d45a3eb96a15b7b">07398</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cnf71xx.html#ab0c360ff69b311345d45a3eb96a15b7b">mbox</a>                         : 2;
<a name="l07399"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cnf71xx.html#a59457b70ab8d625cb9e112830ca76893">07399</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cnf71xx.html#a59457b70ab8d625cb9e112830ca76893">uart</a>                         : 2;
<a name="l07400"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cnf71xx.html#a020f369dc7f7beec71a8a4e13d15abb5">07400</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cnf71xx.html#a020f369dc7f7beec71a8a4e13d15abb5">pci_int</a>                      : 4;
<a name="l07401"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cnf71xx.html#aca7d0b9f8d8c347300401a427f108e08">07401</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cnf71xx.html#aca7d0b9f8d8c347300401a427f108e08">pci_msi</a>                      : 4;
<a name="l07402"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cnf71xx.html#aea577cc6b222d8b83b8c9de9376ca4e2">07402</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cnf71xx.html#aea577cc6b222d8b83b8c9de9376ca4e2">reserved_44_44</a>               : 1;
<a name="l07403"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cnf71xx.html#a48b2f06574b7962847232e65f9fa7fd9">07403</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cnf71xx.html#a48b2f06574b7962847232e65f9fa7fd9">twsi</a>                         : 1;
<a name="l07404"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cnf71xx.html#afcab7694809b09eb28ee3052141de7dd">07404</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cnf71xx.html#afcab7694809b09eb28ee3052141de7dd">rml</a>                          : 1;
<a name="l07405"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cnf71xx.html#af130222063a60cdb23c0232e07f3d9ca">07405</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cnf71xx.html#af130222063a60cdb23c0232e07f3d9ca">trace</a>                        : 1;
<a name="l07406"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cnf71xx.html#a27ca30d897a98b4cb47034b0da15aca2">07406</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cnf71xx.html#a27ca30d897a98b4cb47034b0da15aca2">gmx_drp</a>                      : 1;
<a name="l07407"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cnf71xx.html#aa26a0ae59cf4623391f063b2ba445979">07407</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cnf71xx.html#aa26a0ae59cf4623391f063b2ba445979">reserved_49_49</a>               : 1;
<a name="l07408"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cnf71xx.html#a063ee49cb8c83df18216d3c816d5ef26">07408</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cnf71xx.html#a063ee49cb8c83df18216d3c816d5ef26">ipd_drp</a>                      : 1;
<a name="l07409"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cnf71xx.html#a16768c29960a10a972353fc3505cc9f5">07409</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cnf71xx.html#a16768c29960a10a972353fc3505cc9f5">reserved_51_51</a>               : 1;
<a name="l07410"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cnf71xx.html#a139eed4708b1c6e273995cdc3a4aab2a">07410</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cnf71xx.html#a139eed4708b1c6e273995cdc3a4aab2a">timer</a>                        : 4;
<a name="l07411"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cnf71xx.html#acd5fd0ec668b7b43fe457664e4c7c73a">07411</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cnf71xx.html#acd5fd0ec668b7b43fe457664e4c7c73a">usb</a>                          : 1;
<a name="l07412"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cnf71xx.html#abbcd2539da27e778b68dac59ae7e09b8">07412</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cnf71xx.html#abbcd2539da27e778b68dac59ae7e09b8">pcm</a>                          : 1;
<a name="l07413"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cnf71xx.html#a90b18cde404b94e6e51a1d842b3f75f1">07413</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cnf71xx.html#a90b18cde404b94e6e51a1d842b3f75f1">mpi</a>                          : 1;
<a name="l07414"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cnf71xx.html#a808bd47dd857c43ac4a88f76a4de9186">07414</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cnf71xx.html#a808bd47dd857c43ac4a88f76a4de9186">twsi2</a>                        : 1;
<a name="l07415"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cnf71xx.html#a5537e0c5e2e2e8cae0afd877c70fd66c">07415</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cnf71xx.html#a5537e0c5e2e2e8cae0afd877c70fd66c">powiq</a>                        : 1;
<a name="l07416"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cnf71xx.html#a20c40a04a8617335293f36f4df213a53">07416</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cnf71xx.html#a20c40a04a8617335293f36f4df213a53">ipdppthr</a>                     : 1;
<a name="l07417"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cnf71xx.html#aa8cfb5a8fe43f2c82b8ea58d935e8e7a">07417</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cnf71xx.html#aa8cfb5a8fe43f2c82b8ea58d935e8e7a">reserved_62_62</a>               : 1;
<a name="l07418"></a><a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cnf71xx.html#a0581c0c468f7356f7cee07af3f55269b">07418</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0_1_1cvmx__ciu__intx__en4__0__cnf71xx.html#a0581c0c468f7356f7cee07af3f55269b">bootdma</a>                      : 1;
<a name="l07419"></a>07419 <span class="preprocessor">#endif</span>
<a name="l07420"></a>07420 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en4__0.html#aff41d0949230d6850f35a6bfde242122">cnf71xx</a>;
<a name="l07421"></a>07421 };
<a name="l07422"></a><a class="code" href="cvmx-ciu-defs_8h.html#ac68a7df6dcbe29087ccffd943d54e9fa">07422</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__intx__en4__0.html" title="cvmx_ciu_int::_en4_0">cvmx_ciu_intx_en4_0</a> <a class="code" href="unioncvmx__ciu__intx__en4__0.html" title="cvmx_ciu_int::_en4_0">cvmx_ciu_intx_en4_0_t</a>;
<a name="l07423"></a>07423 <span class="comment"></span>
<a name="l07424"></a>07424 <span class="comment">/**</span>
<a name="l07425"></a>07425 <span class="comment"> * cvmx_ciu_int#_en4_0_w1c</span>
<a name="l07426"></a>07426 <span class="comment"> *</span>
<a name="l07427"></a>07427 <span class="comment"> * Write-1-to-clear version of the CIU_INTx_EN4_0 register, read back corresponding</span>
<a name="l07428"></a>07428 <span class="comment"> * CIU_INTx_EN4_0 value.</span>
<a name="l07429"></a>07429 <span class="comment"> */</span>
<a name="l07430"></a><a class="code" href="unioncvmx__ciu__intx__en4__0__w1c.html">07430</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__intx__en4__0__w1c.html" title="cvmx_ciu_int::_en4_0_w1c">cvmx_ciu_intx_en4_0_w1c</a> {
<a name="l07431"></a><a class="code" href="unioncvmx__ciu__intx__en4__0__w1c.html#a319322f2de5921cd8d75d5e51359323c">07431</a>     uint64_t <a class="code" href="unioncvmx__ciu__intx__en4__0__w1c.html#a319322f2de5921cd8d75d5e51359323c">u64</a>;
<a name="l07432"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__s.html">07432</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__s.html">cvmx_ciu_intx_en4_0_w1c_s</a> {
<a name="l07433"></a>07433 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07434"></a>07434 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__s.html#a3750eeec6468c91657fac39cab577dc6">bootdma</a>                      : 1;  <span class="comment">/**&lt; Write 1 to clear Boot bus DMA engines Interrupt</span>
<a name="l07435"></a>07435 <span class="comment">                                                         enable */</span>
<a name="l07436"></a>07436     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__s.html#a9418e4ac830b565c06d6cc35ab1576ed">mii</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clr RGMII/MII/MIX Interface 0 Interrupt</span>
<a name="l07437"></a>07437 <span class="comment">                                                         enable */</span>
<a name="l07438"></a>07438     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__s.html#ad60a1e9e10ecfab869cfe510fb4c2cc7">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; Write 1 to clear IPD per-port counter threshold</span>
<a name="l07439"></a>07439 <span class="comment">                                                         interrupt enable */</span>
<a name="l07440"></a>07440     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__s.html#a9f47c0a233f071ecced7da51d1c5fce1">powiq</a>                        : 1;  <span class="comment">/**&lt; Write 1 to clear POW IQ interrupt enable */</span>
<a name="l07441"></a>07441     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__s.html#ae811aa2a3ec0c24c178dae399faf9f4c">twsi2</a>                        : 1;  <span class="comment">/**&lt; Write 1 to clear 2nd TWSI Interrupt enable */</span>
<a name="l07442"></a>07442     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__s.html#a018ec9b1ce0eb1042f781513a630f08f">mpi</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear MPI/SPI interrupt enable */</span>
<a name="l07443"></a>07443     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__s.html#a65a3034aa6105fba1da45bfc850629c1">pcm</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear PCM/TDM interrupt enable */</span>
<a name="l07444"></a>07444     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__s.html#ad6a84836542bd82a2ed374b6a3fa65fc">usb</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear USB EHCI or OHCI Interrupt enable */</span>
<a name="l07445"></a>07445     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__s.html#a73c930f3910bfe132b2c3f25ee8e476a">timer</a>                        : 4;  <span class="comment">/**&lt; Write 1 to clear General timer interrupt enables */</span>
<a name="l07446"></a>07446     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__s.html#a12021c01f0643c50e60be216b9cd449c">key_zero</a>                     : 1;  <span class="comment">/**&lt; Key Zeroization interrupt */</span>
<a name="l07447"></a>07447     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__s.html#abf396c60c6e5bbc7a0055fa26d510860">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; Write 1 to clear IPD QOS packet drop interrupt</span>
<a name="l07448"></a>07448 <span class="comment">                                                         enable */</span>
<a name="l07449"></a>07449     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__s.html#a1a7fbea405028d4b07dfa90bdc143efc">gmx_drp</a>                      : 2;  <span class="comment">/**&lt; Write 1 to clear GMX packet drop interrupt enable */</span>
<a name="l07450"></a>07450     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__s.html#adb52323d2c423bd1ef3659f5e1e91ffc">trace</a>                        : 1;  <span class="comment">/**&lt; Write 1 to clear Trace buffer interrupt enable */</span>
<a name="l07451"></a>07451     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__s.html#af1ed06530c12edd53018f74cdfc1c9a0">rml</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear RML Interrupt enable */</span>
<a name="l07452"></a>07452     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__s.html#a9db8a0d76654d3e54b9474e1e4ee30eb">twsi</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear TWSI Interrupt enable */</span>
<a name="l07453"></a>07453     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__s.html#a04170f56bd0fddc39edb67ac0780be91">reserved_44_44</a>               : 1;
<a name="l07454"></a>07454     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__s.html#a510d56331f8fe1c0d4e2ff8d4203c7be">pci_msi</a>                      : 4;  <span class="comment">/**&lt; Write 1s to clear PCIe MSI enables */</span>
<a name="l07455"></a>07455     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__s.html#a6635d0bf9203696321f21cfe76fe7c27">pci_int</a>                      : 4;  <span class="comment">/**&lt; Write 1s to clear PCIe INTA/B/C/D enables */</span>
<a name="l07456"></a>07456     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__s.html#a615457b4e856e3cb5c3711ff227cbe9a">uart</a>                         : 2;  <span class="comment">/**&lt; Write 1s to clear UART interrupt enables */</span>
<a name="l07457"></a>07457     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__s.html#ad15735182448d0f946dda8e2d7905476">mbox</a>                         : 2;  <span class="comment">/**&lt; Write 1s to clear mailbox interrupt enables */</span>
<a name="l07458"></a>07458     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__s.html#af1cbcdbcaf6d03519d3bf0b3ad3bb1fe">gpio</a>                         : 16; <span class="comment">/**&lt; Write 1s to clear GPIO interrupt enables */</span>
<a name="l07459"></a>07459     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__s.html#aabaea0e295e11a7024660c2afb41ed4b">workq</a>                        : 16; <span class="comment">/**&lt; Write 1s to clear work queue interrupt enables */</span>
<a name="l07460"></a>07460 <span class="preprocessor">#else</span>
<a name="l07461"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__s.html#aabaea0e295e11a7024660c2afb41ed4b">07461</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__s.html#aabaea0e295e11a7024660c2afb41ed4b">workq</a>                        : 16;
<a name="l07462"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__s.html#af1cbcdbcaf6d03519d3bf0b3ad3bb1fe">07462</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__s.html#af1cbcdbcaf6d03519d3bf0b3ad3bb1fe">gpio</a>                         : 16;
<a name="l07463"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__s.html#ad15735182448d0f946dda8e2d7905476">07463</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__s.html#ad15735182448d0f946dda8e2d7905476">mbox</a>                         : 2;
<a name="l07464"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__s.html#a615457b4e856e3cb5c3711ff227cbe9a">07464</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__s.html#a615457b4e856e3cb5c3711ff227cbe9a">uart</a>                         : 2;
<a name="l07465"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__s.html#a6635d0bf9203696321f21cfe76fe7c27">07465</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__s.html#a6635d0bf9203696321f21cfe76fe7c27">pci_int</a>                      : 4;
<a name="l07466"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__s.html#a510d56331f8fe1c0d4e2ff8d4203c7be">07466</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__s.html#a510d56331f8fe1c0d4e2ff8d4203c7be">pci_msi</a>                      : 4;
<a name="l07467"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__s.html#a04170f56bd0fddc39edb67ac0780be91">07467</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__s.html#a04170f56bd0fddc39edb67ac0780be91">reserved_44_44</a>               : 1;
<a name="l07468"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__s.html#a9db8a0d76654d3e54b9474e1e4ee30eb">07468</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__s.html#a9db8a0d76654d3e54b9474e1e4ee30eb">twsi</a>                         : 1;
<a name="l07469"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__s.html#af1ed06530c12edd53018f74cdfc1c9a0">07469</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__s.html#af1ed06530c12edd53018f74cdfc1c9a0">rml</a>                          : 1;
<a name="l07470"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__s.html#adb52323d2c423bd1ef3659f5e1e91ffc">07470</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__s.html#adb52323d2c423bd1ef3659f5e1e91ffc">trace</a>                        : 1;
<a name="l07471"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__s.html#a1a7fbea405028d4b07dfa90bdc143efc">07471</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__s.html#a1a7fbea405028d4b07dfa90bdc143efc">gmx_drp</a>                      : 2;
<a name="l07472"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__s.html#abf396c60c6e5bbc7a0055fa26d510860">07472</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__s.html#abf396c60c6e5bbc7a0055fa26d510860">ipd_drp</a>                      : 1;
<a name="l07473"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__s.html#a12021c01f0643c50e60be216b9cd449c">07473</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__s.html#a12021c01f0643c50e60be216b9cd449c">key_zero</a>                     : 1;
<a name="l07474"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__s.html#a73c930f3910bfe132b2c3f25ee8e476a">07474</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__s.html#a73c930f3910bfe132b2c3f25ee8e476a">timer</a>                        : 4;
<a name="l07475"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__s.html#ad6a84836542bd82a2ed374b6a3fa65fc">07475</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__s.html#ad6a84836542bd82a2ed374b6a3fa65fc">usb</a>                          : 1;
<a name="l07476"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__s.html#a65a3034aa6105fba1da45bfc850629c1">07476</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__s.html#a65a3034aa6105fba1da45bfc850629c1">pcm</a>                          : 1;
<a name="l07477"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__s.html#a018ec9b1ce0eb1042f781513a630f08f">07477</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__s.html#a018ec9b1ce0eb1042f781513a630f08f">mpi</a>                          : 1;
<a name="l07478"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__s.html#ae811aa2a3ec0c24c178dae399faf9f4c">07478</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__s.html#ae811aa2a3ec0c24c178dae399faf9f4c">twsi2</a>                        : 1;
<a name="l07479"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__s.html#a9f47c0a233f071ecced7da51d1c5fce1">07479</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__s.html#a9f47c0a233f071ecced7da51d1c5fce1">powiq</a>                        : 1;
<a name="l07480"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__s.html#ad60a1e9e10ecfab869cfe510fb4c2cc7">07480</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__s.html#ad60a1e9e10ecfab869cfe510fb4c2cc7">ipdppthr</a>                     : 1;
<a name="l07481"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__s.html#a9418e4ac830b565c06d6cc35ab1576ed">07481</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__s.html#a9418e4ac830b565c06d6cc35ab1576ed">mii</a>                          : 1;
<a name="l07482"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__s.html#a3750eeec6468c91657fac39cab577dc6">07482</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__s.html#a3750eeec6468c91657fac39cab577dc6">bootdma</a>                      : 1;
<a name="l07483"></a>07483 <span class="preprocessor">#endif</span>
<a name="l07484"></a>07484 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en4__0__w1c.html#a9974560d027917b3b26c1b5e51c55d42">s</a>;
<a name="l07485"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn52xx.html">07485</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn52xx.html">cvmx_ciu_intx_en4_0_w1c_cn52xx</a> {
<a name="l07486"></a>07486 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07487"></a>07487 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn52xx.html#a778461cd0a710d4308640323e8ce37a4">bootdma</a>                      : 1;  <span class="comment">/**&lt; Boot bus DMA engines Interrupt */</span>
<a name="l07488"></a>07488     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn52xx.html#a3be076ba101485682fe3daa7f754b491">mii</a>                          : 1;  <span class="comment">/**&lt; MII Interface Interrupt */</span>
<a name="l07489"></a>07489     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn52xx.html#a9dad1af8e2bea63d8bb3738d86a2c3b8">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; IPD per-port counter threshold interrupt */</span>
<a name="l07490"></a>07490     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn52xx.html#a3091ab33d1367f707dadd69c81a8e8c3">powiq</a>                        : 1;  <span class="comment">/**&lt; POW IQ interrupt */</span>
<a name="l07491"></a>07491     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn52xx.html#a191eed11a483cdc1a6b8450e22b5d747">twsi2</a>                        : 1;  <span class="comment">/**&lt; 2nd TWSI Interrupt */</span>
<a name="l07492"></a>07492     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn52xx.html#ae5d093ba1b09a27a4a0b5a9163965aa8">reserved_57_58</a>               : 2;
<a name="l07493"></a>07493     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn52xx.html#a5a4eed9df513e920d4248b7647bfe23b">usb</a>                          : 1;  <span class="comment">/**&lt; USB Interrupt */</span>
<a name="l07494"></a>07494     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn52xx.html#af1fde40b27a61cf5d45eee62b5ba4589">timer</a>                        : 4;  <span class="comment">/**&lt; General timer interrupts */</span>
<a name="l07495"></a>07495     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn52xx.html#a60b1d1244e0cdf6c4c645db580c1c826">reserved_51_51</a>               : 1;
<a name="l07496"></a>07496     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn52xx.html#abb0d5e2c94fbff7681fcd08dc1988bb7">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; IPD QOS packet drop */</span>
<a name="l07497"></a>07497     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn52xx.html#ac16d35c51af5597a7ada9a6dcbaedf04">reserved_49_49</a>               : 1;
<a name="l07498"></a>07498     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn52xx.html#a4617976906a3e3778dee44fc3620be50">gmx_drp</a>                      : 1;  <span class="comment">/**&lt; GMX packet drop */</span>
<a name="l07499"></a>07499     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn52xx.html#a33a937fcf5ab5c4ffafafb886f7cd673">trace</a>                        : 1;  <span class="comment">/**&lt; L2C has the CMB trace buffer */</span>
<a name="l07500"></a>07500     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn52xx.html#a8c78767110d58308eedb3d7e9b78878a">rml</a>                          : 1;  <span class="comment">/**&lt; RML Interrupt */</span>
<a name="l07501"></a>07501     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn52xx.html#ad625616ae119dda50cec1765ab0331a4">twsi</a>                         : 1;  <span class="comment">/**&lt; TWSI Interrupt */</span>
<a name="l07502"></a>07502     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn52xx.html#af8312b76ea82d7b1e2fc210105908efe">reserved_44_44</a>               : 1;
<a name="l07503"></a>07503     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn52xx.html#a22320848232478ba450d294e2f9818b7">pci_msi</a>                      : 4;  <span class="comment">/**&lt; PCI MSI */</span>
<a name="l07504"></a>07504     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn52xx.html#a6cf9a12735d5e4f9f70a04ac5c98a365">pci_int</a>                      : 4;  <span class="comment">/**&lt; PCI INTA/B/C/D */</span>
<a name="l07505"></a>07505     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn52xx.html#ab87ae707f8cbb74f3a4a3eba7fb670af">uart</a>                         : 2;  <span class="comment">/**&lt; Two UART interrupts */</span>
<a name="l07506"></a>07506     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn52xx.html#a6a0634b13e6c4c200b0fb3e74fb37d27">mbox</a>                         : 2;  <span class="comment">/**&lt; Two mailbox/PCI interrupts */</span>
<a name="l07507"></a>07507     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn52xx.html#aea8519ffe96c26e74445943aa54c5057">gpio</a>                         : 16; <span class="comment">/**&lt; 16 GPIO interrupts */</span>
<a name="l07508"></a>07508     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn52xx.html#a836b74dcea87ec7fa5fc0ae12157cf86">workq</a>                        : 16; <span class="comment">/**&lt; 16 work queue interrupts */</span>
<a name="l07509"></a>07509 <span class="preprocessor">#else</span>
<a name="l07510"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn52xx.html#a836b74dcea87ec7fa5fc0ae12157cf86">07510</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn52xx.html#a836b74dcea87ec7fa5fc0ae12157cf86">workq</a>                        : 16;
<a name="l07511"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn52xx.html#aea8519ffe96c26e74445943aa54c5057">07511</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn52xx.html#aea8519ffe96c26e74445943aa54c5057">gpio</a>                         : 16;
<a name="l07512"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn52xx.html#a6a0634b13e6c4c200b0fb3e74fb37d27">07512</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn52xx.html#a6a0634b13e6c4c200b0fb3e74fb37d27">mbox</a>                         : 2;
<a name="l07513"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn52xx.html#ab87ae707f8cbb74f3a4a3eba7fb670af">07513</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn52xx.html#ab87ae707f8cbb74f3a4a3eba7fb670af">uart</a>                         : 2;
<a name="l07514"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn52xx.html#a6cf9a12735d5e4f9f70a04ac5c98a365">07514</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn52xx.html#a6cf9a12735d5e4f9f70a04ac5c98a365">pci_int</a>                      : 4;
<a name="l07515"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn52xx.html#a22320848232478ba450d294e2f9818b7">07515</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn52xx.html#a22320848232478ba450d294e2f9818b7">pci_msi</a>                      : 4;
<a name="l07516"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn52xx.html#af8312b76ea82d7b1e2fc210105908efe">07516</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn52xx.html#af8312b76ea82d7b1e2fc210105908efe">reserved_44_44</a>               : 1;
<a name="l07517"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn52xx.html#ad625616ae119dda50cec1765ab0331a4">07517</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn52xx.html#ad625616ae119dda50cec1765ab0331a4">twsi</a>                         : 1;
<a name="l07518"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn52xx.html#a8c78767110d58308eedb3d7e9b78878a">07518</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn52xx.html#a8c78767110d58308eedb3d7e9b78878a">rml</a>                          : 1;
<a name="l07519"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn52xx.html#a33a937fcf5ab5c4ffafafb886f7cd673">07519</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn52xx.html#a33a937fcf5ab5c4ffafafb886f7cd673">trace</a>                        : 1;
<a name="l07520"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn52xx.html#a4617976906a3e3778dee44fc3620be50">07520</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn52xx.html#a4617976906a3e3778dee44fc3620be50">gmx_drp</a>                      : 1;
<a name="l07521"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn52xx.html#ac16d35c51af5597a7ada9a6dcbaedf04">07521</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn52xx.html#ac16d35c51af5597a7ada9a6dcbaedf04">reserved_49_49</a>               : 1;
<a name="l07522"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn52xx.html#abb0d5e2c94fbff7681fcd08dc1988bb7">07522</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn52xx.html#abb0d5e2c94fbff7681fcd08dc1988bb7">ipd_drp</a>                      : 1;
<a name="l07523"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn52xx.html#a60b1d1244e0cdf6c4c645db580c1c826">07523</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn52xx.html#a60b1d1244e0cdf6c4c645db580c1c826">reserved_51_51</a>               : 1;
<a name="l07524"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn52xx.html#af1fde40b27a61cf5d45eee62b5ba4589">07524</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn52xx.html#af1fde40b27a61cf5d45eee62b5ba4589">timer</a>                        : 4;
<a name="l07525"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn52xx.html#a5a4eed9df513e920d4248b7647bfe23b">07525</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn52xx.html#a5a4eed9df513e920d4248b7647bfe23b">usb</a>                          : 1;
<a name="l07526"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn52xx.html#ae5d093ba1b09a27a4a0b5a9163965aa8">07526</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn52xx.html#ae5d093ba1b09a27a4a0b5a9163965aa8">reserved_57_58</a>               : 2;
<a name="l07527"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn52xx.html#a191eed11a483cdc1a6b8450e22b5d747">07527</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn52xx.html#a191eed11a483cdc1a6b8450e22b5d747">twsi2</a>                        : 1;
<a name="l07528"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn52xx.html#a3091ab33d1367f707dadd69c81a8e8c3">07528</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn52xx.html#a3091ab33d1367f707dadd69c81a8e8c3">powiq</a>                        : 1;
<a name="l07529"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn52xx.html#a9dad1af8e2bea63d8bb3738d86a2c3b8">07529</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn52xx.html#a9dad1af8e2bea63d8bb3738d86a2c3b8">ipdppthr</a>                     : 1;
<a name="l07530"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn52xx.html#a3be076ba101485682fe3daa7f754b491">07530</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn52xx.html#a3be076ba101485682fe3daa7f754b491">mii</a>                          : 1;
<a name="l07531"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn52xx.html#a778461cd0a710d4308640323e8ce37a4">07531</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn52xx.html#a778461cd0a710d4308640323e8ce37a4">bootdma</a>                      : 1;
<a name="l07532"></a>07532 <span class="preprocessor">#endif</span>
<a name="l07533"></a>07533 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en4__0__w1c.html#a1fd6c4113b71a5edf9b5a05dd27bd4e0">cn52xx</a>;
<a name="l07534"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn56xx.html">07534</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn56xx.html">cvmx_ciu_intx_en4_0_w1c_cn56xx</a> {
<a name="l07535"></a>07535 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07536"></a>07536 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn56xx.html#a8c2ec309f20e69b98aecefabf9854741">bootdma</a>                      : 1;  <span class="comment">/**&lt; Boot bus DMA engines Interrupt */</span>
<a name="l07537"></a>07537     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn56xx.html#ae54322cdd7dec1df7b34b02270b775c5">mii</a>                          : 1;  <span class="comment">/**&lt; MII Interface Interrupt */</span>
<a name="l07538"></a>07538     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn56xx.html#aa0fb9ac28f42b3c96ff18ccdab3e0313">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; IPD per-port counter threshold interrupt */</span>
<a name="l07539"></a>07539     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn56xx.html#ab2c641c65a46d6cda6b148d47591085d">powiq</a>                        : 1;  <span class="comment">/**&lt; POW IQ interrupt */</span>
<a name="l07540"></a>07540     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn56xx.html#af892734544bc69d66a9d5dcdfaaa5a82">twsi2</a>                        : 1;  <span class="comment">/**&lt; 2nd TWSI Interrupt */</span>
<a name="l07541"></a>07541     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn56xx.html#a7c6949c185541803adb4d63da2e0512e">reserved_57_58</a>               : 2;
<a name="l07542"></a>07542     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn56xx.html#a593e0c91f543bd1ad2bbea4be9ce0a24">usb</a>                          : 1;  <span class="comment">/**&lt; USB Interrupt */</span>
<a name="l07543"></a>07543     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn56xx.html#ac813957ec404815fb44920a58ea28b7d">timer</a>                        : 4;  <span class="comment">/**&lt; General timer interrupts */</span>
<a name="l07544"></a>07544     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn56xx.html#ac8ea13fc1d4daeb1f4fe541b6a1d2ce0">key_zero</a>                     : 1;  <span class="comment">/**&lt; Key Zeroization interrupt */</span>
<a name="l07545"></a>07545     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn56xx.html#aee852c3473d9d3bf3e5b86021bf2bda5">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; IPD QOS packet drop */</span>
<a name="l07546"></a>07546     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn56xx.html#a7748b91992b362f5bc4cac50ae18eac6">gmx_drp</a>                      : 2;  <span class="comment">/**&lt; GMX packet drop */</span>
<a name="l07547"></a>07547     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn56xx.html#a540de20eaf9d03fe49eb2ab0be6d8719">trace</a>                        : 1;  <span class="comment">/**&lt; L2C has the CMB trace buffer */</span>
<a name="l07548"></a>07548     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn56xx.html#a4c2a122494f5a249773996072b72e3ee">rml</a>                          : 1;  <span class="comment">/**&lt; RML Interrupt */</span>
<a name="l07549"></a>07549     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn56xx.html#a3c43a36102d2ee9b883dee2d7b466849">twsi</a>                         : 1;  <span class="comment">/**&lt; TWSI Interrupt */</span>
<a name="l07550"></a>07550     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn56xx.html#ac83e3b39e7626799424d6d7cdc133826">reserved_44_44</a>               : 1;
<a name="l07551"></a>07551     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn56xx.html#ac3c1645413c08cc72dd1911388e5c063">pci_msi</a>                      : 4;  <span class="comment">/**&lt; PCI MSI */</span>
<a name="l07552"></a>07552     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn56xx.html#a2f2ecabb65de307847e79acba17c1e40">pci_int</a>                      : 4;  <span class="comment">/**&lt; PCI INTA/B/C/D */</span>
<a name="l07553"></a>07553     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn56xx.html#a687278d91b8bcc1067488d9f53cb986b">uart</a>                         : 2;  <span class="comment">/**&lt; Two UART interrupts */</span>
<a name="l07554"></a>07554     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn56xx.html#a62568e025e8698983dfae59d9e0ce47f">mbox</a>                         : 2;  <span class="comment">/**&lt; Two mailbox/PCI interrupts */</span>
<a name="l07555"></a>07555     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn56xx.html#a84ce3662675c93bebc1ea7c7dac03e1a">gpio</a>                         : 16; <span class="comment">/**&lt; 16 GPIO interrupts */</span>
<a name="l07556"></a>07556     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn56xx.html#a80d5cf17fb88bb4d2af80ea06b5ae9c8">workq</a>                        : 16; <span class="comment">/**&lt; 16 work queue interrupts */</span>
<a name="l07557"></a>07557 <span class="preprocessor">#else</span>
<a name="l07558"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn56xx.html#a80d5cf17fb88bb4d2af80ea06b5ae9c8">07558</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn56xx.html#a80d5cf17fb88bb4d2af80ea06b5ae9c8">workq</a>                        : 16;
<a name="l07559"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn56xx.html#a84ce3662675c93bebc1ea7c7dac03e1a">07559</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn56xx.html#a84ce3662675c93bebc1ea7c7dac03e1a">gpio</a>                         : 16;
<a name="l07560"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn56xx.html#a62568e025e8698983dfae59d9e0ce47f">07560</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn56xx.html#a62568e025e8698983dfae59d9e0ce47f">mbox</a>                         : 2;
<a name="l07561"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn56xx.html#a687278d91b8bcc1067488d9f53cb986b">07561</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn56xx.html#a687278d91b8bcc1067488d9f53cb986b">uart</a>                         : 2;
<a name="l07562"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn56xx.html#a2f2ecabb65de307847e79acba17c1e40">07562</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn56xx.html#a2f2ecabb65de307847e79acba17c1e40">pci_int</a>                      : 4;
<a name="l07563"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn56xx.html#ac3c1645413c08cc72dd1911388e5c063">07563</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn56xx.html#ac3c1645413c08cc72dd1911388e5c063">pci_msi</a>                      : 4;
<a name="l07564"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn56xx.html#ac83e3b39e7626799424d6d7cdc133826">07564</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn56xx.html#ac83e3b39e7626799424d6d7cdc133826">reserved_44_44</a>               : 1;
<a name="l07565"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn56xx.html#a3c43a36102d2ee9b883dee2d7b466849">07565</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn56xx.html#a3c43a36102d2ee9b883dee2d7b466849">twsi</a>                         : 1;
<a name="l07566"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn56xx.html#a4c2a122494f5a249773996072b72e3ee">07566</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn56xx.html#a4c2a122494f5a249773996072b72e3ee">rml</a>                          : 1;
<a name="l07567"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn56xx.html#a540de20eaf9d03fe49eb2ab0be6d8719">07567</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn56xx.html#a540de20eaf9d03fe49eb2ab0be6d8719">trace</a>                        : 1;
<a name="l07568"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn56xx.html#a7748b91992b362f5bc4cac50ae18eac6">07568</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn56xx.html#a7748b91992b362f5bc4cac50ae18eac6">gmx_drp</a>                      : 2;
<a name="l07569"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn56xx.html#aee852c3473d9d3bf3e5b86021bf2bda5">07569</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn56xx.html#aee852c3473d9d3bf3e5b86021bf2bda5">ipd_drp</a>                      : 1;
<a name="l07570"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn56xx.html#ac8ea13fc1d4daeb1f4fe541b6a1d2ce0">07570</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn56xx.html#ac8ea13fc1d4daeb1f4fe541b6a1d2ce0">key_zero</a>                     : 1;
<a name="l07571"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn56xx.html#ac813957ec404815fb44920a58ea28b7d">07571</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn56xx.html#ac813957ec404815fb44920a58ea28b7d">timer</a>                        : 4;
<a name="l07572"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn56xx.html#a593e0c91f543bd1ad2bbea4be9ce0a24">07572</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn56xx.html#a593e0c91f543bd1ad2bbea4be9ce0a24">usb</a>                          : 1;
<a name="l07573"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn56xx.html#a7c6949c185541803adb4d63da2e0512e">07573</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn56xx.html#a7c6949c185541803adb4d63da2e0512e">reserved_57_58</a>               : 2;
<a name="l07574"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn56xx.html#af892734544bc69d66a9d5dcdfaaa5a82">07574</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn56xx.html#af892734544bc69d66a9d5dcdfaaa5a82">twsi2</a>                        : 1;
<a name="l07575"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn56xx.html#ab2c641c65a46d6cda6b148d47591085d">07575</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn56xx.html#ab2c641c65a46d6cda6b148d47591085d">powiq</a>                        : 1;
<a name="l07576"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn56xx.html#aa0fb9ac28f42b3c96ff18ccdab3e0313">07576</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn56xx.html#aa0fb9ac28f42b3c96ff18ccdab3e0313">ipdppthr</a>                     : 1;
<a name="l07577"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn56xx.html#ae54322cdd7dec1df7b34b02270b775c5">07577</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn56xx.html#ae54322cdd7dec1df7b34b02270b775c5">mii</a>                          : 1;
<a name="l07578"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn56xx.html#a8c2ec309f20e69b98aecefabf9854741">07578</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn56xx.html#a8c2ec309f20e69b98aecefabf9854741">bootdma</a>                      : 1;
<a name="l07579"></a>07579 <span class="preprocessor">#endif</span>
<a name="l07580"></a>07580 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en4__0__w1c.html#a6154070372ab8805c25641a1ea41a90e">cn56xx</a>;
<a name="l07581"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn58xx.html">07581</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn58xx.html">cvmx_ciu_intx_en4_0_w1c_cn58xx</a> {
<a name="l07582"></a>07582 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07583"></a>07583 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn58xx.html#adc1cc617078bd8467288ea3f0bd335c7">reserved_56_63</a>               : 8;
<a name="l07584"></a>07584     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn58xx.html#a934888a4df63fda350e4b44ecec1712a">timer</a>                        : 4;  <span class="comment">/**&lt; General timer interrupts */</span>
<a name="l07585"></a>07585     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn58xx.html#a57eb862ebdf92cd10215bd3e7ef1c90b">key_zero</a>                     : 1;  <span class="comment">/**&lt; Key Zeroization interrupt */</span>
<a name="l07586"></a>07586     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn58xx.html#acbc53cf4fcfd66ab6a4514b7bc7b426f">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; IPD QOS packet drop */</span>
<a name="l07587"></a>07587     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn58xx.html#a41bfc63e3ede991d598162b502e04558">gmx_drp</a>                      : 2;  <span class="comment">/**&lt; GMX packet drop */</span>
<a name="l07588"></a>07588     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn58xx.html#acf7869ccaee8d392ddd12affb1ab8fe3">trace</a>                        : 1;  <span class="comment">/**&lt; L2C has the CMB trace buffer */</span>
<a name="l07589"></a>07589     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn58xx.html#a67019a36e3329f6e8b2d0abf6b91491c">rml</a>                          : 1;  <span class="comment">/**&lt; RML Interrupt */</span>
<a name="l07590"></a>07590     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn58xx.html#ad26e9690ad30ac70981be3459c1d1b43">twsi</a>                         : 1;  <span class="comment">/**&lt; TWSI Interrupt */</span>
<a name="l07591"></a>07591     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn58xx.html#aadccbf288782bb19d27a8baeaba1f611">reserved_44_44</a>               : 1;
<a name="l07592"></a>07592     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn58xx.html#ab7de539c9372d24dab4a156a94c6dbfc">pci_msi</a>                      : 4;  <span class="comment">/**&lt; PCI MSI */</span>
<a name="l07593"></a>07593     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn58xx.html#ac3444bee869a7e26ace7afc644068b0c">pci_int</a>                      : 4;  <span class="comment">/**&lt; PCI INTA/B/C/D */</span>
<a name="l07594"></a>07594     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn58xx.html#aea7e5909dc9381f7819fb950eff037e0">uart</a>                         : 2;  <span class="comment">/**&lt; Two UART interrupts */</span>
<a name="l07595"></a>07595     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn58xx.html#a0764bbbfdaa48185d3bff2af65accdeb">mbox</a>                         : 2;  <span class="comment">/**&lt; Two mailbox/PCI interrupts */</span>
<a name="l07596"></a>07596     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn58xx.html#a0c317574aaa8188252257c728b045eec">gpio</a>                         : 16; <span class="comment">/**&lt; 16 GPIO interrupts */</span>
<a name="l07597"></a>07597     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn58xx.html#ab53ed28d89ef2e29352c3eaa92a3c95f">workq</a>                        : 16; <span class="comment">/**&lt; 16 work queue interrupts */</span>
<a name="l07598"></a>07598 <span class="preprocessor">#else</span>
<a name="l07599"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn58xx.html#ab53ed28d89ef2e29352c3eaa92a3c95f">07599</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn58xx.html#ab53ed28d89ef2e29352c3eaa92a3c95f">workq</a>                        : 16;
<a name="l07600"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn58xx.html#a0c317574aaa8188252257c728b045eec">07600</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn58xx.html#a0c317574aaa8188252257c728b045eec">gpio</a>                         : 16;
<a name="l07601"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn58xx.html#a0764bbbfdaa48185d3bff2af65accdeb">07601</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn58xx.html#a0764bbbfdaa48185d3bff2af65accdeb">mbox</a>                         : 2;
<a name="l07602"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn58xx.html#aea7e5909dc9381f7819fb950eff037e0">07602</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn58xx.html#aea7e5909dc9381f7819fb950eff037e0">uart</a>                         : 2;
<a name="l07603"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn58xx.html#ac3444bee869a7e26ace7afc644068b0c">07603</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn58xx.html#ac3444bee869a7e26ace7afc644068b0c">pci_int</a>                      : 4;
<a name="l07604"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn58xx.html#ab7de539c9372d24dab4a156a94c6dbfc">07604</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn58xx.html#ab7de539c9372d24dab4a156a94c6dbfc">pci_msi</a>                      : 4;
<a name="l07605"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn58xx.html#aadccbf288782bb19d27a8baeaba1f611">07605</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn58xx.html#aadccbf288782bb19d27a8baeaba1f611">reserved_44_44</a>               : 1;
<a name="l07606"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn58xx.html#ad26e9690ad30ac70981be3459c1d1b43">07606</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn58xx.html#ad26e9690ad30ac70981be3459c1d1b43">twsi</a>                         : 1;
<a name="l07607"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn58xx.html#a67019a36e3329f6e8b2d0abf6b91491c">07607</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn58xx.html#a67019a36e3329f6e8b2d0abf6b91491c">rml</a>                          : 1;
<a name="l07608"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn58xx.html#acf7869ccaee8d392ddd12affb1ab8fe3">07608</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn58xx.html#acf7869ccaee8d392ddd12affb1ab8fe3">trace</a>                        : 1;
<a name="l07609"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn58xx.html#a41bfc63e3ede991d598162b502e04558">07609</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn58xx.html#a41bfc63e3ede991d598162b502e04558">gmx_drp</a>                      : 2;
<a name="l07610"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn58xx.html#acbc53cf4fcfd66ab6a4514b7bc7b426f">07610</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn58xx.html#acbc53cf4fcfd66ab6a4514b7bc7b426f">ipd_drp</a>                      : 1;
<a name="l07611"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn58xx.html#a57eb862ebdf92cd10215bd3e7ef1c90b">07611</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn58xx.html#a57eb862ebdf92cd10215bd3e7ef1c90b">key_zero</a>                     : 1;
<a name="l07612"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn58xx.html#a934888a4df63fda350e4b44ecec1712a">07612</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn58xx.html#a934888a4df63fda350e4b44ecec1712a">timer</a>                        : 4;
<a name="l07613"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn58xx.html#adc1cc617078bd8467288ea3f0bd335c7">07613</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn58xx.html#adc1cc617078bd8467288ea3f0bd335c7">reserved_56_63</a>               : 8;
<a name="l07614"></a>07614 <span class="preprocessor">#endif</span>
<a name="l07615"></a>07615 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en4__0__w1c.html#a8b95c7ca867996a6de7c00b41d4fffa8">cn58xx</a>;
<a name="l07616"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn61xx.html">07616</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn61xx.html">cvmx_ciu_intx_en4_0_w1c_cn61xx</a> {
<a name="l07617"></a>07617 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07618"></a>07618 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn61xx.html#aea0de6dd0801dbec093d3a9cdce21bf4">bootdma</a>                      : 1;  <span class="comment">/**&lt; Write 1 to clear Boot bus DMA engines Interrupt</span>
<a name="l07619"></a>07619 <span class="comment">                                                         enable */</span>
<a name="l07620"></a>07620     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn61xx.html#a0ba19549c17b71618aea9483c659364d">mii</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clr RGMII/MIX Interface 0 Interrupt</span>
<a name="l07621"></a>07621 <span class="comment">                                                         enable */</span>
<a name="l07622"></a>07622     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn61xx.html#aa62704b489bd3161b5cfd904f9a98436">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; Write 1 to clear IPD per-port counter threshold</span>
<a name="l07623"></a>07623 <span class="comment">                                                         interrupt enable */</span>
<a name="l07624"></a>07624     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn61xx.html#ab0685d9008b34ab6d6a9261b295e1fde">powiq</a>                        : 1;  <span class="comment">/**&lt; Write 1 to clear POW IQ interrupt enable */</span>
<a name="l07625"></a>07625     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn61xx.html#a3994a9c25c9bfed4afc3911de15e77e3">twsi2</a>                        : 1;  <span class="comment">/**&lt; Write 1 to clear 2nd TWSI Interrupt enable */</span>
<a name="l07626"></a>07626     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn61xx.html#afd3ac66b61c7d9ee1b872d3d4a2abb7f">mpi</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear MPI/SPI interrupt enable */</span>
<a name="l07627"></a>07627     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn61xx.html#a869046e1101b7ff2dfd2a694170bfcdb">pcm</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear PCM/TDM interrupt enable */</span>
<a name="l07628"></a>07628     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn61xx.html#a0e9afbe5221fc087f58c2582b6278173">usb</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear USB EHCI or OHCI Interrupt enable */</span>
<a name="l07629"></a>07629     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn61xx.html#aa4a7d66d3e2e7da25ea7b87fe07c06a2">timer</a>                        : 4;  <span class="comment">/**&lt; Write 1 to clear General timer interrupt enables */</span>
<a name="l07630"></a>07630     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn61xx.html#aa5af3fda3baaeb07c3a0ac5bf5d1a409">reserved_51_51</a>               : 1;
<a name="l07631"></a>07631     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn61xx.html#a90a85ecd3b21e6e36668a0a37ae4d4ac">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; Write 1 to clear IPD QOS packet drop interrupt</span>
<a name="l07632"></a>07632 <span class="comment">                                                         enable */</span>
<a name="l07633"></a>07633     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn61xx.html#abc05e28b9773e566c6b47516591c38ab">gmx_drp</a>                      : 2;  <span class="comment">/**&lt; Write 1 to clear GMX packet drop interrupt enable */</span>
<a name="l07634"></a>07634     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn61xx.html#ad30c0ed9e894a19ed797cd4747d08125">trace</a>                        : 1;  <span class="comment">/**&lt; Write 1 to clear Trace buffer interrupt enable */</span>
<a name="l07635"></a>07635     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn61xx.html#af9a9e0be3fe0e903edd7411e0ddfacd4">rml</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear RML Interrupt enable */</span>
<a name="l07636"></a>07636     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn61xx.html#a60b27961248ea3a10eab5a447586097d">twsi</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear TWSI Interrupt enable */</span>
<a name="l07637"></a>07637     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn61xx.html#a9c5c8bb2666484fe8d7ebb3ea7a32a41">reserved_44_44</a>               : 1;
<a name="l07638"></a>07638     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn61xx.html#af03b0b500ce37db05d25bf71b67381a9">pci_msi</a>                      : 4;  <span class="comment">/**&lt; Write 1s to clear PCIe MSI enables */</span>
<a name="l07639"></a>07639     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn61xx.html#a637d07585d9fde0ac40ca8681ad97da4">pci_int</a>                      : 4;  <span class="comment">/**&lt; Write 1s to clear PCIe INTA/B/C/D enables */</span>
<a name="l07640"></a>07640     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn61xx.html#a979e18f545ef7a111d2ebb945797d2bd">uart</a>                         : 2;  <span class="comment">/**&lt; Write 1s to clear UART interrupt enables */</span>
<a name="l07641"></a>07641     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn61xx.html#aaa7851ca79940d545f250a6745926686">mbox</a>                         : 2;  <span class="comment">/**&lt; Write 1s to clear mailbox interrupt enables */</span>
<a name="l07642"></a>07642     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn61xx.html#ac7170c28dde939d34dfffbe792395257">gpio</a>                         : 16; <span class="comment">/**&lt; Write 1s to clear GPIO interrupt enables */</span>
<a name="l07643"></a>07643     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn61xx.html#a7365782d8bf4e666962ac7474c228463">workq</a>                        : 16; <span class="comment">/**&lt; Write 1s to clear work queue interrupt enables */</span>
<a name="l07644"></a>07644 <span class="preprocessor">#else</span>
<a name="l07645"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn61xx.html#a7365782d8bf4e666962ac7474c228463">07645</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn61xx.html#a7365782d8bf4e666962ac7474c228463">workq</a>                        : 16;
<a name="l07646"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn61xx.html#ac7170c28dde939d34dfffbe792395257">07646</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn61xx.html#ac7170c28dde939d34dfffbe792395257">gpio</a>                         : 16;
<a name="l07647"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn61xx.html#aaa7851ca79940d545f250a6745926686">07647</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn61xx.html#aaa7851ca79940d545f250a6745926686">mbox</a>                         : 2;
<a name="l07648"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn61xx.html#a979e18f545ef7a111d2ebb945797d2bd">07648</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn61xx.html#a979e18f545ef7a111d2ebb945797d2bd">uart</a>                         : 2;
<a name="l07649"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn61xx.html#a637d07585d9fde0ac40ca8681ad97da4">07649</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn61xx.html#a637d07585d9fde0ac40ca8681ad97da4">pci_int</a>                      : 4;
<a name="l07650"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn61xx.html#af03b0b500ce37db05d25bf71b67381a9">07650</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn61xx.html#af03b0b500ce37db05d25bf71b67381a9">pci_msi</a>                      : 4;
<a name="l07651"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn61xx.html#a9c5c8bb2666484fe8d7ebb3ea7a32a41">07651</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn61xx.html#a9c5c8bb2666484fe8d7ebb3ea7a32a41">reserved_44_44</a>               : 1;
<a name="l07652"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn61xx.html#a60b27961248ea3a10eab5a447586097d">07652</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn61xx.html#a60b27961248ea3a10eab5a447586097d">twsi</a>                         : 1;
<a name="l07653"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn61xx.html#af9a9e0be3fe0e903edd7411e0ddfacd4">07653</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn61xx.html#af9a9e0be3fe0e903edd7411e0ddfacd4">rml</a>                          : 1;
<a name="l07654"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn61xx.html#ad30c0ed9e894a19ed797cd4747d08125">07654</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn61xx.html#ad30c0ed9e894a19ed797cd4747d08125">trace</a>                        : 1;
<a name="l07655"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn61xx.html#abc05e28b9773e566c6b47516591c38ab">07655</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn61xx.html#abc05e28b9773e566c6b47516591c38ab">gmx_drp</a>                      : 2;
<a name="l07656"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn61xx.html#a90a85ecd3b21e6e36668a0a37ae4d4ac">07656</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn61xx.html#a90a85ecd3b21e6e36668a0a37ae4d4ac">ipd_drp</a>                      : 1;
<a name="l07657"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn61xx.html#aa5af3fda3baaeb07c3a0ac5bf5d1a409">07657</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn61xx.html#aa5af3fda3baaeb07c3a0ac5bf5d1a409">reserved_51_51</a>               : 1;
<a name="l07658"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn61xx.html#aa4a7d66d3e2e7da25ea7b87fe07c06a2">07658</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn61xx.html#aa4a7d66d3e2e7da25ea7b87fe07c06a2">timer</a>                        : 4;
<a name="l07659"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn61xx.html#a0e9afbe5221fc087f58c2582b6278173">07659</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn61xx.html#a0e9afbe5221fc087f58c2582b6278173">usb</a>                          : 1;
<a name="l07660"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn61xx.html#a869046e1101b7ff2dfd2a694170bfcdb">07660</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn61xx.html#a869046e1101b7ff2dfd2a694170bfcdb">pcm</a>                          : 1;
<a name="l07661"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn61xx.html#afd3ac66b61c7d9ee1b872d3d4a2abb7f">07661</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn61xx.html#afd3ac66b61c7d9ee1b872d3d4a2abb7f">mpi</a>                          : 1;
<a name="l07662"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn61xx.html#a3994a9c25c9bfed4afc3911de15e77e3">07662</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn61xx.html#a3994a9c25c9bfed4afc3911de15e77e3">twsi2</a>                        : 1;
<a name="l07663"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn61xx.html#ab0685d9008b34ab6d6a9261b295e1fde">07663</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn61xx.html#ab0685d9008b34ab6d6a9261b295e1fde">powiq</a>                        : 1;
<a name="l07664"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn61xx.html#aa62704b489bd3161b5cfd904f9a98436">07664</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn61xx.html#aa62704b489bd3161b5cfd904f9a98436">ipdppthr</a>                     : 1;
<a name="l07665"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn61xx.html#a0ba19549c17b71618aea9483c659364d">07665</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn61xx.html#a0ba19549c17b71618aea9483c659364d">mii</a>                          : 1;
<a name="l07666"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn61xx.html#aea0de6dd0801dbec093d3a9cdce21bf4">07666</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn61xx.html#aea0de6dd0801dbec093d3a9cdce21bf4">bootdma</a>                      : 1;
<a name="l07667"></a>07667 <span class="preprocessor">#endif</span>
<a name="l07668"></a>07668 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en4__0__w1c.html#a668a0de85b17eabc5df5246c08877091">cn61xx</a>;
<a name="l07669"></a><a class="code" href="unioncvmx__ciu__intx__en4__0__w1c.html#a2510cb9dde07667e882c705e013a77af">07669</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn52xx.html">cvmx_ciu_intx_en4_0_w1c_cn52xx</a> <a class="code" href="unioncvmx__ciu__intx__en4__0__w1c.html#a2510cb9dde07667e882c705e013a77af">cn63xx</a>;
<a name="l07670"></a><a class="code" href="unioncvmx__ciu__intx__en4__0__w1c.html#afe644e643c6b8ca160f385701501b58f">07670</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn52xx.html">cvmx_ciu_intx_en4_0_w1c_cn52xx</a> <a class="code" href="unioncvmx__ciu__intx__en4__0__w1c.html#afe644e643c6b8ca160f385701501b58f">cn63xxp1</a>;
<a name="l07671"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn66xx.html">07671</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn66xx.html">cvmx_ciu_intx_en4_0_w1c_cn66xx</a> {
<a name="l07672"></a>07672 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07673"></a>07673 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn66xx.html#a463c7e00d787ffe673834edfc9479de6">bootdma</a>                      : 1;  <span class="comment">/**&lt; Write 1 to clear Boot bus DMA engines Interrupt</span>
<a name="l07674"></a>07674 <span class="comment">                                                         enable */</span>
<a name="l07675"></a>07675     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn66xx.html#ae0ea45b5834497958b9c3c121b8a32ec">mii</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clr RGMII/MII/MIX Interface 0 Interrupt</span>
<a name="l07676"></a>07676 <span class="comment">                                                         enable */</span>
<a name="l07677"></a>07677     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn66xx.html#a82d27d9c6beca1d10122e76bedbc6bcd">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; Write 1 to clear IPD per-port counter threshold</span>
<a name="l07678"></a>07678 <span class="comment">                                                         interrupt enable */</span>
<a name="l07679"></a>07679     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn66xx.html#a95d3b064aac16b2f6a0213de7dee48b0">powiq</a>                        : 1;  <span class="comment">/**&lt; Write 1 to clear POW IQ interrupt */</span>
<a name="l07680"></a>07680     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn66xx.html#a60c36e3d78cfe88d3e432061fd762b8b">twsi2</a>                        : 1;  <span class="comment">/**&lt; Write 1 to clear 2nd TWSI Interrupt */</span>
<a name="l07681"></a>07681     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn66xx.html#a941eb608f9e9aafe79a844d93b3819ce">mpi</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear MPI/SPI interrupt */</span>
<a name="l07682"></a>07682     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn66xx.html#a18f310be2eae6a1a73c111d10637aa4d">reserved_57_57</a>               : 1;
<a name="l07683"></a>07683     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn66xx.html#a6de0db314f0689fc269ae0e38fc18d30">usb</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear USB EHCI or OHCI Interrupt */</span>
<a name="l07684"></a>07684     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn66xx.html#a2d6ebc284f3deefdf2cb5a67347e1616">timer</a>                        : 4;  <span class="comment">/**&lt; Write 1 to clear General timer interrupts */</span>
<a name="l07685"></a>07685     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn66xx.html#a0a718743dcbf078d81313f2b066d0d36">reserved_51_51</a>               : 1;
<a name="l07686"></a>07686     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn66xx.html#acf005cbad4f8fad1b02921a11fab7853">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; Write 1 to clear IPD QOS packet drop interrupt</span>
<a name="l07687"></a>07687 <span class="comment">                                                         enable */</span>
<a name="l07688"></a>07688     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn66xx.html#ac9e4cbddafb5c210925af4a575d64db4">gmx_drp</a>                      : 2;  <span class="comment">/**&lt; Write 1 to clear GMX packet drop interrupt enable */</span>
<a name="l07689"></a>07689     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn66xx.html#a0e910fb02c68f7653d6dde5d3ff10da8">trace</a>                        : 1;  <span class="comment">/**&lt; Write 1 to clear Trace buffer interrupt enable */</span>
<a name="l07690"></a>07690     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn66xx.html#a2fc17eb323acba9f93e783f03cb4e61d">rml</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear RML Interrupt enable */</span>
<a name="l07691"></a>07691     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn66xx.html#abb563aa9058ff558cfc3f12c6b3bf265">twsi</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear TWSI Interrupt enable */</span>
<a name="l07692"></a>07692     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn66xx.html#a59d181410c638eb697acfe986cea243b">reserved_44_44</a>               : 1;
<a name="l07693"></a>07693     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn66xx.html#afae537fd1da238300cbe07dde5c221be">pci_msi</a>                      : 4;  <span class="comment">/**&lt; Write 1s to clear PCIe/sRIO MSI enables */</span>
<a name="l07694"></a>07694     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn66xx.html#a1c87a25cd2a6283f34f394d95c9be54f">pci_int</a>                      : 4;  <span class="comment">/**&lt; Write 1s to clear PCIe INTA/B/C/D enables */</span>
<a name="l07695"></a>07695     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn66xx.html#aee8a34173145d66109325ea30d7b096d">uart</a>                         : 2;  <span class="comment">/**&lt; Write 1s to clear UART interrupt enables */</span>
<a name="l07696"></a>07696     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn66xx.html#aac64ce2383c78350147180f1e90426f7">mbox</a>                         : 2;  <span class="comment">/**&lt; Write 1s to clear mailbox interrupt enables */</span>
<a name="l07697"></a>07697     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn66xx.html#a1acce9984637763d4ff5370ae69105d0">gpio</a>                         : 16; <span class="comment">/**&lt; Write 1s to clear GPIO interrupt enables */</span>
<a name="l07698"></a>07698     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn66xx.html#a69f5865d193c7c5d8f08f37dd1db3ec3">workq</a>                        : 16; <span class="comment">/**&lt; Write 1s to clear work queue interrupt enables */</span>
<a name="l07699"></a>07699 <span class="preprocessor">#else</span>
<a name="l07700"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn66xx.html#a69f5865d193c7c5d8f08f37dd1db3ec3">07700</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn66xx.html#a69f5865d193c7c5d8f08f37dd1db3ec3">workq</a>                        : 16;
<a name="l07701"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn66xx.html#a1acce9984637763d4ff5370ae69105d0">07701</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn66xx.html#a1acce9984637763d4ff5370ae69105d0">gpio</a>                         : 16;
<a name="l07702"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn66xx.html#aac64ce2383c78350147180f1e90426f7">07702</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn66xx.html#aac64ce2383c78350147180f1e90426f7">mbox</a>                         : 2;
<a name="l07703"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn66xx.html#aee8a34173145d66109325ea30d7b096d">07703</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn66xx.html#aee8a34173145d66109325ea30d7b096d">uart</a>                         : 2;
<a name="l07704"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn66xx.html#a1c87a25cd2a6283f34f394d95c9be54f">07704</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn66xx.html#a1c87a25cd2a6283f34f394d95c9be54f">pci_int</a>                      : 4;
<a name="l07705"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn66xx.html#afae537fd1da238300cbe07dde5c221be">07705</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn66xx.html#afae537fd1da238300cbe07dde5c221be">pci_msi</a>                      : 4;
<a name="l07706"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn66xx.html#a59d181410c638eb697acfe986cea243b">07706</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn66xx.html#a59d181410c638eb697acfe986cea243b">reserved_44_44</a>               : 1;
<a name="l07707"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn66xx.html#abb563aa9058ff558cfc3f12c6b3bf265">07707</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn66xx.html#abb563aa9058ff558cfc3f12c6b3bf265">twsi</a>                         : 1;
<a name="l07708"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn66xx.html#a2fc17eb323acba9f93e783f03cb4e61d">07708</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn66xx.html#a2fc17eb323acba9f93e783f03cb4e61d">rml</a>                          : 1;
<a name="l07709"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn66xx.html#a0e910fb02c68f7653d6dde5d3ff10da8">07709</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn66xx.html#a0e910fb02c68f7653d6dde5d3ff10da8">trace</a>                        : 1;
<a name="l07710"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn66xx.html#ac9e4cbddafb5c210925af4a575d64db4">07710</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn66xx.html#ac9e4cbddafb5c210925af4a575d64db4">gmx_drp</a>                      : 2;
<a name="l07711"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn66xx.html#acf005cbad4f8fad1b02921a11fab7853">07711</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn66xx.html#acf005cbad4f8fad1b02921a11fab7853">ipd_drp</a>                      : 1;
<a name="l07712"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn66xx.html#a0a718743dcbf078d81313f2b066d0d36">07712</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn66xx.html#a0a718743dcbf078d81313f2b066d0d36">reserved_51_51</a>               : 1;
<a name="l07713"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn66xx.html#a2d6ebc284f3deefdf2cb5a67347e1616">07713</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn66xx.html#a2d6ebc284f3deefdf2cb5a67347e1616">timer</a>                        : 4;
<a name="l07714"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn66xx.html#a6de0db314f0689fc269ae0e38fc18d30">07714</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn66xx.html#a6de0db314f0689fc269ae0e38fc18d30">usb</a>                          : 1;
<a name="l07715"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn66xx.html#a18f310be2eae6a1a73c111d10637aa4d">07715</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn66xx.html#a18f310be2eae6a1a73c111d10637aa4d">reserved_57_57</a>               : 1;
<a name="l07716"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn66xx.html#a941eb608f9e9aafe79a844d93b3819ce">07716</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn66xx.html#a941eb608f9e9aafe79a844d93b3819ce">mpi</a>                          : 1;
<a name="l07717"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn66xx.html#a60c36e3d78cfe88d3e432061fd762b8b">07717</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn66xx.html#a60c36e3d78cfe88d3e432061fd762b8b">twsi2</a>                        : 1;
<a name="l07718"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn66xx.html#a95d3b064aac16b2f6a0213de7dee48b0">07718</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn66xx.html#a95d3b064aac16b2f6a0213de7dee48b0">powiq</a>                        : 1;
<a name="l07719"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn66xx.html#a82d27d9c6beca1d10122e76bedbc6bcd">07719</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn66xx.html#a82d27d9c6beca1d10122e76bedbc6bcd">ipdppthr</a>                     : 1;
<a name="l07720"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn66xx.html#ae0ea45b5834497958b9c3c121b8a32ec">07720</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn66xx.html#ae0ea45b5834497958b9c3c121b8a32ec">mii</a>                          : 1;
<a name="l07721"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn66xx.html#a463c7e00d787ffe673834edfc9479de6">07721</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn66xx.html#a463c7e00d787ffe673834edfc9479de6">bootdma</a>                      : 1;
<a name="l07722"></a>07722 <span class="preprocessor">#endif</span>
<a name="l07723"></a>07723 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en4__0__w1c.html#aeae793defab7f092f3c564632baa3629">cn66xx</a>;
<a name="l07724"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn70xx.html">07724</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn70xx.html">cvmx_ciu_intx_en4_0_w1c_cn70xx</a> {
<a name="l07725"></a>07725 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07726"></a>07726 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn70xx.html#ab2044eb072af30e3c022989145015400">bootdma</a>                      : 1;  <span class="comment">/**&lt; Write 1 to clear Boot bus DMA engines Interrupt enable */</span>
<a name="l07727"></a>07727     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn70xx.html#afab565e8b42a27e846ed4fb82d982a35">reserved_62_62</a>               : 1;
<a name="l07728"></a>07728     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn70xx.html#a45c19ba8af31d155c429e760e49dfdf9">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; Write 1 to clear IPD per-port counter threshold interrupt enable */</span>
<a name="l07729"></a>07729     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn70xx.html#a7aa92c5039000921a9f615b2952f0aec">powiq</a>                        : 1;  <span class="comment">/**&lt; Write 1 to clear POW IQ interrupt enable */</span>
<a name="l07730"></a>07730     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn70xx.html#adee34c52ae02aea2278b79af5d474463">twsi2</a>                        : 1;  <span class="comment">/**&lt; Write 1 to clear 2nd TWSI Interrupt enable */</span>
<a name="l07731"></a>07731     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn70xx.html#aeda93c7399c71787cafbb4079c58cad1">mpi</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear MPI/SPI interrupt enable */</span>
<a name="l07732"></a>07732     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn70xx.html#acb7afdaa9e1c65cb729df3936d85362c">pcm</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear PCM/TDM interrupt enable */</span>
<a name="l07733"></a>07733     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn70xx.html#aed6c897294d142effd3f697f81e52984">reserved_56_56</a>               : 1;
<a name="l07734"></a>07734     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn70xx.html#a92c4c1ea089ca4aef1b1c9fdddb4c47c">timer</a>                        : 4;  <span class="comment">/**&lt; Write 1 to clear General timer interrupt enables */</span>
<a name="l07735"></a>07735     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn70xx.html#a9e8beb606f3d2aa0463bd1f623cbde88">reserved_51_51</a>               : 1;
<a name="l07736"></a>07736     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn70xx.html#a06dcde76656d8a4a06cf24bb1de3151c">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; Write 1 to clear IPD QOS packet drop interrupt enable */</span>
<a name="l07737"></a>07737     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn70xx.html#aeb4d2a9145825f30c3ba7dac258a518b">gmx_drp</a>                      : 2;  <span class="comment">/**&lt; Write 1 to clear GMX packet drop interrupt enable */</span>
<a name="l07738"></a>07738     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn70xx.html#a060cc0f9ac5a4b01155b3932eef20256">reserved_46_47</a>               : 2;
<a name="l07739"></a>07739     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn70xx.html#ac10d1027937be4ce33032ef287d3f54f">twsi</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear TWSI Interrupt enable */</span>
<a name="l07740"></a>07740     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn70xx.html#a2842cacea5fcbd7ccccadb1e79b6f24d">reserved_44_44</a>               : 1;
<a name="l07741"></a>07741     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn70xx.html#a2075bfdc5f35b3e3c05143a19cb2c2a6">pci_msi</a>                      : 4;  <span class="comment">/**&lt; Write 1s to clear PCIe MSI enables */</span>
<a name="l07742"></a>07742     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn70xx.html#a4fc4d2eb570ee13b04e5a31d371f34d8">pci_int</a>                      : 4;  <span class="comment">/**&lt; Write 1s to clear PCIe INTA/B/C/D enables */</span>
<a name="l07743"></a>07743     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn70xx.html#ad19a0843741cba75076817fc06d06411">uart</a>                         : 2;  <span class="comment">/**&lt; Write 1s to clear UART interrupt enables */</span>
<a name="l07744"></a>07744     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn70xx.html#a45cc1c342f63324db7d7c867f642ea9d">mbox</a>                         : 2;  <span class="comment">/**&lt; Write 1s to clear mailbox interrupt enables */</span>
<a name="l07745"></a>07745     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn70xx.html#a3704c518a366a49cbff67e9259f417f6">gpio</a>                         : 16; <span class="comment">/**&lt; Write 1s to clear GPIO interrupt enables */</span>
<a name="l07746"></a>07746     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn70xx.html#ab5451222a1a0b20c556a9481ada69d40">workq</a>                        : 16; <span class="comment">/**&lt; Write 1s to clear work queue interrupt enables */</span>
<a name="l07747"></a>07747 <span class="preprocessor">#else</span>
<a name="l07748"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn70xx.html#ab5451222a1a0b20c556a9481ada69d40">07748</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn70xx.html#ab5451222a1a0b20c556a9481ada69d40">workq</a>                        : 16;
<a name="l07749"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn70xx.html#a3704c518a366a49cbff67e9259f417f6">07749</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn70xx.html#a3704c518a366a49cbff67e9259f417f6">gpio</a>                         : 16;
<a name="l07750"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn70xx.html#a45cc1c342f63324db7d7c867f642ea9d">07750</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn70xx.html#a45cc1c342f63324db7d7c867f642ea9d">mbox</a>                         : 2;
<a name="l07751"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn70xx.html#ad19a0843741cba75076817fc06d06411">07751</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn70xx.html#ad19a0843741cba75076817fc06d06411">uart</a>                         : 2;
<a name="l07752"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn70xx.html#a4fc4d2eb570ee13b04e5a31d371f34d8">07752</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn70xx.html#a4fc4d2eb570ee13b04e5a31d371f34d8">pci_int</a>                      : 4;
<a name="l07753"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn70xx.html#a2075bfdc5f35b3e3c05143a19cb2c2a6">07753</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn70xx.html#a2075bfdc5f35b3e3c05143a19cb2c2a6">pci_msi</a>                      : 4;
<a name="l07754"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn70xx.html#a2842cacea5fcbd7ccccadb1e79b6f24d">07754</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn70xx.html#a2842cacea5fcbd7ccccadb1e79b6f24d">reserved_44_44</a>               : 1;
<a name="l07755"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn70xx.html#ac10d1027937be4ce33032ef287d3f54f">07755</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn70xx.html#ac10d1027937be4ce33032ef287d3f54f">twsi</a>                         : 1;
<a name="l07756"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn70xx.html#a060cc0f9ac5a4b01155b3932eef20256">07756</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn70xx.html#a060cc0f9ac5a4b01155b3932eef20256">reserved_46_47</a>               : 2;
<a name="l07757"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn70xx.html#aeb4d2a9145825f30c3ba7dac258a518b">07757</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn70xx.html#aeb4d2a9145825f30c3ba7dac258a518b">gmx_drp</a>                      : 2;
<a name="l07758"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn70xx.html#a06dcde76656d8a4a06cf24bb1de3151c">07758</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn70xx.html#a06dcde76656d8a4a06cf24bb1de3151c">ipd_drp</a>                      : 1;
<a name="l07759"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn70xx.html#a9e8beb606f3d2aa0463bd1f623cbde88">07759</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn70xx.html#a9e8beb606f3d2aa0463bd1f623cbde88">reserved_51_51</a>               : 1;
<a name="l07760"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn70xx.html#a92c4c1ea089ca4aef1b1c9fdddb4c47c">07760</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn70xx.html#a92c4c1ea089ca4aef1b1c9fdddb4c47c">timer</a>                        : 4;
<a name="l07761"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn70xx.html#aed6c897294d142effd3f697f81e52984">07761</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn70xx.html#aed6c897294d142effd3f697f81e52984">reserved_56_56</a>               : 1;
<a name="l07762"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn70xx.html#acb7afdaa9e1c65cb729df3936d85362c">07762</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn70xx.html#acb7afdaa9e1c65cb729df3936d85362c">pcm</a>                          : 1;
<a name="l07763"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn70xx.html#aeda93c7399c71787cafbb4079c58cad1">07763</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn70xx.html#aeda93c7399c71787cafbb4079c58cad1">mpi</a>                          : 1;
<a name="l07764"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn70xx.html#adee34c52ae02aea2278b79af5d474463">07764</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn70xx.html#adee34c52ae02aea2278b79af5d474463">twsi2</a>                        : 1;
<a name="l07765"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn70xx.html#a7aa92c5039000921a9f615b2952f0aec">07765</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn70xx.html#a7aa92c5039000921a9f615b2952f0aec">powiq</a>                        : 1;
<a name="l07766"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn70xx.html#a45c19ba8af31d155c429e760e49dfdf9">07766</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn70xx.html#a45c19ba8af31d155c429e760e49dfdf9">ipdppthr</a>                     : 1;
<a name="l07767"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn70xx.html#afab565e8b42a27e846ed4fb82d982a35">07767</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn70xx.html#afab565e8b42a27e846ed4fb82d982a35">reserved_62_62</a>               : 1;
<a name="l07768"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn70xx.html#ab2044eb072af30e3c022989145015400">07768</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn70xx.html#ab2044eb072af30e3c022989145015400">bootdma</a>                      : 1;
<a name="l07769"></a>07769 <span class="preprocessor">#endif</span>
<a name="l07770"></a>07770 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en4__0__w1c.html#a0350396c6d90e939e6766fa30cb22dd5">cn70xx</a>;
<a name="l07771"></a><a class="code" href="unioncvmx__ciu__intx__en4__0__w1c.html#ace166acd16c5dce793208e4127fd78b2">07771</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cn70xx.html">cvmx_ciu_intx_en4_0_w1c_cn70xx</a> <a class="code" href="unioncvmx__ciu__intx__en4__0__w1c.html#ace166acd16c5dce793208e4127fd78b2">cn70xxp1</a>;
<a name="l07772"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cnf71xx.html">07772</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cnf71xx.html">cvmx_ciu_intx_en4_0_w1c_cnf71xx</a> {
<a name="l07773"></a>07773 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07774"></a>07774 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cnf71xx.html#a60dfbed488cb21cfa9d9aac0ea45837c">bootdma</a>                      : 1;  <span class="comment">/**&lt; Write 1 to clear Boot bus DMA engines Interrupt</span>
<a name="l07775"></a>07775 <span class="comment">                                                         enable */</span>
<a name="l07776"></a>07776     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cnf71xx.html#a487d3de6b521576c2eb8764c40156d0d">reserved_62_62</a>               : 1;
<a name="l07777"></a>07777     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cnf71xx.html#a834e55c1b54fa2a8ef6bec920c12ca19">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; Write 1 to clear IPD per-port counter threshold</span>
<a name="l07778"></a>07778 <span class="comment">                                                         interrupt enable */</span>
<a name="l07779"></a>07779     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cnf71xx.html#a1a4de46ea6417a98d6ed4f9d89d5ec9f">powiq</a>                        : 1;  <span class="comment">/**&lt; Write 1 to clear POW IQ interrupt enable */</span>
<a name="l07780"></a>07780     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cnf71xx.html#ab66aa1f16410e54c0d063ce44499cfb2">twsi2</a>                        : 1;  <span class="comment">/**&lt; Write 1 to clear 2nd TWSI Interrupt enable */</span>
<a name="l07781"></a>07781     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cnf71xx.html#a3fdc2cd0437c44eee84dbf82e3774a8c">mpi</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear MPI/SPI interrupt enable */</span>
<a name="l07782"></a>07782     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cnf71xx.html#a26d837dd5ca406914ecaa8ef1b75f1f8">pcm</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear PCM/TDM interrupt enable */</span>
<a name="l07783"></a>07783     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cnf71xx.html#a856a2ce5ac056edbf1de80143bf444b2">usb</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear USB EHCI or OHCI Interrupt enable */</span>
<a name="l07784"></a>07784     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cnf71xx.html#aa51c6ef344ba879b2294a4225d515db9">timer</a>                        : 4;  <span class="comment">/**&lt; Write 1 to clear General timer interrupt enables */</span>
<a name="l07785"></a>07785     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cnf71xx.html#ab4f367fd975e527b0aa651212864a9c9">reserved_51_51</a>               : 1;
<a name="l07786"></a>07786     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cnf71xx.html#acf8c550c9634eae083ff4f45dc3848fe">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; Write 1 to clear IPD QOS packet drop interrupt</span>
<a name="l07787"></a>07787 <span class="comment">                                                         enable */</span>
<a name="l07788"></a>07788     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cnf71xx.html#aa448cc81a8a006fdf1f030cc973ff810">reserved_49_49</a>               : 1;
<a name="l07789"></a>07789     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cnf71xx.html#a25a2936890b6f22dfb9d85c246af1263">gmx_drp</a>                      : 1;  <span class="comment">/**&lt; Write 1 to clear GMX packet drop interrupt enable */</span>
<a name="l07790"></a>07790     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cnf71xx.html#aedcaea2699fd48dfb71ad81310da0814">trace</a>                        : 1;  <span class="comment">/**&lt; Write 1 to clear Trace buffer interrupt enable */</span>
<a name="l07791"></a>07791     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cnf71xx.html#afc2c7f1f09bbebc2dd991c78b5f5c4e6">rml</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear RML Interrupt enable */</span>
<a name="l07792"></a>07792     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cnf71xx.html#a58c54830ffc115850a051fd7f90416d0">twsi</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear TWSI Interrupt enable */</span>
<a name="l07793"></a>07793     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cnf71xx.html#ac91b9fa3069e62e67120a748726d66c7">reserved_44_44</a>               : 1;
<a name="l07794"></a>07794     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cnf71xx.html#a43219ed974500904d2480bafee9b6dc8">pci_msi</a>                      : 4;  <span class="comment">/**&lt; Write 1s to clear PCIe MSI enables */</span>
<a name="l07795"></a>07795     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cnf71xx.html#a75f9b997a1559d197bd5e44ecf3bc145">pci_int</a>                      : 4;  <span class="comment">/**&lt; Write 1s to clear PCIe INTA/B/C/D enables */</span>
<a name="l07796"></a>07796     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cnf71xx.html#a14f26bf524da20e4a46b37594e7ece85">uart</a>                         : 2;  <span class="comment">/**&lt; Write 1s to clear UART interrupt enables */</span>
<a name="l07797"></a>07797     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cnf71xx.html#a6158f8dea1acf8865d65a5547890e0b2">mbox</a>                         : 2;  <span class="comment">/**&lt; Write 1s to clear mailbox interrupt enables */</span>
<a name="l07798"></a>07798     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cnf71xx.html#ad66e020429d082d4ed4a88c8a4af8865">gpio</a>                         : 16; <span class="comment">/**&lt; Write 1s to clear GPIO interrupt enables */</span>
<a name="l07799"></a>07799     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cnf71xx.html#abcf6d9e81cbc253ae0e129a9503f6885">workq</a>                        : 16; <span class="comment">/**&lt; Write 1s to clear work queue interrupt enables */</span>
<a name="l07800"></a>07800 <span class="preprocessor">#else</span>
<a name="l07801"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cnf71xx.html#abcf6d9e81cbc253ae0e129a9503f6885">07801</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cnf71xx.html#abcf6d9e81cbc253ae0e129a9503f6885">workq</a>                        : 16;
<a name="l07802"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cnf71xx.html#ad66e020429d082d4ed4a88c8a4af8865">07802</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cnf71xx.html#ad66e020429d082d4ed4a88c8a4af8865">gpio</a>                         : 16;
<a name="l07803"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cnf71xx.html#a6158f8dea1acf8865d65a5547890e0b2">07803</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cnf71xx.html#a6158f8dea1acf8865d65a5547890e0b2">mbox</a>                         : 2;
<a name="l07804"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cnf71xx.html#a14f26bf524da20e4a46b37594e7ece85">07804</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cnf71xx.html#a14f26bf524da20e4a46b37594e7ece85">uart</a>                         : 2;
<a name="l07805"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cnf71xx.html#a75f9b997a1559d197bd5e44ecf3bc145">07805</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cnf71xx.html#a75f9b997a1559d197bd5e44ecf3bc145">pci_int</a>                      : 4;
<a name="l07806"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cnf71xx.html#a43219ed974500904d2480bafee9b6dc8">07806</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cnf71xx.html#a43219ed974500904d2480bafee9b6dc8">pci_msi</a>                      : 4;
<a name="l07807"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cnf71xx.html#ac91b9fa3069e62e67120a748726d66c7">07807</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cnf71xx.html#ac91b9fa3069e62e67120a748726d66c7">reserved_44_44</a>               : 1;
<a name="l07808"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cnf71xx.html#a58c54830ffc115850a051fd7f90416d0">07808</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cnf71xx.html#a58c54830ffc115850a051fd7f90416d0">twsi</a>                         : 1;
<a name="l07809"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cnf71xx.html#afc2c7f1f09bbebc2dd991c78b5f5c4e6">07809</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cnf71xx.html#afc2c7f1f09bbebc2dd991c78b5f5c4e6">rml</a>                          : 1;
<a name="l07810"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cnf71xx.html#aedcaea2699fd48dfb71ad81310da0814">07810</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cnf71xx.html#aedcaea2699fd48dfb71ad81310da0814">trace</a>                        : 1;
<a name="l07811"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cnf71xx.html#a25a2936890b6f22dfb9d85c246af1263">07811</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cnf71xx.html#a25a2936890b6f22dfb9d85c246af1263">gmx_drp</a>                      : 1;
<a name="l07812"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cnf71xx.html#aa448cc81a8a006fdf1f030cc973ff810">07812</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cnf71xx.html#aa448cc81a8a006fdf1f030cc973ff810">reserved_49_49</a>               : 1;
<a name="l07813"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cnf71xx.html#acf8c550c9634eae083ff4f45dc3848fe">07813</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cnf71xx.html#acf8c550c9634eae083ff4f45dc3848fe">ipd_drp</a>                      : 1;
<a name="l07814"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cnf71xx.html#ab4f367fd975e527b0aa651212864a9c9">07814</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cnf71xx.html#ab4f367fd975e527b0aa651212864a9c9">reserved_51_51</a>               : 1;
<a name="l07815"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cnf71xx.html#aa51c6ef344ba879b2294a4225d515db9">07815</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cnf71xx.html#aa51c6ef344ba879b2294a4225d515db9">timer</a>                        : 4;
<a name="l07816"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cnf71xx.html#a856a2ce5ac056edbf1de80143bf444b2">07816</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cnf71xx.html#a856a2ce5ac056edbf1de80143bf444b2">usb</a>                          : 1;
<a name="l07817"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cnf71xx.html#a26d837dd5ca406914ecaa8ef1b75f1f8">07817</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cnf71xx.html#a26d837dd5ca406914ecaa8ef1b75f1f8">pcm</a>                          : 1;
<a name="l07818"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cnf71xx.html#a3fdc2cd0437c44eee84dbf82e3774a8c">07818</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cnf71xx.html#a3fdc2cd0437c44eee84dbf82e3774a8c">mpi</a>                          : 1;
<a name="l07819"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cnf71xx.html#ab66aa1f16410e54c0d063ce44499cfb2">07819</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cnf71xx.html#ab66aa1f16410e54c0d063ce44499cfb2">twsi2</a>                        : 1;
<a name="l07820"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cnf71xx.html#a1a4de46ea6417a98d6ed4f9d89d5ec9f">07820</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cnf71xx.html#a1a4de46ea6417a98d6ed4f9d89d5ec9f">powiq</a>                        : 1;
<a name="l07821"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cnf71xx.html#a834e55c1b54fa2a8ef6bec920c12ca19">07821</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cnf71xx.html#a834e55c1b54fa2a8ef6bec920c12ca19">ipdppthr</a>                     : 1;
<a name="l07822"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cnf71xx.html#a487d3de6b521576c2eb8764c40156d0d">07822</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cnf71xx.html#a487d3de6b521576c2eb8764c40156d0d">reserved_62_62</a>               : 1;
<a name="l07823"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cnf71xx.html#a60dfbed488cb21cfa9d9aac0ea45837c">07823</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1c_1_1cvmx__ciu__intx__en4__0__w1c__cnf71xx.html#a60dfbed488cb21cfa9d9aac0ea45837c">bootdma</a>                      : 1;
<a name="l07824"></a>07824 <span class="preprocessor">#endif</span>
<a name="l07825"></a>07825 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en4__0__w1c.html#ad824bfb5d58c27d0e2367294aaea39d8">cnf71xx</a>;
<a name="l07826"></a>07826 };
<a name="l07827"></a><a class="code" href="cvmx-ciu-defs_8h.html#a7296852a446fd51a9a4a832b3384dcd6">07827</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__intx__en4__0__w1c.html" title="cvmx_ciu_int::_en4_0_w1c">cvmx_ciu_intx_en4_0_w1c</a> <a class="code" href="unioncvmx__ciu__intx__en4__0__w1c.html" title="cvmx_ciu_int::_en4_0_w1c">cvmx_ciu_intx_en4_0_w1c_t</a>;
<a name="l07828"></a>07828 <span class="comment"></span>
<a name="l07829"></a>07829 <span class="comment">/**</span>
<a name="l07830"></a>07830 <span class="comment"> * cvmx_ciu_int#_en4_0_w1s</span>
<a name="l07831"></a>07831 <span class="comment"> *</span>
<a name="l07832"></a>07832 <span class="comment"> * Write-1-to-set version of the CIU_INTX_EN4_0 register, read back corresponding CIU_INTX_EN4_0</span>
<a name="l07833"></a>07833 <span class="comment"> * value.</span>
<a name="l07834"></a>07834 <span class="comment"> */</span>
<a name="l07835"></a><a class="code" href="unioncvmx__ciu__intx__en4__0__w1s.html">07835</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__intx__en4__0__w1s.html" title="cvmx_ciu_int::_en4_0_w1s">cvmx_ciu_intx_en4_0_w1s</a> {
<a name="l07836"></a><a class="code" href="unioncvmx__ciu__intx__en4__0__w1s.html#afabedc394bba7124577c887f712a05bb">07836</a>     uint64_t <a class="code" href="unioncvmx__ciu__intx__en4__0__w1s.html#afabedc394bba7124577c887f712a05bb">u64</a>;
<a name="l07837"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__s.html">07837</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__s.html">cvmx_ciu_intx_en4_0_w1s_s</a> {
<a name="l07838"></a>07838 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07839"></a>07839 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__s.html#a276df5834abe2388494ce75fd9f2d490">bootdma</a>                      : 1;  <span class="comment">/**&lt; Write 1 to set Boot bus DMA engines Interrupt</span>
<a name="l07840"></a>07840 <span class="comment">                                                         enable */</span>
<a name="l07841"></a>07841     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__s.html#accc016b89cf8aef01423873a42ce0a11">mii</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set RGMII/MII/MIX Interface 0 Interrupt</span>
<a name="l07842"></a>07842 <span class="comment">                                                         enable */</span>
<a name="l07843"></a>07843     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__s.html#afb6c89735af2d7fb1318ab2333488b13">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; Write 1 to set IPD per-port counter threshold</span>
<a name="l07844"></a>07844 <span class="comment">                                                         interrupt enable */</span>
<a name="l07845"></a>07845     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__s.html#aea46cdf6914907051fb343fd6a2fb58c">powiq</a>                        : 1;  <span class="comment">/**&lt; Write 1 to set POW IQ interrupt enable */</span>
<a name="l07846"></a>07846     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__s.html#a3dd1c315529bbc796f2f73cff3885d5f">twsi2</a>                        : 1;  <span class="comment">/**&lt; Write 1 to set 2nd TWSI Interrupt enable */</span>
<a name="l07847"></a>07847     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__s.html#a95dd68d05680a74067d44e65ca48d46d">mpi</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set MPI/SPI interrupt enable */</span>
<a name="l07848"></a>07848     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__s.html#a111598592933e5ce77cb72a5939d1717">pcm</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set PCM/TDM interrupt enable */</span>
<a name="l07849"></a>07849     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__s.html#aa11143b1fcddbdd90e71010b2387248a">usb</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set USB EHCI or OHCI Interrupt enable */</span>
<a name="l07850"></a>07850     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__s.html#a100b41a3353ed5165d83c1702299180f">timer</a>                        : 4;  <span class="comment">/**&lt; Write 1 to set General timer interrupt enables */</span>
<a name="l07851"></a>07851     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__s.html#ae096da3172da797024594c5af5625fa6">key_zero</a>                     : 1;  <span class="comment">/**&lt; Key Zeroization interrupt */</span>
<a name="l07852"></a>07852     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__s.html#ad1350b01c785acb15bea9f240cea4655">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; Write 1 to set IPD QOS packet drop interrupt</span>
<a name="l07853"></a>07853 <span class="comment">                                                         enable */</span>
<a name="l07854"></a>07854     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__s.html#ad7ca104400904d98e91407a64bba8e2c">gmx_drp</a>                      : 2;  <span class="comment">/**&lt; Write 1 to set GMX packet drop interrupt enable */</span>
<a name="l07855"></a>07855     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__s.html#a5c749f2862ca111e5b4b755cf87a6aff">trace</a>                        : 1;  <span class="comment">/**&lt; Write 1 to set Trace buffer interrupt enable */</span>
<a name="l07856"></a>07856     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__s.html#a14985e7d7a7867b09254d82a091b61fc">rml</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set RML Interrupt enable */</span>
<a name="l07857"></a>07857     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__s.html#ad5c798282b3cf624786e4348ad371512">twsi</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set TWSI Interrupt enable */</span>
<a name="l07858"></a>07858     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__s.html#a3cb7573f17df7505cd67c78db166abfd">reserved_44_44</a>               : 1;
<a name="l07859"></a>07859     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__s.html#a7332ebcdebe4d084cd480511d26f624f">pci_msi</a>                      : 4;  <span class="comment">/**&lt; Write 1s to set PCIe MSI enables */</span>
<a name="l07860"></a>07860     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__s.html#a925d61b5b6f152b56acf7f90b80a49cf">pci_int</a>                      : 4;  <span class="comment">/**&lt; Write 1s to set PCIe INTA/B/C/D enables */</span>
<a name="l07861"></a>07861     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__s.html#ab2474c61780278e31e529b5dd868004e">uart</a>                         : 2;  <span class="comment">/**&lt; Write 1s to set UART interrupt enables */</span>
<a name="l07862"></a>07862     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__s.html#a72d3aad3a980137a003cbc31327972d1">mbox</a>                         : 2;  <span class="comment">/**&lt; Write 1s to set mailbox interrupt enables */</span>
<a name="l07863"></a>07863     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__s.html#adebf986d9ea15640facba5847dd0babd">gpio</a>                         : 16; <span class="comment">/**&lt; Write 1s to set GPIO interrupt enables */</span>
<a name="l07864"></a>07864     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__s.html#add5abfe573f6706ec53d55087d0ae11c">workq</a>                        : 16; <span class="comment">/**&lt; Write 1s to set work queue interrupt enables */</span>
<a name="l07865"></a>07865 <span class="preprocessor">#else</span>
<a name="l07866"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__s.html#add5abfe573f6706ec53d55087d0ae11c">07866</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__s.html#add5abfe573f6706ec53d55087d0ae11c">workq</a>                        : 16;
<a name="l07867"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__s.html#adebf986d9ea15640facba5847dd0babd">07867</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__s.html#adebf986d9ea15640facba5847dd0babd">gpio</a>                         : 16;
<a name="l07868"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__s.html#a72d3aad3a980137a003cbc31327972d1">07868</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__s.html#a72d3aad3a980137a003cbc31327972d1">mbox</a>                         : 2;
<a name="l07869"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__s.html#ab2474c61780278e31e529b5dd868004e">07869</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__s.html#ab2474c61780278e31e529b5dd868004e">uart</a>                         : 2;
<a name="l07870"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__s.html#a925d61b5b6f152b56acf7f90b80a49cf">07870</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__s.html#a925d61b5b6f152b56acf7f90b80a49cf">pci_int</a>                      : 4;
<a name="l07871"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__s.html#a7332ebcdebe4d084cd480511d26f624f">07871</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__s.html#a7332ebcdebe4d084cd480511d26f624f">pci_msi</a>                      : 4;
<a name="l07872"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__s.html#a3cb7573f17df7505cd67c78db166abfd">07872</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__s.html#a3cb7573f17df7505cd67c78db166abfd">reserved_44_44</a>               : 1;
<a name="l07873"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__s.html#ad5c798282b3cf624786e4348ad371512">07873</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__s.html#ad5c798282b3cf624786e4348ad371512">twsi</a>                         : 1;
<a name="l07874"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__s.html#a14985e7d7a7867b09254d82a091b61fc">07874</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__s.html#a14985e7d7a7867b09254d82a091b61fc">rml</a>                          : 1;
<a name="l07875"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__s.html#a5c749f2862ca111e5b4b755cf87a6aff">07875</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__s.html#a5c749f2862ca111e5b4b755cf87a6aff">trace</a>                        : 1;
<a name="l07876"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__s.html#ad7ca104400904d98e91407a64bba8e2c">07876</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__s.html#ad7ca104400904d98e91407a64bba8e2c">gmx_drp</a>                      : 2;
<a name="l07877"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__s.html#ad1350b01c785acb15bea9f240cea4655">07877</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__s.html#ad1350b01c785acb15bea9f240cea4655">ipd_drp</a>                      : 1;
<a name="l07878"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__s.html#ae096da3172da797024594c5af5625fa6">07878</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__s.html#ae096da3172da797024594c5af5625fa6">key_zero</a>                     : 1;
<a name="l07879"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__s.html#a100b41a3353ed5165d83c1702299180f">07879</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__s.html#a100b41a3353ed5165d83c1702299180f">timer</a>                        : 4;
<a name="l07880"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__s.html#aa11143b1fcddbdd90e71010b2387248a">07880</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__s.html#aa11143b1fcddbdd90e71010b2387248a">usb</a>                          : 1;
<a name="l07881"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__s.html#a111598592933e5ce77cb72a5939d1717">07881</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__s.html#a111598592933e5ce77cb72a5939d1717">pcm</a>                          : 1;
<a name="l07882"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__s.html#a95dd68d05680a74067d44e65ca48d46d">07882</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__s.html#a95dd68d05680a74067d44e65ca48d46d">mpi</a>                          : 1;
<a name="l07883"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__s.html#a3dd1c315529bbc796f2f73cff3885d5f">07883</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__s.html#a3dd1c315529bbc796f2f73cff3885d5f">twsi2</a>                        : 1;
<a name="l07884"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__s.html#aea46cdf6914907051fb343fd6a2fb58c">07884</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__s.html#aea46cdf6914907051fb343fd6a2fb58c">powiq</a>                        : 1;
<a name="l07885"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__s.html#afb6c89735af2d7fb1318ab2333488b13">07885</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__s.html#afb6c89735af2d7fb1318ab2333488b13">ipdppthr</a>                     : 1;
<a name="l07886"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__s.html#accc016b89cf8aef01423873a42ce0a11">07886</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__s.html#accc016b89cf8aef01423873a42ce0a11">mii</a>                          : 1;
<a name="l07887"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__s.html#a276df5834abe2388494ce75fd9f2d490">07887</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__s.html#a276df5834abe2388494ce75fd9f2d490">bootdma</a>                      : 1;
<a name="l07888"></a>07888 <span class="preprocessor">#endif</span>
<a name="l07889"></a>07889 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en4__0__w1s.html#a23a1ac8a98294f613191311a887821f0">s</a>;
<a name="l07890"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn52xx.html">07890</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn52xx.html">cvmx_ciu_intx_en4_0_w1s_cn52xx</a> {
<a name="l07891"></a>07891 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07892"></a>07892 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn52xx.html#a683f3232d861fd346d7d68f9b0698b3e">bootdma</a>                      : 1;  <span class="comment">/**&lt; Boot bus DMA engines Interrupt */</span>
<a name="l07893"></a>07893     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn52xx.html#aff0174040f6b6baed1f4233688bdf9a0">mii</a>                          : 1;  <span class="comment">/**&lt; MII Interface Interrupt */</span>
<a name="l07894"></a>07894     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn52xx.html#ae9404bfc7101ac28b6a4a4ab00a54d55">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; IPD per-port counter threshold interrupt */</span>
<a name="l07895"></a>07895     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn52xx.html#aab4c92d9bdfda0905a13443515f0c73a">powiq</a>                        : 1;  <span class="comment">/**&lt; POW IQ interrupt */</span>
<a name="l07896"></a>07896     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn52xx.html#a44753d66e5c8a18b2a747fdba125c714">twsi2</a>                        : 1;  <span class="comment">/**&lt; 2nd TWSI Interrupt */</span>
<a name="l07897"></a>07897     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn52xx.html#a0c558c3e3b17546c0ddb04e802a38bba">reserved_57_58</a>               : 2;
<a name="l07898"></a>07898     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn52xx.html#afc73b3ac5591c4f238635779dcfde8c8">usb</a>                          : 1;  <span class="comment">/**&lt; USB Interrupt */</span>
<a name="l07899"></a>07899     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn52xx.html#a0eb9b760a5c85f1e8d2c0c02d28cf341">timer</a>                        : 4;  <span class="comment">/**&lt; General timer interrupts */</span>
<a name="l07900"></a>07900     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn52xx.html#aca4e81d316a80a9ffd97427478bb6d87">reserved_51_51</a>               : 1;
<a name="l07901"></a>07901     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn52xx.html#a3c1a7cc374b73c73335d30e9b67ff25f">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; IPD QOS packet drop */</span>
<a name="l07902"></a>07902     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn52xx.html#a8d433edd56e45c79a0a01041cc873166">reserved_49_49</a>               : 1;
<a name="l07903"></a>07903     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn52xx.html#ac4379b4fe670ad5deabad451ddcfd0a5">gmx_drp</a>                      : 1;  <span class="comment">/**&lt; GMX packet drop */</span>
<a name="l07904"></a>07904     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn52xx.html#aef0633c2936c59cdd8e601b434b699ae">trace</a>                        : 1;  <span class="comment">/**&lt; L2C has the CMB trace buffer */</span>
<a name="l07905"></a>07905     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn52xx.html#ae120235ed1b45104c73c06af3301f604">rml</a>                          : 1;  <span class="comment">/**&lt; RML Interrupt */</span>
<a name="l07906"></a>07906     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn52xx.html#a6abad0f9430843c1170c50641ae39e08">twsi</a>                         : 1;  <span class="comment">/**&lt; TWSI Interrupt */</span>
<a name="l07907"></a>07907     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn52xx.html#a2b125c7bb03685ad171793e9ca008efa">reserved_44_44</a>               : 1;
<a name="l07908"></a>07908     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn52xx.html#a02492ee561cd901da7f5f2eb3f54d573">pci_msi</a>                      : 4;  <span class="comment">/**&lt; PCI MSI */</span>
<a name="l07909"></a>07909     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn52xx.html#a0a907a0f93c56990157523f1e499725f">pci_int</a>                      : 4;  <span class="comment">/**&lt; PCI INTA/B/C/D */</span>
<a name="l07910"></a>07910     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn52xx.html#aaa97e09d9e85e24a9f2d2c71ecc8b9be">uart</a>                         : 2;  <span class="comment">/**&lt; Two UART interrupts */</span>
<a name="l07911"></a>07911     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn52xx.html#ad69f8dd690bb169c9b616f190273bfb3">mbox</a>                         : 2;  <span class="comment">/**&lt; Two mailbox/PCI interrupts */</span>
<a name="l07912"></a>07912     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn52xx.html#a7f8bd380cca7a8eb75b3a1fbedfedf8d">gpio</a>                         : 16; <span class="comment">/**&lt; 16 GPIO interrupts */</span>
<a name="l07913"></a>07913     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn52xx.html#aa02e41989d5a6ec04ddf300db67da7c6">workq</a>                        : 16; <span class="comment">/**&lt; 16 work queue interrupts */</span>
<a name="l07914"></a>07914 <span class="preprocessor">#else</span>
<a name="l07915"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn52xx.html#aa02e41989d5a6ec04ddf300db67da7c6">07915</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn52xx.html#aa02e41989d5a6ec04ddf300db67da7c6">workq</a>                        : 16;
<a name="l07916"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn52xx.html#a7f8bd380cca7a8eb75b3a1fbedfedf8d">07916</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn52xx.html#a7f8bd380cca7a8eb75b3a1fbedfedf8d">gpio</a>                         : 16;
<a name="l07917"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn52xx.html#ad69f8dd690bb169c9b616f190273bfb3">07917</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn52xx.html#ad69f8dd690bb169c9b616f190273bfb3">mbox</a>                         : 2;
<a name="l07918"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn52xx.html#aaa97e09d9e85e24a9f2d2c71ecc8b9be">07918</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn52xx.html#aaa97e09d9e85e24a9f2d2c71ecc8b9be">uart</a>                         : 2;
<a name="l07919"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn52xx.html#a0a907a0f93c56990157523f1e499725f">07919</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn52xx.html#a0a907a0f93c56990157523f1e499725f">pci_int</a>                      : 4;
<a name="l07920"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn52xx.html#a02492ee561cd901da7f5f2eb3f54d573">07920</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn52xx.html#a02492ee561cd901da7f5f2eb3f54d573">pci_msi</a>                      : 4;
<a name="l07921"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn52xx.html#a2b125c7bb03685ad171793e9ca008efa">07921</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn52xx.html#a2b125c7bb03685ad171793e9ca008efa">reserved_44_44</a>               : 1;
<a name="l07922"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn52xx.html#a6abad0f9430843c1170c50641ae39e08">07922</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn52xx.html#a6abad0f9430843c1170c50641ae39e08">twsi</a>                         : 1;
<a name="l07923"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn52xx.html#ae120235ed1b45104c73c06af3301f604">07923</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn52xx.html#ae120235ed1b45104c73c06af3301f604">rml</a>                          : 1;
<a name="l07924"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn52xx.html#aef0633c2936c59cdd8e601b434b699ae">07924</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn52xx.html#aef0633c2936c59cdd8e601b434b699ae">trace</a>                        : 1;
<a name="l07925"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn52xx.html#ac4379b4fe670ad5deabad451ddcfd0a5">07925</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn52xx.html#ac4379b4fe670ad5deabad451ddcfd0a5">gmx_drp</a>                      : 1;
<a name="l07926"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn52xx.html#a8d433edd56e45c79a0a01041cc873166">07926</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn52xx.html#a8d433edd56e45c79a0a01041cc873166">reserved_49_49</a>               : 1;
<a name="l07927"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn52xx.html#a3c1a7cc374b73c73335d30e9b67ff25f">07927</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn52xx.html#a3c1a7cc374b73c73335d30e9b67ff25f">ipd_drp</a>                      : 1;
<a name="l07928"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn52xx.html#aca4e81d316a80a9ffd97427478bb6d87">07928</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn52xx.html#aca4e81d316a80a9ffd97427478bb6d87">reserved_51_51</a>               : 1;
<a name="l07929"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn52xx.html#a0eb9b760a5c85f1e8d2c0c02d28cf341">07929</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn52xx.html#a0eb9b760a5c85f1e8d2c0c02d28cf341">timer</a>                        : 4;
<a name="l07930"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn52xx.html#afc73b3ac5591c4f238635779dcfde8c8">07930</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn52xx.html#afc73b3ac5591c4f238635779dcfde8c8">usb</a>                          : 1;
<a name="l07931"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn52xx.html#a0c558c3e3b17546c0ddb04e802a38bba">07931</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn52xx.html#a0c558c3e3b17546c0ddb04e802a38bba">reserved_57_58</a>               : 2;
<a name="l07932"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn52xx.html#a44753d66e5c8a18b2a747fdba125c714">07932</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn52xx.html#a44753d66e5c8a18b2a747fdba125c714">twsi2</a>                        : 1;
<a name="l07933"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn52xx.html#aab4c92d9bdfda0905a13443515f0c73a">07933</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn52xx.html#aab4c92d9bdfda0905a13443515f0c73a">powiq</a>                        : 1;
<a name="l07934"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn52xx.html#ae9404bfc7101ac28b6a4a4ab00a54d55">07934</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn52xx.html#ae9404bfc7101ac28b6a4a4ab00a54d55">ipdppthr</a>                     : 1;
<a name="l07935"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn52xx.html#aff0174040f6b6baed1f4233688bdf9a0">07935</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn52xx.html#aff0174040f6b6baed1f4233688bdf9a0">mii</a>                          : 1;
<a name="l07936"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn52xx.html#a683f3232d861fd346d7d68f9b0698b3e">07936</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn52xx.html#a683f3232d861fd346d7d68f9b0698b3e">bootdma</a>                      : 1;
<a name="l07937"></a>07937 <span class="preprocessor">#endif</span>
<a name="l07938"></a>07938 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en4__0__w1s.html#a60418895266f402761ce44a628b126ec">cn52xx</a>;
<a name="l07939"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn56xx.html">07939</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn56xx.html">cvmx_ciu_intx_en4_0_w1s_cn56xx</a> {
<a name="l07940"></a>07940 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07941"></a>07941 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn56xx.html#a4a3eaf62080799c82824ce24c27f8f3e">bootdma</a>                      : 1;  <span class="comment">/**&lt; Boot bus DMA engines Interrupt */</span>
<a name="l07942"></a>07942     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn56xx.html#a97e1ded527c222eb149c0111b90a36da">mii</a>                          : 1;  <span class="comment">/**&lt; MII Interface Interrupt */</span>
<a name="l07943"></a>07943     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn56xx.html#a16f05bba7110d44f1c467e422575f601">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; IPD per-port counter threshold interrupt */</span>
<a name="l07944"></a>07944     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn56xx.html#aa17ae259edb28d0a701a7b319b94360d">powiq</a>                        : 1;  <span class="comment">/**&lt; POW IQ interrupt */</span>
<a name="l07945"></a>07945     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn56xx.html#a88b8a5cdeb14f2d0cb3d2ff6cb2374be">twsi2</a>                        : 1;  <span class="comment">/**&lt; 2nd TWSI Interrupt */</span>
<a name="l07946"></a>07946     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn56xx.html#aa77d81972f088181c79a1f7e3fcfaab0">reserved_57_58</a>               : 2;
<a name="l07947"></a>07947     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn56xx.html#a8a2eb8cf6b09ea90444587523a7f464d">usb</a>                          : 1;  <span class="comment">/**&lt; USB Interrupt */</span>
<a name="l07948"></a>07948     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn56xx.html#a59ffd74ab32e56ebaf9b6a67dcd1727b">timer</a>                        : 4;  <span class="comment">/**&lt; General timer interrupts */</span>
<a name="l07949"></a>07949     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn56xx.html#a1e00e690353739b3e3d773b6e33c99d6">key_zero</a>                     : 1;  <span class="comment">/**&lt; Key Zeroization interrupt */</span>
<a name="l07950"></a>07950     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn56xx.html#a4edaa329d53ec7a9abfc9744a6489198">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; IPD QOS packet drop */</span>
<a name="l07951"></a>07951     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn56xx.html#ab5e1f33d77efcc4e2975fa6f627e1ba4">gmx_drp</a>                      : 2;  <span class="comment">/**&lt; GMX packet drop */</span>
<a name="l07952"></a>07952     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn56xx.html#afe22c115e615bc8bdc6c1a6c666e6ff9">trace</a>                        : 1;  <span class="comment">/**&lt; L2C has the CMB trace buffer */</span>
<a name="l07953"></a>07953     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn56xx.html#a9b017e8a7e88b245ba1ae382b95c40f1">rml</a>                          : 1;  <span class="comment">/**&lt; RML Interrupt */</span>
<a name="l07954"></a>07954     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn56xx.html#aee2836f99c2a152bf1712d3477c708e9">twsi</a>                         : 1;  <span class="comment">/**&lt; TWSI Interrupt */</span>
<a name="l07955"></a>07955     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn56xx.html#a7c94ea1a559bbd433d5dcc8b8487ac74">reserved_44_44</a>               : 1;
<a name="l07956"></a>07956     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn56xx.html#a20bd9af6f5a0c8e4e904fe1e2f10e642">pci_msi</a>                      : 4;  <span class="comment">/**&lt; PCI MSI */</span>
<a name="l07957"></a>07957     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn56xx.html#a713efd9345a20101d26784f6280ebb8c">pci_int</a>                      : 4;  <span class="comment">/**&lt; PCI INTA/B/C/D */</span>
<a name="l07958"></a>07958     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn56xx.html#af971148d4de80d41be36352919b29a89">uart</a>                         : 2;  <span class="comment">/**&lt; Two UART interrupts */</span>
<a name="l07959"></a>07959     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn56xx.html#adf720b80bc07fc650c253bb378ba35ea">mbox</a>                         : 2;  <span class="comment">/**&lt; Two mailbox/PCI interrupts */</span>
<a name="l07960"></a>07960     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn56xx.html#aab3d28333cbd6e6da589343fc67842e8">gpio</a>                         : 16; <span class="comment">/**&lt; 16 GPIO interrupts */</span>
<a name="l07961"></a>07961     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn56xx.html#a1f61b0e20eba7459b972210a2beeebfe">workq</a>                        : 16; <span class="comment">/**&lt; 16 work queue interrupts */</span>
<a name="l07962"></a>07962 <span class="preprocessor">#else</span>
<a name="l07963"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn56xx.html#a1f61b0e20eba7459b972210a2beeebfe">07963</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn56xx.html#a1f61b0e20eba7459b972210a2beeebfe">workq</a>                        : 16;
<a name="l07964"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn56xx.html#aab3d28333cbd6e6da589343fc67842e8">07964</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn56xx.html#aab3d28333cbd6e6da589343fc67842e8">gpio</a>                         : 16;
<a name="l07965"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn56xx.html#adf720b80bc07fc650c253bb378ba35ea">07965</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn56xx.html#adf720b80bc07fc650c253bb378ba35ea">mbox</a>                         : 2;
<a name="l07966"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn56xx.html#af971148d4de80d41be36352919b29a89">07966</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn56xx.html#af971148d4de80d41be36352919b29a89">uart</a>                         : 2;
<a name="l07967"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn56xx.html#a713efd9345a20101d26784f6280ebb8c">07967</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn56xx.html#a713efd9345a20101d26784f6280ebb8c">pci_int</a>                      : 4;
<a name="l07968"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn56xx.html#a20bd9af6f5a0c8e4e904fe1e2f10e642">07968</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn56xx.html#a20bd9af6f5a0c8e4e904fe1e2f10e642">pci_msi</a>                      : 4;
<a name="l07969"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn56xx.html#a7c94ea1a559bbd433d5dcc8b8487ac74">07969</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn56xx.html#a7c94ea1a559bbd433d5dcc8b8487ac74">reserved_44_44</a>               : 1;
<a name="l07970"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn56xx.html#aee2836f99c2a152bf1712d3477c708e9">07970</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn56xx.html#aee2836f99c2a152bf1712d3477c708e9">twsi</a>                         : 1;
<a name="l07971"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn56xx.html#a9b017e8a7e88b245ba1ae382b95c40f1">07971</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn56xx.html#a9b017e8a7e88b245ba1ae382b95c40f1">rml</a>                          : 1;
<a name="l07972"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn56xx.html#afe22c115e615bc8bdc6c1a6c666e6ff9">07972</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn56xx.html#afe22c115e615bc8bdc6c1a6c666e6ff9">trace</a>                        : 1;
<a name="l07973"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn56xx.html#ab5e1f33d77efcc4e2975fa6f627e1ba4">07973</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn56xx.html#ab5e1f33d77efcc4e2975fa6f627e1ba4">gmx_drp</a>                      : 2;
<a name="l07974"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn56xx.html#a4edaa329d53ec7a9abfc9744a6489198">07974</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn56xx.html#a4edaa329d53ec7a9abfc9744a6489198">ipd_drp</a>                      : 1;
<a name="l07975"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn56xx.html#a1e00e690353739b3e3d773b6e33c99d6">07975</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn56xx.html#a1e00e690353739b3e3d773b6e33c99d6">key_zero</a>                     : 1;
<a name="l07976"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn56xx.html#a59ffd74ab32e56ebaf9b6a67dcd1727b">07976</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn56xx.html#a59ffd74ab32e56ebaf9b6a67dcd1727b">timer</a>                        : 4;
<a name="l07977"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn56xx.html#a8a2eb8cf6b09ea90444587523a7f464d">07977</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn56xx.html#a8a2eb8cf6b09ea90444587523a7f464d">usb</a>                          : 1;
<a name="l07978"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn56xx.html#aa77d81972f088181c79a1f7e3fcfaab0">07978</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn56xx.html#aa77d81972f088181c79a1f7e3fcfaab0">reserved_57_58</a>               : 2;
<a name="l07979"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn56xx.html#a88b8a5cdeb14f2d0cb3d2ff6cb2374be">07979</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn56xx.html#a88b8a5cdeb14f2d0cb3d2ff6cb2374be">twsi2</a>                        : 1;
<a name="l07980"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn56xx.html#aa17ae259edb28d0a701a7b319b94360d">07980</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn56xx.html#aa17ae259edb28d0a701a7b319b94360d">powiq</a>                        : 1;
<a name="l07981"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn56xx.html#a16f05bba7110d44f1c467e422575f601">07981</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn56xx.html#a16f05bba7110d44f1c467e422575f601">ipdppthr</a>                     : 1;
<a name="l07982"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn56xx.html#a97e1ded527c222eb149c0111b90a36da">07982</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn56xx.html#a97e1ded527c222eb149c0111b90a36da">mii</a>                          : 1;
<a name="l07983"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn56xx.html#a4a3eaf62080799c82824ce24c27f8f3e">07983</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn56xx.html#a4a3eaf62080799c82824ce24c27f8f3e">bootdma</a>                      : 1;
<a name="l07984"></a>07984 <span class="preprocessor">#endif</span>
<a name="l07985"></a>07985 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en4__0__w1s.html#a42d27a4e5565b6d586ea28dfff8d23b7">cn56xx</a>;
<a name="l07986"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn58xx.html">07986</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn58xx.html">cvmx_ciu_intx_en4_0_w1s_cn58xx</a> {
<a name="l07987"></a>07987 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07988"></a>07988 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn58xx.html#ab05c6127c259dda2bb51ab8d9169f888">reserved_56_63</a>               : 8;
<a name="l07989"></a>07989     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn58xx.html#afb620e12c374efe348a536ab75b9d568">timer</a>                        : 4;  <span class="comment">/**&lt; General timer interrupts */</span>
<a name="l07990"></a>07990     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn58xx.html#a544428634597ec43723d04ea3d992359">key_zero</a>                     : 1;  <span class="comment">/**&lt; Key Zeroization interrupt */</span>
<a name="l07991"></a>07991     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn58xx.html#ad98c625d940934cdbb6179bd2208e7b9">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; IPD QOS packet drop */</span>
<a name="l07992"></a>07992     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn58xx.html#a98efae5fc8766f8aced21d919ea4f1b7">gmx_drp</a>                      : 2;  <span class="comment">/**&lt; GMX packet drop */</span>
<a name="l07993"></a>07993     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn58xx.html#afd6a202ad0e1a49731be580c3de9d2fd">trace</a>                        : 1;  <span class="comment">/**&lt; L2C has the CMB trace buffer */</span>
<a name="l07994"></a>07994     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn58xx.html#a9f1607d6584e99cd38b2f41a7917c49f">rml</a>                          : 1;  <span class="comment">/**&lt; RML Interrupt */</span>
<a name="l07995"></a>07995     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn58xx.html#a0fcf06ad8fadc885155311347e77aff4">twsi</a>                         : 1;  <span class="comment">/**&lt; TWSI Interrupt */</span>
<a name="l07996"></a>07996     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn58xx.html#a7cf85d33e7e4a8e851c157933e0945c8">reserved_44_44</a>               : 1;
<a name="l07997"></a>07997     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn58xx.html#ab6d23a993498ad494147d3ef348f52f9">pci_msi</a>                      : 4;  <span class="comment">/**&lt; PCI MSI */</span>
<a name="l07998"></a>07998     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn58xx.html#a0c23a823d0258144a3e38b3256e5e1ac">pci_int</a>                      : 4;  <span class="comment">/**&lt; PCI INTA/B/C/D */</span>
<a name="l07999"></a>07999     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn58xx.html#a383f80ebdd91306a2e0d00e4b04fd320">uart</a>                         : 2;  <span class="comment">/**&lt; Two UART interrupts */</span>
<a name="l08000"></a>08000     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn58xx.html#a61d68ed4bb592b5a3a99e85f5942fda9">mbox</a>                         : 2;  <span class="comment">/**&lt; Two mailbox/PCI interrupts */</span>
<a name="l08001"></a>08001     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn58xx.html#a758bcb0a6de67f9f3aab8c2e84792c99">gpio</a>                         : 16; <span class="comment">/**&lt; 16 GPIO interrupts */</span>
<a name="l08002"></a>08002     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn58xx.html#a1b1fe1fca60f17e3e98b2916a4ab3f07">workq</a>                        : 16; <span class="comment">/**&lt; 16 work queue interrupts */</span>
<a name="l08003"></a>08003 <span class="preprocessor">#else</span>
<a name="l08004"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn58xx.html#a1b1fe1fca60f17e3e98b2916a4ab3f07">08004</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn58xx.html#a1b1fe1fca60f17e3e98b2916a4ab3f07">workq</a>                        : 16;
<a name="l08005"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn58xx.html#a758bcb0a6de67f9f3aab8c2e84792c99">08005</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn58xx.html#a758bcb0a6de67f9f3aab8c2e84792c99">gpio</a>                         : 16;
<a name="l08006"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn58xx.html#a61d68ed4bb592b5a3a99e85f5942fda9">08006</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn58xx.html#a61d68ed4bb592b5a3a99e85f5942fda9">mbox</a>                         : 2;
<a name="l08007"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn58xx.html#a383f80ebdd91306a2e0d00e4b04fd320">08007</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn58xx.html#a383f80ebdd91306a2e0d00e4b04fd320">uart</a>                         : 2;
<a name="l08008"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn58xx.html#a0c23a823d0258144a3e38b3256e5e1ac">08008</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn58xx.html#a0c23a823d0258144a3e38b3256e5e1ac">pci_int</a>                      : 4;
<a name="l08009"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn58xx.html#ab6d23a993498ad494147d3ef348f52f9">08009</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn58xx.html#ab6d23a993498ad494147d3ef348f52f9">pci_msi</a>                      : 4;
<a name="l08010"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn58xx.html#a7cf85d33e7e4a8e851c157933e0945c8">08010</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn58xx.html#a7cf85d33e7e4a8e851c157933e0945c8">reserved_44_44</a>               : 1;
<a name="l08011"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn58xx.html#a0fcf06ad8fadc885155311347e77aff4">08011</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn58xx.html#a0fcf06ad8fadc885155311347e77aff4">twsi</a>                         : 1;
<a name="l08012"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn58xx.html#a9f1607d6584e99cd38b2f41a7917c49f">08012</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn58xx.html#a9f1607d6584e99cd38b2f41a7917c49f">rml</a>                          : 1;
<a name="l08013"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn58xx.html#afd6a202ad0e1a49731be580c3de9d2fd">08013</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn58xx.html#afd6a202ad0e1a49731be580c3de9d2fd">trace</a>                        : 1;
<a name="l08014"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn58xx.html#a98efae5fc8766f8aced21d919ea4f1b7">08014</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn58xx.html#a98efae5fc8766f8aced21d919ea4f1b7">gmx_drp</a>                      : 2;
<a name="l08015"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn58xx.html#ad98c625d940934cdbb6179bd2208e7b9">08015</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn58xx.html#ad98c625d940934cdbb6179bd2208e7b9">ipd_drp</a>                      : 1;
<a name="l08016"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn58xx.html#a544428634597ec43723d04ea3d992359">08016</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn58xx.html#a544428634597ec43723d04ea3d992359">key_zero</a>                     : 1;
<a name="l08017"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn58xx.html#afb620e12c374efe348a536ab75b9d568">08017</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn58xx.html#afb620e12c374efe348a536ab75b9d568">timer</a>                        : 4;
<a name="l08018"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn58xx.html#ab05c6127c259dda2bb51ab8d9169f888">08018</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn58xx.html#ab05c6127c259dda2bb51ab8d9169f888">reserved_56_63</a>               : 8;
<a name="l08019"></a>08019 <span class="preprocessor">#endif</span>
<a name="l08020"></a>08020 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en4__0__w1s.html#ad2c4cac99d51d31834c41df96347f665">cn58xx</a>;
<a name="l08021"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn61xx.html">08021</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn61xx.html">cvmx_ciu_intx_en4_0_w1s_cn61xx</a> {
<a name="l08022"></a>08022 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08023"></a>08023 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn61xx.html#a404a75d30a9710ebdb8477d517d3623f">bootdma</a>                      : 1;  <span class="comment">/**&lt; Write 1 to set Boot bus DMA engines Interrupt</span>
<a name="l08024"></a>08024 <span class="comment">                                                         enable */</span>
<a name="l08025"></a>08025     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn61xx.html#af418a197d47568b1dd955135009330dd">mii</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set RGMII/MIX Interface 0 Interrupt</span>
<a name="l08026"></a>08026 <span class="comment">                                                         enable */</span>
<a name="l08027"></a>08027     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn61xx.html#aa95e9274e392a07343bfc0bf5f913eb6">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; Write 1 to set IPD per-port counter threshold</span>
<a name="l08028"></a>08028 <span class="comment">                                                         interrupt enable */</span>
<a name="l08029"></a>08029     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn61xx.html#ad926aecdcd9cff51887e48445bdbb382">powiq</a>                        : 1;  <span class="comment">/**&lt; Write 1 to set POW IQ interrupt enable */</span>
<a name="l08030"></a>08030     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn61xx.html#ad5aef89fe0386d4091e8371d24cb4f92">twsi2</a>                        : 1;  <span class="comment">/**&lt; Write 1 to set 2nd TWSI Interrupt enable */</span>
<a name="l08031"></a>08031     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn61xx.html#aac1ea2fc69c5b9345b4dcef12cb9df42">mpi</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set MPI/SPI interrupt enable */</span>
<a name="l08032"></a>08032     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn61xx.html#aed40b75bacc8e41b39e71cd1b36b2b61">pcm</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set PCM/TDM interrupt enable */</span>
<a name="l08033"></a>08033     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn61xx.html#a6d6b61601ed967733d52c6d4b710eaa4">usb</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set USB EHCI or OHCI Interrupt enable */</span>
<a name="l08034"></a>08034     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn61xx.html#ae42fa3767f3cef28ba5f597c123772dd">timer</a>                        : 4;  <span class="comment">/**&lt; Write 1 to set General timer interrupt enables */</span>
<a name="l08035"></a>08035     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn61xx.html#ac3b131a0f2f9020d2fc698222c024bcb">reserved_51_51</a>               : 1;
<a name="l08036"></a>08036     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn61xx.html#a93a949fc6db68b74b16cb10d7c1d7eab">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; Write 1 to set IPD QOS packet drop interrupt</span>
<a name="l08037"></a>08037 <span class="comment">                                                         enable */</span>
<a name="l08038"></a>08038     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn61xx.html#a84ae62c218ed8a4d6b2d97158e9f4c48">gmx_drp</a>                      : 2;  <span class="comment">/**&lt; Write 1 to set GMX packet drop interrupt enable */</span>
<a name="l08039"></a>08039     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn61xx.html#aba2b4229ffc4dd5e3049cee1505a6b93">trace</a>                        : 1;  <span class="comment">/**&lt; Write 1 to set Trace buffer interrupt enable */</span>
<a name="l08040"></a>08040     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn61xx.html#a16fee56136ee250c1a81045f88dee825">rml</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set RML Interrupt enable */</span>
<a name="l08041"></a>08041     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn61xx.html#a7047b42730230d29d576da5158bed864">twsi</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set TWSI Interrupt enable */</span>
<a name="l08042"></a>08042     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn61xx.html#a4204bf2f41dec015e8acbc08112f0447">reserved_44_44</a>               : 1;
<a name="l08043"></a>08043     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn61xx.html#a99d47a8eabad1a875326a72baef1315a">pci_msi</a>                      : 4;  <span class="comment">/**&lt; Write 1s to set PCIe MSI enables */</span>
<a name="l08044"></a>08044     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn61xx.html#a77a6e3d8b343fe90ac1e372de4a04898">pci_int</a>                      : 4;  <span class="comment">/**&lt; Write 1s to set PCIe INTA/B/C/D enables */</span>
<a name="l08045"></a>08045     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn61xx.html#ac516370954ad44c52d9fb7cf4d8d5d01">uart</a>                         : 2;  <span class="comment">/**&lt; Write 1s to set UART interrupt enables */</span>
<a name="l08046"></a>08046     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn61xx.html#a8ab6c5a18ab60d73871ef94bfaa6b176">mbox</a>                         : 2;  <span class="comment">/**&lt; Write 1s to set mailbox interrupt enables */</span>
<a name="l08047"></a>08047     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn61xx.html#a799c503d6510d9694c8253f89438d0a4">gpio</a>                         : 16; <span class="comment">/**&lt; Write 1s to set GPIO interrupt enables */</span>
<a name="l08048"></a>08048     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn61xx.html#a2e6c4c39d1a1725ae8708060f3c4c9aa">workq</a>                        : 16; <span class="comment">/**&lt; Write 1s to set work queue interrupt enables */</span>
<a name="l08049"></a>08049 <span class="preprocessor">#else</span>
<a name="l08050"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn61xx.html#a2e6c4c39d1a1725ae8708060f3c4c9aa">08050</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn61xx.html#a2e6c4c39d1a1725ae8708060f3c4c9aa">workq</a>                        : 16;
<a name="l08051"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn61xx.html#a799c503d6510d9694c8253f89438d0a4">08051</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn61xx.html#a799c503d6510d9694c8253f89438d0a4">gpio</a>                         : 16;
<a name="l08052"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn61xx.html#a8ab6c5a18ab60d73871ef94bfaa6b176">08052</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn61xx.html#a8ab6c5a18ab60d73871ef94bfaa6b176">mbox</a>                         : 2;
<a name="l08053"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn61xx.html#ac516370954ad44c52d9fb7cf4d8d5d01">08053</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn61xx.html#ac516370954ad44c52d9fb7cf4d8d5d01">uart</a>                         : 2;
<a name="l08054"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn61xx.html#a77a6e3d8b343fe90ac1e372de4a04898">08054</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn61xx.html#a77a6e3d8b343fe90ac1e372de4a04898">pci_int</a>                      : 4;
<a name="l08055"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn61xx.html#a99d47a8eabad1a875326a72baef1315a">08055</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn61xx.html#a99d47a8eabad1a875326a72baef1315a">pci_msi</a>                      : 4;
<a name="l08056"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn61xx.html#a4204bf2f41dec015e8acbc08112f0447">08056</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn61xx.html#a4204bf2f41dec015e8acbc08112f0447">reserved_44_44</a>               : 1;
<a name="l08057"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn61xx.html#a7047b42730230d29d576da5158bed864">08057</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn61xx.html#a7047b42730230d29d576da5158bed864">twsi</a>                         : 1;
<a name="l08058"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn61xx.html#a16fee56136ee250c1a81045f88dee825">08058</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn61xx.html#a16fee56136ee250c1a81045f88dee825">rml</a>                          : 1;
<a name="l08059"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn61xx.html#aba2b4229ffc4dd5e3049cee1505a6b93">08059</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn61xx.html#aba2b4229ffc4dd5e3049cee1505a6b93">trace</a>                        : 1;
<a name="l08060"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn61xx.html#a84ae62c218ed8a4d6b2d97158e9f4c48">08060</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn61xx.html#a84ae62c218ed8a4d6b2d97158e9f4c48">gmx_drp</a>                      : 2;
<a name="l08061"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn61xx.html#a93a949fc6db68b74b16cb10d7c1d7eab">08061</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn61xx.html#a93a949fc6db68b74b16cb10d7c1d7eab">ipd_drp</a>                      : 1;
<a name="l08062"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn61xx.html#ac3b131a0f2f9020d2fc698222c024bcb">08062</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn61xx.html#ac3b131a0f2f9020d2fc698222c024bcb">reserved_51_51</a>               : 1;
<a name="l08063"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn61xx.html#ae42fa3767f3cef28ba5f597c123772dd">08063</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn61xx.html#ae42fa3767f3cef28ba5f597c123772dd">timer</a>                        : 4;
<a name="l08064"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn61xx.html#a6d6b61601ed967733d52c6d4b710eaa4">08064</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn61xx.html#a6d6b61601ed967733d52c6d4b710eaa4">usb</a>                          : 1;
<a name="l08065"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn61xx.html#aed40b75bacc8e41b39e71cd1b36b2b61">08065</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn61xx.html#aed40b75bacc8e41b39e71cd1b36b2b61">pcm</a>                          : 1;
<a name="l08066"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn61xx.html#aac1ea2fc69c5b9345b4dcef12cb9df42">08066</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn61xx.html#aac1ea2fc69c5b9345b4dcef12cb9df42">mpi</a>                          : 1;
<a name="l08067"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn61xx.html#ad5aef89fe0386d4091e8371d24cb4f92">08067</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn61xx.html#ad5aef89fe0386d4091e8371d24cb4f92">twsi2</a>                        : 1;
<a name="l08068"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn61xx.html#ad926aecdcd9cff51887e48445bdbb382">08068</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn61xx.html#ad926aecdcd9cff51887e48445bdbb382">powiq</a>                        : 1;
<a name="l08069"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn61xx.html#aa95e9274e392a07343bfc0bf5f913eb6">08069</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn61xx.html#aa95e9274e392a07343bfc0bf5f913eb6">ipdppthr</a>                     : 1;
<a name="l08070"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn61xx.html#af418a197d47568b1dd955135009330dd">08070</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn61xx.html#af418a197d47568b1dd955135009330dd">mii</a>                          : 1;
<a name="l08071"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn61xx.html#a404a75d30a9710ebdb8477d517d3623f">08071</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn61xx.html#a404a75d30a9710ebdb8477d517d3623f">bootdma</a>                      : 1;
<a name="l08072"></a>08072 <span class="preprocessor">#endif</span>
<a name="l08073"></a>08073 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en4__0__w1s.html#a7a15f2f8b04927040f228c6850b818bb">cn61xx</a>;
<a name="l08074"></a><a class="code" href="unioncvmx__ciu__intx__en4__0__w1s.html#aa64ce2a3d794df57c11235499a9c4a6d">08074</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn52xx.html">cvmx_ciu_intx_en4_0_w1s_cn52xx</a> <a class="code" href="unioncvmx__ciu__intx__en4__0__w1s.html#aa64ce2a3d794df57c11235499a9c4a6d">cn63xx</a>;
<a name="l08075"></a><a class="code" href="unioncvmx__ciu__intx__en4__0__w1s.html#a2d8e33b37eef6e6afd7712963841bd51">08075</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn52xx.html">cvmx_ciu_intx_en4_0_w1s_cn52xx</a> <a class="code" href="unioncvmx__ciu__intx__en4__0__w1s.html#a2d8e33b37eef6e6afd7712963841bd51">cn63xxp1</a>;
<a name="l08076"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn66xx.html">08076</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn66xx.html">cvmx_ciu_intx_en4_0_w1s_cn66xx</a> {
<a name="l08077"></a>08077 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08078"></a>08078 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn66xx.html#a94e51cafebc6aacc063a3ea17825300e">bootdma</a>                      : 1;  <span class="comment">/**&lt; Write 1 to set Boot bus DMA engines Interrupt</span>
<a name="l08079"></a>08079 <span class="comment">                                                         enable */</span>
<a name="l08080"></a>08080     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn66xx.html#ae7896ed1c93fb93bb30ab22354b0bf65">mii</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set RGMII/MII/MIX Interface 0 Interrupt</span>
<a name="l08081"></a>08081 <span class="comment">                                                         enable */</span>
<a name="l08082"></a>08082     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn66xx.html#ae647804385090fa157edf0104e62ca65">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; Write 1 to set IPD per-port counter threshold</span>
<a name="l08083"></a>08083 <span class="comment">                                                         interrupt enable */</span>
<a name="l08084"></a>08084     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn66xx.html#a7e880011ade01ec815de70ccedab4469">powiq</a>                        : 1;  <span class="comment">/**&lt; Write 1 to set POW IQ interrupt */</span>
<a name="l08085"></a>08085     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn66xx.html#abd5548678c9371b8abf07b7e7ff2102e">twsi2</a>                        : 1;  <span class="comment">/**&lt; Write 1 to set 2nd TWSI Interrupt */</span>
<a name="l08086"></a>08086     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn66xx.html#acf4fdc8ff3dd3ccc400962eb49f0b6fe">mpi</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set MPI/SPI interrupt */</span>
<a name="l08087"></a>08087     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn66xx.html#ab820c2db1518ff136c831516a3691c61">reserved_57_57</a>               : 1;
<a name="l08088"></a>08088     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn66xx.html#a89592acb6013c8cc9df37a2c4a1750b2">usb</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set USB EHCI or OHCI Interrupt */</span>
<a name="l08089"></a>08089     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn66xx.html#ab5e61389ca49c85fe4af7bb5d7043295">timer</a>                        : 4;  <span class="comment">/**&lt; Write 1 to set General timer interrupts */</span>
<a name="l08090"></a>08090     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn66xx.html#abf3dcb8c54b17137e279f82bfd960bbd">reserved_51_51</a>               : 1;
<a name="l08091"></a>08091     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn66xx.html#ac8ba7db609557c94b876c7ede4687bd2">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; Write 1 to set IPD QOS packet drop interrupt</span>
<a name="l08092"></a>08092 <span class="comment">                                                         enable */</span>
<a name="l08093"></a>08093     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn66xx.html#afd3ad85fa212f702b522dcb1f0e9b3c4">gmx_drp</a>                      : 2;  <span class="comment">/**&lt; Write 1 to set GMX packet drop interrupt enable */</span>
<a name="l08094"></a>08094     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn66xx.html#a2aa331aa9833f9d57b7ead50a29e623e">trace</a>                        : 1;  <span class="comment">/**&lt; Write 1 to set Trace buffer interrupt enable */</span>
<a name="l08095"></a>08095     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn66xx.html#a472c88797a7bb2f38f1929d21c3d4882">rml</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set RML Interrupt enable */</span>
<a name="l08096"></a>08096     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn66xx.html#a2d46e9a17baa5c58e092844993748a5c">twsi</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set TWSI Interrupt enable */</span>
<a name="l08097"></a>08097     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn66xx.html#aa77268d5c1d239a0aa3cf26871425cf3">reserved_44_44</a>               : 1;
<a name="l08098"></a>08098     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn66xx.html#a32f0cbdcb14a1abbe431f3ec98c21a29">pci_msi</a>                      : 4;  <span class="comment">/**&lt; Write 1s to set PCIe/sRIO MSI enables */</span>
<a name="l08099"></a>08099     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn66xx.html#ac58b0b597f1e2e2a8f770b0278646c82">pci_int</a>                      : 4;  <span class="comment">/**&lt; Write 1s to set PCIe INTA/B/C/D enables */</span>
<a name="l08100"></a>08100     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn66xx.html#ad7a2d5c0d104ec5aa6a08b757068d568">uart</a>                         : 2;  <span class="comment">/**&lt; Write 1s to set UART interrupt enables */</span>
<a name="l08101"></a>08101     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn66xx.html#a75fcf0616e40cb4cc78695bec4987adc">mbox</a>                         : 2;  <span class="comment">/**&lt; Write 1s to set mailbox interrupt enables */</span>
<a name="l08102"></a>08102     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn66xx.html#aedd131ec19609a0052211274898ed60b">gpio</a>                         : 16; <span class="comment">/**&lt; Write 1s to set GPIO interrupt enables */</span>
<a name="l08103"></a>08103     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn66xx.html#ad72c9fdc39552f8afc082ad8a820d999">workq</a>                        : 16; <span class="comment">/**&lt; Write 1s to set work queue interrupt enables */</span>
<a name="l08104"></a>08104 <span class="preprocessor">#else</span>
<a name="l08105"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn66xx.html#ad72c9fdc39552f8afc082ad8a820d999">08105</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn66xx.html#ad72c9fdc39552f8afc082ad8a820d999">workq</a>                        : 16;
<a name="l08106"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn66xx.html#aedd131ec19609a0052211274898ed60b">08106</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn66xx.html#aedd131ec19609a0052211274898ed60b">gpio</a>                         : 16;
<a name="l08107"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn66xx.html#a75fcf0616e40cb4cc78695bec4987adc">08107</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn66xx.html#a75fcf0616e40cb4cc78695bec4987adc">mbox</a>                         : 2;
<a name="l08108"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn66xx.html#ad7a2d5c0d104ec5aa6a08b757068d568">08108</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn66xx.html#ad7a2d5c0d104ec5aa6a08b757068d568">uart</a>                         : 2;
<a name="l08109"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn66xx.html#ac58b0b597f1e2e2a8f770b0278646c82">08109</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn66xx.html#ac58b0b597f1e2e2a8f770b0278646c82">pci_int</a>                      : 4;
<a name="l08110"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn66xx.html#a32f0cbdcb14a1abbe431f3ec98c21a29">08110</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn66xx.html#a32f0cbdcb14a1abbe431f3ec98c21a29">pci_msi</a>                      : 4;
<a name="l08111"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn66xx.html#aa77268d5c1d239a0aa3cf26871425cf3">08111</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn66xx.html#aa77268d5c1d239a0aa3cf26871425cf3">reserved_44_44</a>               : 1;
<a name="l08112"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn66xx.html#a2d46e9a17baa5c58e092844993748a5c">08112</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn66xx.html#a2d46e9a17baa5c58e092844993748a5c">twsi</a>                         : 1;
<a name="l08113"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn66xx.html#a472c88797a7bb2f38f1929d21c3d4882">08113</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn66xx.html#a472c88797a7bb2f38f1929d21c3d4882">rml</a>                          : 1;
<a name="l08114"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn66xx.html#a2aa331aa9833f9d57b7ead50a29e623e">08114</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn66xx.html#a2aa331aa9833f9d57b7ead50a29e623e">trace</a>                        : 1;
<a name="l08115"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn66xx.html#afd3ad85fa212f702b522dcb1f0e9b3c4">08115</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn66xx.html#afd3ad85fa212f702b522dcb1f0e9b3c4">gmx_drp</a>                      : 2;
<a name="l08116"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn66xx.html#ac8ba7db609557c94b876c7ede4687bd2">08116</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn66xx.html#ac8ba7db609557c94b876c7ede4687bd2">ipd_drp</a>                      : 1;
<a name="l08117"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn66xx.html#abf3dcb8c54b17137e279f82bfd960bbd">08117</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn66xx.html#abf3dcb8c54b17137e279f82bfd960bbd">reserved_51_51</a>               : 1;
<a name="l08118"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn66xx.html#ab5e61389ca49c85fe4af7bb5d7043295">08118</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn66xx.html#ab5e61389ca49c85fe4af7bb5d7043295">timer</a>                        : 4;
<a name="l08119"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn66xx.html#a89592acb6013c8cc9df37a2c4a1750b2">08119</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn66xx.html#a89592acb6013c8cc9df37a2c4a1750b2">usb</a>                          : 1;
<a name="l08120"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn66xx.html#ab820c2db1518ff136c831516a3691c61">08120</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn66xx.html#ab820c2db1518ff136c831516a3691c61">reserved_57_57</a>               : 1;
<a name="l08121"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn66xx.html#acf4fdc8ff3dd3ccc400962eb49f0b6fe">08121</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn66xx.html#acf4fdc8ff3dd3ccc400962eb49f0b6fe">mpi</a>                          : 1;
<a name="l08122"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn66xx.html#abd5548678c9371b8abf07b7e7ff2102e">08122</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn66xx.html#abd5548678c9371b8abf07b7e7ff2102e">twsi2</a>                        : 1;
<a name="l08123"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn66xx.html#a7e880011ade01ec815de70ccedab4469">08123</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn66xx.html#a7e880011ade01ec815de70ccedab4469">powiq</a>                        : 1;
<a name="l08124"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn66xx.html#ae647804385090fa157edf0104e62ca65">08124</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn66xx.html#ae647804385090fa157edf0104e62ca65">ipdppthr</a>                     : 1;
<a name="l08125"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn66xx.html#ae7896ed1c93fb93bb30ab22354b0bf65">08125</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn66xx.html#ae7896ed1c93fb93bb30ab22354b0bf65">mii</a>                          : 1;
<a name="l08126"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn66xx.html#a94e51cafebc6aacc063a3ea17825300e">08126</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn66xx.html#a94e51cafebc6aacc063a3ea17825300e">bootdma</a>                      : 1;
<a name="l08127"></a>08127 <span class="preprocessor">#endif</span>
<a name="l08128"></a>08128 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en4__0__w1s.html#a0d231774a26625e6d514333da0d8b61b">cn66xx</a>;
<a name="l08129"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn70xx.html">08129</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn70xx.html">cvmx_ciu_intx_en4_0_w1s_cn70xx</a> {
<a name="l08130"></a>08130 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08131"></a>08131 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn70xx.html#ab4eefa7b6dfd3e63c40812d7242a8d45">bootdma</a>                      : 1;  <span class="comment">/**&lt; Write 1 to set Boot bus DMA engines Interrupt</span>
<a name="l08132"></a>08132 <span class="comment">                                                         enable */</span>
<a name="l08133"></a>08133     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn70xx.html#acdcb4a477554418ba47e42dbc5603fd5">reserved_62_62</a>               : 1;
<a name="l08134"></a>08134     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn70xx.html#a0a51c45fdebd9a7526cd484aa5d8a5ab">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; Write 1 to set IPD per-port counter threshold</span>
<a name="l08135"></a>08135 <span class="comment">                                                         interrupt enable */</span>
<a name="l08136"></a>08136     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn70xx.html#a004f0df5d096c3ae097ec43e01d9d6a2">powiq</a>                        : 1;  <span class="comment">/**&lt; Write 1 to set POW IQ interrupt enable */</span>
<a name="l08137"></a>08137     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn70xx.html#a8fd635045610b85e98ba4fcfed4b2ed1">twsi2</a>                        : 1;  <span class="comment">/**&lt; Write 1 to set 2nd TWSI Interrupt enable */</span>
<a name="l08138"></a>08138     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn70xx.html#ae7fb04a7396686d2c809c070244fb5fe">mpi</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set MPI/SPI interrupt enable */</span>
<a name="l08139"></a>08139     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn70xx.html#a469d9619722b2ac4ade2ac581d4d31c8">pcm</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set PCM/TDM interrupt enable */</span>
<a name="l08140"></a>08140     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn70xx.html#a92959ee2f482ac1aa975bd1112defbf0">reserved_56_56</a>               : 1;
<a name="l08141"></a>08141     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn70xx.html#ada24ed0474846d7b83c93e44b8a08f56">timer</a>                        : 4;  <span class="comment">/**&lt; Write 1 to set General timer interrupt enables */</span>
<a name="l08142"></a>08142     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn70xx.html#af52b8d8764998bd2b8d872565cf9e411">reserved_51_51</a>               : 1;
<a name="l08143"></a>08143     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn70xx.html#acffe370749602c997155c23cbb95b37b">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; Write 1 to set IPD QOS packet drop interrupt</span>
<a name="l08144"></a>08144 <span class="comment">                                                         enable */</span>
<a name="l08145"></a>08145     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn70xx.html#a6753fbfb30ab079e0488c7449fbe98aa">gmx_drp</a>                      : 2;  <span class="comment">/**&lt; Write 1 to set GMX packet drop interrupt enable */</span>
<a name="l08146"></a>08146     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn70xx.html#acc7a9ed4973e27621abd3f08d9445c99">reserved_46_47</a>               : 2;
<a name="l08147"></a>08147     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn70xx.html#a2d44ab9639d46dbdf02d4f9025ddcf31">twsi</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set TWSI Interrupt enable */</span>
<a name="l08148"></a>08148     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn70xx.html#a0ae53b23aaf83c9fec4329b2c8f21b95">reserved_44_44</a>               : 1;
<a name="l08149"></a>08149     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn70xx.html#a2d34159f7f4be73794d8ad44499b3b11">pci_msi</a>                      : 4;  <span class="comment">/**&lt; Write 1s to set PCIe MSI enables */</span>
<a name="l08150"></a>08150     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn70xx.html#ae0060603083330e66e67c0d0a92ff331">pci_int</a>                      : 4;  <span class="comment">/**&lt; Write 1s to set PCIe INTA/B/C/D enables */</span>
<a name="l08151"></a>08151     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn70xx.html#a6acd895f768f6951246be58ca2372d65">uart</a>                         : 2;  <span class="comment">/**&lt; Write 1s to set UART interrupt enables */</span>
<a name="l08152"></a>08152     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn70xx.html#ac486a29c51f030aee221da1f3360ab39">mbox</a>                         : 2;  <span class="comment">/**&lt; Write 1s to set mailbox interrupt enables */</span>
<a name="l08153"></a>08153     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn70xx.html#ad70eba8ee8fabf3563bb05141ef181f0">gpio</a>                         : 16; <span class="comment">/**&lt; Write 1s to set GPIO interrupt enables */</span>
<a name="l08154"></a>08154     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn70xx.html#a3c38abdfd465f1cb6e67b6acc269e360">workq</a>                        : 16; <span class="comment">/**&lt; Write 1s to set work queue interrupt enables */</span>
<a name="l08155"></a>08155 <span class="preprocessor">#else</span>
<a name="l08156"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn70xx.html#a3c38abdfd465f1cb6e67b6acc269e360">08156</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn70xx.html#a3c38abdfd465f1cb6e67b6acc269e360">workq</a>                        : 16;
<a name="l08157"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn70xx.html#ad70eba8ee8fabf3563bb05141ef181f0">08157</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn70xx.html#ad70eba8ee8fabf3563bb05141ef181f0">gpio</a>                         : 16;
<a name="l08158"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn70xx.html#ac486a29c51f030aee221da1f3360ab39">08158</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn70xx.html#ac486a29c51f030aee221da1f3360ab39">mbox</a>                         : 2;
<a name="l08159"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn70xx.html#a6acd895f768f6951246be58ca2372d65">08159</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn70xx.html#a6acd895f768f6951246be58ca2372d65">uart</a>                         : 2;
<a name="l08160"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn70xx.html#ae0060603083330e66e67c0d0a92ff331">08160</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn70xx.html#ae0060603083330e66e67c0d0a92ff331">pci_int</a>                      : 4;
<a name="l08161"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn70xx.html#a2d34159f7f4be73794d8ad44499b3b11">08161</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn70xx.html#a2d34159f7f4be73794d8ad44499b3b11">pci_msi</a>                      : 4;
<a name="l08162"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn70xx.html#a0ae53b23aaf83c9fec4329b2c8f21b95">08162</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn70xx.html#a0ae53b23aaf83c9fec4329b2c8f21b95">reserved_44_44</a>               : 1;
<a name="l08163"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn70xx.html#a2d44ab9639d46dbdf02d4f9025ddcf31">08163</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn70xx.html#a2d44ab9639d46dbdf02d4f9025ddcf31">twsi</a>                         : 1;
<a name="l08164"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn70xx.html#acc7a9ed4973e27621abd3f08d9445c99">08164</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn70xx.html#acc7a9ed4973e27621abd3f08d9445c99">reserved_46_47</a>               : 2;
<a name="l08165"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn70xx.html#a6753fbfb30ab079e0488c7449fbe98aa">08165</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn70xx.html#a6753fbfb30ab079e0488c7449fbe98aa">gmx_drp</a>                      : 2;
<a name="l08166"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn70xx.html#acffe370749602c997155c23cbb95b37b">08166</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn70xx.html#acffe370749602c997155c23cbb95b37b">ipd_drp</a>                      : 1;
<a name="l08167"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn70xx.html#af52b8d8764998bd2b8d872565cf9e411">08167</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn70xx.html#af52b8d8764998bd2b8d872565cf9e411">reserved_51_51</a>               : 1;
<a name="l08168"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn70xx.html#ada24ed0474846d7b83c93e44b8a08f56">08168</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn70xx.html#ada24ed0474846d7b83c93e44b8a08f56">timer</a>                        : 4;
<a name="l08169"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn70xx.html#a92959ee2f482ac1aa975bd1112defbf0">08169</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn70xx.html#a92959ee2f482ac1aa975bd1112defbf0">reserved_56_56</a>               : 1;
<a name="l08170"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn70xx.html#a469d9619722b2ac4ade2ac581d4d31c8">08170</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn70xx.html#a469d9619722b2ac4ade2ac581d4d31c8">pcm</a>                          : 1;
<a name="l08171"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn70xx.html#ae7fb04a7396686d2c809c070244fb5fe">08171</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn70xx.html#ae7fb04a7396686d2c809c070244fb5fe">mpi</a>                          : 1;
<a name="l08172"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn70xx.html#a8fd635045610b85e98ba4fcfed4b2ed1">08172</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn70xx.html#a8fd635045610b85e98ba4fcfed4b2ed1">twsi2</a>                        : 1;
<a name="l08173"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn70xx.html#a004f0df5d096c3ae097ec43e01d9d6a2">08173</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn70xx.html#a004f0df5d096c3ae097ec43e01d9d6a2">powiq</a>                        : 1;
<a name="l08174"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn70xx.html#a0a51c45fdebd9a7526cd484aa5d8a5ab">08174</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn70xx.html#a0a51c45fdebd9a7526cd484aa5d8a5ab">ipdppthr</a>                     : 1;
<a name="l08175"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn70xx.html#acdcb4a477554418ba47e42dbc5603fd5">08175</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn70xx.html#acdcb4a477554418ba47e42dbc5603fd5">reserved_62_62</a>               : 1;
<a name="l08176"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn70xx.html#ab4eefa7b6dfd3e63c40812d7242a8d45">08176</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn70xx.html#ab4eefa7b6dfd3e63c40812d7242a8d45">bootdma</a>                      : 1;
<a name="l08177"></a>08177 <span class="preprocessor">#endif</span>
<a name="l08178"></a>08178 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en4__0__w1s.html#a11dc9f7bcb3b89bc01e8cc3f09410a3f">cn70xx</a>;
<a name="l08179"></a><a class="code" href="unioncvmx__ciu__intx__en4__0__w1s.html#a961006183c132d81bfeae1d91da7ec13">08179</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cn70xx.html">cvmx_ciu_intx_en4_0_w1s_cn70xx</a> <a class="code" href="unioncvmx__ciu__intx__en4__0__w1s.html#a961006183c132d81bfeae1d91da7ec13">cn70xxp1</a>;
<a name="l08180"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cnf71xx.html">08180</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cnf71xx.html">cvmx_ciu_intx_en4_0_w1s_cnf71xx</a> {
<a name="l08181"></a>08181 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08182"></a>08182 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cnf71xx.html#a0dbc4a2138b541a73e80f422eee72923">bootdma</a>                      : 1;  <span class="comment">/**&lt; Write 1 to set Boot bus DMA engines Interrupt</span>
<a name="l08183"></a>08183 <span class="comment">                                                         enable */</span>
<a name="l08184"></a>08184     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cnf71xx.html#ae884ef7a2ea9000bfc01cd061e73cf67">reserved_62_62</a>               : 1;
<a name="l08185"></a>08185     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cnf71xx.html#a86cebfa524de1092d7b9ec2f31f2c4c7">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; Write 1 to set IPD per-port counter threshold</span>
<a name="l08186"></a>08186 <span class="comment">                                                         interrupt enable */</span>
<a name="l08187"></a>08187     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cnf71xx.html#a17383d6ba73a16d59902dffa89340b65">powiq</a>                        : 1;  <span class="comment">/**&lt; Write 1 to set POW IQ interrupt enable */</span>
<a name="l08188"></a>08188     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cnf71xx.html#af9e0ce53f5d8b26b3e98f32de5a263b3">twsi2</a>                        : 1;  <span class="comment">/**&lt; Write 1 to set 2nd TWSI Interrupt enable */</span>
<a name="l08189"></a>08189     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cnf71xx.html#a02ea0a6dee00a082a8a93310d82b2c3f">mpi</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set MPI/SPI interrupt enable */</span>
<a name="l08190"></a>08190     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cnf71xx.html#a16a8ad4f8d5f5692910d90f8faa675ac">pcm</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set PCM/TDM interrupt enable */</span>
<a name="l08191"></a>08191     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cnf71xx.html#a4f9aeb4b99255705af7dd79fcde96829">usb</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set USB EHCI or OHCI Interrupt enable */</span>
<a name="l08192"></a>08192     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cnf71xx.html#aad0a1103bd49795eb42253ef42d8482c">timer</a>                        : 4;  <span class="comment">/**&lt; Write 1 to set General timer interrupt enables */</span>
<a name="l08193"></a>08193     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cnf71xx.html#af9863732501c9a220d90407e11258c67">reserved_51_51</a>               : 1;
<a name="l08194"></a>08194     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cnf71xx.html#a13991d2e14cbee15e164c2cb8672274e">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; Write 1 to set IPD QOS packet drop interrupt</span>
<a name="l08195"></a>08195 <span class="comment">                                                         enable */</span>
<a name="l08196"></a>08196     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cnf71xx.html#ac5b90189d636d61ceee8419f6d4892e0">reserved_49_49</a>               : 1;
<a name="l08197"></a>08197     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cnf71xx.html#a594d8e32516e2d0856367cae95fca363">gmx_drp</a>                      : 1;  <span class="comment">/**&lt; Write 1 to set GMX packet drop interrupt enable */</span>
<a name="l08198"></a>08198     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cnf71xx.html#a00a230731de871c49be648f75d85b1b9">trace</a>                        : 1;  <span class="comment">/**&lt; Write 1 to set Trace buffer interrupt enable */</span>
<a name="l08199"></a>08199     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cnf71xx.html#a61e2457430096ab6fb6abae197c99493">rml</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set RML Interrupt enable */</span>
<a name="l08200"></a>08200     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cnf71xx.html#ace07d848104e0da506f9e59da21299ed">twsi</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set TWSI Interrupt enable */</span>
<a name="l08201"></a>08201     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cnf71xx.html#a8707a577784d9cbc7ddc4f3fdc09e220">reserved_44_44</a>               : 1;
<a name="l08202"></a>08202     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cnf71xx.html#a5cbd06e8848a6931f2f072ae7429e461">pci_msi</a>                      : 4;  <span class="comment">/**&lt; Write 1s to set PCIe MSI enables */</span>
<a name="l08203"></a>08203     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cnf71xx.html#ada84946239cf2c4882dc5917fe2e3283">pci_int</a>                      : 4;  <span class="comment">/**&lt; Write 1s to set PCIe INTA/B/C/D enables */</span>
<a name="l08204"></a>08204     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cnf71xx.html#a34e53703920e0de7e2e82e607c6c0afb">uart</a>                         : 2;  <span class="comment">/**&lt; Write 1s to set UART interrupt enables */</span>
<a name="l08205"></a>08205     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cnf71xx.html#a56ee5069b2b5eeb1ef56b8e6a6336773">mbox</a>                         : 2;  <span class="comment">/**&lt; Write 1s to set mailbox interrupt enables */</span>
<a name="l08206"></a>08206     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cnf71xx.html#a364b2a7131ec5a0ccaccd3efe0c12881">gpio</a>                         : 16; <span class="comment">/**&lt; Write 1s to set GPIO interrupt enables */</span>
<a name="l08207"></a>08207     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cnf71xx.html#a9f004396e71ef5e42c6f7110abc0b7b5">workq</a>                        : 16; <span class="comment">/**&lt; Write 1s to set work queue interrupt enables */</span>
<a name="l08208"></a>08208 <span class="preprocessor">#else</span>
<a name="l08209"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cnf71xx.html#a9f004396e71ef5e42c6f7110abc0b7b5">08209</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cnf71xx.html#a9f004396e71ef5e42c6f7110abc0b7b5">workq</a>                        : 16;
<a name="l08210"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cnf71xx.html#a364b2a7131ec5a0ccaccd3efe0c12881">08210</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cnf71xx.html#a364b2a7131ec5a0ccaccd3efe0c12881">gpio</a>                         : 16;
<a name="l08211"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cnf71xx.html#a56ee5069b2b5eeb1ef56b8e6a6336773">08211</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cnf71xx.html#a56ee5069b2b5eeb1ef56b8e6a6336773">mbox</a>                         : 2;
<a name="l08212"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cnf71xx.html#a34e53703920e0de7e2e82e607c6c0afb">08212</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cnf71xx.html#a34e53703920e0de7e2e82e607c6c0afb">uart</a>                         : 2;
<a name="l08213"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cnf71xx.html#ada84946239cf2c4882dc5917fe2e3283">08213</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cnf71xx.html#ada84946239cf2c4882dc5917fe2e3283">pci_int</a>                      : 4;
<a name="l08214"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cnf71xx.html#a5cbd06e8848a6931f2f072ae7429e461">08214</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cnf71xx.html#a5cbd06e8848a6931f2f072ae7429e461">pci_msi</a>                      : 4;
<a name="l08215"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cnf71xx.html#a8707a577784d9cbc7ddc4f3fdc09e220">08215</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cnf71xx.html#a8707a577784d9cbc7ddc4f3fdc09e220">reserved_44_44</a>               : 1;
<a name="l08216"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cnf71xx.html#ace07d848104e0da506f9e59da21299ed">08216</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cnf71xx.html#ace07d848104e0da506f9e59da21299ed">twsi</a>                         : 1;
<a name="l08217"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cnf71xx.html#a61e2457430096ab6fb6abae197c99493">08217</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cnf71xx.html#a61e2457430096ab6fb6abae197c99493">rml</a>                          : 1;
<a name="l08218"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cnf71xx.html#a00a230731de871c49be648f75d85b1b9">08218</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cnf71xx.html#a00a230731de871c49be648f75d85b1b9">trace</a>                        : 1;
<a name="l08219"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cnf71xx.html#a594d8e32516e2d0856367cae95fca363">08219</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cnf71xx.html#a594d8e32516e2d0856367cae95fca363">gmx_drp</a>                      : 1;
<a name="l08220"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cnf71xx.html#ac5b90189d636d61ceee8419f6d4892e0">08220</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cnf71xx.html#ac5b90189d636d61ceee8419f6d4892e0">reserved_49_49</a>               : 1;
<a name="l08221"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cnf71xx.html#a13991d2e14cbee15e164c2cb8672274e">08221</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cnf71xx.html#a13991d2e14cbee15e164c2cb8672274e">ipd_drp</a>                      : 1;
<a name="l08222"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cnf71xx.html#af9863732501c9a220d90407e11258c67">08222</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cnf71xx.html#af9863732501c9a220d90407e11258c67">reserved_51_51</a>               : 1;
<a name="l08223"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cnf71xx.html#aad0a1103bd49795eb42253ef42d8482c">08223</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cnf71xx.html#aad0a1103bd49795eb42253ef42d8482c">timer</a>                        : 4;
<a name="l08224"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cnf71xx.html#a4f9aeb4b99255705af7dd79fcde96829">08224</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cnf71xx.html#a4f9aeb4b99255705af7dd79fcde96829">usb</a>                          : 1;
<a name="l08225"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cnf71xx.html#a16a8ad4f8d5f5692910d90f8faa675ac">08225</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cnf71xx.html#a16a8ad4f8d5f5692910d90f8faa675ac">pcm</a>                          : 1;
<a name="l08226"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cnf71xx.html#a02ea0a6dee00a082a8a93310d82b2c3f">08226</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cnf71xx.html#a02ea0a6dee00a082a8a93310d82b2c3f">mpi</a>                          : 1;
<a name="l08227"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cnf71xx.html#af9e0ce53f5d8b26b3e98f32de5a263b3">08227</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cnf71xx.html#af9e0ce53f5d8b26b3e98f32de5a263b3">twsi2</a>                        : 1;
<a name="l08228"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cnf71xx.html#a17383d6ba73a16d59902dffa89340b65">08228</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cnf71xx.html#a17383d6ba73a16d59902dffa89340b65">powiq</a>                        : 1;
<a name="l08229"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cnf71xx.html#a86cebfa524de1092d7b9ec2f31f2c4c7">08229</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cnf71xx.html#a86cebfa524de1092d7b9ec2f31f2c4c7">ipdppthr</a>                     : 1;
<a name="l08230"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cnf71xx.html#ae884ef7a2ea9000bfc01cd061e73cf67">08230</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cnf71xx.html#ae884ef7a2ea9000bfc01cd061e73cf67">reserved_62_62</a>               : 1;
<a name="l08231"></a><a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cnf71xx.html#a0dbc4a2138b541a73e80f422eee72923">08231</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__0__w1s_1_1cvmx__ciu__intx__en4__0__w1s__cnf71xx.html#a0dbc4a2138b541a73e80f422eee72923">bootdma</a>                      : 1;
<a name="l08232"></a>08232 <span class="preprocessor">#endif</span>
<a name="l08233"></a>08233 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en4__0__w1s.html#a4ad9c7fb8dbf5dc3eaf37b9ec4781788">cnf71xx</a>;
<a name="l08234"></a>08234 };
<a name="l08235"></a><a class="code" href="cvmx-ciu-defs_8h.html#a2c80dc577ca0df61044010dbcaac9ad9">08235</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__intx__en4__0__w1s.html" title="cvmx_ciu_int::_en4_0_w1s">cvmx_ciu_intx_en4_0_w1s</a> <a class="code" href="unioncvmx__ciu__intx__en4__0__w1s.html" title="cvmx_ciu_int::_en4_0_w1s">cvmx_ciu_intx_en4_0_w1s_t</a>;
<a name="l08236"></a>08236 <span class="comment"></span>
<a name="l08237"></a>08237 <span class="comment">/**</span>
<a name="l08238"></a>08238 <span class="comment"> * cvmx_ciu_int#_en4_1</span>
<a name="l08239"></a>08239 <span class="comment"> *</span>
<a name="l08240"></a>08240 <span class="comment"> * PPx/IP4 will be raised when...</span>
<a name="l08241"></a>08241 <span class="comment"> * PPx/IP4 = |([CIU_SUM1_PPx_IP4, CIU_INTx_SUM4] &amp; [CIU_INTx_EN4_1, CIU_INTx_EN4_0])</span>
<a name="l08242"></a>08242 <span class="comment"> */</span>
<a name="l08243"></a><a class="code" href="unioncvmx__ciu__intx__en4__1.html">08243</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__intx__en4__1.html" title="cvmx_ciu_int::_en4_1">cvmx_ciu_intx_en4_1</a> {
<a name="l08244"></a><a class="code" href="unioncvmx__ciu__intx__en4__1.html#aa69ad8d2a85f56a31bfba591a609e725">08244</a>     uint64_t <a class="code" href="unioncvmx__ciu__intx__en4__1.html#aa69ad8d2a85f56a31bfba591a609e725">u64</a>;
<a name="l08245"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html">08245</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html">cvmx_ciu_intx_en4_1_s</a> {
<a name="l08246"></a>08246 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08247"></a>08247 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a6e61e9beb639b66f4fe1bd25db311c0a">rst</a>                          : 1;  <span class="comment">/**&lt; MIO RST interrupt enable */</span>
<a name="l08248"></a>08248     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a53b28b7fc21f91db81cf9d91c30299ba">reserved_62_62</a>               : 1;
<a name="l08249"></a>08249     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#abfb49165ce34399612dff15c33788782">srio3</a>                        : 1;  <span class="comment">/**&lt; SRIO3 interrupt enable */</span>
<a name="l08250"></a>08250     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#aa91c74bd5680bdb11e9d449985c3abec">srio2</a>                        : 1;  <span class="comment">/**&lt; SRIO2 interrupt enable */</span>
<a name="l08251"></a>08251     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a35ae9771ecde3066c2d1f37338c444bd">reserved_57_59</a>               : 3;
<a name="l08252"></a>08252     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#af70ef9d0036145ee3b632c22c023b176">dfm</a>                          : 1;  <span class="comment">/**&lt; DFM interrupt enable */</span>
<a name="l08253"></a>08253     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#ae6dfe355e33e5a524e386e57d73857d4">reserved_53_55</a>               : 3;
<a name="l08254"></a>08254     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#ac486ed7000d27c38578be5f0e082a073">lmc0</a>                         : 1;  <span class="comment">/**&lt; LMC0 interrupt enable */</span>
<a name="l08255"></a>08255     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a1b33e6dec1cc9bd246a39fedf83ba878">srio1</a>                        : 1;  <span class="comment">/**&lt; SRIO1 interrupt enable */</span>
<a name="l08256"></a>08256     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a94542743b81037d91c7936852ab5d2c8">reserved_50_50</a>               : 1;
<a name="l08257"></a>08257     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a2536d26f25db6a1f7a100a25e315fc9f">pem1</a>                         : 1;  <span class="comment">/**&lt; PEM1 interrupt enable */</span>
<a name="l08258"></a>08258     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a2ca945b7c639940a32586e9a66cae472">pem0</a>                         : 1;  <span class="comment">/**&lt; PEM0 interrupt enable */</span>
<a name="l08259"></a>08259     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a5411dd4621ef3f2b96f8c7433dadb7a7">ptp</a>                          : 1;  <span class="comment">/**&lt; PTP interrupt enable */</span>
<a name="l08260"></a>08260     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a51539d73d1ecf4f7027b41d11920c5f2">agl</a>                          : 1;  <span class="comment">/**&lt; AGL interrupt enable */</span>
<a name="l08261"></a>08261     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a289b77b2a1cb141a7bce03fd22756ff8">reserved_41_45</a>               : 5;
<a name="l08262"></a>08262     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a2636de3643533c2e20a6145d633717f0">dpi_dma</a>                      : 1;  <span class="comment">/**&lt; DPI_DMA interrupt enable */</span>
<a name="l08263"></a>08263     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a5b528bbc267377547983a8414a8b1030">reserved_38_39</a>               : 2;
<a name="l08264"></a>08264     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a9359501d5ee61a0875b3476740b78126">agx1</a>                         : 1;  <span class="comment">/**&lt; GMX1 interrupt enable */</span>
<a name="l08265"></a>08265     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a50581fc8c1738d17896634dac26450ee">agx0</a>                         : 1;  <span class="comment">/**&lt; GMX0 interrupt enable */</span>
<a name="l08266"></a>08266     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a8a39c443ac88fd9d712817ef51e09822">dpi</a>                          : 1;  <span class="comment">/**&lt; DPI interrupt enable */</span>
<a name="l08267"></a>08267     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#ad51a1ac9642d7ee73e01042409c98ffc">sli</a>                          : 1;  <span class="comment">/**&lt; SLI interrupt enable */</span>
<a name="l08268"></a>08268     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a8f3a9ff2f304bd0f9ba7ed33250563b8">usb</a>                          : 1;  <span class="comment">/**&lt; USB UCTL0 interrupt enable */</span>
<a name="l08269"></a>08269     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a1949af5442e727d193719464df5cbd38">dfa</a>                          : 1;  <span class="comment">/**&lt; DFA interrupt enable */</span>
<a name="l08270"></a>08270     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#acbe371f529136faec7190cacc0dbe567">key</a>                          : 1;  <span class="comment">/**&lt; KEY interrupt enable */</span>
<a name="l08271"></a>08271     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a75b38388234a85bdca2865dfc7d26725">rad</a>                          : 1;  <span class="comment">/**&lt; RAD interrupt enable */</span>
<a name="l08272"></a>08272     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#aca9c676d7f488e4f557aeca8b632caef">tim</a>                          : 1;  <span class="comment">/**&lt; TIM interrupt enable */</span>
<a name="l08273"></a>08273     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#af157632ca1e5946a3397a4229b30e2e3">zip</a>                          : 1;  <span class="comment">/**&lt; ZIP interrupt enable */</span>
<a name="l08274"></a>08274     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#afc0d4a81de84370216d31c4dd9404fd3">pko</a>                          : 1;  <span class="comment">/**&lt; PKO interrupt enable */</span>
<a name="l08275"></a>08275     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a7e127f1bf5bd1571383118252c0e20b1">pip</a>                          : 1;  <span class="comment">/**&lt; PIP interrupt enable */</span>
<a name="l08276"></a>08276     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a97b8a6cebc90772c3189706775c0ee10">ipd</a>                          : 1;  <span class="comment">/**&lt; IPD interrupt enable */</span>
<a name="l08277"></a>08277     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a92fc53769d642d3ee0647aea3c09b318">l2c</a>                          : 1;  <span class="comment">/**&lt; L2C interrupt enable */</span>
<a name="l08278"></a>08278     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a2c493c5c88812102e09cd9041eee17fd">pow</a>                          : 1;  <span class="comment">/**&lt; POW err interrupt enable */</span>
<a name="l08279"></a>08279     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a243ffbc1300249096add94d2dffb17be">fpa</a>                          : 1;  <span class="comment">/**&lt; FPA interrupt enable */</span>
<a name="l08280"></a>08280     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a9d549218c6a3af9ab9329f41d21f751f">iob</a>                          : 1;  <span class="comment">/**&lt; IOB interrupt enable */</span>
<a name="l08281"></a>08281     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a42e7c950602014080267360f6791a0d8">mio</a>                          : 1;  <span class="comment">/**&lt; MIO boot interrupt enable */</span>
<a name="l08282"></a>08282     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a810001417c0025b60cf8ad93a509cc32">nand</a>                         : 1;  <span class="comment">/**&lt; EMMC Flash Controller interrupt enable */</span>
<a name="l08283"></a>08283     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a767cbbb2da5e61ddb8b8beb0b0f27bc8">mii1</a>                         : 1;  <span class="comment">/**&lt; RGMII/MII/MIX Interface 1 Interrupt enable */</span>
<a name="l08284"></a>08284     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#aa49b324078af6b5283706b5cab257506">usb1</a>                         : 1;  <span class="comment">/**&lt; USBDRD1 summary interrupt enable vector */</span>
<a name="l08285"></a>08285     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a1796ab8b0b2d965f7cb53961064d1bc8">uart2</a>                        : 1;  <span class="comment">/**&lt; Third UART interrupt */</span>
<a name="l08286"></a>08286     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#af0274a878a49869082dc5a21b954de74">wdog</a>                         : 16; <span class="comment">/**&lt; Watchdog summary interrupt enable vector */</span>
<a name="l08287"></a>08287 <span class="preprocessor">#else</span>
<a name="l08288"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#af0274a878a49869082dc5a21b954de74">08288</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#af0274a878a49869082dc5a21b954de74">wdog</a>                         : 16;
<a name="l08289"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a1796ab8b0b2d965f7cb53961064d1bc8">08289</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a1796ab8b0b2d965f7cb53961064d1bc8">uart2</a>                        : 1;
<a name="l08290"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#aa49b324078af6b5283706b5cab257506">08290</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#aa49b324078af6b5283706b5cab257506">usb1</a>                         : 1;
<a name="l08291"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a767cbbb2da5e61ddb8b8beb0b0f27bc8">08291</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a767cbbb2da5e61ddb8b8beb0b0f27bc8">mii1</a>                         : 1;
<a name="l08292"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a810001417c0025b60cf8ad93a509cc32">08292</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a810001417c0025b60cf8ad93a509cc32">nand</a>                         : 1;
<a name="l08293"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a42e7c950602014080267360f6791a0d8">08293</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a42e7c950602014080267360f6791a0d8">mio</a>                          : 1;
<a name="l08294"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a9d549218c6a3af9ab9329f41d21f751f">08294</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a9d549218c6a3af9ab9329f41d21f751f">iob</a>                          : 1;
<a name="l08295"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a243ffbc1300249096add94d2dffb17be">08295</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a243ffbc1300249096add94d2dffb17be">fpa</a>                          : 1;
<a name="l08296"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a2c493c5c88812102e09cd9041eee17fd">08296</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a2c493c5c88812102e09cd9041eee17fd">pow</a>                          : 1;
<a name="l08297"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a92fc53769d642d3ee0647aea3c09b318">08297</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a92fc53769d642d3ee0647aea3c09b318">l2c</a>                          : 1;
<a name="l08298"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a97b8a6cebc90772c3189706775c0ee10">08298</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a97b8a6cebc90772c3189706775c0ee10">ipd</a>                          : 1;
<a name="l08299"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a7e127f1bf5bd1571383118252c0e20b1">08299</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a7e127f1bf5bd1571383118252c0e20b1">pip</a>                          : 1;
<a name="l08300"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#afc0d4a81de84370216d31c4dd9404fd3">08300</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#afc0d4a81de84370216d31c4dd9404fd3">pko</a>                          : 1;
<a name="l08301"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#af157632ca1e5946a3397a4229b30e2e3">08301</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#af157632ca1e5946a3397a4229b30e2e3">zip</a>                          : 1;
<a name="l08302"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#aca9c676d7f488e4f557aeca8b632caef">08302</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#aca9c676d7f488e4f557aeca8b632caef">tim</a>                          : 1;
<a name="l08303"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a75b38388234a85bdca2865dfc7d26725">08303</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a75b38388234a85bdca2865dfc7d26725">rad</a>                          : 1;
<a name="l08304"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#acbe371f529136faec7190cacc0dbe567">08304</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#acbe371f529136faec7190cacc0dbe567">key</a>                          : 1;
<a name="l08305"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a1949af5442e727d193719464df5cbd38">08305</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a1949af5442e727d193719464df5cbd38">dfa</a>                          : 1;
<a name="l08306"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a8f3a9ff2f304bd0f9ba7ed33250563b8">08306</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a8f3a9ff2f304bd0f9ba7ed33250563b8">usb</a>                          : 1;
<a name="l08307"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#ad51a1ac9642d7ee73e01042409c98ffc">08307</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#ad51a1ac9642d7ee73e01042409c98ffc">sli</a>                          : 1;
<a name="l08308"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a8a39c443ac88fd9d712817ef51e09822">08308</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a8a39c443ac88fd9d712817ef51e09822">dpi</a>                          : 1;
<a name="l08309"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a50581fc8c1738d17896634dac26450ee">08309</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a50581fc8c1738d17896634dac26450ee">agx0</a>                         : 1;
<a name="l08310"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a9359501d5ee61a0875b3476740b78126">08310</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a9359501d5ee61a0875b3476740b78126">agx1</a>                         : 1;
<a name="l08311"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a5b528bbc267377547983a8414a8b1030">08311</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a5b528bbc267377547983a8414a8b1030">reserved_38_39</a>               : 2;
<a name="l08312"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a2636de3643533c2e20a6145d633717f0">08312</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a2636de3643533c2e20a6145d633717f0">dpi_dma</a>                      : 1;
<a name="l08313"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a289b77b2a1cb141a7bce03fd22756ff8">08313</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a289b77b2a1cb141a7bce03fd22756ff8">reserved_41_45</a>               : 5;
<a name="l08314"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a51539d73d1ecf4f7027b41d11920c5f2">08314</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a51539d73d1ecf4f7027b41d11920c5f2">agl</a>                          : 1;
<a name="l08315"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a5411dd4621ef3f2b96f8c7433dadb7a7">08315</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a5411dd4621ef3f2b96f8c7433dadb7a7">ptp</a>                          : 1;
<a name="l08316"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a2ca945b7c639940a32586e9a66cae472">08316</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a2ca945b7c639940a32586e9a66cae472">pem0</a>                         : 1;
<a name="l08317"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a2536d26f25db6a1f7a100a25e315fc9f">08317</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a2536d26f25db6a1f7a100a25e315fc9f">pem1</a>                         : 1;
<a name="l08318"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a94542743b81037d91c7936852ab5d2c8">08318</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a94542743b81037d91c7936852ab5d2c8">reserved_50_50</a>               : 1;
<a name="l08319"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a1b33e6dec1cc9bd246a39fedf83ba878">08319</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a1b33e6dec1cc9bd246a39fedf83ba878">srio1</a>                        : 1;
<a name="l08320"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#ac486ed7000d27c38578be5f0e082a073">08320</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#ac486ed7000d27c38578be5f0e082a073">lmc0</a>                         : 1;
<a name="l08321"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#ae6dfe355e33e5a524e386e57d73857d4">08321</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#ae6dfe355e33e5a524e386e57d73857d4">reserved_53_55</a>               : 3;
<a name="l08322"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#af70ef9d0036145ee3b632c22c023b176">08322</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#af70ef9d0036145ee3b632c22c023b176">dfm</a>                          : 1;
<a name="l08323"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a35ae9771ecde3066c2d1f37338c444bd">08323</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a35ae9771ecde3066c2d1f37338c444bd">reserved_57_59</a>               : 3;
<a name="l08324"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#aa91c74bd5680bdb11e9d449985c3abec">08324</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#aa91c74bd5680bdb11e9d449985c3abec">srio2</a>                        : 1;
<a name="l08325"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#abfb49165ce34399612dff15c33788782">08325</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#abfb49165ce34399612dff15c33788782">srio3</a>                        : 1;
<a name="l08326"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a53b28b7fc21f91db81cf9d91c30299ba">08326</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a53b28b7fc21f91db81cf9d91c30299ba">reserved_62_62</a>               : 1;
<a name="l08327"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a6e61e9beb639b66f4fe1bd25db311c0a">08327</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__s.html#a6e61e9beb639b66f4fe1bd25db311c0a">rst</a>                          : 1;
<a name="l08328"></a>08328 <span class="preprocessor">#endif</span>
<a name="l08329"></a>08329 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en4__1.html#a4ed3b4bc2e53d400e9a268052c89bb4d">s</a>;
<a name="l08330"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn50xx.html">08330</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn50xx.html">cvmx_ciu_intx_en4_1_cn50xx</a> {
<a name="l08331"></a>08331 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08332"></a>08332 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn50xx.html#ab78d4586e2bbbd5545c0c44ea2f94e41">reserved_2_63</a>                : 62;
<a name="l08333"></a>08333     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn50xx.html#ad0b0262f989e6c15f7c24cbaa346ff27">wdog</a>                         : 2;  <span class="comment">/**&lt; Watchdog summary interrupt enable vectory */</span>
<a name="l08334"></a>08334 <span class="preprocessor">#else</span>
<a name="l08335"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn50xx.html#ad0b0262f989e6c15f7c24cbaa346ff27">08335</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn50xx.html#ad0b0262f989e6c15f7c24cbaa346ff27">wdog</a>                         : 2;
<a name="l08336"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn50xx.html#ab78d4586e2bbbd5545c0c44ea2f94e41">08336</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn50xx.html#ab78d4586e2bbbd5545c0c44ea2f94e41">reserved_2_63</a>                : 62;
<a name="l08337"></a>08337 <span class="preprocessor">#endif</span>
<a name="l08338"></a>08338 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en4__1.html#a876658880af59808ee482442f87f8307">cn50xx</a>;
<a name="l08339"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn52xx.html">08339</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn52xx.html">cvmx_ciu_intx_en4_1_cn52xx</a> {
<a name="l08340"></a>08340 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08341"></a>08341 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn52xx.html#a5794bf145e033d2fc219b8f342a67d56">reserved_20_63</a>               : 44;
<a name="l08342"></a>08342     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn52xx.html#af0b3d3e086657c6e020cccb4d3f97e15">nand</a>                         : 1;  <span class="comment">/**&lt; NAND Flash Controller */</span>
<a name="l08343"></a>08343     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn52xx.html#afefe99cacfbc0f90a1cf3ba13d438408">mii1</a>                         : 1;  <span class="comment">/**&lt; Second MII Interrupt */</span>
<a name="l08344"></a>08344     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn52xx.html#ae2e2f84a73961b8aba2bd21f04ac23bc">usb1</a>                         : 1;  <span class="comment">/**&lt; Second USB Interrupt */</span>
<a name="l08345"></a>08345     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn52xx.html#a3af27053aad41c3986357635be1a1d4d">uart2</a>                        : 1;  <span class="comment">/**&lt; Third UART interrupt */</span>
<a name="l08346"></a>08346     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn52xx.html#a32503b5b62edac5148c7ed49f21e368c">reserved_4_15</a>                : 12;
<a name="l08347"></a>08347     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn52xx.html#ab15f905b4b3a344f14996b871b098b18">wdog</a>                         : 4;  <span class="comment">/**&lt; Watchdog summary interrupt enable vector */</span>
<a name="l08348"></a>08348 <span class="preprocessor">#else</span>
<a name="l08349"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn52xx.html#ab15f905b4b3a344f14996b871b098b18">08349</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn52xx.html#ab15f905b4b3a344f14996b871b098b18">wdog</a>                         : 4;
<a name="l08350"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn52xx.html#a32503b5b62edac5148c7ed49f21e368c">08350</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn52xx.html#a32503b5b62edac5148c7ed49f21e368c">reserved_4_15</a>                : 12;
<a name="l08351"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn52xx.html#a3af27053aad41c3986357635be1a1d4d">08351</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn52xx.html#a3af27053aad41c3986357635be1a1d4d">uart2</a>                        : 1;
<a name="l08352"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn52xx.html#ae2e2f84a73961b8aba2bd21f04ac23bc">08352</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn52xx.html#ae2e2f84a73961b8aba2bd21f04ac23bc">usb1</a>                         : 1;
<a name="l08353"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn52xx.html#afefe99cacfbc0f90a1cf3ba13d438408">08353</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn52xx.html#afefe99cacfbc0f90a1cf3ba13d438408">mii1</a>                         : 1;
<a name="l08354"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn52xx.html#af0b3d3e086657c6e020cccb4d3f97e15">08354</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn52xx.html#af0b3d3e086657c6e020cccb4d3f97e15">nand</a>                         : 1;
<a name="l08355"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn52xx.html#a5794bf145e033d2fc219b8f342a67d56">08355</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn52xx.html#a5794bf145e033d2fc219b8f342a67d56">reserved_20_63</a>               : 44;
<a name="l08356"></a>08356 <span class="preprocessor">#endif</span>
<a name="l08357"></a>08357 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en4__1.html#a2923068130db5d81ad82fbc8577c3331">cn52xx</a>;
<a name="l08358"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn52xxp1.html">08358</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn52xxp1.html">cvmx_ciu_intx_en4_1_cn52xxp1</a> {
<a name="l08359"></a>08359 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08360"></a>08360 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn52xxp1.html#a109a59ae382dd75b0cf9e8f13576fe91">reserved_19_63</a>               : 45;
<a name="l08361"></a>08361     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn52xxp1.html#a3b786844d409be5735d9c773418bc76a">mii1</a>                         : 1;  <span class="comment">/**&lt; Second MII Interrupt */</span>
<a name="l08362"></a>08362     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn52xxp1.html#a5e70cdd80380036bb4a5c8bdbc8aa6c5">usb1</a>                         : 1;  <span class="comment">/**&lt; Second USB Interrupt */</span>
<a name="l08363"></a>08363     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn52xxp1.html#a0a6699d8983bf3d505b85b6b61c84a73">uart2</a>                        : 1;  <span class="comment">/**&lt; Third UART interrupt */</span>
<a name="l08364"></a>08364     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn52xxp1.html#a7808bba9b277b8aa072ffe286b4d18cd">reserved_4_15</a>                : 12;
<a name="l08365"></a>08365     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn52xxp1.html#acd06c7a6db5f5af5583ecbad4538b216">wdog</a>                         : 4;  <span class="comment">/**&lt; Watchdog summary interrupt enable vector */</span>
<a name="l08366"></a>08366 <span class="preprocessor">#else</span>
<a name="l08367"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn52xxp1.html#acd06c7a6db5f5af5583ecbad4538b216">08367</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn52xxp1.html#acd06c7a6db5f5af5583ecbad4538b216">wdog</a>                         : 4;
<a name="l08368"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn52xxp1.html#a7808bba9b277b8aa072ffe286b4d18cd">08368</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn52xxp1.html#a7808bba9b277b8aa072ffe286b4d18cd">reserved_4_15</a>                : 12;
<a name="l08369"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn52xxp1.html#a0a6699d8983bf3d505b85b6b61c84a73">08369</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn52xxp1.html#a0a6699d8983bf3d505b85b6b61c84a73">uart2</a>                        : 1;
<a name="l08370"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn52xxp1.html#a5e70cdd80380036bb4a5c8bdbc8aa6c5">08370</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn52xxp1.html#a5e70cdd80380036bb4a5c8bdbc8aa6c5">usb1</a>                         : 1;
<a name="l08371"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn52xxp1.html#a3b786844d409be5735d9c773418bc76a">08371</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn52xxp1.html#a3b786844d409be5735d9c773418bc76a">mii1</a>                         : 1;
<a name="l08372"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn52xxp1.html#a109a59ae382dd75b0cf9e8f13576fe91">08372</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn52xxp1.html#a109a59ae382dd75b0cf9e8f13576fe91">reserved_19_63</a>               : 45;
<a name="l08373"></a>08373 <span class="preprocessor">#endif</span>
<a name="l08374"></a>08374 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en4__1.html#aa0cc8d6ab385acc5ccc24a886e846ff6">cn52xxp1</a>;
<a name="l08375"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn56xx.html">08375</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn56xx.html">cvmx_ciu_intx_en4_1_cn56xx</a> {
<a name="l08376"></a>08376 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08377"></a>08377 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn56xx.html#ac660c68d3a7d4a8718e50cd033fd4b6c">reserved_12_63</a>               : 52;
<a name="l08378"></a>08378     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn56xx.html#abb07f45aa5fe47e1ab4adfd7597bf089">wdog</a>                         : 12; <span class="comment">/**&lt; Watchdog summary interrupt enable vectory */</span>
<a name="l08379"></a>08379 <span class="preprocessor">#else</span>
<a name="l08380"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn56xx.html#abb07f45aa5fe47e1ab4adfd7597bf089">08380</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn56xx.html#abb07f45aa5fe47e1ab4adfd7597bf089">wdog</a>                         : 12;
<a name="l08381"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn56xx.html#ac660c68d3a7d4a8718e50cd033fd4b6c">08381</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn56xx.html#ac660c68d3a7d4a8718e50cd033fd4b6c">reserved_12_63</a>               : 52;
<a name="l08382"></a>08382 <span class="preprocessor">#endif</span>
<a name="l08383"></a>08383 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en4__1.html#a219dbdef72a4748f51cccb557134ec0d">cn56xx</a>;
<a name="l08384"></a><a class="code" href="unioncvmx__ciu__intx__en4__1.html#a59051560861170390e08a18435d24a55">08384</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn56xx.html">cvmx_ciu_intx_en4_1_cn56xx</a>     <a class="code" href="unioncvmx__ciu__intx__en4__1.html#a59051560861170390e08a18435d24a55">cn56xxp1</a>;
<a name="l08385"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn58xx.html">08385</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn58xx.html">cvmx_ciu_intx_en4_1_cn58xx</a> {
<a name="l08386"></a>08386 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08387"></a>08387 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn58xx.html#a6b9496338b9a3225d02f9a2027ae92bb">reserved_16_63</a>               : 48;
<a name="l08388"></a>08388     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn58xx.html#a22ac2fe372a426135ccefbc474900afd">wdog</a>                         : 16; <span class="comment">/**&lt; Watchdog summary interrupt enable vectory */</span>
<a name="l08389"></a>08389 <span class="preprocessor">#else</span>
<a name="l08390"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn58xx.html#a22ac2fe372a426135ccefbc474900afd">08390</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn58xx.html#a22ac2fe372a426135ccefbc474900afd">wdog</a>                         : 16;
<a name="l08391"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn58xx.html#a6b9496338b9a3225d02f9a2027ae92bb">08391</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn58xx.html#a6b9496338b9a3225d02f9a2027ae92bb">reserved_16_63</a>               : 48;
<a name="l08392"></a>08392 <span class="preprocessor">#endif</span>
<a name="l08393"></a>08393 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en4__1.html#a06933693efd565c1761a784858da93a3">cn58xx</a>;
<a name="l08394"></a><a class="code" href="unioncvmx__ciu__intx__en4__1.html#a72eb31a20fc287189f0b82e7064e5299">08394</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn58xx.html">cvmx_ciu_intx_en4_1_cn58xx</a>     <a class="code" href="unioncvmx__ciu__intx__en4__1.html#a72eb31a20fc287189f0b82e7064e5299">cn58xxp1</a>;
<a name="l08395"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html">08395</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html">cvmx_ciu_intx_en4_1_cn61xx</a> {
<a name="l08396"></a>08396 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08397"></a>08397 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#afa53dbfae4325bf791a2939dce414e8d">rst</a>                          : 1;  <span class="comment">/**&lt; MIO RST interrupt enable */</span>
<a name="l08398"></a>08398     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#a5a2355dde34e7b95eb64829f51f4ac93">reserved_53_62</a>               : 10;
<a name="l08399"></a>08399     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#a29f394b12a271039c918042f0a3bcd46">lmc0</a>                         : 1;  <span class="comment">/**&lt; LMC0 interrupt enable */</span>
<a name="l08400"></a>08400     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#a1837dfdc83e5be8f77c608d8923822e0">reserved_50_51</a>               : 2;
<a name="l08401"></a>08401     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#a6b63dfa576b93bb96aad84b58a1b7605">pem1</a>                         : 1;  <span class="comment">/**&lt; PEM1 interrupt enable */</span>
<a name="l08402"></a>08402     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#abcf99ded2d846983ef4b94af0e3011f5">pem0</a>                         : 1;  <span class="comment">/**&lt; PEM0 interrupt enable */</span>
<a name="l08403"></a>08403     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#af15f7b768fef3885a26b6a3d3438ba38">ptp</a>                          : 1;  <span class="comment">/**&lt; PTP interrupt enable */</span>
<a name="l08404"></a>08404     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#a22fdda386e0da9c8299113ffc56d240c">agl</a>                          : 1;  <span class="comment">/**&lt; AGL interrupt enable */</span>
<a name="l08405"></a>08405     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#aa59c3a58d1494cd53f64d6256b7656f6">reserved_41_45</a>               : 5;
<a name="l08406"></a>08406     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#a0f2cb8c636cbc9fabc98d141d057ca29">dpi_dma</a>                      : 1;  <span class="comment">/**&lt; DPI_DMA interrupt enable */</span>
<a name="l08407"></a>08407     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#a3c7d9b04d394f336485ee93d7581a247">reserved_38_39</a>               : 2;
<a name="l08408"></a>08408     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#a3c54c5b58e64412a823bd0f2bcec8cd2">agx1</a>                         : 1;  <span class="comment">/**&lt; GMX1 interrupt enable */</span>
<a name="l08409"></a>08409     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#a898b2f0b08af0fc1cafe7a498cf34159">agx0</a>                         : 1;  <span class="comment">/**&lt; GMX0 interrupt enable */</span>
<a name="l08410"></a>08410     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#a2c798469b497d521f813477272b9bff3">dpi</a>                          : 1;  <span class="comment">/**&lt; DPI interrupt enable */</span>
<a name="l08411"></a>08411     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#af90785c30ed2bb82239af43c80685ac1">sli</a>                          : 1;  <span class="comment">/**&lt; SLI interrupt enable */</span>
<a name="l08412"></a>08412     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#a30d9c0da3203e10f4be472c7e2d069b7">usb</a>                          : 1;  <span class="comment">/**&lt; USB UCTL0 interrupt enable */</span>
<a name="l08413"></a>08413     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#a30618361649880dcb4931b66da10c88b">dfa</a>                          : 1;  <span class="comment">/**&lt; DFA interrupt enable */</span>
<a name="l08414"></a>08414     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#a9c441bee07e0cfeeddcd0edb16d1caf8">key</a>                          : 1;  <span class="comment">/**&lt; KEY interrupt enable */</span>
<a name="l08415"></a>08415     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#ac18d629f7c19836b09574a62814c97d0">rad</a>                          : 1;  <span class="comment">/**&lt; RAD interrupt enable */</span>
<a name="l08416"></a>08416     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#af4feb4f34e0bfc8b5bb9fdce1be08e0e">tim</a>                          : 1;  <span class="comment">/**&lt; TIM interrupt enable */</span>
<a name="l08417"></a>08417     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#aed50426ec3c45202e490c2ff55c9874d">zip</a>                          : 1;  <span class="comment">/**&lt; ZIP interrupt enable */</span>
<a name="l08418"></a>08418     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#a5ee15a10fa9430dc315a11f7a078668f">pko</a>                          : 1;  <span class="comment">/**&lt; PKO interrupt enable */</span>
<a name="l08419"></a>08419     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#aa765f16486d7ee80d8564837e1633a7d">pip</a>                          : 1;  <span class="comment">/**&lt; PIP interrupt enable */</span>
<a name="l08420"></a>08420     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#a89e7e76de98ea48310d4c0e3a8d26f61">ipd</a>                          : 1;  <span class="comment">/**&lt; IPD interrupt enable */</span>
<a name="l08421"></a>08421     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#ab363f306552acbd5ecaf80509a8513ce">l2c</a>                          : 1;  <span class="comment">/**&lt; L2C interrupt enable */</span>
<a name="l08422"></a>08422     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#af172337a467da22d4de1a7d36c48f048">pow</a>                          : 1;  <span class="comment">/**&lt; POW err interrupt enable */</span>
<a name="l08423"></a>08423     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#a0553ea18afa4947d0d61e3ebf42d666f">fpa</a>                          : 1;  <span class="comment">/**&lt; FPA interrupt enable */</span>
<a name="l08424"></a>08424     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#ae1e79b8aaf2293f41b982716c40b769e">iob</a>                          : 1;  <span class="comment">/**&lt; IOB interrupt enable */</span>
<a name="l08425"></a>08425     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#a93c7d5ec756cb517cb57c663913c0493">mio</a>                          : 1;  <span class="comment">/**&lt; MIO boot interrupt enable */</span>
<a name="l08426"></a>08426     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#a3b01bf92fbf6578e0c9c973d18204de1">nand</a>                         : 1;  <span class="comment">/**&lt; EMMC Flash Controller interrupt enable */</span>
<a name="l08427"></a>08427     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#a96410d97a75173a7d3c78b8cfccc50ef">mii1</a>                         : 1;  <span class="comment">/**&lt; RGMII/MIX Interface 1 Interrupt enable */</span>
<a name="l08428"></a>08428     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#ab84e877b9c8d1dfa70446adf70bc8963">reserved_4_17</a>                : 14;
<a name="l08429"></a>08429     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#aa9876cf8cdc8bd725f003484ec95e8d6">wdog</a>                         : 4;  <span class="comment">/**&lt; Watchdog summary interrupt enable vector */</span>
<a name="l08430"></a>08430 <span class="preprocessor">#else</span>
<a name="l08431"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#aa9876cf8cdc8bd725f003484ec95e8d6">08431</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#aa9876cf8cdc8bd725f003484ec95e8d6">wdog</a>                         : 4;
<a name="l08432"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#ab84e877b9c8d1dfa70446adf70bc8963">08432</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#ab84e877b9c8d1dfa70446adf70bc8963">reserved_4_17</a>                : 14;
<a name="l08433"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#a96410d97a75173a7d3c78b8cfccc50ef">08433</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#a96410d97a75173a7d3c78b8cfccc50ef">mii1</a>                         : 1;
<a name="l08434"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#a3b01bf92fbf6578e0c9c973d18204de1">08434</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#a3b01bf92fbf6578e0c9c973d18204de1">nand</a>                         : 1;
<a name="l08435"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#a93c7d5ec756cb517cb57c663913c0493">08435</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#a93c7d5ec756cb517cb57c663913c0493">mio</a>                          : 1;
<a name="l08436"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#ae1e79b8aaf2293f41b982716c40b769e">08436</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#ae1e79b8aaf2293f41b982716c40b769e">iob</a>                          : 1;
<a name="l08437"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#a0553ea18afa4947d0d61e3ebf42d666f">08437</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#a0553ea18afa4947d0d61e3ebf42d666f">fpa</a>                          : 1;
<a name="l08438"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#af172337a467da22d4de1a7d36c48f048">08438</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#af172337a467da22d4de1a7d36c48f048">pow</a>                          : 1;
<a name="l08439"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#ab363f306552acbd5ecaf80509a8513ce">08439</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#ab363f306552acbd5ecaf80509a8513ce">l2c</a>                          : 1;
<a name="l08440"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#a89e7e76de98ea48310d4c0e3a8d26f61">08440</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#a89e7e76de98ea48310d4c0e3a8d26f61">ipd</a>                          : 1;
<a name="l08441"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#aa765f16486d7ee80d8564837e1633a7d">08441</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#aa765f16486d7ee80d8564837e1633a7d">pip</a>                          : 1;
<a name="l08442"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#a5ee15a10fa9430dc315a11f7a078668f">08442</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#a5ee15a10fa9430dc315a11f7a078668f">pko</a>                          : 1;
<a name="l08443"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#aed50426ec3c45202e490c2ff55c9874d">08443</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#aed50426ec3c45202e490c2ff55c9874d">zip</a>                          : 1;
<a name="l08444"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#af4feb4f34e0bfc8b5bb9fdce1be08e0e">08444</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#af4feb4f34e0bfc8b5bb9fdce1be08e0e">tim</a>                          : 1;
<a name="l08445"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#ac18d629f7c19836b09574a62814c97d0">08445</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#ac18d629f7c19836b09574a62814c97d0">rad</a>                          : 1;
<a name="l08446"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#a9c441bee07e0cfeeddcd0edb16d1caf8">08446</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#a9c441bee07e0cfeeddcd0edb16d1caf8">key</a>                          : 1;
<a name="l08447"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#a30618361649880dcb4931b66da10c88b">08447</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#a30618361649880dcb4931b66da10c88b">dfa</a>                          : 1;
<a name="l08448"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#a30d9c0da3203e10f4be472c7e2d069b7">08448</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#a30d9c0da3203e10f4be472c7e2d069b7">usb</a>                          : 1;
<a name="l08449"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#af90785c30ed2bb82239af43c80685ac1">08449</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#af90785c30ed2bb82239af43c80685ac1">sli</a>                          : 1;
<a name="l08450"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#a2c798469b497d521f813477272b9bff3">08450</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#a2c798469b497d521f813477272b9bff3">dpi</a>                          : 1;
<a name="l08451"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#a898b2f0b08af0fc1cafe7a498cf34159">08451</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#a898b2f0b08af0fc1cafe7a498cf34159">agx0</a>                         : 1;
<a name="l08452"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#a3c54c5b58e64412a823bd0f2bcec8cd2">08452</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#a3c54c5b58e64412a823bd0f2bcec8cd2">agx1</a>                         : 1;
<a name="l08453"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#a3c7d9b04d394f336485ee93d7581a247">08453</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#a3c7d9b04d394f336485ee93d7581a247">reserved_38_39</a>               : 2;
<a name="l08454"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#a0f2cb8c636cbc9fabc98d141d057ca29">08454</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#a0f2cb8c636cbc9fabc98d141d057ca29">dpi_dma</a>                      : 1;
<a name="l08455"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#aa59c3a58d1494cd53f64d6256b7656f6">08455</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#aa59c3a58d1494cd53f64d6256b7656f6">reserved_41_45</a>               : 5;
<a name="l08456"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#a22fdda386e0da9c8299113ffc56d240c">08456</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#a22fdda386e0da9c8299113ffc56d240c">agl</a>                          : 1;
<a name="l08457"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#af15f7b768fef3885a26b6a3d3438ba38">08457</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#af15f7b768fef3885a26b6a3d3438ba38">ptp</a>                          : 1;
<a name="l08458"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#abcf99ded2d846983ef4b94af0e3011f5">08458</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#abcf99ded2d846983ef4b94af0e3011f5">pem0</a>                         : 1;
<a name="l08459"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#a6b63dfa576b93bb96aad84b58a1b7605">08459</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#a6b63dfa576b93bb96aad84b58a1b7605">pem1</a>                         : 1;
<a name="l08460"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#a1837dfdc83e5be8f77c608d8923822e0">08460</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#a1837dfdc83e5be8f77c608d8923822e0">reserved_50_51</a>               : 2;
<a name="l08461"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#a29f394b12a271039c918042f0a3bcd46">08461</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#a29f394b12a271039c918042f0a3bcd46">lmc0</a>                         : 1;
<a name="l08462"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#a5a2355dde34e7b95eb64829f51f4ac93">08462</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#a5a2355dde34e7b95eb64829f51f4ac93">reserved_53_62</a>               : 10;
<a name="l08463"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#afa53dbfae4325bf791a2939dce414e8d">08463</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn61xx.html#afa53dbfae4325bf791a2939dce414e8d">rst</a>                          : 1;
<a name="l08464"></a>08464 <span class="preprocessor">#endif</span>
<a name="l08465"></a>08465 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en4__1.html#ad59135313756aacaa0ac36dede3e9742">cn61xx</a>;
<a name="l08466"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html">08466</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html">cvmx_ciu_intx_en4_1_cn63xx</a> {
<a name="l08467"></a>08467 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08468"></a>08468 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#a31c96e5417c7434fd5ed474edecee5f0">rst</a>                          : 1;  <span class="comment">/**&lt; MIO RST interrupt enable */</span>
<a name="l08469"></a>08469     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#ae40da72bf4694654d2fbbbfd00dfa220">reserved_57_62</a>               : 6;
<a name="l08470"></a>08470     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#ad4c87748f1446c0b5e4016a75c8ec324">dfm</a>                          : 1;  <span class="comment">/**&lt; DFM interrupt enable */</span>
<a name="l08471"></a>08471     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#ae525cc07a1648163aeb8058e7fd54a97">reserved_53_55</a>               : 3;
<a name="l08472"></a>08472     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#a134f0bd257cd34883b3427ec335e127a">lmc0</a>                         : 1;  <span class="comment">/**&lt; LMC0 interrupt enable */</span>
<a name="l08473"></a>08473     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#a3c8809f0b9f051751f1667b152059eb1">srio1</a>                        : 1;  <span class="comment">/**&lt; SRIO1 interrupt enable */</span>
<a name="l08474"></a>08474     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#a5904e177b61e3272109d1d6c192dddea">srio0</a>                        : 1;  <span class="comment">/**&lt; SRIO0 interrupt enable */</span>
<a name="l08475"></a>08475     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#a2030aab1aac0ac26509345743e15cc72">pem1</a>                         : 1;  <span class="comment">/**&lt; PEM1 interrupt enable */</span>
<a name="l08476"></a>08476     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#a3dbdfd8382d921082be89ed52041ce0b">pem0</a>                         : 1;  <span class="comment">/**&lt; PEM0 interrupt enable */</span>
<a name="l08477"></a>08477     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#ae2c38073707d4dc489addf98c7d7f339">ptp</a>                          : 1;  <span class="comment">/**&lt; PTP interrupt enable */</span>
<a name="l08478"></a>08478     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#a8935eff1168db07628939577062c8cd4">agl</a>                          : 1;  <span class="comment">/**&lt; AGL interrupt enable */</span>
<a name="l08479"></a>08479     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#a7573fe3aaf2821b5a5f5255bae240f54">reserved_37_45</a>               : 9;
<a name="l08480"></a>08480     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#aaf0d336989f8d2c1d9d72e146413ccdf">agx0</a>                         : 1;  <span class="comment">/**&lt; GMX0 interrupt enable */</span>
<a name="l08481"></a>08481     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#a20adc7f815590c7a2e73fbca96d564e9">dpi</a>                          : 1;  <span class="comment">/**&lt; DPI interrupt enable */</span>
<a name="l08482"></a>08482     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#a7aa819608f3d94224e685e6e10e71a04">sli</a>                          : 1;  <span class="comment">/**&lt; SLI interrupt enable */</span>
<a name="l08483"></a>08483     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#a2a2f8e41d45ababc48da6b89d5508986">usb</a>                          : 1;  <span class="comment">/**&lt; USB UCTL0 interrupt enable */</span>
<a name="l08484"></a>08484     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#a8bb18e332633a66430a314fff55ce7fb">dfa</a>                          : 1;  <span class="comment">/**&lt; DFA interrupt enable */</span>
<a name="l08485"></a>08485     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#acfe879ecf70c185bba241b0dd15e0a8c">key</a>                          : 1;  <span class="comment">/**&lt; KEY interrupt enable */</span>
<a name="l08486"></a>08486     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#a9db71cf89b2339f5c6ac879e0cf4986e">rad</a>                          : 1;  <span class="comment">/**&lt; RAD interrupt enable */</span>
<a name="l08487"></a>08487     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#a4877b957d4978295f919ca0c3b6a9d8b">tim</a>                          : 1;  <span class="comment">/**&lt; TIM interrupt enable */</span>
<a name="l08488"></a>08488     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#acaaebf5f8c751e2a9012fa210833a451">zip</a>                          : 1;  <span class="comment">/**&lt; ZIP interrupt enable */</span>
<a name="l08489"></a>08489     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#aa3bf8b5c9d3aa13b241d14f9f43212eb">pko</a>                          : 1;  <span class="comment">/**&lt; PKO interrupt enable */</span>
<a name="l08490"></a>08490     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#ae27f0d9addf26f8ed2ed779fe6071046">pip</a>                          : 1;  <span class="comment">/**&lt; PIP interrupt enable */</span>
<a name="l08491"></a>08491     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#a66cfa8be68bea200671279150fa65f08">ipd</a>                          : 1;  <span class="comment">/**&lt; IPD interrupt enable */</span>
<a name="l08492"></a>08492     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#ae70d1efcf3d9aa2d517e92355339b3b9">l2c</a>                          : 1;  <span class="comment">/**&lt; L2C interrupt enable */</span>
<a name="l08493"></a>08493     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#ae51982dd2867ad0c0c3efa25794785ed">pow</a>                          : 1;  <span class="comment">/**&lt; POW err interrupt enable */</span>
<a name="l08494"></a>08494     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#aec4e5f9d70688cbb446d62a7b917d0e4">fpa</a>                          : 1;  <span class="comment">/**&lt; FPA interrupt enable */</span>
<a name="l08495"></a>08495     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#a015e5535dbacb9c8ccf9c73cf008fd98">iob</a>                          : 1;  <span class="comment">/**&lt; IOB interrupt enable */</span>
<a name="l08496"></a>08496     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#abf3a8cd5e46d15cf1ca113954e4f3e24">mio</a>                          : 1;  <span class="comment">/**&lt; MIO boot interrupt enable */</span>
<a name="l08497"></a>08497     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#a6226a65ec407bde8fbaf39610e5482f6">nand</a>                         : 1;  <span class="comment">/**&lt; NAND Flash Controller interrupt enable */</span>
<a name="l08498"></a>08498     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#af4846a27f4feb19d1c01021bc185f1d3">mii1</a>                         : 1;  <span class="comment">/**&lt; RGMII/MII/MIX Interface 1 Interrupt enable */</span>
<a name="l08499"></a>08499     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#a70c8f5452778347f1ebaa8937e8b94fd">reserved_6_17</a>                : 12;
<a name="l08500"></a>08500     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#abf920c7aa34fd78037b6f6f3e89bd02a">wdog</a>                         : 6;  <span class="comment">/**&lt; Watchdog summary interrupt enable vector */</span>
<a name="l08501"></a>08501 <span class="preprocessor">#else</span>
<a name="l08502"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#abf920c7aa34fd78037b6f6f3e89bd02a">08502</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#abf920c7aa34fd78037b6f6f3e89bd02a">wdog</a>                         : 6;
<a name="l08503"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#a70c8f5452778347f1ebaa8937e8b94fd">08503</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#a70c8f5452778347f1ebaa8937e8b94fd">reserved_6_17</a>                : 12;
<a name="l08504"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#af4846a27f4feb19d1c01021bc185f1d3">08504</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#af4846a27f4feb19d1c01021bc185f1d3">mii1</a>                         : 1;
<a name="l08505"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#a6226a65ec407bde8fbaf39610e5482f6">08505</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#a6226a65ec407bde8fbaf39610e5482f6">nand</a>                         : 1;
<a name="l08506"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#abf3a8cd5e46d15cf1ca113954e4f3e24">08506</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#abf3a8cd5e46d15cf1ca113954e4f3e24">mio</a>                          : 1;
<a name="l08507"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#a015e5535dbacb9c8ccf9c73cf008fd98">08507</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#a015e5535dbacb9c8ccf9c73cf008fd98">iob</a>                          : 1;
<a name="l08508"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#aec4e5f9d70688cbb446d62a7b917d0e4">08508</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#aec4e5f9d70688cbb446d62a7b917d0e4">fpa</a>                          : 1;
<a name="l08509"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#ae51982dd2867ad0c0c3efa25794785ed">08509</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#ae51982dd2867ad0c0c3efa25794785ed">pow</a>                          : 1;
<a name="l08510"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#ae70d1efcf3d9aa2d517e92355339b3b9">08510</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#ae70d1efcf3d9aa2d517e92355339b3b9">l2c</a>                          : 1;
<a name="l08511"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#a66cfa8be68bea200671279150fa65f08">08511</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#a66cfa8be68bea200671279150fa65f08">ipd</a>                          : 1;
<a name="l08512"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#ae27f0d9addf26f8ed2ed779fe6071046">08512</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#ae27f0d9addf26f8ed2ed779fe6071046">pip</a>                          : 1;
<a name="l08513"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#aa3bf8b5c9d3aa13b241d14f9f43212eb">08513</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#aa3bf8b5c9d3aa13b241d14f9f43212eb">pko</a>                          : 1;
<a name="l08514"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#acaaebf5f8c751e2a9012fa210833a451">08514</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#acaaebf5f8c751e2a9012fa210833a451">zip</a>                          : 1;
<a name="l08515"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#a4877b957d4978295f919ca0c3b6a9d8b">08515</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#a4877b957d4978295f919ca0c3b6a9d8b">tim</a>                          : 1;
<a name="l08516"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#a9db71cf89b2339f5c6ac879e0cf4986e">08516</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#a9db71cf89b2339f5c6ac879e0cf4986e">rad</a>                          : 1;
<a name="l08517"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#acfe879ecf70c185bba241b0dd15e0a8c">08517</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#acfe879ecf70c185bba241b0dd15e0a8c">key</a>                          : 1;
<a name="l08518"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#a8bb18e332633a66430a314fff55ce7fb">08518</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#a8bb18e332633a66430a314fff55ce7fb">dfa</a>                          : 1;
<a name="l08519"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#a2a2f8e41d45ababc48da6b89d5508986">08519</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#a2a2f8e41d45ababc48da6b89d5508986">usb</a>                          : 1;
<a name="l08520"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#a7aa819608f3d94224e685e6e10e71a04">08520</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#a7aa819608f3d94224e685e6e10e71a04">sli</a>                          : 1;
<a name="l08521"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#a20adc7f815590c7a2e73fbca96d564e9">08521</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#a20adc7f815590c7a2e73fbca96d564e9">dpi</a>                          : 1;
<a name="l08522"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#aaf0d336989f8d2c1d9d72e146413ccdf">08522</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#aaf0d336989f8d2c1d9d72e146413ccdf">agx0</a>                         : 1;
<a name="l08523"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#a7573fe3aaf2821b5a5f5255bae240f54">08523</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#a7573fe3aaf2821b5a5f5255bae240f54">reserved_37_45</a>               : 9;
<a name="l08524"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#a8935eff1168db07628939577062c8cd4">08524</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#a8935eff1168db07628939577062c8cd4">agl</a>                          : 1;
<a name="l08525"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#ae2c38073707d4dc489addf98c7d7f339">08525</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#ae2c38073707d4dc489addf98c7d7f339">ptp</a>                          : 1;
<a name="l08526"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#a3dbdfd8382d921082be89ed52041ce0b">08526</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#a3dbdfd8382d921082be89ed52041ce0b">pem0</a>                         : 1;
<a name="l08527"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#a2030aab1aac0ac26509345743e15cc72">08527</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#a2030aab1aac0ac26509345743e15cc72">pem1</a>                         : 1;
<a name="l08528"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#a5904e177b61e3272109d1d6c192dddea">08528</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#a5904e177b61e3272109d1d6c192dddea">srio0</a>                        : 1;
<a name="l08529"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#a3c8809f0b9f051751f1667b152059eb1">08529</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#a3c8809f0b9f051751f1667b152059eb1">srio1</a>                        : 1;
<a name="l08530"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#a134f0bd257cd34883b3427ec335e127a">08530</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#a134f0bd257cd34883b3427ec335e127a">lmc0</a>                         : 1;
<a name="l08531"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#ae525cc07a1648163aeb8058e7fd54a97">08531</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#ae525cc07a1648163aeb8058e7fd54a97">reserved_53_55</a>               : 3;
<a name="l08532"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#ad4c87748f1446c0b5e4016a75c8ec324">08532</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#ad4c87748f1446c0b5e4016a75c8ec324">dfm</a>                          : 1;
<a name="l08533"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#ae40da72bf4694654d2fbbbfd00dfa220">08533</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#ae40da72bf4694654d2fbbbfd00dfa220">reserved_57_62</a>               : 6;
<a name="l08534"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#a31c96e5417c7434fd5ed474edecee5f0">08534</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html#a31c96e5417c7434fd5ed474edecee5f0">rst</a>                          : 1;
<a name="l08535"></a>08535 <span class="preprocessor">#endif</span>
<a name="l08536"></a>08536 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en4__1.html#a0495f2722e5f0073eb0c5316f9ca0baa">cn63xx</a>;
<a name="l08537"></a><a class="code" href="unioncvmx__ciu__intx__en4__1.html#a7644b3bc7690cdf2d02183bf5b9cde78">08537</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn63xx.html">cvmx_ciu_intx_en4_1_cn63xx</a>     <a class="code" href="unioncvmx__ciu__intx__en4__1.html#a7644b3bc7690cdf2d02183bf5b9cde78">cn63xxp1</a>;
<a name="l08538"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html">08538</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html">cvmx_ciu_intx_en4_1_cn66xx</a> {
<a name="l08539"></a>08539 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08540"></a>08540 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a4e2841ef6b7292851952d8b3c4cf38bf">rst</a>                          : 1;  <span class="comment">/**&lt; MIO RST interrupt enable */</span>
<a name="l08541"></a>08541     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#ac65e338e8ce32eca3f6bc315537964b8">reserved_62_62</a>               : 1;
<a name="l08542"></a>08542     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a98bfa5e87d9ae81709009f9ed6093fe8">srio3</a>                        : 1;  <span class="comment">/**&lt; SRIO3 interrupt enable */</span>
<a name="l08543"></a>08543     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a7919ae79dfc8117ca8d7fe1546dc6f3f">srio2</a>                        : 1;  <span class="comment">/**&lt; SRIO2 interrupt enable */</span>
<a name="l08544"></a>08544     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a6d21f04bd81fe557313d90f987c39046">reserved_57_59</a>               : 3;
<a name="l08545"></a>08545     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a36d6233e4381167b92007976101a9c92">dfm</a>                          : 1;  <span class="comment">/**&lt; DFM interrupt enable */</span>
<a name="l08546"></a>08546     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a9c15324f3ffda4d26ae6f79214778f81">reserved_53_55</a>               : 3;
<a name="l08547"></a>08547     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a15f67ceebe4784d1b0942b9600a91ba6">lmc0</a>                         : 1;  <span class="comment">/**&lt; LMC0 interrupt enable */</span>
<a name="l08548"></a>08548     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a2427b26e537521a6df34624776828c21">reserved_51_51</a>               : 1;
<a name="l08549"></a>08549     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a5b09d2ac27f86bff1b8f8568cf987a3c">srio0</a>                        : 1;  <span class="comment">/**&lt; SRIO0 interrupt enable */</span>
<a name="l08550"></a>08550     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a369db045ea730bfadb0f06cee586904f">pem1</a>                         : 1;  <span class="comment">/**&lt; PEM1 interrupt enable */</span>
<a name="l08551"></a>08551     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a041660cc0af8e2d2d3321525c297ed99">pem0</a>                         : 1;  <span class="comment">/**&lt; PEM0 interrupt enable */</span>
<a name="l08552"></a>08552     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a1e25d3a92c307b290f42354221a14ce2">ptp</a>                          : 1;  <span class="comment">/**&lt; PTP interrupt enable */</span>
<a name="l08553"></a>08553     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a7ae6f33528687e9f41754103d8dcac5e">agl</a>                          : 1;  <span class="comment">/**&lt; AGL interrupt enable */</span>
<a name="l08554"></a>08554     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#abf993dd0a56c481c1a06430553a43cc7">reserved_38_45</a>               : 8;
<a name="l08555"></a>08555     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a3147bf5a69fd7177e863b2136ac5b62c">agx1</a>                         : 1;  <span class="comment">/**&lt; GMX1 interrupt enable */</span>
<a name="l08556"></a>08556     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a70ae99adb9c66785d6e0c1aab080eaf2">agx0</a>                         : 1;  <span class="comment">/**&lt; GMX0 interrupt enable */</span>
<a name="l08557"></a>08557     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#ac0d0b22fa3ad5ee64cb216e4b1d3128f">dpi</a>                          : 1;  <span class="comment">/**&lt; DPI interrupt enable */</span>
<a name="l08558"></a>08558     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a3d5f25335919b9d4f0f160c2e56ff381">sli</a>                          : 1;  <span class="comment">/**&lt; SLI interrupt enable */</span>
<a name="l08559"></a>08559     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a3bd06663675748fd6624f34603f18971">usb</a>                          : 1;  <span class="comment">/**&lt; USB UCTL0 interrupt enable */</span>
<a name="l08560"></a>08560     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#aa52fc095371bfd24b63b8d77cf595f01">dfa</a>                          : 1;  <span class="comment">/**&lt; DFA interrupt enable */</span>
<a name="l08561"></a>08561     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a965524cdb9c27ca554dc9929f1284765">key</a>                          : 1;  <span class="comment">/**&lt; KEY interrupt enable */</span>
<a name="l08562"></a>08562     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a4093a76607dc2e2588b3ea3c46d0ad13">rad</a>                          : 1;  <span class="comment">/**&lt; RAD interrupt enable */</span>
<a name="l08563"></a>08563     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a97d0ec6e32ea088d3df30286e5011607">tim</a>                          : 1;  <span class="comment">/**&lt; TIM interrupt enable */</span>
<a name="l08564"></a>08564     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a1d772556423333d080bff77880471eb8">zip</a>                          : 1;  <span class="comment">/**&lt; ZIP interrupt enable */</span>
<a name="l08565"></a>08565     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a57b968e4a9a13e4f40dc9acd087bda30">pko</a>                          : 1;  <span class="comment">/**&lt; PKO interrupt enable */</span>
<a name="l08566"></a>08566     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#abb7c2bc904e3db47015aace7f750b7ff">pip</a>                          : 1;  <span class="comment">/**&lt; PIP interrupt enable */</span>
<a name="l08567"></a>08567     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#aec407c684ce7cb60ab3951d729d9178c">ipd</a>                          : 1;  <span class="comment">/**&lt; IPD interrupt enable */</span>
<a name="l08568"></a>08568     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#ab69f7c0649480875e098d61d1f41a67b">l2c</a>                          : 1;  <span class="comment">/**&lt; L2C interrupt enable */</span>
<a name="l08569"></a>08569     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a2e08a2b2c452527d191f68a592b089b7">pow</a>                          : 1;  <span class="comment">/**&lt; POW err interrupt enable */</span>
<a name="l08570"></a>08570     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a5b3ba8ed32fd3c992efeb7ee5244cc46">fpa</a>                          : 1;  <span class="comment">/**&lt; FPA interrupt enable */</span>
<a name="l08571"></a>08571     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a26df462d8de5198470d2500bd4d4d5c3">iob</a>                          : 1;  <span class="comment">/**&lt; IOB interrupt enable */</span>
<a name="l08572"></a>08572     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a5518c35ef8c414bb1454790771fb626e">mio</a>                          : 1;  <span class="comment">/**&lt; MIO boot interrupt enable */</span>
<a name="l08573"></a>08573     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a5f494fca8b8092d6cee3e061eea93f1d">nand</a>                         : 1;  <span class="comment">/**&lt; NAND Flash Controller interrupt enable */</span>
<a name="l08574"></a>08574     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#adbc5e1051790b2c90d332210bc1ce69a">mii1</a>                         : 1;  <span class="comment">/**&lt; RGMII/MII/MIX Interface 1 Interrupt enable */</span>
<a name="l08575"></a>08575     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a6182cf61da6b20b908a0b9c4c546d431">reserved_10_17</a>               : 8;
<a name="l08576"></a>08576     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a7e9ccc4ad456763e89024900cfb35569">wdog</a>                         : 10; <span class="comment">/**&lt; Watchdog summary interrupt enable vector */</span>
<a name="l08577"></a>08577 <span class="preprocessor">#else</span>
<a name="l08578"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a7e9ccc4ad456763e89024900cfb35569">08578</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a7e9ccc4ad456763e89024900cfb35569">wdog</a>                         : 10;
<a name="l08579"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a6182cf61da6b20b908a0b9c4c546d431">08579</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a6182cf61da6b20b908a0b9c4c546d431">reserved_10_17</a>               : 8;
<a name="l08580"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#adbc5e1051790b2c90d332210bc1ce69a">08580</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#adbc5e1051790b2c90d332210bc1ce69a">mii1</a>                         : 1;
<a name="l08581"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a5f494fca8b8092d6cee3e061eea93f1d">08581</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a5f494fca8b8092d6cee3e061eea93f1d">nand</a>                         : 1;
<a name="l08582"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a5518c35ef8c414bb1454790771fb626e">08582</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a5518c35ef8c414bb1454790771fb626e">mio</a>                          : 1;
<a name="l08583"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a26df462d8de5198470d2500bd4d4d5c3">08583</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a26df462d8de5198470d2500bd4d4d5c3">iob</a>                          : 1;
<a name="l08584"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a5b3ba8ed32fd3c992efeb7ee5244cc46">08584</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a5b3ba8ed32fd3c992efeb7ee5244cc46">fpa</a>                          : 1;
<a name="l08585"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a2e08a2b2c452527d191f68a592b089b7">08585</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a2e08a2b2c452527d191f68a592b089b7">pow</a>                          : 1;
<a name="l08586"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#ab69f7c0649480875e098d61d1f41a67b">08586</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#ab69f7c0649480875e098d61d1f41a67b">l2c</a>                          : 1;
<a name="l08587"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#aec407c684ce7cb60ab3951d729d9178c">08587</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#aec407c684ce7cb60ab3951d729d9178c">ipd</a>                          : 1;
<a name="l08588"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#abb7c2bc904e3db47015aace7f750b7ff">08588</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#abb7c2bc904e3db47015aace7f750b7ff">pip</a>                          : 1;
<a name="l08589"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a57b968e4a9a13e4f40dc9acd087bda30">08589</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a57b968e4a9a13e4f40dc9acd087bda30">pko</a>                          : 1;
<a name="l08590"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a1d772556423333d080bff77880471eb8">08590</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a1d772556423333d080bff77880471eb8">zip</a>                          : 1;
<a name="l08591"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a97d0ec6e32ea088d3df30286e5011607">08591</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a97d0ec6e32ea088d3df30286e5011607">tim</a>                          : 1;
<a name="l08592"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a4093a76607dc2e2588b3ea3c46d0ad13">08592</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a4093a76607dc2e2588b3ea3c46d0ad13">rad</a>                          : 1;
<a name="l08593"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a965524cdb9c27ca554dc9929f1284765">08593</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a965524cdb9c27ca554dc9929f1284765">key</a>                          : 1;
<a name="l08594"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#aa52fc095371bfd24b63b8d77cf595f01">08594</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#aa52fc095371bfd24b63b8d77cf595f01">dfa</a>                          : 1;
<a name="l08595"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a3bd06663675748fd6624f34603f18971">08595</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a3bd06663675748fd6624f34603f18971">usb</a>                          : 1;
<a name="l08596"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a3d5f25335919b9d4f0f160c2e56ff381">08596</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a3d5f25335919b9d4f0f160c2e56ff381">sli</a>                          : 1;
<a name="l08597"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#ac0d0b22fa3ad5ee64cb216e4b1d3128f">08597</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#ac0d0b22fa3ad5ee64cb216e4b1d3128f">dpi</a>                          : 1;
<a name="l08598"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a70ae99adb9c66785d6e0c1aab080eaf2">08598</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a70ae99adb9c66785d6e0c1aab080eaf2">agx0</a>                         : 1;
<a name="l08599"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a3147bf5a69fd7177e863b2136ac5b62c">08599</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a3147bf5a69fd7177e863b2136ac5b62c">agx1</a>                         : 1;
<a name="l08600"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#abf993dd0a56c481c1a06430553a43cc7">08600</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#abf993dd0a56c481c1a06430553a43cc7">reserved_38_45</a>               : 8;
<a name="l08601"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a7ae6f33528687e9f41754103d8dcac5e">08601</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a7ae6f33528687e9f41754103d8dcac5e">agl</a>                          : 1;
<a name="l08602"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a1e25d3a92c307b290f42354221a14ce2">08602</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a1e25d3a92c307b290f42354221a14ce2">ptp</a>                          : 1;
<a name="l08603"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a041660cc0af8e2d2d3321525c297ed99">08603</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a041660cc0af8e2d2d3321525c297ed99">pem0</a>                         : 1;
<a name="l08604"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a369db045ea730bfadb0f06cee586904f">08604</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a369db045ea730bfadb0f06cee586904f">pem1</a>                         : 1;
<a name="l08605"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a5b09d2ac27f86bff1b8f8568cf987a3c">08605</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a5b09d2ac27f86bff1b8f8568cf987a3c">srio0</a>                        : 1;
<a name="l08606"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a2427b26e537521a6df34624776828c21">08606</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a2427b26e537521a6df34624776828c21">reserved_51_51</a>               : 1;
<a name="l08607"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a15f67ceebe4784d1b0942b9600a91ba6">08607</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a15f67ceebe4784d1b0942b9600a91ba6">lmc0</a>                         : 1;
<a name="l08608"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a9c15324f3ffda4d26ae6f79214778f81">08608</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a9c15324f3ffda4d26ae6f79214778f81">reserved_53_55</a>               : 3;
<a name="l08609"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a36d6233e4381167b92007976101a9c92">08609</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a36d6233e4381167b92007976101a9c92">dfm</a>                          : 1;
<a name="l08610"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a6d21f04bd81fe557313d90f987c39046">08610</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a6d21f04bd81fe557313d90f987c39046">reserved_57_59</a>               : 3;
<a name="l08611"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a7919ae79dfc8117ca8d7fe1546dc6f3f">08611</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a7919ae79dfc8117ca8d7fe1546dc6f3f">srio2</a>                        : 1;
<a name="l08612"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a98bfa5e87d9ae81709009f9ed6093fe8">08612</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a98bfa5e87d9ae81709009f9ed6093fe8">srio3</a>                        : 1;
<a name="l08613"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#ac65e338e8ce32eca3f6bc315537964b8">08613</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#ac65e338e8ce32eca3f6bc315537964b8">reserved_62_62</a>               : 1;
<a name="l08614"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a4e2841ef6b7292851952d8b3c4cf38bf">08614</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn66xx.html#a4e2841ef6b7292851952d8b3c4cf38bf">rst</a>                          : 1;
<a name="l08615"></a>08615 <span class="preprocessor">#endif</span>
<a name="l08616"></a>08616 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en4__1.html#a97f1d65788f93fbbf33f601da6c69044">cn66xx</a>;
<a name="l08617"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html">08617</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html">cvmx_ciu_intx_en4_1_cn70xx</a> {
<a name="l08618"></a>08618 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08619"></a>08619 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#aacbdbd7475cecca5a2c1f1f57e2f8b79">rst</a>                          : 1;  <span class="comment">/**&lt; MIO RST interrupt enable */</span>
<a name="l08620"></a>08620     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#a5dc8e4c6f781416c39b69262469018da">reserved_53_62</a>               : 10;
<a name="l08621"></a>08621     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#afb7b17d9a93099dce7e3ca560c032772">lmc0</a>                         : 1;  <span class="comment">/**&lt; LMC0 interrupt enable */</span>
<a name="l08622"></a>08622     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#a78a5063897bf5fc198e58120eea1b482">reserved_51_51</a>               : 1;
<a name="l08623"></a>08623     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#acc00b08ea1590fcd68e7ebd8622d1819">pem2</a>                         : 1;  <span class="comment">/**&lt; PEM2 interrupt enable */</span>
<a name="l08624"></a>08624     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#a52886a67b1349ed1b3012932d561fc12">pem1</a>                         : 1;  <span class="comment">/**&lt; PEM1 interrupt enable */</span>
<a name="l08625"></a>08625     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#a27c5267da182cc351cd4c626fcb73008">pem0</a>                         : 1;  <span class="comment">/**&lt; PEM0 interrupt enable */</span>
<a name="l08626"></a>08626     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#a0e67912fbb463f5ba4157ca9b2d6b9d1">ptp</a>                          : 1;  <span class="comment">/**&lt; PTP interrupt enable */</span>
<a name="l08627"></a>08627     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#a9d26bf0b062c8ca12fa68f45eb1803e5">agl</a>                          : 1;  <span class="comment">/**&lt; AGL interrupt enable */</span>
<a name="l08628"></a>08628     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#a3ced04d4784c86f2fef1d169bc7059fa">reserved_41_45</a>               : 5;
<a name="l08629"></a>08629     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#ae9382d01e7bda77b3dbf1e7cab73499c">dpi_dma</a>                      : 1;  <span class="comment">/**&lt; DPI_DMA interrupt enable */</span>
<a name="l08630"></a>08630     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#a6bd15d148cf1b6fb19c2ac670f69a90c">reserved_39_38</a>               : 2;
<a name="l08631"></a>08631     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#a6683a92dca2693af407d79ca4ca804f9">agx1</a>                         : 1;  <span class="comment">/**&lt; GMX1 interrupt enable */</span>
<a name="l08632"></a>08632     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#a68c3244fddaec7800435377e955ee627">agx0</a>                         : 1;  <span class="comment">/**&lt; GMX0 interrupt enable */</span>
<a name="l08633"></a>08633     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#a67dbff74cd5b09cf445196000003087c">dpi</a>                          : 1;  <span class="comment">/**&lt; DPI interrupt enable */</span>
<a name="l08634"></a>08634     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#a3853226be5809a95268767aa16292424">sli</a>                          : 1;  <span class="comment">/**&lt; SLI interrupt enable */</span>
<a name="l08635"></a>08635     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#aac8583deeee2cc1a0134afb9184d39d8">usb</a>                          : 1;  <span class="comment">/**&lt; USBDRD0 interrupt enable */</span>
<a name="l08636"></a>08636     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#a2b953412941b2b803c9a36d40227a701">dfa</a>                          : 1;  <span class="comment">/**&lt; DFA interrupt enable */</span>
<a name="l08637"></a>08637     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#a53ade3238288969ee84c2a7fe3bfae7a">key</a>                          : 1;  <span class="comment">/**&lt; KEY interrupt enable */</span>
<a name="l08638"></a>08638     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#acd38032d9f82ad2c23d2b7e65e19c53d">rad</a>                          : 1;  <span class="comment">/**&lt; RAD interrupt enable */</span>
<a name="l08639"></a>08639     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#a62d223ab46f5b176bfd68c63fb6202c7">tim</a>                          : 1;  <span class="comment">/**&lt; TIM interrupt enable */</span>
<a name="l08640"></a>08640     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#a3aba45f5645d96c68c4d0768d4186cc3">reserved_28_28</a>               : 1;
<a name="l08641"></a>08641     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#af7b256e4e3574fa94a6acfcd995f1498">pko</a>                          : 1;  <span class="comment">/**&lt; PKO interrupt enable */</span>
<a name="l08642"></a>08642     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#af6ce10a5d64cf969d4d73d5c70db4332">pip</a>                          : 1;  <span class="comment">/**&lt; PIP interrupt enable */</span>
<a name="l08643"></a>08643     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#a412dbcdcbb2fd1aefc39510e40fa0657">ipd</a>                          : 1;  <span class="comment">/**&lt; IPD interrupt enable */</span>
<a name="l08644"></a>08644     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#a02e45edaa22109c5b78828bb6c61c803">l2c</a>                          : 1;  <span class="comment">/**&lt; L2C interrupt enable */</span>
<a name="l08645"></a>08645     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#a680424b1319e813065880a4d027232e0">pow</a>                          : 1;  <span class="comment">/**&lt; POW err interrupt enable */</span>
<a name="l08646"></a>08646     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#a9d21665f2323997dc514b72c3c3ab495">fpa</a>                          : 1;  <span class="comment">/**&lt; FPA interrupt enable */</span>
<a name="l08647"></a>08647     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#aea9727fe91aee866f8a067f506afc4fd">iob</a>                          : 1;  <span class="comment">/**&lt; IOB interrupt enable */</span>
<a name="l08648"></a>08648     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#ae1a2a78d7cd3aa66cc2d49ccbe8aabca">mio</a>                          : 1;  <span class="comment">/**&lt; MIO boot interrupt enable */</span>
<a name="l08649"></a>08649     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#a9a7c9f73494f4a3c165896d2f7e3313d">nand</a>                         : 1;  <span class="comment">/**&lt; NAND / EMMC Controller interrupt enable */</span>
<a name="l08650"></a>08650     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#aab2f3eedd93633d84e835123202266ec">reserved_18_18</a>               : 1;
<a name="l08651"></a>08651     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#acc3369209b6197b2991e0faa0a067e32">usb1</a>                         : 1;  <span class="comment">/**&lt; USBDRD1 summary interrupt enable vector */</span>
<a name="l08652"></a>08652     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#a7ffc759dee8dc9a9c1056e2985df6a93">reserved_4_16</a>                : 13;
<a name="l08653"></a>08653     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#adf22421885461e85df279ac9f2e9ac4b">wdog</a>                         : 4;  <span class="comment">/**&lt; Watchdog summary interrupt enable vector */</span>
<a name="l08654"></a>08654 <span class="preprocessor">#else</span>
<a name="l08655"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#adf22421885461e85df279ac9f2e9ac4b">08655</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#adf22421885461e85df279ac9f2e9ac4b">wdog</a>                         : 4;
<a name="l08656"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#a7ffc759dee8dc9a9c1056e2985df6a93">08656</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#a7ffc759dee8dc9a9c1056e2985df6a93">reserved_4_16</a>                : 13;
<a name="l08657"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#acc3369209b6197b2991e0faa0a067e32">08657</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#acc3369209b6197b2991e0faa0a067e32">usb1</a>                         : 1;
<a name="l08658"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#aab2f3eedd93633d84e835123202266ec">08658</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#aab2f3eedd93633d84e835123202266ec">reserved_18_18</a>               : 1;
<a name="l08659"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#a9a7c9f73494f4a3c165896d2f7e3313d">08659</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#a9a7c9f73494f4a3c165896d2f7e3313d">nand</a>                         : 1;
<a name="l08660"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#ae1a2a78d7cd3aa66cc2d49ccbe8aabca">08660</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#ae1a2a78d7cd3aa66cc2d49ccbe8aabca">mio</a>                          : 1;
<a name="l08661"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#aea9727fe91aee866f8a067f506afc4fd">08661</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#aea9727fe91aee866f8a067f506afc4fd">iob</a>                          : 1;
<a name="l08662"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#a9d21665f2323997dc514b72c3c3ab495">08662</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#a9d21665f2323997dc514b72c3c3ab495">fpa</a>                          : 1;
<a name="l08663"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#a680424b1319e813065880a4d027232e0">08663</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#a680424b1319e813065880a4d027232e0">pow</a>                          : 1;
<a name="l08664"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#a02e45edaa22109c5b78828bb6c61c803">08664</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#a02e45edaa22109c5b78828bb6c61c803">l2c</a>                          : 1;
<a name="l08665"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#a412dbcdcbb2fd1aefc39510e40fa0657">08665</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#a412dbcdcbb2fd1aefc39510e40fa0657">ipd</a>                          : 1;
<a name="l08666"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#af6ce10a5d64cf969d4d73d5c70db4332">08666</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#af6ce10a5d64cf969d4d73d5c70db4332">pip</a>                          : 1;
<a name="l08667"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#af7b256e4e3574fa94a6acfcd995f1498">08667</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#af7b256e4e3574fa94a6acfcd995f1498">pko</a>                          : 1;
<a name="l08668"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#a3aba45f5645d96c68c4d0768d4186cc3">08668</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#a3aba45f5645d96c68c4d0768d4186cc3">reserved_28_28</a>               : 1;
<a name="l08669"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#a62d223ab46f5b176bfd68c63fb6202c7">08669</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#a62d223ab46f5b176bfd68c63fb6202c7">tim</a>                          : 1;
<a name="l08670"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#acd38032d9f82ad2c23d2b7e65e19c53d">08670</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#acd38032d9f82ad2c23d2b7e65e19c53d">rad</a>                          : 1;
<a name="l08671"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#a53ade3238288969ee84c2a7fe3bfae7a">08671</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#a53ade3238288969ee84c2a7fe3bfae7a">key</a>                          : 1;
<a name="l08672"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#a2b953412941b2b803c9a36d40227a701">08672</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#a2b953412941b2b803c9a36d40227a701">dfa</a>                          : 1;
<a name="l08673"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#aac8583deeee2cc1a0134afb9184d39d8">08673</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#aac8583deeee2cc1a0134afb9184d39d8">usb</a>                          : 1;
<a name="l08674"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#a3853226be5809a95268767aa16292424">08674</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#a3853226be5809a95268767aa16292424">sli</a>                          : 1;
<a name="l08675"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#a67dbff74cd5b09cf445196000003087c">08675</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#a67dbff74cd5b09cf445196000003087c">dpi</a>                          : 1;
<a name="l08676"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#a68c3244fddaec7800435377e955ee627">08676</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#a68c3244fddaec7800435377e955ee627">agx0</a>                         : 1;
<a name="l08677"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#a6683a92dca2693af407d79ca4ca804f9">08677</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#a6683a92dca2693af407d79ca4ca804f9">agx1</a>                         : 1;
<a name="l08678"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#a6bd15d148cf1b6fb19c2ac670f69a90c">08678</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#a6bd15d148cf1b6fb19c2ac670f69a90c">reserved_39_38</a>               : 2;
<a name="l08679"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#ae9382d01e7bda77b3dbf1e7cab73499c">08679</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#ae9382d01e7bda77b3dbf1e7cab73499c">dpi_dma</a>                      : 1;
<a name="l08680"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#a3ced04d4784c86f2fef1d169bc7059fa">08680</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#a3ced04d4784c86f2fef1d169bc7059fa">reserved_41_45</a>               : 5;
<a name="l08681"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#a9d26bf0b062c8ca12fa68f45eb1803e5">08681</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#a9d26bf0b062c8ca12fa68f45eb1803e5">agl</a>                          : 1;
<a name="l08682"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#a0e67912fbb463f5ba4157ca9b2d6b9d1">08682</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#a0e67912fbb463f5ba4157ca9b2d6b9d1">ptp</a>                          : 1;
<a name="l08683"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#a27c5267da182cc351cd4c626fcb73008">08683</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#a27c5267da182cc351cd4c626fcb73008">pem0</a>                         : 1;
<a name="l08684"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#a52886a67b1349ed1b3012932d561fc12">08684</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#a52886a67b1349ed1b3012932d561fc12">pem1</a>                         : 1;
<a name="l08685"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#acc00b08ea1590fcd68e7ebd8622d1819">08685</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#acc00b08ea1590fcd68e7ebd8622d1819">pem2</a>                         : 1;
<a name="l08686"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#a78a5063897bf5fc198e58120eea1b482">08686</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#a78a5063897bf5fc198e58120eea1b482">reserved_51_51</a>               : 1;
<a name="l08687"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#afb7b17d9a93099dce7e3ca560c032772">08687</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#afb7b17d9a93099dce7e3ca560c032772">lmc0</a>                         : 1;
<a name="l08688"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#a5dc8e4c6f781416c39b69262469018da">08688</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#a5dc8e4c6f781416c39b69262469018da">reserved_53_62</a>               : 10;
<a name="l08689"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#aacbdbd7475cecca5a2c1f1f57e2f8b79">08689</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html#aacbdbd7475cecca5a2c1f1f57e2f8b79">rst</a>                          : 1;
<a name="l08690"></a>08690 <span class="preprocessor">#endif</span>
<a name="l08691"></a>08691 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en4__1.html#abf61e4b12530d679c7e202f8298acb72">cn70xx</a>;
<a name="l08692"></a><a class="code" href="unioncvmx__ciu__intx__en4__1.html#a9ed18ed7d4c5ecaaa07da659571f2e15">08692</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cn70xx.html">cvmx_ciu_intx_en4_1_cn70xx</a>     <a class="code" href="unioncvmx__ciu__intx__en4__1.html#a9ed18ed7d4c5ecaaa07da659571f2e15">cn70xxp1</a>;
<a name="l08693"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html">08693</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html">cvmx_ciu_intx_en4_1_cnf71xx</a> {
<a name="l08694"></a>08694 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08695"></a>08695 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#ae5deac5167449c9b9a3fea9402d41348">rst</a>                          : 1;  <span class="comment">/**&lt; MIO RST interrupt enable */</span>
<a name="l08696"></a>08696     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#a2c71883e21b3fbbffcef334ac8928355">reserved_53_62</a>               : 10;
<a name="l08697"></a>08697     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#a017d3a0052b1e04a96d888b91e66e15f">lmc0</a>                         : 1;  <span class="comment">/**&lt; LMC0 interrupt enable */</span>
<a name="l08698"></a>08698     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#a4f1cd69d160cda5ec8719143611aee7d">reserved_50_51</a>               : 2;
<a name="l08699"></a>08699     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#afada77ad0e17bd6dc418de7d15ba7490">pem1</a>                         : 1;  <span class="comment">/**&lt; PEM1 interrupt enable */</span>
<a name="l08700"></a>08700     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#a24f2a401c2ff30e65c0cf5f27771c2d9">pem0</a>                         : 1;  <span class="comment">/**&lt; PEM0 interrupt enable */</span>
<a name="l08701"></a>08701     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#a18227746739a8f556796e4c580fe1436">ptp</a>                          : 1;  <span class="comment">/**&lt; PTP interrupt enable */</span>
<a name="l08702"></a>08702     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#a6e26947385e270e973ea1435773769fc">reserved_41_46</a>               : 6;
<a name="l08703"></a>08703     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#aecb97d9e6a9bbff31640ce2a27ecb698">dpi_dma</a>                      : 1;  <span class="comment">/**&lt; DPI_DMA interrupt enable */</span>
<a name="l08704"></a>08704     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#a2252408d078a0a79b0d4325b0db5430a">reserved_37_39</a>               : 3;
<a name="l08705"></a>08705     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#a87c91e322065183974898398a8b555e4">agx0</a>                         : 1;  <span class="comment">/**&lt; GMX0 interrupt enable */</span>
<a name="l08706"></a>08706     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#a6a70c0083b6dc35f0f7350590b6c240c">dpi</a>                          : 1;  <span class="comment">/**&lt; DPI interrupt enable */</span>
<a name="l08707"></a>08707     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#afcc4e184faa869675b83a5401d0929e0">sli</a>                          : 1;  <span class="comment">/**&lt; SLI interrupt enable */</span>
<a name="l08708"></a>08708     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#a190af4a0eb852ac3d5ada25e8b8223f6">usb</a>                          : 1;  <span class="comment">/**&lt; USB UCTL0 interrupt enable */</span>
<a name="l08709"></a>08709     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#a98444f35f18fe04a88d3de58c0643a97">reserved_32_32</a>               : 1;
<a name="l08710"></a>08710     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#a2702c09bd8cada72ddb1942e1a6d293b">key</a>                          : 1;  <span class="comment">/**&lt; KEY interrupt enable */</span>
<a name="l08711"></a>08711     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#a8cf69966cd2b57679e54cd58854cd228">rad</a>                          : 1;  <span class="comment">/**&lt; RAD interrupt enable */</span>
<a name="l08712"></a>08712     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#a260d9d2f5929a84f5cf33209ca9b7427">tim</a>                          : 1;  <span class="comment">/**&lt; TIM interrupt enable */</span>
<a name="l08713"></a>08713     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#a49c9592b4f186868343a4bb49b11799c">reserved_28_28</a>               : 1;
<a name="l08714"></a>08714     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#abfdd594beee2eb620017edc30ab64f64">pko</a>                          : 1;  <span class="comment">/**&lt; PKO interrupt enable */</span>
<a name="l08715"></a>08715     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#a7e7b3728b1868437575774b3d90ac8c4">pip</a>                          : 1;  <span class="comment">/**&lt; PIP interrupt enable */</span>
<a name="l08716"></a>08716     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#ad572d5c1300ac70bc81e45dc97f0a366">ipd</a>                          : 1;  <span class="comment">/**&lt; IPD interrupt enable */</span>
<a name="l08717"></a>08717     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#a4a112f9127eb15db2b9b7c6853066784">l2c</a>                          : 1;  <span class="comment">/**&lt; L2C interrupt enable */</span>
<a name="l08718"></a>08718     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#a2f4dec31fd6d232c207b11ed37f3319d">pow</a>                          : 1;  <span class="comment">/**&lt; POW err interrupt enable */</span>
<a name="l08719"></a>08719     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#ab833d93988dbf98ec5a0c2db53f781aa">fpa</a>                          : 1;  <span class="comment">/**&lt; FPA interrupt enable */</span>
<a name="l08720"></a>08720     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#a8cb3620169a184f8f7cdefda06b19e04">iob</a>                          : 1;  <span class="comment">/**&lt; IOB interrupt enable */</span>
<a name="l08721"></a>08721     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#afcc3279028a39f31cb71cb20e222a06d">mio</a>                          : 1;  <span class="comment">/**&lt; MIO boot interrupt enable */</span>
<a name="l08722"></a>08722     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#ae6accbc039d4655be5e4805df8c8ba8d">nand</a>                         : 1;  <span class="comment">/**&lt; EMMC Flash Controller interrupt enable */</span>
<a name="l08723"></a>08723     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#acb5376d971ce621d6e57db58be4831d1">reserved_4_18</a>                : 15;
<a name="l08724"></a>08724     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#a96f721d0c64289f00b892ece5b284fb4">wdog</a>                         : 4;  <span class="comment">/**&lt; Watchdog summary interrupt enable vector */</span>
<a name="l08725"></a>08725 <span class="preprocessor">#else</span>
<a name="l08726"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#a96f721d0c64289f00b892ece5b284fb4">08726</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#a96f721d0c64289f00b892ece5b284fb4">wdog</a>                         : 4;
<a name="l08727"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#acb5376d971ce621d6e57db58be4831d1">08727</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#acb5376d971ce621d6e57db58be4831d1">reserved_4_18</a>                : 15;
<a name="l08728"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#ae6accbc039d4655be5e4805df8c8ba8d">08728</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#ae6accbc039d4655be5e4805df8c8ba8d">nand</a>                         : 1;
<a name="l08729"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#afcc3279028a39f31cb71cb20e222a06d">08729</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#afcc3279028a39f31cb71cb20e222a06d">mio</a>                          : 1;
<a name="l08730"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#a8cb3620169a184f8f7cdefda06b19e04">08730</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#a8cb3620169a184f8f7cdefda06b19e04">iob</a>                          : 1;
<a name="l08731"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#ab833d93988dbf98ec5a0c2db53f781aa">08731</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#ab833d93988dbf98ec5a0c2db53f781aa">fpa</a>                          : 1;
<a name="l08732"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#a2f4dec31fd6d232c207b11ed37f3319d">08732</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#a2f4dec31fd6d232c207b11ed37f3319d">pow</a>                          : 1;
<a name="l08733"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#a4a112f9127eb15db2b9b7c6853066784">08733</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#a4a112f9127eb15db2b9b7c6853066784">l2c</a>                          : 1;
<a name="l08734"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#ad572d5c1300ac70bc81e45dc97f0a366">08734</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#ad572d5c1300ac70bc81e45dc97f0a366">ipd</a>                          : 1;
<a name="l08735"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#a7e7b3728b1868437575774b3d90ac8c4">08735</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#a7e7b3728b1868437575774b3d90ac8c4">pip</a>                          : 1;
<a name="l08736"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#abfdd594beee2eb620017edc30ab64f64">08736</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#abfdd594beee2eb620017edc30ab64f64">pko</a>                          : 1;
<a name="l08737"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#a49c9592b4f186868343a4bb49b11799c">08737</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#a49c9592b4f186868343a4bb49b11799c">reserved_28_28</a>               : 1;
<a name="l08738"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#a260d9d2f5929a84f5cf33209ca9b7427">08738</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#a260d9d2f5929a84f5cf33209ca9b7427">tim</a>                          : 1;
<a name="l08739"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#a8cf69966cd2b57679e54cd58854cd228">08739</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#a8cf69966cd2b57679e54cd58854cd228">rad</a>                          : 1;
<a name="l08740"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#a2702c09bd8cada72ddb1942e1a6d293b">08740</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#a2702c09bd8cada72ddb1942e1a6d293b">key</a>                          : 1;
<a name="l08741"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#a98444f35f18fe04a88d3de58c0643a97">08741</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#a98444f35f18fe04a88d3de58c0643a97">reserved_32_32</a>               : 1;
<a name="l08742"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#a190af4a0eb852ac3d5ada25e8b8223f6">08742</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#a190af4a0eb852ac3d5ada25e8b8223f6">usb</a>                          : 1;
<a name="l08743"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#afcc4e184faa869675b83a5401d0929e0">08743</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#afcc4e184faa869675b83a5401d0929e0">sli</a>                          : 1;
<a name="l08744"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#a6a70c0083b6dc35f0f7350590b6c240c">08744</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#a6a70c0083b6dc35f0f7350590b6c240c">dpi</a>                          : 1;
<a name="l08745"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#a87c91e322065183974898398a8b555e4">08745</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#a87c91e322065183974898398a8b555e4">agx0</a>                         : 1;
<a name="l08746"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#a2252408d078a0a79b0d4325b0db5430a">08746</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#a2252408d078a0a79b0d4325b0db5430a">reserved_37_39</a>               : 3;
<a name="l08747"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#aecb97d9e6a9bbff31640ce2a27ecb698">08747</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#aecb97d9e6a9bbff31640ce2a27ecb698">dpi_dma</a>                      : 1;
<a name="l08748"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#a6e26947385e270e973ea1435773769fc">08748</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#a6e26947385e270e973ea1435773769fc">reserved_41_46</a>               : 6;
<a name="l08749"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#a18227746739a8f556796e4c580fe1436">08749</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#a18227746739a8f556796e4c580fe1436">ptp</a>                          : 1;
<a name="l08750"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#a24f2a401c2ff30e65c0cf5f27771c2d9">08750</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#a24f2a401c2ff30e65c0cf5f27771c2d9">pem0</a>                         : 1;
<a name="l08751"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#afada77ad0e17bd6dc418de7d15ba7490">08751</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#afada77ad0e17bd6dc418de7d15ba7490">pem1</a>                         : 1;
<a name="l08752"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#a4f1cd69d160cda5ec8719143611aee7d">08752</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#a4f1cd69d160cda5ec8719143611aee7d">reserved_50_51</a>               : 2;
<a name="l08753"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#a017d3a0052b1e04a96d888b91e66e15f">08753</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#a017d3a0052b1e04a96d888b91e66e15f">lmc0</a>                         : 1;
<a name="l08754"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#a2c71883e21b3fbbffcef334ac8928355">08754</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#a2c71883e21b3fbbffcef334ac8928355">reserved_53_62</a>               : 10;
<a name="l08755"></a><a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#ae5deac5167449c9b9a3fea9402d41348">08755</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1_1_1cvmx__ciu__intx__en4__1__cnf71xx.html#ae5deac5167449c9b9a3fea9402d41348">rst</a>                          : 1;
<a name="l08756"></a>08756 <span class="preprocessor">#endif</span>
<a name="l08757"></a>08757 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en4__1.html#ac8c00450ca53209bbadb60bf8006b3d8">cnf71xx</a>;
<a name="l08758"></a>08758 };
<a name="l08759"></a><a class="code" href="cvmx-ciu-defs_8h.html#a010ff57b6422ecd5bcebfd5769b0b07f">08759</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__intx__en4__1.html" title="cvmx_ciu_int::_en4_1">cvmx_ciu_intx_en4_1</a> <a class="code" href="unioncvmx__ciu__intx__en4__1.html" title="cvmx_ciu_int::_en4_1">cvmx_ciu_intx_en4_1_t</a>;
<a name="l08760"></a>08760 <span class="comment"></span>
<a name="l08761"></a>08761 <span class="comment">/**</span>
<a name="l08762"></a>08762 <span class="comment"> * cvmx_ciu_int#_en4_1_w1c</span>
<a name="l08763"></a>08763 <span class="comment"> *</span>
<a name="l08764"></a>08764 <span class="comment"> * Write-1-to-clear version of the CIU_INTX_EN4_1 register, read back corresponding</span>
<a name="l08765"></a>08765 <span class="comment"> * CIU_INTX_EN4_1 value.</span>
<a name="l08766"></a>08766 <span class="comment"> */</span>
<a name="l08767"></a><a class="code" href="unioncvmx__ciu__intx__en4__1__w1c.html">08767</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__intx__en4__1__w1c.html" title="cvmx_ciu_int::_en4_1_w1c">cvmx_ciu_intx_en4_1_w1c</a> {
<a name="l08768"></a><a class="code" href="unioncvmx__ciu__intx__en4__1__w1c.html#a3f0dae16055e369c3c4d62d988d528cd">08768</a>     uint64_t <a class="code" href="unioncvmx__ciu__intx__en4__1__w1c.html#a3f0dae16055e369c3c4d62d988d528cd">u64</a>;
<a name="l08769"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html">08769</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html">cvmx_ciu_intx_en4_1_w1c_s</a> {
<a name="l08770"></a>08770 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08771"></a>08771 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a8571650fc6ae253825559ec3f2489378">rst</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear MIO RST interrupt enable */</span>
<a name="l08772"></a>08772     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#ab953cf0de7098bfee292f38d5c880a01">reserved_62_62</a>               : 1;
<a name="l08773"></a>08773     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a848f9bbe077f36d9279ec05d5beb4c00">srio3</a>                        : 1;  <span class="comment">/**&lt; Write 1 to clear SRIO3 interrupt enable */</span>
<a name="l08774"></a>08774     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a12b4352cca5407c93ccbfc7609df6a79">srio2</a>                        : 1;  <span class="comment">/**&lt; Write 1 to clear SRIO2 interrupt enable */</span>
<a name="l08775"></a>08775     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#acc026d86e3e0d09d722ca91381a42058">reserved_57_59</a>               : 3;
<a name="l08776"></a>08776     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a64cb2911c79a4b301120c18dc485d509">dfm</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear DFM interrupt enable */</span>
<a name="l08777"></a>08777     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#ab1e0860882c5d67697b20be54b669c3d">reserved_53_55</a>               : 3;
<a name="l08778"></a>08778     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a5fca4b121ea9f7d1bbab165dd8976ffe">lmc0</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear LMC0 interrupt enable */</span>
<a name="l08779"></a>08779     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#acf7aae76ddd542ac2b2b352993d87722">srio1</a>                        : 1;  <span class="comment">/**&lt; Write 1 to clear SRIO1 interrupt enable */</span>
<a name="l08780"></a>08780     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a0e6577fca98dd65c851b42c956249566">reserved_50_50</a>               : 1;
<a name="l08781"></a>08781     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a15a4203fce317e3572158854d9190eb8">pem1</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear PEM1 interrupt enable */</span>
<a name="l08782"></a>08782     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a1bfb529b799ac3092c47ff4be3f5a21d">pem0</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear PEM0 interrupt enable */</span>
<a name="l08783"></a>08783     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a12ffbb2d8134b441ee58886009875c5e">ptp</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear PTP interrupt enable */</span>
<a name="l08784"></a>08784     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a56e2da95fcc02177d9a653f89426a330">agl</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear AGL interrupt enable */</span>
<a name="l08785"></a>08785     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#ace82d7e641a683a34a58d752d362f6ed">reserved_41_45</a>               : 5;
<a name="l08786"></a>08786     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#afe53165303ca945824db77afa950e79c">dpi_dma</a>                      : 1;  <span class="comment">/**&lt; Write 1 to clear DPI_DMA interrupt enable */</span>
<a name="l08787"></a>08787     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a1d0888a8850a70e10776efe6280e26ac">reserved_38_39</a>               : 2;
<a name="l08788"></a>08788     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#ac4b8a3132c8c15d0a64efc0595516029">agx1</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear GMX1 interrupt enable */</span>
<a name="l08789"></a>08789     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a4628d15500a59fd0102e7813d5133723">agx0</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear GMX0 interrupt enable */</span>
<a name="l08790"></a>08790     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a941b5c51305f07b88d5dcf6a030d6b96">dpi</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear DPI interrupt enable */</span>
<a name="l08791"></a>08791     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#aafacc34fbdcd8255d998342aef203fb3">sli</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear SLI interrupt enable */</span>
<a name="l08792"></a>08792     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#ace28c14bce8f0aeac846f4821e389fdb">usb</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear USB UCTL0 interrupt enable */</span>
<a name="l08793"></a>08793     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a817285207dc4776bcbe4dc1230a87360">dfa</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear DFA interrupt enable */</span>
<a name="l08794"></a>08794     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a354a8092e955a864063adbf30643b97d">key</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear KEY interrupt enable */</span>
<a name="l08795"></a>08795     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a6e8f337fd5651a1f4c2a878415fb9144">rad</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear RAD interrupt enable */</span>
<a name="l08796"></a>08796     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a644fb52f6085107c1823581208d686e8">tim</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear TIM interrupt enable */</span>
<a name="l08797"></a>08797     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#af39f584b99486062b94f9d12f5706dc7">zip</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear ZIP interrupt enable */</span>
<a name="l08798"></a>08798     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a3e245a39d1c4f46dc19e5db66deb5be8">pko</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear PKO interrupt enable */</span>
<a name="l08799"></a>08799     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#ac4c1eb551dfcee0a4436d7f1c69c5481">pip</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear PIP interrupt enable */</span>
<a name="l08800"></a>08800     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a392b9e9cfacd69bd1670f51378a48e73">ipd</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear IPD interrupt enable */</span>
<a name="l08801"></a>08801     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a911b4c141771eff1da457e9fa6c0aea9">l2c</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear L2C interrupt enable */</span>
<a name="l08802"></a>08802     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a2ab069893f44951c2eb949b082df024b">pow</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear POW err interrupt enable */</span>
<a name="l08803"></a>08803     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a8776303dbfc4e2fdaa241a72e25f3824">fpa</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear FPA interrupt enable */</span>
<a name="l08804"></a>08804     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a0af5c17be35ef34d3ef11a057932f0d2">iob</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear IOB interrupt enable */</span>
<a name="l08805"></a>08805     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a6b4a3c2fee8ff65e5a005c0787250609">mio</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear MIO boot interrupt enable */</span>
<a name="l08806"></a>08806     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#aa72e94f3706476511eb1b09551b2de45">nand</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear EMMC Flash Controller interrupt</span>
<a name="l08807"></a>08807 <span class="comment">                                                         enable */</span>
<a name="l08808"></a>08808     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a6145ed4312c3d5ec336995979d2923c4">mii1</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear RGMII/MII/MIX Interface 1</span>
<a name="l08809"></a>08809 <span class="comment">                                                         Interrupt enable */</span>
<a name="l08810"></a>08810     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#af6c5bfc4a422acc9b46da8084e140c0c">usb1</a>                         : 1;  <span class="comment">/**&lt; Write 1s to clear USBDRD1 summary interrupt enable */</span>
<a name="l08811"></a>08811     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a642af8b569637876a12afa65f3b07092">uart2</a>                        : 1;  <span class="comment">/**&lt; Third UART interrupt */</span>
<a name="l08812"></a>08812     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#ad09a663ac68af5d8d32508703432c1f3">wdog</a>                         : 16; <span class="comment">/**&lt; Write 1s to clear Watchdog summary interrupt enable */</span>
<a name="l08813"></a>08813 <span class="preprocessor">#else</span>
<a name="l08814"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#ad09a663ac68af5d8d32508703432c1f3">08814</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#ad09a663ac68af5d8d32508703432c1f3">wdog</a>                         : 16;
<a name="l08815"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a642af8b569637876a12afa65f3b07092">08815</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a642af8b569637876a12afa65f3b07092">uart2</a>                        : 1;
<a name="l08816"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#af6c5bfc4a422acc9b46da8084e140c0c">08816</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#af6c5bfc4a422acc9b46da8084e140c0c">usb1</a>                         : 1;
<a name="l08817"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a6145ed4312c3d5ec336995979d2923c4">08817</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a6145ed4312c3d5ec336995979d2923c4">mii1</a>                         : 1;
<a name="l08818"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#aa72e94f3706476511eb1b09551b2de45">08818</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#aa72e94f3706476511eb1b09551b2de45">nand</a>                         : 1;
<a name="l08819"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a6b4a3c2fee8ff65e5a005c0787250609">08819</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a6b4a3c2fee8ff65e5a005c0787250609">mio</a>                          : 1;
<a name="l08820"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a0af5c17be35ef34d3ef11a057932f0d2">08820</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a0af5c17be35ef34d3ef11a057932f0d2">iob</a>                          : 1;
<a name="l08821"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a8776303dbfc4e2fdaa241a72e25f3824">08821</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a8776303dbfc4e2fdaa241a72e25f3824">fpa</a>                          : 1;
<a name="l08822"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a2ab069893f44951c2eb949b082df024b">08822</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a2ab069893f44951c2eb949b082df024b">pow</a>                          : 1;
<a name="l08823"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a911b4c141771eff1da457e9fa6c0aea9">08823</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a911b4c141771eff1da457e9fa6c0aea9">l2c</a>                          : 1;
<a name="l08824"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a392b9e9cfacd69bd1670f51378a48e73">08824</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a392b9e9cfacd69bd1670f51378a48e73">ipd</a>                          : 1;
<a name="l08825"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#ac4c1eb551dfcee0a4436d7f1c69c5481">08825</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#ac4c1eb551dfcee0a4436d7f1c69c5481">pip</a>                          : 1;
<a name="l08826"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a3e245a39d1c4f46dc19e5db66deb5be8">08826</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a3e245a39d1c4f46dc19e5db66deb5be8">pko</a>                          : 1;
<a name="l08827"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#af39f584b99486062b94f9d12f5706dc7">08827</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#af39f584b99486062b94f9d12f5706dc7">zip</a>                          : 1;
<a name="l08828"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a644fb52f6085107c1823581208d686e8">08828</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a644fb52f6085107c1823581208d686e8">tim</a>                          : 1;
<a name="l08829"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a6e8f337fd5651a1f4c2a878415fb9144">08829</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a6e8f337fd5651a1f4c2a878415fb9144">rad</a>                          : 1;
<a name="l08830"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a354a8092e955a864063adbf30643b97d">08830</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a354a8092e955a864063adbf30643b97d">key</a>                          : 1;
<a name="l08831"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a817285207dc4776bcbe4dc1230a87360">08831</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a817285207dc4776bcbe4dc1230a87360">dfa</a>                          : 1;
<a name="l08832"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#ace28c14bce8f0aeac846f4821e389fdb">08832</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#ace28c14bce8f0aeac846f4821e389fdb">usb</a>                          : 1;
<a name="l08833"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#aafacc34fbdcd8255d998342aef203fb3">08833</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#aafacc34fbdcd8255d998342aef203fb3">sli</a>                          : 1;
<a name="l08834"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a941b5c51305f07b88d5dcf6a030d6b96">08834</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a941b5c51305f07b88d5dcf6a030d6b96">dpi</a>                          : 1;
<a name="l08835"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a4628d15500a59fd0102e7813d5133723">08835</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a4628d15500a59fd0102e7813d5133723">agx0</a>                         : 1;
<a name="l08836"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#ac4b8a3132c8c15d0a64efc0595516029">08836</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#ac4b8a3132c8c15d0a64efc0595516029">agx1</a>                         : 1;
<a name="l08837"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a1d0888a8850a70e10776efe6280e26ac">08837</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a1d0888a8850a70e10776efe6280e26ac">reserved_38_39</a>               : 2;
<a name="l08838"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#afe53165303ca945824db77afa950e79c">08838</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#afe53165303ca945824db77afa950e79c">dpi_dma</a>                      : 1;
<a name="l08839"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#ace82d7e641a683a34a58d752d362f6ed">08839</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#ace82d7e641a683a34a58d752d362f6ed">reserved_41_45</a>               : 5;
<a name="l08840"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a56e2da95fcc02177d9a653f89426a330">08840</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a56e2da95fcc02177d9a653f89426a330">agl</a>                          : 1;
<a name="l08841"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a12ffbb2d8134b441ee58886009875c5e">08841</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a12ffbb2d8134b441ee58886009875c5e">ptp</a>                          : 1;
<a name="l08842"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a1bfb529b799ac3092c47ff4be3f5a21d">08842</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a1bfb529b799ac3092c47ff4be3f5a21d">pem0</a>                         : 1;
<a name="l08843"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a15a4203fce317e3572158854d9190eb8">08843</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a15a4203fce317e3572158854d9190eb8">pem1</a>                         : 1;
<a name="l08844"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a0e6577fca98dd65c851b42c956249566">08844</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a0e6577fca98dd65c851b42c956249566">reserved_50_50</a>               : 1;
<a name="l08845"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#acf7aae76ddd542ac2b2b352993d87722">08845</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#acf7aae76ddd542ac2b2b352993d87722">srio1</a>                        : 1;
<a name="l08846"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a5fca4b121ea9f7d1bbab165dd8976ffe">08846</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a5fca4b121ea9f7d1bbab165dd8976ffe">lmc0</a>                         : 1;
<a name="l08847"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#ab1e0860882c5d67697b20be54b669c3d">08847</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#ab1e0860882c5d67697b20be54b669c3d">reserved_53_55</a>               : 3;
<a name="l08848"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a64cb2911c79a4b301120c18dc485d509">08848</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a64cb2911c79a4b301120c18dc485d509">dfm</a>                          : 1;
<a name="l08849"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#acc026d86e3e0d09d722ca91381a42058">08849</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#acc026d86e3e0d09d722ca91381a42058">reserved_57_59</a>               : 3;
<a name="l08850"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a12b4352cca5407c93ccbfc7609df6a79">08850</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a12b4352cca5407c93ccbfc7609df6a79">srio2</a>                        : 1;
<a name="l08851"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a848f9bbe077f36d9279ec05d5beb4c00">08851</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a848f9bbe077f36d9279ec05d5beb4c00">srio3</a>                        : 1;
<a name="l08852"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#ab953cf0de7098bfee292f38d5c880a01">08852</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#ab953cf0de7098bfee292f38d5c880a01">reserved_62_62</a>               : 1;
<a name="l08853"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a8571650fc6ae253825559ec3f2489378">08853</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__s.html#a8571650fc6ae253825559ec3f2489378">rst</a>                          : 1;
<a name="l08854"></a>08854 <span class="preprocessor">#endif</span>
<a name="l08855"></a>08855 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en4__1__w1c.html#a182f638ca9d00284a15a1c018fe44f3d">s</a>;
<a name="l08856"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn52xx.html">08856</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn52xx.html">cvmx_ciu_intx_en4_1_w1c_cn52xx</a> {
<a name="l08857"></a>08857 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08858"></a>08858 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn52xx.html#a584c846174e33eda860ca38f24a2cf7d">reserved_20_63</a>               : 44;
<a name="l08859"></a>08859     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn52xx.html#a7131cad4bd0a48d2ca0655572c794be4">nand</a>                         : 1;  <span class="comment">/**&lt; NAND Flash Controller */</span>
<a name="l08860"></a>08860     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn52xx.html#a57372f32c0d6db8b03f37da6449a16fd">mii1</a>                         : 1;  <span class="comment">/**&lt; Second MII Interrupt */</span>
<a name="l08861"></a>08861     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn52xx.html#ac334685f56bfa8b98c7184912f07853b">usb1</a>                         : 1;  <span class="comment">/**&lt; Second USB Interrupt */</span>
<a name="l08862"></a>08862     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn52xx.html#a693319ac3d4d895138730ddb980a3299">uart2</a>                        : 1;  <span class="comment">/**&lt; Third UART interrupt */</span>
<a name="l08863"></a>08863     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn52xx.html#a48c98d040c1af8a82c38dabc5baaf1af">reserved_4_15</a>                : 12;
<a name="l08864"></a>08864     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn52xx.html#acf204c3a414f3b509ec8ac4795c42562">wdog</a>                         : 4;  <span class="comment">/**&lt; Watchdog summary interrupt enable vector */</span>
<a name="l08865"></a>08865 <span class="preprocessor">#else</span>
<a name="l08866"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn52xx.html#acf204c3a414f3b509ec8ac4795c42562">08866</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn52xx.html#acf204c3a414f3b509ec8ac4795c42562">wdog</a>                         : 4;
<a name="l08867"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn52xx.html#a48c98d040c1af8a82c38dabc5baaf1af">08867</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn52xx.html#a48c98d040c1af8a82c38dabc5baaf1af">reserved_4_15</a>                : 12;
<a name="l08868"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn52xx.html#a693319ac3d4d895138730ddb980a3299">08868</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn52xx.html#a693319ac3d4d895138730ddb980a3299">uart2</a>                        : 1;
<a name="l08869"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn52xx.html#ac334685f56bfa8b98c7184912f07853b">08869</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn52xx.html#ac334685f56bfa8b98c7184912f07853b">usb1</a>                         : 1;
<a name="l08870"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn52xx.html#a57372f32c0d6db8b03f37da6449a16fd">08870</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn52xx.html#a57372f32c0d6db8b03f37da6449a16fd">mii1</a>                         : 1;
<a name="l08871"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn52xx.html#a7131cad4bd0a48d2ca0655572c794be4">08871</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn52xx.html#a7131cad4bd0a48d2ca0655572c794be4">nand</a>                         : 1;
<a name="l08872"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn52xx.html#a584c846174e33eda860ca38f24a2cf7d">08872</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn52xx.html#a584c846174e33eda860ca38f24a2cf7d">reserved_20_63</a>               : 44;
<a name="l08873"></a>08873 <span class="preprocessor">#endif</span>
<a name="l08874"></a>08874 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en4__1__w1c.html#a919b4294f59bde5fd36931f6f1a2453d">cn52xx</a>;
<a name="l08875"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn56xx.html">08875</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn56xx.html">cvmx_ciu_intx_en4_1_w1c_cn56xx</a> {
<a name="l08876"></a>08876 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08877"></a>08877 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn56xx.html#a182a7bab83f58284bed0620d11296e82">reserved_12_63</a>               : 52;
<a name="l08878"></a>08878     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn56xx.html#a671cfdaa4232713ed940c1c6c47581cd">wdog</a>                         : 12; <span class="comment">/**&lt; Watchdog summary interrupt enable vectory */</span>
<a name="l08879"></a>08879 <span class="preprocessor">#else</span>
<a name="l08880"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn56xx.html#a671cfdaa4232713ed940c1c6c47581cd">08880</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn56xx.html#a671cfdaa4232713ed940c1c6c47581cd">wdog</a>                         : 12;
<a name="l08881"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn56xx.html#a182a7bab83f58284bed0620d11296e82">08881</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn56xx.html#a182a7bab83f58284bed0620d11296e82">reserved_12_63</a>               : 52;
<a name="l08882"></a>08882 <span class="preprocessor">#endif</span>
<a name="l08883"></a>08883 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en4__1__w1c.html#af3eaf7397efe6a940eb186461dad90cc">cn56xx</a>;
<a name="l08884"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn58xx.html">08884</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn58xx.html">cvmx_ciu_intx_en4_1_w1c_cn58xx</a> {
<a name="l08885"></a>08885 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08886"></a>08886 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn58xx.html#acab9cdf58c9e17c6ae5c431ac23ad8f6">reserved_16_63</a>               : 48;
<a name="l08887"></a>08887     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn58xx.html#ac4129693dbfac698ae6616e4dbe99ee3">wdog</a>                         : 16; <span class="comment">/**&lt; Watchdog summary interrupt enable vectory */</span>
<a name="l08888"></a>08888 <span class="preprocessor">#else</span>
<a name="l08889"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn58xx.html#ac4129693dbfac698ae6616e4dbe99ee3">08889</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn58xx.html#ac4129693dbfac698ae6616e4dbe99ee3">wdog</a>                         : 16;
<a name="l08890"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn58xx.html#acab9cdf58c9e17c6ae5c431ac23ad8f6">08890</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn58xx.html#acab9cdf58c9e17c6ae5c431ac23ad8f6">reserved_16_63</a>               : 48;
<a name="l08891"></a>08891 <span class="preprocessor">#endif</span>
<a name="l08892"></a>08892 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en4__1__w1c.html#a9e5b7ae05a0c0f1e6f681d40a67e50da">cn58xx</a>;
<a name="l08893"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html">08893</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html">cvmx_ciu_intx_en4_1_w1c_cn61xx</a> {
<a name="l08894"></a>08894 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08895"></a>08895 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#a1f78ac2587c2fdfad52a4d7be8075ddd">rst</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear MIO RST interrupt enable */</span>
<a name="l08896"></a>08896     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#a8f07f69c8ca691fa2694fd3febbea848">reserved_53_62</a>               : 10;
<a name="l08897"></a>08897     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#a9006ca0072e53dda35bb79522533cf50">lmc0</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear LMC0 interrupt enable */</span>
<a name="l08898"></a>08898     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#ad41142202a4c57be1dde5ea5f0da8168">reserved_50_51</a>               : 2;
<a name="l08899"></a>08899     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#a9e0e8a222cf426ca2c7956a36f30df58">pem1</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear PEM1 interrupt enable */</span>
<a name="l08900"></a>08900     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#a38d93df1395526e700366f988e2c257f">pem0</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear PEM0 interrupt enable */</span>
<a name="l08901"></a>08901     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#ae5c443c65e240d68d8aef6a5ca5487a7">ptp</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear PTP interrupt enable */</span>
<a name="l08902"></a>08902     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#a0b66f91648ec64bbc7b0181c5e724a07">agl</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear AGL interrupt enable */</span>
<a name="l08903"></a>08903     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#aaf2a7499330cba628e50ba4ff9a0f9f2">reserved_41_45</a>               : 5;
<a name="l08904"></a>08904     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#a7105f16d701c7a1571930d893831aebc">dpi_dma</a>                      : 1;  <span class="comment">/**&lt; Write 1 to clear DPI_DMA interrupt enable */</span>
<a name="l08905"></a>08905     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#a4a25486a61748b68bf680777c703ad2e">reserved_38_39</a>               : 2;
<a name="l08906"></a>08906     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#ab7556e3beacfac3ec0d57cceed46a177">agx1</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear GMX1 interrupt enable */</span>
<a name="l08907"></a>08907     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#a8eca4bc107b4321c970a3ce8a7c63ced">agx0</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear GMX0 interrupt enable */</span>
<a name="l08908"></a>08908     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#a42d479bdcdc24c961206b5792be8c8a4">dpi</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear DPI interrupt enable */</span>
<a name="l08909"></a>08909     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#af1ed401d278cc52877bb006084c115a7">sli</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear SLI interrupt enable */</span>
<a name="l08910"></a>08910     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#ae287e1004ecc1a2b2633ee3783017d97">usb</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear USB UCTL0 interrupt enable */</span>
<a name="l08911"></a>08911     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#a37e45571633fef150f1268b2e769ae9b">dfa</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear DFA interrupt enable */</span>
<a name="l08912"></a>08912     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#a046388a6a5fdce7862f4c1afeeea100f">key</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear KEY interrupt enable */</span>
<a name="l08913"></a>08913     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#a068a29f7c0d819735f45535958bca214">rad</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear RAD interrupt enable */</span>
<a name="l08914"></a>08914     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#a58b2954499cc2729a8ca8fabc7ba0b10">tim</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear TIM interrupt enable */</span>
<a name="l08915"></a>08915     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#a03eea0d67efac5338dd7e1b153b3dbd9">zip</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear ZIP interrupt enable */</span>
<a name="l08916"></a>08916     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#a4180c7a8da682f0d6b92f32db1c0ee65">pko</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear PKO interrupt enable */</span>
<a name="l08917"></a>08917     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#a5aa4a9f06bd95d4d4176d0cc82ced522">pip</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear PIP interrupt enable */</span>
<a name="l08918"></a>08918     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#adcd33a2a4e12e34a80392051ae8ac059">ipd</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear IPD interrupt enable */</span>
<a name="l08919"></a>08919     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#a20d2d8b0dda6cda966c29fb04193c500">l2c</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear L2C interrupt enable */</span>
<a name="l08920"></a>08920     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#a91fa7b64c2f62a49633e1888345a7020">pow</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear POW err interrupt enable */</span>
<a name="l08921"></a>08921     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#a4b03949ae963d257fca46a766fb3efa3">fpa</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear FPA interrupt enable */</span>
<a name="l08922"></a>08922     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#a7031763aaebc45ee8448b241562e3675">iob</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear IOB interrupt enable */</span>
<a name="l08923"></a>08923     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#af7a29b8fce43bf0cac98b314976b8254">mio</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear MIO boot interrupt enable */</span>
<a name="l08924"></a>08924     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#a51057fef6a107cfb002f28d94b727770">nand</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear EMMC Flash Controller interrupt</span>
<a name="l08925"></a>08925 <span class="comment">                                                         enable */</span>
<a name="l08926"></a>08926     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#aa9caa42ec300d10bb29c4ae6d715cffc">mii1</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear RGMII/MIX Interface 1</span>
<a name="l08927"></a>08927 <span class="comment">                                                         Interrupt enable */</span>
<a name="l08928"></a>08928     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#a1809aaa1a13f676b7c8bf3a76b429616">reserved_4_17</a>                : 14;
<a name="l08929"></a>08929     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#a3997d6ccdbf1e1be2f08163494d4db67">wdog</a>                         : 4;  <span class="comment">/**&lt; Write 1s to clear Watchdog summary interrupt enable */</span>
<a name="l08930"></a>08930 <span class="preprocessor">#else</span>
<a name="l08931"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#a3997d6ccdbf1e1be2f08163494d4db67">08931</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#a3997d6ccdbf1e1be2f08163494d4db67">wdog</a>                         : 4;
<a name="l08932"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#a1809aaa1a13f676b7c8bf3a76b429616">08932</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#a1809aaa1a13f676b7c8bf3a76b429616">reserved_4_17</a>                : 14;
<a name="l08933"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#aa9caa42ec300d10bb29c4ae6d715cffc">08933</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#aa9caa42ec300d10bb29c4ae6d715cffc">mii1</a>                         : 1;
<a name="l08934"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#a51057fef6a107cfb002f28d94b727770">08934</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#a51057fef6a107cfb002f28d94b727770">nand</a>                         : 1;
<a name="l08935"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#af7a29b8fce43bf0cac98b314976b8254">08935</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#af7a29b8fce43bf0cac98b314976b8254">mio</a>                          : 1;
<a name="l08936"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#a7031763aaebc45ee8448b241562e3675">08936</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#a7031763aaebc45ee8448b241562e3675">iob</a>                          : 1;
<a name="l08937"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#a4b03949ae963d257fca46a766fb3efa3">08937</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#a4b03949ae963d257fca46a766fb3efa3">fpa</a>                          : 1;
<a name="l08938"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#a91fa7b64c2f62a49633e1888345a7020">08938</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#a91fa7b64c2f62a49633e1888345a7020">pow</a>                          : 1;
<a name="l08939"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#a20d2d8b0dda6cda966c29fb04193c500">08939</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#a20d2d8b0dda6cda966c29fb04193c500">l2c</a>                          : 1;
<a name="l08940"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#adcd33a2a4e12e34a80392051ae8ac059">08940</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#adcd33a2a4e12e34a80392051ae8ac059">ipd</a>                          : 1;
<a name="l08941"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#a5aa4a9f06bd95d4d4176d0cc82ced522">08941</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#a5aa4a9f06bd95d4d4176d0cc82ced522">pip</a>                          : 1;
<a name="l08942"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#a4180c7a8da682f0d6b92f32db1c0ee65">08942</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#a4180c7a8da682f0d6b92f32db1c0ee65">pko</a>                          : 1;
<a name="l08943"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#a03eea0d67efac5338dd7e1b153b3dbd9">08943</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#a03eea0d67efac5338dd7e1b153b3dbd9">zip</a>                          : 1;
<a name="l08944"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#a58b2954499cc2729a8ca8fabc7ba0b10">08944</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#a58b2954499cc2729a8ca8fabc7ba0b10">tim</a>                          : 1;
<a name="l08945"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#a068a29f7c0d819735f45535958bca214">08945</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#a068a29f7c0d819735f45535958bca214">rad</a>                          : 1;
<a name="l08946"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#a046388a6a5fdce7862f4c1afeeea100f">08946</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#a046388a6a5fdce7862f4c1afeeea100f">key</a>                          : 1;
<a name="l08947"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#a37e45571633fef150f1268b2e769ae9b">08947</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#a37e45571633fef150f1268b2e769ae9b">dfa</a>                          : 1;
<a name="l08948"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#ae287e1004ecc1a2b2633ee3783017d97">08948</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#ae287e1004ecc1a2b2633ee3783017d97">usb</a>                          : 1;
<a name="l08949"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#af1ed401d278cc52877bb006084c115a7">08949</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#af1ed401d278cc52877bb006084c115a7">sli</a>                          : 1;
<a name="l08950"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#a42d479bdcdc24c961206b5792be8c8a4">08950</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#a42d479bdcdc24c961206b5792be8c8a4">dpi</a>                          : 1;
<a name="l08951"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#a8eca4bc107b4321c970a3ce8a7c63ced">08951</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#a8eca4bc107b4321c970a3ce8a7c63ced">agx0</a>                         : 1;
<a name="l08952"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#ab7556e3beacfac3ec0d57cceed46a177">08952</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#ab7556e3beacfac3ec0d57cceed46a177">agx1</a>                         : 1;
<a name="l08953"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#a4a25486a61748b68bf680777c703ad2e">08953</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#a4a25486a61748b68bf680777c703ad2e">reserved_38_39</a>               : 2;
<a name="l08954"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#a7105f16d701c7a1571930d893831aebc">08954</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#a7105f16d701c7a1571930d893831aebc">dpi_dma</a>                      : 1;
<a name="l08955"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#aaf2a7499330cba628e50ba4ff9a0f9f2">08955</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#aaf2a7499330cba628e50ba4ff9a0f9f2">reserved_41_45</a>               : 5;
<a name="l08956"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#a0b66f91648ec64bbc7b0181c5e724a07">08956</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#a0b66f91648ec64bbc7b0181c5e724a07">agl</a>                          : 1;
<a name="l08957"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#ae5c443c65e240d68d8aef6a5ca5487a7">08957</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#ae5c443c65e240d68d8aef6a5ca5487a7">ptp</a>                          : 1;
<a name="l08958"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#a38d93df1395526e700366f988e2c257f">08958</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#a38d93df1395526e700366f988e2c257f">pem0</a>                         : 1;
<a name="l08959"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#a9e0e8a222cf426ca2c7956a36f30df58">08959</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#a9e0e8a222cf426ca2c7956a36f30df58">pem1</a>                         : 1;
<a name="l08960"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#ad41142202a4c57be1dde5ea5f0da8168">08960</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#ad41142202a4c57be1dde5ea5f0da8168">reserved_50_51</a>               : 2;
<a name="l08961"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#a9006ca0072e53dda35bb79522533cf50">08961</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#a9006ca0072e53dda35bb79522533cf50">lmc0</a>                         : 1;
<a name="l08962"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#a8f07f69c8ca691fa2694fd3febbea848">08962</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#a8f07f69c8ca691fa2694fd3febbea848">reserved_53_62</a>               : 10;
<a name="l08963"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#a1f78ac2587c2fdfad52a4d7be8075ddd">08963</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn61xx.html#a1f78ac2587c2fdfad52a4d7be8075ddd">rst</a>                          : 1;
<a name="l08964"></a>08964 <span class="preprocessor">#endif</span>
<a name="l08965"></a>08965 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en4__1__w1c.html#a2e35a1f47e2a438760f4fa394c703a89">cn61xx</a>;
<a name="l08966"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html">08966</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html">cvmx_ciu_intx_en4_1_w1c_cn63xx</a> {
<a name="l08967"></a>08967 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08968"></a>08968 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#a5616043e49c30031b0b16950998e00f8">rst</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear MIO RST interrupt enable */</span>
<a name="l08969"></a>08969     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#a881ab783234e3fafa7d41710c6296821">reserved_57_62</a>               : 6;
<a name="l08970"></a>08970     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#a837b3d3869459d8093396dcad752eafd">dfm</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear DFM interrupt enable */</span>
<a name="l08971"></a>08971     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#a875613901edf4124c53a30a8b6be7299">reserved_53_55</a>               : 3;
<a name="l08972"></a>08972     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#acb9e291130aaf54b359f47532698bd79">lmc0</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear LMC0 interrupt enable */</span>
<a name="l08973"></a>08973     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#a32d2c9eac4a38123cf9c26670c4adeca">srio1</a>                        : 1;  <span class="comment">/**&lt; Write 1 to clear SRIO1 interrupt enable */</span>
<a name="l08974"></a>08974     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#a190d91481ab18d78d1cb8a91d10f0ec5">srio0</a>                        : 1;  <span class="comment">/**&lt; Write 1 to clear SRIO0 interrupt enable */</span>
<a name="l08975"></a>08975     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#a7009b33ce8169c317389b0159177bcb5">pem1</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear PEM1 interrupt enable */</span>
<a name="l08976"></a>08976     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#aea1aaf604fb7ea941f28be6c2cfcd082">pem0</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear PEM0 interrupt enable */</span>
<a name="l08977"></a>08977     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#a0b9946dfe8e1345cdbf01685c66af2ee">ptp</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear PTP interrupt enable */</span>
<a name="l08978"></a>08978     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#a972df0e414932b4532e3114e56dd9416">agl</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear AGL interrupt enable */</span>
<a name="l08979"></a>08979     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#a7701f78c257e377dc5e403ec0305a469">reserved_37_45</a>               : 9;
<a name="l08980"></a>08980     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#a8c55d745781986ed07235740bc2d4419">agx0</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear GMX0 interrupt enable */</span>
<a name="l08981"></a>08981     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#a02840ab7b265c3eaebda9edc3a4b4994">dpi</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear DPI interrupt enable */</span>
<a name="l08982"></a>08982     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#a466882334ace7dd20b6d798cd481a03f">sli</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear SLI interrupt enable */</span>
<a name="l08983"></a>08983     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#a135650a0ef90bd40a4da1f70dbcb84f4">usb</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear USB UCTL0 interrupt enable */</span>
<a name="l08984"></a>08984     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#a77541f858feea64ddfd2202e7aee2dd7">dfa</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear DFA interrupt enable */</span>
<a name="l08985"></a>08985     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#a52301fa84d06bc775ffb7ed38e66d37b">key</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear KEY interrupt enable */</span>
<a name="l08986"></a>08986     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#a089d2677890b9b7cacc95a2df75b4fb8">rad</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear RAD interrupt enable */</span>
<a name="l08987"></a>08987     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#a899b2bf8720aec2f13815626f928a606">tim</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear TIM interrupt enable */</span>
<a name="l08988"></a>08988     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#ac1fc87393490b8535ee69424187a353b">zip</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear ZIP interrupt enable */</span>
<a name="l08989"></a>08989     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#ac00abd9c82fd1382f6f16ff5b65d6084">pko</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear PKO interrupt enable */</span>
<a name="l08990"></a>08990     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#a350227649f99dc720bf097a2f99aa588">pip</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear PIP interrupt enable */</span>
<a name="l08991"></a>08991     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#a8515523e0bfa2ebc0d8ee3ea3f2e91e7">ipd</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear IPD interrupt enable */</span>
<a name="l08992"></a>08992     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#a767b4bab9a78b8c9bbfc47e085ab3e5e">l2c</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear L2C interrupt enable */</span>
<a name="l08993"></a>08993     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#a3e06205608cb205b4dd6380b038fcc04">pow</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear POW err interrupt enable */</span>
<a name="l08994"></a>08994     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#aed36279840a51ee7f3e0c149782222d9">fpa</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear FPA interrupt enable */</span>
<a name="l08995"></a>08995     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#a8b72aa35c18accfdf5c28ea0e20f44c1">iob</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear IOB interrupt enable */</span>
<a name="l08996"></a>08996     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#af37d6c892cefe8df8e2d665a67388698">mio</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear MIO boot interrupt enable */</span>
<a name="l08997"></a>08997     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#a67995f07ac20ae670d25510a4077b443">nand</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear NAND Flash Controller interrupt</span>
<a name="l08998"></a>08998 <span class="comment">                                                         enable */</span>
<a name="l08999"></a>08999     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#a4b781b4c3fa977a1bea055a1edfdec05">mii1</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear RGMII/MII/MIX Interface 1</span>
<a name="l09000"></a>09000 <span class="comment">                                                         Interrupt enable */</span>
<a name="l09001"></a>09001     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#ac8791cc2c865765a2aef724385a45771">reserved_6_17</a>                : 12;
<a name="l09002"></a>09002     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#ae75343ea459a0c7ae69ac02aa397bdc4">wdog</a>                         : 6;  <span class="comment">/**&lt; Write 1s to clear Watchdog summary interrupt enable */</span>
<a name="l09003"></a>09003 <span class="preprocessor">#else</span>
<a name="l09004"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#ae75343ea459a0c7ae69ac02aa397bdc4">09004</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#ae75343ea459a0c7ae69ac02aa397bdc4">wdog</a>                         : 6;
<a name="l09005"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#ac8791cc2c865765a2aef724385a45771">09005</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#ac8791cc2c865765a2aef724385a45771">reserved_6_17</a>                : 12;
<a name="l09006"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#a4b781b4c3fa977a1bea055a1edfdec05">09006</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#a4b781b4c3fa977a1bea055a1edfdec05">mii1</a>                         : 1;
<a name="l09007"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#a67995f07ac20ae670d25510a4077b443">09007</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#a67995f07ac20ae670d25510a4077b443">nand</a>                         : 1;
<a name="l09008"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#af37d6c892cefe8df8e2d665a67388698">09008</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#af37d6c892cefe8df8e2d665a67388698">mio</a>                          : 1;
<a name="l09009"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#a8b72aa35c18accfdf5c28ea0e20f44c1">09009</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#a8b72aa35c18accfdf5c28ea0e20f44c1">iob</a>                          : 1;
<a name="l09010"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#aed36279840a51ee7f3e0c149782222d9">09010</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#aed36279840a51ee7f3e0c149782222d9">fpa</a>                          : 1;
<a name="l09011"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#a3e06205608cb205b4dd6380b038fcc04">09011</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#a3e06205608cb205b4dd6380b038fcc04">pow</a>                          : 1;
<a name="l09012"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#a767b4bab9a78b8c9bbfc47e085ab3e5e">09012</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#a767b4bab9a78b8c9bbfc47e085ab3e5e">l2c</a>                          : 1;
<a name="l09013"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#a8515523e0bfa2ebc0d8ee3ea3f2e91e7">09013</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#a8515523e0bfa2ebc0d8ee3ea3f2e91e7">ipd</a>                          : 1;
<a name="l09014"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#a350227649f99dc720bf097a2f99aa588">09014</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#a350227649f99dc720bf097a2f99aa588">pip</a>                          : 1;
<a name="l09015"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#ac00abd9c82fd1382f6f16ff5b65d6084">09015</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#ac00abd9c82fd1382f6f16ff5b65d6084">pko</a>                          : 1;
<a name="l09016"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#ac1fc87393490b8535ee69424187a353b">09016</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#ac1fc87393490b8535ee69424187a353b">zip</a>                          : 1;
<a name="l09017"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#a899b2bf8720aec2f13815626f928a606">09017</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#a899b2bf8720aec2f13815626f928a606">tim</a>                          : 1;
<a name="l09018"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#a089d2677890b9b7cacc95a2df75b4fb8">09018</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#a089d2677890b9b7cacc95a2df75b4fb8">rad</a>                          : 1;
<a name="l09019"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#a52301fa84d06bc775ffb7ed38e66d37b">09019</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#a52301fa84d06bc775ffb7ed38e66d37b">key</a>                          : 1;
<a name="l09020"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#a77541f858feea64ddfd2202e7aee2dd7">09020</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#a77541f858feea64ddfd2202e7aee2dd7">dfa</a>                          : 1;
<a name="l09021"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#a135650a0ef90bd40a4da1f70dbcb84f4">09021</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#a135650a0ef90bd40a4da1f70dbcb84f4">usb</a>                          : 1;
<a name="l09022"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#a466882334ace7dd20b6d798cd481a03f">09022</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#a466882334ace7dd20b6d798cd481a03f">sli</a>                          : 1;
<a name="l09023"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#a02840ab7b265c3eaebda9edc3a4b4994">09023</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#a02840ab7b265c3eaebda9edc3a4b4994">dpi</a>                          : 1;
<a name="l09024"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#a8c55d745781986ed07235740bc2d4419">09024</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#a8c55d745781986ed07235740bc2d4419">agx0</a>                         : 1;
<a name="l09025"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#a7701f78c257e377dc5e403ec0305a469">09025</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#a7701f78c257e377dc5e403ec0305a469">reserved_37_45</a>               : 9;
<a name="l09026"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#a972df0e414932b4532e3114e56dd9416">09026</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#a972df0e414932b4532e3114e56dd9416">agl</a>                          : 1;
<a name="l09027"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#a0b9946dfe8e1345cdbf01685c66af2ee">09027</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#a0b9946dfe8e1345cdbf01685c66af2ee">ptp</a>                          : 1;
<a name="l09028"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#aea1aaf604fb7ea941f28be6c2cfcd082">09028</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#aea1aaf604fb7ea941f28be6c2cfcd082">pem0</a>                         : 1;
<a name="l09029"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#a7009b33ce8169c317389b0159177bcb5">09029</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#a7009b33ce8169c317389b0159177bcb5">pem1</a>                         : 1;
<a name="l09030"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#a190d91481ab18d78d1cb8a91d10f0ec5">09030</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#a190d91481ab18d78d1cb8a91d10f0ec5">srio0</a>                        : 1;
<a name="l09031"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#a32d2c9eac4a38123cf9c26670c4adeca">09031</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#a32d2c9eac4a38123cf9c26670c4adeca">srio1</a>                        : 1;
<a name="l09032"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#acb9e291130aaf54b359f47532698bd79">09032</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#acb9e291130aaf54b359f47532698bd79">lmc0</a>                         : 1;
<a name="l09033"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#a875613901edf4124c53a30a8b6be7299">09033</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#a875613901edf4124c53a30a8b6be7299">reserved_53_55</a>               : 3;
<a name="l09034"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#a837b3d3869459d8093396dcad752eafd">09034</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#a837b3d3869459d8093396dcad752eafd">dfm</a>                          : 1;
<a name="l09035"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#a881ab783234e3fafa7d41710c6296821">09035</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#a881ab783234e3fafa7d41710c6296821">reserved_57_62</a>               : 6;
<a name="l09036"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#a5616043e49c30031b0b16950998e00f8">09036</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html#a5616043e49c30031b0b16950998e00f8">rst</a>                          : 1;
<a name="l09037"></a>09037 <span class="preprocessor">#endif</span>
<a name="l09038"></a>09038 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en4__1__w1c.html#a2907f44f6b83a781e724fd730d3590dc">cn63xx</a>;
<a name="l09039"></a><a class="code" href="unioncvmx__ciu__intx__en4__1__w1c.html#ad89e7787ac3e730604e923d3a3b2580d">09039</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn63xx.html">cvmx_ciu_intx_en4_1_w1c_cn63xx</a> <a class="code" href="unioncvmx__ciu__intx__en4__1__w1c.html#ad89e7787ac3e730604e923d3a3b2580d">cn63xxp1</a>;
<a name="l09040"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html">09040</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html">cvmx_ciu_intx_en4_1_w1c_cn66xx</a> {
<a name="l09041"></a>09041 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09042"></a>09042 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a1609115a969a4428cfa3ddd579f0e2a2">rst</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear MIO RST interrupt enable */</span>
<a name="l09043"></a>09043     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a6b9279c0de2560d972187068a163308c">reserved_62_62</a>               : 1;
<a name="l09044"></a>09044     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#afe90cde59dda4a88f4a28e44fc85a8c7">srio3</a>                        : 1;  <span class="comment">/**&lt; Write 1 to clear SRIO3 interrupt enable */</span>
<a name="l09045"></a>09045     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a81e17385690870905a350799a4322c58">srio2</a>                        : 1;  <span class="comment">/**&lt; Write 1 to clear SRIO2 interrupt enable */</span>
<a name="l09046"></a>09046     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a35b7b2e90967cda907605a019a702139">reserved_57_59</a>               : 3;
<a name="l09047"></a>09047     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a8d8f9d9ff6f8292c16157e343824db81">dfm</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear DFM interrupt enable */</span>
<a name="l09048"></a>09048     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a5aaa36cf685b9440545c7e20f2e7ef97">reserved_53_55</a>               : 3;
<a name="l09049"></a>09049     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a9599a241f8f22843b20f7f4dd58c8c91">lmc0</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear LMC0 interrupt enable */</span>
<a name="l09050"></a>09050     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a977fd6e58ade5e04f0e5900078af9873">reserved_51_51</a>               : 1;
<a name="l09051"></a>09051     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#aaf4f7caabb7ff030b30a941ee47de9c8">srio0</a>                        : 1;  <span class="comment">/**&lt; Write 1 to clear SRIO0 interrupt enable */</span>
<a name="l09052"></a>09052     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a518a4ccb688a660c7e94096b6f2f76e5">pem1</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear PEM1 interrupt enable */</span>
<a name="l09053"></a>09053     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a2949c4f229fa8c86676461f629a2bed3">pem0</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear PEM0 interrupt enable */</span>
<a name="l09054"></a>09054     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#aeeb6c14e0a76b5959356d7b6fbc7104a">ptp</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear PTP interrupt enable */</span>
<a name="l09055"></a>09055     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a9502b4bd73b7a72a7acf377105db10d5">agl</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear AGL interrupt enable */</span>
<a name="l09056"></a>09056     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a30caf0694e83e59d546ac173e1309814">reserved_38_45</a>               : 8;
<a name="l09057"></a>09057     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a5e2cde2719cec03a3e3401610a31eaff">agx1</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear GMX1 interrupt enable */</span>
<a name="l09058"></a>09058     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a75bff0a2731dc4e633fc804865e70788">agx0</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear GMX0 interrupt enable */</span>
<a name="l09059"></a>09059     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#aaaae223dc72a923c77565281292e987c">dpi</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear DPI interrupt enable */</span>
<a name="l09060"></a>09060     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a94503e5a78fd4698e348e6f8c538e9b4">sli</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear SLI interrupt enable */</span>
<a name="l09061"></a>09061     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a05f8343b3802fe3711d71724805b99de">usb</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear USB UCTL0 interrupt enable */</span>
<a name="l09062"></a>09062     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a56e3d3a6b34e5d46e1307a3467620715">dfa</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear DFA interrupt enable */</span>
<a name="l09063"></a>09063     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a4ae073f0022d3ce223a18462fcfda4a7">key</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear KEY interrupt enable */</span>
<a name="l09064"></a>09064     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a6df147119a0a90838cc19fa23b9af78b">rad</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear RAD interrupt enable */</span>
<a name="l09065"></a>09065     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a2bed848d1dc20f557b9e94b6bd54753c">tim</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear TIM interrupt enable */</span>
<a name="l09066"></a>09066     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a4d489a9138f6d1e5357dba63988ca6b2">zip</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear ZIP interrupt enable */</span>
<a name="l09067"></a>09067     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#ab14aa8cf1f7d454bbd61ae2bda53cecc">pko</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear PKO interrupt enable */</span>
<a name="l09068"></a>09068     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#aa26f6a941d86e56341b001215fcf02fc">pip</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear PIP interrupt enable */</span>
<a name="l09069"></a>09069     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#ae7b210292a4d5c4764b7716428eed4bd">ipd</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear IPD interrupt enable */</span>
<a name="l09070"></a>09070     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a2ed80c939d17d3d5a08a5e5e67c9cdef">l2c</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear L2C interrupt enable */</span>
<a name="l09071"></a>09071     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#ac89634cf86e23f7afd56f8e467dd41c7">pow</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear POW err interrupt enable */</span>
<a name="l09072"></a>09072     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#aaac292b76609992948e24415173d93be">fpa</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear FPA interrupt enable */</span>
<a name="l09073"></a>09073     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a3043ea8e79c014275d2225ef0fb0c2b7">iob</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear IOB interrupt enable */</span>
<a name="l09074"></a>09074     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#aa232f6ae79bae893f98d6e00e7a21389">mio</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear MIO boot interrupt enable */</span>
<a name="l09075"></a>09075     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a6a7ac69b34816ee015dfaded3dfcc8d4">nand</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear NAND Flash Controller interrupt</span>
<a name="l09076"></a>09076 <span class="comment">                                                         enable */</span>
<a name="l09077"></a>09077     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a14783bad567a82524100d217251d3aff">mii1</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear RGMII/MII/MIX Interface 1</span>
<a name="l09078"></a>09078 <span class="comment">                                                         Interrupt enable */</span>
<a name="l09079"></a>09079     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a2ce5de5282df5bfb735818ddbc5f5c21">reserved_10_17</a>               : 8;
<a name="l09080"></a>09080     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#afb234b075c7045ffde32a57c2293ae9f">wdog</a>                         : 10; <span class="comment">/**&lt; Write 1s to clear Watchdog summary interrupt enable */</span>
<a name="l09081"></a>09081 <span class="preprocessor">#else</span>
<a name="l09082"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#afb234b075c7045ffde32a57c2293ae9f">09082</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#afb234b075c7045ffde32a57c2293ae9f">wdog</a>                         : 10;
<a name="l09083"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a2ce5de5282df5bfb735818ddbc5f5c21">09083</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a2ce5de5282df5bfb735818ddbc5f5c21">reserved_10_17</a>               : 8;
<a name="l09084"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a14783bad567a82524100d217251d3aff">09084</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a14783bad567a82524100d217251d3aff">mii1</a>                         : 1;
<a name="l09085"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a6a7ac69b34816ee015dfaded3dfcc8d4">09085</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a6a7ac69b34816ee015dfaded3dfcc8d4">nand</a>                         : 1;
<a name="l09086"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#aa232f6ae79bae893f98d6e00e7a21389">09086</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#aa232f6ae79bae893f98d6e00e7a21389">mio</a>                          : 1;
<a name="l09087"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a3043ea8e79c014275d2225ef0fb0c2b7">09087</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a3043ea8e79c014275d2225ef0fb0c2b7">iob</a>                          : 1;
<a name="l09088"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#aaac292b76609992948e24415173d93be">09088</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#aaac292b76609992948e24415173d93be">fpa</a>                          : 1;
<a name="l09089"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#ac89634cf86e23f7afd56f8e467dd41c7">09089</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#ac89634cf86e23f7afd56f8e467dd41c7">pow</a>                          : 1;
<a name="l09090"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a2ed80c939d17d3d5a08a5e5e67c9cdef">09090</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a2ed80c939d17d3d5a08a5e5e67c9cdef">l2c</a>                          : 1;
<a name="l09091"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#ae7b210292a4d5c4764b7716428eed4bd">09091</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#ae7b210292a4d5c4764b7716428eed4bd">ipd</a>                          : 1;
<a name="l09092"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#aa26f6a941d86e56341b001215fcf02fc">09092</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#aa26f6a941d86e56341b001215fcf02fc">pip</a>                          : 1;
<a name="l09093"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#ab14aa8cf1f7d454bbd61ae2bda53cecc">09093</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#ab14aa8cf1f7d454bbd61ae2bda53cecc">pko</a>                          : 1;
<a name="l09094"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a4d489a9138f6d1e5357dba63988ca6b2">09094</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a4d489a9138f6d1e5357dba63988ca6b2">zip</a>                          : 1;
<a name="l09095"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a2bed848d1dc20f557b9e94b6bd54753c">09095</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a2bed848d1dc20f557b9e94b6bd54753c">tim</a>                          : 1;
<a name="l09096"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a6df147119a0a90838cc19fa23b9af78b">09096</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a6df147119a0a90838cc19fa23b9af78b">rad</a>                          : 1;
<a name="l09097"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a4ae073f0022d3ce223a18462fcfda4a7">09097</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a4ae073f0022d3ce223a18462fcfda4a7">key</a>                          : 1;
<a name="l09098"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a56e3d3a6b34e5d46e1307a3467620715">09098</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a56e3d3a6b34e5d46e1307a3467620715">dfa</a>                          : 1;
<a name="l09099"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a05f8343b3802fe3711d71724805b99de">09099</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a05f8343b3802fe3711d71724805b99de">usb</a>                          : 1;
<a name="l09100"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a94503e5a78fd4698e348e6f8c538e9b4">09100</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a94503e5a78fd4698e348e6f8c538e9b4">sli</a>                          : 1;
<a name="l09101"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#aaaae223dc72a923c77565281292e987c">09101</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#aaaae223dc72a923c77565281292e987c">dpi</a>                          : 1;
<a name="l09102"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a75bff0a2731dc4e633fc804865e70788">09102</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a75bff0a2731dc4e633fc804865e70788">agx0</a>                         : 1;
<a name="l09103"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a5e2cde2719cec03a3e3401610a31eaff">09103</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a5e2cde2719cec03a3e3401610a31eaff">agx1</a>                         : 1;
<a name="l09104"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a30caf0694e83e59d546ac173e1309814">09104</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a30caf0694e83e59d546ac173e1309814">reserved_38_45</a>               : 8;
<a name="l09105"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a9502b4bd73b7a72a7acf377105db10d5">09105</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a9502b4bd73b7a72a7acf377105db10d5">agl</a>                          : 1;
<a name="l09106"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#aeeb6c14e0a76b5959356d7b6fbc7104a">09106</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#aeeb6c14e0a76b5959356d7b6fbc7104a">ptp</a>                          : 1;
<a name="l09107"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a2949c4f229fa8c86676461f629a2bed3">09107</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a2949c4f229fa8c86676461f629a2bed3">pem0</a>                         : 1;
<a name="l09108"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a518a4ccb688a660c7e94096b6f2f76e5">09108</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a518a4ccb688a660c7e94096b6f2f76e5">pem1</a>                         : 1;
<a name="l09109"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#aaf4f7caabb7ff030b30a941ee47de9c8">09109</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#aaf4f7caabb7ff030b30a941ee47de9c8">srio0</a>                        : 1;
<a name="l09110"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a977fd6e58ade5e04f0e5900078af9873">09110</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a977fd6e58ade5e04f0e5900078af9873">reserved_51_51</a>               : 1;
<a name="l09111"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a9599a241f8f22843b20f7f4dd58c8c91">09111</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a9599a241f8f22843b20f7f4dd58c8c91">lmc0</a>                         : 1;
<a name="l09112"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a5aaa36cf685b9440545c7e20f2e7ef97">09112</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a5aaa36cf685b9440545c7e20f2e7ef97">reserved_53_55</a>               : 3;
<a name="l09113"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a8d8f9d9ff6f8292c16157e343824db81">09113</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a8d8f9d9ff6f8292c16157e343824db81">dfm</a>                          : 1;
<a name="l09114"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a35b7b2e90967cda907605a019a702139">09114</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a35b7b2e90967cda907605a019a702139">reserved_57_59</a>               : 3;
<a name="l09115"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a81e17385690870905a350799a4322c58">09115</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a81e17385690870905a350799a4322c58">srio2</a>                        : 1;
<a name="l09116"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#afe90cde59dda4a88f4a28e44fc85a8c7">09116</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#afe90cde59dda4a88f4a28e44fc85a8c7">srio3</a>                        : 1;
<a name="l09117"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a6b9279c0de2560d972187068a163308c">09117</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a6b9279c0de2560d972187068a163308c">reserved_62_62</a>               : 1;
<a name="l09118"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a1609115a969a4428cfa3ddd579f0e2a2">09118</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn66xx.html#a1609115a969a4428cfa3ddd579f0e2a2">rst</a>                          : 1;
<a name="l09119"></a>09119 <span class="preprocessor">#endif</span>
<a name="l09120"></a>09120 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en4__1__w1c.html#a90b6ddbd6c17113626c926926f694eca">cn66xx</a>;
<a name="l09121"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html">09121</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html">cvmx_ciu_intx_en4_1_w1c_cn70xx</a> {
<a name="l09122"></a>09122 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09123"></a>09123 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#a30896ffa80e15d09e4e5d35de7239781">rst</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear MIO RST interrupt enable */</span>
<a name="l09124"></a>09124     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#a43ecd2227d3df61874c401636355d9a0">reserved_53_62</a>               : 10;
<a name="l09125"></a>09125     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#a1925e644a5e6d3d5f182537186d0e093">lmc0</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear LMC0 interrupt enable */</span>
<a name="l09126"></a>09126     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#a6c5349cc20a9b128348559e909403b51">reserved_51_51</a>               : 1;
<a name="l09127"></a>09127     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#a39affc6e40c85db5274f217e34dbb5a0">pem2</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear PEM2 interrupt enable */</span>
<a name="l09128"></a>09128     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#a62a925b936297e0e67d12e015a0a7759">pem1</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear PEM1 interrupt enable */</span>
<a name="l09129"></a>09129     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#aab5976704964158189fc5f1fafac00b1">pem0</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear PEM0 interrupt enable */</span>
<a name="l09130"></a>09130     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#ab2e62a0ff35369b3a665e006abb81833">ptp</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear PTP interrupt enable */</span>
<a name="l09131"></a>09131     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#a4321fecd2709ea31f79ae78ce8a25caa">agl</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear AGL interrupt enable */</span>
<a name="l09132"></a>09132     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#a830d0a150d50b226c7417fd9be51c21b">reserved_41_45</a>               : 5;
<a name="l09133"></a>09133     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#ad9f32469b46859265cf3e160dc1c6ba0">dpi_dma</a>                      : 1;  <span class="comment">/**&lt; Write 1 to clear DPI_DMA interrupt enable */</span>
<a name="l09134"></a>09134     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#a85af32c703182d1a50b608d7149d89c0">reserved_38_39</a>               : 2;
<a name="l09135"></a>09135     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#ac3f6c4119d55f1001d9f83d58f245cf2">agx1</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear GMX1 interrupt enable */</span>
<a name="l09136"></a>09136     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#ab371987f60f62d3a681462c686c9a048">agx0</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear GMX0 interrupt enable */</span>
<a name="l09137"></a>09137     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#adfbfa8a092eddb1eeba88d16b9b37f25">dpi</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear DPI interrupt enable */</span>
<a name="l09138"></a>09138     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#aec8bcc3542f6129f94c0d3d690307915">sli</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear SLI interrupt enable */</span>
<a name="l09139"></a>09139     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#a63aaa1b473c1e0affe00324e84d019c8">usb</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear USBDRD0 interrupt enable */</span>
<a name="l09140"></a>09140     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#a863e45488feb2ead8b7d920bb0ef45dd">dfa</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear DFA interrupt enable */</span>
<a name="l09141"></a>09141     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#af03a8221a377fcc8194483057ab7aff5">key</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear KEY interrupt enable */</span>
<a name="l09142"></a>09142     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#a0e18c88cd87095d2cccf5e719cbed6af">rad</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear RAD interrupt enable */</span>
<a name="l09143"></a>09143     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#adb400a248f11151e38a559917c1c698e">tim</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear TIM interrupt enable */</span>
<a name="l09144"></a>09144     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#a103fe36ae4f17c097aa5403e73869d0b">reserved_28_28</a>               : 1;
<a name="l09145"></a>09145     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#a252de21df34179019ee5dfffcee82dc3">pko</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear PKO interrupt enable */</span>
<a name="l09146"></a>09146     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#ac53e8b49b9d3d6f424f358fa781ec653">pip</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear PIP interrupt enable */</span>
<a name="l09147"></a>09147     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#aa2f43e578335c76bc9c8950210ce7adb">ipd</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear IPD interrupt enable */</span>
<a name="l09148"></a>09148     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#aa88682ed2304a10b0dc4901e44de2706">l2c</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear L2C interrupt enable */</span>
<a name="l09149"></a>09149     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#a9fc5f1a6d4b9e74ae1aa33bfd5d1d3b6">pow</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear POW err interrupt enable */</span>
<a name="l09150"></a>09150     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#aa85c0d7e83e85a755d5e455af56074b4">fpa</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear FPA interrupt enable */</span>
<a name="l09151"></a>09151     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#a3d6c0c4a817ff98fc07bd67094bcb4be">iob</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear IOB interrupt enable */</span>
<a name="l09152"></a>09152     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#adbec99bec4614a454f95fbedec46c332">mio</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear MIO boot interrupt enable */</span>
<a name="l09153"></a>09153     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#a440fbfde8b517b3224cc35e6f168b0c5">nand</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear NAND / EMMC Controller interrupt</span>
<a name="l09154"></a>09154 <span class="comment">                                                         enable */</span>
<a name="l09155"></a>09155     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#a7b9bf4eb2190d838b9f3e9be4fb05b79">reserved_18_18</a>               : 1;
<a name="l09156"></a>09156     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#a32f8e62d444f2d52b1ee768cb0ebea45">usb1</a>                         : 1;  <span class="comment">/**&lt; Write 1s to clear USBDRD1 summary interrupt enable */</span>
<a name="l09157"></a>09157     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#ac6b2a563d631a3b24e5beb2edfae021d">reserved_4_16</a>                : 13;
<a name="l09158"></a>09158     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#a83ed59d88d65d881ccce6bd3f9953506">wdog</a>                         : 4;  <span class="comment">/**&lt; Write 1s to clear Watchdog summary interrupt enable */</span>
<a name="l09159"></a>09159 <span class="preprocessor">#else</span>
<a name="l09160"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#a83ed59d88d65d881ccce6bd3f9953506">09160</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#a83ed59d88d65d881ccce6bd3f9953506">wdog</a>                         : 4;
<a name="l09161"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#ac6b2a563d631a3b24e5beb2edfae021d">09161</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#ac6b2a563d631a3b24e5beb2edfae021d">reserved_4_16</a>                : 13;
<a name="l09162"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#a32f8e62d444f2d52b1ee768cb0ebea45">09162</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#a32f8e62d444f2d52b1ee768cb0ebea45">usb1</a>                         : 1;
<a name="l09163"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#a7b9bf4eb2190d838b9f3e9be4fb05b79">09163</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#a7b9bf4eb2190d838b9f3e9be4fb05b79">reserved_18_18</a>               : 1;
<a name="l09164"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#a440fbfde8b517b3224cc35e6f168b0c5">09164</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#a440fbfde8b517b3224cc35e6f168b0c5">nand</a>                         : 1;
<a name="l09165"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#adbec99bec4614a454f95fbedec46c332">09165</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#adbec99bec4614a454f95fbedec46c332">mio</a>                          : 1;
<a name="l09166"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#a3d6c0c4a817ff98fc07bd67094bcb4be">09166</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#a3d6c0c4a817ff98fc07bd67094bcb4be">iob</a>                          : 1;
<a name="l09167"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#aa85c0d7e83e85a755d5e455af56074b4">09167</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#aa85c0d7e83e85a755d5e455af56074b4">fpa</a>                          : 1;
<a name="l09168"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#a9fc5f1a6d4b9e74ae1aa33bfd5d1d3b6">09168</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#a9fc5f1a6d4b9e74ae1aa33bfd5d1d3b6">pow</a>                          : 1;
<a name="l09169"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#aa88682ed2304a10b0dc4901e44de2706">09169</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#aa88682ed2304a10b0dc4901e44de2706">l2c</a>                          : 1;
<a name="l09170"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#aa2f43e578335c76bc9c8950210ce7adb">09170</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#aa2f43e578335c76bc9c8950210ce7adb">ipd</a>                          : 1;
<a name="l09171"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#ac53e8b49b9d3d6f424f358fa781ec653">09171</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#ac53e8b49b9d3d6f424f358fa781ec653">pip</a>                          : 1;
<a name="l09172"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#a252de21df34179019ee5dfffcee82dc3">09172</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#a252de21df34179019ee5dfffcee82dc3">pko</a>                          : 1;
<a name="l09173"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#a103fe36ae4f17c097aa5403e73869d0b">09173</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#a103fe36ae4f17c097aa5403e73869d0b">reserved_28_28</a>               : 1;
<a name="l09174"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#adb400a248f11151e38a559917c1c698e">09174</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#adb400a248f11151e38a559917c1c698e">tim</a>                          : 1;
<a name="l09175"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#a0e18c88cd87095d2cccf5e719cbed6af">09175</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#a0e18c88cd87095d2cccf5e719cbed6af">rad</a>                          : 1;
<a name="l09176"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#af03a8221a377fcc8194483057ab7aff5">09176</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#af03a8221a377fcc8194483057ab7aff5">key</a>                          : 1;
<a name="l09177"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#a863e45488feb2ead8b7d920bb0ef45dd">09177</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#a863e45488feb2ead8b7d920bb0ef45dd">dfa</a>                          : 1;
<a name="l09178"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#a63aaa1b473c1e0affe00324e84d019c8">09178</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#a63aaa1b473c1e0affe00324e84d019c8">usb</a>                          : 1;
<a name="l09179"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#aec8bcc3542f6129f94c0d3d690307915">09179</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#aec8bcc3542f6129f94c0d3d690307915">sli</a>                          : 1;
<a name="l09180"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#adfbfa8a092eddb1eeba88d16b9b37f25">09180</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#adfbfa8a092eddb1eeba88d16b9b37f25">dpi</a>                          : 1;
<a name="l09181"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#ab371987f60f62d3a681462c686c9a048">09181</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#ab371987f60f62d3a681462c686c9a048">agx0</a>                         : 1;
<a name="l09182"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#ac3f6c4119d55f1001d9f83d58f245cf2">09182</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#ac3f6c4119d55f1001d9f83d58f245cf2">agx1</a>                         : 1;
<a name="l09183"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#a85af32c703182d1a50b608d7149d89c0">09183</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#a85af32c703182d1a50b608d7149d89c0">reserved_38_39</a>               : 2;
<a name="l09184"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#ad9f32469b46859265cf3e160dc1c6ba0">09184</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#ad9f32469b46859265cf3e160dc1c6ba0">dpi_dma</a>                      : 1;
<a name="l09185"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#a830d0a150d50b226c7417fd9be51c21b">09185</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#a830d0a150d50b226c7417fd9be51c21b">reserved_41_45</a>               : 5;
<a name="l09186"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#a4321fecd2709ea31f79ae78ce8a25caa">09186</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#a4321fecd2709ea31f79ae78ce8a25caa">agl</a>                          : 1;
<a name="l09187"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#ab2e62a0ff35369b3a665e006abb81833">09187</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#ab2e62a0ff35369b3a665e006abb81833">ptp</a>                          : 1;
<a name="l09188"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#aab5976704964158189fc5f1fafac00b1">09188</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#aab5976704964158189fc5f1fafac00b1">pem0</a>                         : 1;
<a name="l09189"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#a62a925b936297e0e67d12e015a0a7759">09189</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#a62a925b936297e0e67d12e015a0a7759">pem1</a>                         : 1;
<a name="l09190"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#a39affc6e40c85db5274f217e34dbb5a0">09190</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#a39affc6e40c85db5274f217e34dbb5a0">pem2</a>                         : 1;
<a name="l09191"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#a6c5349cc20a9b128348559e909403b51">09191</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#a6c5349cc20a9b128348559e909403b51">reserved_51_51</a>               : 1;
<a name="l09192"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#a1925e644a5e6d3d5f182537186d0e093">09192</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#a1925e644a5e6d3d5f182537186d0e093">lmc0</a>                         : 1;
<a name="l09193"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#a43ecd2227d3df61874c401636355d9a0">09193</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#a43ecd2227d3df61874c401636355d9a0">reserved_53_62</a>               : 10;
<a name="l09194"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#a30896ffa80e15d09e4e5d35de7239781">09194</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html#a30896ffa80e15d09e4e5d35de7239781">rst</a>                          : 1;
<a name="l09195"></a>09195 <span class="preprocessor">#endif</span>
<a name="l09196"></a>09196 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en4__1__w1c.html#abea55f27f0953f8a3359aa756245a79a">cn70xx</a>;
<a name="l09197"></a><a class="code" href="unioncvmx__ciu__intx__en4__1__w1c.html#af08278ec227f5a79b569e7d56a07f71d">09197</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cn70xx.html">cvmx_ciu_intx_en4_1_w1c_cn70xx</a> <a class="code" href="unioncvmx__ciu__intx__en4__1__w1c.html#af08278ec227f5a79b569e7d56a07f71d">cn70xxp1</a>;
<a name="l09198"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html">09198</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html">cvmx_ciu_intx_en4_1_w1c_cnf71xx</a> {
<a name="l09199"></a>09199 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09200"></a>09200 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#aecb7dde882f658e5935ba7b2759c33c4">rst</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear MIO RST interrupt enable */</span>
<a name="l09201"></a>09201     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#aaf83bac121339dee3a3d971733bb7d7a">reserved_53_62</a>               : 10;
<a name="l09202"></a>09202     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#a4e866e059eb2b0e0f07870f21e4432e6">lmc0</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear LMC0 interrupt enable */</span>
<a name="l09203"></a>09203     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#a13bf9e54c35bbc2b2a5c3028d64f17df">reserved_50_51</a>               : 2;
<a name="l09204"></a>09204     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#a813fbe6c48c47774dd2e6bb2a046b48d">pem1</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear PEM1 interrupt enable */</span>
<a name="l09205"></a>09205     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#ac66f26e91be2a523a70ab677d6db0f96">pem0</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear PEM0 interrupt enable */</span>
<a name="l09206"></a>09206     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#a00ca8112b1f2aa0d950539b1d99837f5">ptp</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear PTP interrupt enable */</span>
<a name="l09207"></a>09207     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#a81a25d961e45a9142875aa0cd3c1bb36">reserved_41_46</a>               : 6;
<a name="l09208"></a>09208     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#ae81c53828230263b19007fa9a79cfe24">dpi_dma</a>                      : 1;  <span class="comment">/**&lt; Write 1 to clear DPI_DMA interrupt enable */</span>
<a name="l09209"></a>09209     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#ada1d2901ce823e2430a1c6d2e27ca682">reserved_37_39</a>               : 3;
<a name="l09210"></a>09210     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#a72edf7b20a6a237c70f9c123b3928880">agx0</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear GMX0 interrupt enable */</span>
<a name="l09211"></a>09211     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#a2132ac02b3ba13be4ef3dd481695c3f9">dpi</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear DPI interrupt enable */</span>
<a name="l09212"></a>09212     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#ac32d52d75529e4303d6bf41d215ed3f0">sli</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear SLI interrupt enable */</span>
<a name="l09213"></a>09213     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#aaf8089c35ec983cd62bf64276cb4dfa5">usb</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear USB UCTL0 interrupt enable */</span>
<a name="l09214"></a>09214     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#ae84cd504de4ada9172c1666fadfa9f7e">reserved_32_32</a>               : 1;
<a name="l09215"></a>09215     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#af584b50d3913965fad58d6aee5eb845b">key</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear KEY interrupt enable */</span>
<a name="l09216"></a>09216     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#a96c8c7206fcee114f1fc595098b83681">rad</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear RAD interrupt enable */</span>
<a name="l09217"></a>09217     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#ae6538e75cd1d06928a6c0ab550eeee6d">tim</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear TIM interrupt enable */</span>
<a name="l09218"></a>09218     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#a54231b80c2667b1aace388a5b1df2803">reserved_28_28</a>               : 1;
<a name="l09219"></a>09219     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#ac628363fd91d2834e9b06b1a167db6e7">pko</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear PKO interrupt enable */</span>
<a name="l09220"></a>09220     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#a768ab8eea0ba6a9cf65243fdf4812e5c">pip</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear PIP interrupt enable */</span>
<a name="l09221"></a>09221     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#a14bddae3f794436e59c2137d6a0e3b76">ipd</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear IPD interrupt enable */</span>
<a name="l09222"></a>09222     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#a32347bce178e3e4a5adf28fe930b2228">l2c</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear L2C interrupt enable */</span>
<a name="l09223"></a>09223     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#aef910625d6b6964b10713d9357169ee4">pow</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear POW err interrupt enable */</span>
<a name="l09224"></a>09224     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#adacf13092eaf91974c889f4685c3a1f1">fpa</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear FPA interrupt enable */</span>
<a name="l09225"></a>09225     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#a09dc674c4abae8c90bb3587568bd13b5">iob</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear IOB interrupt enable */</span>
<a name="l09226"></a>09226     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#af14d6fbe067c65bf10950da1dafe1fa5">mio</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear MIO boot interrupt enable */</span>
<a name="l09227"></a>09227     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#a62eeccce6055854e2d5415126a3b239b">nand</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear EMMC Flash Controller interrupt</span>
<a name="l09228"></a>09228 <span class="comment">                                                         enable */</span>
<a name="l09229"></a>09229     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#a928be8f750aa90bc191d11e278235311">reserved_4_18</a>                : 15;
<a name="l09230"></a>09230     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#a314cff5c580687512a5cdd601e1e3b23">wdog</a>                         : 4;  <span class="comment">/**&lt; Write 1s to clear Watchdog summary interrupt enable */</span>
<a name="l09231"></a>09231 <span class="preprocessor">#else</span>
<a name="l09232"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#a314cff5c580687512a5cdd601e1e3b23">09232</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#a314cff5c580687512a5cdd601e1e3b23">wdog</a>                         : 4;
<a name="l09233"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#a928be8f750aa90bc191d11e278235311">09233</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#a928be8f750aa90bc191d11e278235311">reserved_4_18</a>                : 15;
<a name="l09234"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#a62eeccce6055854e2d5415126a3b239b">09234</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#a62eeccce6055854e2d5415126a3b239b">nand</a>                         : 1;
<a name="l09235"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#af14d6fbe067c65bf10950da1dafe1fa5">09235</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#af14d6fbe067c65bf10950da1dafe1fa5">mio</a>                          : 1;
<a name="l09236"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#a09dc674c4abae8c90bb3587568bd13b5">09236</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#a09dc674c4abae8c90bb3587568bd13b5">iob</a>                          : 1;
<a name="l09237"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#adacf13092eaf91974c889f4685c3a1f1">09237</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#adacf13092eaf91974c889f4685c3a1f1">fpa</a>                          : 1;
<a name="l09238"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#aef910625d6b6964b10713d9357169ee4">09238</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#aef910625d6b6964b10713d9357169ee4">pow</a>                          : 1;
<a name="l09239"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#a32347bce178e3e4a5adf28fe930b2228">09239</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#a32347bce178e3e4a5adf28fe930b2228">l2c</a>                          : 1;
<a name="l09240"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#a14bddae3f794436e59c2137d6a0e3b76">09240</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#a14bddae3f794436e59c2137d6a0e3b76">ipd</a>                          : 1;
<a name="l09241"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#a768ab8eea0ba6a9cf65243fdf4812e5c">09241</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#a768ab8eea0ba6a9cf65243fdf4812e5c">pip</a>                          : 1;
<a name="l09242"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#ac628363fd91d2834e9b06b1a167db6e7">09242</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#ac628363fd91d2834e9b06b1a167db6e7">pko</a>                          : 1;
<a name="l09243"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#a54231b80c2667b1aace388a5b1df2803">09243</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#a54231b80c2667b1aace388a5b1df2803">reserved_28_28</a>               : 1;
<a name="l09244"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#ae6538e75cd1d06928a6c0ab550eeee6d">09244</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#ae6538e75cd1d06928a6c0ab550eeee6d">tim</a>                          : 1;
<a name="l09245"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#a96c8c7206fcee114f1fc595098b83681">09245</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#a96c8c7206fcee114f1fc595098b83681">rad</a>                          : 1;
<a name="l09246"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#af584b50d3913965fad58d6aee5eb845b">09246</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#af584b50d3913965fad58d6aee5eb845b">key</a>                          : 1;
<a name="l09247"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#ae84cd504de4ada9172c1666fadfa9f7e">09247</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#ae84cd504de4ada9172c1666fadfa9f7e">reserved_32_32</a>               : 1;
<a name="l09248"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#aaf8089c35ec983cd62bf64276cb4dfa5">09248</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#aaf8089c35ec983cd62bf64276cb4dfa5">usb</a>                          : 1;
<a name="l09249"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#ac32d52d75529e4303d6bf41d215ed3f0">09249</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#ac32d52d75529e4303d6bf41d215ed3f0">sli</a>                          : 1;
<a name="l09250"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#a2132ac02b3ba13be4ef3dd481695c3f9">09250</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#a2132ac02b3ba13be4ef3dd481695c3f9">dpi</a>                          : 1;
<a name="l09251"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#a72edf7b20a6a237c70f9c123b3928880">09251</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#a72edf7b20a6a237c70f9c123b3928880">agx0</a>                         : 1;
<a name="l09252"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#ada1d2901ce823e2430a1c6d2e27ca682">09252</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#ada1d2901ce823e2430a1c6d2e27ca682">reserved_37_39</a>               : 3;
<a name="l09253"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#ae81c53828230263b19007fa9a79cfe24">09253</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#ae81c53828230263b19007fa9a79cfe24">dpi_dma</a>                      : 1;
<a name="l09254"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#a81a25d961e45a9142875aa0cd3c1bb36">09254</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#a81a25d961e45a9142875aa0cd3c1bb36">reserved_41_46</a>               : 6;
<a name="l09255"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#a00ca8112b1f2aa0d950539b1d99837f5">09255</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#a00ca8112b1f2aa0d950539b1d99837f5">ptp</a>                          : 1;
<a name="l09256"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#ac66f26e91be2a523a70ab677d6db0f96">09256</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#ac66f26e91be2a523a70ab677d6db0f96">pem0</a>                         : 1;
<a name="l09257"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#a813fbe6c48c47774dd2e6bb2a046b48d">09257</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#a813fbe6c48c47774dd2e6bb2a046b48d">pem1</a>                         : 1;
<a name="l09258"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#a13bf9e54c35bbc2b2a5c3028d64f17df">09258</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#a13bf9e54c35bbc2b2a5c3028d64f17df">reserved_50_51</a>               : 2;
<a name="l09259"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#a4e866e059eb2b0e0f07870f21e4432e6">09259</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#a4e866e059eb2b0e0f07870f21e4432e6">lmc0</a>                         : 1;
<a name="l09260"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#aaf83bac121339dee3a3d971733bb7d7a">09260</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#aaf83bac121339dee3a3d971733bb7d7a">reserved_53_62</a>               : 10;
<a name="l09261"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#aecb7dde882f658e5935ba7b2759c33c4">09261</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1c_1_1cvmx__ciu__intx__en4__1__w1c__cnf71xx.html#aecb7dde882f658e5935ba7b2759c33c4">rst</a>                          : 1;
<a name="l09262"></a>09262 <span class="preprocessor">#endif</span>
<a name="l09263"></a>09263 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en4__1__w1c.html#abd2ee9f8e5fbb6301c3e13940a424fb4">cnf71xx</a>;
<a name="l09264"></a>09264 };
<a name="l09265"></a><a class="code" href="cvmx-ciu-defs_8h.html#a0a56911e2a76bbeed8ff4557f55b04ea">09265</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__intx__en4__1__w1c.html" title="cvmx_ciu_int::_en4_1_w1c">cvmx_ciu_intx_en4_1_w1c</a> <a class="code" href="unioncvmx__ciu__intx__en4__1__w1c.html" title="cvmx_ciu_int::_en4_1_w1c">cvmx_ciu_intx_en4_1_w1c_t</a>;
<a name="l09266"></a>09266 <span class="comment"></span>
<a name="l09267"></a>09267 <span class="comment">/**</span>
<a name="l09268"></a>09268 <span class="comment"> * cvmx_ciu_int#_en4_1_w1s</span>
<a name="l09269"></a>09269 <span class="comment"> *</span>
<a name="l09270"></a>09270 <span class="comment"> * Write-1-to-set version of the CIU_INTX_EN4_1 register, read back corresponding CIU_INTX_EN4_1</span>
<a name="l09271"></a>09271 <span class="comment"> * value.</span>
<a name="l09272"></a>09272 <span class="comment"> */</span>
<a name="l09273"></a><a class="code" href="unioncvmx__ciu__intx__en4__1__w1s.html">09273</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__intx__en4__1__w1s.html" title="cvmx_ciu_int::_en4_1_w1s">cvmx_ciu_intx_en4_1_w1s</a> {
<a name="l09274"></a><a class="code" href="unioncvmx__ciu__intx__en4__1__w1s.html#a151697fe5530678d38ef322a62b5f6d6">09274</a>     uint64_t <a class="code" href="unioncvmx__ciu__intx__en4__1__w1s.html#a151697fe5530678d38ef322a62b5f6d6">u64</a>;
<a name="l09275"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html">09275</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html">cvmx_ciu_intx_en4_1_w1s_s</a> {
<a name="l09276"></a>09276 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09277"></a>09277 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#ae8e28c0b4addaee901fc1d91937e9a3d">rst</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set MIO RST interrupt enable */</span>
<a name="l09278"></a>09278     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#ae3b3efca8dacd48a79ad18a5c9b41e46">reserved_62_62</a>               : 1;
<a name="l09279"></a>09279     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#afd80974fa476dcd41175be28c2fa3272">srio3</a>                        : 1;  <span class="comment">/**&lt; Write 1 to set SRIO3 interrupt enable */</span>
<a name="l09280"></a>09280     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#ab8b6af584c13e55ca268d5401db56b0d">srio2</a>                        : 1;  <span class="comment">/**&lt; Write 1 to set SRIO2 interrupt enable */</span>
<a name="l09281"></a>09281     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#acf3f102449649df82974e9ad5b68c0f5">reserved_57_59</a>               : 3;
<a name="l09282"></a>09282     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#a309769a67ffec0b1fb3ef0c6239a834c">dfm</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set DFM interrupt enable */</span>
<a name="l09283"></a>09283     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#afe44597e5ab7156f3e7172c8dcc6b3d2">reserved_53_55</a>               : 3;
<a name="l09284"></a>09284     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#a12dce1ce841fc5b1acb32c0f7c2b6d52">lmc0</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set LMC0 interrupt enable */</span>
<a name="l09285"></a>09285     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#afa99365cf814bd8d4d1191915d48169b">srio1</a>                        : 1;  <span class="comment">/**&lt; Write 1 to set SRIO1 interrupt enable */</span>
<a name="l09286"></a>09286     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#a84e570b6c9dc7c6417c6acd62d303296">reserved_50_50</a>               : 1;
<a name="l09287"></a>09287     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#a50ded6d0450f8b3b39d5a49e04096fd6">pem1</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set PEM1 interrupt enable */</span>
<a name="l09288"></a>09288     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#aed549ef8dc8deb689082ef5770b1b1c1">pem0</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set PEM0 interrupt enable */</span>
<a name="l09289"></a>09289     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#a7a8d709efe9257bef71d046cdd009f33">ptp</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set PTP interrupt enable */</span>
<a name="l09290"></a>09290     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#a54902ac719e6e3ed7348a11db6acff0d">agl</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set AGL interrupt enable */</span>
<a name="l09291"></a>09291     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#a73d90a086f97e9b5e7847ddd67d28e48">reserved_41_45</a>               : 5;
<a name="l09292"></a>09292     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#aef56afb4a26ca0d5d355f6da8dc00874">dpi_dma</a>                      : 1;  <span class="comment">/**&lt; Write 1 to set DPI_DMA interrupt enable */</span>
<a name="l09293"></a>09293     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#aeab1defc118ce98819e47b9c00d11f0b">reserved_38_39</a>               : 2;
<a name="l09294"></a>09294     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#a789877d9a3d55efed1cb145fb9711975">agx1</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set GMX1 interrupt enable */</span>
<a name="l09295"></a>09295     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#a4ecfc1d55d67b157b7f45b9b1884ba50">agx0</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set GMX0 interrupt enable */</span>
<a name="l09296"></a>09296     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#a47091f735974fa49dd070f9d6431d6f2">dpi</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set DPI interrupt enable */</span>
<a name="l09297"></a>09297     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#abcc8895660c3bc90efdd156276a8245e">sli</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set SLI interrupt enable */</span>
<a name="l09298"></a>09298     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#a2ee1c1d3adeaf0ccab2f022ebfd7e423">usb</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set USB UCTL0 interrupt enable */</span>
<a name="l09299"></a>09299     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#a2a176123ade491b187a17ed5ee84be6c">dfa</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set DFA interrupt enable */</span>
<a name="l09300"></a>09300     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#ae68f248ebe6a6850cc3d4d021abdc1e1">key</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set KEY interrupt enable */</span>
<a name="l09301"></a>09301     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#a99beaf7dadb7dbaf4145b0b2fe95ea1f">rad</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set RAD interrupt enable */</span>
<a name="l09302"></a>09302     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#a288915117da2272d89b24510b3a75674">tim</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set TIM interrupt enable */</span>
<a name="l09303"></a>09303     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#a535faf7373e5a859de78612eee50dc3d">zip</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set ZIP interrupt enable */</span>
<a name="l09304"></a>09304     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#a46ed1a3e64216e8baae071a12d11fe72">pko</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set PKO interrupt enable */</span>
<a name="l09305"></a>09305     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#a369dd610da390d579ba16e7d76f65b77">pip</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set PIP interrupt enable */</span>
<a name="l09306"></a>09306     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#a2cfcf73c1efe05299d08f6277735a8d8">ipd</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set IPD interrupt enable */</span>
<a name="l09307"></a>09307     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#a9fcb14e9ff209fc4ed8cb529593a710a">l2c</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set L2C interrupt enable */</span>
<a name="l09308"></a>09308     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#ad46b723b9baa537c1d2e53e2f81f84d1">pow</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set POW err interrupt enable */</span>
<a name="l09309"></a>09309     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#af4967f0362e10325c02baf7a97e15a31">fpa</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set FPA interrupt enable */</span>
<a name="l09310"></a>09310     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#a3f6bc20fa1ac9a736b040954c144afa0">iob</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set IOB interrupt enable */</span>
<a name="l09311"></a>09311     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#a6852760dde6f2f8b74297d24295546df">mio</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set MIO boot interrupt enable */</span>
<a name="l09312"></a>09312     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#adf68ffb97ea2f55c4a27dcfeae332c5f">nand</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set EMMC Flash Controller interrupt</span>
<a name="l09313"></a>09313 <span class="comment">                                                         enable */</span>
<a name="l09314"></a>09314     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#a530f041b975ec1efb874b597547d3cbd">mii1</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set RGMII/MII/MIX Interface 1 Interrupt</span>
<a name="l09315"></a>09315 <span class="comment">                                                         enable */</span>
<a name="l09316"></a>09316     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#a15b4483c02a8f2aa7a65742ac74461e9">usb1</a>                         : 1;  <span class="comment">/**&lt; Write 1s to set USBDRD1 summary interrupt enable */</span>
<a name="l09317"></a>09317     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#a901db924d242efbb04d9894c913067f6">uart2</a>                        : 1;  <span class="comment">/**&lt; Third UART interrupt */</span>
<a name="l09318"></a>09318     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#a216c1cd15444caabebd7fe48dd2c714a">wdog</a>                         : 16; <span class="comment">/**&lt; Write 1s to set Watchdog summary interrupt enable */</span>
<a name="l09319"></a>09319 <span class="preprocessor">#else</span>
<a name="l09320"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#a216c1cd15444caabebd7fe48dd2c714a">09320</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#a216c1cd15444caabebd7fe48dd2c714a">wdog</a>                         : 16;
<a name="l09321"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#a901db924d242efbb04d9894c913067f6">09321</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#a901db924d242efbb04d9894c913067f6">uart2</a>                        : 1;
<a name="l09322"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#a15b4483c02a8f2aa7a65742ac74461e9">09322</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#a15b4483c02a8f2aa7a65742ac74461e9">usb1</a>                         : 1;
<a name="l09323"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#a530f041b975ec1efb874b597547d3cbd">09323</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#a530f041b975ec1efb874b597547d3cbd">mii1</a>                         : 1;
<a name="l09324"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#adf68ffb97ea2f55c4a27dcfeae332c5f">09324</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#adf68ffb97ea2f55c4a27dcfeae332c5f">nand</a>                         : 1;
<a name="l09325"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#a6852760dde6f2f8b74297d24295546df">09325</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#a6852760dde6f2f8b74297d24295546df">mio</a>                          : 1;
<a name="l09326"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#a3f6bc20fa1ac9a736b040954c144afa0">09326</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#a3f6bc20fa1ac9a736b040954c144afa0">iob</a>                          : 1;
<a name="l09327"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#af4967f0362e10325c02baf7a97e15a31">09327</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#af4967f0362e10325c02baf7a97e15a31">fpa</a>                          : 1;
<a name="l09328"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#ad46b723b9baa537c1d2e53e2f81f84d1">09328</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#ad46b723b9baa537c1d2e53e2f81f84d1">pow</a>                          : 1;
<a name="l09329"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#a9fcb14e9ff209fc4ed8cb529593a710a">09329</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#a9fcb14e9ff209fc4ed8cb529593a710a">l2c</a>                          : 1;
<a name="l09330"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#a2cfcf73c1efe05299d08f6277735a8d8">09330</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#a2cfcf73c1efe05299d08f6277735a8d8">ipd</a>                          : 1;
<a name="l09331"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#a369dd610da390d579ba16e7d76f65b77">09331</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#a369dd610da390d579ba16e7d76f65b77">pip</a>                          : 1;
<a name="l09332"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#a46ed1a3e64216e8baae071a12d11fe72">09332</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#a46ed1a3e64216e8baae071a12d11fe72">pko</a>                          : 1;
<a name="l09333"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#a535faf7373e5a859de78612eee50dc3d">09333</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#a535faf7373e5a859de78612eee50dc3d">zip</a>                          : 1;
<a name="l09334"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#a288915117da2272d89b24510b3a75674">09334</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#a288915117da2272d89b24510b3a75674">tim</a>                          : 1;
<a name="l09335"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#a99beaf7dadb7dbaf4145b0b2fe95ea1f">09335</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#a99beaf7dadb7dbaf4145b0b2fe95ea1f">rad</a>                          : 1;
<a name="l09336"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#ae68f248ebe6a6850cc3d4d021abdc1e1">09336</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#ae68f248ebe6a6850cc3d4d021abdc1e1">key</a>                          : 1;
<a name="l09337"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#a2a176123ade491b187a17ed5ee84be6c">09337</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#a2a176123ade491b187a17ed5ee84be6c">dfa</a>                          : 1;
<a name="l09338"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#a2ee1c1d3adeaf0ccab2f022ebfd7e423">09338</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#a2ee1c1d3adeaf0ccab2f022ebfd7e423">usb</a>                          : 1;
<a name="l09339"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#abcc8895660c3bc90efdd156276a8245e">09339</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#abcc8895660c3bc90efdd156276a8245e">sli</a>                          : 1;
<a name="l09340"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#a47091f735974fa49dd070f9d6431d6f2">09340</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#a47091f735974fa49dd070f9d6431d6f2">dpi</a>                          : 1;
<a name="l09341"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#a4ecfc1d55d67b157b7f45b9b1884ba50">09341</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#a4ecfc1d55d67b157b7f45b9b1884ba50">agx0</a>                         : 1;
<a name="l09342"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#a789877d9a3d55efed1cb145fb9711975">09342</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#a789877d9a3d55efed1cb145fb9711975">agx1</a>                         : 1;
<a name="l09343"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#aeab1defc118ce98819e47b9c00d11f0b">09343</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#aeab1defc118ce98819e47b9c00d11f0b">reserved_38_39</a>               : 2;
<a name="l09344"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#aef56afb4a26ca0d5d355f6da8dc00874">09344</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#aef56afb4a26ca0d5d355f6da8dc00874">dpi_dma</a>                      : 1;
<a name="l09345"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#a73d90a086f97e9b5e7847ddd67d28e48">09345</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#a73d90a086f97e9b5e7847ddd67d28e48">reserved_41_45</a>               : 5;
<a name="l09346"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#a54902ac719e6e3ed7348a11db6acff0d">09346</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#a54902ac719e6e3ed7348a11db6acff0d">agl</a>                          : 1;
<a name="l09347"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#a7a8d709efe9257bef71d046cdd009f33">09347</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#a7a8d709efe9257bef71d046cdd009f33">ptp</a>                          : 1;
<a name="l09348"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#aed549ef8dc8deb689082ef5770b1b1c1">09348</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#aed549ef8dc8deb689082ef5770b1b1c1">pem0</a>                         : 1;
<a name="l09349"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#a50ded6d0450f8b3b39d5a49e04096fd6">09349</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#a50ded6d0450f8b3b39d5a49e04096fd6">pem1</a>                         : 1;
<a name="l09350"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#a84e570b6c9dc7c6417c6acd62d303296">09350</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#a84e570b6c9dc7c6417c6acd62d303296">reserved_50_50</a>               : 1;
<a name="l09351"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#afa99365cf814bd8d4d1191915d48169b">09351</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#afa99365cf814bd8d4d1191915d48169b">srio1</a>                        : 1;
<a name="l09352"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#a12dce1ce841fc5b1acb32c0f7c2b6d52">09352</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#a12dce1ce841fc5b1acb32c0f7c2b6d52">lmc0</a>                         : 1;
<a name="l09353"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#afe44597e5ab7156f3e7172c8dcc6b3d2">09353</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#afe44597e5ab7156f3e7172c8dcc6b3d2">reserved_53_55</a>               : 3;
<a name="l09354"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#a309769a67ffec0b1fb3ef0c6239a834c">09354</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#a309769a67ffec0b1fb3ef0c6239a834c">dfm</a>                          : 1;
<a name="l09355"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#acf3f102449649df82974e9ad5b68c0f5">09355</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#acf3f102449649df82974e9ad5b68c0f5">reserved_57_59</a>               : 3;
<a name="l09356"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#ab8b6af584c13e55ca268d5401db56b0d">09356</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#ab8b6af584c13e55ca268d5401db56b0d">srio2</a>                        : 1;
<a name="l09357"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#afd80974fa476dcd41175be28c2fa3272">09357</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#afd80974fa476dcd41175be28c2fa3272">srio3</a>                        : 1;
<a name="l09358"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#ae3b3efca8dacd48a79ad18a5c9b41e46">09358</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#ae3b3efca8dacd48a79ad18a5c9b41e46">reserved_62_62</a>               : 1;
<a name="l09359"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#ae8e28c0b4addaee901fc1d91937e9a3d">09359</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__s.html#ae8e28c0b4addaee901fc1d91937e9a3d">rst</a>                          : 1;
<a name="l09360"></a>09360 <span class="preprocessor">#endif</span>
<a name="l09361"></a>09361 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en4__1__w1s.html#a9ad3999045270def52b3f0a31a0ff9b5">s</a>;
<a name="l09362"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn52xx.html">09362</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn52xx.html">cvmx_ciu_intx_en4_1_w1s_cn52xx</a> {
<a name="l09363"></a>09363 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09364"></a>09364 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn52xx.html#a3e247232948c81dd01d0e2b5d14a6add">reserved_20_63</a>               : 44;
<a name="l09365"></a>09365     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn52xx.html#aca7ca9a59e4065ec64a696c719e3ba5e">nand</a>                         : 1;  <span class="comment">/**&lt; NAND Flash Controller */</span>
<a name="l09366"></a>09366     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn52xx.html#a56b592b390628092667d625382037c1e">mii1</a>                         : 1;  <span class="comment">/**&lt; Second MII Interrupt */</span>
<a name="l09367"></a>09367     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn52xx.html#a6ac63f7a65de6e9a59e34d7c3475cde9">usb1</a>                         : 1;  <span class="comment">/**&lt; Second USB Interrupt */</span>
<a name="l09368"></a>09368     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn52xx.html#a17ce09c953f813c06ceb31d6c4b51068">uart2</a>                        : 1;  <span class="comment">/**&lt; Third UART interrupt */</span>
<a name="l09369"></a>09369     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn52xx.html#a2029137d94963e7361ae0ebffd4c8cde">reserved_4_15</a>                : 12;
<a name="l09370"></a>09370     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn52xx.html#acbd3d1c4771c4c9e5fc15b954fafbb6f">wdog</a>                         : 4;  <span class="comment">/**&lt; Watchdog summary interrupt enable vector */</span>
<a name="l09371"></a>09371 <span class="preprocessor">#else</span>
<a name="l09372"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn52xx.html#acbd3d1c4771c4c9e5fc15b954fafbb6f">09372</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn52xx.html#acbd3d1c4771c4c9e5fc15b954fafbb6f">wdog</a>                         : 4;
<a name="l09373"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn52xx.html#a2029137d94963e7361ae0ebffd4c8cde">09373</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn52xx.html#a2029137d94963e7361ae0ebffd4c8cde">reserved_4_15</a>                : 12;
<a name="l09374"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn52xx.html#a17ce09c953f813c06ceb31d6c4b51068">09374</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn52xx.html#a17ce09c953f813c06ceb31d6c4b51068">uart2</a>                        : 1;
<a name="l09375"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn52xx.html#a6ac63f7a65de6e9a59e34d7c3475cde9">09375</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn52xx.html#a6ac63f7a65de6e9a59e34d7c3475cde9">usb1</a>                         : 1;
<a name="l09376"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn52xx.html#a56b592b390628092667d625382037c1e">09376</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn52xx.html#a56b592b390628092667d625382037c1e">mii1</a>                         : 1;
<a name="l09377"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn52xx.html#aca7ca9a59e4065ec64a696c719e3ba5e">09377</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn52xx.html#aca7ca9a59e4065ec64a696c719e3ba5e">nand</a>                         : 1;
<a name="l09378"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn52xx.html#a3e247232948c81dd01d0e2b5d14a6add">09378</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn52xx.html#a3e247232948c81dd01d0e2b5d14a6add">reserved_20_63</a>               : 44;
<a name="l09379"></a>09379 <span class="preprocessor">#endif</span>
<a name="l09380"></a>09380 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en4__1__w1s.html#a39e3957fc95d6d71f3235ff37e7ecd01">cn52xx</a>;
<a name="l09381"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn56xx.html">09381</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn56xx.html">cvmx_ciu_intx_en4_1_w1s_cn56xx</a> {
<a name="l09382"></a>09382 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09383"></a>09383 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn56xx.html#acb79d3a8895647adf2cd987057bfb276">reserved_12_63</a>               : 52;
<a name="l09384"></a>09384     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn56xx.html#a56fb482743a641a3282fbf6ac37c6e9a">wdog</a>                         : 12; <span class="comment">/**&lt; Watchdog summary interrupt enable vectory */</span>
<a name="l09385"></a>09385 <span class="preprocessor">#else</span>
<a name="l09386"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn56xx.html#a56fb482743a641a3282fbf6ac37c6e9a">09386</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn56xx.html#a56fb482743a641a3282fbf6ac37c6e9a">wdog</a>                         : 12;
<a name="l09387"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn56xx.html#acb79d3a8895647adf2cd987057bfb276">09387</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn56xx.html#acb79d3a8895647adf2cd987057bfb276">reserved_12_63</a>               : 52;
<a name="l09388"></a>09388 <span class="preprocessor">#endif</span>
<a name="l09389"></a>09389 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en4__1__w1s.html#a83c37e4271fc11ff6866aed4e4b5f7f4">cn56xx</a>;
<a name="l09390"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn58xx.html">09390</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn58xx.html">cvmx_ciu_intx_en4_1_w1s_cn58xx</a> {
<a name="l09391"></a>09391 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09392"></a>09392 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn58xx.html#a5609b94d0e3c700f5e497f2caf4cc2a4">reserved_16_63</a>               : 48;
<a name="l09393"></a>09393     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn58xx.html#a195b92b4bfe608341a587b09d9a8e68f">wdog</a>                         : 16; <span class="comment">/**&lt; Watchdog summary interrupt enable vectory */</span>
<a name="l09394"></a>09394 <span class="preprocessor">#else</span>
<a name="l09395"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn58xx.html#a195b92b4bfe608341a587b09d9a8e68f">09395</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn58xx.html#a195b92b4bfe608341a587b09d9a8e68f">wdog</a>                         : 16;
<a name="l09396"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn58xx.html#a5609b94d0e3c700f5e497f2caf4cc2a4">09396</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn58xx.html#a5609b94d0e3c700f5e497f2caf4cc2a4">reserved_16_63</a>               : 48;
<a name="l09397"></a>09397 <span class="preprocessor">#endif</span>
<a name="l09398"></a>09398 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en4__1__w1s.html#ad89fb262d0f5933f22c8f9daa227b672">cn58xx</a>;
<a name="l09399"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html">09399</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html">cvmx_ciu_intx_en4_1_w1s_cn61xx</a> {
<a name="l09400"></a>09400 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09401"></a>09401 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#a6bea073da8e5c7d295c8b6f5bfba127a">rst</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set MIO RST interrupt enable */</span>
<a name="l09402"></a>09402     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#ab9c967287a5dcafd4fbdd3f625dd1a73">reserved_53_62</a>               : 10;
<a name="l09403"></a>09403     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#a82816df1e46087f40886d06bc6533f6e">lmc0</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set LMC0 interrupt enable */</span>
<a name="l09404"></a>09404     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#a0687b3c8b192839a22561a51ef8aa772">reserved_50_51</a>               : 2;
<a name="l09405"></a>09405     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#a48462eb837db6609fdabec921b7328e6">pem1</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set PEM1 interrupt enable */</span>
<a name="l09406"></a>09406     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#ade1bba3cb5221d90f4c9edcefd5fafb1">pem0</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set PEM0 interrupt enable */</span>
<a name="l09407"></a>09407     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#acb49e58e3ac5bd2b9017e304ad0fce44">ptp</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set PTP interrupt enable */</span>
<a name="l09408"></a>09408     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#a37651e18cccc3c768c8655bfa5a70f54">agl</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set AGL interrupt enable */</span>
<a name="l09409"></a>09409     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#a8c7644a4dc8a7f9e5cc9a6d9a3ad4eca">reserved_41_45</a>               : 5;
<a name="l09410"></a>09410     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#a88c5f72dfba4ad0711aaebd1ced1e714">dpi_dma</a>                      : 1;  <span class="comment">/**&lt; Write 1 to set DPI_DMA interrupt enable */</span>
<a name="l09411"></a>09411     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#afd86bef91f93721b573787f7f822ac38">reserved_38_39</a>               : 2;
<a name="l09412"></a>09412     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#aae7078ba5ae00f2bfdfef930d453143f">agx1</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set GMX1 interrupt enable */</span>
<a name="l09413"></a>09413     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#a6f644030606587ed2f30f2f69c2a6d09">agx0</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set GMX0 interrupt enable */</span>
<a name="l09414"></a>09414     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#ad9dde3df1cfe749832b4a310c55b8110">dpi</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set DPI interrupt enable */</span>
<a name="l09415"></a>09415     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#ad5156b7bbc228f49744789149fb78b83">sli</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set SLI interrupt enable */</span>
<a name="l09416"></a>09416     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#a95659c3b12e2a310c542ac2d44cf33f3">usb</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set USB UCTL0 interrupt enable */</span>
<a name="l09417"></a>09417     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#adbbf6f18a7b34ec15b51f44985c41827">dfa</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set DFA interrupt enable */</span>
<a name="l09418"></a>09418     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#ac98daa8f53c15ac52889abce5ab6a6b3">key</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set KEY interrupt enable */</span>
<a name="l09419"></a>09419     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#a6cc7b025ff586fd8615d1f19742c5d96">rad</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set RAD interrupt enable */</span>
<a name="l09420"></a>09420     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#ab94642c7b8a6be19ff6df207061a2f2b">tim</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set TIM interrupt enable */</span>
<a name="l09421"></a>09421     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#acf0737fd366628f284d63acf1f370d9a">zip</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set ZIP interrupt enable */</span>
<a name="l09422"></a>09422     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#afa7129de94a07ed23e7c03d6bfc5bbc0">pko</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set PKO interrupt enable */</span>
<a name="l09423"></a>09423     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#a9f0211cee59cd0b780688df96f03071b">pip</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set PIP interrupt enable */</span>
<a name="l09424"></a>09424     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#a90b137f87606e50ae5e875ec261138c0">ipd</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set IPD interrupt enable */</span>
<a name="l09425"></a>09425     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#a81a90a5bf4dc8516aff5e6ba31bb1d43">l2c</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set L2C interrupt enable */</span>
<a name="l09426"></a>09426     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#a3e8ca9b7ac76ee84a3d5e745bd4a873e">pow</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set POW err interrupt enable */</span>
<a name="l09427"></a>09427     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#a8bc32e0a51f0f33c585a80fd31487d8e">fpa</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set FPA interrupt enable */</span>
<a name="l09428"></a>09428     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#aae83e2d3d821c1745a2de5e3e1a35100">iob</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set IOB interrupt enable */</span>
<a name="l09429"></a>09429     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#a2b5ecbd728dec139fa1507c42b90ddc7">mio</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set MIO boot interrupt enable */</span>
<a name="l09430"></a>09430     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#ade3e7ebfac8fb38a817e808397aae887">nand</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set EMMC Flash Controller interrupt</span>
<a name="l09431"></a>09431 <span class="comment">                                                         enable */</span>
<a name="l09432"></a>09432     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#a2317386022ce17f588de74c378744a15">mii1</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set RGMII/MIX Interface 1 Interrupt</span>
<a name="l09433"></a>09433 <span class="comment">                                                         enable */</span>
<a name="l09434"></a>09434     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#af9cbb732376954b30de344cb0613aeec">reserved_4_17</a>                : 14;
<a name="l09435"></a>09435     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#a3434cde10bd6b20346ede82ab7984a73">wdog</a>                         : 4;  <span class="comment">/**&lt; Write 1s to set Watchdog summary interrupt enable */</span>
<a name="l09436"></a>09436 <span class="preprocessor">#else</span>
<a name="l09437"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#a3434cde10bd6b20346ede82ab7984a73">09437</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#a3434cde10bd6b20346ede82ab7984a73">wdog</a>                         : 4;
<a name="l09438"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#af9cbb732376954b30de344cb0613aeec">09438</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#af9cbb732376954b30de344cb0613aeec">reserved_4_17</a>                : 14;
<a name="l09439"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#a2317386022ce17f588de74c378744a15">09439</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#a2317386022ce17f588de74c378744a15">mii1</a>                         : 1;
<a name="l09440"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#ade3e7ebfac8fb38a817e808397aae887">09440</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#ade3e7ebfac8fb38a817e808397aae887">nand</a>                         : 1;
<a name="l09441"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#a2b5ecbd728dec139fa1507c42b90ddc7">09441</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#a2b5ecbd728dec139fa1507c42b90ddc7">mio</a>                          : 1;
<a name="l09442"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#aae83e2d3d821c1745a2de5e3e1a35100">09442</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#aae83e2d3d821c1745a2de5e3e1a35100">iob</a>                          : 1;
<a name="l09443"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#a8bc32e0a51f0f33c585a80fd31487d8e">09443</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#a8bc32e0a51f0f33c585a80fd31487d8e">fpa</a>                          : 1;
<a name="l09444"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#a3e8ca9b7ac76ee84a3d5e745bd4a873e">09444</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#a3e8ca9b7ac76ee84a3d5e745bd4a873e">pow</a>                          : 1;
<a name="l09445"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#a81a90a5bf4dc8516aff5e6ba31bb1d43">09445</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#a81a90a5bf4dc8516aff5e6ba31bb1d43">l2c</a>                          : 1;
<a name="l09446"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#a90b137f87606e50ae5e875ec261138c0">09446</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#a90b137f87606e50ae5e875ec261138c0">ipd</a>                          : 1;
<a name="l09447"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#a9f0211cee59cd0b780688df96f03071b">09447</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#a9f0211cee59cd0b780688df96f03071b">pip</a>                          : 1;
<a name="l09448"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#afa7129de94a07ed23e7c03d6bfc5bbc0">09448</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#afa7129de94a07ed23e7c03d6bfc5bbc0">pko</a>                          : 1;
<a name="l09449"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#acf0737fd366628f284d63acf1f370d9a">09449</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#acf0737fd366628f284d63acf1f370d9a">zip</a>                          : 1;
<a name="l09450"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#ab94642c7b8a6be19ff6df207061a2f2b">09450</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#ab94642c7b8a6be19ff6df207061a2f2b">tim</a>                          : 1;
<a name="l09451"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#a6cc7b025ff586fd8615d1f19742c5d96">09451</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#a6cc7b025ff586fd8615d1f19742c5d96">rad</a>                          : 1;
<a name="l09452"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#ac98daa8f53c15ac52889abce5ab6a6b3">09452</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#ac98daa8f53c15ac52889abce5ab6a6b3">key</a>                          : 1;
<a name="l09453"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#adbbf6f18a7b34ec15b51f44985c41827">09453</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#adbbf6f18a7b34ec15b51f44985c41827">dfa</a>                          : 1;
<a name="l09454"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#a95659c3b12e2a310c542ac2d44cf33f3">09454</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#a95659c3b12e2a310c542ac2d44cf33f3">usb</a>                          : 1;
<a name="l09455"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#ad5156b7bbc228f49744789149fb78b83">09455</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#ad5156b7bbc228f49744789149fb78b83">sli</a>                          : 1;
<a name="l09456"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#ad9dde3df1cfe749832b4a310c55b8110">09456</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#ad9dde3df1cfe749832b4a310c55b8110">dpi</a>                          : 1;
<a name="l09457"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#a6f644030606587ed2f30f2f69c2a6d09">09457</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#a6f644030606587ed2f30f2f69c2a6d09">agx0</a>                         : 1;
<a name="l09458"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#aae7078ba5ae00f2bfdfef930d453143f">09458</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#aae7078ba5ae00f2bfdfef930d453143f">agx1</a>                         : 1;
<a name="l09459"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#afd86bef91f93721b573787f7f822ac38">09459</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#afd86bef91f93721b573787f7f822ac38">reserved_38_39</a>               : 2;
<a name="l09460"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#a88c5f72dfba4ad0711aaebd1ced1e714">09460</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#a88c5f72dfba4ad0711aaebd1ced1e714">dpi_dma</a>                      : 1;
<a name="l09461"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#a8c7644a4dc8a7f9e5cc9a6d9a3ad4eca">09461</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#a8c7644a4dc8a7f9e5cc9a6d9a3ad4eca">reserved_41_45</a>               : 5;
<a name="l09462"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#a37651e18cccc3c768c8655bfa5a70f54">09462</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#a37651e18cccc3c768c8655bfa5a70f54">agl</a>                          : 1;
<a name="l09463"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#acb49e58e3ac5bd2b9017e304ad0fce44">09463</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#acb49e58e3ac5bd2b9017e304ad0fce44">ptp</a>                          : 1;
<a name="l09464"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#ade1bba3cb5221d90f4c9edcefd5fafb1">09464</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#ade1bba3cb5221d90f4c9edcefd5fafb1">pem0</a>                         : 1;
<a name="l09465"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#a48462eb837db6609fdabec921b7328e6">09465</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#a48462eb837db6609fdabec921b7328e6">pem1</a>                         : 1;
<a name="l09466"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#a0687b3c8b192839a22561a51ef8aa772">09466</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#a0687b3c8b192839a22561a51ef8aa772">reserved_50_51</a>               : 2;
<a name="l09467"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#a82816df1e46087f40886d06bc6533f6e">09467</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#a82816df1e46087f40886d06bc6533f6e">lmc0</a>                         : 1;
<a name="l09468"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#ab9c967287a5dcafd4fbdd3f625dd1a73">09468</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#ab9c967287a5dcafd4fbdd3f625dd1a73">reserved_53_62</a>               : 10;
<a name="l09469"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#a6bea073da8e5c7d295c8b6f5bfba127a">09469</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn61xx.html#a6bea073da8e5c7d295c8b6f5bfba127a">rst</a>                          : 1;
<a name="l09470"></a>09470 <span class="preprocessor">#endif</span>
<a name="l09471"></a>09471 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en4__1__w1s.html#a2224087b411d9b3734d547b9953c8825">cn61xx</a>;
<a name="l09472"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html">09472</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html">cvmx_ciu_intx_en4_1_w1s_cn63xx</a> {
<a name="l09473"></a>09473 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09474"></a>09474 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#a29a7173a74f0238fe7b9c2340c8c0d0c">rst</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set MIO RST interrupt enable */</span>
<a name="l09475"></a>09475     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#a7b0443092e03c5f660cc7adab12d1f43">reserved_57_62</a>               : 6;
<a name="l09476"></a>09476     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#af0245e76abd1b0a37b1c4b3712e7d516">dfm</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set DFM interrupt enable */</span>
<a name="l09477"></a>09477     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#a77dcbd70124b72f2471288ea76e21b64">reserved_53_55</a>               : 3;
<a name="l09478"></a>09478     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#a1a1d19f524521a68dd39cb1b4eedf137">lmc0</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set LMC0 interrupt enable */</span>
<a name="l09479"></a>09479     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#a1bd57b5b634891a11bebd28bc3c3b0fd">srio1</a>                        : 1;  <span class="comment">/**&lt; Write 1 to set SRIO1 interrupt enable */</span>
<a name="l09480"></a>09480     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#a1b468b244b8f551365468e7e1ea83378">srio0</a>                        : 1;  <span class="comment">/**&lt; Write 1 to set SRIO0 interrupt enable */</span>
<a name="l09481"></a>09481     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#a63b1e955a8fa24d4dc68a5b10367d01d">pem1</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set PEM1 interrupt enable */</span>
<a name="l09482"></a>09482     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#a8abaa501a91f592b854e2e0cb26cb99c">pem0</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set PEM0 interrupt enable */</span>
<a name="l09483"></a>09483     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#a73ba406ed2da4c5510d9c4ef8b867ee2">ptp</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set PTP interrupt enable */</span>
<a name="l09484"></a>09484     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#a81916c53b2fb6bc304af403139279fe6">agl</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set AGL interrupt enable */</span>
<a name="l09485"></a>09485     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#a90f89acb7e6754eb47107a8f45f6c6d9">reserved_37_45</a>               : 9;
<a name="l09486"></a>09486     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#a42abdc89739d7fb1f9f5d6dbcba9fb22">agx0</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set GMX0 interrupt enable */</span>
<a name="l09487"></a>09487     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#a9b4d0d431fd868e6ba3a637481b59d1b">dpi</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set DPI interrupt enable */</span>
<a name="l09488"></a>09488     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#a578739d65cc3fb0a590380fc284725db">sli</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set SLI interrupt enable */</span>
<a name="l09489"></a>09489     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#ab2d56e2764dcd1e738b18cf7fa6dbcdb">usb</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set USB UCTL0 interrupt enable */</span>
<a name="l09490"></a>09490     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#af11cc7427ec390c62e365ed7f4a638a4">dfa</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set DFA interrupt enable */</span>
<a name="l09491"></a>09491     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#a41f5fa053daf5212a4873d6781a2a807">key</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set KEY interrupt enable */</span>
<a name="l09492"></a>09492     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#adfb90c48d2738197d3c583b11b20947c">rad</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set RAD interrupt enable */</span>
<a name="l09493"></a>09493     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#a80a2f003644d722c4bcdcb90c0954125">tim</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set TIM interrupt enable */</span>
<a name="l09494"></a>09494     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#af44510b6275a0387f4be7b6653b3a3f1">zip</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set ZIP interrupt enable */</span>
<a name="l09495"></a>09495     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#aaa1d5d87d4742d04a4ed911b372aaec1">pko</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set PKO interrupt enable */</span>
<a name="l09496"></a>09496     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#a77cca785473af81ba9d7e35c2b9610d1">pip</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set PIP interrupt enable */</span>
<a name="l09497"></a>09497     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#a73100c310b23310bd9cd198c3c0f2b94">ipd</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set IPD interrupt enable */</span>
<a name="l09498"></a>09498     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#ad4e900055dd7011b6461bb6c7fb7b8ae">l2c</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set L2C interrupt enable */</span>
<a name="l09499"></a>09499     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#a36b531586ed42d0f51f373cb5414b94c">pow</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set POW err interrupt enable */</span>
<a name="l09500"></a>09500     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#a4301a8c8e1f8f6b528bb1b522d4e54f3">fpa</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set FPA interrupt enable */</span>
<a name="l09501"></a>09501     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#ab965ff5ffc3ac5a2bfb2ac90d645db13">iob</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set IOB interrupt enable */</span>
<a name="l09502"></a>09502     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#a87a0c02e1b29b2387ca8d813058f58da">mio</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set MIO boot interrupt enable */</span>
<a name="l09503"></a>09503     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#a21aeee68a37e80958397f6dcfa38df73">nand</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set NAND Flash Controller interrupt</span>
<a name="l09504"></a>09504 <span class="comment">                                                         enable */</span>
<a name="l09505"></a>09505     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#a44b8b82a3a43cd1c8169c5db9c41e7c1">mii1</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set RGMII/MII/MIX Interface 1 Interrupt</span>
<a name="l09506"></a>09506 <span class="comment">                                                         enable */</span>
<a name="l09507"></a>09507     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#afda0ec61c9a104b15ada4b23f3e428b3">reserved_6_17</a>                : 12;
<a name="l09508"></a>09508     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#a168770c2a53f82a70ee4d7fae0114ecf">wdog</a>                         : 6;  <span class="comment">/**&lt; Write 1s to set Watchdog summary interrupt enable */</span>
<a name="l09509"></a>09509 <span class="preprocessor">#else</span>
<a name="l09510"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#a168770c2a53f82a70ee4d7fae0114ecf">09510</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#a168770c2a53f82a70ee4d7fae0114ecf">wdog</a>                         : 6;
<a name="l09511"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#afda0ec61c9a104b15ada4b23f3e428b3">09511</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#afda0ec61c9a104b15ada4b23f3e428b3">reserved_6_17</a>                : 12;
<a name="l09512"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#a44b8b82a3a43cd1c8169c5db9c41e7c1">09512</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#a44b8b82a3a43cd1c8169c5db9c41e7c1">mii1</a>                         : 1;
<a name="l09513"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#a21aeee68a37e80958397f6dcfa38df73">09513</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#a21aeee68a37e80958397f6dcfa38df73">nand</a>                         : 1;
<a name="l09514"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#a87a0c02e1b29b2387ca8d813058f58da">09514</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#a87a0c02e1b29b2387ca8d813058f58da">mio</a>                          : 1;
<a name="l09515"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#ab965ff5ffc3ac5a2bfb2ac90d645db13">09515</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#ab965ff5ffc3ac5a2bfb2ac90d645db13">iob</a>                          : 1;
<a name="l09516"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#a4301a8c8e1f8f6b528bb1b522d4e54f3">09516</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#a4301a8c8e1f8f6b528bb1b522d4e54f3">fpa</a>                          : 1;
<a name="l09517"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#a36b531586ed42d0f51f373cb5414b94c">09517</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#a36b531586ed42d0f51f373cb5414b94c">pow</a>                          : 1;
<a name="l09518"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#ad4e900055dd7011b6461bb6c7fb7b8ae">09518</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#ad4e900055dd7011b6461bb6c7fb7b8ae">l2c</a>                          : 1;
<a name="l09519"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#a73100c310b23310bd9cd198c3c0f2b94">09519</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#a73100c310b23310bd9cd198c3c0f2b94">ipd</a>                          : 1;
<a name="l09520"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#a77cca785473af81ba9d7e35c2b9610d1">09520</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#a77cca785473af81ba9d7e35c2b9610d1">pip</a>                          : 1;
<a name="l09521"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#aaa1d5d87d4742d04a4ed911b372aaec1">09521</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#aaa1d5d87d4742d04a4ed911b372aaec1">pko</a>                          : 1;
<a name="l09522"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#af44510b6275a0387f4be7b6653b3a3f1">09522</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#af44510b6275a0387f4be7b6653b3a3f1">zip</a>                          : 1;
<a name="l09523"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#a80a2f003644d722c4bcdcb90c0954125">09523</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#a80a2f003644d722c4bcdcb90c0954125">tim</a>                          : 1;
<a name="l09524"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#adfb90c48d2738197d3c583b11b20947c">09524</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#adfb90c48d2738197d3c583b11b20947c">rad</a>                          : 1;
<a name="l09525"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#a41f5fa053daf5212a4873d6781a2a807">09525</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#a41f5fa053daf5212a4873d6781a2a807">key</a>                          : 1;
<a name="l09526"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#af11cc7427ec390c62e365ed7f4a638a4">09526</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#af11cc7427ec390c62e365ed7f4a638a4">dfa</a>                          : 1;
<a name="l09527"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#ab2d56e2764dcd1e738b18cf7fa6dbcdb">09527</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#ab2d56e2764dcd1e738b18cf7fa6dbcdb">usb</a>                          : 1;
<a name="l09528"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#a578739d65cc3fb0a590380fc284725db">09528</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#a578739d65cc3fb0a590380fc284725db">sli</a>                          : 1;
<a name="l09529"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#a9b4d0d431fd868e6ba3a637481b59d1b">09529</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#a9b4d0d431fd868e6ba3a637481b59d1b">dpi</a>                          : 1;
<a name="l09530"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#a42abdc89739d7fb1f9f5d6dbcba9fb22">09530</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#a42abdc89739d7fb1f9f5d6dbcba9fb22">agx0</a>                         : 1;
<a name="l09531"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#a90f89acb7e6754eb47107a8f45f6c6d9">09531</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#a90f89acb7e6754eb47107a8f45f6c6d9">reserved_37_45</a>               : 9;
<a name="l09532"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#a81916c53b2fb6bc304af403139279fe6">09532</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#a81916c53b2fb6bc304af403139279fe6">agl</a>                          : 1;
<a name="l09533"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#a73ba406ed2da4c5510d9c4ef8b867ee2">09533</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#a73ba406ed2da4c5510d9c4ef8b867ee2">ptp</a>                          : 1;
<a name="l09534"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#a8abaa501a91f592b854e2e0cb26cb99c">09534</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#a8abaa501a91f592b854e2e0cb26cb99c">pem0</a>                         : 1;
<a name="l09535"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#a63b1e955a8fa24d4dc68a5b10367d01d">09535</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#a63b1e955a8fa24d4dc68a5b10367d01d">pem1</a>                         : 1;
<a name="l09536"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#a1b468b244b8f551365468e7e1ea83378">09536</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#a1b468b244b8f551365468e7e1ea83378">srio0</a>                        : 1;
<a name="l09537"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#a1bd57b5b634891a11bebd28bc3c3b0fd">09537</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#a1bd57b5b634891a11bebd28bc3c3b0fd">srio1</a>                        : 1;
<a name="l09538"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#a1a1d19f524521a68dd39cb1b4eedf137">09538</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#a1a1d19f524521a68dd39cb1b4eedf137">lmc0</a>                         : 1;
<a name="l09539"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#a77dcbd70124b72f2471288ea76e21b64">09539</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#a77dcbd70124b72f2471288ea76e21b64">reserved_53_55</a>               : 3;
<a name="l09540"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#af0245e76abd1b0a37b1c4b3712e7d516">09540</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#af0245e76abd1b0a37b1c4b3712e7d516">dfm</a>                          : 1;
<a name="l09541"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#a7b0443092e03c5f660cc7adab12d1f43">09541</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#a7b0443092e03c5f660cc7adab12d1f43">reserved_57_62</a>               : 6;
<a name="l09542"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#a29a7173a74f0238fe7b9c2340c8c0d0c">09542</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html#a29a7173a74f0238fe7b9c2340c8c0d0c">rst</a>                          : 1;
<a name="l09543"></a>09543 <span class="preprocessor">#endif</span>
<a name="l09544"></a>09544 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en4__1__w1s.html#af5d495322242aae719328be02b5c95fa">cn63xx</a>;
<a name="l09545"></a><a class="code" href="unioncvmx__ciu__intx__en4__1__w1s.html#adbd8e2709c91604708b135c1fd64788f">09545</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn63xx.html">cvmx_ciu_intx_en4_1_w1s_cn63xx</a> <a class="code" href="unioncvmx__ciu__intx__en4__1__w1s.html#adbd8e2709c91604708b135c1fd64788f">cn63xxp1</a>;
<a name="l09546"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html">09546</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html">cvmx_ciu_intx_en4_1_w1s_cn66xx</a> {
<a name="l09547"></a>09547 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09548"></a>09548 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#ae715975618f0ad29a3b1130403f179fc">rst</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set MIO RST interrupt enable */</span>
<a name="l09549"></a>09549     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#aae92b3704325270f950f498ff4bce2b7">reserved_62_62</a>               : 1;
<a name="l09550"></a>09550     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#a5600d8e6cfa23cc96eda904a8c5bf229">srio3</a>                        : 1;  <span class="comment">/**&lt; Write 1 to set SRIO3 interrupt enable */</span>
<a name="l09551"></a>09551     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#ab3c61f4f5989e93699c2cf7cfa91e1dc">srio2</a>                        : 1;  <span class="comment">/**&lt; Write 1 to set SRIO2 interrupt enable */</span>
<a name="l09552"></a>09552     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#a8b4980ce2d6e31d4bad8ac27b0470216">reserved_57_59</a>               : 3;
<a name="l09553"></a>09553     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#a6c5fa06714dca0513946a643e8e7c972">dfm</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set DFM interrupt enable */</span>
<a name="l09554"></a>09554     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#a6b3ecc3fc9a31d49c24d02d0222b1839">reserved_53_55</a>               : 3;
<a name="l09555"></a>09555     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#a775098a726d8b009ea359417f3738511">lmc0</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set LMC0 interrupt enable */</span>
<a name="l09556"></a>09556     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#a4d80dd691bb473993d70efb001c7b0d6">reserved_51_51</a>               : 1;
<a name="l09557"></a>09557     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#a5b650759ec4af40fe8f6be13a63d150d">srio0</a>                        : 1;  <span class="comment">/**&lt; Write 1 to set SRIO0 interrupt enable */</span>
<a name="l09558"></a>09558     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#a6f9044047db9a9b70bf96cb3a78e901b">pem1</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set PEM1 interrupt enable */</span>
<a name="l09559"></a>09559     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#abf93e19c632aae11fb6766eef649d9ad">pem0</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set PEM0 interrupt enable */</span>
<a name="l09560"></a>09560     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#acd1781392d81feb019ea948e955f3854">ptp</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set PTP interrupt enable */</span>
<a name="l09561"></a>09561     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#a0c0888cd3fc40ff9f54093c90571a9f0">agl</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set AGL interrupt enable */</span>
<a name="l09562"></a>09562     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#a1a425b176f7c331edf16ff18570c4874">reserved_38_45</a>               : 8;
<a name="l09563"></a>09563     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#a28286f72dc6db4b15f980676aa322fe5">agx1</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set GMX1 interrupt enable */</span>
<a name="l09564"></a>09564     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#a6754cd6ea8752d328ff5f1e63a38dd1a">agx0</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set GMX0 interrupt enable */</span>
<a name="l09565"></a>09565     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#ae1913f7b78ade79171744aeda2a1523b">dpi</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set DPI interrupt enable */</span>
<a name="l09566"></a>09566     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#ab9916dba81c52b5aa5d0982b1b00ce3b">sli</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set SLI interrupt enable */</span>
<a name="l09567"></a>09567     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#a25799656b852e9bb1043ed6f0eddfb6a">usb</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set USB UCTL0 interrupt enable */</span>
<a name="l09568"></a>09568     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#ade8f9b6e7421735daabbf2027abf9ccc">dfa</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set DFA interrupt enable */</span>
<a name="l09569"></a>09569     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#a5ab8403c674f4ab16a49d85b58a2c93d">key</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set KEY interrupt enable */</span>
<a name="l09570"></a>09570     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#ac59216326366c1d2fdb14268542f8a99">rad</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set RAD interrupt enable */</span>
<a name="l09571"></a>09571     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#ab749c2a028b8b71f95e9b41f8488d37b">tim</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set TIM interrupt enable */</span>
<a name="l09572"></a>09572     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#a0bac040c1c7e52d37f7f9c6d17972e12">zip</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set ZIP interrupt enable */</span>
<a name="l09573"></a>09573     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#af485448bc3ecbf6acb3908ff4b026ee1">pko</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set PKO interrupt enable */</span>
<a name="l09574"></a>09574     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#a8606d1752c938b604a5d9402381d0932">pip</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set PIP interrupt enable */</span>
<a name="l09575"></a>09575     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#a2a19f3a8545a5f20455826fdd2847540">ipd</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set IPD interrupt enable */</span>
<a name="l09576"></a>09576     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#a0bacc815c614c41e4e5782f96e216b62">l2c</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set L2C interrupt enable */</span>
<a name="l09577"></a>09577     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#a42eca1ccffb271b27f7fb83427a86f0c">pow</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set POW err interrupt enable */</span>
<a name="l09578"></a>09578     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#a36045467616ca0a34dc433887eebf182">fpa</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set FPA interrupt enable */</span>
<a name="l09579"></a>09579     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#a5aa743f930e6e988cfb8736e05ca943b">iob</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set IOB interrupt enable */</span>
<a name="l09580"></a>09580     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#ad6f673c0ecfaff52a3b037a4eac92853">mio</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set MIO boot interrupt enable */</span>
<a name="l09581"></a>09581     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#a41f756c7555a2ddd25128dac91d14a15">nand</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set NAND Flash Controller interrupt</span>
<a name="l09582"></a>09582 <span class="comment">                                                         enable */</span>
<a name="l09583"></a>09583     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#a6df5de872602a7cd3a02a7e42aa5c315">mii1</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set RGMII/MII/MIX Interface 1 Interrupt</span>
<a name="l09584"></a>09584 <span class="comment">                                                         enable */</span>
<a name="l09585"></a>09585     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#abfc0cbadc22e7e3b3d2bf6b98a1c1fa7">reserved_10_17</a>               : 8;
<a name="l09586"></a>09586     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#ad4c3f047e82a992f3592a844c07ab7fa">wdog</a>                         : 10; <span class="comment">/**&lt; Write 1s to set Watchdog summary interrupt enable */</span>
<a name="l09587"></a>09587 <span class="preprocessor">#else</span>
<a name="l09588"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#ad4c3f047e82a992f3592a844c07ab7fa">09588</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#ad4c3f047e82a992f3592a844c07ab7fa">wdog</a>                         : 10;
<a name="l09589"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#abfc0cbadc22e7e3b3d2bf6b98a1c1fa7">09589</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#abfc0cbadc22e7e3b3d2bf6b98a1c1fa7">reserved_10_17</a>               : 8;
<a name="l09590"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#a6df5de872602a7cd3a02a7e42aa5c315">09590</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#a6df5de872602a7cd3a02a7e42aa5c315">mii1</a>                         : 1;
<a name="l09591"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#a41f756c7555a2ddd25128dac91d14a15">09591</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#a41f756c7555a2ddd25128dac91d14a15">nand</a>                         : 1;
<a name="l09592"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#ad6f673c0ecfaff52a3b037a4eac92853">09592</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#ad6f673c0ecfaff52a3b037a4eac92853">mio</a>                          : 1;
<a name="l09593"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#a5aa743f930e6e988cfb8736e05ca943b">09593</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#a5aa743f930e6e988cfb8736e05ca943b">iob</a>                          : 1;
<a name="l09594"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#a36045467616ca0a34dc433887eebf182">09594</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#a36045467616ca0a34dc433887eebf182">fpa</a>                          : 1;
<a name="l09595"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#a42eca1ccffb271b27f7fb83427a86f0c">09595</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#a42eca1ccffb271b27f7fb83427a86f0c">pow</a>                          : 1;
<a name="l09596"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#a0bacc815c614c41e4e5782f96e216b62">09596</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#a0bacc815c614c41e4e5782f96e216b62">l2c</a>                          : 1;
<a name="l09597"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#a2a19f3a8545a5f20455826fdd2847540">09597</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#a2a19f3a8545a5f20455826fdd2847540">ipd</a>                          : 1;
<a name="l09598"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#a8606d1752c938b604a5d9402381d0932">09598</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#a8606d1752c938b604a5d9402381d0932">pip</a>                          : 1;
<a name="l09599"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#af485448bc3ecbf6acb3908ff4b026ee1">09599</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#af485448bc3ecbf6acb3908ff4b026ee1">pko</a>                          : 1;
<a name="l09600"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#a0bac040c1c7e52d37f7f9c6d17972e12">09600</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#a0bac040c1c7e52d37f7f9c6d17972e12">zip</a>                          : 1;
<a name="l09601"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#ab749c2a028b8b71f95e9b41f8488d37b">09601</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#ab749c2a028b8b71f95e9b41f8488d37b">tim</a>                          : 1;
<a name="l09602"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#ac59216326366c1d2fdb14268542f8a99">09602</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#ac59216326366c1d2fdb14268542f8a99">rad</a>                          : 1;
<a name="l09603"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#a5ab8403c674f4ab16a49d85b58a2c93d">09603</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#a5ab8403c674f4ab16a49d85b58a2c93d">key</a>                          : 1;
<a name="l09604"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#ade8f9b6e7421735daabbf2027abf9ccc">09604</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#ade8f9b6e7421735daabbf2027abf9ccc">dfa</a>                          : 1;
<a name="l09605"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#a25799656b852e9bb1043ed6f0eddfb6a">09605</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#a25799656b852e9bb1043ed6f0eddfb6a">usb</a>                          : 1;
<a name="l09606"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#ab9916dba81c52b5aa5d0982b1b00ce3b">09606</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#ab9916dba81c52b5aa5d0982b1b00ce3b">sli</a>                          : 1;
<a name="l09607"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#ae1913f7b78ade79171744aeda2a1523b">09607</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#ae1913f7b78ade79171744aeda2a1523b">dpi</a>                          : 1;
<a name="l09608"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#a6754cd6ea8752d328ff5f1e63a38dd1a">09608</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#a6754cd6ea8752d328ff5f1e63a38dd1a">agx0</a>                         : 1;
<a name="l09609"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#a28286f72dc6db4b15f980676aa322fe5">09609</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#a28286f72dc6db4b15f980676aa322fe5">agx1</a>                         : 1;
<a name="l09610"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#a1a425b176f7c331edf16ff18570c4874">09610</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#a1a425b176f7c331edf16ff18570c4874">reserved_38_45</a>               : 8;
<a name="l09611"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#a0c0888cd3fc40ff9f54093c90571a9f0">09611</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#a0c0888cd3fc40ff9f54093c90571a9f0">agl</a>                          : 1;
<a name="l09612"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#acd1781392d81feb019ea948e955f3854">09612</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#acd1781392d81feb019ea948e955f3854">ptp</a>                          : 1;
<a name="l09613"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#abf93e19c632aae11fb6766eef649d9ad">09613</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#abf93e19c632aae11fb6766eef649d9ad">pem0</a>                         : 1;
<a name="l09614"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#a6f9044047db9a9b70bf96cb3a78e901b">09614</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#a6f9044047db9a9b70bf96cb3a78e901b">pem1</a>                         : 1;
<a name="l09615"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#a5b650759ec4af40fe8f6be13a63d150d">09615</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#a5b650759ec4af40fe8f6be13a63d150d">srio0</a>                        : 1;
<a name="l09616"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#a4d80dd691bb473993d70efb001c7b0d6">09616</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#a4d80dd691bb473993d70efb001c7b0d6">reserved_51_51</a>               : 1;
<a name="l09617"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#a775098a726d8b009ea359417f3738511">09617</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#a775098a726d8b009ea359417f3738511">lmc0</a>                         : 1;
<a name="l09618"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#a6b3ecc3fc9a31d49c24d02d0222b1839">09618</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#a6b3ecc3fc9a31d49c24d02d0222b1839">reserved_53_55</a>               : 3;
<a name="l09619"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#a6c5fa06714dca0513946a643e8e7c972">09619</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#a6c5fa06714dca0513946a643e8e7c972">dfm</a>                          : 1;
<a name="l09620"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#a8b4980ce2d6e31d4bad8ac27b0470216">09620</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#a8b4980ce2d6e31d4bad8ac27b0470216">reserved_57_59</a>               : 3;
<a name="l09621"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#ab3c61f4f5989e93699c2cf7cfa91e1dc">09621</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#ab3c61f4f5989e93699c2cf7cfa91e1dc">srio2</a>                        : 1;
<a name="l09622"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#a5600d8e6cfa23cc96eda904a8c5bf229">09622</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#a5600d8e6cfa23cc96eda904a8c5bf229">srio3</a>                        : 1;
<a name="l09623"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#aae92b3704325270f950f498ff4bce2b7">09623</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#aae92b3704325270f950f498ff4bce2b7">reserved_62_62</a>               : 1;
<a name="l09624"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#ae715975618f0ad29a3b1130403f179fc">09624</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn66xx.html#ae715975618f0ad29a3b1130403f179fc">rst</a>                          : 1;
<a name="l09625"></a>09625 <span class="preprocessor">#endif</span>
<a name="l09626"></a>09626 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en4__1__w1s.html#a742dc1fb5de444ea7d9f0b79c08629ed">cn66xx</a>;
<a name="l09627"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html">09627</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html">cvmx_ciu_intx_en4_1_w1s_cn70xx</a> {
<a name="l09628"></a>09628 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09629"></a>09629 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#ad930a3672a6712c4491b4d3c349d54d7">rst</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set MIO RST interrupt enable */</span>
<a name="l09630"></a>09630     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#acbc51f222d7ddfad4b3146bb725bf0d6">reserved_53_62</a>               : 10;
<a name="l09631"></a>09631     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#aedacc9262c83127156f522d858ee5223">lmc0</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set LMC0 interrupt enable */</span>
<a name="l09632"></a>09632     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a3cbacb8da4c49dacdd8869432bbbc3a7">reserved_51_51</a>               : 1;
<a name="l09633"></a>09633     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a855bdbab700b153810d84024f119b4f9">pem2</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set PEM2 interrupt enable */</span>
<a name="l09634"></a>09634     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a7a58596cb56c5da15b3e8ae5cddc0d92">pem1</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set PEM1 interrupt enable */</span>
<a name="l09635"></a>09635     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a339875ea65fd6c0eca660e718547fd6d">pem0</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set PEM0 interrupt enable */</span>
<a name="l09636"></a>09636     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a09a16b38658e274bd1c3be9047fb4ef6">ptp</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set PTP interrupt enable */</span>
<a name="l09637"></a>09637     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a6a224af0f6c0206ba7648c1a3f775cb6">agl</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set AGL interrupt enable */</span>
<a name="l09638"></a>09638     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a88d2c6a2d18144aeb8232aa1455fa8b2">reserved_41_45</a>               : 5;
<a name="l09639"></a>09639     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a3a6349e26cfce896b358309d442b9c9c">dpi_dma</a>                      : 1;  <span class="comment">/**&lt; Write 1 to set DPI_DMA interrupt enable */</span>
<a name="l09640"></a>09640     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a0639410e9159b04e7092e5169d10b95c">reserved_38_39</a>               : 2;
<a name="l09641"></a>09641     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#aa4d16b991f31036816f6fea039362dd2">agx1</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set GMX1 interrupt enable */</span>
<a name="l09642"></a>09642     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a05a2b20d7de8b5fa8b7c52e4ffadafb4">agx0</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set GMX0 interrupt enable */</span>
<a name="l09643"></a>09643     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a776f8927291536aa2195889427409f87">dpi</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set DPI interrupt enable */</span>
<a name="l09644"></a>09644     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a75fecc68472541d2eff660945245f159">sli</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set SLI interrupt enable */</span>
<a name="l09645"></a>09645     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a53d6273bc3884da3d3c00c773463bfe1">usb</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set USBDRD0 interrupt enable */</span>
<a name="l09646"></a>09646     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a2c6526268237458899c68ee165ce9c16">dfa</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set DFA interrupt enable */</span>
<a name="l09647"></a>09647     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a33f5d429bb1a5a403c28a4c629439550">key</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set KEY interrupt enable */</span>
<a name="l09648"></a>09648     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a60cade292b380b295ef81f3dec0cfa8a">rad</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set RAD interrupt enable */</span>
<a name="l09649"></a>09649     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a0a60b5ecbeb9494e3a79e4fffb101e30">tim</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set TIM interrupt enable */</span>
<a name="l09650"></a>09650     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#ab51bcfb265a9186cd69520b5b2f73a13">reserved_28_28</a>               : 1;
<a name="l09651"></a>09651     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#aabc68f3fce6fa8cf82900de419101cc9">pko</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set PKO interrupt enable */</span>
<a name="l09652"></a>09652     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#ac818f1df13c7e29bc43a039de2939f19">pip</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set PIP interrupt enable */</span>
<a name="l09653"></a>09653     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a8d0154e8d4921d488c0152fd1d5e767c">ipd</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set IPD interrupt enable */</span>
<a name="l09654"></a>09654     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a269d8c3aba67554958be0f74f41d1949">l2c</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set L2C interrupt enable */</span>
<a name="l09655"></a>09655     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a4545e099a2722b93aa20340dd88150f7">pow</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set POW err interrupt enable */</span>
<a name="l09656"></a>09656     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a329b94808b38e5dd3181e1c159471cca">fpa</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set FPA interrupt enable */</span>
<a name="l09657"></a>09657     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a1b5e2754d78c915fe0ba19da37cb0c11">iob</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set IOB interrupt enable */</span>
<a name="l09658"></a>09658     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a3bc9fa73ef065826df522876d20dc781">mio</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set MIO boot interrupt enable */</span>
<a name="l09659"></a>09659     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a25d614aa28c26ca7287e4773b17b6be7">nand</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set NAND / EMMC Controller interrupt</span>
<a name="l09660"></a>09660 <span class="comment">                                                         enable */</span>
<a name="l09661"></a>09661     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a4309fab443303ef085076310554e2ac5">reserved_18_18</a>               : 1;
<a name="l09662"></a>09662     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a481892d32ebc5e6896081108a1754f60">usb1</a>                         : 1;  <span class="comment">/**&lt; Write 1s to set USBDRD1 summary interrupt enable */</span>
<a name="l09663"></a>09663     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a06dfa3e231364f7abf043f81f04832aa">reserved_4_16</a>                : 13;
<a name="l09664"></a>09664     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a8e06307886be807a0253bcb120c62edd">wdog</a>                         : 4;  <span class="comment">/**&lt; Write 1s to set Watchdog summary interrupt enable */</span>
<a name="l09665"></a>09665 <span class="preprocessor">#else</span>
<a name="l09666"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a8e06307886be807a0253bcb120c62edd">09666</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a8e06307886be807a0253bcb120c62edd">wdog</a>                         : 4;
<a name="l09667"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a06dfa3e231364f7abf043f81f04832aa">09667</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a06dfa3e231364f7abf043f81f04832aa">reserved_4_16</a>                : 13;
<a name="l09668"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a481892d32ebc5e6896081108a1754f60">09668</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a481892d32ebc5e6896081108a1754f60">usb1</a>                         : 1;
<a name="l09669"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a4309fab443303ef085076310554e2ac5">09669</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a4309fab443303ef085076310554e2ac5">reserved_18_18</a>               : 1;
<a name="l09670"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a25d614aa28c26ca7287e4773b17b6be7">09670</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a25d614aa28c26ca7287e4773b17b6be7">nand</a>                         : 1;
<a name="l09671"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a3bc9fa73ef065826df522876d20dc781">09671</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a3bc9fa73ef065826df522876d20dc781">mio</a>                          : 1;
<a name="l09672"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a1b5e2754d78c915fe0ba19da37cb0c11">09672</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a1b5e2754d78c915fe0ba19da37cb0c11">iob</a>                          : 1;
<a name="l09673"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a329b94808b38e5dd3181e1c159471cca">09673</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a329b94808b38e5dd3181e1c159471cca">fpa</a>                          : 1;
<a name="l09674"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a4545e099a2722b93aa20340dd88150f7">09674</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a4545e099a2722b93aa20340dd88150f7">pow</a>                          : 1;
<a name="l09675"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a269d8c3aba67554958be0f74f41d1949">09675</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a269d8c3aba67554958be0f74f41d1949">l2c</a>                          : 1;
<a name="l09676"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a8d0154e8d4921d488c0152fd1d5e767c">09676</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a8d0154e8d4921d488c0152fd1d5e767c">ipd</a>                          : 1;
<a name="l09677"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#ac818f1df13c7e29bc43a039de2939f19">09677</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#ac818f1df13c7e29bc43a039de2939f19">pip</a>                          : 1;
<a name="l09678"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#aabc68f3fce6fa8cf82900de419101cc9">09678</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#aabc68f3fce6fa8cf82900de419101cc9">pko</a>                          : 1;
<a name="l09679"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#ab51bcfb265a9186cd69520b5b2f73a13">09679</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#ab51bcfb265a9186cd69520b5b2f73a13">reserved_28_28</a>               : 1;
<a name="l09680"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a0a60b5ecbeb9494e3a79e4fffb101e30">09680</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a0a60b5ecbeb9494e3a79e4fffb101e30">tim</a>                          : 1;
<a name="l09681"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a60cade292b380b295ef81f3dec0cfa8a">09681</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a60cade292b380b295ef81f3dec0cfa8a">rad</a>                          : 1;
<a name="l09682"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a33f5d429bb1a5a403c28a4c629439550">09682</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a33f5d429bb1a5a403c28a4c629439550">key</a>                          : 1;
<a name="l09683"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a2c6526268237458899c68ee165ce9c16">09683</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a2c6526268237458899c68ee165ce9c16">dfa</a>                          : 1;
<a name="l09684"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a53d6273bc3884da3d3c00c773463bfe1">09684</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a53d6273bc3884da3d3c00c773463bfe1">usb</a>                          : 1;
<a name="l09685"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a75fecc68472541d2eff660945245f159">09685</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a75fecc68472541d2eff660945245f159">sli</a>                          : 1;
<a name="l09686"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a776f8927291536aa2195889427409f87">09686</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a776f8927291536aa2195889427409f87">dpi</a>                          : 1;
<a name="l09687"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a05a2b20d7de8b5fa8b7c52e4ffadafb4">09687</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a05a2b20d7de8b5fa8b7c52e4ffadafb4">agx0</a>                         : 1;
<a name="l09688"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#aa4d16b991f31036816f6fea039362dd2">09688</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#aa4d16b991f31036816f6fea039362dd2">agx1</a>                         : 1;
<a name="l09689"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a0639410e9159b04e7092e5169d10b95c">09689</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a0639410e9159b04e7092e5169d10b95c">reserved_38_39</a>               : 2;
<a name="l09690"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a3a6349e26cfce896b358309d442b9c9c">09690</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a3a6349e26cfce896b358309d442b9c9c">dpi_dma</a>                      : 1;
<a name="l09691"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a88d2c6a2d18144aeb8232aa1455fa8b2">09691</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a88d2c6a2d18144aeb8232aa1455fa8b2">reserved_41_45</a>               : 5;
<a name="l09692"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a6a224af0f6c0206ba7648c1a3f775cb6">09692</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a6a224af0f6c0206ba7648c1a3f775cb6">agl</a>                          : 1;
<a name="l09693"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a09a16b38658e274bd1c3be9047fb4ef6">09693</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a09a16b38658e274bd1c3be9047fb4ef6">ptp</a>                          : 1;
<a name="l09694"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a339875ea65fd6c0eca660e718547fd6d">09694</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a339875ea65fd6c0eca660e718547fd6d">pem0</a>                         : 1;
<a name="l09695"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a7a58596cb56c5da15b3e8ae5cddc0d92">09695</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a7a58596cb56c5da15b3e8ae5cddc0d92">pem1</a>                         : 1;
<a name="l09696"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a855bdbab700b153810d84024f119b4f9">09696</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a855bdbab700b153810d84024f119b4f9">pem2</a>                         : 1;
<a name="l09697"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a3cbacb8da4c49dacdd8869432bbbc3a7">09697</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#a3cbacb8da4c49dacdd8869432bbbc3a7">reserved_51_51</a>               : 1;
<a name="l09698"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#aedacc9262c83127156f522d858ee5223">09698</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#aedacc9262c83127156f522d858ee5223">lmc0</a>                         : 1;
<a name="l09699"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#acbc51f222d7ddfad4b3146bb725bf0d6">09699</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#acbc51f222d7ddfad4b3146bb725bf0d6">reserved_53_62</a>               : 10;
<a name="l09700"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#ad930a3672a6712c4491b4d3c349d54d7">09700</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html#ad930a3672a6712c4491b4d3c349d54d7">rst</a>                          : 1;
<a name="l09701"></a>09701 <span class="preprocessor">#endif</span>
<a name="l09702"></a>09702 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en4__1__w1s.html#a46f05d94f68977ff04bb99318b7b2edb">cn70xx</a>;
<a name="l09703"></a><a class="code" href="unioncvmx__ciu__intx__en4__1__w1s.html#a2058681ea680a071d4c6230d97c2a11e">09703</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cn70xx.html">cvmx_ciu_intx_en4_1_w1s_cn70xx</a> <a class="code" href="unioncvmx__ciu__intx__en4__1__w1s.html#a2058681ea680a071d4c6230d97c2a11e">cn70xxp1</a>;
<a name="l09704"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html">09704</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html">cvmx_ciu_intx_en4_1_w1s_cnf71xx</a> {
<a name="l09705"></a>09705 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09706"></a>09706 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a10510a52833f03f1829dce86eb3c2259">rst</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set MIO RST interrupt enable */</span>
<a name="l09707"></a>09707     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a0277c5233ff59a65d04c956266ff66bb">reserved_53_62</a>               : 10;
<a name="l09708"></a>09708     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a97b2f1bcdb4d8ebea5a87bfecfb6bb3d">lmc0</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set LMC0 interrupt enable */</span>
<a name="l09709"></a>09709     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#aa2879a9bc42375630f841f4eb7e50f9a">reserved_50_51</a>               : 2;
<a name="l09710"></a>09710     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a227a2812f991bea696ade246b26125d9">pem1</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set PEM1 interrupt enable */</span>
<a name="l09711"></a>09711     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a678aa275a72ec36c39efcd22cf4c2a39">pem0</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set PEM0 interrupt enable */</span>
<a name="l09712"></a>09712     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a5c33c745ccd1bddf65fdb6a062ec76e3">ptp</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set PTP interrupt enable */</span>
<a name="l09713"></a>09713     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a5c549624581ccb25cd5c3d2ca9223768">reserved_41_46</a>               : 6;
<a name="l09714"></a>09714     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#adf2d7f373a0bdae6540ae8ba000d44c7">dpi_dma</a>                      : 1;  <span class="comment">/**&lt; Write 1 to set DPI_DMA interrupt enable */</span>
<a name="l09715"></a>09715     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a4bd12086afcafee87f4bc441fe3e932d">reserved_37_39</a>               : 3;
<a name="l09716"></a>09716     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a8801623c5b97ade5eb42af1ee9d41941">agx0</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set GMX0 interrupt enable */</span>
<a name="l09717"></a>09717     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a06dc973785dd4e6d70ead081b77ca298">dpi</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set DPI interrupt enable */</span>
<a name="l09718"></a>09718     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a25693dc88e1b355963558751ceb93076">sli</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set SLI interrupt enable */</span>
<a name="l09719"></a>09719     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a8be67439185367b16a8ba401b45db469">usb</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set USB UCTL0 interrupt enable */</span>
<a name="l09720"></a>09720     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a049556255bc20b8d40bf823d68e897b8">reserved_32_32</a>               : 1;
<a name="l09721"></a>09721     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a91bcba25d0c31d30010882067c12ba7e">key</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set KEY interrupt enable */</span>
<a name="l09722"></a>09722     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a0d24f8a11f69ee5d64be618454c62cc8">rad</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set RAD interrupt enable */</span>
<a name="l09723"></a>09723     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#ad5776ffe5f4fb1aeb23a8cf059bbc713">tim</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set TIM interrupt enable */</span>
<a name="l09724"></a>09724     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a1a4f3666a254cdb2ccd6e9f779a755d2">reserved_28_28</a>               : 1;
<a name="l09725"></a>09725     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a49877638969e46f5c9da69132fe284c0">pko</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set PKO interrupt enable */</span>
<a name="l09726"></a>09726     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a5df13e04d418074d6117320b48142d33">pip</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set PIP interrupt enable */</span>
<a name="l09727"></a>09727     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a4b2731f0c2f3313b951024a9e1102d2b">ipd</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set IPD interrupt enable */</span>
<a name="l09728"></a>09728     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a4239549a39a054b122c2d8500a42e89c">l2c</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set L2C interrupt enable */</span>
<a name="l09729"></a>09729     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#ad1fedc709580fd055c9814b6ddc2d154">pow</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set POW err interrupt enable */</span>
<a name="l09730"></a>09730     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a311122e09277812b06b6bcf3affebdd9">fpa</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set FPA interrupt enable */</span>
<a name="l09731"></a>09731     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a9a76f3f992226cc46eb497b713abdea5">iob</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set IOB interrupt enable */</span>
<a name="l09732"></a>09732     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a78a16f83cd9eae842da599500108882d">mio</a>                          : 1;  <span class="comment">/**&lt; Write 1 to set MIO boot interrupt enable */</span>
<a name="l09733"></a>09733     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a8fd487fcf7587a9a0c43eabed65392ff">nand</a>                         : 1;  <span class="comment">/**&lt; Write 1 to set EMMC Flash Controller interrupt</span>
<a name="l09734"></a>09734 <span class="comment">                                                         enable */</span>
<a name="l09735"></a>09735     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a45d06fe6db28d3e172cbbaa800ebb4b0">reserved_4_18</a>                : 15;
<a name="l09736"></a>09736     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a45509ba77e61b9b8a4426579cf928cc6">wdog</a>                         : 4;  <span class="comment">/**&lt; Write 1s to set Watchdog summary interrupt enable */</span>
<a name="l09737"></a>09737 <span class="preprocessor">#else</span>
<a name="l09738"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a45509ba77e61b9b8a4426579cf928cc6">09738</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a45509ba77e61b9b8a4426579cf928cc6">wdog</a>                         : 4;
<a name="l09739"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a45d06fe6db28d3e172cbbaa800ebb4b0">09739</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a45d06fe6db28d3e172cbbaa800ebb4b0">reserved_4_18</a>                : 15;
<a name="l09740"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a8fd487fcf7587a9a0c43eabed65392ff">09740</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a8fd487fcf7587a9a0c43eabed65392ff">nand</a>                         : 1;
<a name="l09741"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a78a16f83cd9eae842da599500108882d">09741</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a78a16f83cd9eae842da599500108882d">mio</a>                          : 1;
<a name="l09742"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a9a76f3f992226cc46eb497b713abdea5">09742</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a9a76f3f992226cc46eb497b713abdea5">iob</a>                          : 1;
<a name="l09743"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a311122e09277812b06b6bcf3affebdd9">09743</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a311122e09277812b06b6bcf3affebdd9">fpa</a>                          : 1;
<a name="l09744"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#ad1fedc709580fd055c9814b6ddc2d154">09744</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#ad1fedc709580fd055c9814b6ddc2d154">pow</a>                          : 1;
<a name="l09745"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a4239549a39a054b122c2d8500a42e89c">09745</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a4239549a39a054b122c2d8500a42e89c">l2c</a>                          : 1;
<a name="l09746"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a4b2731f0c2f3313b951024a9e1102d2b">09746</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a4b2731f0c2f3313b951024a9e1102d2b">ipd</a>                          : 1;
<a name="l09747"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a5df13e04d418074d6117320b48142d33">09747</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a5df13e04d418074d6117320b48142d33">pip</a>                          : 1;
<a name="l09748"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a49877638969e46f5c9da69132fe284c0">09748</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a49877638969e46f5c9da69132fe284c0">pko</a>                          : 1;
<a name="l09749"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a1a4f3666a254cdb2ccd6e9f779a755d2">09749</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a1a4f3666a254cdb2ccd6e9f779a755d2">reserved_28_28</a>               : 1;
<a name="l09750"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#ad5776ffe5f4fb1aeb23a8cf059bbc713">09750</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#ad5776ffe5f4fb1aeb23a8cf059bbc713">tim</a>                          : 1;
<a name="l09751"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a0d24f8a11f69ee5d64be618454c62cc8">09751</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a0d24f8a11f69ee5d64be618454c62cc8">rad</a>                          : 1;
<a name="l09752"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a91bcba25d0c31d30010882067c12ba7e">09752</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a91bcba25d0c31d30010882067c12ba7e">key</a>                          : 1;
<a name="l09753"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a049556255bc20b8d40bf823d68e897b8">09753</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a049556255bc20b8d40bf823d68e897b8">reserved_32_32</a>               : 1;
<a name="l09754"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a8be67439185367b16a8ba401b45db469">09754</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a8be67439185367b16a8ba401b45db469">usb</a>                          : 1;
<a name="l09755"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a25693dc88e1b355963558751ceb93076">09755</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a25693dc88e1b355963558751ceb93076">sli</a>                          : 1;
<a name="l09756"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a06dc973785dd4e6d70ead081b77ca298">09756</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a06dc973785dd4e6d70ead081b77ca298">dpi</a>                          : 1;
<a name="l09757"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a8801623c5b97ade5eb42af1ee9d41941">09757</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a8801623c5b97ade5eb42af1ee9d41941">agx0</a>                         : 1;
<a name="l09758"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a4bd12086afcafee87f4bc441fe3e932d">09758</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a4bd12086afcafee87f4bc441fe3e932d">reserved_37_39</a>               : 3;
<a name="l09759"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#adf2d7f373a0bdae6540ae8ba000d44c7">09759</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#adf2d7f373a0bdae6540ae8ba000d44c7">dpi_dma</a>                      : 1;
<a name="l09760"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a5c549624581ccb25cd5c3d2ca9223768">09760</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a5c549624581ccb25cd5c3d2ca9223768">reserved_41_46</a>               : 6;
<a name="l09761"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a5c33c745ccd1bddf65fdb6a062ec76e3">09761</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a5c33c745ccd1bddf65fdb6a062ec76e3">ptp</a>                          : 1;
<a name="l09762"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a678aa275a72ec36c39efcd22cf4c2a39">09762</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a678aa275a72ec36c39efcd22cf4c2a39">pem0</a>                         : 1;
<a name="l09763"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a227a2812f991bea696ade246b26125d9">09763</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a227a2812f991bea696ade246b26125d9">pem1</a>                         : 1;
<a name="l09764"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#aa2879a9bc42375630f841f4eb7e50f9a">09764</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#aa2879a9bc42375630f841f4eb7e50f9a">reserved_50_51</a>               : 2;
<a name="l09765"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a97b2f1bcdb4d8ebea5a87bfecfb6bb3d">09765</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a97b2f1bcdb4d8ebea5a87bfecfb6bb3d">lmc0</a>                         : 1;
<a name="l09766"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a0277c5233ff59a65d04c956266ff66bb">09766</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a0277c5233ff59a65d04c956266ff66bb">reserved_53_62</a>               : 10;
<a name="l09767"></a><a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a10510a52833f03f1829dce86eb3c2259">09767</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__en4__1__w1s_1_1cvmx__ciu__intx__en4__1__w1s__cnf71xx.html#a10510a52833f03f1829dce86eb3c2259">rst</a>                          : 1;
<a name="l09768"></a>09768 <span class="preprocessor">#endif</span>
<a name="l09769"></a>09769 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__en4__1__w1s.html#abd0e07222d58af095626d658811b3e50">cnf71xx</a>;
<a name="l09770"></a>09770 };
<a name="l09771"></a><a class="code" href="cvmx-ciu-defs_8h.html#a93cbb396ccd495a2eb8b38ec29534cf4">09771</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__intx__en4__1__w1s.html" title="cvmx_ciu_int::_en4_1_w1s">cvmx_ciu_intx_en4_1_w1s</a> <a class="code" href="unioncvmx__ciu__intx__en4__1__w1s.html" title="cvmx_ciu_int::_en4_1_w1s">cvmx_ciu_intx_en4_1_w1s_t</a>;
<a name="l09772"></a>09772 <span class="comment"></span>
<a name="l09773"></a>09773 <span class="comment">/**</span>
<a name="l09774"></a>09774 <span class="comment"> * cvmx_ciu_int#_sum0</span>
<a name="l09775"></a>09775 <span class="comment"> *</span>
<a name="l09776"></a>09776 <span class="comment"> * The remaining IP4 summary bits will be CIU_INTX_SUM4.</span>
<a name="l09777"></a>09777 <span class="comment"> * CIU_INT0_SUM0:  PP0/IP2</span>
<a name="l09778"></a>09778 <span class="comment"> * CIU_INT1_SUM0:  PP0/IP3</span>
<a name="l09779"></a>09779 <span class="comment"> * CIU_INT2_SUM0:  PP1/IP2</span>
<a name="l09780"></a>09780 <span class="comment"> * CIU_INT3_SUM0:  PP1/IP3</span>
<a name="l09781"></a>09781 <span class="comment"> * CIU_INT4_SUM0:  PP2/IP2</span>
<a name="l09782"></a>09782 <span class="comment"> * CIU_INT5_SUM0:  PP2/IP3</span>
<a name="l09783"></a>09783 <span class="comment"> * CIU_INT6_SUM0:  PP3/IP2</span>
<a name="l09784"></a>09784 <span class="comment"> * CIU_INT7_SUM0:  PP3/IP3</span>
<a name="l09785"></a>09785 <span class="comment"> *  - .....</span>
<a name="l09786"></a>09786 <span class="comment"> * (hole)</span>
<a name="l09787"></a>09787 <span class="comment"> * CIU_INT32_SUM0: IO 0 (PEM0).</span>
<a name="l09788"></a>09788 <span class="comment"> * CIU_INT33_SUM0: IO 1 (Reserved in o70, in seperate address group)</span>
<a name="l09789"></a>09789 <span class="comment"> */</span>
<a name="l09790"></a><a class="code" href="unioncvmx__ciu__intx__sum0.html">09790</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__intx__sum0.html" title="cvmx_ciu_int::_sum0">cvmx_ciu_intx_sum0</a> {
<a name="l09791"></a><a class="code" href="unioncvmx__ciu__intx__sum0.html#a7fe3afc6e267e7eaa46643465d007fdb">09791</a>     uint64_t <a class="code" href="unioncvmx__ciu__intx__sum0.html#a7fe3afc6e267e7eaa46643465d007fdb">u64</a>;
<a name="l09792"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__s.html">09792</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__s.html">cvmx_ciu_intx_sum0_s</a> {
<a name="l09793"></a>09793 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09794"></a>09794 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__s.html#a0450a10c93a89ec3c9363fc5f16f948e">bootdma</a>                      : 1;  <span class="comment">/**&lt; Boot bus DMA engines Interrupt</span>
<a name="l09795"></a>09795 <span class="comment">                                                         See MIO_BOOT_DMA_INT*, MIO_NDF_DMA_INT */</span>
<a name="l09796"></a>09796     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__s.html#abe8cbd6b32da8d82d409526a8df390e8">mii</a>                          : 1;  <span class="comment">/**&lt; RGMII/MII/MIX Interface 0 Interrupt</span>
<a name="l09797"></a>09797 <span class="comment">                                                         See MIX0_ISR */</span>
<a name="l09798"></a>09798     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__s.html#a41141ec5cd186fe94eaaa198f7f81232">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; IPD per-port counter threshold interrupt</span>
<a name="l09799"></a>09799 <span class="comment">                                                         See IPD_PORT_QOS_INT* */</span>
<a name="l09800"></a>09800     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__s.html#a31f37b5411c420ddd106008814e3561d">powiq</a>                        : 1;  <span class="comment">/**&lt; POW IQ interrupt</span>
<a name="l09801"></a>09801 <span class="comment">                                                         See POW_IQ_INT */</span>
<a name="l09802"></a>09802     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__s.html#a5e542e0bac721cce989f506e5267e8cb">twsi2</a>                        : 1;  <span class="comment">/**&lt; 2nd TWSI Interrupt</span>
<a name="l09803"></a>09803 <span class="comment">                                                         See MIO_TWS1_INT */</span>
<a name="l09804"></a>09804     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__s.html#a1da9fb4ebbb55a307ac182f3b0140b18">mpi</a>                          : 1;  <span class="comment">/**&lt; MPI/SPI interrupt, Set when MPI transaction</span>
<a name="l09805"></a>09805 <span class="comment">                                                         finished, see MPI_CFG[INT_ENA] and MPI_STS[BUSY] */</span>
<a name="l09806"></a>09806     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__s.html#ac3d7e1dc1f96bafb61d2f6bd1b4df809">pcm</a>                          : 1;  <span class="comment">/**&lt; PCM/TDM interrupt */</span>
<a name="l09807"></a>09807     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__s.html#a1dd71410d6a3843d3f167500e0c80c00">usb</a>                          : 1;  <span class="comment">/**&lt; USB EHCI or OHCI Interrupt</span>
<a name="l09808"></a>09808 <span class="comment">                                                         See UAHC0_EHCI_USBSTS UAHC0_OHCI0_HCINTERRUPTSTATUS */</span>
<a name="l09809"></a>09809     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__s.html#a9a9dd7bb4c7501cf13e893e59375f674">timer</a>                        : 4;  <span class="comment">/**&lt; General timer 0-3 interrupts.</span>
<a name="l09810"></a>09810 <span class="comment">                                                         When CIU_TIM_MULTI_CAST[EN] == 0, this interrupt is</span>
<a name="l09811"></a>09811 <span class="comment">                                                         common for all PP/IRQs, writing &apos;1&apos; to any PP/IRQ</span>
<a name="l09812"></a>09812 <span class="comment">                                                         will clear all TIMERx(x=0..9) interrupts.</span>
<a name="l09813"></a>09813 <span class="comment">                                                         When CIU_TIM_MULTI_CAST[EN] == 1, TIMERx(x=0..9)</span>
<a name="l09814"></a>09814 <span class="comment">                                                         are set at the same time, but clearing are based on</span>
<a name="l09815"></a>09815 <span class="comment">                                                         per cnMIPS core. See CIU_TIM_MULTI_CAST for detail.</span>
<a name="l09816"></a>09816 <span class="comment">                                                         The combination of this field and the</span>
<a name="l09817"></a>09817 <span class="comment">                                                         CIU_SUM2_*[TIMER] field implement all 10 CIU_TIM*</span>
<a name="l09818"></a>09818 <span class="comment">                                                         interrupts. */</span>
<a name="l09819"></a>09819     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__s.html#aa530b602a73b14a69a8c9254a56d0928">reserved_51_51</a>               : 1;
<a name="l09820"></a>09820     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__s.html#ad80827e6d30b9f8c28a62f9d7ee8bbd5">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; IPD QOS packet drop interrupt</span>
<a name="l09821"></a>09821 <span class="comment">                                                         Set any time PIP/IPD drops a packet */</span>
<a name="l09822"></a>09822     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__s.html#ad68d68788d115f8b07fa28c78633d925">gmx_drp</a>                      : 2;  <span class="comment">/**&lt; GMX0/1 packet drop interrupt</span>
<a name="l09823"></a>09823 <span class="comment">                                                         Set any time corresponding GMX0/1 drops a packet */</span>
<a name="l09824"></a>09824     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__s.html#a6b0b88e6f92a5a049271bf0ed86e2cb2">trace</a>                        : 1;  <span class="comment">/**&lt; Trace buffer interrupt</span>
<a name="l09825"></a>09825 <span class="comment">                                                         See TRA_INT_STATUS */</span>
<a name="l09826"></a>09826     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__s.html#a64f6106b1e376019c29b41f97c9962fe">rml</a>                          : 1;  <span class="comment">/**&lt; RML Interrupt</span>
<a name="l09827"></a>09827 <span class="comment">                                                         This interrupt will assert if any bit within</span>
<a name="l09828"></a>09828 <span class="comment">                                                         CIU_BLOCK_INT is asserted. */</span>
<a name="l09829"></a>09829     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__s.html#a30e25b33ee0fc777a897d5a20f2caaf9">twsi</a>                         : 1;  <span class="comment">/**&lt; TWSI Interrupt</span>
<a name="l09830"></a>09830 <span class="comment">                                                         See MIO_TWS0_INT */</span>
<a name="l09831"></a>09831     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__s.html#a7b239ab7e14d084ebd4e3205a1b58ca3">wdog_sum</a>                     : 1;  <span class="comment">/**&lt; SUM1&amp;EN1 summary bit</span>
<a name="l09832"></a>09832 <span class="comment">                                                         This read-only bit reads as a one whenever any</span>
<a name="l09833"></a>09833 <span class="comment">                                                         CIU_SUM1_PPX_IPx (CIU_SUM1_IOX_INT)  bit is set</span>
<a name="l09834"></a>09834 <span class="comment">                                                         and corresponding enable bit in CIU_INTx_EN is set</span>
<a name="l09835"></a>09835 <span class="comment">                                                         PPs use CIU_INTx_SUM0 where x=0-7</span>
<a name="l09836"></a>09836 <span class="comment">                                                         PCIe uses the CIU_INTx_SUM0 where x=32-33.</span>
<a name="l09837"></a>09837 <span class="comment">                                                         Note that WDOG_SUM only summarizes the SUM1/EN1</span>
<a name="l09838"></a>09838 <span class="comment">                                                         result and does not have a corresponding enable</span>
<a name="l09839"></a>09839 <span class="comment">                                                         bit, so does not directly contribute to</span>
<a name="l09840"></a>09840 <span class="comment">                                                         interrupts. */</span>
<a name="l09841"></a>09841     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__s.html#aa07aabf9682ab410f462b1cd991057c6">pci_msi</a>                      : 4;  <span class="comment">/**&lt; PCIe MSI</span>
<a name="l09842"></a>09842 <span class="comment">                                                         See SLI_MSI_RCVn for bit &lt;40+n&gt; */</span>
<a name="l09843"></a>09843     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__s.html#ac590dae61c97f4af2fbfa51cd405835b">pci_int</a>                      : 4;  <span class="comment">/**&lt; PCIe INTA/B/C/D</span>
<a name="l09844"></a>09844 <span class="comment">                                                         Refer to &quot;Receiving Emulated INTA/INTB/</span>
<a name="l09845"></a>09845 <span class="comment">                                                         INTC/INTD&quot; in the SLI chapter of the spec</span>
<a name="l09846"></a>09846 <span class="comment">                                                         PCI_INT&lt;3&gt; = INTD</span>
<a name="l09847"></a>09847 <span class="comment">                                                         PCI_INT&lt;2&gt; = INTC</span>
<a name="l09848"></a>09848 <span class="comment">                                                         PCI_INT&lt;1&gt; = INTB</span>
<a name="l09849"></a>09849 <span class="comment">                                                         PCI_INT&lt;0&gt; = INTA */</span>
<a name="l09850"></a>09850     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__s.html#a89b36ecad309d4203acc1f7be3b35eb6">uart</a>                         : 2;  <span class="comment">/**&lt; Two UART interrupts</span>
<a name="l09851"></a>09851 <span class="comment">                                                         See MIO_UARTn_IIR[IID] for bit &lt;34+n&gt; */</span>
<a name="l09852"></a>09852     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__s.html#ab648ff4b78e849484c28fea3a4bb2234">mbox</a>                         : 2;  <span class="comment">/**&lt; Two mailbox interrupts for entries 0-11</span>
<a name="l09853"></a>09853 <span class="comment">                                                          [33] is the or of &lt;31:16&gt;</span>
<a name="l09854"></a>09854 <span class="comment">                                                          [32] is the or of &lt;15:0&gt;</span>
<a name="l09855"></a>09855 <span class="comment">                                                         Two PCIe internal interrupts for entries 32-33</span>
<a name="l09856"></a>09856 <span class="comment">                                                          which equal CIU_PCI_INTA[INT] */</span>
<a name="l09857"></a>09857     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__s.html#a4f00a6eec0519b4b4db6bb563daaf760">gpio</a>                         : 16; <span class="comment">/**&lt; 16 GPIO interrupts</span>
<a name="l09858"></a>09858 <span class="comment">                                                         When GPIO_MULTI_CAST[EN] == 1</span>
<a name="l09859"></a>09859 <span class="comment">                                                         Write 1 to clear either the per PP or common GPIO</span>
<a name="l09860"></a>09860 <span class="comment">                                                         edge-triggered interrupts,depending on mode.</span>
<a name="l09861"></a>09861 <span class="comment">                                                         See GPIO_MULTI_CAST for all details.</span>
<a name="l09862"></a>09862 <span class="comment">                                                         When GPIO_MULTI_CAST[EN] == 0</span>
<a name="l09863"></a>09863 <span class="comment">                                                         Read Only, retain the same behavior as o63. */</span>
<a name="l09864"></a>09864     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__s.html#ad18ccb1a691969428597ba591fe618b5">workq</a>                        : 16; <span class="comment">/**&lt; 16 work queue interrupts</span>
<a name="l09865"></a>09865 <span class="comment">                                                         See POW_WQ_INT[WQ_INT]</span>
<a name="l09866"></a>09866 <span class="comment">                                                          1 bit/group. A copy of the R/W1C bit in the POW. */</span>
<a name="l09867"></a>09867 <span class="preprocessor">#else</span>
<a name="l09868"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__s.html#ad18ccb1a691969428597ba591fe618b5">09868</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__s.html#ad18ccb1a691969428597ba591fe618b5">workq</a>                        : 16;
<a name="l09869"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__s.html#a4f00a6eec0519b4b4db6bb563daaf760">09869</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__s.html#a4f00a6eec0519b4b4db6bb563daaf760">gpio</a>                         : 16;
<a name="l09870"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__s.html#ab648ff4b78e849484c28fea3a4bb2234">09870</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__s.html#ab648ff4b78e849484c28fea3a4bb2234">mbox</a>                         : 2;
<a name="l09871"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__s.html#a89b36ecad309d4203acc1f7be3b35eb6">09871</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__s.html#a89b36ecad309d4203acc1f7be3b35eb6">uart</a>                         : 2;
<a name="l09872"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__s.html#ac590dae61c97f4af2fbfa51cd405835b">09872</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__s.html#ac590dae61c97f4af2fbfa51cd405835b">pci_int</a>                      : 4;
<a name="l09873"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__s.html#aa07aabf9682ab410f462b1cd991057c6">09873</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__s.html#aa07aabf9682ab410f462b1cd991057c6">pci_msi</a>                      : 4;
<a name="l09874"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__s.html#a7b239ab7e14d084ebd4e3205a1b58ca3">09874</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__s.html#a7b239ab7e14d084ebd4e3205a1b58ca3">wdog_sum</a>                     : 1;
<a name="l09875"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__s.html#a30e25b33ee0fc777a897d5a20f2caaf9">09875</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__s.html#a30e25b33ee0fc777a897d5a20f2caaf9">twsi</a>                         : 1;
<a name="l09876"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__s.html#a64f6106b1e376019c29b41f97c9962fe">09876</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__s.html#a64f6106b1e376019c29b41f97c9962fe">rml</a>                          : 1;
<a name="l09877"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__s.html#a6b0b88e6f92a5a049271bf0ed86e2cb2">09877</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__s.html#a6b0b88e6f92a5a049271bf0ed86e2cb2">trace</a>                        : 1;
<a name="l09878"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__s.html#ad68d68788d115f8b07fa28c78633d925">09878</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__s.html#ad68d68788d115f8b07fa28c78633d925">gmx_drp</a>                      : 2;
<a name="l09879"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__s.html#ad80827e6d30b9f8c28a62f9d7ee8bbd5">09879</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__s.html#ad80827e6d30b9f8c28a62f9d7ee8bbd5">ipd_drp</a>                      : 1;
<a name="l09880"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__s.html#aa530b602a73b14a69a8c9254a56d0928">09880</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__s.html#aa530b602a73b14a69a8c9254a56d0928">reserved_51_51</a>               : 1;
<a name="l09881"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__s.html#a9a9dd7bb4c7501cf13e893e59375f674">09881</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__s.html#a9a9dd7bb4c7501cf13e893e59375f674">timer</a>                        : 4;
<a name="l09882"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__s.html#a1dd71410d6a3843d3f167500e0c80c00">09882</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__s.html#a1dd71410d6a3843d3f167500e0c80c00">usb</a>                          : 1;
<a name="l09883"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__s.html#ac3d7e1dc1f96bafb61d2f6bd1b4df809">09883</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__s.html#ac3d7e1dc1f96bafb61d2f6bd1b4df809">pcm</a>                          : 1;
<a name="l09884"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__s.html#a1da9fb4ebbb55a307ac182f3b0140b18">09884</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__s.html#a1da9fb4ebbb55a307ac182f3b0140b18">mpi</a>                          : 1;
<a name="l09885"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__s.html#a5e542e0bac721cce989f506e5267e8cb">09885</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__s.html#a5e542e0bac721cce989f506e5267e8cb">twsi2</a>                        : 1;
<a name="l09886"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__s.html#a31f37b5411c420ddd106008814e3561d">09886</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__s.html#a31f37b5411c420ddd106008814e3561d">powiq</a>                        : 1;
<a name="l09887"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__s.html#a41141ec5cd186fe94eaaa198f7f81232">09887</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__s.html#a41141ec5cd186fe94eaaa198f7f81232">ipdppthr</a>                     : 1;
<a name="l09888"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__s.html#abe8cbd6b32da8d82d409526a8df390e8">09888</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__s.html#abe8cbd6b32da8d82d409526a8df390e8">mii</a>                          : 1;
<a name="l09889"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__s.html#a0450a10c93a89ec3c9363fc5f16f948e">09889</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__s.html#a0450a10c93a89ec3c9363fc5f16f948e">bootdma</a>                      : 1;
<a name="l09890"></a>09890 <span class="preprocessor">#endif</span>
<a name="l09891"></a>09891 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__sum0.html#af81d3918bf9341daeaee9f66277fb381">s</a>;
<a name="l09892"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn30xx.html">09892</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn30xx.html">cvmx_ciu_intx_sum0_cn30xx</a> {
<a name="l09893"></a>09893 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09894"></a>09894 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn30xx.html#aa401a904a094971a162b1d64c0101b17">reserved_59_63</a>               : 5;
<a name="l09895"></a>09895     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn30xx.html#ad388e7659cb7796efe9275140b493e08">mpi</a>                          : 1;  <span class="comment">/**&lt; MPI/SPI interrupt */</span>
<a name="l09896"></a>09896     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn30xx.html#ad9f02f8f25748519ab85e307c80bdcfb">pcm</a>                          : 1;  <span class="comment">/**&lt; PCM/TDM interrupt */</span>
<a name="l09897"></a>09897     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn30xx.html#af566355186e7e3e28472083d78a636d6">usb</a>                          : 1;  <span class="comment">/**&lt; USB interrupt */</span>
<a name="l09898"></a>09898     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn30xx.html#ac9b7109c1b29c875b03bb2a6daf429b6">timer</a>                        : 4;  <span class="comment">/**&lt; General timer interrupts */</span>
<a name="l09899"></a>09899     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn30xx.html#ac48eb474f40e9b29159ed57c0d9ccaca">reserved_51_51</a>               : 1;
<a name="l09900"></a>09900     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn30xx.html#a56b8721c12a8f578f7da8e9aa292f893">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; IPD QOS packet drop */</span>
<a name="l09901"></a>09901     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn30xx.html#a8926af222bd3747ec609f3e73409a0f6">reserved_49_49</a>               : 1;
<a name="l09902"></a>09902     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn30xx.html#a817884cc4aee7cdd68273b60981a18f1">gmx_drp</a>                      : 1;  <span class="comment">/**&lt; GMX packet drop */</span>
<a name="l09903"></a>09903     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn30xx.html#a4c504e97cfc0dd7b8538621b2a0d5066">reserved_47_47</a>               : 1;
<a name="l09904"></a>09904     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn30xx.html#aac3fd59293327088a0de45f41a62d32f">rml</a>                          : 1;  <span class="comment">/**&lt; RML Interrupt */</span>
<a name="l09905"></a>09905     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn30xx.html#a4b32ec5259bd3df8dd34fe3528458ec7">twsi</a>                         : 1;  <span class="comment">/**&lt; TWSI Interrupt */</span>
<a name="l09906"></a>09906     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn30xx.html#a4a79be2fcbeda64016732055b61ab593">wdog_sum</a>                     : 1;  <span class="comment">/**&lt; Watchdog summary</span>
<a name="l09907"></a>09907 <span class="comment">                                                         PPs use CIU_INTx_SUM0 where x=0-1.</span>
<a name="l09908"></a>09908 <span class="comment">                                                         PCI uses the CIU_INTx_SUM0 where x=32.</span>
<a name="l09909"></a>09909 <span class="comment">                                                         Even INTx registers report WDOG to IP2</span>
<a name="l09910"></a>09910 <span class="comment">                                                         Odd INTx registers report WDOG to IP3 */</span>
<a name="l09911"></a>09911     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn30xx.html#ab83b68ea05a809fed7811c248166c8b7">pci_msi</a>                      : 4;  <span class="comment">/**&lt; PCI MSI</span>
<a name="l09912"></a>09912 <span class="comment">                                                         [43] is the or of &lt;63:48&gt;</span>
<a name="l09913"></a>09913 <span class="comment">                                                         [42] is the or of &lt;47:32&gt;</span>
<a name="l09914"></a>09914 <span class="comment">                                                         [41] is the or of &lt;31:16&gt;</span>
<a name="l09915"></a>09915 <span class="comment">                                                         [40] is the or of &lt;15:0&gt; */</span>
<a name="l09916"></a>09916     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn30xx.html#a8171d492882528ca5b4e38e39107c04f">pci_int</a>                      : 4;  <span class="comment">/**&lt; PCI INTA/B/C/D */</span>
<a name="l09917"></a>09917     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn30xx.html#ab9063a3d2a590dcf8e5c1afe35ff5990">uart</a>                         : 2;  <span class="comment">/**&lt; Two UART interrupts */</span>
<a name="l09918"></a>09918     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn30xx.html#a27194d7810be382ba5e0ff8b2c3ef36f">mbox</a>                         : 2;  <span class="comment">/**&lt; Two mailbox interrupts for entries 0-31</span>
<a name="l09919"></a>09919 <span class="comment">                                                          [33] is the or of &lt;31:16&gt;</span>
<a name="l09920"></a>09920 <span class="comment">                                                          [32] is the or of &lt;15:0&gt;</span>
<a name="l09921"></a>09921 <span class="comment">                                                         Two PCI internal interrupts for entry 32</span>
<a name="l09922"></a>09922 <span class="comment">                                                          CIU_PCI_INTA */</span>
<a name="l09923"></a>09923     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn30xx.html#aede5097886d5a2d1eb4432e2002af0be">gpio</a>                         : 16; <span class="comment">/**&lt; 16 GPIO interrupts */</span>
<a name="l09924"></a>09924     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn30xx.html#ab25d3ad7549c304e56ad51985267d8bc">workq</a>                        : 16; <span class="comment">/**&lt; 16 work queue interrupts</span>
<a name="l09925"></a>09925 <span class="comment">                                                         1 bit/group. A copy of the R/W1C bit in the POW. */</span>
<a name="l09926"></a>09926 <span class="preprocessor">#else</span>
<a name="l09927"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn30xx.html#ab25d3ad7549c304e56ad51985267d8bc">09927</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn30xx.html#ab25d3ad7549c304e56ad51985267d8bc">workq</a>                        : 16;
<a name="l09928"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn30xx.html#aede5097886d5a2d1eb4432e2002af0be">09928</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn30xx.html#aede5097886d5a2d1eb4432e2002af0be">gpio</a>                         : 16;
<a name="l09929"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn30xx.html#a27194d7810be382ba5e0ff8b2c3ef36f">09929</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn30xx.html#a27194d7810be382ba5e0ff8b2c3ef36f">mbox</a>                         : 2;
<a name="l09930"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn30xx.html#ab9063a3d2a590dcf8e5c1afe35ff5990">09930</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn30xx.html#ab9063a3d2a590dcf8e5c1afe35ff5990">uart</a>                         : 2;
<a name="l09931"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn30xx.html#a8171d492882528ca5b4e38e39107c04f">09931</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn30xx.html#a8171d492882528ca5b4e38e39107c04f">pci_int</a>                      : 4;
<a name="l09932"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn30xx.html#ab83b68ea05a809fed7811c248166c8b7">09932</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn30xx.html#ab83b68ea05a809fed7811c248166c8b7">pci_msi</a>                      : 4;
<a name="l09933"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn30xx.html#a4a79be2fcbeda64016732055b61ab593">09933</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn30xx.html#a4a79be2fcbeda64016732055b61ab593">wdog_sum</a>                     : 1;
<a name="l09934"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn30xx.html#a4b32ec5259bd3df8dd34fe3528458ec7">09934</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn30xx.html#a4b32ec5259bd3df8dd34fe3528458ec7">twsi</a>                         : 1;
<a name="l09935"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn30xx.html#aac3fd59293327088a0de45f41a62d32f">09935</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn30xx.html#aac3fd59293327088a0de45f41a62d32f">rml</a>                          : 1;
<a name="l09936"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn30xx.html#a4c504e97cfc0dd7b8538621b2a0d5066">09936</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn30xx.html#a4c504e97cfc0dd7b8538621b2a0d5066">reserved_47_47</a>               : 1;
<a name="l09937"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn30xx.html#a817884cc4aee7cdd68273b60981a18f1">09937</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn30xx.html#a817884cc4aee7cdd68273b60981a18f1">gmx_drp</a>                      : 1;
<a name="l09938"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn30xx.html#a8926af222bd3747ec609f3e73409a0f6">09938</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn30xx.html#a8926af222bd3747ec609f3e73409a0f6">reserved_49_49</a>               : 1;
<a name="l09939"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn30xx.html#a56b8721c12a8f578f7da8e9aa292f893">09939</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn30xx.html#a56b8721c12a8f578f7da8e9aa292f893">ipd_drp</a>                      : 1;
<a name="l09940"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn30xx.html#ac48eb474f40e9b29159ed57c0d9ccaca">09940</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn30xx.html#ac48eb474f40e9b29159ed57c0d9ccaca">reserved_51_51</a>               : 1;
<a name="l09941"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn30xx.html#ac9b7109c1b29c875b03bb2a6daf429b6">09941</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn30xx.html#ac9b7109c1b29c875b03bb2a6daf429b6">timer</a>                        : 4;
<a name="l09942"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn30xx.html#af566355186e7e3e28472083d78a636d6">09942</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn30xx.html#af566355186e7e3e28472083d78a636d6">usb</a>                          : 1;
<a name="l09943"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn30xx.html#ad9f02f8f25748519ab85e307c80bdcfb">09943</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn30xx.html#ad9f02f8f25748519ab85e307c80bdcfb">pcm</a>                          : 1;
<a name="l09944"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn30xx.html#ad388e7659cb7796efe9275140b493e08">09944</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn30xx.html#ad388e7659cb7796efe9275140b493e08">mpi</a>                          : 1;
<a name="l09945"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn30xx.html#aa401a904a094971a162b1d64c0101b17">09945</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn30xx.html#aa401a904a094971a162b1d64c0101b17">reserved_59_63</a>               : 5;
<a name="l09946"></a>09946 <span class="preprocessor">#endif</span>
<a name="l09947"></a>09947 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__sum0.html#af9494856fb17819b424035a263e110bb">cn30xx</a>;
<a name="l09948"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn31xx.html">09948</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn31xx.html">cvmx_ciu_intx_sum0_cn31xx</a> {
<a name="l09949"></a>09949 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09950"></a>09950 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn31xx.html#aaa594b70f8edc24b5e9b4073b93b255b">reserved_59_63</a>               : 5;
<a name="l09951"></a>09951     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn31xx.html#acbbf55948e6325af235b487d8a033731">mpi</a>                          : 1;  <span class="comment">/**&lt; MPI/SPI interrupt */</span>
<a name="l09952"></a>09952     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn31xx.html#a80b388b56c96ea812de4ca5b523bdc90">pcm</a>                          : 1;  <span class="comment">/**&lt; PCM/TDM interrupt */</span>
<a name="l09953"></a>09953     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn31xx.html#ad64a819457028b1f58a94a7a5a6982e0">usb</a>                          : 1;  <span class="comment">/**&lt; USB interrupt */</span>
<a name="l09954"></a>09954     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn31xx.html#a996280f561a5ea904cf0265b5aadab0b">timer</a>                        : 4;  <span class="comment">/**&lt; General timer interrupts */</span>
<a name="l09955"></a>09955     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn31xx.html#ab860755a151815e4d80acd22033f8585">reserved_51_51</a>               : 1;
<a name="l09956"></a>09956     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn31xx.html#ab840d52ca961f22c430374e40c4e42df">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; IPD QOS packet drop */</span>
<a name="l09957"></a>09957     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn31xx.html#a634e78e49df39d50c1019c57adafc5a8">reserved_49_49</a>               : 1;
<a name="l09958"></a>09958     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn31xx.html#a042119214f5ac4aab497dfeeb2f4ae02">gmx_drp</a>                      : 1;  <span class="comment">/**&lt; GMX packet drop */</span>
<a name="l09959"></a>09959     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn31xx.html#ad8b02668f31ef64abd829a4b314aabfa">trace</a>                        : 1;  <span class="comment">/**&lt; L2C has the CMB trace buffer */</span>
<a name="l09960"></a>09960     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn31xx.html#aefc1befd2c278b02cafef4cccbbc0588">rml</a>                          : 1;  <span class="comment">/**&lt; RML Interrupt */</span>
<a name="l09961"></a>09961     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn31xx.html#a37ee739379bf4f7e9176b2cd8f554177">twsi</a>                         : 1;  <span class="comment">/**&lt; TWSI Interrupt */</span>
<a name="l09962"></a>09962     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn31xx.html#ae9cc0c0799ab489675f63f7eb3ab72d9">wdog_sum</a>                     : 1;  <span class="comment">/**&lt; Watchdog summary</span>
<a name="l09963"></a>09963 <span class="comment">                                                         PPs use CIU_INTx_SUM0 where x=0-3.</span>
<a name="l09964"></a>09964 <span class="comment">                                                         PCI uses the CIU_INTx_SUM0 where x=32.</span>
<a name="l09965"></a>09965 <span class="comment">                                                         Even INTx registers report WDOG to IP2</span>
<a name="l09966"></a>09966 <span class="comment">                                                         Odd INTx registers report WDOG to IP3 */</span>
<a name="l09967"></a>09967     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn31xx.html#ad8c965a83d68dfe946ff2f1b38d872d8">pci_msi</a>                      : 4;  <span class="comment">/**&lt; PCI MSI</span>
<a name="l09968"></a>09968 <span class="comment">                                                         [43] is the or of &lt;63:48&gt;</span>
<a name="l09969"></a>09969 <span class="comment">                                                         [42] is the or of &lt;47:32&gt;</span>
<a name="l09970"></a>09970 <span class="comment">                                                         [41] is the or of &lt;31:16&gt;</span>
<a name="l09971"></a>09971 <span class="comment">                                                         [40] is the or of &lt;15:0&gt; */</span>
<a name="l09972"></a>09972     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn31xx.html#a1492e0ac8be4acd2b16656c9bd07add2">pci_int</a>                      : 4;  <span class="comment">/**&lt; PCI INTA/B/C/D */</span>
<a name="l09973"></a>09973     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn31xx.html#a30eec2220d1a62b08581a16d4964ed0b">uart</a>                         : 2;  <span class="comment">/**&lt; Two UART interrupts */</span>
<a name="l09974"></a>09974     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn31xx.html#a482c822772823e52bbbb3fce7d47eddd">mbox</a>                         : 2;  <span class="comment">/**&lt; Two mailbox interrupts for entries 0-31</span>
<a name="l09975"></a>09975 <span class="comment">                                                          [33] is the or of &lt;31:16&gt;</span>
<a name="l09976"></a>09976 <span class="comment">                                                          [32] is the or of &lt;15:0&gt;</span>
<a name="l09977"></a>09977 <span class="comment">                                                         Two PCI internal interrupts for entry 32</span>
<a name="l09978"></a>09978 <span class="comment">                                                          CIU_PCI_INTA */</span>
<a name="l09979"></a>09979     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn31xx.html#aff0524a83eca57202b26d6871c6edb5a">gpio</a>                         : 16; <span class="comment">/**&lt; 16 GPIO interrupts */</span>
<a name="l09980"></a>09980     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn31xx.html#a2544bf2b3ffdb14aa7d3310dd2b6cfb0">workq</a>                        : 16; <span class="comment">/**&lt; 16 work queue interrupts</span>
<a name="l09981"></a>09981 <span class="comment">                                                         1 bit/group. A copy of the R/W1C bit in the POW. */</span>
<a name="l09982"></a>09982 <span class="preprocessor">#else</span>
<a name="l09983"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn31xx.html#a2544bf2b3ffdb14aa7d3310dd2b6cfb0">09983</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn31xx.html#a2544bf2b3ffdb14aa7d3310dd2b6cfb0">workq</a>                        : 16;
<a name="l09984"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn31xx.html#aff0524a83eca57202b26d6871c6edb5a">09984</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn31xx.html#aff0524a83eca57202b26d6871c6edb5a">gpio</a>                         : 16;
<a name="l09985"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn31xx.html#a482c822772823e52bbbb3fce7d47eddd">09985</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn31xx.html#a482c822772823e52bbbb3fce7d47eddd">mbox</a>                         : 2;
<a name="l09986"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn31xx.html#a30eec2220d1a62b08581a16d4964ed0b">09986</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn31xx.html#a30eec2220d1a62b08581a16d4964ed0b">uart</a>                         : 2;
<a name="l09987"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn31xx.html#a1492e0ac8be4acd2b16656c9bd07add2">09987</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn31xx.html#a1492e0ac8be4acd2b16656c9bd07add2">pci_int</a>                      : 4;
<a name="l09988"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn31xx.html#ad8c965a83d68dfe946ff2f1b38d872d8">09988</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn31xx.html#ad8c965a83d68dfe946ff2f1b38d872d8">pci_msi</a>                      : 4;
<a name="l09989"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn31xx.html#ae9cc0c0799ab489675f63f7eb3ab72d9">09989</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn31xx.html#ae9cc0c0799ab489675f63f7eb3ab72d9">wdog_sum</a>                     : 1;
<a name="l09990"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn31xx.html#a37ee739379bf4f7e9176b2cd8f554177">09990</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn31xx.html#a37ee739379bf4f7e9176b2cd8f554177">twsi</a>                         : 1;
<a name="l09991"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn31xx.html#aefc1befd2c278b02cafef4cccbbc0588">09991</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn31xx.html#aefc1befd2c278b02cafef4cccbbc0588">rml</a>                          : 1;
<a name="l09992"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn31xx.html#ad8b02668f31ef64abd829a4b314aabfa">09992</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn31xx.html#ad8b02668f31ef64abd829a4b314aabfa">trace</a>                        : 1;
<a name="l09993"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn31xx.html#a042119214f5ac4aab497dfeeb2f4ae02">09993</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn31xx.html#a042119214f5ac4aab497dfeeb2f4ae02">gmx_drp</a>                      : 1;
<a name="l09994"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn31xx.html#a634e78e49df39d50c1019c57adafc5a8">09994</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn31xx.html#a634e78e49df39d50c1019c57adafc5a8">reserved_49_49</a>               : 1;
<a name="l09995"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn31xx.html#ab840d52ca961f22c430374e40c4e42df">09995</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn31xx.html#ab840d52ca961f22c430374e40c4e42df">ipd_drp</a>                      : 1;
<a name="l09996"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn31xx.html#ab860755a151815e4d80acd22033f8585">09996</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn31xx.html#ab860755a151815e4d80acd22033f8585">reserved_51_51</a>               : 1;
<a name="l09997"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn31xx.html#a996280f561a5ea904cf0265b5aadab0b">09997</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn31xx.html#a996280f561a5ea904cf0265b5aadab0b">timer</a>                        : 4;
<a name="l09998"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn31xx.html#ad64a819457028b1f58a94a7a5a6982e0">09998</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn31xx.html#ad64a819457028b1f58a94a7a5a6982e0">usb</a>                          : 1;
<a name="l09999"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn31xx.html#a80b388b56c96ea812de4ca5b523bdc90">09999</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn31xx.html#a80b388b56c96ea812de4ca5b523bdc90">pcm</a>                          : 1;
<a name="l10000"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn31xx.html#acbbf55948e6325af235b487d8a033731">10000</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn31xx.html#acbbf55948e6325af235b487d8a033731">mpi</a>                          : 1;
<a name="l10001"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn31xx.html#aaa594b70f8edc24b5e9b4073b93b255b">10001</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn31xx.html#aaa594b70f8edc24b5e9b4073b93b255b">reserved_59_63</a>               : 5;
<a name="l10002"></a>10002 <span class="preprocessor">#endif</span>
<a name="l10003"></a>10003 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__sum0.html#afb50c8a04751f1df6ad4446812a82517">cn31xx</a>;
<a name="l10004"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn38xx.html">10004</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn38xx.html">cvmx_ciu_intx_sum0_cn38xx</a> {
<a name="l10005"></a>10005 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10006"></a>10006 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn38xx.html#ac0b9500cc818a939dab83d2f2b187255">reserved_56_63</a>               : 8;
<a name="l10007"></a>10007     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn38xx.html#a8a0aacac83950f0905eca9ffd8d577ea">timer</a>                        : 4;  <span class="comment">/**&lt; General timer interrupts */</span>
<a name="l10008"></a>10008     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn38xx.html#a67cf8da868f85be2aa10e93a90336416">key_zero</a>                     : 1;  <span class="comment">/**&lt; Key Zeroization interrupt</span>
<a name="l10009"></a>10009 <span class="comment">                                                         KEY_ZERO will be set when the external ZERO_KEYS</span>
<a name="l10010"></a>10010 <span class="comment">                                                         pin is sampled high.  KEY_ZERO is cleared by SW */</span>
<a name="l10011"></a>10011     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn38xx.html#a6127bc9a28ebcfd8942ce358b4d41345">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; IPD QOS packet drop */</span>
<a name="l10012"></a>10012     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn38xx.html#a813d2ed281b163f1e2dbfcc27519149c">gmx_drp</a>                      : 2;  <span class="comment">/**&lt; GMX packet drop */</span>
<a name="l10013"></a>10013     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn38xx.html#af06e3d5f212d7ee67c5a0848281c76af">trace</a>                        : 1;  <span class="comment">/**&lt; L2C has the CMB trace buffer */</span>
<a name="l10014"></a>10014     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn38xx.html#a394d01ee49254b8ccc124aff5117fe8d">rml</a>                          : 1;  <span class="comment">/**&lt; RML Interrupt */</span>
<a name="l10015"></a>10015     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn38xx.html#a033fb28262c92277ae90b5122a31bb3e">twsi</a>                         : 1;  <span class="comment">/**&lt; TWSI Interrupt */</span>
<a name="l10016"></a>10016     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn38xx.html#aa8d4a6fcef703550c0070d7c7ee6fe8a">wdog_sum</a>                     : 1;  <span class="comment">/**&lt; Watchdog summary</span>
<a name="l10017"></a>10017 <span class="comment">                                                         PPs use CIU_INTx_SUM0 where x=0-31.</span>
<a name="l10018"></a>10018 <span class="comment">                                                         PCI uses the CIU_INTx_SUM0 where x=32.</span>
<a name="l10019"></a>10019 <span class="comment">                                                         Even INTx registers report WDOG to IP2</span>
<a name="l10020"></a>10020 <span class="comment">                                                         Odd INTx registers report WDOG to IP3 */</span>
<a name="l10021"></a>10021     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn38xx.html#a7bc5e174ba4c2e9c10ccae13416ff12d">pci_msi</a>                      : 4;  <span class="comment">/**&lt; PCI MSI</span>
<a name="l10022"></a>10022 <span class="comment">                                                         [43] is the or of &lt;63:48&gt;</span>
<a name="l10023"></a>10023 <span class="comment">                                                         [42] is the or of &lt;47:32&gt;</span>
<a name="l10024"></a>10024 <span class="comment">                                                         [41] is the or of &lt;31:16&gt;</span>
<a name="l10025"></a>10025 <span class="comment">                                                         [40] is the or of &lt;15:0&gt; */</span>
<a name="l10026"></a>10026     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn38xx.html#ab619b27b997497ee665d23096eda7779">pci_int</a>                      : 4;  <span class="comment">/**&lt; PCI INTA/B/C/D */</span>
<a name="l10027"></a>10027     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn38xx.html#a707091be77a304998d9713eb87a0efb5">uart</a>                         : 2;  <span class="comment">/**&lt; Two UART interrupts */</span>
<a name="l10028"></a>10028     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn38xx.html#ade553afe5ace3d34a651067ea242f24d">mbox</a>                         : 2;  <span class="comment">/**&lt; Two mailbox interrupts for entries 0-31</span>
<a name="l10029"></a>10029 <span class="comment">                                                          [33] is the or of &lt;31:16&gt;</span>
<a name="l10030"></a>10030 <span class="comment">                                                          [32] is the or of &lt;15:0&gt;</span>
<a name="l10031"></a>10031 <span class="comment">                                                         Two PCI internal interrupts for entry 32</span>
<a name="l10032"></a>10032 <span class="comment">                                                          CIU_PCI_INTA */</span>
<a name="l10033"></a>10033     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn38xx.html#af61cce4a338978edb4e770834e9ca66c">gpio</a>                         : 16; <span class="comment">/**&lt; 16 GPIO interrupts */</span>
<a name="l10034"></a>10034     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn38xx.html#ad5abe139a399c5ae3d5028be694fe173">workq</a>                        : 16; <span class="comment">/**&lt; 16 work queue interrupts</span>
<a name="l10035"></a>10035 <span class="comment">                                                         1 bit/group. A copy of the R/W1C bit in the POW. */</span>
<a name="l10036"></a>10036 <span class="preprocessor">#else</span>
<a name="l10037"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn38xx.html#ad5abe139a399c5ae3d5028be694fe173">10037</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn38xx.html#ad5abe139a399c5ae3d5028be694fe173">workq</a>                        : 16;
<a name="l10038"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn38xx.html#af61cce4a338978edb4e770834e9ca66c">10038</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn38xx.html#af61cce4a338978edb4e770834e9ca66c">gpio</a>                         : 16;
<a name="l10039"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn38xx.html#ade553afe5ace3d34a651067ea242f24d">10039</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn38xx.html#ade553afe5ace3d34a651067ea242f24d">mbox</a>                         : 2;
<a name="l10040"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn38xx.html#a707091be77a304998d9713eb87a0efb5">10040</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn38xx.html#a707091be77a304998d9713eb87a0efb5">uart</a>                         : 2;
<a name="l10041"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn38xx.html#ab619b27b997497ee665d23096eda7779">10041</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn38xx.html#ab619b27b997497ee665d23096eda7779">pci_int</a>                      : 4;
<a name="l10042"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn38xx.html#a7bc5e174ba4c2e9c10ccae13416ff12d">10042</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn38xx.html#a7bc5e174ba4c2e9c10ccae13416ff12d">pci_msi</a>                      : 4;
<a name="l10043"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn38xx.html#aa8d4a6fcef703550c0070d7c7ee6fe8a">10043</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn38xx.html#aa8d4a6fcef703550c0070d7c7ee6fe8a">wdog_sum</a>                     : 1;
<a name="l10044"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn38xx.html#a033fb28262c92277ae90b5122a31bb3e">10044</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn38xx.html#a033fb28262c92277ae90b5122a31bb3e">twsi</a>                         : 1;
<a name="l10045"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn38xx.html#a394d01ee49254b8ccc124aff5117fe8d">10045</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn38xx.html#a394d01ee49254b8ccc124aff5117fe8d">rml</a>                          : 1;
<a name="l10046"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn38xx.html#af06e3d5f212d7ee67c5a0848281c76af">10046</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn38xx.html#af06e3d5f212d7ee67c5a0848281c76af">trace</a>                        : 1;
<a name="l10047"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn38xx.html#a813d2ed281b163f1e2dbfcc27519149c">10047</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn38xx.html#a813d2ed281b163f1e2dbfcc27519149c">gmx_drp</a>                      : 2;
<a name="l10048"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn38xx.html#a6127bc9a28ebcfd8942ce358b4d41345">10048</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn38xx.html#a6127bc9a28ebcfd8942ce358b4d41345">ipd_drp</a>                      : 1;
<a name="l10049"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn38xx.html#a67cf8da868f85be2aa10e93a90336416">10049</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn38xx.html#a67cf8da868f85be2aa10e93a90336416">key_zero</a>                     : 1;
<a name="l10050"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn38xx.html#a8a0aacac83950f0905eca9ffd8d577ea">10050</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn38xx.html#a8a0aacac83950f0905eca9ffd8d577ea">timer</a>                        : 4;
<a name="l10051"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn38xx.html#ac0b9500cc818a939dab83d2f2b187255">10051</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn38xx.html#ac0b9500cc818a939dab83d2f2b187255">reserved_56_63</a>               : 8;
<a name="l10052"></a>10052 <span class="preprocessor">#endif</span>
<a name="l10053"></a>10053 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__sum0.html#a9271218f84965c5249722d2e25302282">cn38xx</a>;
<a name="l10054"></a><a class="code" href="unioncvmx__ciu__intx__sum0.html#a2f35af5d0cef3095dcefa9557475c2a7">10054</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn38xx.html">cvmx_ciu_intx_sum0_cn38xx</a>      <a class="code" href="unioncvmx__ciu__intx__sum0.html#a2f35af5d0cef3095dcefa9557475c2a7">cn38xxp2</a>;
<a name="l10055"></a><a class="code" href="unioncvmx__ciu__intx__sum0.html#af19672a8dba71e0bc5bc6c259174f37e">10055</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn30xx.html">cvmx_ciu_intx_sum0_cn30xx</a>      <a class="code" href="unioncvmx__ciu__intx__sum0.html#af19672a8dba71e0bc5bc6c259174f37e">cn50xx</a>;
<a name="l10056"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn52xx.html">10056</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn52xx.html">cvmx_ciu_intx_sum0_cn52xx</a> {
<a name="l10057"></a>10057 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10058"></a>10058 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn52xx.html#a9f4c743a79b83ce838d1341b7c7d0e61">bootdma</a>                      : 1;  <span class="comment">/**&lt; Boot bus DMA engines Interrupt */</span>
<a name="l10059"></a>10059     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn52xx.html#adedfe0550d1c1cd716d3915fea466ac2">mii</a>                          : 1;  <span class="comment">/**&lt; MII Interface Interrupt */</span>
<a name="l10060"></a>10060     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn52xx.html#adfe13e6b4b3a29abc5fd89f964e74c29">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; IPD per-port counter threshold interrupt */</span>
<a name="l10061"></a>10061     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn52xx.html#a449636474e4b9f9e9cdc6676718f3548">powiq</a>                        : 1;  <span class="comment">/**&lt; POW IQ interrupt */</span>
<a name="l10062"></a>10062     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn52xx.html#a4379bb12770b3f650a3d6b3e24b1f259">twsi2</a>                        : 1;  <span class="comment">/**&lt; 2nd TWSI Interrupt */</span>
<a name="l10063"></a>10063     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn52xx.html#a86cf5a75fe012a8eb4bc4972dac5092a">reserved_57_58</a>               : 2;
<a name="l10064"></a>10064     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn52xx.html#ae790e4ad347354aa3370401753cc9374">usb</a>                          : 1;  <span class="comment">/**&lt; USB Interrupt */</span>
<a name="l10065"></a>10065     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn52xx.html#ad72779bd8febd0dee14a3932babe0755">timer</a>                        : 4;  <span class="comment">/**&lt; General timer interrupts */</span>
<a name="l10066"></a>10066     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn52xx.html#ab0d39363510a85c6412d83c38cd4f602">reserved_51_51</a>               : 1;
<a name="l10067"></a>10067     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn52xx.html#a05aa0a1e79d5a1008e2bba0d88e1a66e">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; IPD QOS packet drop */</span>
<a name="l10068"></a>10068     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn52xx.html#a864731b5bf618643bd30028fe31bbe5f">reserved_49_49</a>               : 1;
<a name="l10069"></a>10069     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn52xx.html#acab2554d4788fb25dc1faeb99dce4a4e">gmx_drp</a>                      : 1;  <span class="comment">/**&lt; GMX packet drop */</span>
<a name="l10070"></a>10070     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn52xx.html#ac4f4a668b34ac721b745c326a0162872">trace</a>                        : 1;  <span class="comment">/**&lt; L2C has the CMB trace buffer */</span>
<a name="l10071"></a>10071     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn52xx.html#a2502958888aa93d47a7f1dbd9102ae84">rml</a>                          : 1;  <span class="comment">/**&lt; RML Interrupt */</span>
<a name="l10072"></a>10072     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn52xx.html#ac57fed63656fb6a44f2a855d2a71f406">twsi</a>                         : 1;  <span class="comment">/**&lt; TWSI Interrupt */</span>
<a name="l10073"></a>10073     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn52xx.html#ae25fbd63c46cea2a14da5d4922cff3c9">wdog_sum</a>                     : 1;  <span class="comment">/**&lt; SUM1&amp;EN1 summary bit</span>
<a name="l10074"></a>10074 <span class="comment">                                                         This read-only bit reads as a one whenever any</span>
<a name="l10075"></a>10075 <span class="comment">                                                         CIU_INT_SUM1 bit is set and corresponding</span>
<a name="l10076"></a>10076 <span class="comment">                                                         enable bit in CIU_INTx_EN is set, where x</span>
<a name="l10077"></a>10077 <span class="comment">                                                         is the same as x in this CIU_INTx_SUM0.</span>
<a name="l10078"></a>10078 <span class="comment">                                                         PPs use CIU_INTx_SUM0 where x=0-7.</span>
<a name="l10079"></a>10079 <span class="comment">                                                         PCI uses the CIU_INTx_SUM0 where x=32.</span>
<a name="l10080"></a>10080 <span class="comment">                                                         Even INTx registers report WDOG to IP2</span>
<a name="l10081"></a>10081 <span class="comment">                                                         Odd INTx registers report WDOG to IP3</span>
<a name="l10082"></a>10082 <span class="comment">                                                         Note that WDOG_SUM only summarizes the SUM/EN1</span>
<a name="l10083"></a>10083 <span class="comment">                                                         result and does not have a corresponding enable</span>
<a name="l10084"></a>10084 <span class="comment">                                                         bit, so does not directly contribute to</span>
<a name="l10085"></a>10085 <span class="comment">                                                         interrupts. */</span>
<a name="l10086"></a>10086     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn52xx.html#a7cc6be6c9e0acf5284c55943bbee50c0">pci_msi</a>                      : 4;  <span class="comment">/**&lt; PCI MSI</span>
<a name="l10087"></a>10087 <span class="comment">                                                         Refer to &quot;Receiving Message-Signalled</span>
<a name="l10088"></a>10088 <span class="comment">                                                         Interrupts&quot; in the PCIe chapter of the spec */</span>
<a name="l10089"></a>10089     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn52xx.html#ad728da93302db7679a8c868dff10ee3a">pci_int</a>                      : 4;  <span class="comment">/**&lt; PCI INTA/B/C/D</span>
<a name="l10090"></a>10090 <span class="comment">                                                         Refer to &quot;Receiving Emulated INTA/INTB/</span>
<a name="l10091"></a>10091 <span class="comment">                                                         INTC/INTD&quot; in the PCIe chapter of the spec */</span>
<a name="l10092"></a>10092     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn52xx.html#a5b0a1afafe24bfc22fb25dacaf669a6e">uart</a>                         : 2;  <span class="comment">/**&lt; Two UART interrupts */</span>
<a name="l10093"></a>10093     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn52xx.html#aceb3d9903ffff979fb499a6740b63385">mbox</a>                         : 2;  <span class="comment">/**&lt; Two mailbox interrupts for entries 0-7</span>
<a name="l10094"></a>10094 <span class="comment">                                                          [33] is the or of &lt;31:16&gt;</span>
<a name="l10095"></a>10095 <span class="comment">                                                          [32] is the or of &lt;15:0&gt;</span>
<a name="l10096"></a>10096 <span class="comment">                                                         Two PCI internal interrupts for entry 32</span>
<a name="l10097"></a>10097 <span class="comment">                                                          CIU_PCI_INTA */</span>
<a name="l10098"></a>10098     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn52xx.html#a2f94899db25f19e6c2e8bb8b129e8fb0">gpio</a>                         : 16; <span class="comment">/**&lt; 16 GPIO interrupts */</span>
<a name="l10099"></a>10099     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn52xx.html#ad436d62b0bba2b9f094d0d31e6f6cdaa">workq</a>                        : 16; <span class="comment">/**&lt; 16 work queue interrupts</span>
<a name="l10100"></a>10100 <span class="comment">                                                         1 bit/group. A copy of the R/W1C bit in the POW. */</span>
<a name="l10101"></a>10101 <span class="preprocessor">#else</span>
<a name="l10102"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn52xx.html#ad436d62b0bba2b9f094d0d31e6f6cdaa">10102</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn52xx.html#ad436d62b0bba2b9f094d0d31e6f6cdaa">workq</a>                        : 16;
<a name="l10103"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn52xx.html#a2f94899db25f19e6c2e8bb8b129e8fb0">10103</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn52xx.html#a2f94899db25f19e6c2e8bb8b129e8fb0">gpio</a>                         : 16;
<a name="l10104"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn52xx.html#aceb3d9903ffff979fb499a6740b63385">10104</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn52xx.html#aceb3d9903ffff979fb499a6740b63385">mbox</a>                         : 2;
<a name="l10105"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn52xx.html#a5b0a1afafe24bfc22fb25dacaf669a6e">10105</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn52xx.html#a5b0a1afafe24bfc22fb25dacaf669a6e">uart</a>                         : 2;
<a name="l10106"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn52xx.html#ad728da93302db7679a8c868dff10ee3a">10106</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn52xx.html#ad728da93302db7679a8c868dff10ee3a">pci_int</a>                      : 4;
<a name="l10107"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn52xx.html#a7cc6be6c9e0acf5284c55943bbee50c0">10107</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn52xx.html#a7cc6be6c9e0acf5284c55943bbee50c0">pci_msi</a>                      : 4;
<a name="l10108"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn52xx.html#ae25fbd63c46cea2a14da5d4922cff3c9">10108</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn52xx.html#ae25fbd63c46cea2a14da5d4922cff3c9">wdog_sum</a>                     : 1;
<a name="l10109"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn52xx.html#ac57fed63656fb6a44f2a855d2a71f406">10109</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn52xx.html#ac57fed63656fb6a44f2a855d2a71f406">twsi</a>                         : 1;
<a name="l10110"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn52xx.html#a2502958888aa93d47a7f1dbd9102ae84">10110</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn52xx.html#a2502958888aa93d47a7f1dbd9102ae84">rml</a>                          : 1;
<a name="l10111"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn52xx.html#ac4f4a668b34ac721b745c326a0162872">10111</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn52xx.html#ac4f4a668b34ac721b745c326a0162872">trace</a>                        : 1;
<a name="l10112"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn52xx.html#acab2554d4788fb25dc1faeb99dce4a4e">10112</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn52xx.html#acab2554d4788fb25dc1faeb99dce4a4e">gmx_drp</a>                      : 1;
<a name="l10113"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn52xx.html#a864731b5bf618643bd30028fe31bbe5f">10113</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn52xx.html#a864731b5bf618643bd30028fe31bbe5f">reserved_49_49</a>               : 1;
<a name="l10114"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn52xx.html#a05aa0a1e79d5a1008e2bba0d88e1a66e">10114</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn52xx.html#a05aa0a1e79d5a1008e2bba0d88e1a66e">ipd_drp</a>                      : 1;
<a name="l10115"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn52xx.html#ab0d39363510a85c6412d83c38cd4f602">10115</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn52xx.html#ab0d39363510a85c6412d83c38cd4f602">reserved_51_51</a>               : 1;
<a name="l10116"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn52xx.html#ad72779bd8febd0dee14a3932babe0755">10116</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn52xx.html#ad72779bd8febd0dee14a3932babe0755">timer</a>                        : 4;
<a name="l10117"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn52xx.html#ae790e4ad347354aa3370401753cc9374">10117</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn52xx.html#ae790e4ad347354aa3370401753cc9374">usb</a>                          : 1;
<a name="l10118"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn52xx.html#a86cf5a75fe012a8eb4bc4972dac5092a">10118</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn52xx.html#a86cf5a75fe012a8eb4bc4972dac5092a">reserved_57_58</a>               : 2;
<a name="l10119"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn52xx.html#a4379bb12770b3f650a3d6b3e24b1f259">10119</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn52xx.html#a4379bb12770b3f650a3d6b3e24b1f259">twsi2</a>                        : 1;
<a name="l10120"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn52xx.html#a449636474e4b9f9e9cdc6676718f3548">10120</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn52xx.html#a449636474e4b9f9e9cdc6676718f3548">powiq</a>                        : 1;
<a name="l10121"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn52xx.html#adfe13e6b4b3a29abc5fd89f964e74c29">10121</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn52xx.html#adfe13e6b4b3a29abc5fd89f964e74c29">ipdppthr</a>                     : 1;
<a name="l10122"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn52xx.html#adedfe0550d1c1cd716d3915fea466ac2">10122</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn52xx.html#adedfe0550d1c1cd716d3915fea466ac2">mii</a>                          : 1;
<a name="l10123"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn52xx.html#a9f4c743a79b83ce838d1341b7c7d0e61">10123</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn52xx.html#a9f4c743a79b83ce838d1341b7c7d0e61">bootdma</a>                      : 1;
<a name="l10124"></a>10124 <span class="preprocessor">#endif</span>
<a name="l10125"></a>10125 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__sum0.html#acf999c2485905635d920669449e70448">cn52xx</a>;
<a name="l10126"></a><a class="code" href="unioncvmx__ciu__intx__sum0.html#a5fa04b831f0e7229c4c97414f9da4d10">10126</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn52xx.html">cvmx_ciu_intx_sum0_cn52xx</a>      <a class="code" href="unioncvmx__ciu__intx__sum0.html#a5fa04b831f0e7229c4c97414f9da4d10">cn52xxp1</a>;
<a name="l10127"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn56xx.html">10127</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn56xx.html">cvmx_ciu_intx_sum0_cn56xx</a> {
<a name="l10128"></a>10128 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10129"></a>10129 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn56xx.html#a0529386b8bd7ad1ce0f2e046fcece30a">bootdma</a>                      : 1;  <span class="comment">/**&lt; Boot bus DMA engines Interrupt */</span>
<a name="l10130"></a>10130     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn56xx.html#aa7d6e60cb2f78563cca3a7b9673faa1f">mii</a>                          : 1;  <span class="comment">/**&lt; MII Interface Interrupt */</span>
<a name="l10131"></a>10131     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn56xx.html#ae3ec491988b48ec71d5dbd3045114477">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; IPD per-port counter threshold interrupt */</span>
<a name="l10132"></a>10132     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn56xx.html#a8668287b7df8dc891a9c55c42fdc53f0">powiq</a>                        : 1;  <span class="comment">/**&lt; POW IQ interrupt */</span>
<a name="l10133"></a>10133     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn56xx.html#a4218cfe584d444e98d288d2f621f8263">twsi2</a>                        : 1;  <span class="comment">/**&lt; 2nd TWSI Interrupt */</span>
<a name="l10134"></a>10134     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn56xx.html#a788cf3307196078f586c37dcbb054c6c">reserved_57_58</a>               : 2;
<a name="l10135"></a>10135     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn56xx.html#aa59cf6710937d6b233cc453c9d2ff577">usb</a>                          : 1;  <span class="comment">/**&lt; USB Interrupt */</span>
<a name="l10136"></a>10136     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn56xx.html#ab6beb8b601f382d3e0d475740fb5f892">timer</a>                        : 4;  <span class="comment">/**&lt; General timer interrupts */</span>
<a name="l10137"></a>10137     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn56xx.html#a97035e1a8f7dba81ded2c30c037685bc">key_zero</a>                     : 1;  <span class="comment">/**&lt; Key Zeroization interrupt</span>
<a name="l10138"></a>10138 <span class="comment">                                                         KEY_ZERO will be set when the external ZERO_KEYS</span>
<a name="l10139"></a>10139 <span class="comment">                                                         pin is sampled high.  KEY_ZERO is cleared by SW */</span>
<a name="l10140"></a>10140     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn56xx.html#ae1f7c160d4e1bb5207282e2741c7dc12">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; IPD QOS packet drop */</span>
<a name="l10141"></a>10141     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn56xx.html#a8dccd5528d158a1025d9a955894ec54a">gmx_drp</a>                      : 2;  <span class="comment">/**&lt; GMX packet drop */</span>
<a name="l10142"></a>10142     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn56xx.html#a51f73dc747367817f730466df4fe3e94">trace</a>                        : 1;  <span class="comment">/**&lt; L2C has the CMB trace buffer */</span>
<a name="l10143"></a>10143     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn56xx.html#aef87b0b8ddc9bd87ed6bdbd45382e4f7">rml</a>                          : 1;  <span class="comment">/**&lt; RML Interrupt */</span>
<a name="l10144"></a>10144     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn56xx.html#afb6ce7c7c3826b4ad0455880c2543721">twsi</a>                         : 1;  <span class="comment">/**&lt; TWSI Interrupt */</span>
<a name="l10145"></a>10145     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn56xx.html#a1d8ba163de454446916c6617ba2daa54">wdog_sum</a>                     : 1;  <span class="comment">/**&lt; Watchdog summary</span>
<a name="l10146"></a>10146 <span class="comment">                                                         PPs use CIU_INTx_SUM0 where x=0-23.</span>
<a name="l10147"></a>10147 <span class="comment">                                                         PCI uses the CIU_INTx_SUM0 where x=32.</span>
<a name="l10148"></a>10148 <span class="comment">                                                         Even INTx registers report WDOG to IP2</span>
<a name="l10149"></a>10149 <span class="comment">                                                         Odd INTx registers report WDOG to IP3 */</span>
<a name="l10150"></a>10150     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn56xx.html#aa615e9cf42c22f32c89495712ccb63bf">pci_msi</a>                      : 4;  <span class="comment">/**&lt; PCI MSI</span>
<a name="l10151"></a>10151 <span class="comment">                                                         Refer to &quot;Receiving Message-Signalled</span>
<a name="l10152"></a>10152 <span class="comment">                                                         Interrupts&quot; in the PCIe chapter of the spec */</span>
<a name="l10153"></a>10153     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn56xx.html#a3ffd67c7b5d3ac2fe1dc2b2711b1bb30">pci_int</a>                      : 4;  <span class="comment">/**&lt; PCI INTA/B/C/D</span>
<a name="l10154"></a>10154 <span class="comment">                                                         Refer to &quot;Receiving Emulated INTA/INTB/</span>
<a name="l10155"></a>10155 <span class="comment">                                                         INTC/INTD&quot; in the PCIe chapter of the spec */</span>
<a name="l10156"></a>10156     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn56xx.html#a34d4e19d9eb47ac105cc59eb7dee40f2">uart</a>                         : 2;  <span class="comment">/**&lt; Two UART interrupts */</span>
<a name="l10157"></a>10157     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn56xx.html#abcbb57df1f9bd89292c48a46a81eb04e">mbox</a>                         : 2;  <span class="comment">/**&lt; Two mailbox interrupts for entries 0-23</span>
<a name="l10158"></a>10158 <span class="comment">                                                          [33] is the or of &lt;31:16&gt;</span>
<a name="l10159"></a>10159 <span class="comment">                                                          [32] is the or of &lt;15:0&gt;</span>
<a name="l10160"></a>10160 <span class="comment">                                                         Two PCI internal interrupts for entry 32</span>
<a name="l10161"></a>10161 <span class="comment">                                                          CIU_PCI_INTA */</span>
<a name="l10162"></a>10162     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn56xx.html#a0f9cd4ce5345d1f9c6e0f1fcaa0ef395">gpio</a>                         : 16; <span class="comment">/**&lt; 16 GPIO interrupts */</span>
<a name="l10163"></a>10163     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn56xx.html#aac375c33f1a25be0b4360818bac31ca2">workq</a>                        : 16; <span class="comment">/**&lt; 16 work queue interrupts</span>
<a name="l10164"></a>10164 <span class="comment">                                                         1 bit/group. A copy of the R/W1C bit in the POW. */</span>
<a name="l10165"></a>10165 <span class="preprocessor">#else</span>
<a name="l10166"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn56xx.html#aac375c33f1a25be0b4360818bac31ca2">10166</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn56xx.html#aac375c33f1a25be0b4360818bac31ca2">workq</a>                        : 16;
<a name="l10167"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn56xx.html#a0f9cd4ce5345d1f9c6e0f1fcaa0ef395">10167</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn56xx.html#a0f9cd4ce5345d1f9c6e0f1fcaa0ef395">gpio</a>                         : 16;
<a name="l10168"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn56xx.html#abcbb57df1f9bd89292c48a46a81eb04e">10168</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn56xx.html#abcbb57df1f9bd89292c48a46a81eb04e">mbox</a>                         : 2;
<a name="l10169"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn56xx.html#a34d4e19d9eb47ac105cc59eb7dee40f2">10169</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn56xx.html#a34d4e19d9eb47ac105cc59eb7dee40f2">uart</a>                         : 2;
<a name="l10170"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn56xx.html#a3ffd67c7b5d3ac2fe1dc2b2711b1bb30">10170</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn56xx.html#a3ffd67c7b5d3ac2fe1dc2b2711b1bb30">pci_int</a>                      : 4;
<a name="l10171"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn56xx.html#aa615e9cf42c22f32c89495712ccb63bf">10171</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn56xx.html#aa615e9cf42c22f32c89495712ccb63bf">pci_msi</a>                      : 4;
<a name="l10172"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn56xx.html#a1d8ba163de454446916c6617ba2daa54">10172</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn56xx.html#a1d8ba163de454446916c6617ba2daa54">wdog_sum</a>                     : 1;
<a name="l10173"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn56xx.html#afb6ce7c7c3826b4ad0455880c2543721">10173</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn56xx.html#afb6ce7c7c3826b4ad0455880c2543721">twsi</a>                         : 1;
<a name="l10174"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn56xx.html#aef87b0b8ddc9bd87ed6bdbd45382e4f7">10174</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn56xx.html#aef87b0b8ddc9bd87ed6bdbd45382e4f7">rml</a>                          : 1;
<a name="l10175"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn56xx.html#a51f73dc747367817f730466df4fe3e94">10175</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn56xx.html#a51f73dc747367817f730466df4fe3e94">trace</a>                        : 1;
<a name="l10176"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn56xx.html#a8dccd5528d158a1025d9a955894ec54a">10176</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn56xx.html#a8dccd5528d158a1025d9a955894ec54a">gmx_drp</a>                      : 2;
<a name="l10177"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn56xx.html#ae1f7c160d4e1bb5207282e2741c7dc12">10177</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn56xx.html#ae1f7c160d4e1bb5207282e2741c7dc12">ipd_drp</a>                      : 1;
<a name="l10178"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn56xx.html#a97035e1a8f7dba81ded2c30c037685bc">10178</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn56xx.html#a97035e1a8f7dba81ded2c30c037685bc">key_zero</a>                     : 1;
<a name="l10179"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn56xx.html#ab6beb8b601f382d3e0d475740fb5f892">10179</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn56xx.html#ab6beb8b601f382d3e0d475740fb5f892">timer</a>                        : 4;
<a name="l10180"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn56xx.html#aa59cf6710937d6b233cc453c9d2ff577">10180</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn56xx.html#aa59cf6710937d6b233cc453c9d2ff577">usb</a>                          : 1;
<a name="l10181"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn56xx.html#a788cf3307196078f586c37dcbb054c6c">10181</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn56xx.html#a788cf3307196078f586c37dcbb054c6c">reserved_57_58</a>               : 2;
<a name="l10182"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn56xx.html#a4218cfe584d444e98d288d2f621f8263">10182</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn56xx.html#a4218cfe584d444e98d288d2f621f8263">twsi2</a>                        : 1;
<a name="l10183"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn56xx.html#a8668287b7df8dc891a9c55c42fdc53f0">10183</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn56xx.html#a8668287b7df8dc891a9c55c42fdc53f0">powiq</a>                        : 1;
<a name="l10184"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn56xx.html#ae3ec491988b48ec71d5dbd3045114477">10184</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn56xx.html#ae3ec491988b48ec71d5dbd3045114477">ipdppthr</a>                     : 1;
<a name="l10185"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn56xx.html#aa7d6e60cb2f78563cca3a7b9673faa1f">10185</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn56xx.html#aa7d6e60cb2f78563cca3a7b9673faa1f">mii</a>                          : 1;
<a name="l10186"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn56xx.html#a0529386b8bd7ad1ce0f2e046fcece30a">10186</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn56xx.html#a0529386b8bd7ad1ce0f2e046fcece30a">bootdma</a>                      : 1;
<a name="l10187"></a>10187 <span class="preprocessor">#endif</span>
<a name="l10188"></a>10188 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__sum0.html#ab2467209c48b7cde4392e3a3b4f599a8">cn56xx</a>;
<a name="l10189"></a><a class="code" href="unioncvmx__ciu__intx__sum0.html#a36cd1f8b65da988beb23cd22350d8eb4">10189</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn56xx.html">cvmx_ciu_intx_sum0_cn56xx</a>      <a class="code" href="unioncvmx__ciu__intx__sum0.html#a36cd1f8b65da988beb23cd22350d8eb4">cn56xxp1</a>;
<a name="l10190"></a><a class="code" href="unioncvmx__ciu__intx__sum0.html#a050cc90fd103c9875020511703219c2b">10190</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn38xx.html">cvmx_ciu_intx_sum0_cn38xx</a>      <a class="code" href="unioncvmx__ciu__intx__sum0.html#a050cc90fd103c9875020511703219c2b">cn58xx</a>;
<a name="l10191"></a><a class="code" href="unioncvmx__ciu__intx__sum0.html#a3075781aa00ad7eadee756693bbd87f1">10191</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn38xx.html">cvmx_ciu_intx_sum0_cn38xx</a>      <a class="code" href="unioncvmx__ciu__intx__sum0.html#a3075781aa00ad7eadee756693bbd87f1">cn58xxp1</a>;
<a name="l10192"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn61xx.html">10192</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn61xx.html">cvmx_ciu_intx_sum0_cn61xx</a> {
<a name="l10193"></a>10193 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10194"></a>10194 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn61xx.html#ae59e9b817fa767605dd9b58307cbff41">bootdma</a>                      : 1;  <span class="comment">/**&lt; Boot bus DMA engines Interrupt</span>
<a name="l10195"></a>10195 <span class="comment">                                                         See MIO_BOOT_DMA_INT*, MIO_NDF_DMA_INT */</span>
<a name="l10196"></a>10196     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn61xx.html#a50f87c539245c35d9e587872f121b4e2">mii</a>                          : 1;  <span class="comment">/**&lt; RGMII/MIX Interface 0 Interrupt</span>
<a name="l10197"></a>10197 <span class="comment">                                                         See MIX0_ISR */</span>
<a name="l10198"></a>10198     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn61xx.html#a995600772cc65606b8f6a822b7504e4d">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; IPD per-port counter threshold interrupt</span>
<a name="l10199"></a>10199 <span class="comment">                                                         See IPD_PORT_QOS_INT* */</span>
<a name="l10200"></a>10200     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn61xx.html#a21ee21884cf8fb0e2d8639157d08f464">powiq</a>                        : 1;  <span class="comment">/**&lt; POW IQ interrupt</span>
<a name="l10201"></a>10201 <span class="comment">                                                         See POW_IQ_INT */</span>
<a name="l10202"></a>10202     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn61xx.html#a124ae2947f71bcce64125e5caca24f5e">twsi2</a>                        : 1;  <span class="comment">/**&lt; 2nd TWSI Interrupt</span>
<a name="l10203"></a>10203 <span class="comment">                                                         See MIO_TWS1_INT */</span>
<a name="l10204"></a>10204     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn61xx.html#af7600c33b16e5b5ceb54e2640bcaa895">mpi</a>                          : 1;  <span class="comment">/**&lt; MPI/SPI interrupt, Set when MPI transaction</span>
<a name="l10205"></a>10205 <span class="comment">                                                         finished, see MPI_CFG[INT_ENA] and MPI_STS[BUSY] */</span>
<a name="l10206"></a>10206     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn61xx.html#a44079a9f3cd11452db5f6e5cb41f8ad6">pcm</a>                          : 1;  <span class="comment">/**&lt; PCM/TDM interrupt */</span>
<a name="l10207"></a>10207     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn61xx.html#af599be5a318f50049e6b8bcc9050805a">usb</a>                          : 1;  <span class="comment">/**&lt; USB EHCI or OHCI Interrupt</span>
<a name="l10208"></a>10208 <span class="comment">                                                         See UAHC0_EHCI_USBSTS UAHC0_OHCI0_HCINTERRUPTSTATUS */</span>
<a name="l10209"></a>10209     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn61xx.html#aa9f371edf7e811934f93b2774e096c5b">timer</a>                        : 4;  <span class="comment">/**&lt; General timer 0-3 interrupts.</span>
<a name="l10210"></a>10210 <span class="comment">                                                         When CIU_TIM_MULTI_CAST[EN] == 0, this interrupt is</span>
<a name="l10211"></a>10211 <span class="comment">                                                         common for all PP/IRQs, writing &apos;1&apos; to any PP/IRQ</span>
<a name="l10212"></a>10212 <span class="comment">                                                         will clear all TIMERx(x=0..9) interrupts.</span>
<a name="l10213"></a>10213 <span class="comment">                                                         When CIU_TIM_MULTI_CAST[EN] == 1, TIMERx(x=0..9)</span>
<a name="l10214"></a>10214 <span class="comment">                                                         are set at the same time, but clearing are based on</span>
<a name="l10215"></a>10215 <span class="comment">                                                         per cnMIPS core. See CIU_TIM_MULTI_CAST for detail.</span>
<a name="l10216"></a>10216 <span class="comment">                                                         The combination of this field and the</span>
<a name="l10217"></a>10217 <span class="comment">                                                         CIU_SUM2_*[TIMER] field implement all 10 CIU_TIM*</span>
<a name="l10218"></a>10218 <span class="comment">                                                         interrupts. */</span>
<a name="l10219"></a>10219     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn61xx.html#a8c8d05ad8cefef52120718218789d9da">sum2</a>                         : 1;  <span class="comment">/**&lt; SUM2&amp;EN2 SUMMARY bit</span>
<a name="l10220"></a>10220 <span class="comment">                                                         This read-only bit reads as a one whenever any</span>
<a name="l10221"></a>10221 <span class="comment">                                                         CIU_SUM2_PPX_IPx (CIU_SUM2_IOX_INT)  bit is set</span>
<a name="l10222"></a>10222 <span class="comment">                                                         and corresponding enable bit in CIU_EN2_PPX_IPx</span>
<a name="l10223"></a>10223 <span class="comment">                                                         (CIU_EN2_IOX_INT) is set.</span>
<a name="l10224"></a>10224 <span class="comment">                                                         Note that SUM2 only summarizes the SUM2/EN2</span>
<a name="l10225"></a>10225 <span class="comment">                                                         result and does not have a corresponding enable</span>
<a name="l10226"></a>10226 <span class="comment">                                                         bit, so does not directly contribute to</span>
<a name="l10227"></a>10227 <span class="comment">                                                         interrupts. */</span>
<a name="l10228"></a>10228     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn61xx.html#a8c3a0b0e2391e8f649c8c4adb07f46d2">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; IPD QOS packet drop interrupt</span>
<a name="l10229"></a>10229 <span class="comment">                                                         Set any time PIP/IPD drops a packet */</span>
<a name="l10230"></a>10230     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn61xx.html#ae5671434571c4077fd0ea32574eb2e66">gmx_drp</a>                      : 2;  <span class="comment">/**&lt; GMX0/1 packet drop interrupt</span>
<a name="l10231"></a>10231 <span class="comment">                                                         Set any time corresponding GMX0/1 drops a packet */</span>
<a name="l10232"></a>10232     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn61xx.html#a664744c635f5a8c7272e0760b08d89a6">trace</a>                        : 1;  <span class="comment">/**&lt; Trace buffer interrupt</span>
<a name="l10233"></a>10233 <span class="comment">                                                         See TRA_INT_STATUS */</span>
<a name="l10234"></a>10234     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn61xx.html#af7d29661b4338405f335aa8f63ac0d3f">rml</a>                          : 1;  <span class="comment">/**&lt; RML Interrupt</span>
<a name="l10235"></a>10235 <span class="comment">                                                         This interrupt will assert if any bit within</span>
<a name="l10236"></a>10236 <span class="comment">                                                         CIU_BLOCK_INT is asserted. */</span>
<a name="l10237"></a>10237     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn61xx.html#a7d93dc7927fb03f9fd162f0312544a65">twsi</a>                         : 1;  <span class="comment">/**&lt; TWSI Interrupt</span>
<a name="l10238"></a>10238 <span class="comment">                                                         See MIO_TWS0_INT */</span>
<a name="l10239"></a>10239     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn61xx.html#a73a777ccde97a8655444b3283f431c4a">wdog_sum</a>                     : 1;  <span class="comment">/**&lt; SUM1&amp;EN1 summary bit</span>
<a name="l10240"></a>10240 <span class="comment">                                                         This read-only bit reads as a one whenever any</span>
<a name="l10241"></a>10241 <span class="comment">                                                         CIU_SUM1_PPX_IPx (CIU_SUM1_IOX_INT)  bit is set</span>
<a name="l10242"></a>10242 <span class="comment">                                                         and corresponding enable bit in CIU_INTx_EN is set</span>
<a name="l10243"></a>10243 <span class="comment">                                                         PPs use CIU_INTx_SUM0 where x=0-7</span>
<a name="l10244"></a>10244 <span class="comment">                                                         PCIe uses the CIU_INTx_SUM0 where x=32-33.</span>
<a name="l10245"></a>10245 <span class="comment">                                                         Note that WDOG_SUM only summarizes the SUM1/EN1</span>
<a name="l10246"></a>10246 <span class="comment">                                                         result and does not have a corresponding enable</span>
<a name="l10247"></a>10247 <span class="comment">                                                         bit, so does not directly contribute to</span>
<a name="l10248"></a>10248 <span class="comment">                                                         interrupts. */</span>
<a name="l10249"></a>10249     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn61xx.html#a2382aa8f2e951b4e0deeba8f578514e4">pci_msi</a>                      : 4;  <span class="comment">/**&lt; PCIe MSI</span>
<a name="l10250"></a>10250 <span class="comment">                                                         See SLI_MSI_RCVn for bit &lt;40+n&gt; */</span>
<a name="l10251"></a>10251     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn61xx.html#a1ea704b8e92db069c54a0569cedc3717">pci_int</a>                      : 4;  <span class="comment">/**&lt; PCIe INTA/B/C/D</span>
<a name="l10252"></a>10252 <span class="comment">                                                         Refer to &quot;Receiving Emulated INTA/INTB/</span>
<a name="l10253"></a>10253 <span class="comment">                                                         INTC/INTD&quot; in the SLI chapter of the spec</span>
<a name="l10254"></a>10254 <span class="comment">                                                         PCI_INT&lt;3&gt; = INTD</span>
<a name="l10255"></a>10255 <span class="comment">                                                         PCI_INT&lt;2&gt; = INTC</span>
<a name="l10256"></a>10256 <span class="comment">                                                         PCI_INT&lt;1&gt; = INTB</span>
<a name="l10257"></a>10257 <span class="comment">                                                         PCI_INT&lt;0&gt; = INTA */</span>
<a name="l10258"></a>10258     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn61xx.html#ad20ee45b7a70dbeefb9427cc41e0d6fe">uart</a>                         : 2;  <span class="comment">/**&lt; Two UART interrupts</span>
<a name="l10259"></a>10259 <span class="comment">                                                         See MIO_UARTn_IIR[IID] for bit &lt;34+n&gt; */</span>
<a name="l10260"></a>10260     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn61xx.html#a934a66e08215dbfc984cf121b1b9ba93">mbox</a>                         : 2;  <span class="comment">/**&lt; Two mailbox interrupts for entries 0-11</span>
<a name="l10261"></a>10261 <span class="comment">                                                          [33] is the or of &lt;31:16&gt;</span>
<a name="l10262"></a>10262 <span class="comment">                                                          [32] is the or of &lt;15:0&gt;</span>
<a name="l10263"></a>10263 <span class="comment">                                                         Two PCIe internal interrupts for entries 32-33</span>
<a name="l10264"></a>10264 <span class="comment">                                                          which equal CIU_PCI_INTA[INT] */</span>
<a name="l10265"></a>10265     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn61xx.html#aaaf56b2e0ed9d06e51dfd8757d76fe89">gpio</a>                         : 16; <span class="comment">/**&lt; 16 GPIO interrupts</span>
<a name="l10266"></a>10266 <span class="comment">                                                         When GPIO_MULTI_CAST[EN] == 1</span>
<a name="l10267"></a>10267 <span class="comment">                                                         Write 1 to clear either the per PP or common GPIO</span>
<a name="l10268"></a>10268 <span class="comment">                                                         edge-triggered interrupts,depending on mode.</span>
<a name="l10269"></a>10269 <span class="comment">                                                         See GPIO_MULTI_CAST for all details.</span>
<a name="l10270"></a>10270 <span class="comment">                                                         When GPIO_MULTI_CAST[EN] == 0</span>
<a name="l10271"></a>10271 <span class="comment">                                                         Read Only, retain the same behavior as o63. */</span>
<a name="l10272"></a>10272     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn61xx.html#ad0dd707bba97347f7d071c67dba5e40c">workq</a>                        : 16; <span class="comment">/**&lt; 16 work queue interrupts</span>
<a name="l10273"></a>10273 <span class="comment">                                                         See POW_WQ_INT[WQ_INT]</span>
<a name="l10274"></a>10274 <span class="comment">                                                          1 bit/group. A copy of the R/W1C bit in the POW. */</span>
<a name="l10275"></a>10275 <span class="preprocessor">#else</span>
<a name="l10276"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn61xx.html#ad0dd707bba97347f7d071c67dba5e40c">10276</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn61xx.html#ad0dd707bba97347f7d071c67dba5e40c">workq</a>                        : 16;
<a name="l10277"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn61xx.html#aaaf56b2e0ed9d06e51dfd8757d76fe89">10277</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn61xx.html#aaaf56b2e0ed9d06e51dfd8757d76fe89">gpio</a>                         : 16;
<a name="l10278"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn61xx.html#a934a66e08215dbfc984cf121b1b9ba93">10278</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn61xx.html#a934a66e08215dbfc984cf121b1b9ba93">mbox</a>                         : 2;
<a name="l10279"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn61xx.html#ad20ee45b7a70dbeefb9427cc41e0d6fe">10279</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn61xx.html#ad20ee45b7a70dbeefb9427cc41e0d6fe">uart</a>                         : 2;
<a name="l10280"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn61xx.html#a1ea704b8e92db069c54a0569cedc3717">10280</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn61xx.html#a1ea704b8e92db069c54a0569cedc3717">pci_int</a>                      : 4;
<a name="l10281"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn61xx.html#a2382aa8f2e951b4e0deeba8f578514e4">10281</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn61xx.html#a2382aa8f2e951b4e0deeba8f578514e4">pci_msi</a>                      : 4;
<a name="l10282"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn61xx.html#a73a777ccde97a8655444b3283f431c4a">10282</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn61xx.html#a73a777ccde97a8655444b3283f431c4a">wdog_sum</a>                     : 1;
<a name="l10283"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn61xx.html#a7d93dc7927fb03f9fd162f0312544a65">10283</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn61xx.html#a7d93dc7927fb03f9fd162f0312544a65">twsi</a>                         : 1;
<a name="l10284"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn61xx.html#af7d29661b4338405f335aa8f63ac0d3f">10284</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn61xx.html#af7d29661b4338405f335aa8f63ac0d3f">rml</a>                          : 1;
<a name="l10285"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn61xx.html#a664744c635f5a8c7272e0760b08d89a6">10285</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn61xx.html#a664744c635f5a8c7272e0760b08d89a6">trace</a>                        : 1;
<a name="l10286"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn61xx.html#ae5671434571c4077fd0ea32574eb2e66">10286</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn61xx.html#ae5671434571c4077fd0ea32574eb2e66">gmx_drp</a>                      : 2;
<a name="l10287"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn61xx.html#a8c3a0b0e2391e8f649c8c4adb07f46d2">10287</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn61xx.html#a8c3a0b0e2391e8f649c8c4adb07f46d2">ipd_drp</a>                      : 1;
<a name="l10288"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn61xx.html#a8c8d05ad8cefef52120718218789d9da">10288</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn61xx.html#a8c8d05ad8cefef52120718218789d9da">sum2</a>                         : 1;
<a name="l10289"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn61xx.html#aa9f371edf7e811934f93b2774e096c5b">10289</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn61xx.html#aa9f371edf7e811934f93b2774e096c5b">timer</a>                        : 4;
<a name="l10290"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn61xx.html#af599be5a318f50049e6b8bcc9050805a">10290</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn61xx.html#af599be5a318f50049e6b8bcc9050805a">usb</a>                          : 1;
<a name="l10291"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn61xx.html#a44079a9f3cd11452db5f6e5cb41f8ad6">10291</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn61xx.html#a44079a9f3cd11452db5f6e5cb41f8ad6">pcm</a>                          : 1;
<a name="l10292"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn61xx.html#af7600c33b16e5b5ceb54e2640bcaa895">10292</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn61xx.html#af7600c33b16e5b5ceb54e2640bcaa895">mpi</a>                          : 1;
<a name="l10293"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn61xx.html#a124ae2947f71bcce64125e5caca24f5e">10293</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn61xx.html#a124ae2947f71bcce64125e5caca24f5e">twsi2</a>                        : 1;
<a name="l10294"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn61xx.html#a21ee21884cf8fb0e2d8639157d08f464">10294</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn61xx.html#a21ee21884cf8fb0e2d8639157d08f464">powiq</a>                        : 1;
<a name="l10295"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn61xx.html#a995600772cc65606b8f6a822b7504e4d">10295</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn61xx.html#a995600772cc65606b8f6a822b7504e4d">ipdppthr</a>                     : 1;
<a name="l10296"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn61xx.html#a50f87c539245c35d9e587872f121b4e2">10296</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn61xx.html#a50f87c539245c35d9e587872f121b4e2">mii</a>                          : 1;
<a name="l10297"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn61xx.html#ae59e9b817fa767605dd9b58307cbff41">10297</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn61xx.html#ae59e9b817fa767605dd9b58307cbff41">bootdma</a>                      : 1;
<a name="l10298"></a>10298 <span class="preprocessor">#endif</span>
<a name="l10299"></a>10299 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__sum0.html#a4a00d3e3b1e16d763bc73fa84c09911d">cn61xx</a>;
<a name="l10300"></a><a class="code" href="unioncvmx__ciu__intx__sum0.html#af88071b3d0b3659c280504b9eeeacd65">10300</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn52xx.html">cvmx_ciu_intx_sum0_cn52xx</a>      <a class="code" href="unioncvmx__ciu__intx__sum0.html#af88071b3d0b3659c280504b9eeeacd65">cn63xx</a>;
<a name="l10301"></a><a class="code" href="unioncvmx__ciu__intx__sum0.html#ab347ee95db536444c1dc441be47b1ba5">10301</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn52xx.html">cvmx_ciu_intx_sum0_cn52xx</a>      <a class="code" href="unioncvmx__ciu__intx__sum0.html#ab347ee95db536444c1dc441be47b1ba5">cn63xxp1</a>;
<a name="l10302"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn66xx.html">10302</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn66xx.html">cvmx_ciu_intx_sum0_cn66xx</a> {
<a name="l10303"></a>10303 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10304"></a>10304 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn66xx.html#ae3b533849107105660870a3b7db72f8d">bootdma</a>                      : 1;  <span class="comment">/**&lt; Boot bus DMA engines Interrupt</span>
<a name="l10305"></a>10305 <span class="comment">                                                         See MIO_BOOT_DMA_INT*, MIO_NDF_DMA_INT */</span>
<a name="l10306"></a>10306     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn66xx.html#a051895e92b91d1c635373978129cb7e7">mii</a>                          : 1;  <span class="comment">/**&lt; RGMII/MII/MIX Interface 0 Interrupt</span>
<a name="l10307"></a>10307 <span class="comment">                                                         See MIX0_ISR */</span>
<a name="l10308"></a>10308     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn66xx.html#a4a5a4ce5f03adee819babd5cf037bdb3">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; IPD per-port counter threshold interrupt</span>
<a name="l10309"></a>10309 <span class="comment">                                                         See IPD_PORT_QOS_INT* */</span>
<a name="l10310"></a>10310     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn66xx.html#a6ff723275d3d879741730e43fc4d2887">powiq</a>                        : 1;  <span class="comment">/**&lt; POW IQ interrupt</span>
<a name="l10311"></a>10311 <span class="comment">                                                         See POW_IQ_INT */</span>
<a name="l10312"></a>10312     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn66xx.html#a7e7206b79ff734cdfb510e949e28acb6">twsi2</a>                        : 1;  <span class="comment">/**&lt; 2nd TWSI Interrupt</span>
<a name="l10313"></a>10313 <span class="comment">                                                         See MIO_TWS1_INT */</span>
<a name="l10314"></a>10314     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn66xx.html#ab2a9ebb245e293060cd3e43f5cf9c4c2">mpi</a>                          : 1;  <span class="comment">/**&lt; MPI/SPI interrupt, Set when MPI transaction</span>
<a name="l10315"></a>10315 <span class="comment">                                                         finished, see MPI_CFG[INT_ENA] and MPI_STS[BUSY] */</span>
<a name="l10316"></a>10316     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn66xx.html#a908364f6d112d3f1306c88cf851a51aa">reserved_57_57</a>               : 1;
<a name="l10317"></a>10317     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn66xx.html#ae939b5ce2ea50f2fc8c416d563c2e0b4">usb</a>                          : 1;  <span class="comment">/**&lt; USB EHCI or OHCI Interrupt</span>
<a name="l10318"></a>10318 <span class="comment">                                                         See UAHC0_EHCI_USBSTS UAHC0_OHCI0_HCINTERRUPTSTATUS */</span>
<a name="l10319"></a>10319     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn66xx.html#a08654548823a227a8b2ad71a2c056f88">timer</a>                        : 4;  <span class="comment">/**&lt; General timer 0-3 interrupts.</span>
<a name="l10320"></a>10320 <span class="comment">                                                         Prior to pass 1.2 or</span>
<a name="l10321"></a>10321 <span class="comment">                                                          when CIU_TIM_MULTI_CAST[EN]==0, this interrupt is</span>
<a name="l10322"></a>10322 <span class="comment">                                                          common for all PP/IRQs, writing &apos;1&apos; to any PP/IRQ</span>
<a name="l10323"></a>10323 <span class="comment">                                                          will clear all TIMERx(x=0..9) interrupts.</span>
<a name="l10324"></a>10324 <span class="comment">                                                         When CIU_TIM_MULTI_CAST[EN] == 1, TIMERx(x=0..9)</span>
<a name="l10325"></a>10325 <span class="comment">                                                          are set at the same time, but clearing is per</span>
<a name="l10326"></a>10326 <span class="comment">                                                          cnMIPS core. See CIU_TIM_MULTI_CAST for detail.</span>
<a name="l10327"></a>10327 <span class="comment">                                                         The combination of this field and the</span>
<a name="l10328"></a>10328 <span class="comment">                                                         CIU_SUM2_*[TIMER] field implement all 10 CIU_TIM*</span>
<a name="l10329"></a>10329 <span class="comment">                                                         interrupts. */</span>
<a name="l10330"></a>10330     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn66xx.html#a466fdae4a8b7923969750b9de4d4804a">sum2</a>                         : 1;  <span class="comment">/**&lt; SUM2&amp;EN2 SUMMARY bit</span>
<a name="l10331"></a>10331 <span class="comment">                                                          In pass 1.2 and subsequent passes,</span>
<a name="l10332"></a>10332 <span class="comment">                                                          this read-only bit reads as a one whenever any</span>
<a name="l10333"></a>10333 <span class="comment">                                                          CIU_SUM2_PPX_IPx (CIU_SUM2_IOX_INT)  bit is set</span>
<a name="l10334"></a>10334 <span class="comment">                                                          and corresponding enable bit in CIU_EN2_PPX_IPx</span>
<a name="l10335"></a>10335 <span class="comment">                                                          (CIU_EN2_IOX_INT) is set.</span>
<a name="l10336"></a>10336 <span class="comment">                                                          Note that SUM2 only summarizes the SUM2/EN2</span>
<a name="l10337"></a>10337 <span class="comment">                                                          result and does not have a corresponding enable</span>
<a name="l10338"></a>10338 <span class="comment">                                                          bit, so does not directly contribute to</span>
<a name="l10339"></a>10339 <span class="comment">                                                          interrupts.</span>
<a name="l10340"></a>10340 <span class="comment">                                                         Prior to pass 1.2, SUM2 did not exist and this</span>
<a name="l10341"></a>10341 <span class="comment">                                                          bit reads as zero. */</span>
<a name="l10342"></a>10342     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn66xx.html#a8489d672afdac68feb33775bbee01705">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; IPD QOS packet drop interrupt</span>
<a name="l10343"></a>10343 <span class="comment">                                                         Set any time PIP/IPD drops a packet */</span>
<a name="l10344"></a>10344     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn66xx.html#a78237fc960582769b8b5241e2d6aa770">gmx_drp</a>                      : 2;  <span class="comment">/**&lt; GMX0/1 packet drop interrupt</span>
<a name="l10345"></a>10345 <span class="comment">                                                         Set any time corresponding GMX0/1 drops a packet */</span>
<a name="l10346"></a>10346     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn66xx.html#a6e24a024bca1b9e0b4f03d0961155199">trace</a>                        : 1;  <span class="comment">/**&lt; Trace buffer interrupt</span>
<a name="l10347"></a>10347 <span class="comment">                                                         See TRA_INT_STATUS */</span>
<a name="l10348"></a>10348     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn66xx.html#a3642bb2474f8df55b96ad0d20670ec4f">rml</a>                          : 1;  <span class="comment">/**&lt; RML Interrupt</span>
<a name="l10349"></a>10349 <span class="comment">                                                         This interrupt will assert if any bit within</span>
<a name="l10350"></a>10350 <span class="comment">                                                         CIU_BLOCK_INT is asserted. */</span>
<a name="l10351"></a>10351     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn66xx.html#a3d32d68095aab6a77ae28f2aab052e86">twsi</a>                         : 1;  <span class="comment">/**&lt; TWSI Interrupt</span>
<a name="l10352"></a>10352 <span class="comment">                                                         See MIO_TWS0_INT */</span>
<a name="l10353"></a>10353     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn66xx.html#abf5aec0386c8ff16bc0790fd784729df">wdog_sum</a>                     : 1;  <span class="comment">/**&lt; SUM1&amp;EN1 summary bit</span>
<a name="l10354"></a>10354 <span class="comment">                                                         This read-only bit reads as a one whenever any</span>
<a name="l10355"></a>10355 <span class="comment">                                                         CIU_SUM1_PPX_IPx (CIU_SUM1_IOX_INT)  bit is set</span>
<a name="l10356"></a>10356 <span class="comment">                                                         and corresponding enable bit in CIU_INTx_EN is set</span>
<a name="l10357"></a>10357 <span class="comment">                                                         PPs use CIU_INTx_SUM0 where x=0-19</span>
<a name="l10358"></a>10358 <span class="comment">                                                         PCIe/sRIO uses the CIU_INTx_SUM0 where x=32-33.</span>
<a name="l10359"></a>10359 <span class="comment">                                                         Note that WDOG_SUM only summarizes the SUM1/EN1</span>
<a name="l10360"></a>10360 <span class="comment">                                                         result and does not have a corresponding enable</span>
<a name="l10361"></a>10361 <span class="comment">                                                         bit, so does not directly contribute to</span>
<a name="l10362"></a>10362 <span class="comment">                                                         interrupts. */</span>
<a name="l10363"></a>10363     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn66xx.html#a3fc5fde80d4a9e21cbcf12bf9f674860">pci_msi</a>                      : 4;  <span class="comment">/**&lt; PCIe/sRIO MSI</span>
<a name="l10364"></a>10364 <span class="comment">                                                         See SLI_MSI_RCVn for bit &lt;40+n&gt; */</span>
<a name="l10365"></a>10365     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn66xx.html#a92a5970f05ab22ff012c14b10c902c55">pci_int</a>                      : 4;  <span class="comment">/**&lt; PCIe INTA/B/C/D</span>
<a name="l10366"></a>10366 <span class="comment">                                                         Refer to &quot;Receiving Emulated INTA/INTB/</span>
<a name="l10367"></a>10367 <span class="comment">                                                         INTC/INTD&quot; in the SLI chapter of the spec</span>
<a name="l10368"></a>10368 <span class="comment">                                                         PCI_INT&lt;3&gt; = INTD</span>
<a name="l10369"></a>10369 <span class="comment">                                                         PCI_INT&lt;2&gt; = INTC</span>
<a name="l10370"></a>10370 <span class="comment">                                                         PCI_INT&lt;1&gt; = INTB</span>
<a name="l10371"></a>10371 <span class="comment">                                                         PCI_INT&lt;0&gt; = INTA */</span>
<a name="l10372"></a>10372     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn66xx.html#a325c43c8415d7ad1f060797c1a3a4fcd">uart</a>                         : 2;  <span class="comment">/**&lt; Two UART interrupts</span>
<a name="l10373"></a>10373 <span class="comment">                                                         See MIO_UARTn_IIR[IID] for bit &lt;34+n&gt; */</span>
<a name="l10374"></a>10374     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn66xx.html#a475727b75161acaa57712246fe1a4729">mbox</a>                         : 2;  <span class="comment">/**&lt; Two mailbox interrupts for entries 0-11</span>
<a name="l10375"></a>10375 <span class="comment">                                                          [33] is the or of &lt;31:16&gt;</span>
<a name="l10376"></a>10376 <span class="comment">                                                          [32] is the or of &lt;15:0&gt;</span>
<a name="l10377"></a>10377 <span class="comment">                                                         Two PCIe/sRIO internal interrupts for entries 32-33</span>
<a name="l10378"></a>10378 <span class="comment">                                                          which equal CIU_PCI_INTA[INT] */</span>
<a name="l10379"></a>10379     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn66xx.html#aa4d5944c2f1417cffc24ad820c4839f6">gpio</a>                         : 16; <span class="comment">/**&lt; 16 GPIO interrupts */</span>
<a name="l10380"></a>10380     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn66xx.html#aa5c80be541e467c0ec4333488de966f7">workq</a>                        : 16; <span class="comment">/**&lt; 16 work queue interrupts</span>
<a name="l10381"></a>10381 <span class="comment">                                                         See POW_WQ_INT[WQ_INT]</span>
<a name="l10382"></a>10382 <span class="comment">                                                          1 bit/group. A copy of the R/W1C bit in the POW. */</span>
<a name="l10383"></a>10383 <span class="preprocessor">#else</span>
<a name="l10384"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn66xx.html#aa5c80be541e467c0ec4333488de966f7">10384</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn66xx.html#aa5c80be541e467c0ec4333488de966f7">workq</a>                        : 16;
<a name="l10385"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn66xx.html#aa4d5944c2f1417cffc24ad820c4839f6">10385</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn66xx.html#aa4d5944c2f1417cffc24ad820c4839f6">gpio</a>                         : 16;
<a name="l10386"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn66xx.html#a475727b75161acaa57712246fe1a4729">10386</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn66xx.html#a475727b75161acaa57712246fe1a4729">mbox</a>                         : 2;
<a name="l10387"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn66xx.html#a325c43c8415d7ad1f060797c1a3a4fcd">10387</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn66xx.html#a325c43c8415d7ad1f060797c1a3a4fcd">uart</a>                         : 2;
<a name="l10388"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn66xx.html#a92a5970f05ab22ff012c14b10c902c55">10388</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn66xx.html#a92a5970f05ab22ff012c14b10c902c55">pci_int</a>                      : 4;
<a name="l10389"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn66xx.html#a3fc5fde80d4a9e21cbcf12bf9f674860">10389</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn66xx.html#a3fc5fde80d4a9e21cbcf12bf9f674860">pci_msi</a>                      : 4;
<a name="l10390"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn66xx.html#abf5aec0386c8ff16bc0790fd784729df">10390</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn66xx.html#abf5aec0386c8ff16bc0790fd784729df">wdog_sum</a>                     : 1;
<a name="l10391"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn66xx.html#a3d32d68095aab6a77ae28f2aab052e86">10391</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn66xx.html#a3d32d68095aab6a77ae28f2aab052e86">twsi</a>                         : 1;
<a name="l10392"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn66xx.html#a3642bb2474f8df55b96ad0d20670ec4f">10392</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn66xx.html#a3642bb2474f8df55b96ad0d20670ec4f">rml</a>                          : 1;
<a name="l10393"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn66xx.html#a6e24a024bca1b9e0b4f03d0961155199">10393</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn66xx.html#a6e24a024bca1b9e0b4f03d0961155199">trace</a>                        : 1;
<a name="l10394"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn66xx.html#a78237fc960582769b8b5241e2d6aa770">10394</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn66xx.html#a78237fc960582769b8b5241e2d6aa770">gmx_drp</a>                      : 2;
<a name="l10395"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn66xx.html#a8489d672afdac68feb33775bbee01705">10395</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn66xx.html#a8489d672afdac68feb33775bbee01705">ipd_drp</a>                      : 1;
<a name="l10396"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn66xx.html#a466fdae4a8b7923969750b9de4d4804a">10396</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn66xx.html#a466fdae4a8b7923969750b9de4d4804a">sum2</a>                         : 1;
<a name="l10397"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn66xx.html#a08654548823a227a8b2ad71a2c056f88">10397</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn66xx.html#a08654548823a227a8b2ad71a2c056f88">timer</a>                        : 4;
<a name="l10398"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn66xx.html#ae939b5ce2ea50f2fc8c416d563c2e0b4">10398</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn66xx.html#ae939b5ce2ea50f2fc8c416d563c2e0b4">usb</a>                          : 1;
<a name="l10399"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn66xx.html#a908364f6d112d3f1306c88cf851a51aa">10399</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn66xx.html#a908364f6d112d3f1306c88cf851a51aa">reserved_57_57</a>               : 1;
<a name="l10400"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn66xx.html#ab2a9ebb245e293060cd3e43f5cf9c4c2">10400</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn66xx.html#ab2a9ebb245e293060cd3e43f5cf9c4c2">mpi</a>                          : 1;
<a name="l10401"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn66xx.html#a7e7206b79ff734cdfb510e949e28acb6">10401</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn66xx.html#a7e7206b79ff734cdfb510e949e28acb6">twsi2</a>                        : 1;
<a name="l10402"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn66xx.html#a6ff723275d3d879741730e43fc4d2887">10402</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn66xx.html#a6ff723275d3d879741730e43fc4d2887">powiq</a>                        : 1;
<a name="l10403"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn66xx.html#a4a5a4ce5f03adee819babd5cf037bdb3">10403</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn66xx.html#a4a5a4ce5f03adee819babd5cf037bdb3">ipdppthr</a>                     : 1;
<a name="l10404"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn66xx.html#a051895e92b91d1c635373978129cb7e7">10404</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn66xx.html#a051895e92b91d1c635373978129cb7e7">mii</a>                          : 1;
<a name="l10405"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn66xx.html#ae3b533849107105660870a3b7db72f8d">10405</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn66xx.html#ae3b533849107105660870a3b7db72f8d">bootdma</a>                      : 1;
<a name="l10406"></a>10406 <span class="preprocessor">#endif</span>
<a name="l10407"></a>10407 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__sum0.html#a54fe53b3c9554796fcd163a32b36c4b0">cn66xx</a>;
<a name="l10408"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn70xx.html">10408</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn70xx.html">cvmx_ciu_intx_sum0_cn70xx</a> {
<a name="l10409"></a>10409 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10410"></a>10410 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn70xx.html#ae0dac6d771a529c4c01c1e2652724ae6">bootdma</a>                      : 1;  <span class="comment">/**&lt; Boot bus DMA engines Interrupt</span>
<a name="l10411"></a>10411 <span class="comment">                                                         See MIO_NDF_DMA_INT */</span>
<a name="l10412"></a>10412     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn70xx.html#a77dd8b472ccac10140d8a0b9b92b64e9">reserved_62_62</a>               : 1;
<a name="l10413"></a>10413     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn70xx.html#a4566b7fa8ed51e7c9b1815c7959a6dbb">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; IPD per-port counter threshold interrupt</span>
<a name="l10414"></a>10414 <span class="comment">                                                         See IPD_PORT_QOS_INT* */</span>
<a name="l10415"></a>10415     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn70xx.html#a584ef242b958ed74e9e1e52b11c78e39">powiq</a>                        : 1;  <span class="comment">/**&lt; POW IQ interrupt</span>
<a name="l10416"></a>10416 <span class="comment">                                                         See POW_IQ_INT */</span>
<a name="l10417"></a>10417     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn70xx.html#ade831993b77142c90ef5a4812351c191">twsi2</a>                        : 1;  <span class="comment">/**&lt; 2nd TWSI Interrupt</span>
<a name="l10418"></a>10418 <span class="comment">                                                         See MIO_TWS1_INT */</span>
<a name="l10419"></a>10419     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn70xx.html#aad85846fc7b8668a5c9df286a26e3a52">mpi</a>                          : 1;  <span class="comment">/**&lt; MPI/SPI interrupt, Set when MPI transaction</span>
<a name="l10420"></a>10420 <span class="comment">                                                         finished, see MPI_CFG[INT_ENA] and MPI_STS[BUSY] */</span>
<a name="l10421"></a>10421     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn70xx.html#ae59a814189f55af49f0cec8d401b211b">pcm</a>                          : 1;  <span class="comment">/**&lt; PCM/TDM interrupt */</span>
<a name="l10422"></a>10422     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn70xx.html#a5107911d59b439f592f42639dc1a0ec9">reserved_56_56</a>               : 1;
<a name="l10423"></a>10423     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn70xx.html#ae4919f1de9bbb9f4bfca1a56f7b1fe43">timer</a>                        : 4;  <span class="comment">/**&lt; General timer 0-3 interrupts.</span>
<a name="l10424"></a>10424 <span class="comment">                                                         When CIU_TIM_MULTI_CAST[EN] == 0, this interrupt is</span>
<a name="l10425"></a>10425 <span class="comment">                                                         common for all PP/IRQs, writing &apos;1&apos; to any PP/IRQ</span>
<a name="l10426"></a>10426 <span class="comment">                                                         TIMERn (n=0..3) will clear all TIMERn(n=0..3) interrupts.</span>
<a name="l10427"></a>10427 <span class="comment">                                                         When CIU_TIM_MULTI_CAST[EN] == 1, TIMERn(n=0..3)</span>
<a name="l10428"></a>10428 <span class="comment">                                                         are set at the same time, but clearing are based on</span>
<a name="l10429"></a>10429 <span class="comment">                                                         per cnMIPS core. See CIU_TIM_MULTI_CAST for detail.</span>
<a name="l10430"></a>10430 <span class="comment">                                                         The combination of this field and the</span>
<a name="l10431"></a>10431 <span class="comment">                                                         CIU_SUM2_*[TIMER] field implement all 10 CIU_TIM*</span>
<a name="l10432"></a>10432 <span class="comment">                                                         interrupts. */</span>
<a name="l10433"></a>10433     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn70xx.html#a3d43909d3d1f214e35d8b49fdea784ec">sum2</a>                         : 1;  <span class="comment">/**&lt; SUM2&amp;EN2 SUMMARY bit</span>
<a name="l10434"></a>10434 <span class="comment">                                                         This read-only bit reads as a one whenever any</span>
<a name="l10435"></a>10435 <span class="comment">                                                         CIU_SUM2_PPX_IPx (CIU_SUM2_IOX_INT)  bit is set</span>
<a name="l10436"></a>10436 <span class="comment">                                                         and corresponding enable bit in CIU_EN2_PPX_IPx</span>
<a name="l10437"></a>10437 <span class="comment">                                                         (CIU_EN2_IOX_INT) is set.</span>
<a name="l10438"></a>10438 <span class="comment">                                                         Note that SUM2 only summarizes the SUM2/EN2</span>
<a name="l10439"></a>10439 <span class="comment">                                                         result and does not have a corresponding enable</span>
<a name="l10440"></a>10440 <span class="comment">                                                         bit, so does not directly contribute to</span>
<a name="l10441"></a>10441 <span class="comment">                                                         interrupts. */</span>
<a name="l10442"></a>10442     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn70xx.html#a3cf3c00266a8ae0b762156453f4b5f4e">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; IPD QOS packet drop interrupt</span>
<a name="l10443"></a>10443 <span class="comment">                                                         Set any time PIP/IPD drops a packet */</span>
<a name="l10444"></a>10444     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn70xx.html#a17de7b6b845d7716ac281a6fc84ace02">gmx_drp</a>                      : 2;  <span class="comment">/**&lt; GMX0/1 packet drop interrupt</span>
<a name="l10445"></a>10445 <span class="comment">                                                         Set any time corresponding GMX0/1 drops a packet */</span>
<a name="l10446"></a>10446     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn70xx.html#a7b3e913bfb4b6f64e2bca74b2d2c6dc4">reserved_46_47</a>               : 2;
<a name="l10447"></a>10447     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn70xx.html#af21d6e9d2c27a4f94209ca026922f971">twsi</a>                         : 1;  <span class="comment">/**&lt; TWSI Interrupt</span>
<a name="l10448"></a>10448 <span class="comment">                                                         See MIO_TWS0_INT */</span>
<a name="l10449"></a>10449     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn70xx.html#a82519c2b519b900f10fda6564f3182ab">wdog_sum</a>                     : 1;  <span class="comment">/**&lt; SUM1&amp;EN1 summary bit</span>
<a name="l10450"></a>10450 <span class="comment">                                                         This read-only bit reads as a one whenever any</span>
<a name="l10451"></a>10451 <span class="comment">                                                         CIU_SUM1_PPX_IPx (CIU_SUM1_IOX_INT)  bit is set</span>
<a name="l10452"></a>10452 <span class="comment">                                                         and corresponding enable bit in CIU_INTx_EN is set</span>
<a name="l10453"></a>10453 <span class="comment">                                                         PPs use CIU_INTx_SUM0 where x=0-7</span>
<a name="l10454"></a>10454 <span class="comment">                                                         PCIe uses the CIU_INTx_SUM0 where x=32-33.</span>
<a name="l10455"></a>10455 <span class="comment">                                                         Note that WDOG_SUM only summarizes the SUM1/EN1</span>
<a name="l10456"></a>10456 <span class="comment">                                                         result and does not have a corresponding enable</span>
<a name="l10457"></a>10457 <span class="comment">                                                         bit, so does not directly contribute to</span>
<a name="l10458"></a>10458 <span class="comment">                                                         interrupts. */</span>
<a name="l10459"></a>10459     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn70xx.html#a69997e8d911c3fa3d47e90c19afa70fd">pci_msi</a>                      : 4;  <span class="comment">/**&lt; PCIe MSI</span>
<a name="l10460"></a>10460 <span class="comment">                                                         See SLI_MSI_RCVn for bit &lt;40+n&gt; */</span>
<a name="l10461"></a>10461     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn70xx.html#a116e1b4872058543c5eb9977e4a9ac96">pci_int</a>                      : 4;  <span class="comment">/**&lt; PCIe INTA/B/C/D</span>
<a name="l10462"></a>10462 <span class="comment">                                                         Refer to &quot;Receiving Emulated INTA/INTB/</span>
<a name="l10463"></a>10463 <span class="comment">                                                         INTC/INTD&quot; in the SLI chapter of the spec</span>
<a name="l10464"></a>10464 <span class="comment">                                                         PCI_INT&lt;3&gt; = INTD</span>
<a name="l10465"></a>10465 <span class="comment">                                                         PCI_INT&lt;2&gt; = INTC</span>
<a name="l10466"></a>10466 <span class="comment">                                                         PCI_INT&lt;1&gt; = INTB</span>
<a name="l10467"></a>10467 <span class="comment">                                                         PCI_INT&lt;0&gt; = INTA */</span>
<a name="l10468"></a>10468     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn70xx.html#a75a3d72a5e22de069ed4c1bce8c13120">uart</a>                         : 2;  <span class="comment">/**&lt; Two UART interrupts</span>
<a name="l10469"></a>10469 <span class="comment">                                                         See MIO_UARTn_IIR[IID] for bit &lt;34+n&gt; */</span>
<a name="l10470"></a>10470     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn70xx.html#a5feea8036db264c3d3ac6f746d42807b">mbox</a>                         : 2;  <span class="comment">/**&lt; Two mailbox interrupts        for entries 0-11</span>
<a name="l10471"></a>10471 <span class="comment">                                                         [33] is the or of &lt;31:16&gt;</span>
<a name="l10472"></a>10472 <span class="comment">                                                         [32] is the or of &lt;15:0&gt;</span>
<a name="l10473"></a>10473 <span class="comment">                                                         Two PCIe internal interrupts for entries 32-33</span>
<a name="l10474"></a>10474 <span class="comment">                                                         which equal CIU_PCI_INTA[INT] */</span>
<a name="l10475"></a>10475     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn70xx.html#aef92629d4018000b2be56fecbfc90d38">gpio</a>                         : 16; <span class="comment">/**&lt; 16 GPIO interrupts</span>
<a name="l10476"></a>10476 <span class="comment">                                                         When GPIO_MULTI_CAST[EN] == 1</span>
<a name="l10477"></a>10477 <span class="comment">                                                         Write 1 to clear either the per PP or common GPIO</span>
<a name="l10478"></a>10478 <span class="comment">                                                         edge-triggered interrupts,depending on mode.</span>
<a name="l10479"></a>10479 <span class="comment">                                                         See GPIO_MULTI_CAST for all details.</span>
<a name="l10480"></a>10480 <span class="comment">                                                         When GPIO_MULTI_CAST[EN] == 0</span>
<a name="l10481"></a>10481 <span class="comment">                                                         Read Only, retain the same behavior as o63. */</span>
<a name="l10482"></a>10482     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn70xx.html#a7f8572002a7d983e32711509ae6b7e76">workq</a>                        : 16; <span class="comment">/**&lt; 16 work queue interrupts</span>
<a name="l10483"></a>10483 <span class="comment">                                                         See POW_WQ_INT[WQ_INT]</span>
<a name="l10484"></a>10484 <span class="comment">                                                         1 bit/group. A copy of the R/W1C bit in the POW. */</span>
<a name="l10485"></a>10485 <span class="preprocessor">#else</span>
<a name="l10486"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn70xx.html#a7f8572002a7d983e32711509ae6b7e76">10486</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn70xx.html#a7f8572002a7d983e32711509ae6b7e76">workq</a>                        : 16;
<a name="l10487"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn70xx.html#aef92629d4018000b2be56fecbfc90d38">10487</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn70xx.html#aef92629d4018000b2be56fecbfc90d38">gpio</a>                         : 16;
<a name="l10488"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn70xx.html#a5feea8036db264c3d3ac6f746d42807b">10488</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn70xx.html#a5feea8036db264c3d3ac6f746d42807b">mbox</a>                         : 2;
<a name="l10489"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn70xx.html#a75a3d72a5e22de069ed4c1bce8c13120">10489</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn70xx.html#a75a3d72a5e22de069ed4c1bce8c13120">uart</a>                         : 2;
<a name="l10490"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn70xx.html#a116e1b4872058543c5eb9977e4a9ac96">10490</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn70xx.html#a116e1b4872058543c5eb9977e4a9ac96">pci_int</a>                      : 4;
<a name="l10491"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn70xx.html#a69997e8d911c3fa3d47e90c19afa70fd">10491</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn70xx.html#a69997e8d911c3fa3d47e90c19afa70fd">pci_msi</a>                      : 4;
<a name="l10492"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn70xx.html#a82519c2b519b900f10fda6564f3182ab">10492</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn70xx.html#a82519c2b519b900f10fda6564f3182ab">wdog_sum</a>                     : 1;
<a name="l10493"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn70xx.html#af21d6e9d2c27a4f94209ca026922f971">10493</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn70xx.html#af21d6e9d2c27a4f94209ca026922f971">twsi</a>                         : 1;
<a name="l10494"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn70xx.html#a7b3e913bfb4b6f64e2bca74b2d2c6dc4">10494</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn70xx.html#a7b3e913bfb4b6f64e2bca74b2d2c6dc4">reserved_46_47</a>               : 2;
<a name="l10495"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn70xx.html#a17de7b6b845d7716ac281a6fc84ace02">10495</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn70xx.html#a17de7b6b845d7716ac281a6fc84ace02">gmx_drp</a>                      : 2;
<a name="l10496"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn70xx.html#a3cf3c00266a8ae0b762156453f4b5f4e">10496</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn70xx.html#a3cf3c00266a8ae0b762156453f4b5f4e">ipd_drp</a>                      : 1;
<a name="l10497"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn70xx.html#a3d43909d3d1f214e35d8b49fdea784ec">10497</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn70xx.html#a3d43909d3d1f214e35d8b49fdea784ec">sum2</a>                         : 1;
<a name="l10498"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn70xx.html#ae4919f1de9bbb9f4bfca1a56f7b1fe43">10498</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn70xx.html#ae4919f1de9bbb9f4bfca1a56f7b1fe43">timer</a>                        : 4;
<a name="l10499"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn70xx.html#a5107911d59b439f592f42639dc1a0ec9">10499</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn70xx.html#a5107911d59b439f592f42639dc1a0ec9">reserved_56_56</a>               : 1;
<a name="l10500"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn70xx.html#ae59a814189f55af49f0cec8d401b211b">10500</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn70xx.html#ae59a814189f55af49f0cec8d401b211b">pcm</a>                          : 1;
<a name="l10501"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn70xx.html#aad85846fc7b8668a5c9df286a26e3a52">10501</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn70xx.html#aad85846fc7b8668a5c9df286a26e3a52">mpi</a>                          : 1;
<a name="l10502"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn70xx.html#ade831993b77142c90ef5a4812351c191">10502</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn70xx.html#ade831993b77142c90ef5a4812351c191">twsi2</a>                        : 1;
<a name="l10503"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn70xx.html#a584ef242b958ed74e9e1e52b11c78e39">10503</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn70xx.html#a584ef242b958ed74e9e1e52b11c78e39">powiq</a>                        : 1;
<a name="l10504"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn70xx.html#a4566b7fa8ed51e7c9b1815c7959a6dbb">10504</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn70xx.html#a4566b7fa8ed51e7c9b1815c7959a6dbb">ipdppthr</a>                     : 1;
<a name="l10505"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn70xx.html#a77dd8b472ccac10140d8a0b9b92b64e9">10505</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn70xx.html#a77dd8b472ccac10140d8a0b9b92b64e9">reserved_62_62</a>               : 1;
<a name="l10506"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn70xx.html#ae0dac6d771a529c4c01c1e2652724ae6">10506</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn70xx.html#ae0dac6d771a529c4c01c1e2652724ae6">bootdma</a>                      : 1;
<a name="l10507"></a>10507 <span class="preprocessor">#endif</span>
<a name="l10508"></a>10508 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__sum0.html#a4ccf94d82e68bbc9a71ac5b28b95ef41">cn70xx</a>;
<a name="l10509"></a><a class="code" href="unioncvmx__ciu__intx__sum0.html#a06653ef1df864b7105f566166c424771">10509</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cn70xx.html">cvmx_ciu_intx_sum0_cn70xx</a>      <a class="code" href="unioncvmx__ciu__intx__sum0.html#a06653ef1df864b7105f566166c424771">cn70xxp1</a>;
<a name="l10510"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cnf71xx.html">10510</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cnf71xx.html">cvmx_ciu_intx_sum0_cnf71xx</a> {
<a name="l10511"></a>10511 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10512"></a>10512 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cnf71xx.html#a5f06323e914ff3ac6004b4648f7aad38">bootdma</a>                      : 1;  <span class="comment">/**&lt; Boot bus DMA engines Interrupt</span>
<a name="l10513"></a>10513 <span class="comment">                                                         See MIO_BOOT_DMA_INT*, MIO_NDF_DMA_INT */</span>
<a name="l10514"></a>10514     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cnf71xx.html#a03bb9dbad389a36cb6f282c54b674ebd">reserved_62_62</a>               : 1;
<a name="l10515"></a>10515     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cnf71xx.html#a811a301129bca51aea183ba02c8b5065">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; IPD per-port counter threshold interrupt</span>
<a name="l10516"></a>10516 <span class="comment">                                                         See IPD_PORT_QOS_INT* */</span>
<a name="l10517"></a>10517     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cnf71xx.html#a285000336224e7f39c269c2372884cde">powiq</a>                        : 1;  <span class="comment">/**&lt; POW IQ interrupt</span>
<a name="l10518"></a>10518 <span class="comment">                                                         See POW_IQ_INT */</span>
<a name="l10519"></a>10519     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cnf71xx.html#a943ea2eb28d6cc4f3adb8f671dd6698b">twsi2</a>                        : 1;  <span class="comment">/**&lt; 2nd TWSI Interrupt</span>
<a name="l10520"></a>10520 <span class="comment">                                                         See MIO_TWS1_INT */</span>
<a name="l10521"></a>10521     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cnf71xx.html#a1ed744ac3bebf7296604c7535029862a">mpi</a>                          : 1;  <span class="comment">/**&lt; MPI/SPI interrupt, Set when MPI transaction</span>
<a name="l10522"></a>10522 <span class="comment">                                                         finished, see MPI_CFG[INT_ENA] and MPI_STS[BUSY] */</span>
<a name="l10523"></a>10523     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cnf71xx.html#a63d2788c53c481e3b1bec5db042f0df3">pcm</a>                          : 1;  <span class="comment">/**&lt; PCM/TDM interrupt */</span>
<a name="l10524"></a>10524     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cnf71xx.html#a2fbe2536fe59e1f3b23d8a8a00e02fc9">usb</a>                          : 1;  <span class="comment">/**&lt; USB EHCI or OHCI Interrupt</span>
<a name="l10525"></a>10525 <span class="comment">                                                         See UAHC0_EHCI_USBSTS UAHC0_OHCI0_HCINTERRUPTSTATUS */</span>
<a name="l10526"></a>10526     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cnf71xx.html#a6f71d16ab6822dc67afc490d39dfe318">timer</a>                        : 4;  <span class="comment">/**&lt; General timer 0-3 interrupts.</span>
<a name="l10527"></a>10527 <span class="comment">                                                         When CIU_TIM_MULTI_CAST[EN] == 0, this interrupt is</span>
<a name="l10528"></a>10528 <span class="comment">                                                         common for all PP/IRQs, writing &apos;1&apos; to any PP/IRQ</span>
<a name="l10529"></a>10529 <span class="comment">                                                         will clear all TIMERx(x=0..9) interrupts.</span>
<a name="l10530"></a>10530 <span class="comment">                                                         When CIU_TIM_MULTI_CAST[EN] == 1, TIMERx(x=0..9)</span>
<a name="l10531"></a>10531 <span class="comment">                                                         are set at the same time, but clearing are based on</span>
<a name="l10532"></a>10532 <span class="comment">                                                         per cnMIPS core. See CIU_TIM_MULTI_CAST for detail.</span>
<a name="l10533"></a>10533 <span class="comment">                                                         The combination of this field and the</span>
<a name="l10534"></a>10534 <span class="comment">                                                         CIU_SUM2_*[TIMER] field implement all 10 CIU_TIM*</span>
<a name="l10535"></a>10535 <span class="comment">                                                         interrupts. */</span>
<a name="l10536"></a>10536     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cnf71xx.html#ad47a1ea7888051720f372facc6c2cc54">sum2</a>                         : 1;  <span class="comment">/**&lt; SUM2&amp;EN2 SUMMARY bit</span>
<a name="l10537"></a>10537 <span class="comment">                                                         This read-only bit reads as a one whenever any</span>
<a name="l10538"></a>10538 <span class="comment">                                                         CIU_SUM2_PPX_IPx (CIU_SUM2_IOX_INT)  bit is set</span>
<a name="l10539"></a>10539 <span class="comment">                                                         and corresponding enable bit in CIU_EN2_PPX_IPx</span>
<a name="l10540"></a>10540 <span class="comment">                                                         (CIU_EN2_IOX_INT) is set.</span>
<a name="l10541"></a>10541 <span class="comment">                                                         Note that SUM2 only summarizes the SUM2/EN2</span>
<a name="l10542"></a>10542 <span class="comment">                                                         result and does not have a corresponding enable</span>
<a name="l10543"></a>10543 <span class="comment">                                                         bit, so does not directly contribute to</span>
<a name="l10544"></a>10544 <span class="comment">                                                         interrupts. */</span>
<a name="l10545"></a>10545     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cnf71xx.html#acbaf0e81aa76acd0bb6fe7ba47c4ee24">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; IPD QOS packet drop interrupt</span>
<a name="l10546"></a>10546 <span class="comment">                                                         Set any time PIP/IPD drops a packet */</span>
<a name="l10547"></a>10547     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cnf71xx.html#a6dfe429d6a7fa9ea19b70a198d73d203">reserved_49_49</a>               : 1;
<a name="l10548"></a>10548     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cnf71xx.html#a37c2f15409e47226af86a7cb79f92865">gmx_drp</a>                      : 1;  <span class="comment">/**&lt; GMX0/1 packet drop interrupt</span>
<a name="l10549"></a>10549 <span class="comment">                                                         Set any time corresponding GMX0/1 drops a packet */</span>
<a name="l10550"></a>10550     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cnf71xx.html#a185ffca1208fdf48a9601754e3a5ec8d">trace</a>                        : 1;  <span class="comment">/**&lt; Trace buffer interrupt</span>
<a name="l10551"></a>10551 <span class="comment">                                                         See TRA_INT_STATUS */</span>
<a name="l10552"></a>10552     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cnf71xx.html#ab74023cfc79ccc8d6e1b502d42810413">rml</a>                          : 1;  <span class="comment">/**&lt; RML Interrupt</span>
<a name="l10553"></a>10553 <span class="comment">                                                         This interrupt will assert if any bit within</span>
<a name="l10554"></a>10554 <span class="comment">                                                         CIU_BLOCK_INT is asserted. */</span>
<a name="l10555"></a>10555     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cnf71xx.html#ac9f0639e9d4927fd4c5fb8ab859b7de6">twsi</a>                         : 1;  <span class="comment">/**&lt; TWSI Interrupt</span>
<a name="l10556"></a>10556 <span class="comment">                                                         See MIO_TWS0_INT */</span>
<a name="l10557"></a>10557     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cnf71xx.html#ae39e6879e29f976b14a581c79a9d4fe9">wdog_sum</a>                     : 1;  <span class="comment">/**&lt; SUM1&amp;EN1 summary bit</span>
<a name="l10558"></a>10558 <span class="comment">                                                         This read-only bit reads as a one whenever any</span>
<a name="l10559"></a>10559 <span class="comment">                                                         CIU_SUM1_PPX_IPx (CIU_SUM1_IOX_INT)  bit is set</span>
<a name="l10560"></a>10560 <span class="comment">                                                         and corresponding enable bit in CIU_INTx_EN is set</span>
<a name="l10561"></a>10561 <span class="comment">                                                         PPs use CIU_INTx_SUM0 where x=0-7</span>
<a name="l10562"></a>10562 <span class="comment">                                                         PCIe uses the CIU_INTx_SUM0 where x=32-33.</span>
<a name="l10563"></a>10563 <span class="comment">                                                         Note that WDOG_SUM only summarizes the SUM1/EN1</span>
<a name="l10564"></a>10564 <span class="comment">                                                         result and does not have a corresponding enable</span>
<a name="l10565"></a>10565 <span class="comment">                                                         bit, so does not directly contribute to</span>
<a name="l10566"></a>10566 <span class="comment">                                                         interrupts. */</span>
<a name="l10567"></a>10567     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cnf71xx.html#aad54d94c8452e768f950f432a1bcb4a3">pci_msi</a>                      : 4;  <span class="comment">/**&lt; PCIe MSI</span>
<a name="l10568"></a>10568 <span class="comment">                                                         See SLI_MSI_RCVn for bit &lt;40+n&gt; */</span>
<a name="l10569"></a>10569     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cnf71xx.html#aec7e205225353249f2c799e92921c4ce">pci_int</a>                      : 4;  <span class="comment">/**&lt; PCIe INTA/B/C/D</span>
<a name="l10570"></a>10570 <span class="comment">                                                         Refer to &quot;Receiving Emulated INTA/INTB/</span>
<a name="l10571"></a>10571 <span class="comment">                                                         INTC/INTD&quot; in the SLI chapter of the spec</span>
<a name="l10572"></a>10572 <span class="comment">                                                         PCI_INT&lt;3&gt; = INTD</span>
<a name="l10573"></a>10573 <span class="comment">                                                         PCI_INT&lt;2&gt; = INTC</span>
<a name="l10574"></a>10574 <span class="comment">                                                         PCI_INT&lt;1&gt; = INTB</span>
<a name="l10575"></a>10575 <span class="comment">                                                         PCI_INT&lt;0&gt; = INTA */</span>
<a name="l10576"></a>10576     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cnf71xx.html#a015b45027e4c7f071661585c27f46d88">uart</a>                         : 2;  <span class="comment">/**&lt; Two UART interrupts</span>
<a name="l10577"></a>10577 <span class="comment">                                                         See MIO_UARTn_IIR[IID] for bit &lt;34+n&gt; */</span>
<a name="l10578"></a>10578     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cnf71xx.html#a2fe6b495e5d165daeadb97dd28078445">mbox</a>                         : 2;  <span class="comment">/**&lt; Two mailbox interrupts for entries 0-11</span>
<a name="l10579"></a>10579 <span class="comment">                                                          [33] is the or of &lt;31:16&gt;</span>
<a name="l10580"></a>10580 <span class="comment">                                                          [32] is the or of &lt;15:0&gt;</span>
<a name="l10581"></a>10581 <span class="comment">                                                         Two PCIe internal interrupts for entries 32-33</span>
<a name="l10582"></a>10582 <span class="comment">                                                          which equal CIU_PCI_INTA[INT] */</span>
<a name="l10583"></a>10583     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cnf71xx.html#a1b2ad0a1b7e88f2082c1dd83b8e66bdf">gpio</a>                         : 16; <span class="comment">/**&lt; 16 GPIO interrupts</span>
<a name="l10584"></a>10584 <span class="comment">                                                         When GPIO_MULTI_CAST[EN] == 1</span>
<a name="l10585"></a>10585 <span class="comment">                                                         Write 1 to clear either the per PP or common GPIO</span>
<a name="l10586"></a>10586 <span class="comment">                                                         edge-triggered interrupts,depending on mode.</span>
<a name="l10587"></a>10587 <span class="comment">                                                         See GPIO_MULTI_CAST for all details.</span>
<a name="l10588"></a>10588 <span class="comment">                                                         When GPIO_MULTI_CAST[EN] == 0</span>
<a name="l10589"></a>10589 <span class="comment">                                                         Read Only, retain the same behavior as o63. */</span>
<a name="l10590"></a>10590     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cnf71xx.html#ac047f74cfe1d217795995f142f035138">workq</a>                        : 16; <span class="comment">/**&lt; 16 work queue interrupts</span>
<a name="l10591"></a>10591 <span class="comment">                                                         See POW_WQ_INT[WQ_INT]</span>
<a name="l10592"></a>10592 <span class="comment">                                                          1 bit/group. A copy of the R/W1C bit in the POW. */</span>
<a name="l10593"></a>10593 <span class="preprocessor">#else</span>
<a name="l10594"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cnf71xx.html#ac047f74cfe1d217795995f142f035138">10594</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cnf71xx.html#ac047f74cfe1d217795995f142f035138">workq</a>                        : 16;
<a name="l10595"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cnf71xx.html#a1b2ad0a1b7e88f2082c1dd83b8e66bdf">10595</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cnf71xx.html#a1b2ad0a1b7e88f2082c1dd83b8e66bdf">gpio</a>                         : 16;
<a name="l10596"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cnf71xx.html#a2fe6b495e5d165daeadb97dd28078445">10596</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cnf71xx.html#a2fe6b495e5d165daeadb97dd28078445">mbox</a>                         : 2;
<a name="l10597"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cnf71xx.html#a015b45027e4c7f071661585c27f46d88">10597</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cnf71xx.html#a015b45027e4c7f071661585c27f46d88">uart</a>                         : 2;
<a name="l10598"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cnf71xx.html#aec7e205225353249f2c799e92921c4ce">10598</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cnf71xx.html#aec7e205225353249f2c799e92921c4ce">pci_int</a>                      : 4;
<a name="l10599"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cnf71xx.html#aad54d94c8452e768f950f432a1bcb4a3">10599</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cnf71xx.html#aad54d94c8452e768f950f432a1bcb4a3">pci_msi</a>                      : 4;
<a name="l10600"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cnf71xx.html#ae39e6879e29f976b14a581c79a9d4fe9">10600</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cnf71xx.html#ae39e6879e29f976b14a581c79a9d4fe9">wdog_sum</a>                     : 1;
<a name="l10601"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cnf71xx.html#ac9f0639e9d4927fd4c5fb8ab859b7de6">10601</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cnf71xx.html#ac9f0639e9d4927fd4c5fb8ab859b7de6">twsi</a>                         : 1;
<a name="l10602"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cnf71xx.html#ab74023cfc79ccc8d6e1b502d42810413">10602</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cnf71xx.html#ab74023cfc79ccc8d6e1b502d42810413">rml</a>                          : 1;
<a name="l10603"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cnf71xx.html#a185ffca1208fdf48a9601754e3a5ec8d">10603</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cnf71xx.html#a185ffca1208fdf48a9601754e3a5ec8d">trace</a>                        : 1;
<a name="l10604"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cnf71xx.html#a37c2f15409e47226af86a7cb79f92865">10604</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cnf71xx.html#a37c2f15409e47226af86a7cb79f92865">gmx_drp</a>                      : 1;
<a name="l10605"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cnf71xx.html#a6dfe429d6a7fa9ea19b70a198d73d203">10605</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cnf71xx.html#a6dfe429d6a7fa9ea19b70a198d73d203">reserved_49_49</a>               : 1;
<a name="l10606"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cnf71xx.html#acbaf0e81aa76acd0bb6fe7ba47c4ee24">10606</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cnf71xx.html#acbaf0e81aa76acd0bb6fe7ba47c4ee24">ipd_drp</a>                      : 1;
<a name="l10607"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cnf71xx.html#ad47a1ea7888051720f372facc6c2cc54">10607</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cnf71xx.html#ad47a1ea7888051720f372facc6c2cc54">sum2</a>                         : 1;
<a name="l10608"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cnf71xx.html#a6f71d16ab6822dc67afc490d39dfe318">10608</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cnf71xx.html#a6f71d16ab6822dc67afc490d39dfe318">timer</a>                        : 4;
<a name="l10609"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cnf71xx.html#a2fbe2536fe59e1f3b23d8a8a00e02fc9">10609</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cnf71xx.html#a2fbe2536fe59e1f3b23d8a8a00e02fc9">usb</a>                          : 1;
<a name="l10610"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cnf71xx.html#a63d2788c53c481e3b1bec5db042f0df3">10610</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cnf71xx.html#a63d2788c53c481e3b1bec5db042f0df3">pcm</a>                          : 1;
<a name="l10611"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cnf71xx.html#a1ed744ac3bebf7296604c7535029862a">10611</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cnf71xx.html#a1ed744ac3bebf7296604c7535029862a">mpi</a>                          : 1;
<a name="l10612"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cnf71xx.html#a943ea2eb28d6cc4f3adb8f671dd6698b">10612</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cnf71xx.html#a943ea2eb28d6cc4f3adb8f671dd6698b">twsi2</a>                        : 1;
<a name="l10613"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cnf71xx.html#a285000336224e7f39c269c2372884cde">10613</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cnf71xx.html#a285000336224e7f39c269c2372884cde">powiq</a>                        : 1;
<a name="l10614"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cnf71xx.html#a811a301129bca51aea183ba02c8b5065">10614</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cnf71xx.html#a811a301129bca51aea183ba02c8b5065">ipdppthr</a>                     : 1;
<a name="l10615"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cnf71xx.html#a03bb9dbad389a36cb6f282c54b674ebd">10615</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cnf71xx.html#a03bb9dbad389a36cb6f282c54b674ebd">reserved_62_62</a>               : 1;
<a name="l10616"></a><a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cnf71xx.html#a5f06323e914ff3ac6004b4648f7aad38">10616</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__cnf71xx.html#a5f06323e914ff3ac6004b4648f7aad38">bootdma</a>                      : 1;
<a name="l10617"></a>10617 <span class="preprocessor">#endif</span>
<a name="l10618"></a>10618 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__sum0.html#abfeb0616944a2b92a82a672c512e1882">cnf71xx</a>;
<a name="l10619"></a>10619 };
<a name="l10620"></a><a class="code" href="cvmx-ciu-defs_8h.html#ab1afc799ace272a6201d2a6c41d390f6">10620</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__intx__sum0.html" title="cvmx_ciu_int::_sum0">cvmx_ciu_intx_sum0</a> <a class="code" href="unioncvmx__ciu__intx__sum0.html" title="cvmx_ciu_int::_sum0">cvmx_ciu_intx_sum0_t</a>;
<a name="l10621"></a>10621 <span class="comment"></span>
<a name="l10622"></a>10622 <span class="comment">/**</span>
<a name="l10623"></a>10623 <span class="comment"> * cvmx_ciu_int#_sum4</span>
<a name="l10624"></a>10624 <span class="comment"> *</span>
<a name="l10625"></a>10625 <span class="comment"> * CIU_INT0_SUM4:   PP0  /IP4</span>
<a name="l10626"></a>10626 <span class="comment"> * CIU_INT1_SUM4:   PP1  /IP4</span>
<a name="l10627"></a>10627 <span class="comment"> * - ...</span>
<a name="l10628"></a>10628 <span class="comment"> * CIU_INT3_SUM4:   PP3  /IP4</span>
<a name="l10629"></a>10629 <span class="comment"> */</span>
<a name="l10630"></a><a class="code" href="unioncvmx__ciu__intx__sum4.html">10630</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__intx__sum4.html" title="cvmx_ciu_int::_sum4">cvmx_ciu_intx_sum4</a> {
<a name="l10631"></a><a class="code" href="unioncvmx__ciu__intx__sum4.html#ab8fb8a609961956fd345c909be8c08fc">10631</a>     uint64_t <a class="code" href="unioncvmx__ciu__intx__sum4.html#ab8fb8a609961956fd345c909be8c08fc">u64</a>;
<a name="l10632"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__s.html">10632</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__s.html">cvmx_ciu_intx_sum4_s</a> {
<a name="l10633"></a>10633 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10634"></a>10634 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__s.html#ac59d66ed0bfecdeaa2e79e211ade68c1">bootdma</a>                      : 1;  <span class="comment">/**&lt; Boot bus DMA engines Interrupt</span>
<a name="l10635"></a>10635 <span class="comment">                                                         See MIO_BOOT_DMA_INT*, MIO_NDF_DMA_INT */</span>
<a name="l10636"></a>10636     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__s.html#ad24778e885550a578018cc5ac04097cf">mii</a>                          : 1;  <span class="comment">/**&lt; RGMII/MII/MIX Interface 0 Interrupt</span>
<a name="l10637"></a>10637 <span class="comment">                                                         See MIX0_ISR */</span>
<a name="l10638"></a>10638     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__s.html#a02328feb63adb9c1f42fc7ff74000f75">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; IPD per-port counter threshold interrupt</span>
<a name="l10639"></a>10639 <span class="comment">                                                         See IPD_PORT_QOS_INT* */</span>
<a name="l10640"></a>10640     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__s.html#a96488c0645d7919bc3dc9448adc6d45d">powiq</a>                        : 1;  <span class="comment">/**&lt; POW IQ interrupt</span>
<a name="l10641"></a>10641 <span class="comment">                                                         See POW_IQ_INT */</span>
<a name="l10642"></a>10642     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__s.html#aec871adcfcb504efb69ea882fc5aa17d">twsi2</a>                        : 1;  <span class="comment">/**&lt; 2nd TWSI Interrupt</span>
<a name="l10643"></a>10643 <span class="comment">                                                         See MIO_TWS1_INT */</span>
<a name="l10644"></a>10644     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__s.html#a4a71a932ea9915d6bdf028a037ee199b">mpi</a>                          : 1;  <span class="comment">/**&lt; MPI/SPI interrupt */</span>
<a name="l10645"></a>10645     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__s.html#aa11bd43d7f7d47ed01a2c0970eec4c7d">pcm</a>                          : 1;  <span class="comment">/**&lt; PCM/TDM interrupt */</span>
<a name="l10646"></a>10646     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__s.html#a0820320d984f3b82634a64f26e5d90e3">usb</a>                          : 1;  <span class="comment">/**&lt; USB EHCI or OHCI Interrupt</span>
<a name="l10647"></a>10647 <span class="comment">                                                         See UAHC0_EHCI_USBSTS UAHC0_OHCI0_HCINTERRUPTSTATUS */</span>
<a name="l10648"></a>10648     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__s.html#a90b7881f4e47899181455e3ef9a166be">timer</a>                        : 4;  <span class="comment">/**&lt; General timer 0-3 interrupts</span>
<a name="l10649"></a>10649 <span class="comment">                                                         When CIU_TIM_MULTI_CAST[EN] == 0, this interrupt is</span>
<a name="l10650"></a>10650 <span class="comment">                                                         common for all PP/IRQs, writing &apos;1&apos; to any PP/IRQ</span>
<a name="l10651"></a>10651 <span class="comment">                                                         will clear all TIMERx(x=0..9) interrupts.</span>
<a name="l10652"></a>10652 <span class="comment">                                                         When CIU_TIM_MULTI_CAST[EN] == 1, TIMERx(x=0..9)</span>
<a name="l10653"></a>10653 <span class="comment">                                                         are set at the same time, but clearing are based on</span>
<a name="l10654"></a>10654 <span class="comment">                                                         per cnMIPS core. See CIU_TIM_MULTI_CAST for detail.</span>
<a name="l10655"></a>10655 <span class="comment">                                                         The combination of this field and the</span>
<a name="l10656"></a>10656 <span class="comment">                                                         CIU_SUM2_*[TIMER] field implement all 10 CIU_TIM*</span>
<a name="l10657"></a>10657 <span class="comment">                                                         interrupts. */</span>
<a name="l10658"></a>10658     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__s.html#adb5ba536c5f49f0640f4b80e0a7dd18f">reserved_51_51</a>               : 1;
<a name="l10659"></a>10659     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__s.html#af32124fc72560640a06d2e4ffe3ec92d">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; IPD QOS packet drop interrupt</span>
<a name="l10660"></a>10660 <span class="comment">                                                         Set any time PIP/IPD drops a packet */</span>
<a name="l10661"></a>10661     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__s.html#a135e0e657b600acffddcf06a828d21a0">gmx_drp</a>                      : 2;  <span class="comment">/**&lt; GMX packet drop interrupt</span>
<a name="l10662"></a>10662 <span class="comment">                                                         Set any time corresponding GMX drops a packet */</span>
<a name="l10663"></a>10663     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__s.html#af03449eb894cf12df3baf7a05ec3f5fe">trace</a>                        : 1;  <span class="comment">/**&lt; Trace buffer interrupt</span>
<a name="l10664"></a>10664 <span class="comment">                                                         See TRA_INT_STATUS */</span>
<a name="l10665"></a>10665     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__s.html#aadbdcfab1a330e6eb2e30c361b842630">rml</a>                          : 1;  <span class="comment">/**&lt; RML Interrupt</span>
<a name="l10666"></a>10666 <span class="comment">                                                         This bit is set when any bit is set in</span>
<a name="l10667"></a>10667 <span class="comment">                                                         CIU_BLOCK_INT. */</span>
<a name="l10668"></a>10668     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__s.html#aea7af557a2658a5c9e1346dda3585932">twsi</a>                         : 1;  <span class="comment">/**&lt; TWSI Interrupt</span>
<a name="l10669"></a>10669 <span class="comment">                                                         See MIO_TWS0_INT */</span>
<a name="l10670"></a>10670     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__s.html#a11d56bbb288ae60ca8d39dacd95e57fe">wdog_sum</a>                     : 1;  <span class="comment">/**&lt; SUM1&amp;EN1 summary bit</span>
<a name="l10671"></a>10671 <span class="comment">                                                         This read-only bit reads as a one whenever any</span>
<a name="l10672"></a>10672 <span class="comment">                                                         CIU_SUM1_PPX_IPx (CIU_SUM1_IOX_INT)  bit is set</span>
<a name="l10673"></a>10673 <span class="comment">                                                         and corresponding enable bit in CIU_INTx_EN is set</span>
<a name="l10674"></a>10674 <span class="comment">                                                         PPs use CIU_INTx_SUM0 where x=0-19</span>
<a name="l10675"></a>10675 <span class="comment">                                                         PCIe uses the CIU_INTx_SUM0 where x=32-33.</span>
<a name="l10676"></a>10676 <span class="comment">                                                         Note that WDOG_SUM only summarizes the SUM1/EN1</span>
<a name="l10677"></a>10677 <span class="comment">                                                         result and does not have a corresponding enable</span>
<a name="l10678"></a>10678 <span class="comment">                                                         bit, so does not directly contribute to</span>
<a name="l10679"></a>10679 <span class="comment">                                                         interrupts. */</span>
<a name="l10680"></a>10680     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__s.html#a8ceb6a27f21513e51941af4beccfac9b">pci_msi</a>                      : 4;  <span class="comment">/**&lt; PCIe MSI</span>
<a name="l10681"></a>10681 <span class="comment">                                                         See SLI_MSI_RCVn for bit &lt;40+n&gt; */</span>
<a name="l10682"></a>10682     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__s.html#a7d7485d6b3aaf8d4d56f853624fc13a5">pci_int</a>                      : 4;  <span class="comment">/**&lt; PCIe INTA/B/C/D</span>
<a name="l10683"></a>10683 <span class="comment">                                                         Refer to &quot;Receiving Emulated INTA/INTB/</span>
<a name="l10684"></a>10684 <span class="comment">                                                         INTC/INTD&quot; in the SLI chapter of the spec</span>
<a name="l10685"></a>10685 <span class="comment">                                                         PCI_INT&lt;3&gt; = INTD</span>
<a name="l10686"></a>10686 <span class="comment">                                                         PCI_INT&lt;2&gt; = INTC</span>
<a name="l10687"></a>10687 <span class="comment">                                                         PCI_INT&lt;1&gt; = INTB</span>
<a name="l10688"></a>10688 <span class="comment">                                                         PCI_INT&lt;0&gt; = INTA */</span>
<a name="l10689"></a>10689     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__s.html#ae7f2567369c043886e7e83804853f81f">uart</a>                         : 2;  <span class="comment">/**&lt; Two UART interrupts</span>
<a name="l10690"></a>10690 <span class="comment">                                                         See MIO_UARTn_IIR[IID] for bit &lt;34+n&gt; */</span>
<a name="l10691"></a>10691     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__s.html#a70a1a87182790c4db7748adf3a8667c8">mbox</a>                         : 2;  <span class="comment">/**&lt; Two mailbox interrupts for entries 0-5</span>
<a name="l10692"></a>10692 <span class="comment">                                                         [33] is the or of &lt;31:16&gt;</span>
<a name="l10693"></a>10693 <span class="comment">                                                         [32] is the or of &lt;15:0&gt; */</span>
<a name="l10694"></a>10694     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__s.html#a5e07032a9015a0893f5fa4903b2e071b">gpio</a>                         : 16; <span class="comment">/**&lt; 16 GPIO interrupts</span>
<a name="l10695"></a>10695 <span class="comment">                                                         When GPIO_MULTI_CAST[EN] == 1</span>
<a name="l10696"></a>10696 <span class="comment">                                                         Write 1 to clear either the per PP interrupt or</span>
<a name="l10697"></a>10697 <span class="comment">                                                         common GPIO interrupt for all PP/IOs,depending</span>
<a name="l10698"></a>10698 <span class="comment">                                                         on mode setting. This will apply to all 16 GPIOs.</span>
<a name="l10699"></a>10699 <span class="comment">                                                         See GPIO_MULTI_CAST for all details</span>
<a name="l10700"></a>10700 <span class="comment">                                                         When GPIO_MULTI_CAST[EN] == 0</span>
<a name="l10701"></a>10701 <span class="comment">                                                         Read Only, retain the same behavior as o63. */</span>
<a name="l10702"></a>10702     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__s.html#ac88f0a324398fc0dc4c2fd7544cec704">workq</a>                        : 16; <span class="comment">/**&lt; 16 work queue interrupts</span>
<a name="l10703"></a>10703 <span class="comment">                                                         See POW_WQ_INT[WQ_INT]</span>
<a name="l10704"></a>10704 <span class="comment">                                                          1 bit/group. A copy of the R/W1C bit in the POW. */</span>
<a name="l10705"></a>10705 <span class="preprocessor">#else</span>
<a name="l10706"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__s.html#ac88f0a324398fc0dc4c2fd7544cec704">10706</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__s.html#ac88f0a324398fc0dc4c2fd7544cec704">workq</a>                        : 16;
<a name="l10707"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__s.html#a5e07032a9015a0893f5fa4903b2e071b">10707</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__s.html#a5e07032a9015a0893f5fa4903b2e071b">gpio</a>                         : 16;
<a name="l10708"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__s.html#a70a1a87182790c4db7748adf3a8667c8">10708</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__s.html#a70a1a87182790c4db7748adf3a8667c8">mbox</a>                         : 2;
<a name="l10709"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__s.html#ae7f2567369c043886e7e83804853f81f">10709</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__s.html#ae7f2567369c043886e7e83804853f81f">uart</a>                         : 2;
<a name="l10710"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__s.html#a7d7485d6b3aaf8d4d56f853624fc13a5">10710</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__s.html#a7d7485d6b3aaf8d4d56f853624fc13a5">pci_int</a>                      : 4;
<a name="l10711"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__s.html#a8ceb6a27f21513e51941af4beccfac9b">10711</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__s.html#a8ceb6a27f21513e51941af4beccfac9b">pci_msi</a>                      : 4;
<a name="l10712"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__s.html#a11d56bbb288ae60ca8d39dacd95e57fe">10712</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__s.html#a11d56bbb288ae60ca8d39dacd95e57fe">wdog_sum</a>                     : 1;
<a name="l10713"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__s.html#aea7af557a2658a5c9e1346dda3585932">10713</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__s.html#aea7af557a2658a5c9e1346dda3585932">twsi</a>                         : 1;
<a name="l10714"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__s.html#aadbdcfab1a330e6eb2e30c361b842630">10714</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__s.html#aadbdcfab1a330e6eb2e30c361b842630">rml</a>                          : 1;
<a name="l10715"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__s.html#af03449eb894cf12df3baf7a05ec3f5fe">10715</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__s.html#af03449eb894cf12df3baf7a05ec3f5fe">trace</a>                        : 1;
<a name="l10716"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__s.html#a135e0e657b600acffddcf06a828d21a0">10716</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__s.html#a135e0e657b600acffddcf06a828d21a0">gmx_drp</a>                      : 2;
<a name="l10717"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__s.html#af32124fc72560640a06d2e4ffe3ec92d">10717</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__s.html#af32124fc72560640a06d2e4ffe3ec92d">ipd_drp</a>                      : 1;
<a name="l10718"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__s.html#adb5ba536c5f49f0640f4b80e0a7dd18f">10718</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__s.html#adb5ba536c5f49f0640f4b80e0a7dd18f">reserved_51_51</a>               : 1;
<a name="l10719"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__s.html#a90b7881f4e47899181455e3ef9a166be">10719</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__s.html#a90b7881f4e47899181455e3ef9a166be">timer</a>                        : 4;
<a name="l10720"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__s.html#a0820320d984f3b82634a64f26e5d90e3">10720</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__s.html#a0820320d984f3b82634a64f26e5d90e3">usb</a>                          : 1;
<a name="l10721"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__s.html#aa11bd43d7f7d47ed01a2c0970eec4c7d">10721</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__s.html#aa11bd43d7f7d47ed01a2c0970eec4c7d">pcm</a>                          : 1;
<a name="l10722"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__s.html#a4a71a932ea9915d6bdf028a037ee199b">10722</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__s.html#a4a71a932ea9915d6bdf028a037ee199b">mpi</a>                          : 1;
<a name="l10723"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__s.html#aec871adcfcb504efb69ea882fc5aa17d">10723</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__s.html#aec871adcfcb504efb69ea882fc5aa17d">twsi2</a>                        : 1;
<a name="l10724"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__s.html#a96488c0645d7919bc3dc9448adc6d45d">10724</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__s.html#a96488c0645d7919bc3dc9448adc6d45d">powiq</a>                        : 1;
<a name="l10725"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__s.html#a02328feb63adb9c1f42fc7ff74000f75">10725</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__s.html#a02328feb63adb9c1f42fc7ff74000f75">ipdppthr</a>                     : 1;
<a name="l10726"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__s.html#ad24778e885550a578018cc5ac04097cf">10726</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__s.html#ad24778e885550a578018cc5ac04097cf">mii</a>                          : 1;
<a name="l10727"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__s.html#ac59d66ed0bfecdeaa2e79e211ade68c1">10727</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__s.html#ac59d66ed0bfecdeaa2e79e211ade68c1">bootdma</a>                      : 1;
<a name="l10728"></a>10728 <span class="preprocessor">#endif</span>
<a name="l10729"></a>10729 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__sum4.html#ae6cf3e8ff4d2f7cc4304a5a78506523c">s</a>;
<a name="l10730"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn50xx.html">10730</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn50xx.html">cvmx_ciu_intx_sum4_cn50xx</a> {
<a name="l10731"></a>10731 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10732"></a>10732 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn50xx.html#adc6b9c9a9eae001f778abb5e4ae346bd">reserved_59_63</a>               : 5;
<a name="l10733"></a>10733     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn50xx.html#a166eb150c024128b3490c2658cce3204">mpi</a>                          : 1;  <span class="comment">/**&lt; MPI/SPI interrupt */</span>
<a name="l10734"></a>10734     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn50xx.html#ac5257e44468184d58bf6d73717624396">pcm</a>                          : 1;  <span class="comment">/**&lt; PCM/TDM interrupt */</span>
<a name="l10735"></a>10735     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn50xx.html#ad7a392cc8ea5dafe46123a33b078882c">usb</a>                          : 1;  <span class="comment">/**&lt; USB interrupt */</span>
<a name="l10736"></a>10736     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn50xx.html#ad84896b2e8cc636e6407a695fa0d4661">timer</a>                        : 4;  <span class="comment">/**&lt; General timer interrupts */</span>
<a name="l10737"></a>10737     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn50xx.html#aebf780d891c7c71776411826fb4cea9c">reserved_51_51</a>               : 1;
<a name="l10738"></a>10738     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn50xx.html#a074a5396b69904bba1bb472daba1a156">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; IPD QOS packet drop */</span>
<a name="l10739"></a>10739     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn50xx.html#ae6004e44ce538838692079b0159a3a81">reserved_49_49</a>               : 1;
<a name="l10740"></a>10740     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn50xx.html#a26a2064e206ec4b90eb324db40ffa109">gmx_drp</a>                      : 1;  <span class="comment">/**&lt; GMX packet drop */</span>
<a name="l10741"></a>10741     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn50xx.html#a5fa1ae3ada6df0bc363d6abd1a8aeea6">reserved_47_47</a>               : 1;
<a name="l10742"></a>10742     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn50xx.html#ad7af7e743aff787e704ce25f1144c67d">rml</a>                          : 1;  <span class="comment">/**&lt; RML Interrupt */</span>
<a name="l10743"></a>10743     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn50xx.html#a1fa9345acadd6c68d70783c2594788ab">twsi</a>                         : 1;  <span class="comment">/**&lt; TWSI Interrupt */</span>
<a name="l10744"></a>10744     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn50xx.html#a1fbcf816164f8f17c7e88ec909d72b52">wdog_sum</a>                     : 1;  <span class="comment">/**&lt; Watchdog summary</span>
<a name="l10745"></a>10745 <span class="comment">                                                         PPs use CIU_INTx_SUM4 where x=0-1. */</span>
<a name="l10746"></a>10746     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn50xx.html#a83f3722e4815d1acbe1f79fda4a104a3">pci_msi</a>                      : 4;  <span class="comment">/**&lt; PCI MSI</span>
<a name="l10747"></a>10747 <span class="comment">                                                         [43] is the or of &lt;63:48&gt;</span>
<a name="l10748"></a>10748 <span class="comment">                                                         [42] is the or of &lt;47:32&gt;</span>
<a name="l10749"></a>10749 <span class="comment">                                                         [41] is the or of &lt;31:16&gt;</span>
<a name="l10750"></a>10750 <span class="comment">                                                         [40] is the or of &lt;15:0&gt; */</span>
<a name="l10751"></a>10751     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn50xx.html#a258d6ed292c3c29ce7ce3fbc1ef5ce2a">pci_int</a>                      : 4;  <span class="comment">/**&lt; PCI INTA/B/C/D */</span>
<a name="l10752"></a>10752     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn50xx.html#a7d8701f46be77432e9836c3a5f48cf78">uart</a>                         : 2;  <span class="comment">/**&lt; Two UART interrupts */</span>
<a name="l10753"></a>10753     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn50xx.html#af20642eaf7687be32254c97b3ee58ff5">mbox</a>                         : 2;  <span class="comment">/**&lt; Two mailbox interrupts for entries 0-31</span>
<a name="l10754"></a>10754 <span class="comment">                                                          [33] is the or of &lt;31:16&gt;</span>
<a name="l10755"></a>10755 <span class="comment">                                                          [32] is the or of &lt;15:0&gt;</span>
<a name="l10756"></a>10756 <span class="comment">                                                         Two PCI internal interrupts for entry 32</span>
<a name="l10757"></a>10757 <span class="comment">                                                          CIU_PCI_INTA */</span>
<a name="l10758"></a>10758     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn50xx.html#a7ba91ad28c86857d8ab62a081fe573ae">gpio</a>                         : 16; <span class="comment">/**&lt; 16 GPIO interrupts */</span>
<a name="l10759"></a>10759     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn50xx.html#a599450ed3fa124943be6ef2f4c7c6701">workq</a>                        : 16; <span class="comment">/**&lt; 16 work queue interrupts</span>
<a name="l10760"></a>10760 <span class="comment">                                                         1 bit/group. A copy of the R/W1C bit in the POW. */</span>
<a name="l10761"></a>10761 <span class="preprocessor">#else</span>
<a name="l10762"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn50xx.html#a599450ed3fa124943be6ef2f4c7c6701">10762</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn50xx.html#a599450ed3fa124943be6ef2f4c7c6701">workq</a>                        : 16;
<a name="l10763"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn50xx.html#a7ba91ad28c86857d8ab62a081fe573ae">10763</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn50xx.html#a7ba91ad28c86857d8ab62a081fe573ae">gpio</a>                         : 16;
<a name="l10764"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn50xx.html#af20642eaf7687be32254c97b3ee58ff5">10764</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn50xx.html#af20642eaf7687be32254c97b3ee58ff5">mbox</a>                         : 2;
<a name="l10765"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn50xx.html#a7d8701f46be77432e9836c3a5f48cf78">10765</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn50xx.html#a7d8701f46be77432e9836c3a5f48cf78">uart</a>                         : 2;
<a name="l10766"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn50xx.html#a258d6ed292c3c29ce7ce3fbc1ef5ce2a">10766</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn50xx.html#a258d6ed292c3c29ce7ce3fbc1ef5ce2a">pci_int</a>                      : 4;
<a name="l10767"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn50xx.html#a83f3722e4815d1acbe1f79fda4a104a3">10767</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn50xx.html#a83f3722e4815d1acbe1f79fda4a104a3">pci_msi</a>                      : 4;
<a name="l10768"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn50xx.html#a1fbcf816164f8f17c7e88ec909d72b52">10768</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn50xx.html#a1fbcf816164f8f17c7e88ec909d72b52">wdog_sum</a>                     : 1;
<a name="l10769"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn50xx.html#a1fa9345acadd6c68d70783c2594788ab">10769</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn50xx.html#a1fa9345acadd6c68d70783c2594788ab">twsi</a>                         : 1;
<a name="l10770"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn50xx.html#ad7af7e743aff787e704ce25f1144c67d">10770</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn50xx.html#ad7af7e743aff787e704ce25f1144c67d">rml</a>                          : 1;
<a name="l10771"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn50xx.html#a5fa1ae3ada6df0bc363d6abd1a8aeea6">10771</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn50xx.html#a5fa1ae3ada6df0bc363d6abd1a8aeea6">reserved_47_47</a>               : 1;
<a name="l10772"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn50xx.html#a26a2064e206ec4b90eb324db40ffa109">10772</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn50xx.html#a26a2064e206ec4b90eb324db40ffa109">gmx_drp</a>                      : 1;
<a name="l10773"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn50xx.html#ae6004e44ce538838692079b0159a3a81">10773</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn50xx.html#ae6004e44ce538838692079b0159a3a81">reserved_49_49</a>               : 1;
<a name="l10774"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn50xx.html#a074a5396b69904bba1bb472daba1a156">10774</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn50xx.html#a074a5396b69904bba1bb472daba1a156">ipd_drp</a>                      : 1;
<a name="l10775"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn50xx.html#aebf780d891c7c71776411826fb4cea9c">10775</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn50xx.html#aebf780d891c7c71776411826fb4cea9c">reserved_51_51</a>               : 1;
<a name="l10776"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn50xx.html#ad84896b2e8cc636e6407a695fa0d4661">10776</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn50xx.html#ad84896b2e8cc636e6407a695fa0d4661">timer</a>                        : 4;
<a name="l10777"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn50xx.html#ad7a392cc8ea5dafe46123a33b078882c">10777</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn50xx.html#ad7a392cc8ea5dafe46123a33b078882c">usb</a>                          : 1;
<a name="l10778"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn50xx.html#ac5257e44468184d58bf6d73717624396">10778</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn50xx.html#ac5257e44468184d58bf6d73717624396">pcm</a>                          : 1;
<a name="l10779"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn50xx.html#a166eb150c024128b3490c2658cce3204">10779</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn50xx.html#a166eb150c024128b3490c2658cce3204">mpi</a>                          : 1;
<a name="l10780"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn50xx.html#adc6b9c9a9eae001f778abb5e4ae346bd">10780</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn50xx.html#adc6b9c9a9eae001f778abb5e4ae346bd">reserved_59_63</a>               : 5;
<a name="l10781"></a>10781 <span class="preprocessor">#endif</span>
<a name="l10782"></a>10782 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__sum4.html#adb4c34621f6343edfd5b1c01c2d60f58">cn50xx</a>;
<a name="l10783"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn52xx.html">10783</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn52xx.html">cvmx_ciu_intx_sum4_cn52xx</a> {
<a name="l10784"></a>10784 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10785"></a>10785 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn52xx.html#ab124e4f0af3171e19e954e62176b45c7">bootdma</a>                      : 1;  <span class="comment">/**&lt; Boot bus DMA engines Interrupt */</span>
<a name="l10786"></a>10786     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn52xx.html#a04c4a6d7b193c20e63005b1ab0f7ae6c">mii</a>                          : 1;  <span class="comment">/**&lt; MII Interface Interrupt */</span>
<a name="l10787"></a>10787     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn52xx.html#afa61ff9f38fb05ead09a74f2078f1aa6">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; IPD per-port counter threshold interrupt */</span>
<a name="l10788"></a>10788     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn52xx.html#a22c1474a72f2e2def419a460242c7ba6">powiq</a>                        : 1;  <span class="comment">/**&lt; POW IQ interrupt */</span>
<a name="l10789"></a>10789     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn52xx.html#abb0890fc2fe1ac5cd378edb4a761169f">twsi2</a>                        : 1;  <span class="comment">/**&lt; 2nd TWSI Interrupt */</span>
<a name="l10790"></a>10790     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn52xx.html#a151e9e513ab14dc053b65f48df62ff5d">reserved_57_58</a>               : 2;
<a name="l10791"></a>10791     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn52xx.html#a191710dae53ade813ba37db8a3289372">usb</a>                          : 1;  <span class="comment">/**&lt; USB Interrupt */</span>
<a name="l10792"></a>10792     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn52xx.html#ae86fb2ab9b7dd67fe348b9f89654e30b">timer</a>                        : 4;  <span class="comment">/**&lt; General timer interrupts */</span>
<a name="l10793"></a>10793     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn52xx.html#a78d6cc32acf095e60951df99409bdf92">reserved_51_51</a>               : 1;
<a name="l10794"></a>10794     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn52xx.html#a633f2a2ef6fc27b8e106cf4f2a678169">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; IPD QOS packet drop */</span>
<a name="l10795"></a>10795     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn52xx.html#ad888006f58c5c8525dc5e6d3045ea551">reserved_49_49</a>               : 1;
<a name="l10796"></a>10796     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn52xx.html#a4394b0902a988785a52bc42b392b8db8">gmx_drp</a>                      : 1;  <span class="comment">/**&lt; GMX packet drop */</span>
<a name="l10797"></a>10797     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn52xx.html#a7406abb54eabfe25c3fb1bf6e5eb8313">trace</a>                        : 1;  <span class="comment">/**&lt; L2C has the CMB trace buffer */</span>
<a name="l10798"></a>10798     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn52xx.html#a3ff410ab12c6c452646d417f45c88fe4">rml</a>                          : 1;  <span class="comment">/**&lt; RML Interrupt */</span>
<a name="l10799"></a>10799     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn52xx.html#afc51987763c54d68436c57b25032f152">twsi</a>                         : 1;  <span class="comment">/**&lt; TWSI Interrupt */</span>
<a name="l10800"></a>10800     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn52xx.html#a8043c626837f146375d87f9fc1166a01">wdog_sum</a>                     : 1;  <span class="comment">/**&lt; SUM1&amp;EN4_1 summary bit</span>
<a name="l10801"></a>10801 <span class="comment">                                                         This read-only bit reads as a one whenever any</span>
<a name="l10802"></a>10802 <span class="comment">                                                         CIU_INT_SUM1 bit is set and corresponding</span>
<a name="l10803"></a>10803 <span class="comment">                                                         enable bit in CIU_INTx_EN4_1 is set, where x</span>
<a name="l10804"></a>10804 <span class="comment">                                                         is the same as x in this CIU_INTx_SUM4.</span>
<a name="l10805"></a>10805 <span class="comment">                                                         PPs use CIU_INTx_SUM4 for IP4, where x=PPid.</span>
<a name="l10806"></a>10806 <span class="comment">                                                         Note that WDOG_SUM only summarizes the SUM/EN4_1</span>
<a name="l10807"></a>10807 <span class="comment">                                                         result and does not have a corresponding enable</span>
<a name="l10808"></a>10808 <span class="comment">                                                         bit, so does not directly contribute to</span>
<a name="l10809"></a>10809 <span class="comment">                                                         interrupts. */</span>
<a name="l10810"></a>10810     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn52xx.html#afc6d04d2ce8d1e0df7145fff54078e04">pci_msi</a>                      : 4;  <span class="comment">/**&lt; PCI MSI</span>
<a name="l10811"></a>10811 <span class="comment">                                                         Refer to &quot;Receiving Message-Signalled</span>
<a name="l10812"></a>10812 <span class="comment">                                                         Interrupts&quot; in the PCIe chapter of the spec */</span>
<a name="l10813"></a>10813     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn52xx.html#a0dd370b43f338d8a08784f4f19fd8965">pci_int</a>                      : 4;  <span class="comment">/**&lt; PCI INTA/B/C/D</span>
<a name="l10814"></a>10814 <span class="comment">                                                         Refer to &quot;Receiving Emulated INTA/INTB/</span>
<a name="l10815"></a>10815 <span class="comment">                                                         INTC/INTD&quot; in the PCIe chapter of the spec */</span>
<a name="l10816"></a>10816     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn52xx.html#a953717fa53523ebe20616338071ac396">uart</a>                         : 2;  <span class="comment">/**&lt; Two UART interrupts */</span>
<a name="l10817"></a>10817     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn52xx.html#a946af64e3e50870654bcc798b21f492c">mbox</a>                         : 2;  <span class="comment">/**&lt; Two mailbox interrupts for entries 0-3</span>
<a name="l10818"></a>10818 <span class="comment">                                                         [33] is the or of &lt;31:16&gt;</span>
<a name="l10819"></a>10819 <span class="comment">                                                         [32] is the or of &lt;15:0&gt; */</span>
<a name="l10820"></a>10820     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn52xx.html#af0ffacb667819d4dcb94516a472f2c16">gpio</a>                         : 16; <span class="comment">/**&lt; 16 GPIO interrupts */</span>
<a name="l10821"></a>10821     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn52xx.html#ad32d73a738f459cf76c55208ca91cafa">workq</a>                        : 16; <span class="comment">/**&lt; 16 work queue interrupts</span>
<a name="l10822"></a>10822 <span class="comment">                                                         1 bit/group. A copy of the R/W1C bit in the POW. */</span>
<a name="l10823"></a>10823 <span class="preprocessor">#else</span>
<a name="l10824"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn52xx.html#ad32d73a738f459cf76c55208ca91cafa">10824</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn52xx.html#ad32d73a738f459cf76c55208ca91cafa">workq</a>                        : 16;
<a name="l10825"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn52xx.html#af0ffacb667819d4dcb94516a472f2c16">10825</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn52xx.html#af0ffacb667819d4dcb94516a472f2c16">gpio</a>                         : 16;
<a name="l10826"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn52xx.html#a946af64e3e50870654bcc798b21f492c">10826</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn52xx.html#a946af64e3e50870654bcc798b21f492c">mbox</a>                         : 2;
<a name="l10827"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn52xx.html#a953717fa53523ebe20616338071ac396">10827</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn52xx.html#a953717fa53523ebe20616338071ac396">uart</a>                         : 2;
<a name="l10828"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn52xx.html#a0dd370b43f338d8a08784f4f19fd8965">10828</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn52xx.html#a0dd370b43f338d8a08784f4f19fd8965">pci_int</a>                      : 4;
<a name="l10829"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn52xx.html#afc6d04d2ce8d1e0df7145fff54078e04">10829</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn52xx.html#afc6d04d2ce8d1e0df7145fff54078e04">pci_msi</a>                      : 4;
<a name="l10830"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn52xx.html#a8043c626837f146375d87f9fc1166a01">10830</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn52xx.html#a8043c626837f146375d87f9fc1166a01">wdog_sum</a>                     : 1;
<a name="l10831"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn52xx.html#afc51987763c54d68436c57b25032f152">10831</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn52xx.html#afc51987763c54d68436c57b25032f152">twsi</a>                         : 1;
<a name="l10832"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn52xx.html#a3ff410ab12c6c452646d417f45c88fe4">10832</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn52xx.html#a3ff410ab12c6c452646d417f45c88fe4">rml</a>                          : 1;
<a name="l10833"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn52xx.html#a7406abb54eabfe25c3fb1bf6e5eb8313">10833</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn52xx.html#a7406abb54eabfe25c3fb1bf6e5eb8313">trace</a>                        : 1;
<a name="l10834"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn52xx.html#a4394b0902a988785a52bc42b392b8db8">10834</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn52xx.html#a4394b0902a988785a52bc42b392b8db8">gmx_drp</a>                      : 1;
<a name="l10835"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn52xx.html#ad888006f58c5c8525dc5e6d3045ea551">10835</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn52xx.html#ad888006f58c5c8525dc5e6d3045ea551">reserved_49_49</a>               : 1;
<a name="l10836"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn52xx.html#a633f2a2ef6fc27b8e106cf4f2a678169">10836</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn52xx.html#a633f2a2ef6fc27b8e106cf4f2a678169">ipd_drp</a>                      : 1;
<a name="l10837"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn52xx.html#a78d6cc32acf095e60951df99409bdf92">10837</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn52xx.html#a78d6cc32acf095e60951df99409bdf92">reserved_51_51</a>               : 1;
<a name="l10838"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn52xx.html#ae86fb2ab9b7dd67fe348b9f89654e30b">10838</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn52xx.html#ae86fb2ab9b7dd67fe348b9f89654e30b">timer</a>                        : 4;
<a name="l10839"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn52xx.html#a191710dae53ade813ba37db8a3289372">10839</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn52xx.html#a191710dae53ade813ba37db8a3289372">usb</a>                          : 1;
<a name="l10840"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn52xx.html#a151e9e513ab14dc053b65f48df62ff5d">10840</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn52xx.html#a151e9e513ab14dc053b65f48df62ff5d">reserved_57_58</a>               : 2;
<a name="l10841"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn52xx.html#abb0890fc2fe1ac5cd378edb4a761169f">10841</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn52xx.html#abb0890fc2fe1ac5cd378edb4a761169f">twsi2</a>                        : 1;
<a name="l10842"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn52xx.html#a22c1474a72f2e2def419a460242c7ba6">10842</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn52xx.html#a22c1474a72f2e2def419a460242c7ba6">powiq</a>                        : 1;
<a name="l10843"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn52xx.html#afa61ff9f38fb05ead09a74f2078f1aa6">10843</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn52xx.html#afa61ff9f38fb05ead09a74f2078f1aa6">ipdppthr</a>                     : 1;
<a name="l10844"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn52xx.html#a04c4a6d7b193c20e63005b1ab0f7ae6c">10844</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn52xx.html#a04c4a6d7b193c20e63005b1ab0f7ae6c">mii</a>                          : 1;
<a name="l10845"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn52xx.html#ab124e4f0af3171e19e954e62176b45c7">10845</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn52xx.html#ab124e4f0af3171e19e954e62176b45c7">bootdma</a>                      : 1;
<a name="l10846"></a>10846 <span class="preprocessor">#endif</span>
<a name="l10847"></a>10847 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__sum4.html#a1bcbe5267643101047ad65f8b8c9c73f">cn52xx</a>;
<a name="l10848"></a><a class="code" href="unioncvmx__ciu__intx__sum4.html#af7bbab78c8ad76de33db9782d630fc74">10848</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn52xx.html">cvmx_ciu_intx_sum4_cn52xx</a>      <a class="code" href="unioncvmx__ciu__intx__sum4.html#af7bbab78c8ad76de33db9782d630fc74">cn52xxp1</a>;
<a name="l10849"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn56xx.html">10849</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn56xx.html">cvmx_ciu_intx_sum4_cn56xx</a> {
<a name="l10850"></a>10850 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10851"></a>10851 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn56xx.html#a5180c2f0e1f5d20a8ad0c9eb096d5431">bootdma</a>                      : 1;  <span class="comment">/**&lt; Boot bus DMA engines Interrupt */</span>
<a name="l10852"></a>10852     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn56xx.html#af7d307ff152af57a6507e39944a756c0">mii</a>                          : 1;  <span class="comment">/**&lt; MII Interface Interrupt */</span>
<a name="l10853"></a>10853     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn56xx.html#a98a648c448b4460c34afca01bb46baae">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; IPD per-port counter threshold interrupt */</span>
<a name="l10854"></a>10854     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn56xx.html#a68327237ac056bfd424b8317531ba54b">powiq</a>                        : 1;  <span class="comment">/**&lt; POW IQ interrupt */</span>
<a name="l10855"></a>10855     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn56xx.html#acbeae68139e93b7ed0a874f96af81a65">twsi2</a>                        : 1;  <span class="comment">/**&lt; 2nd TWSI Interrupt */</span>
<a name="l10856"></a>10856     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn56xx.html#aa43c734ca16c51035d841e240c538a20">reserved_57_58</a>               : 2;
<a name="l10857"></a>10857     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn56xx.html#a322a593f104aae60e5bdd652a78d5fa7">usb</a>                          : 1;  <span class="comment">/**&lt; USB Interrupt */</span>
<a name="l10858"></a>10858     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn56xx.html#a4503ed1d56f24d3c94e40a0d5a03809c">timer</a>                        : 4;  <span class="comment">/**&lt; General timer interrupts */</span>
<a name="l10859"></a>10859     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn56xx.html#aaf7df7529c578b5481f2a9b5cde0a705">key_zero</a>                     : 1;  <span class="comment">/**&lt; Key Zeroization interrupt</span>
<a name="l10860"></a>10860 <span class="comment">                                                         KEY_ZERO will be set when the external ZERO_KEYS</span>
<a name="l10861"></a>10861 <span class="comment">                                                         pin is sampled high.  KEY_ZERO is cleared by SW */</span>
<a name="l10862"></a>10862     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn56xx.html#a4aa3c7f75b333d84d4ff6590308234c0">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; IPD QOS packet drop */</span>
<a name="l10863"></a>10863     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn56xx.html#a8c4ce0c7a90d6436b9afb8e545db839f">gmx_drp</a>                      : 2;  <span class="comment">/**&lt; GMX packet drop */</span>
<a name="l10864"></a>10864     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn56xx.html#a980fa30b6dd1083ffd3a4480c4e79efe">trace</a>                        : 1;  <span class="comment">/**&lt; L2C has the CMB trace buffer */</span>
<a name="l10865"></a>10865     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn56xx.html#a849eb0fa598d3504c0ecc95d3c1a01ba">rml</a>                          : 1;  <span class="comment">/**&lt; RML Interrupt */</span>
<a name="l10866"></a>10866     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn56xx.html#a7a9cbda3449a1b23349ee85161e26a51">twsi</a>                         : 1;  <span class="comment">/**&lt; TWSI Interrupt */</span>
<a name="l10867"></a>10867     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn56xx.html#a30d4ce9154a87e845d76ea630705bd21">wdog_sum</a>                     : 1;  <span class="comment">/**&lt; Watchdog summary</span>
<a name="l10868"></a>10868 <span class="comment">                                                         These registers report WDOG to IP4 */</span>
<a name="l10869"></a>10869     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn56xx.html#ae8a835d878d43e5b61be30bf61a3747c">pci_msi</a>                      : 4;  <span class="comment">/**&lt; PCI MSI</span>
<a name="l10870"></a>10870 <span class="comment">                                                         Refer to &quot;Receiving Message-Signalled</span>
<a name="l10871"></a>10871 <span class="comment">                                                         Interrupts&quot; in the PCIe chapter of the spec */</span>
<a name="l10872"></a>10872     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn56xx.html#ad1b836eb96ed5a046fc7e2ed7cd3bf9c">pci_int</a>                      : 4;  <span class="comment">/**&lt; PCI INTA/B/C/D</span>
<a name="l10873"></a>10873 <span class="comment">                                                         Refer to &quot;Receiving Emulated INTA/INTB/</span>
<a name="l10874"></a>10874 <span class="comment">                                                         INTC/INTD&quot; in the PCIe chapter of the spec */</span>
<a name="l10875"></a>10875     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn56xx.html#a07d56aafefb49463a85bf52f66eb72b3">uart</a>                         : 2;  <span class="comment">/**&lt; Two UART interrupts */</span>
<a name="l10876"></a>10876     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn56xx.html#a4978be9b1dc67d4205414fdf72757abd">mbox</a>                         : 2;  <span class="comment">/**&lt; Two mailbox interrupts for entries 0-11</span>
<a name="l10877"></a>10877 <span class="comment">                                                         [33] is the or of &lt;31:16&gt;</span>
<a name="l10878"></a>10878 <span class="comment">                                                         [32] is the or of &lt;15:0&gt; */</span>
<a name="l10879"></a>10879     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn56xx.html#a2ad30c50116aa13c98d3616f823d03b9">gpio</a>                         : 16; <span class="comment">/**&lt; 16 GPIO interrupts */</span>
<a name="l10880"></a>10880     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn56xx.html#a6c2aff8685308a99d41319f8ea7513e0">workq</a>                        : 16; <span class="comment">/**&lt; 16 work queue interrupts</span>
<a name="l10881"></a>10881 <span class="comment">                                                         1 bit/group. A copy of the R/W1C bit in the POW. */</span>
<a name="l10882"></a>10882 <span class="preprocessor">#else</span>
<a name="l10883"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn56xx.html#a6c2aff8685308a99d41319f8ea7513e0">10883</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn56xx.html#a6c2aff8685308a99d41319f8ea7513e0">workq</a>                        : 16;
<a name="l10884"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn56xx.html#a2ad30c50116aa13c98d3616f823d03b9">10884</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn56xx.html#a2ad30c50116aa13c98d3616f823d03b9">gpio</a>                         : 16;
<a name="l10885"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn56xx.html#a4978be9b1dc67d4205414fdf72757abd">10885</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn56xx.html#a4978be9b1dc67d4205414fdf72757abd">mbox</a>                         : 2;
<a name="l10886"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn56xx.html#a07d56aafefb49463a85bf52f66eb72b3">10886</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn56xx.html#a07d56aafefb49463a85bf52f66eb72b3">uart</a>                         : 2;
<a name="l10887"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn56xx.html#ad1b836eb96ed5a046fc7e2ed7cd3bf9c">10887</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn56xx.html#ad1b836eb96ed5a046fc7e2ed7cd3bf9c">pci_int</a>                      : 4;
<a name="l10888"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn56xx.html#ae8a835d878d43e5b61be30bf61a3747c">10888</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn56xx.html#ae8a835d878d43e5b61be30bf61a3747c">pci_msi</a>                      : 4;
<a name="l10889"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn56xx.html#a30d4ce9154a87e845d76ea630705bd21">10889</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn56xx.html#a30d4ce9154a87e845d76ea630705bd21">wdog_sum</a>                     : 1;
<a name="l10890"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn56xx.html#a7a9cbda3449a1b23349ee85161e26a51">10890</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn56xx.html#a7a9cbda3449a1b23349ee85161e26a51">twsi</a>                         : 1;
<a name="l10891"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn56xx.html#a849eb0fa598d3504c0ecc95d3c1a01ba">10891</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn56xx.html#a849eb0fa598d3504c0ecc95d3c1a01ba">rml</a>                          : 1;
<a name="l10892"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn56xx.html#a980fa30b6dd1083ffd3a4480c4e79efe">10892</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn56xx.html#a980fa30b6dd1083ffd3a4480c4e79efe">trace</a>                        : 1;
<a name="l10893"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn56xx.html#a8c4ce0c7a90d6436b9afb8e545db839f">10893</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn56xx.html#a8c4ce0c7a90d6436b9afb8e545db839f">gmx_drp</a>                      : 2;
<a name="l10894"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn56xx.html#a4aa3c7f75b333d84d4ff6590308234c0">10894</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn56xx.html#a4aa3c7f75b333d84d4ff6590308234c0">ipd_drp</a>                      : 1;
<a name="l10895"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn56xx.html#aaf7df7529c578b5481f2a9b5cde0a705">10895</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn56xx.html#aaf7df7529c578b5481f2a9b5cde0a705">key_zero</a>                     : 1;
<a name="l10896"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn56xx.html#a4503ed1d56f24d3c94e40a0d5a03809c">10896</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn56xx.html#a4503ed1d56f24d3c94e40a0d5a03809c">timer</a>                        : 4;
<a name="l10897"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn56xx.html#a322a593f104aae60e5bdd652a78d5fa7">10897</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn56xx.html#a322a593f104aae60e5bdd652a78d5fa7">usb</a>                          : 1;
<a name="l10898"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn56xx.html#aa43c734ca16c51035d841e240c538a20">10898</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn56xx.html#aa43c734ca16c51035d841e240c538a20">reserved_57_58</a>               : 2;
<a name="l10899"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn56xx.html#acbeae68139e93b7ed0a874f96af81a65">10899</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn56xx.html#acbeae68139e93b7ed0a874f96af81a65">twsi2</a>                        : 1;
<a name="l10900"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn56xx.html#a68327237ac056bfd424b8317531ba54b">10900</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn56xx.html#a68327237ac056bfd424b8317531ba54b">powiq</a>                        : 1;
<a name="l10901"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn56xx.html#a98a648c448b4460c34afca01bb46baae">10901</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn56xx.html#a98a648c448b4460c34afca01bb46baae">ipdppthr</a>                     : 1;
<a name="l10902"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn56xx.html#af7d307ff152af57a6507e39944a756c0">10902</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn56xx.html#af7d307ff152af57a6507e39944a756c0">mii</a>                          : 1;
<a name="l10903"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn56xx.html#a5180c2f0e1f5d20a8ad0c9eb096d5431">10903</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn56xx.html#a5180c2f0e1f5d20a8ad0c9eb096d5431">bootdma</a>                      : 1;
<a name="l10904"></a>10904 <span class="preprocessor">#endif</span>
<a name="l10905"></a>10905 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__sum4.html#ab7b86d53f287efc6607448e149c8fcb0">cn56xx</a>;
<a name="l10906"></a><a class="code" href="unioncvmx__ciu__intx__sum4.html#ac40cbb69b66d50c44d7cec2c190ebfdb">10906</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn56xx.html">cvmx_ciu_intx_sum4_cn56xx</a>      <a class="code" href="unioncvmx__ciu__intx__sum4.html#ac40cbb69b66d50c44d7cec2c190ebfdb">cn56xxp1</a>;
<a name="l10907"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn58xx.html">10907</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn58xx.html">cvmx_ciu_intx_sum4_cn58xx</a> {
<a name="l10908"></a>10908 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10909"></a>10909 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn58xx.html#a187ce9ffdba5564a99cd56e2dfa02ed3">reserved_56_63</a>               : 8;
<a name="l10910"></a>10910     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn58xx.html#a68515a0237e6083a8d0162cf8d9bffaa">timer</a>                        : 4;  <span class="comment">/**&lt; General timer interrupts */</span>
<a name="l10911"></a>10911     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn58xx.html#ab4dea7436eddb9f6b51f23a965617b47">key_zero</a>                     : 1;  <span class="comment">/**&lt; Key Zeroization interrupt</span>
<a name="l10912"></a>10912 <span class="comment">                                                         KEY_ZERO will be set when the external ZERO_KEYS</span>
<a name="l10913"></a>10913 <span class="comment">                                                         pin is sampled high.  KEY_ZERO is cleared by SW */</span>
<a name="l10914"></a>10914     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn58xx.html#a85698ef68df291da272c50c9fdf34bba">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; IPD QOS packet drop */</span>
<a name="l10915"></a>10915     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn58xx.html#a75d96bbf0c3ab6276307f96023908572">gmx_drp</a>                      : 2;  <span class="comment">/**&lt; GMX packet drop */</span>
<a name="l10916"></a>10916     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn58xx.html#ad84721ac50a0821afc921754e3e221c7">trace</a>                        : 1;  <span class="comment">/**&lt; L2C has the CMB trace buffer */</span>
<a name="l10917"></a>10917     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn58xx.html#a17709b55a5b23ff9cdd6f0b34b26ccc2">rml</a>                          : 1;  <span class="comment">/**&lt; RML Interrupt */</span>
<a name="l10918"></a>10918     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn58xx.html#adb1b3f94bd714d4fdd45049218d15bd9">twsi</a>                         : 1;  <span class="comment">/**&lt; TWSI Interrupt */</span>
<a name="l10919"></a>10919     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn58xx.html#adfb0f84368f9a9c24c6f0b8241e4b91d">wdog_sum</a>                     : 1;  <span class="comment">/**&lt; Watchdog summary</span>
<a name="l10920"></a>10920 <span class="comment">                                                         These registers report WDOG to IP4 */</span>
<a name="l10921"></a>10921     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn58xx.html#a312c88058b745e962dc90bb193bf0510">pci_msi</a>                      : 4;  <span class="comment">/**&lt; PCI MSI</span>
<a name="l10922"></a>10922 <span class="comment">                                                         [43] is the or of &lt;63:48&gt;</span>
<a name="l10923"></a>10923 <span class="comment">                                                         [42] is the or of &lt;47:32&gt;</span>
<a name="l10924"></a>10924 <span class="comment">                                                         [41] is the or of &lt;31:16&gt;</span>
<a name="l10925"></a>10925 <span class="comment">                                                         [40] is the or of &lt;15:0&gt; */</span>
<a name="l10926"></a>10926     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn58xx.html#a2d758a8498c141ccd8901f1474c41aca">pci_int</a>                      : 4;  <span class="comment">/**&lt; PCI INTA/B/C/D */</span>
<a name="l10927"></a>10927     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn58xx.html#ae1bd43d9ecbd8987da35625b39b1165f">uart</a>                         : 2;  <span class="comment">/**&lt; Two UART interrupts */</span>
<a name="l10928"></a>10928     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn58xx.html#abd4a1f009facfd755628c570217e4950">mbox</a>                         : 2;  <span class="comment">/**&lt; Two mailbox interrupts for entries 0-31</span>
<a name="l10929"></a>10929 <span class="comment">                                                          [33] is the or of &lt;31:16&gt;</span>
<a name="l10930"></a>10930 <span class="comment">                                                          [32] is the or of &lt;15:0&gt;</span>
<a name="l10931"></a>10931 <span class="comment">                                                         Two PCI internal interrupts for entry 32</span>
<a name="l10932"></a>10932 <span class="comment">                                                          CIU_PCI_INTA */</span>
<a name="l10933"></a>10933     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn58xx.html#aabbc300a2c68b301f962f2897447a75a">gpio</a>                         : 16; <span class="comment">/**&lt; 16 GPIO interrupts */</span>
<a name="l10934"></a>10934     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn58xx.html#a3eb34ef0031c4a3584e5e7a8e74652f8">workq</a>                        : 16; <span class="comment">/**&lt; 16 work queue interrupts</span>
<a name="l10935"></a>10935 <span class="comment">                                                         1 bit/group. A copy of the R/W1C bit in the POW. */</span>
<a name="l10936"></a>10936 <span class="preprocessor">#else</span>
<a name="l10937"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn58xx.html#a3eb34ef0031c4a3584e5e7a8e74652f8">10937</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn58xx.html#a3eb34ef0031c4a3584e5e7a8e74652f8">workq</a>                        : 16;
<a name="l10938"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn58xx.html#aabbc300a2c68b301f962f2897447a75a">10938</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn58xx.html#aabbc300a2c68b301f962f2897447a75a">gpio</a>                         : 16;
<a name="l10939"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn58xx.html#abd4a1f009facfd755628c570217e4950">10939</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn58xx.html#abd4a1f009facfd755628c570217e4950">mbox</a>                         : 2;
<a name="l10940"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn58xx.html#ae1bd43d9ecbd8987da35625b39b1165f">10940</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn58xx.html#ae1bd43d9ecbd8987da35625b39b1165f">uart</a>                         : 2;
<a name="l10941"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn58xx.html#a2d758a8498c141ccd8901f1474c41aca">10941</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn58xx.html#a2d758a8498c141ccd8901f1474c41aca">pci_int</a>                      : 4;
<a name="l10942"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn58xx.html#a312c88058b745e962dc90bb193bf0510">10942</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn58xx.html#a312c88058b745e962dc90bb193bf0510">pci_msi</a>                      : 4;
<a name="l10943"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn58xx.html#adfb0f84368f9a9c24c6f0b8241e4b91d">10943</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn58xx.html#adfb0f84368f9a9c24c6f0b8241e4b91d">wdog_sum</a>                     : 1;
<a name="l10944"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn58xx.html#adb1b3f94bd714d4fdd45049218d15bd9">10944</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn58xx.html#adb1b3f94bd714d4fdd45049218d15bd9">twsi</a>                         : 1;
<a name="l10945"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn58xx.html#a17709b55a5b23ff9cdd6f0b34b26ccc2">10945</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn58xx.html#a17709b55a5b23ff9cdd6f0b34b26ccc2">rml</a>                          : 1;
<a name="l10946"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn58xx.html#ad84721ac50a0821afc921754e3e221c7">10946</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn58xx.html#ad84721ac50a0821afc921754e3e221c7">trace</a>                        : 1;
<a name="l10947"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn58xx.html#a75d96bbf0c3ab6276307f96023908572">10947</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn58xx.html#a75d96bbf0c3ab6276307f96023908572">gmx_drp</a>                      : 2;
<a name="l10948"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn58xx.html#a85698ef68df291da272c50c9fdf34bba">10948</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn58xx.html#a85698ef68df291da272c50c9fdf34bba">ipd_drp</a>                      : 1;
<a name="l10949"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn58xx.html#ab4dea7436eddb9f6b51f23a965617b47">10949</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn58xx.html#ab4dea7436eddb9f6b51f23a965617b47">key_zero</a>                     : 1;
<a name="l10950"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn58xx.html#a68515a0237e6083a8d0162cf8d9bffaa">10950</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn58xx.html#a68515a0237e6083a8d0162cf8d9bffaa">timer</a>                        : 4;
<a name="l10951"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn58xx.html#a187ce9ffdba5564a99cd56e2dfa02ed3">10951</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn58xx.html#a187ce9ffdba5564a99cd56e2dfa02ed3">reserved_56_63</a>               : 8;
<a name="l10952"></a>10952 <span class="preprocessor">#endif</span>
<a name="l10953"></a>10953 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__sum4.html#abbcaa234d60b88246041aaf40c87aa0d">cn58xx</a>;
<a name="l10954"></a><a class="code" href="unioncvmx__ciu__intx__sum4.html#a11365d2874f0cd13d14fec5a48016f49">10954</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn58xx.html">cvmx_ciu_intx_sum4_cn58xx</a>      <a class="code" href="unioncvmx__ciu__intx__sum4.html#a11365d2874f0cd13d14fec5a48016f49">cn58xxp1</a>;
<a name="l10955"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn61xx.html">10955</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn61xx.html">cvmx_ciu_intx_sum4_cn61xx</a> {
<a name="l10956"></a>10956 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10957"></a>10957 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn61xx.html#a204b8ed2ba4ac89877c7f207be0da159">bootdma</a>                      : 1;  <span class="comment">/**&lt; Boot bus DMA engines Interrupt</span>
<a name="l10958"></a>10958 <span class="comment">                                                         See MIO_BOOT_DMA_INT*, MIO_NDF_DMA_INT */</span>
<a name="l10959"></a>10959     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn61xx.html#afc921a7d46ac921b60e047226ce51df3">mii</a>                          : 1;  <span class="comment">/**&lt; RGMII/MIX Interface 0 Interrupt</span>
<a name="l10960"></a>10960 <span class="comment">                                                         See MIX0_ISR */</span>
<a name="l10961"></a>10961     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn61xx.html#a68fe70f3aed3d5fa0175fbcb383c801d">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; IPD per-port counter threshold interrupt</span>
<a name="l10962"></a>10962 <span class="comment">                                                         See IPD_PORT_QOS_INT* */</span>
<a name="l10963"></a>10963     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn61xx.html#a762158f77f60609cf949b745e7ab67bd">powiq</a>                        : 1;  <span class="comment">/**&lt; POW IQ interrupt</span>
<a name="l10964"></a>10964 <span class="comment">                                                         See POW_IQ_INT */</span>
<a name="l10965"></a>10965     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn61xx.html#ad62417b109d97ab7ed0879117a418774">twsi2</a>                        : 1;  <span class="comment">/**&lt; 2nd TWSI Interrupt</span>
<a name="l10966"></a>10966 <span class="comment">                                                         See MIO_TWS1_INT */</span>
<a name="l10967"></a>10967     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn61xx.html#afb990022d7ed9120355880812f0f55aa">mpi</a>                          : 1;  <span class="comment">/**&lt; MPI/SPI interrupt */</span>
<a name="l10968"></a>10968     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn61xx.html#ad57c4fccaefbaecc09f2a45e628efc0f">pcm</a>                          : 1;  <span class="comment">/**&lt; PCM/TDM interrupt */</span>
<a name="l10969"></a>10969     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn61xx.html#a14c0c7869a97e38852759e3f63e72a96">usb</a>                          : 1;  <span class="comment">/**&lt; USB EHCI or OHCI Interrupt</span>
<a name="l10970"></a>10970 <span class="comment">                                                         See UAHC0_EHCI_USBSTS UAHC0_OHCI0_HCINTERRUPTSTATUS */</span>
<a name="l10971"></a>10971     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn61xx.html#a9f55fda637f61dbc7ea4ff6b37017184">timer</a>                        : 4;  <span class="comment">/**&lt; General timer 0-3 interrupts</span>
<a name="l10972"></a>10972 <span class="comment">                                                         When CIU_TIM_MULTI_CAST[EN] == 0, this interrupt is</span>
<a name="l10973"></a>10973 <span class="comment">                                                         common for all PP/IRQs, writing &apos;1&apos; to any PP/IRQ</span>
<a name="l10974"></a>10974 <span class="comment">                                                         will clear all TIMERx(x=0..9) interrupts.</span>
<a name="l10975"></a>10975 <span class="comment">                                                         When CIU_TIM_MULTI_CAST[EN] == 1, TIMERx(x=0..9)</span>
<a name="l10976"></a>10976 <span class="comment">                                                         are set at the same time, but clearing are based on</span>
<a name="l10977"></a>10977 <span class="comment">                                                         per cnMIPS core. See CIU_TIM_MULTI_CAST for detail.</span>
<a name="l10978"></a>10978 <span class="comment">                                                         The combination of this field and the</span>
<a name="l10979"></a>10979 <span class="comment">                                                         CIU_SUM2_*[TIMER] field implement all 10 CIU_TIM*</span>
<a name="l10980"></a>10980 <span class="comment">                                                         interrupts. */</span>
<a name="l10981"></a>10981     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn61xx.html#aa38b1dc31d7fa0d8ad21d5a6077387fc">sum2</a>                         : 1;  <span class="comment">/**&lt; SUM2&amp;EN2 SUMMARY bit</span>
<a name="l10982"></a>10982 <span class="comment">                                                         This read-only bit reads as a one whenever any</span>
<a name="l10983"></a>10983 <span class="comment">                                                         CIU_SUM2_PPX_IPx (CIU_SUM2_IOX_INT)  bit is set</span>
<a name="l10984"></a>10984 <span class="comment">                                                         and corresponding enable bit in CIU_EN2_PPX_IPx</span>
<a name="l10985"></a>10985 <span class="comment">                                                         (CIU_EN2_IOX_INT) is set.</span>
<a name="l10986"></a>10986 <span class="comment">                                                         Note that WDOG_SUM only summarizes the SUM2/EN2</span>
<a name="l10987"></a>10987 <span class="comment">                                                         result and does not have a corresponding enable</span>
<a name="l10988"></a>10988 <span class="comment">                                                         bit, so does not directly contribute to</span>
<a name="l10989"></a>10989 <span class="comment">                                                         interrupts. */</span>
<a name="l10990"></a>10990     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn61xx.html#a325c27ac1fc5970d8359e547fe55c7f8">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; IPD QOS packet drop interrupt</span>
<a name="l10991"></a>10991 <span class="comment">                                                         Set any time PIP/IPD drops a packet */</span>
<a name="l10992"></a>10992     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn61xx.html#af30ab2fc4988786427a2b7093a6c0333">gmx_drp</a>                      : 2;  <span class="comment">/**&lt; GMX packet drop interrupt</span>
<a name="l10993"></a>10993 <span class="comment">                                                         Set any time corresponding GMX drops a packet */</span>
<a name="l10994"></a>10994     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn61xx.html#a2c0c03de833d656ceadde1cb01c2bb86">trace</a>                        : 1;  <span class="comment">/**&lt; Trace buffer interrupt</span>
<a name="l10995"></a>10995 <span class="comment">                                                         See TRA_INT_STATUS */</span>
<a name="l10996"></a>10996     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn61xx.html#a690f950bc07a1c2b06b612dd1602baf3">rml</a>                          : 1;  <span class="comment">/**&lt; RML Interrupt</span>
<a name="l10997"></a>10997 <span class="comment">                                                         This bit is set when any bit is set in</span>
<a name="l10998"></a>10998 <span class="comment">                                                         CIU_BLOCK_INT. */</span>
<a name="l10999"></a>10999     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn61xx.html#acf1eb626c2b0b6edce24ec293136c3cd">twsi</a>                         : 1;  <span class="comment">/**&lt; TWSI Interrupt</span>
<a name="l11000"></a>11000 <span class="comment">                                                         See MIO_TWS0_INT */</span>
<a name="l11001"></a>11001     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn61xx.html#a46a59b7ab898e25212ff0504c215b718">wdog_sum</a>                     : 1;  <span class="comment">/**&lt; SUM1&amp;EN1 summary bit</span>
<a name="l11002"></a>11002 <span class="comment">                                                         This read-only bit reads as a one whenever any</span>
<a name="l11003"></a>11003 <span class="comment">                                                         CIU_SUM1_PPX_IPx (CIU_SUM1_IOX_INT)  bit is set</span>
<a name="l11004"></a>11004 <span class="comment">                                                         and corresponding enable bit in CIU_INTx_EN is set</span>
<a name="l11005"></a>11005 <span class="comment">                                                         PPs use CIU_INTx_SUM0 where x=0-19</span>
<a name="l11006"></a>11006 <span class="comment">                                                         PCIe uses the CIU_INTx_SUM0 where x=32-33.</span>
<a name="l11007"></a>11007 <span class="comment">                                                         Note that WDOG_SUM only summarizes the SUM1/EN1</span>
<a name="l11008"></a>11008 <span class="comment">                                                         result and does not have a corresponding enable</span>
<a name="l11009"></a>11009 <span class="comment">                                                         bit, so does not directly contribute to</span>
<a name="l11010"></a>11010 <span class="comment">                                                         interrupts. */</span>
<a name="l11011"></a>11011     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn61xx.html#a7859d7ca9d817c7ba6b5e34f39c03835">pci_msi</a>                      : 4;  <span class="comment">/**&lt; PCIe MSI</span>
<a name="l11012"></a>11012 <span class="comment">                                                         See SLI_MSI_RCVn for bit &lt;40+n&gt; */</span>
<a name="l11013"></a>11013     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn61xx.html#adab8d423ef7ed048348ac198a43b3261">pci_int</a>                      : 4;  <span class="comment">/**&lt; PCIe INTA/B/C/D</span>
<a name="l11014"></a>11014 <span class="comment">                                                         Refer to &quot;Receiving Emulated INTA/INTB/</span>
<a name="l11015"></a>11015 <span class="comment">                                                         INTC/INTD&quot; in the SLI chapter of the spec</span>
<a name="l11016"></a>11016 <span class="comment">                                                         PCI_INT&lt;3&gt; = INTD</span>
<a name="l11017"></a>11017 <span class="comment">                                                         PCI_INT&lt;2&gt; = INTC</span>
<a name="l11018"></a>11018 <span class="comment">                                                         PCI_INT&lt;1&gt; = INTB</span>
<a name="l11019"></a>11019 <span class="comment">                                                         PCI_INT&lt;0&gt; = INTA */</span>
<a name="l11020"></a>11020     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn61xx.html#a7ee126c96ad0b07bb05bd481eeb0ea7e">uart</a>                         : 2;  <span class="comment">/**&lt; Two UART interrupts</span>
<a name="l11021"></a>11021 <span class="comment">                                                         See MIO_UARTn_IIR[IID] for bit &lt;34+n&gt; */</span>
<a name="l11022"></a>11022     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn61xx.html#a0af8986aa18f944dc2482e9ae96a3322">mbox</a>                         : 2;  <span class="comment">/**&lt; Two mailbox interrupts for entries 0-5</span>
<a name="l11023"></a>11023 <span class="comment">                                                         [33] is the or of &lt;31:16&gt;</span>
<a name="l11024"></a>11024 <span class="comment">                                                         [32] is the or of &lt;15:0&gt; */</span>
<a name="l11025"></a>11025     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn61xx.html#a17af1065fe390a2f8a72e3b3c617558d">gpio</a>                         : 16; <span class="comment">/**&lt; 16 GPIO interrupts</span>
<a name="l11026"></a>11026 <span class="comment">                                                         When GPIO_MULTI_CAST[EN] == 1</span>
<a name="l11027"></a>11027 <span class="comment">                                                         Write 1 to clear either the per PP interrupt or</span>
<a name="l11028"></a>11028 <span class="comment">                                                         common GPIO interrupt for all PP/IOs,depending</span>
<a name="l11029"></a>11029 <span class="comment">                                                         on mode setting. This will apply to all 16 GPIOs.</span>
<a name="l11030"></a>11030 <span class="comment">                                                         See GPIO_MULTI_CAST for all details</span>
<a name="l11031"></a>11031 <span class="comment">                                                         When GPIO_MULTI_CAST[EN] == 0</span>
<a name="l11032"></a>11032 <span class="comment">                                                         Read Only, retain the same behavior as o63. */</span>
<a name="l11033"></a>11033     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn61xx.html#a06e7f36824d0539fc7602479180f13bb">workq</a>                        : 16; <span class="comment">/**&lt; 16 work queue interrupts</span>
<a name="l11034"></a>11034 <span class="comment">                                                         See POW_WQ_INT[WQ_INT]</span>
<a name="l11035"></a>11035 <span class="comment">                                                          1 bit/group. A copy of the R/W1C bit in the POW. */</span>
<a name="l11036"></a>11036 <span class="preprocessor">#else</span>
<a name="l11037"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn61xx.html#a06e7f36824d0539fc7602479180f13bb">11037</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn61xx.html#a06e7f36824d0539fc7602479180f13bb">workq</a>                        : 16;
<a name="l11038"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn61xx.html#a17af1065fe390a2f8a72e3b3c617558d">11038</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn61xx.html#a17af1065fe390a2f8a72e3b3c617558d">gpio</a>                         : 16;
<a name="l11039"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn61xx.html#a0af8986aa18f944dc2482e9ae96a3322">11039</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn61xx.html#a0af8986aa18f944dc2482e9ae96a3322">mbox</a>                         : 2;
<a name="l11040"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn61xx.html#a7ee126c96ad0b07bb05bd481eeb0ea7e">11040</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn61xx.html#a7ee126c96ad0b07bb05bd481eeb0ea7e">uart</a>                         : 2;
<a name="l11041"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn61xx.html#adab8d423ef7ed048348ac198a43b3261">11041</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn61xx.html#adab8d423ef7ed048348ac198a43b3261">pci_int</a>                      : 4;
<a name="l11042"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn61xx.html#a7859d7ca9d817c7ba6b5e34f39c03835">11042</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn61xx.html#a7859d7ca9d817c7ba6b5e34f39c03835">pci_msi</a>                      : 4;
<a name="l11043"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn61xx.html#a46a59b7ab898e25212ff0504c215b718">11043</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn61xx.html#a46a59b7ab898e25212ff0504c215b718">wdog_sum</a>                     : 1;
<a name="l11044"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn61xx.html#acf1eb626c2b0b6edce24ec293136c3cd">11044</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn61xx.html#acf1eb626c2b0b6edce24ec293136c3cd">twsi</a>                         : 1;
<a name="l11045"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn61xx.html#a690f950bc07a1c2b06b612dd1602baf3">11045</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn61xx.html#a690f950bc07a1c2b06b612dd1602baf3">rml</a>                          : 1;
<a name="l11046"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn61xx.html#a2c0c03de833d656ceadde1cb01c2bb86">11046</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn61xx.html#a2c0c03de833d656ceadde1cb01c2bb86">trace</a>                        : 1;
<a name="l11047"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn61xx.html#af30ab2fc4988786427a2b7093a6c0333">11047</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn61xx.html#af30ab2fc4988786427a2b7093a6c0333">gmx_drp</a>                      : 2;
<a name="l11048"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn61xx.html#a325c27ac1fc5970d8359e547fe55c7f8">11048</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn61xx.html#a325c27ac1fc5970d8359e547fe55c7f8">ipd_drp</a>                      : 1;
<a name="l11049"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn61xx.html#aa38b1dc31d7fa0d8ad21d5a6077387fc">11049</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn61xx.html#aa38b1dc31d7fa0d8ad21d5a6077387fc">sum2</a>                         : 1;
<a name="l11050"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn61xx.html#a9f55fda637f61dbc7ea4ff6b37017184">11050</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn61xx.html#a9f55fda637f61dbc7ea4ff6b37017184">timer</a>                        : 4;
<a name="l11051"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn61xx.html#a14c0c7869a97e38852759e3f63e72a96">11051</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn61xx.html#a14c0c7869a97e38852759e3f63e72a96">usb</a>                          : 1;
<a name="l11052"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn61xx.html#ad57c4fccaefbaecc09f2a45e628efc0f">11052</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn61xx.html#ad57c4fccaefbaecc09f2a45e628efc0f">pcm</a>                          : 1;
<a name="l11053"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn61xx.html#afb990022d7ed9120355880812f0f55aa">11053</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn61xx.html#afb990022d7ed9120355880812f0f55aa">mpi</a>                          : 1;
<a name="l11054"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn61xx.html#ad62417b109d97ab7ed0879117a418774">11054</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn61xx.html#ad62417b109d97ab7ed0879117a418774">twsi2</a>                        : 1;
<a name="l11055"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn61xx.html#a762158f77f60609cf949b745e7ab67bd">11055</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn61xx.html#a762158f77f60609cf949b745e7ab67bd">powiq</a>                        : 1;
<a name="l11056"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn61xx.html#a68fe70f3aed3d5fa0175fbcb383c801d">11056</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn61xx.html#a68fe70f3aed3d5fa0175fbcb383c801d">ipdppthr</a>                     : 1;
<a name="l11057"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn61xx.html#afc921a7d46ac921b60e047226ce51df3">11057</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn61xx.html#afc921a7d46ac921b60e047226ce51df3">mii</a>                          : 1;
<a name="l11058"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn61xx.html#a204b8ed2ba4ac89877c7f207be0da159">11058</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn61xx.html#a204b8ed2ba4ac89877c7f207be0da159">bootdma</a>                      : 1;
<a name="l11059"></a>11059 <span class="preprocessor">#endif</span>
<a name="l11060"></a>11060 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__sum4.html#aa69fce2529056843a065e6a36caf9605">cn61xx</a>;
<a name="l11061"></a><a class="code" href="unioncvmx__ciu__intx__sum4.html#a1e4a85697319f025a2b7cfac7eebda5d">11061</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn52xx.html">cvmx_ciu_intx_sum4_cn52xx</a>      <a class="code" href="unioncvmx__ciu__intx__sum4.html#a1e4a85697319f025a2b7cfac7eebda5d">cn63xx</a>;
<a name="l11062"></a><a class="code" href="unioncvmx__ciu__intx__sum4.html#a3ac8ea185187d4d7989bf6df6bea4b6c">11062</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn52xx.html">cvmx_ciu_intx_sum4_cn52xx</a>      <a class="code" href="unioncvmx__ciu__intx__sum4.html#a3ac8ea185187d4d7989bf6df6bea4b6c">cn63xxp1</a>;
<a name="l11063"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn66xx.html">11063</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn66xx.html">cvmx_ciu_intx_sum4_cn66xx</a> {
<a name="l11064"></a>11064 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11065"></a>11065 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn66xx.html#a420446dbe8dac1324de6af8f2be58dd6">bootdma</a>                      : 1;  <span class="comment">/**&lt; Boot bus DMA engines Interrupt</span>
<a name="l11066"></a>11066 <span class="comment">                                                         See MIO_BOOT_DMA_INT*, MIO_NDF_DMA_INT */</span>
<a name="l11067"></a>11067     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn66xx.html#ad77be0a798488c243e32c6fc0f1afbd8">mii</a>                          : 1;  <span class="comment">/**&lt; RGMII/MII/MIX Interface 0 Interrupt</span>
<a name="l11068"></a>11068 <span class="comment">                                                         See MIX0_ISR */</span>
<a name="l11069"></a>11069     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn66xx.html#a3015c957e476f3060ffc9c21a612c6bf">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; IPD per-port counter threshold interrupt</span>
<a name="l11070"></a>11070 <span class="comment">                                                         See IPD_PORT_QOS_INT* */</span>
<a name="l11071"></a>11071     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn66xx.html#a72dc98c4a8766b33457ee4d4df1f23dc">powiq</a>                        : 1;  <span class="comment">/**&lt; POW IQ interrupt</span>
<a name="l11072"></a>11072 <span class="comment">                                                         See POW_IQ_INT */</span>
<a name="l11073"></a>11073     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn66xx.html#a6cce3312a399bf0285938d12344372b4">twsi2</a>                        : 1;  <span class="comment">/**&lt; 2nd TWSI Interrupt</span>
<a name="l11074"></a>11074 <span class="comment">                                                         See MIO_TWS1_INT */</span>
<a name="l11075"></a>11075     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn66xx.html#aab4c34afd13037deecb78c57cf0aa767">mpi</a>                          : 1;  <span class="comment">/**&lt; MPI/SPI interrupt */</span>
<a name="l11076"></a>11076     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn66xx.html#a1fef3decc379a5b19778c8697e6cda7a">reserved_57_57</a>               : 1;
<a name="l11077"></a>11077     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn66xx.html#ab81e25057768fbef9e3545a8f6d80ea2">usb</a>                          : 1;  <span class="comment">/**&lt; USB EHCI or OHCI Interrupt</span>
<a name="l11078"></a>11078 <span class="comment">                                                         See UAHC0_EHCI_USBSTS UAHC0_OHCI0_HCINTERRUPTSTATUS */</span>
<a name="l11079"></a>11079     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn66xx.html#acf38db4be6865d15d49e50667d5b4ee4">timer</a>                        : 4;  <span class="comment">/**&lt; General timer 0-3 interrupts.</span>
<a name="l11080"></a>11080 <span class="comment">                                                         Prior to pass 1.2 or</span>
<a name="l11081"></a>11081 <span class="comment">                                                          when CIU_TIM_MULTI_CAST[EN]==0, this interrupt is</span>
<a name="l11082"></a>11082 <span class="comment">                                                          common for all PP/IRQs, writing &apos;1&apos; to any PP/IRQ</span>
<a name="l11083"></a>11083 <span class="comment">                                                          will clear all TIMERx(x=0..9) interrupts.</span>
<a name="l11084"></a>11084 <span class="comment">                                                         When CIU_TIM_MULTI_CAST[EN] == 1, TIMERx(x=0..9)</span>
<a name="l11085"></a>11085 <span class="comment">                                                          are set at the same time, but clearing is per</span>
<a name="l11086"></a>11086 <span class="comment">                                                          cnMIPS core. See CIU_TIM_MULTI_CAST for detail.</span>
<a name="l11087"></a>11087 <span class="comment">                                                         The combination of this field and the</span>
<a name="l11088"></a>11088 <span class="comment">                                                         CIU_SUM2_*[TIMER] field implement all 10 CIU_TIM*</span>
<a name="l11089"></a>11089 <span class="comment">                                                         interrupts. */</span>
<a name="l11090"></a>11090     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn66xx.html#ad8594953aade96e949ae7b22a0731899">sum2</a>                         : 1;  <span class="comment">/**&lt; SUM2&amp;EN2 SUMMARY bit</span>
<a name="l11091"></a>11091 <span class="comment">                                                          In pass 1.2 and subsequent passes,</span>
<a name="l11092"></a>11092 <span class="comment">                                                          this read-only bit reads as a one whenever any</span>
<a name="l11093"></a>11093 <span class="comment">                                                          CIU_SUM2_PPX_IPx (CIU_SUM2_IOX_INT)  bit is set</span>
<a name="l11094"></a>11094 <span class="comment">                                                          and corresponding enable bit in CIU_EN2_PPX_IPx</span>
<a name="l11095"></a>11095 <span class="comment">                                                          (CIU_EN2_IOX_INT) is set.</span>
<a name="l11096"></a>11096 <span class="comment">                                                          Note that WDOG_SUM only summarizes the SUM2/EN2</span>
<a name="l11097"></a>11097 <span class="comment">                                                          result and does not have a corresponding enable</span>
<a name="l11098"></a>11098 <span class="comment">                                                          bit, so does not directly contribute to</span>
<a name="l11099"></a>11099 <span class="comment">                                                          interrupts.</span>
<a name="l11100"></a>11100 <span class="comment">                                                         Prior to pass 1.2, SUM2 did not exist and this</span>
<a name="l11101"></a>11101 <span class="comment">                                                          bit reads as zero. */</span>
<a name="l11102"></a>11102     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn66xx.html#a994719a662f3af076de7a12b8b304f5b">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; IPD QOS packet drop interrupt</span>
<a name="l11103"></a>11103 <span class="comment">                                                         Set any time PIP/IPD drops a packet */</span>
<a name="l11104"></a>11104     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn66xx.html#ac801b4437bcac2911ba380733101a55f">gmx_drp</a>                      : 2;  <span class="comment">/**&lt; GMX packet drop interrupt</span>
<a name="l11105"></a>11105 <span class="comment">                                                         Set any time corresponding GMX drops a packet */</span>
<a name="l11106"></a>11106     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn66xx.html#a343e948d6e430b8b247996be4e5aeb06">trace</a>                        : 1;  <span class="comment">/**&lt; Trace buffer interrupt</span>
<a name="l11107"></a>11107 <span class="comment">                                                         See TRA_INT_STATUS */</span>
<a name="l11108"></a>11108     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn66xx.html#a3582e18b57c366c7dcacbfe0b7fd044a">rml</a>                          : 1;  <span class="comment">/**&lt; RML Interrupt</span>
<a name="l11109"></a>11109 <span class="comment">                                                         This bit is set when any bit is set in</span>
<a name="l11110"></a>11110 <span class="comment">                                                         CIU_BLOCK_INT. */</span>
<a name="l11111"></a>11111     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn66xx.html#a5903d1314619a4434530e7807b76eb1e">twsi</a>                         : 1;  <span class="comment">/**&lt; TWSI Interrupt</span>
<a name="l11112"></a>11112 <span class="comment">                                                         See MIO_TWS0_INT */</span>
<a name="l11113"></a>11113     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn66xx.html#a5e6cd40182ab91f0b3cdf00d46246364">wdog_sum</a>                     : 1;  <span class="comment">/**&lt; SUM1&amp;EN1 summary bit</span>
<a name="l11114"></a>11114 <span class="comment">                                                         This read-only bit reads as a one whenever any</span>
<a name="l11115"></a>11115 <span class="comment">                                                         CIU_SUM1_PPX_IPx (CIU_SUM1_IOX_INT)  bit is set</span>
<a name="l11116"></a>11116 <span class="comment">                                                         and corresponding enable bit in CIU_INTx_EN is set</span>
<a name="l11117"></a>11117 <span class="comment">                                                         PPs use CIU_INTx_SUM0 where x=0-19</span>
<a name="l11118"></a>11118 <span class="comment">                                                         PCIe/sRIO uses the CIU_INTx_SUM0 where x=32-33.</span>
<a name="l11119"></a>11119 <span class="comment">                                                         Note that WDOG_SUM only summarizes the SUM1/EN1</span>
<a name="l11120"></a>11120 <span class="comment">                                                         result and does not have a corresponding enable</span>
<a name="l11121"></a>11121 <span class="comment">                                                         bit, so does not directly contribute to</span>
<a name="l11122"></a>11122 <span class="comment">                                                         interrupts. */</span>
<a name="l11123"></a>11123     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn66xx.html#ab61ff08ca480e59e714ce6fff599651e">pci_msi</a>                      : 4;  <span class="comment">/**&lt; PCIe/sRIO MSI</span>
<a name="l11124"></a>11124 <span class="comment">                                                         See SLI_MSI_RCVn for bit &lt;40+n&gt; */</span>
<a name="l11125"></a>11125     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn66xx.html#a24e1e046fa15d2587ce1836113e6698e">pci_int</a>                      : 4;  <span class="comment">/**&lt; PCIe INTA/B/C/D</span>
<a name="l11126"></a>11126 <span class="comment">                                                         Refer to &quot;Receiving Emulated INTA/INTB/</span>
<a name="l11127"></a>11127 <span class="comment">                                                         INTC/INTD&quot; in the SLI chapter of the spec</span>
<a name="l11128"></a>11128 <span class="comment">                                                         PCI_INT&lt;3&gt; = INTD</span>
<a name="l11129"></a>11129 <span class="comment">                                                         PCI_INT&lt;2&gt; = INTC</span>
<a name="l11130"></a>11130 <span class="comment">                                                         PCI_INT&lt;1&gt; = INTB</span>
<a name="l11131"></a>11131 <span class="comment">                                                         PCI_INT&lt;0&gt; = INTA */</span>
<a name="l11132"></a>11132     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn66xx.html#a877433ee085947b45d84b7f095deca35">uart</a>                         : 2;  <span class="comment">/**&lt; Two UART interrupts</span>
<a name="l11133"></a>11133 <span class="comment">                                                         See MIO_UARTn_IIR[IID] for bit &lt;34+n&gt; */</span>
<a name="l11134"></a>11134     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn66xx.html#a962b20ef62a1daa7a78317cab1292007">mbox</a>                         : 2;  <span class="comment">/**&lt; Two mailbox interrupts for entries 0-5</span>
<a name="l11135"></a>11135 <span class="comment">                                                         [33] is the or of &lt;31:16&gt;</span>
<a name="l11136"></a>11136 <span class="comment">                                                         [32] is the or of &lt;15:0&gt; */</span>
<a name="l11137"></a>11137     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn66xx.html#a323046f89e58102cec44eca7c5f5df65">gpio</a>                         : 16; <span class="comment">/**&lt; 16 GPIO interrupts */</span>
<a name="l11138"></a>11138     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn66xx.html#ae2088639306d7d253553e91e92ce353a">workq</a>                        : 16; <span class="comment">/**&lt; 16 work queue interrupts</span>
<a name="l11139"></a>11139 <span class="comment">                                                         See POW_WQ_INT[WQ_INT]</span>
<a name="l11140"></a>11140 <span class="comment">                                                          1 bit/group. A copy of the R/W1C bit in the POW. */</span>
<a name="l11141"></a>11141 <span class="preprocessor">#else</span>
<a name="l11142"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn66xx.html#ae2088639306d7d253553e91e92ce353a">11142</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn66xx.html#ae2088639306d7d253553e91e92ce353a">workq</a>                        : 16;
<a name="l11143"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn66xx.html#a323046f89e58102cec44eca7c5f5df65">11143</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn66xx.html#a323046f89e58102cec44eca7c5f5df65">gpio</a>                         : 16;
<a name="l11144"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn66xx.html#a962b20ef62a1daa7a78317cab1292007">11144</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn66xx.html#a962b20ef62a1daa7a78317cab1292007">mbox</a>                         : 2;
<a name="l11145"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn66xx.html#a877433ee085947b45d84b7f095deca35">11145</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn66xx.html#a877433ee085947b45d84b7f095deca35">uart</a>                         : 2;
<a name="l11146"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn66xx.html#a24e1e046fa15d2587ce1836113e6698e">11146</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn66xx.html#a24e1e046fa15d2587ce1836113e6698e">pci_int</a>                      : 4;
<a name="l11147"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn66xx.html#ab61ff08ca480e59e714ce6fff599651e">11147</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn66xx.html#ab61ff08ca480e59e714ce6fff599651e">pci_msi</a>                      : 4;
<a name="l11148"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn66xx.html#a5e6cd40182ab91f0b3cdf00d46246364">11148</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn66xx.html#a5e6cd40182ab91f0b3cdf00d46246364">wdog_sum</a>                     : 1;
<a name="l11149"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn66xx.html#a5903d1314619a4434530e7807b76eb1e">11149</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn66xx.html#a5903d1314619a4434530e7807b76eb1e">twsi</a>                         : 1;
<a name="l11150"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn66xx.html#a3582e18b57c366c7dcacbfe0b7fd044a">11150</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn66xx.html#a3582e18b57c366c7dcacbfe0b7fd044a">rml</a>                          : 1;
<a name="l11151"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn66xx.html#a343e948d6e430b8b247996be4e5aeb06">11151</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn66xx.html#a343e948d6e430b8b247996be4e5aeb06">trace</a>                        : 1;
<a name="l11152"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn66xx.html#ac801b4437bcac2911ba380733101a55f">11152</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn66xx.html#ac801b4437bcac2911ba380733101a55f">gmx_drp</a>                      : 2;
<a name="l11153"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn66xx.html#a994719a662f3af076de7a12b8b304f5b">11153</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn66xx.html#a994719a662f3af076de7a12b8b304f5b">ipd_drp</a>                      : 1;
<a name="l11154"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn66xx.html#ad8594953aade96e949ae7b22a0731899">11154</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn66xx.html#ad8594953aade96e949ae7b22a0731899">sum2</a>                         : 1;
<a name="l11155"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn66xx.html#acf38db4be6865d15d49e50667d5b4ee4">11155</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn66xx.html#acf38db4be6865d15d49e50667d5b4ee4">timer</a>                        : 4;
<a name="l11156"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn66xx.html#ab81e25057768fbef9e3545a8f6d80ea2">11156</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn66xx.html#ab81e25057768fbef9e3545a8f6d80ea2">usb</a>                          : 1;
<a name="l11157"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn66xx.html#a1fef3decc379a5b19778c8697e6cda7a">11157</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn66xx.html#a1fef3decc379a5b19778c8697e6cda7a">reserved_57_57</a>               : 1;
<a name="l11158"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn66xx.html#aab4c34afd13037deecb78c57cf0aa767">11158</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn66xx.html#aab4c34afd13037deecb78c57cf0aa767">mpi</a>                          : 1;
<a name="l11159"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn66xx.html#a6cce3312a399bf0285938d12344372b4">11159</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn66xx.html#a6cce3312a399bf0285938d12344372b4">twsi2</a>                        : 1;
<a name="l11160"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn66xx.html#a72dc98c4a8766b33457ee4d4df1f23dc">11160</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn66xx.html#a72dc98c4a8766b33457ee4d4df1f23dc">powiq</a>                        : 1;
<a name="l11161"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn66xx.html#a3015c957e476f3060ffc9c21a612c6bf">11161</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn66xx.html#a3015c957e476f3060ffc9c21a612c6bf">ipdppthr</a>                     : 1;
<a name="l11162"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn66xx.html#ad77be0a798488c243e32c6fc0f1afbd8">11162</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn66xx.html#ad77be0a798488c243e32c6fc0f1afbd8">mii</a>                          : 1;
<a name="l11163"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn66xx.html#a420446dbe8dac1324de6af8f2be58dd6">11163</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn66xx.html#a420446dbe8dac1324de6af8f2be58dd6">bootdma</a>                      : 1;
<a name="l11164"></a>11164 <span class="preprocessor">#endif</span>
<a name="l11165"></a>11165 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__sum4.html#a92bf9526e765cc24b2059c8b95252733">cn66xx</a>;
<a name="l11166"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn70xx.html">11166</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn70xx.html">cvmx_ciu_intx_sum4_cn70xx</a> {
<a name="l11167"></a>11167 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11168"></a>11168 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn70xx.html#a5db262b54255de147997cb5dc021f40b">bootdma</a>                      : 1;  <span class="comment">/**&lt; Boot bus DMA engines Interrupt</span>
<a name="l11169"></a>11169 <span class="comment">                                                         See MIO_NDF_DMA_INT */</span>
<a name="l11170"></a>11170     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn70xx.html#a7ef6766831a93e3b1928db7cae3e8ba8">reserved_62_62</a>               : 1;
<a name="l11171"></a>11171     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn70xx.html#a7438e88d3fd94b6ca271ec02e41f7045">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; IPD per-port counter threshold interrupt</span>
<a name="l11172"></a>11172 <span class="comment">                                                         See IPD_PORT_QOS_INT* */</span>
<a name="l11173"></a>11173     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn70xx.html#aa52d2337392e125bef941ac7b9dfcc85">powiq</a>                        : 1;  <span class="comment">/**&lt; POW IQ interrupt</span>
<a name="l11174"></a>11174 <span class="comment">                                                         See POW_IQ_INT */</span>
<a name="l11175"></a>11175     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn70xx.html#aafeb4f28d1e4383d3b815c700210df41">twsi2</a>                        : 1;  <span class="comment">/**&lt; 2nd TWSI Interrupt</span>
<a name="l11176"></a>11176 <span class="comment">                                                         See MIO_TWS1_INT */</span>
<a name="l11177"></a>11177     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn70xx.html#ad0f5094131e0264b74823c38c10eaced">mpi</a>                          : 1;  <span class="comment">/**&lt; MPI/SPI interrupt */</span>
<a name="l11178"></a>11178     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn70xx.html#a845cd3920cbc1d5fe13b45e8dbc19357">pcm</a>                          : 1;  <span class="comment">/**&lt; PCM/TDM interrupt */</span>
<a name="l11179"></a>11179     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn70xx.html#a57e8b6f2fec7ec8de38214a6f3c7a046">reserved_56_56</a>               : 1;
<a name="l11180"></a>11180     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn70xx.html#afa1f03849d00c9e24262ea27a5b2d61c">timer</a>                        : 4;  <span class="comment">/**&lt; General timer 0-3 interrupts</span>
<a name="l11181"></a>11181 <span class="comment">                                                         When CIU_TIM_MULTI_CAST[EN] == 0, this interrupt is</span>
<a name="l11182"></a>11182 <span class="comment">                                                         common for all PP/IRQs, writing &apos;1&apos; to any PP/IRQ</span>
<a name="l11183"></a>11183 <span class="comment">                                                         will clear all TIMERx(x=0..9) interrupts.</span>
<a name="l11184"></a>11184 <span class="comment">                                                         When CIU_TIM_MULTI_CAST[EN] == 1, TIMERx(x=0..9)</span>
<a name="l11185"></a>11185 <span class="comment">                                                         are set at the same time, but clearing are based on</span>
<a name="l11186"></a>11186 <span class="comment">                                                         per cnMIPS core. See CIU_TIM_MULTI_CAST for detail.</span>
<a name="l11187"></a>11187 <span class="comment">                                                         The combination of this field and the</span>
<a name="l11188"></a>11188 <span class="comment">                                                         CIU_SUM2_*[TIMER] field implement all 10 CIU_TIM*</span>
<a name="l11189"></a>11189 <span class="comment">                                                         interrupts. */</span>
<a name="l11190"></a>11190     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn70xx.html#aba9045434ba2d8225a389f5019c4e59f">sum2</a>                         : 1;  <span class="comment">/**&lt; SUM2&amp;EN2 SUMMARY bit</span>
<a name="l11191"></a>11191 <span class="comment">                                                         This read-only bit reads as a one whenever any</span>
<a name="l11192"></a>11192 <span class="comment">                                                         CIU_SUM2_PPX_IPx (CIU_SUM2_IOX_INT)  bit is set</span>
<a name="l11193"></a>11193 <span class="comment">                                                         and corresponding enable bit in CIU_EN2_PPX_IPx</span>
<a name="l11194"></a>11194 <span class="comment">                                                         (CIU_EN2_IOX_INT) is set.</span>
<a name="l11195"></a>11195 <span class="comment">                                                         Note that WDOG_SUM only summarizes the SUM2/EN2</span>
<a name="l11196"></a>11196 <span class="comment">                                                         result and does not have a corresponding enable</span>
<a name="l11197"></a>11197 <span class="comment">                                                         bit, so does not directly contribute to</span>
<a name="l11198"></a>11198 <span class="comment">                                                         interrupts. */</span>
<a name="l11199"></a>11199     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn70xx.html#a6c17d8a6d69fb0d6bd0eefe077a1296a">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; IPD QOS packet drop interrupt</span>
<a name="l11200"></a>11200 <span class="comment">                                                         Set any time PIP/IPD drops a packet */</span>
<a name="l11201"></a>11201     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn70xx.html#a357cfdd0ee3748d4c0a6671aeca6cab1">gmx_drp</a>                      : 2;  <span class="comment">/**&lt; GMX packet drop interrupt</span>
<a name="l11202"></a>11202 <span class="comment">                                                         Set any time corresponding GMX drops a packet */</span>
<a name="l11203"></a>11203     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn70xx.html#ad7a0173afadd4390d2c75a1f59ca22e9">reserved_46_47</a>               : 2;
<a name="l11204"></a>11204     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn70xx.html#a665699f2a9b5962c05921aa8a7dd8d13">twsi</a>                         : 1;  <span class="comment">/**&lt; TWSI Interrupt</span>
<a name="l11205"></a>11205 <span class="comment">                                                         See MIO_TWS0_INT */</span>
<a name="l11206"></a>11206     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn70xx.html#af11bb7cb67792209791492c6515dec76">wdog_sum</a>                     : 1;  <span class="comment">/**&lt; SUM1&amp;EN1 summary bit</span>
<a name="l11207"></a>11207 <span class="comment">                                                         This read-only bit reads as a one whenever any</span>
<a name="l11208"></a>11208 <span class="comment">                                                         CIU_SUM1_PPX_IPx (CIU_SUM1_IOX_INT)  bit is set</span>
<a name="l11209"></a>11209 <span class="comment">                                                         and corresponding enable bit in CIU_INTx_EN is set</span>
<a name="l11210"></a>11210 <span class="comment">                                                         PPs use CIU_INTx_SUM0 where x=0-19</span>
<a name="l11211"></a>11211 <span class="comment">                                                         PCIe uses the CIU_INTx_SUM0 where x=32-33.</span>
<a name="l11212"></a>11212 <span class="comment">                                                         Note that WDOG_SUM only summarizes the SUM1/EN1</span>
<a name="l11213"></a>11213 <span class="comment">                                                         result and does not have a corresponding enable</span>
<a name="l11214"></a>11214 <span class="comment">                                                         bit, so does not directly contribute to</span>
<a name="l11215"></a>11215 <span class="comment">                                                         interrupts. */</span>
<a name="l11216"></a>11216     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn70xx.html#a1013705188be8f4973c8e8d33562c4a5">pci_msi</a>                      : 4;  <span class="comment">/**&lt; PCIe MSI</span>
<a name="l11217"></a>11217 <span class="comment">                                                         See SLI_MSI_RCVn for bit &lt;40+n&gt; */</span>
<a name="l11218"></a>11218     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn70xx.html#a0513da1c80e7ba0c8a70df7698a6c1c6">pci_int</a>                      : 4;  <span class="comment">/**&lt; PCIe INTA/B/C/D</span>
<a name="l11219"></a>11219 <span class="comment">                                                         Refer to &quot;Receiving Emulated INTA/INTB/</span>
<a name="l11220"></a>11220 <span class="comment">                                                         INTC/INTD&quot; in the SLI chapter of the spec</span>
<a name="l11221"></a>11221 <span class="comment">                                                         PCI_INT&lt;3&gt; = INTD</span>
<a name="l11222"></a>11222 <span class="comment">                                                         PCI_INT&lt;2&gt; = INTC</span>
<a name="l11223"></a>11223 <span class="comment">                                                         PCI_INT&lt;1&gt; = INTB</span>
<a name="l11224"></a>11224 <span class="comment">                                                         PCI_INT&lt;0&gt; = INTA */</span>
<a name="l11225"></a>11225     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn70xx.html#a628667b919307183156e8d80f0f08e0b">uart</a>                         : 2;  <span class="comment">/**&lt; Two UART interrupts</span>
<a name="l11226"></a>11226 <span class="comment">                                                         See MIO_UARTn_IIR[IID] for bit &lt;34+n&gt; */</span>
<a name="l11227"></a>11227     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn70xx.html#a280d12f287a2c3fb75a71aa9d7669698">mbox</a>                         : 2;  <span class="comment">/**&lt; Two mailbox interrupts        for entries 0-5</span>
<a name="l11228"></a>11228 <span class="comment">                                                         [33] is the or of &lt;31:16&gt;</span>
<a name="l11229"></a>11229 <span class="comment">                                                         [32] is the or of &lt;15:0&gt; */</span>
<a name="l11230"></a>11230     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn70xx.html#af60d7cee1b364349c0ab939d21afa309">gpio</a>                         : 16; <span class="comment">/**&lt; 16 GPIO interrupts</span>
<a name="l11231"></a>11231 <span class="comment">                                                         When GPIO_MULTI_CAST[EN] == 1</span>
<a name="l11232"></a>11232 <span class="comment">                                                         Write 1 to clear either the per PP interrupt or</span>
<a name="l11233"></a>11233 <span class="comment">                                                         common GPIO interrupt for all PP/IOs,depending</span>
<a name="l11234"></a>11234 <span class="comment">                                                         on mode setting. This will apply to all 16 GPIOs.</span>
<a name="l11235"></a>11235 <span class="comment">                                                         See GPIO_MULTI_CAST for all details</span>
<a name="l11236"></a>11236 <span class="comment">                                                         When GPIO_MULTI_CAST[EN] == 0</span>
<a name="l11237"></a>11237 <span class="comment">                                                         Read Only, retain the same behavior as o63. */</span>
<a name="l11238"></a>11238     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn70xx.html#a1bba93e53862626de372de83280ade68">workq</a>                        : 16; <span class="comment">/**&lt; 16 work queue interrupts</span>
<a name="l11239"></a>11239 <span class="comment">                                                         See POW_WQ_INT[WQ_INT]</span>
<a name="l11240"></a>11240 <span class="comment">                                                         1 bit/group. A copy of the R/W1C bit in the POW. */</span>
<a name="l11241"></a>11241 <span class="preprocessor">#else</span>
<a name="l11242"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn70xx.html#a1bba93e53862626de372de83280ade68">11242</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn70xx.html#a1bba93e53862626de372de83280ade68">workq</a>                        : 16;
<a name="l11243"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn70xx.html#af60d7cee1b364349c0ab939d21afa309">11243</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn70xx.html#af60d7cee1b364349c0ab939d21afa309">gpio</a>                         : 16;
<a name="l11244"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn70xx.html#a280d12f287a2c3fb75a71aa9d7669698">11244</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn70xx.html#a280d12f287a2c3fb75a71aa9d7669698">mbox</a>                         : 2;
<a name="l11245"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn70xx.html#a628667b919307183156e8d80f0f08e0b">11245</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn70xx.html#a628667b919307183156e8d80f0f08e0b">uart</a>                         : 2;
<a name="l11246"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn70xx.html#a0513da1c80e7ba0c8a70df7698a6c1c6">11246</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn70xx.html#a0513da1c80e7ba0c8a70df7698a6c1c6">pci_int</a>                      : 4;
<a name="l11247"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn70xx.html#a1013705188be8f4973c8e8d33562c4a5">11247</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn70xx.html#a1013705188be8f4973c8e8d33562c4a5">pci_msi</a>                      : 4;
<a name="l11248"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn70xx.html#af11bb7cb67792209791492c6515dec76">11248</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn70xx.html#af11bb7cb67792209791492c6515dec76">wdog_sum</a>                     : 1;
<a name="l11249"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn70xx.html#a665699f2a9b5962c05921aa8a7dd8d13">11249</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn70xx.html#a665699f2a9b5962c05921aa8a7dd8d13">twsi</a>                         : 1;
<a name="l11250"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn70xx.html#ad7a0173afadd4390d2c75a1f59ca22e9">11250</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn70xx.html#ad7a0173afadd4390d2c75a1f59ca22e9">reserved_46_47</a>               : 2;
<a name="l11251"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn70xx.html#a357cfdd0ee3748d4c0a6671aeca6cab1">11251</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn70xx.html#a357cfdd0ee3748d4c0a6671aeca6cab1">gmx_drp</a>                      : 2;
<a name="l11252"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn70xx.html#a6c17d8a6d69fb0d6bd0eefe077a1296a">11252</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn70xx.html#a6c17d8a6d69fb0d6bd0eefe077a1296a">ipd_drp</a>                      : 1;
<a name="l11253"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn70xx.html#aba9045434ba2d8225a389f5019c4e59f">11253</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn70xx.html#aba9045434ba2d8225a389f5019c4e59f">sum2</a>                         : 1;
<a name="l11254"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn70xx.html#afa1f03849d00c9e24262ea27a5b2d61c">11254</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn70xx.html#afa1f03849d00c9e24262ea27a5b2d61c">timer</a>                        : 4;
<a name="l11255"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn70xx.html#a57e8b6f2fec7ec8de38214a6f3c7a046">11255</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn70xx.html#a57e8b6f2fec7ec8de38214a6f3c7a046">reserved_56_56</a>               : 1;
<a name="l11256"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn70xx.html#a845cd3920cbc1d5fe13b45e8dbc19357">11256</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn70xx.html#a845cd3920cbc1d5fe13b45e8dbc19357">pcm</a>                          : 1;
<a name="l11257"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn70xx.html#ad0f5094131e0264b74823c38c10eaced">11257</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn70xx.html#ad0f5094131e0264b74823c38c10eaced">mpi</a>                          : 1;
<a name="l11258"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn70xx.html#aafeb4f28d1e4383d3b815c700210df41">11258</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn70xx.html#aafeb4f28d1e4383d3b815c700210df41">twsi2</a>                        : 1;
<a name="l11259"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn70xx.html#aa52d2337392e125bef941ac7b9dfcc85">11259</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn70xx.html#aa52d2337392e125bef941ac7b9dfcc85">powiq</a>                        : 1;
<a name="l11260"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn70xx.html#a7438e88d3fd94b6ca271ec02e41f7045">11260</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn70xx.html#a7438e88d3fd94b6ca271ec02e41f7045">ipdppthr</a>                     : 1;
<a name="l11261"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn70xx.html#a7ef6766831a93e3b1928db7cae3e8ba8">11261</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn70xx.html#a7ef6766831a93e3b1928db7cae3e8ba8">reserved_62_62</a>               : 1;
<a name="l11262"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn70xx.html#a5db262b54255de147997cb5dc021f40b">11262</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn70xx.html#a5db262b54255de147997cb5dc021f40b">bootdma</a>                      : 1;
<a name="l11263"></a>11263 <span class="preprocessor">#endif</span>
<a name="l11264"></a>11264 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__sum4.html#af38bea6d80b3e5e954e41bdcd418c5bb">cn70xx</a>;
<a name="l11265"></a><a class="code" href="unioncvmx__ciu__intx__sum4.html#a417e2430fb9479d65888ba26b1bf9c37">11265</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cn70xx.html">cvmx_ciu_intx_sum4_cn70xx</a>      <a class="code" href="unioncvmx__ciu__intx__sum4.html#a417e2430fb9479d65888ba26b1bf9c37">cn70xxp1</a>;
<a name="l11266"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cnf71xx.html">11266</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cnf71xx.html">cvmx_ciu_intx_sum4_cnf71xx</a> {
<a name="l11267"></a>11267 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11268"></a>11268 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cnf71xx.html#a53963c596da4cc286b33a75dfdc37ccb">bootdma</a>                      : 1;  <span class="comment">/**&lt; Boot bus DMA engines Interrupt</span>
<a name="l11269"></a>11269 <span class="comment">                                                         See MIO_BOOT_DMA_INT*, MIO_NDF_DMA_INT */</span>
<a name="l11270"></a>11270     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cnf71xx.html#a1a54b2e07c6186f3353587b9662183c8">reserved_62_62</a>               : 1;
<a name="l11271"></a>11271     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cnf71xx.html#a83f70a1b41f0f14720267f64009739e8">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; IPD per-port counter threshold interrupt</span>
<a name="l11272"></a>11272 <span class="comment">                                                         See IPD_PORT_QOS_INT* */</span>
<a name="l11273"></a>11273     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cnf71xx.html#a1a7f5c33140ff6106d9f993be8fba4f8">powiq</a>                        : 1;  <span class="comment">/**&lt; POW IQ interrupt</span>
<a name="l11274"></a>11274 <span class="comment">                                                         See POW_IQ_INT */</span>
<a name="l11275"></a>11275     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cnf71xx.html#a5b87c5ab1dd56bd9b1689b681cdb18a6">twsi2</a>                        : 1;  <span class="comment">/**&lt; 2nd TWSI Interrupt</span>
<a name="l11276"></a>11276 <span class="comment">                                                         See MIO_TWS1_INT */</span>
<a name="l11277"></a>11277     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cnf71xx.html#a23d3dee44052081aa9c82e18e427d121">mpi</a>                          : 1;  <span class="comment">/**&lt; MPI/SPI interrupt */</span>
<a name="l11278"></a>11278     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cnf71xx.html#a817fdc530dbc3634ec6502b41e350bf1">pcm</a>                          : 1;  <span class="comment">/**&lt; PCM/TDM interrupt */</span>
<a name="l11279"></a>11279     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cnf71xx.html#a74304a3b165b078030f9368e4bc1867a">usb</a>                          : 1;  <span class="comment">/**&lt; USB EHCI or OHCI Interrupt</span>
<a name="l11280"></a>11280 <span class="comment">                                                         See UAHC0_EHCI_USBSTS UAHC0_OHCI0_HCINTERRUPTSTATUS */</span>
<a name="l11281"></a>11281     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cnf71xx.html#a55c75b252a6833c8eb965f827ea99e7b">timer</a>                        : 4;  <span class="comment">/**&lt; General timer 0-3 interrupts</span>
<a name="l11282"></a>11282 <span class="comment">                                                         When CIU_TIM_MULTI_CAST[EN] == 0, this interrupt is</span>
<a name="l11283"></a>11283 <span class="comment">                                                         common for all PP/IRQs, writing &apos;1&apos; to any PP/IRQ</span>
<a name="l11284"></a>11284 <span class="comment">                                                         will clear all TIMERx(x=0..9) interrupts.</span>
<a name="l11285"></a>11285 <span class="comment">                                                         When CIU_TIM_MULTI_CAST[EN] == 1, TIMERx(x=0..9)</span>
<a name="l11286"></a>11286 <span class="comment">                                                         are set at the same time, but clearing are based on</span>
<a name="l11287"></a>11287 <span class="comment">                                                         per cnMIPS core. See CIU_TIM_MULTI_CAST for detail.</span>
<a name="l11288"></a>11288 <span class="comment">                                                         The combination of this field and the</span>
<a name="l11289"></a>11289 <span class="comment">                                                         CIU_SUM2_*[TIMER] field implement all 10 CIU_TIM*</span>
<a name="l11290"></a>11290 <span class="comment">                                                         interrupts. */</span>
<a name="l11291"></a>11291     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cnf71xx.html#a59394113a50f1c81db83971c0967f987">sum2</a>                         : 1;  <span class="comment">/**&lt; SUM2&amp;EN2 SUMMARY bit</span>
<a name="l11292"></a>11292 <span class="comment">                                                         This read-only bit reads as a one whenever any</span>
<a name="l11293"></a>11293 <span class="comment">                                                         CIU_SUM2_PPX_IPx (CIU_SUM2_IOX_INT)  bit is set</span>
<a name="l11294"></a>11294 <span class="comment">                                                         and corresponding enable bit in CIU_EN2_PPX_IPx</span>
<a name="l11295"></a>11295 <span class="comment">                                                         (CIU_EN2_IOX_INT) is set.</span>
<a name="l11296"></a>11296 <span class="comment">                                                         Note that WDOG_SUM only summarizes the SUM2/EN2</span>
<a name="l11297"></a>11297 <span class="comment">                                                         result and does not have a corresponding enable</span>
<a name="l11298"></a>11298 <span class="comment">                                                         bit, so does not directly contribute to</span>
<a name="l11299"></a>11299 <span class="comment">                                                         interrupts. */</span>
<a name="l11300"></a>11300     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cnf71xx.html#a9f696ff7ab46a33cc5da98d98f6a4be2">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; IPD QOS packet drop interrupt</span>
<a name="l11301"></a>11301 <span class="comment">                                                         Set any time PIP/IPD drops a packet */</span>
<a name="l11302"></a>11302     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cnf71xx.html#a50f3ed91555c6be2119e2316baaa8dfc">reserved_49_49</a>               : 1;
<a name="l11303"></a>11303     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cnf71xx.html#a5ecc6d825a2debeaf7733a53d6e01501">gmx_drp</a>                      : 1;  <span class="comment">/**&lt; GMX packet drop interrupt</span>
<a name="l11304"></a>11304 <span class="comment">                                                         Set any time corresponding GMX drops a packet */</span>
<a name="l11305"></a>11305     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cnf71xx.html#a075391ab9d6193ae269bb87e01feaba1">trace</a>                        : 1;  <span class="comment">/**&lt; Trace buffer interrupt</span>
<a name="l11306"></a>11306 <span class="comment">                                                         See TRA_INT_STATUS */</span>
<a name="l11307"></a>11307     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cnf71xx.html#a66f66d20b6c182d2b8d190e0c94bdf0b">rml</a>                          : 1;  <span class="comment">/**&lt; RML Interrupt</span>
<a name="l11308"></a>11308 <span class="comment">                                                         This bit is set when any bit is set in</span>
<a name="l11309"></a>11309 <span class="comment">                                                         CIU_BLOCK_INT. */</span>
<a name="l11310"></a>11310     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cnf71xx.html#a7c0fe5162cad95fc8e536c5e8b4fa41d">twsi</a>                         : 1;  <span class="comment">/**&lt; TWSI Interrupt</span>
<a name="l11311"></a>11311 <span class="comment">                                                         See MIO_TWS0_INT */</span>
<a name="l11312"></a>11312     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cnf71xx.html#a7ab80ab5163d26352f0d163c4a57a7fb">wdog_sum</a>                     : 1;  <span class="comment">/**&lt; SUM1&amp;EN1 summary bit</span>
<a name="l11313"></a>11313 <span class="comment">                                                         This read-only bit reads as a one whenever any</span>
<a name="l11314"></a>11314 <span class="comment">                                                         CIU_SUM1_PPX_IPx (CIU_SUM1_IOX_INT)  bit is set</span>
<a name="l11315"></a>11315 <span class="comment">                                                         and corresponding enable bit in CIU_INTx_EN is set</span>
<a name="l11316"></a>11316 <span class="comment">                                                         PPs use CIU_INTx_SUM0 where x=0-19</span>
<a name="l11317"></a>11317 <span class="comment">                                                         PCIe uses the CIU_INTx_SUM0 where x=32-33.</span>
<a name="l11318"></a>11318 <span class="comment">                                                         Note that WDOG_SUM only summarizes the SUM1/EN1</span>
<a name="l11319"></a>11319 <span class="comment">                                                         result and does not have a corresponding enable</span>
<a name="l11320"></a>11320 <span class="comment">                                                         bit, so does not directly contribute to</span>
<a name="l11321"></a>11321 <span class="comment">                                                         interrupts. */</span>
<a name="l11322"></a>11322     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cnf71xx.html#a6ee980885e23c71737ac02e296f84b71">pci_msi</a>                      : 4;  <span class="comment">/**&lt; PCIe MSI</span>
<a name="l11323"></a>11323 <span class="comment">                                                         See SLI_MSI_RCVn for bit &lt;40+n&gt; */</span>
<a name="l11324"></a>11324     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cnf71xx.html#a731b5ca96bd5ad09ee795c4b47372ee6">pci_int</a>                      : 4;  <span class="comment">/**&lt; PCIe INTA/B/C/D</span>
<a name="l11325"></a>11325 <span class="comment">                                                         Refer to &quot;Receiving Emulated INTA/INTB/</span>
<a name="l11326"></a>11326 <span class="comment">                                                         INTC/INTD&quot; in the SLI chapter of the spec</span>
<a name="l11327"></a>11327 <span class="comment">                                                         PCI_INT&lt;3&gt; = INTD</span>
<a name="l11328"></a>11328 <span class="comment">                                                         PCI_INT&lt;2&gt; = INTC</span>
<a name="l11329"></a>11329 <span class="comment">                                                         PCI_INT&lt;1&gt; = INTB</span>
<a name="l11330"></a>11330 <span class="comment">                                                         PCI_INT&lt;0&gt; = INTA */</span>
<a name="l11331"></a>11331     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cnf71xx.html#ac7e7456fb9ae76369b3150d6b7addf0c">uart</a>                         : 2;  <span class="comment">/**&lt; Two UART interrupts</span>
<a name="l11332"></a>11332 <span class="comment">                                                         See MIO_UARTn_IIR[IID] for bit &lt;34+n&gt; */</span>
<a name="l11333"></a>11333     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cnf71xx.html#a7ae63542c7895b6a687dce63806681ee">mbox</a>                         : 2;  <span class="comment">/**&lt; Two mailbox interrupts for entries 0-5</span>
<a name="l11334"></a>11334 <span class="comment">                                                         [33] is the or of &lt;31:16&gt;</span>
<a name="l11335"></a>11335 <span class="comment">                                                         [32] is the or of &lt;15:0&gt; */</span>
<a name="l11336"></a>11336     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cnf71xx.html#a4eeb44a061f51af78e907f1925b0e62e">gpio</a>                         : 16; <span class="comment">/**&lt; 16 GPIO interrupts</span>
<a name="l11337"></a>11337 <span class="comment">                                                         When GPIO_MULTI_CAST[EN] == 1</span>
<a name="l11338"></a>11338 <span class="comment">                                                         Write 1 to clear either the per PP interrupt or</span>
<a name="l11339"></a>11339 <span class="comment">                                                         common GPIO interrupt for all PP/IOs,depending</span>
<a name="l11340"></a>11340 <span class="comment">                                                         on mode setting. This will apply to all 16 GPIOs.</span>
<a name="l11341"></a>11341 <span class="comment">                                                         See GPIO_MULTI_CAST for all details</span>
<a name="l11342"></a>11342 <span class="comment">                                                         When GPIO_MULTI_CAST[EN] == 0</span>
<a name="l11343"></a>11343 <span class="comment">                                                         Read Only, retain the same behavior as o63. */</span>
<a name="l11344"></a>11344     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cnf71xx.html#a3f54b66dfa4ade7bac5d1eec3778784a">workq</a>                        : 16; <span class="comment">/**&lt; 16 work queue interrupts</span>
<a name="l11345"></a>11345 <span class="comment">                                                         See POW_WQ_INT[WQ_INT]</span>
<a name="l11346"></a>11346 <span class="comment">                                                          1 bit/group. A copy of the R/W1C bit in the POW. */</span>
<a name="l11347"></a>11347 <span class="preprocessor">#else</span>
<a name="l11348"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cnf71xx.html#a3f54b66dfa4ade7bac5d1eec3778784a">11348</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cnf71xx.html#a3f54b66dfa4ade7bac5d1eec3778784a">workq</a>                        : 16;
<a name="l11349"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cnf71xx.html#a4eeb44a061f51af78e907f1925b0e62e">11349</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cnf71xx.html#a4eeb44a061f51af78e907f1925b0e62e">gpio</a>                         : 16;
<a name="l11350"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cnf71xx.html#a7ae63542c7895b6a687dce63806681ee">11350</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cnf71xx.html#a7ae63542c7895b6a687dce63806681ee">mbox</a>                         : 2;
<a name="l11351"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cnf71xx.html#ac7e7456fb9ae76369b3150d6b7addf0c">11351</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cnf71xx.html#ac7e7456fb9ae76369b3150d6b7addf0c">uart</a>                         : 2;
<a name="l11352"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cnf71xx.html#a731b5ca96bd5ad09ee795c4b47372ee6">11352</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cnf71xx.html#a731b5ca96bd5ad09ee795c4b47372ee6">pci_int</a>                      : 4;
<a name="l11353"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cnf71xx.html#a6ee980885e23c71737ac02e296f84b71">11353</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cnf71xx.html#a6ee980885e23c71737ac02e296f84b71">pci_msi</a>                      : 4;
<a name="l11354"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cnf71xx.html#a7ab80ab5163d26352f0d163c4a57a7fb">11354</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cnf71xx.html#a7ab80ab5163d26352f0d163c4a57a7fb">wdog_sum</a>                     : 1;
<a name="l11355"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cnf71xx.html#a7c0fe5162cad95fc8e536c5e8b4fa41d">11355</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cnf71xx.html#a7c0fe5162cad95fc8e536c5e8b4fa41d">twsi</a>                         : 1;
<a name="l11356"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cnf71xx.html#a66f66d20b6c182d2b8d190e0c94bdf0b">11356</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cnf71xx.html#a66f66d20b6c182d2b8d190e0c94bdf0b">rml</a>                          : 1;
<a name="l11357"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cnf71xx.html#a075391ab9d6193ae269bb87e01feaba1">11357</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cnf71xx.html#a075391ab9d6193ae269bb87e01feaba1">trace</a>                        : 1;
<a name="l11358"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cnf71xx.html#a5ecc6d825a2debeaf7733a53d6e01501">11358</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cnf71xx.html#a5ecc6d825a2debeaf7733a53d6e01501">gmx_drp</a>                      : 1;
<a name="l11359"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cnf71xx.html#a50f3ed91555c6be2119e2316baaa8dfc">11359</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cnf71xx.html#a50f3ed91555c6be2119e2316baaa8dfc">reserved_49_49</a>               : 1;
<a name="l11360"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cnf71xx.html#a9f696ff7ab46a33cc5da98d98f6a4be2">11360</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cnf71xx.html#a9f696ff7ab46a33cc5da98d98f6a4be2">ipd_drp</a>                      : 1;
<a name="l11361"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cnf71xx.html#a59394113a50f1c81db83971c0967f987">11361</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cnf71xx.html#a59394113a50f1c81db83971c0967f987">sum2</a>                         : 1;
<a name="l11362"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cnf71xx.html#a55c75b252a6833c8eb965f827ea99e7b">11362</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cnf71xx.html#a55c75b252a6833c8eb965f827ea99e7b">timer</a>                        : 4;
<a name="l11363"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cnf71xx.html#a74304a3b165b078030f9368e4bc1867a">11363</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cnf71xx.html#a74304a3b165b078030f9368e4bc1867a">usb</a>                          : 1;
<a name="l11364"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cnf71xx.html#a817fdc530dbc3634ec6502b41e350bf1">11364</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cnf71xx.html#a817fdc530dbc3634ec6502b41e350bf1">pcm</a>                          : 1;
<a name="l11365"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cnf71xx.html#a23d3dee44052081aa9c82e18e427d121">11365</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cnf71xx.html#a23d3dee44052081aa9c82e18e427d121">mpi</a>                          : 1;
<a name="l11366"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cnf71xx.html#a5b87c5ab1dd56bd9b1689b681cdb18a6">11366</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cnf71xx.html#a5b87c5ab1dd56bd9b1689b681cdb18a6">twsi2</a>                        : 1;
<a name="l11367"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cnf71xx.html#a1a7f5c33140ff6106d9f993be8fba4f8">11367</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cnf71xx.html#a1a7f5c33140ff6106d9f993be8fba4f8">powiq</a>                        : 1;
<a name="l11368"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cnf71xx.html#a83f70a1b41f0f14720267f64009739e8">11368</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cnf71xx.html#a83f70a1b41f0f14720267f64009739e8">ipdppthr</a>                     : 1;
<a name="l11369"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cnf71xx.html#a1a54b2e07c6186f3353587b9662183c8">11369</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cnf71xx.html#a1a54b2e07c6186f3353587b9662183c8">reserved_62_62</a>               : 1;
<a name="l11370"></a><a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cnf71xx.html#a53963c596da4cc286b33a75dfdc37ccb">11370</a>     uint64_t <a class="code" href="structcvmx__ciu__intx__sum4_1_1cvmx__ciu__intx__sum4__cnf71xx.html#a53963c596da4cc286b33a75dfdc37ccb">bootdma</a>                      : 1;
<a name="l11371"></a>11371 <span class="preprocessor">#endif</span>
<a name="l11372"></a>11372 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intx__sum4.html#adc1340f23afb4feaf2a3aaffa3f1b64a">cnf71xx</a>;
<a name="l11373"></a>11373 };
<a name="l11374"></a><a class="code" href="cvmx-ciu-defs_8h.html#a63afe2c558d64781c7e2ce1a5ed9b94e">11374</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__intx__sum4.html" title="cvmx_ciu_int::_sum4">cvmx_ciu_intx_sum4</a> <a class="code" href="unioncvmx__ciu__intx__sum4.html" title="cvmx_ciu_int::_sum4">cvmx_ciu_intx_sum4_t</a>;
<a name="l11375"></a>11375 <span class="comment"></span>
<a name="l11376"></a>11376 <span class="comment">/**</span>
<a name="l11377"></a>11377 <span class="comment"> * cvmx_ciu_int33_sum0</span>
<a name="l11378"></a>11378 <span class="comment"> *</span>
<a name="l11379"></a>11379 <span class="comment"> * This bit is associated with CIU_INTX_SUM0. Reserved for o70 for future expansion.</span>
<a name="l11380"></a>11380 <span class="comment"> *</span>
<a name="l11381"></a>11381 <span class="comment"> */</span>
<a name="l11382"></a><a class="code" href="unioncvmx__ciu__int33__sum0.html">11382</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__int33__sum0.html" title="cvmx_ciu_int33_sum0">cvmx_ciu_int33_sum0</a> {
<a name="l11383"></a><a class="code" href="unioncvmx__ciu__int33__sum0.html#a490a47797bff09588da5d9835ee53c98">11383</a>     uint64_t <a class="code" href="unioncvmx__ciu__int33__sum0.html#a490a47797bff09588da5d9835ee53c98">u64</a>;
<a name="l11384"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__s.html">11384</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__s.html">cvmx_ciu_int33_sum0_s</a> {
<a name="l11385"></a>11385 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11386"></a>11386 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__s.html#ae71ccbef62f76ce7d37f741a502e766e">bootdma</a>                      : 1;  <span class="comment">/**&lt; Boot bus DMA engines Interrupt</span>
<a name="l11387"></a>11387 <span class="comment">                                                         See MIO_BOOT_DMA_INT*, MIO_NDF_DMA_INT */</span>
<a name="l11388"></a>11388     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__s.html#a514c942a636fb36b8412d8407092bd5b">mii</a>                          : 1;  <span class="comment">/**&lt; RGMII/MII/MIX Interface 0 Interrupt</span>
<a name="l11389"></a>11389 <span class="comment">                                                         See MIX0_ISR */</span>
<a name="l11390"></a>11390     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__s.html#aa7f6be680080cab0e52cb54fb1269665">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; IPD per-port counter threshold interrupt</span>
<a name="l11391"></a>11391 <span class="comment">                                                         See IPD_PORT_QOS_INT* */</span>
<a name="l11392"></a>11392     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__s.html#af5f0bef5682df9e10ba2b5cbab31503e">powiq</a>                        : 1;  <span class="comment">/**&lt; POW IQ interrupt</span>
<a name="l11393"></a>11393 <span class="comment">                                                         See POW_IQ_INT */</span>
<a name="l11394"></a>11394     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__s.html#a4fb1d129dafea8c52a20436aaf23da2d">twsi2</a>                        : 1;  <span class="comment">/**&lt; 2nd TWSI Interrupt</span>
<a name="l11395"></a>11395 <span class="comment">                                                         See MIO_TWS1_INT */</span>
<a name="l11396"></a>11396     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__s.html#a893edae23dadba71e027f41d0ebdd3e0">mpi</a>                          : 1;  <span class="comment">/**&lt; MPI/SPI interrupt */</span>
<a name="l11397"></a>11397     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__s.html#a18bd19e1d958b2f501fb3e3435324bd9">pcm</a>                          : 1;  <span class="comment">/**&lt; PCM/TDM interrupt */</span>
<a name="l11398"></a>11398     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__s.html#a75caf9e4f4bebb1c2371bae4b2bd6c39">usb</a>                          : 1;  <span class="comment">/**&lt; USB EHCI or OHCI Interrupt</span>
<a name="l11399"></a>11399 <span class="comment">                                                         See UAHC0_EHCI_USBSTS UAHC0_OHCI0_HCINTERRUPTSTATUS */</span>
<a name="l11400"></a>11400     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__s.html#a5dca94ae3ec2bcc1e918c63d72d8aae3">timer</a>                        : 4;  <span class="comment">/**&lt; General timer 0-3 interrupts.</span>
<a name="l11401"></a>11401 <span class="comment">                                                         When CIU_TIM_MULTI_CAST[EN] == 0, this interrupt is</span>
<a name="l11402"></a>11402 <span class="comment">                                                         common for all PP/IRQs, writing &apos;1&apos; to any PP/IRQ</span>
<a name="l11403"></a>11403 <span class="comment">                                                         will clear all TIMERx(x=0..9) interrupts.</span>
<a name="l11404"></a>11404 <span class="comment">                                                         When CIU_TIM_MULTI_CAST[EN] == 1, TIMERx(x=0..9)</span>
<a name="l11405"></a>11405 <span class="comment">                                                         are set at the same time, but clearing are based on</span>
<a name="l11406"></a>11406 <span class="comment">                                                         per cnMIPS core. See CIU_TIM_MULTI_CAST for detail.</span>
<a name="l11407"></a>11407 <span class="comment">                                                         The combination of this field and the</span>
<a name="l11408"></a>11408 <span class="comment">                                                         CIU_SUM2_*[TIMER] field implement all 10 CIU_TIM*</span>
<a name="l11409"></a>11409 <span class="comment">                                                         interrupts. */</span>
<a name="l11410"></a>11410     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__s.html#aa9c82f7015f26a36aa32fa76b22221e0">sum2</a>                         : 1;  <span class="comment">/**&lt; SUM2&amp;EN2 SUMMARY bit</span>
<a name="l11411"></a>11411 <span class="comment">                                                         This read-only bit reads as a one whenever any</span>
<a name="l11412"></a>11412 <span class="comment">                                                         CIU_SUM2_PPX_IPx (CIU_SUM2_IOX_INT)  bit is set</span>
<a name="l11413"></a>11413 <span class="comment">                                                         and corresponding enable bit in CIU_EN2_PPX_IPx</span>
<a name="l11414"></a>11414 <span class="comment">                                                         (CIU_EN2_IOX_INT) is set.</span>
<a name="l11415"></a>11415 <span class="comment">                                                         Note that SUM2 only summarizes the SUM2/EN2</span>
<a name="l11416"></a>11416 <span class="comment">                                                         result and does not have a corresponding enable</span>
<a name="l11417"></a>11417 <span class="comment">                                                         bit, so does not directly contribute to</span>
<a name="l11418"></a>11418 <span class="comment">                                                         interrupts. */</span>
<a name="l11419"></a>11419     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__s.html#aeaa0e6f9798bd5e27618ed4637fe09cd">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; IPD QOS packet drop interrupt</span>
<a name="l11420"></a>11420 <span class="comment">                                                         Set any time PIP/IPD drops a packet */</span>
<a name="l11421"></a>11421     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__s.html#a88f79bd56ec79e2a2088a391e138cdd2">gmx_drp</a>                      : 2;  <span class="comment">/**&lt; GMX packet drop interrupt</span>
<a name="l11422"></a>11422 <span class="comment">                                                         Set any time corresponding GMX drops a packet */</span>
<a name="l11423"></a>11423     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__s.html#aa02a9f590ea13ecb652e44f2ffd5bd1c">trace</a>                        : 1;  <span class="comment">/**&lt; Trace buffer interrupt</span>
<a name="l11424"></a>11424 <span class="comment">                                                         See TRA_INT_STATUS */</span>
<a name="l11425"></a>11425     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__s.html#ad91867b52bd1970948408dc76cc08aff">rml</a>                          : 1;  <span class="comment">/**&lt; RML Interrupt</span>
<a name="l11426"></a>11426 <span class="comment">                                                         This interrupt will assert if any bit within</span>
<a name="l11427"></a>11427 <span class="comment">                                                         CIU_BLOCK_INT is asserted. */</span>
<a name="l11428"></a>11428     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__s.html#ad8e94e5dbd3659ce65bb1ba1bbabdade">twsi</a>                         : 1;  <span class="comment">/**&lt; TWSI Interrupt</span>
<a name="l11429"></a>11429 <span class="comment">                                                         See MIO_TWS0_INT */</span>
<a name="l11430"></a>11430     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__s.html#ab78694cb6260d08acc7effd991cc622b">wdog_sum</a>                     : 1;  <span class="comment">/**&lt; SUM1&amp;EN1 summary bit</span>
<a name="l11431"></a>11431 <span class="comment">                                                         This read-only bit reads as a one whenever any</span>
<a name="l11432"></a>11432 <span class="comment">                                                         CIU_SUM1_PPX_IPx bit is set and corresponding</span>
<a name="l11433"></a>11433 <span class="comment">                                                         enable bit in CIU_INTx_EN is set, where x</span>
<a name="l11434"></a>11434 <span class="comment">                                                         is the same as x in this CIU_INTx_SUM0.</span>
<a name="l11435"></a>11435 <span class="comment">                                                         PPs use CIU_INTx_SUM0 where x=0-7.</span>
<a name="l11436"></a>11436 <span class="comment">                                                         PCIe uses the CIU_INTx_SUM0 where x=32-33.</span>
<a name="l11437"></a>11437 <span class="comment">                                                         Note that WDOG_SUM only summarizes the SUM1/EN1</span>
<a name="l11438"></a>11438 <span class="comment">                                                         result and does not have a corresponding enable</span>
<a name="l11439"></a>11439 <span class="comment">                                                         bit, so does not directly contribute to</span>
<a name="l11440"></a>11440 <span class="comment">                                                         interrupts. */</span>
<a name="l11441"></a>11441     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__s.html#a038fa145049e4c1ef6c7c33b58984c46">pci_msi</a>                      : 4;  <span class="comment">/**&lt; PCIe MSI</span>
<a name="l11442"></a>11442 <span class="comment">                                                         See SLI_MSI_RCVn for bit &lt;40+n&gt; */</span>
<a name="l11443"></a>11443     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__s.html#a92405461d33fe0ba17368becbb62f569">pci_int</a>                      : 4;  <span class="comment">/**&lt; PCIe INTA/B/C/D</span>
<a name="l11444"></a>11444 <span class="comment">                                                         Refer to &quot;Receiving Emulated INTA/INTB/</span>
<a name="l11445"></a>11445 <span class="comment">                                                         INTC/INTD&quot; in the SLI chapter of the spec</span>
<a name="l11446"></a>11446 <span class="comment">                                                         PCI_INT&lt;3&gt; = INTD</span>
<a name="l11447"></a>11447 <span class="comment">                                                         PCI_INT&lt;2&gt; = INTC</span>
<a name="l11448"></a>11448 <span class="comment">                                                         PCI_INT&lt;1&gt; = INTB</span>
<a name="l11449"></a>11449 <span class="comment">                                                         PCI_INT&lt;0&gt; = INTA */</span>
<a name="l11450"></a>11450     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__s.html#a5f0c6b37327b4495b125ab4ad342af45">uart</a>                         : 2;  <span class="comment">/**&lt; Two UART interrupts</span>
<a name="l11451"></a>11451 <span class="comment">                                                         See MIO_UARTn_IIR[IID] for bit &lt;34+n&gt; */</span>
<a name="l11452"></a>11452     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__s.html#a872cfac56bc608ef6c8d3ced11ae15a0">mbox</a>                         : 2;  <span class="comment">/**&lt; A read-only copy of CIU_PCI_INTA[INT] */</span>
<a name="l11453"></a>11453     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__s.html#aa5ffa8623126dc74b48b9596d05fd30b">gpio</a>                         : 16; <span class="comment">/**&lt; 16 GPIO interrupts</span>
<a name="l11454"></a>11454 <span class="comment">                                                         When GPIO_MULTI_CAST[EN] == 1</span>
<a name="l11455"></a>11455 <span class="comment">                                                         Write 1 to clear either the per PP or common GPIO</span>
<a name="l11456"></a>11456 <span class="comment">                                                         edge-triggered interrupts,depending on mode.</span>
<a name="l11457"></a>11457 <span class="comment">                                                         See GPIO_MULTI_CAST for all details.</span>
<a name="l11458"></a>11458 <span class="comment">                                                         When GPIO_MULTI_CAST[EN] == 0</span>
<a name="l11459"></a>11459 <span class="comment">                                                         Read Only, retain the same behavior as o63. */</span>
<a name="l11460"></a>11460     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__s.html#a68e3c3402c90eadcee94989545152e9c">workq</a>                        : 16; <span class="comment">/**&lt; 16 work queue interrupts</span>
<a name="l11461"></a>11461 <span class="comment">                                                         See POW_WQ_INT[WQ_INT]</span>
<a name="l11462"></a>11462 <span class="comment">                                                          1 bit/group. A copy of the R/W1C bit in the POW. */</span>
<a name="l11463"></a>11463 <span class="preprocessor">#else</span>
<a name="l11464"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__s.html#a68e3c3402c90eadcee94989545152e9c">11464</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__s.html#a68e3c3402c90eadcee94989545152e9c">workq</a>                        : 16;
<a name="l11465"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__s.html#aa5ffa8623126dc74b48b9596d05fd30b">11465</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__s.html#aa5ffa8623126dc74b48b9596d05fd30b">gpio</a>                         : 16;
<a name="l11466"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__s.html#a872cfac56bc608ef6c8d3ced11ae15a0">11466</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__s.html#a872cfac56bc608ef6c8d3ced11ae15a0">mbox</a>                         : 2;
<a name="l11467"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__s.html#a5f0c6b37327b4495b125ab4ad342af45">11467</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__s.html#a5f0c6b37327b4495b125ab4ad342af45">uart</a>                         : 2;
<a name="l11468"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__s.html#a92405461d33fe0ba17368becbb62f569">11468</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__s.html#a92405461d33fe0ba17368becbb62f569">pci_int</a>                      : 4;
<a name="l11469"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__s.html#a038fa145049e4c1ef6c7c33b58984c46">11469</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__s.html#a038fa145049e4c1ef6c7c33b58984c46">pci_msi</a>                      : 4;
<a name="l11470"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__s.html#ab78694cb6260d08acc7effd991cc622b">11470</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__s.html#ab78694cb6260d08acc7effd991cc622b">wdog_sum</a>                     : 1;
<a name="l11471"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__s.html#ad8e94e5dbd3659ce65bb1ba1bbabdade">11471</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__s.html#ad8e94e5dbd3659ce65bb1ba1bbabdade">twsi</a>                         : 1;
<a name="l11472"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__s.html#ad91867b52bd1970948408dc76cc08aff">11472</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__s.html#ad91867b52bd1970948408dc76cc08aff">rml</a>                          : 1;
<a name="l11473"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__s.html#aa02a9f590ea13ecb652e44f2ffd5bd1c">11473</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__s.html#aa02a9f590ea13ecb652e44f2ffd5bd1c">trace</a>                        : 1;
<a name="l11474"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__s.html#a88f79bd56ec79e2a2088a391e138cdd2">11474</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__s.html#a88f79bd56ec79e2a2088a391e138cdd2">gmx_drp</a>                      : 2;
<a name="l11475"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__s.html#aeaa0e6f9798bd5e27618ed4637fe09cd">11475</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__s.html#aeaa0e6f9798bd5e27618ed4637fe09cd">ipd_drp</a>                      : 1;
<a name="l11476"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__s.html#aa9c82f7015f26a36aa32fa76b22221e0">11476</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__s.html#aa9c82f7015f26a36aa32fa76b22221e0">sum2</a>                         : 1;
<a name="l11477"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__s.html#a5dca94ae3ec2bcc1e918c63d72d8aae3">11477</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__s.html#a5dca94ae3ec2bcc1e918c63d72d8aae3">timer</a>                        : 4;
<a name="l11478"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__s.html#a75caf9e4f4bebb1c2371bae4b2bd6c39">11478</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__s.html#a75caf9e4f4bebb1c2371bae4b2bd6c39">usb</a>                          : 1;
<a name="l11479"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__s.html#a18bd19e1d958b2f501fb3e3435324bd9">11479</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__s.html#a18bd19e1d958b2f501fb3e3435324bd9">pcm</a>                          : 1;
<a name="l11480"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__s.html#a893edae23dadba71e027f41d0ebdd3e0">11480</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__s.html#a893edae23dadba71e027f41d0ebdd3e0">mpi</a>                          : 1;
<a name="l11481"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__s.html#a4fb1d129dafea8c52a20436aaf23da2d">11481</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__s.html#a4fb1d129dafea8c52a20436aaf23da2d">twsi2</a>                        : 1;
<a name="l11482"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__s.html#af5f0bef5682df9e10ba2b5cbab31503e">11482</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__s.html#af5f0bef5682df9e10ba2b5cbab31503e">powiq</a>                        : 1;
<a name="l11483"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__s.html#aa7f6be680080cab0e52cb54fb1269665">11483</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__s.html#aa7f6be680080cab0e52cb54fb1269665">ipdppthr</a>                     : 1;
<a name="l11484"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__s.html#a514c942a636fb36b8412d8407092bd5b">11484</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__s.html#a514c942a636fb36b8412d8407092bd5b">mii</a>                          : 1;
<a name="l11485"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__s.html#ae71ccbef62f76ce7d37f741a502e766e">11485</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__s.html#ae71ccbef62f76ce7d37f741a502e766e">bootdma</a>                      : 1;
<a name="l11486"></a>11486 <span class="preprocessor">#endif</span>
<a name="l11487"></a>11487 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__int33__sum0.html#aa4be95d3d41d44f750e2f6ecd613f77c">s</a>;
<a name="l11488"></a><a class="code" href="unioncvmx__ciu__int33__sum0.html#a7b48aae2acb5e96ba0750fde763de770">11488</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__s.html">cvmx_ciu_int33_sum0_s</a>          <a class="code" href="unioncvmx__ciu__int33__sum0.html#a7b48aae2acb5e96ba0750fde763de770">cn61xx</a>;
<a name="l11489"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn63xx.html">11489</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn63xx.html">cvmx_ciu_int33_sum0_cn63xx</a> {
<a name="l11490"></a>11490 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11491"></a>11491 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn63xx.html#a2d2b823391d02ab5c2bd220e6df0b372">bootdma</a>                      : 1;  <span class="comment">/**&lt; Boot bus DMA engines Interrupt</span>
<a name="l11492"></a>11492 <span class="comment">                                                         See MIO_BOOT_DMA_INT*, MIO_NDF_DMA_INT */</span>
<a name="l11493"></a>11493     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn63xx.html#ae2e4cc5981873ea66f8677f51dafd0b6">mii</a>                          : 1;  <span class="comment">/**&lt; RGMII/MII/MIX Interface 0 Interrupt</span>
<a name="l11494"></a>11494 <span class="comment">                                                         See MIX0_ISR */</span>
<a name="l11495"></a>11495     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn63xx.html#a062aa9e956d50c1a6c74ae8d6e503d1a">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; IPD per-port counter threshold interrupt</span>
<a name="l11496"></a>11496 <span class="comment">                                                         See IPD_PORT_QOS_INT* */</span>
<a name="l11497"></a>11497     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn63xx.html#a830ecbf70da5fc0a8a055b4acd0369af">powiq</a>                        : 1;  <span class="comment">/**&lt; POW IQ interrupt</span>
<a name="l11498"></a>11498 <span class="comment">                                                         See POW_IQ_INT */</span>
<a name="l11499"></a>11499     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn63xx.html#ab4ca61c92fd06e684abec6629ae09fe9">twsi2</a>                        : 1;  <span class="comment">/**&lt; 2nd TWSI Interrupt</span>
<a name="l11500"></a>11500 <span class="comment">                                                         See MIO_TWS1_INT */</span>
<a name="l11501"></a>11501     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn63xx.html#ad3b5f0fcdf167cdd05349f2231a0629c">reserved_57_58</a>               : 2;
<a name="l11502"></a>11502     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn63xx.html#a155bda4af995812d7513727abbbec7db">usb</a>                          : 1;  <span class="comment">/**&lt; USB EHCI or OHCI Interrupt</span>
<a name="l11503"></a>11503 <span class="comment">                                                         See UAHC0_EHCI_USBSTS UAHC0_OHCI0_HCINTERRUPTSTATUS */</span>
<a name="l11504"></a>11504     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn63xx.html#aa59a253b0ae2c2d428effef278f87235">timer</a>                        : 4;  <span class="comment">/**&lt; General timer interrupts</span>
<a name="l11505"></a>11505 <span class="comment">                                                         Set any time the corresponding CIU timer expires */</span>
<a name="l11506"></a>11506     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn63xx.html#a6d292b79e76484562edfc98650f12e39">reserved_51_51</a>               : 1;
<a name="l11507"></a>11507     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn63xx.html#aa27f84ee825da3a8a44cf766432baf0b">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; IPD QOS packet drop interrupt</span>
<a name="l11508"></a>11508 <span class="comment">                                                         Set any time PIP/IPD drops a packet */</span>
<a name="l11509"></a>11509     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn63xx.html#ac27937a5fba1135f4ec9b882e186c195">reserved_49_49</a>               : 1;
<a name="l11510"></a>11510     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn63xx.html#a7b225f5c7392291fa65ca7d644caa64e">gmx_drp</a>                      : 1;  <span class="comment">/**&lt; GMX packet drop interrupt</span>
<a name="l11511"></a>11511 <span class="comment">                                                         Set any time corresponding GMX drops a packet */</span>
<a name="l11512"></a>11512     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn63xx.html#a46058ef98e22256ef42a935f62da3dd5">trace</a>                        : 1;  <span class="comment">/**&lt; Trace buffer interrupt</span>
<a name="l11513"></a>11513 <span class="comment">                                                         See TRA_INT_STATUS */</span>
<a name="l11514"></a>11514     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn63xx.html#a712d898abfbe8a0fc894586c3223481c">rml</a>                          : 1;  <span class="comment">/**&lt; RML Interrupt</span>
<a name="l11515"></a>11515 <span class="comment">                                                         This interrupt will assert if any bit within</span>
<a name="l11516"></a>11516 <span class="comment">                                                         CIU_BLOCK_INT is asserted. */</span>
<a name="l11517"></a>11517     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn63xx.html#abe122a694be1d57169d4d40dd27a4549">twsi</a>                         : 1;  <span class="comment">/**&lt; TWSI Interrupt</span>
<a name="l11518"></a>11518 <span class="comment">                                                         See MIO_TWS0_INT */</span>
<a name="l11519"></a>11519     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn63xx.html#ac46e1306d960452f97b082bcf0fd5d01">wdog_sum</a>                     : 1;  <span class="comment">/**&lt; SUM1&amp;EN1 summary bit</span>
<a name="l11520"></a>11520 <span class="comment">                                                         This read-only bit reads as a one whenever any</span>
<a name="l11521"></a>11521 <span class="comment">                                                         CIU_INT_SUM1 bit is set and corresponding</span>
<a name="l11522"></a>11522 <span class="comment">                                                         enable bit in CIU_INTx_EN is set, where x</span>
<a name="l11523"></a>11523 <span class="comment">                                                         is the same as x in this CIU_INTx_SUM0.</span>
<a name="l11524"></a>11524 <span class="comment">                                                         PPs use CIU_INTx_SUM0 where x=0-11.</span>
<a name="l11525"></a>11525 <span class="comment">                                                         PCIe/sRIO uses the CIU_INTx_SUM0 where x=32-33.</span>
<a name="l11526"></a>11526 <span class="comment">                                                         Even INTx registers report WDOG to IP2</span>
<a name="l11527"></a>11527 <span class="comment">                                                         Odd INTx registers report WDOG to IP3</span>
<a name="l11528"></a>11528 <span class="comment">                                                         Note that WDOG_SUM only summarizes the SUM/EN1</span>
<a name="l11529"></a>11529 <span class="comment">                                                         result and does not have a corresponding enable</span>
<a name="l11530"></a>11530 <span class="comment">                                                         bit, so does not directly contribute to</span>
<a name="l11531"></a>11531 <span class="comment">                                                         interrupts. */</span>
<a name="l11532"></a>11532     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn63xx.html#a1e9f1aeefa712d20af1fcdb54454d15d">pci_msi</a>                      : 4;  <span class="comment">/**&lt; PCIe/sRIO MSI</span>
<a name="l11533"></a>11533 <span class="comment">                                                         See SLI_MSI_RCVn for bit &lt;40+n&gt; */</span>
<a name="l11534"></a>11534     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn63xx.html#af3ea37ef149534fb8300e49ac2585379">pci_int</a>                      : 4;  <span class="comment">/**&lt; PCIe INTA/B/C/D</span>
<a name="l11535"></a>11535 <span class="comment">                                                         Refer to &quot;Receiving Emulated INTA/INTB/</span>
<a name="l11536"></a>11536 <span class="comment">                                                         INTC/INTD&quot; in the SLI chapter of the spec</span>
<a name="l11537"></a>11537 <span class="comment">                                                         PCI_INT&lt;3&gt; = INTD</span>
<a name="l11538"></a>11538 <span class="comment">                                                         PCI_INT&lt;2&gt; = INTC</span>
<a name="l11539"></a>11539 <span class="comment">                                                         PCI_INT&lt;1&gt; = INTB</span>
<a name="l11540"></a>11540 <span class="comment">                                                         PCI_INT&lt;0&gt; = INTA */</span>
<a name="l11541"></a>11541     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn63xx.html#abad10f9acf7e1ee3498f0e86ebc02fd9">uart</a>                         : 2;  <span class="comment">/**&lt; Two UART interrupts</span>
<a name="l11542"></a>11542 <span class="comment">                                                         See MIO_UARTn_IIR[IID] for bit &lt;34+n&gt; */</span>
<a name="l11543"></a>11543     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn63xx.html#abc8baf983f04259eee34d2c6db98bf12">mbox</a>                         : 2;  <span class="comment">/**&lt; A read-only copy of CIU_PCI_INTA[INT] */</span>
<a name="l11544"></a>11544     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn63xx.html#ac0bc93cfc3d4fb214ae85a814c457613">gpio</a>                         : 16; <span class="comment">/**&lt; 16 GPIO interrupts */</span>
<a name="l11545"></a>11545     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn63xx.html#a76d1c8284ce6344f5ebf050aa195f6cb">workq</a>                        : 16; <span class="comment">/**&lt; 16 work queue interrupts</span>
<a name="l11546"></a>11546 <span class="comment">                                                         See POW_WQ_INT[WQ_INT]</span>
<a name="l11547"></a>11547 <span class="comment">                                                          1 bit/group. A copy of the R/W1C bit in the POW. */</span>
<a name="l11548"></a>11548 <span class="preprocessor">#else</span>
<a name="l11549"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn63xx.html#a76d1c8284ce6344f5ebf050aa195f6cb">11549</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn63xx.html#a76d1c8284ce6344f5ebf050aa195f6cb">workq</a>                        : 16;
<a name="l11550"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn63xx.html#ac0bc93cfc3d4fb214ae85a814c457613">11550</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn63xx.html#ac0bc93cfc3d4fb214ae85a814c457613">gpio</a>                         : 16;
<a name="l11551"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn63xx.html#abc8baf983f04259eee34d2c6db98bf12">11551</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn63xx.html#abc8baf983f04259eee34d2c6db98bf12">mbox</a>                         : 2;
<a name="l11552"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn63xx.html#abad10f9acf7e1ee3498f0e86ebc02fd9">11552</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn63xx.html#abad10f9acf7e1ee3498f0e86ebc02fd9">uart</a>                         : 2;
<a name="l11553"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn63xx.html#af3ea37ef149534fb8300e49ac2585379">11553</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn63xx.html#af3ea37ef149534fb8300e49ac2585379">pci_int</a>                      : 4;
<a name="l11554"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn63xx.html#a1e9f1aeefa712d20af1fcdb54454d15d">11554</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn63xx.html#a1e9f1aeefa712d20af1fcdb54454d15d">pci_msi</a>                      : 4;
<a name="l11555"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn63xx.html#ac46e1306d960452f97b082bcf0fd5d01">11555</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn63xx.html#ac46e1306d960452f97b082bcf0fd5d01">wdog_sum</a>                     : 1;
<a name="l11556"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn63xx.html#abe122a694be1d57169d4d40dd27a4549">11556</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn63xx.html#abe122a694be1d57169d4d40dd27a4549">twsi</a>                         : 1;
<a name="l11557"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn63xx.html#a712d898abfbe8a0fc894586c3223481c">11557</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn63xx.html#a712d898abfbe8a0fc894586c3223481c">rml</a>                          : 1;
<a name="l11558"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn63xx.html#a46058ef98e22256ef42a935f62da3dd5">11558</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn63xx.html#a46058ef98e22256ef42a935f62da3dd5">trace</a>                        : 1;
<a name="l11559"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn63xx.html#a7b225f5c7392291fa65ca7d644caa64e">11559</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn63xx.html#a7b225f5c7392291fa65ca7d644caa64e">gmx_drp</a>                      : 1;
<a name="l11560"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn63xx.html#ac27937a5fba1135f4ec9b882e186c195">11560</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn63xx.html#ac27937a5fba1135f4ec9b882e186c195">reserved_49_49</a>               : 1;
<a name="l11561"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn63xx.html#aa27f84ee825da3a8a44cf766432baf0b">11561</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn63xx.html#aa27f84ee825da3a8a44cf766432baf0b">ipd_drp</a>                      : 1;
<a name="l11562"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn63xx.html#a6d292b79e76484562edfc98650f12e39">11562</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn63xx.html#a6d292b79e76484562edfc98650f12e39">reserved_51_51</a>               : 1;
<a name="l11563"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn63xx.html#aa59a253b0ae2c2d428effef278f87235">11563</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn63xx.html#aa59a253b0ae2c2d428effef278f87235">timer</a>                        : 4;
<a name="l11564"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn63xx.html#a155bda4af995812d7513727abbbec7db">11564</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn63xx.html#a155bda4af995812d7513727abbbec7db">usb</a>                          : 1;
<a name="l11565"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn63xx.html#ad3b5f0fcdf167cdd05349f2231a0629c">11565</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn63xx.html#ad3b5f0fcdf167cdd05349f2231a0629c">reserved_57_58</a>               : 2;
<a name="l11566"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn63xx.html#ab4ca61c92fd06e684abec6629ae09fe9">11566</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn63xx.html#ab4ca61c92fd06e684abec6629ae09fe9">twsi2</a>                        : 1;
<a name="l11567"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn63xx.html#a830ecbf70da5fc0a8a055b4acd0369af">11567</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn63xx.html#a830ecbf70da5fc0a8a055b4acd0369af">powiq</a>                        : 1;
<a name="l11568"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn63xx.html#a062aa9e956d50c1a6c74ae8d6e503d1a">11568</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn63xx.html#a062aa9e956d50c1a6c74ae8d6e503d1a">ipdppthr</a>                     : 1;
<a name="l11569"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn63xx.html#ae2e4cc5981873ea66f8677f51dafd0b6">11569</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn63xx.html#ae2e4cc5981873ea66f8677f51dafd0b6">mii</a>                          : 1;
<a name="l11570"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn63xx.html#a2d2b823391d02ab5c2bd220e6df0b372">11570</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn63xx.html#a2d2b823391d02ab5c2bd220e6df0b372">bootdma</a>                      : 1;
<a name="l11571"></a>11571 <span class="preprocessor">#endif</span>
<a name="l11572"></a>11572 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__int33__sum0.html#af4b2e9b0f05470753d55d0c428e7016e">cn63xx</a>;
<a name="l11573"></a><a class="code" href="unioncvmx__ciu__int33__sum0.html#abd9259b9b07c9d0cd9132d59b08626c2">11573</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn63xx.html">cvmx_ciu_int33_sum0_cn63xx</a>     <a class="code" href="unioncvmx__ciu__int33__sum0.html#abd9259b9b07c9d0cd9132d59b08626c2">cn63xxp1</a>;
<a name="l11574"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn66xx.html">11574</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn66xx.html">cvmx_ciu_int33_sum0_cn66xx</a> {
<a name="l11575"></a>11575 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11576"></a>11576 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn66xx.html#a50f26b547f5cb7652cddb7712cda20ad">bootdma</a>                      : 1;  <span class="comment">/**&lt; Boot bus DMA engines Interrupt</span>
<a name="l11577"></a>11577 <span class="comment">                                                         See MIO_BOOT_DMA_INT*, MIO_NDF_DMA_INT */</span>
<a name="l11578"></a>11578     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn66xx.html#a030146f45a726d4ba885207cd93a49ac">mii</a>                          : 1;  <span class="comment">/**&lt; RGMII/MII/MIX Interface 0 Interrupt</span>
<a name="l11579"></a>11579 <span class="comment">                                                         See MIX0_ISR */</span>
<a name="l11580"></a>11580     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn66xx.html#aedef21f926c7ef5eb0f85dd4b8f28479">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; IPD per-port counter threshold interrupt</span>
<a name="l11581"></a>11581 <span class="comment">                                                         See IPD_PORT_QOS_INT* */</span>
<a name="l11582"></a>11582     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn66xx.html#aec34a7e5ee81874959159cf0b263555a">powiq</a>                        : 1;  <span class="comment">/**&lt; POW IQ interrupt</span>
<a name="l11583"></a>11583 <span class="comment">                                                         See POW_IQ_INT */</span>
<a name="l11584"></a>11584     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn66xx.html#a27001115680c1ba75556533b0e90a892">twsi2</a>                        : 1;  <span class="comment">/**&lt; 2nd TWSI Interrupt</span>
<a name="l11585"></a>11585 <span class="comment">                                                         See MIO_TWS1_INT */</span>
<a name="l11586"></a>11586     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn66xx.html#a827016cfdfdab6f277a0e5df7843d003">mpi</a>                          : 1;  <span class="comment">/**&lt; MPI/SPI interrupt */</span>
<a name="l11587"></a>11587     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn66xx.html#a50e44268c8d1db5d50bdb689e3f670c5">reserved_57_57</a>               : 1;
<a name="l11588"></a>11588     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn66xx.html#aaf8c000193f0281b6408a2d49311bf73">usb</a>                          : 1;  <span class="comment">/**&lt; USB EHCI or OHCI Interrupt</span>
<a name="l11589"></a>11589 <span class="comment">                                                         See UAHC0_EHCI_USBSTS UAHC0_OHCI0_HCINTERRUPTSTATUS */</span>
<a name="l11590"></a>11590     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn66xx.html#aee65aa1aca61cd76227e125d99fbaa4e">timer</a>                        : 4;  <span class="comment">/**&lt; General timer 0-3 interrupts.</span>
<a name="l11591"></a>11591 <span class="comment">                                                         Prior to pass 1.2 or</span>
<a name="l11592"></a>11592 <span class="comment">                                                          when CIU_TIM_MULTI_CAST[EN]==0, this interrupt is</span>
<a name="l11593"></a>11593 <span class="comment">                                                          common for all PP/IRQs, writing &apos;1&apos; to any PP/IRQ</span>
<a name="l11594"></a>11594 <span class="comment">                                                          will clear all TIMERx(x=0..9) interrupts.</span>
<a name="l11595"></a>11595 <span class="comment">                                                         When CIU_TIM_MULTI_CAST[EN] == 1, TIMERx(x=0..9)</span>
<a name="l11596"></a>11596 <span class="comment">                                                          are set at the same time, but clearing is per</span>
<a name="l11597"></a>11597 <span class="comment">                                                          cnMIPS core. See CIU_TIM_MULTI_CAST for detail.</span>
<a name="l11598"></a>11598 <span class="comment">                                                         The combination of this field and the</span>
<a name="l11599"></a>11599 <span class="comment">                                                         CIU_SUM2_*[TIMER] field implement all 10 CIU_TIM*</span>
<a name="l11600"></a>11600 <span class="comment">                                                         interrupts. */</span>
<a name="l11601"></a>11601     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn66xx.html#ab0eb0f4068be128920815666ba6edf68">sum2</a>                         : 1;  <span class="comment">/**&lt; SUM2&amp;EN2 SUMMARY bit</span>
<a name="l11602"></a>11602 <span class="comment">                                                          In pass 1.2 and subsequent passes,</span>
<a name="l11603"></a>11603 <span class="comment">                                                          this read-only bit reads as a one whenever any</span>
<a name="l11604"></a>11604 <span class="comment">                                                          CIU_SUM2_PPX_IPx (CIU_SUM2_IOX_INT)  bit is set</span>
<a name="l11605"></a>11605 <span class="comment">                                                          and corresponding enable bit in CIU_EN2_PPX_IPx</span>
<a name="l11606"></a>11606 <span class="comment">                                                          (CIU_EN2_IOX_INT) is set.</span>
<a name="l11607"></a>11607 <span class="comment">                                                          Note that SUM2 only summarizes the SUM2/EN2</span>
<a name="l11608"></a>11608 <span class="comment">                                                          result and does not have a corresponding enable</span>
<a name="l11609"></a>11609 <span class="comment">                                                          bit, so does not directly contribute to</span>
<a name="l11610"></a>11610 <span class="comment">                                                          interrupts.</span>
<a name="l11611"></a>11611 <span class="comment">                                                         Prior to pass 1.2, SUM2 did not exist and this</span>
<a name="l11612"></a>11612 <span class="comment">                                                          bit reads as zero. */</span>
<a name="l11613"></a>11613     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn66xx.html#a6782784244fda3d944f649edb6ad95e1">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; IPD QOS packet drop interrupt</span>
<a name="l11614"></a>11614 <span class="comment">                                                         Set any time PIP/IPD drops a packet */</span>
<a name="l11615"></a>11615     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn66xx.html#ac4fa666edd9ecea7dc84e0c1db4a8638">gmx_drp</a>                      : 2;  <span class="comment">/**&lt; GMX packet drop interrupt</span>
<a name="l11616"></a>11616 <span class="comment">                                                         Set any time corresponding GMX drops a packet */</span>
<a name="l11617"></a>11617     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn66xx.html#a318adb7d331ff903cefc46e2a80e5f1c">trace</a>                        : 1;  <span class="comment">/**&lt; Trace buffer interrupt</span>
<a name="l11618"></a>11618 <span class="comment">                                                         See TRA_INT_STATUS */</span>
<a name="l11619"></a>11619     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn66xx.html#a89bb7b255b0ba26295d9fc5e4b9205fc">rml</a>                          : 1;  <span class="comment">/**&lt; RML Interrupt</span>
<a name="l11620"></a>11620 <span class="comment">                                                         This interrupt will assert if any bit within</span>
<a name="l11621"></a>11621 <span class="comment">                                                         CIU_BLOCK_INT is asserted. */</span>
<a name="l11622"></a>11622     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn66xx.html#aebf7f863944b205babc8a8b60c9d1e02">twsi</a>                         : 1;  <span class="comment">/**&lt; TWSI Interrupt</span>
<a name="l11623"></a>11623 <span class="comment">                                                         See MIO_TWS0_INT */</span>
<a name="l11624"></a>11624     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn66xx.html#a15b5171b5947aa7d3484219b28e3896a">wdog_sum</a>                     : 1;  <span class="comment">/**&lt; SUM1&amp;EN1 summary bit</span>
<a name="l11625"></a>11625 <span class="comment">                                                         This read-only bit reads as a one whenever any</span>
<a name="l11626"></a>11626 <span class="comment">                                                         CIU_SUM1_PPX_IPx (CIU_SUM1_IOX_INT)  bit is set</span>
<a name="l11627"></a>11627 <span class="comment">                                                         and corresponding enable bit in CIU_INTx_EN is set</span>
<a name="l11628"></a>11628 <span class="comment">                                                         PPs use CIU_INTx_SUM0 where x=0-19</span>
<a name="l11629"></a>11629 <span class="comment">                                                         PCIe/sRIO uses the CIU_INTx_SUM0 where x=32-33.</span>
<a name="l11630"></a>11630 <span class="comment">                                                         Note that WDOG_SUM only summarizes the SUM1/EN1</span>
<a name="l11631"></a>11631 <span class="comment">                                                         result and does not have a corresponding enable</span>
<a name="l11632"></a>11632 <span class="comment">                                                         bit, so does not directly contribute to</span>
<a name="l11633"></a>11633 <span class="comment">                                                         interrupts. */</span>
<a name="l11634"></a>11634     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn66xx.html#a124cd51c280e58ad5785488559f12256">pci_msi</a>                      : 4;  <span class="comment">/**&lt; PCIe/sRIO MSI</span>
<a name="l11635"></a>11635 <span class="comment">                                                         See SLI_MSI_RCVn for bit &lt;40+n&gt; */</span>
<a name="l11636"></a>11636     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn66xx.html#ab10907280542b7d74bcfa70b211943ab">pci_int</a>                      : 4;  <span class="comment">/**&lt; PCIe INTA/B/C/D</span>
<a name="l11637"></a>11637 <span class="comment">                                                         Refer to &quot;Receiving Emulated INTA/INTB/</span>
<a name="l11638"></a>11638 <span class="comment">                                                         INTC/INTD&quot; in the SLI chapter of the spec</span>
<a name="l11639"></a>11639 <span class="comment">                                                         PCI_INT&lt;3&gt; = INTD</span>
<a name="l11640"></a>11640 <span class="comment">                                                         PCI_INT&lt;2&gt; = INTC</span>
<a name="l11641"></a>11641 <span class="comment">                                                         PCI_INT&lt;1&gt; = INTB</span>
<a name="l11642"></a>11642 <span class="comment">                                                         PCI_INT&lt;0&gt; = INTA */</span>
<a name="l11643"></a>11643     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn66xx.html#a4bbff290ed777dc0f8ce836c399e9724">uart</a>                         : 2;  <span class="comment">/**&lt; Two UART interrupts</span>
<a name="l11644"></a>11644 <span class="comment">                                                         See MIO_UARTn_IIR[IID] for bit &lt;34+n&gt; */</span>
<a name="l11645"></a>11645     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn66xx.html#a8d6bf8c538a4f78c3996531009e7107c">mbox</a>                         : 2;  <span class="comment">/**&lt; A read-only copy of CIU_PCI_INTA[INT] */</span>
<a name="l11646"></a>11646     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn66xx.html#ae3dd006c2646ebdca1e8c42a80e11cab">gpio</a>                         : 16; <span class="comment">/**&lt; 16 GPIO interrupts */</span>
<a name="l11647"></a>11647     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn66xx.html#a1e6482e67b523c6b67b048574defdd8a">workq</a>                        : 16; <span class="comment">/**&lt; 16 work queue interrupts</span>
<a name="l11648"></a>11648 <span class="comment">                                                         See POW_WQ_INT[WQ_INT]</span>
<a name="l11649"></a>11649 <span class="comment">                                                          1 bit/group. A copy of the R/W1C bit in the POW. */</span>
<a name="l11650"></a>11650 <span class="preprocessor">#else</span>
<a name="l11651"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn66xx.html#a1e6482e67b523c6b67b048574defdd8a">11651</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn66xx.html#a1e6482e67b523c6b67b048574defdd8a">workq</a>                        : 16;
<a name="l11652"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn66xx.html#ae3dd006c2646ebdca1e8c42a80e11cab">11652</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn66xx.html#ae3dd006c2646ebdca1e8c42a80e11cab">gpio</a>                         : 16;
<a name="l11653"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn66xx.html#a8d6bf8c538a4f78c3996531009e7107c">11653</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn66xx.html#a8d6bf8c538a4f78c3996531009e7107c">mbox</a>                         : 2;
<a name="l11654"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn66xx.html#a4bbff290ed777dc0f8ce836c399e9724">11654</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn66xx.html#a4bbff290ed777dc0f8ce836c399e9724">uart</a>                         : 2;
<a name="l11655"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn66xx.html#ab10907280542b7d74bcfa70b211943ab">11655</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn66xx.html#ab10907280542b7d74bcfa70b211943ab">pci_int</a>                      : 4;
<a name="l11656"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn66xx.html#a124cd51c280e58ad5785488559f12256">11656</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn66xx.html#a124cd51c280e58ad5785488559f12256">pci_msi</a>                      : 4;
<a name="l11657"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn66xx.html#a15b5171b5947aa7d3484219b28e3896a">11657</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn66xx.html#a15b5171b5947aa7d3484219b28e3896a">wdog_sum</a>                     : 1;
<a name="l11658"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn66xx.html#aebf7f863944b205babc8a8b60c9d1e02">11658</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn66xx.html#aebf7f863944b205babc8a8b60c9d1e02">twsi</a>                         : 1;
<a name="l11659"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn66xx.html#a89bb7b255b0ba26295d9fc5e4b9205fc">11659</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn66xx.html#a89bb7b255b0ba26295d9fc5e4b9205fc">rml</a>                          : 1;
<a name="l11660"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn66xx.html#a318adb7d331ff903cefc46e2a80e5f1c">11660</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn66xx.html#a318adb7d331ff903cefc46e2a80e5f1c">trace</a>                        : 1;
<a name="l11661"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn66xx.html#ac4fa666edd9ecea7dc84e0c1db4a8638">11661</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn66xx.html#ac4fa666edd9ecea7dc84e0c1db4a8638">gmx_drp</a>                      : 2;
<a name="l11662"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn66xx.html#a6782784244fda3d944f649edb6ad95e1">11662</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn66xx.html#a6782784244fda3d944f649edb6ad95e1">ipd_drp</a>                      : 1;
<a name="l11663"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn66xx.html#ab0eb0f4068be128920815666ba6edf68">11663</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn66xx.html#ab0eb0f4068be128920815666ba6edf68">sum2</a>                         : 1;
<a name="l11664"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn66xx.html#aee65aa1aca61cd76227e125d99fbaa4e">11664</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn66xx.html#aee65aa1aca61cd76227e125d99fbaa4e">timer</a>                        : 4;
<a name="l11665"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn66xx.html#aaf8c000193f0281b6408a2d49311bf73">11665</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn66xx.html#aaf8c000193f0281b6408a2d49311bf73">usb</a>                          : 1;
<a name="l11666"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn66xx.html#a50e44268c8d1db5d50bdb689e3f670c5">11666</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn66xx.html#a50e44268c8d1db5d50bdb689e3f670c5">reserved_57_57</a>               : 1;
<a name="l11667"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn66xx.html#a827016cfdfdab6f277a0e5df7843d003">11667</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn66xx.html#a827016cfdfdab6f277a0e5df7843d003">mpi</a>                          : 1;
<a name="l11668"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn66xx.html#a27001115680c1ba75556533b0e90a892">11668</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn66xx.html#a27001115680c1ba75556533b0e90a892">twsi2</a>                        : 1;
<a name="l11669"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn66xx.html#aec34a7e5ee81874959159cf0b263555a">11669</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn66xx.html#aec34a7e5ee81874959159cf0b263555a">powiq</a>                        : 1;
<a name="l11670"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn66xx.html#aedef21f926c7ef5eb0f85dd4b8f28479">11670</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn66xx.html#aedef21f926c7ef5eb0f85dd4b8f28479">ipdppthr</a>                     : 1;
<a name="l11671"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn66xx.html#a030146f45a726d4ba885207cd93a49ac">11671</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn66xx.html#a030146f45a726d4ba885207cd93a49ac">mii</a>                          : 1;
<a name="l11672"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn66xx.html#a50f26b547f5cb7652cddb7712cda20ad">11672</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn66xx.html#a50f26b547f5cb7652cddb7712cda20ad">bootdma</a>                      : 1;
<a name="l11673"></a>11673 <span class="preprocessor">#endif</span>
<a name="l11674"></a>11674 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__int33__sum0.html#ad5a049caaabf4a735478ac46312e66db">cn66xx</a>;
<a name="l11675"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn70xx.html">11675</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn70xx.html">cvmx_ciu_int33_sum0_cn70xx</a> {
<a name="l11676"></a>11676 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11677"></a>11677 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn70xx.html#ad9341014cac27d32a59b9f0ade3acc15">bootdma</a>                      : 1;  <span class="comment">/**&lt; Boot bus DMA engines Interrupt</span>
<a name="l11678"></a>11678 <span class="comment">                                                         See MIO_NDF_DMA_INT */</span>
<a name="l11679"></a>11679     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn70xx.html#ad2fd25ed957ff414b316d2a530e7955e">reserved_62_62</a>               : 1;
<a name="l11680"></a>11680     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn70xx.html#ae30ba1195b268af8ff1196a4c3d489e5">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; IPD per-port counter threshold interrupt</span>
<a name="l11681"></a>11681 <span class="comment">                                                         See IPD_PORT_QOS_INT* */</span>
<a name="l11682"></a>11682     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn70xx.html#a39314ffc407fca547838cb3aef273204">powiq</a>                        : 1;  <span class="comment">/**&lt; POW IQ interrupt</span>
<a name="l11683"></a>11683 <span class="comment">                                                         See POW_IQ_INT */</span>
<a name="l11684"></a>11684     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn70xx.html#a42247f078a227d2a6f51ec5c9701deec">twsi2</a>                        : 1;  <span class="comment">/**&lt; 2nd TWSI Interrupt</span>
<a name="l11685"></a>11685 <span class="comment">                                                         See MIO_TWS1_INT */</span>
<a name="l11686"></a>11686     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn70xx.html#a10f4b35f6b258f61ebb83c7a0d296e56">mpi</a>                          : 1;  <span class="comment">/**&lt; MPI/SPI interrupt */</span>
<a name="l11687"></a>11687     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn70xx.html#a93db53388d53c2679d6f9cf0c8e48b43">pcm</a>                          : 1;  <span class="comment">/**&lt; PCM/TDM interrupt */</span>
<a name="l11688"></a>11688     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn70xx.html#a779c8369ce7aa75f20c29a61be4214f1">reserved_56_56</a>               : 1;
<a name="l11689"></a>11689     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn70xx.html#a94fb45acf2748da93cd1092ca4df1e37">timer</a>                        : 4;  <span class="comment">/**&lt; General timer 0-3 interrupts.</span>
<a name="l11690"></a>11690 <span class="comment">                                                         When CIU_TIM_MULTI_CAST[EN] == 0, this interrupt is</span>
<a name="l11691"></a>11691 <span class="comment">                                                         common for all PP/IRQs, writing &apos;1&apos; to any PP/IRQ</span>
<a name="l11692"></a>11692 <span class="comment">                                                         will clear all TIMERx(x=0..9) interrupts.</span>
<a name="l11693"></a>11693 <span class="comment">                                                         When CIU_TIM_MULTI_CAST[EN] == 1, TIMERx(x=0..9)</span>
<a name="l11694"></a>11694 <span class="comment">                                                         are set at the same time, but clearing are based on</span>
<a name="l11695"></a>11695 <span class="comment">                                                         per cnMIPS core. See CIU_TIM_MULTI_CAST for detail.</span>
<a name="l11696"></a>11696 <span class="comment">                                                         The combination of this field and the</span>
<a name="l11697"></a>11697 <span class="comment">                                                         CIU_SUM2_*[TIMER] field implement all 10 CIU_TIM*</span>
<a name="l11698"></a>11698 <span class="comment">                                                         interrupts. */</span>
<a name="l11699"></a>11699     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn70xx.html#a80439f81d3ff621e9502fb84431c36f7">sum2</a>                         : 1;  <span class="comment">/**&lt; SUM2&amp;EN2 SUMMARY bit</span>
<a name="l11700"></a>11700 <span class="comment">                                                         This read-only bit reads as a one whenever any</span>
<a name="l11701"></a>11701 <span class="comment">                                                         CIU_SUM2_PPX_IPx (CIU_SUM2_IOX_INT)  bit is set</span>
<a name="l11702"></a>11702 <span class="comment">                                                         and corresponding enable bit in CIU_EN2_PPX_IPx</span>
<a name="l11703"></a>11703 <span class="comment">                                                         (CIU_EN2_IOX_INT) is set.</span>
<a name="l11704"></a>11704 <span class="comment">                                                         Note that SUM2 only summarizes the SUM2/EN2</span>
<a name="l11705"></a>11705 <span class="comment">                                                         result and does not have a corresponding enable</span>
<a name="l11706"></a>11706 <span class="comment">                                                         bit, so does not directly contribute to</span>
<a name="l11707"></a>11707 <span class="comment">                                                         interrupts. */</span>
<a name="l11708"></a>11708     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn70xx.html#aa2195a48102635782818e1ae17c2867a">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; IPD QOS packet drop interrupt</span>
<a name="l11709"></a>11709 <span class="comment">                                                         Set any time PIP/IPD drops a packet */</span>
<a name="l11710"></a>11710     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn70xx.html#a170bba5e7bc7af4077bb098ca3558b94">gmx_drp</a>                      : 2;  <span class="comment">/**&lt; GMX packet drop interrupt</span>
<a name="l11711"></a>11711 <span class="comment">                                                         Set any time corresponding GMX drops a packet */</span>
<a name="l11712"></a>11712     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn70xx.html#a686333316f29dcb8511ebbb538b479a6">reserved_47_46</a>               : 2;
<a name="l11713"></a>11713     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn70xx.html#af9e465ef4c10847a6cd151fce0d28c9a">twsi</a>                         : 1;  <span class="comment">/**&lt; TWSI Interrupt</span>
<a name="l11714"></a>11714 <span class="comment">                                                         See MIO_TWS0_INT */</span>
<a name="l11715"></a>11715     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn70xx.html#ab31387ca31e1d610e51d13b950421cdc">wdog_sum</a>                     : 1;  <span class="comment">/**&lt; SUM1&amp;EN1 summary bit</span>
<a name="l11716"></a>11716 <span class="comment">                                                         This read-only bit reads as a one whenever any</span>
<a name="l11717"></a>11717 <span class="comment">                                                         CIU_SUM1_PPX_IPx bit is set and corresponding</span>
<a name="l11718"></a>11718 <span class="comment">                                                         enable bit in CIU_INTx_EN is set, where x</span>
<a name="l11719"></a>11719 <span class="comment">                                                         is the same as x in this CIU_INTx_SUM0.</span>
<a name="l11720"></a>11720 <span class="comment">                                                         PPs use CIU_INTx_SUM0 where x=0-7.</span>
<a name="l11721"></a>11721 <span class="comment">                                                         PCIe uses the CIU_INTx_SUM0 where x=32-33.</span>
<a name="l11722"></a>11722 <span class="comment">                                                         Note that WDOG_SUM only summarizes the SUM1/EN1</span>
<a name="l11723"></a>11723 <span class="comment">                                                         result and does not have a corresponding enable</span>
<a name="l11724"></a>11724 <span class="comment">                                                         bit, so does not directly contribute to</span>
<a name="l11725"></a>11725 <span class="comment">                                                         interrupts. */</span>
<a name="l11726"></a>11726     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn70xx.html#ac1ac51ee6ce3609f48efc1114a9183f0">pci_msi</a>                      : 4;  <span class="comment">/**&lt; PCIe MSI</span>
<a name="l11727"></a>11727 <span class="comment">                                                         See SLI_MSI_RCVn for bit &lt;40+n&gt; */</span>
<a name="l11728"></a>11728     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn70xx.html#a7f3fc222d8628aef79ee6d464352be55">pci_int</a>                      : 4;  <span class="comment">/**&lt; PCIe INTA/B/C/D</span>
<a name="l11729"></a>11729 <span class="comment">                                                         Refer to &quot;Receiving Emulated INTA/INTB/</span>
<a name="l11730"></a>11730 <span class="comment">                                                         INTC/INTD&quot; in the SLI chapter of the spec</span>
<a name="l11731"></a>11731 <span class="comment">                                                         PCI_INT&lt;3&gt; = INTD</span>
<a name="l11732"></a>11732 <span class="comment">                                                         PCI_INT&lt;2&gt; = INTC</span>
<a name="l11733"></a>11733 <span class="comment">                                                         PCI_INT&lt;1&gt; = INTB</span>
<a name="l11734"></a>11734 <span class="comment">                                                         PCI_INT&lt;0&gt; = INTA */</span>
<a name="l11735"></a>11735     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn70xx.html#aa524712a80ab044bd3b37d5f6344db45">uart</a>                         : 2;  <span class="comment">/**&lt; Two UART interrupts</span>
<a name="l11736"></a>11736 <span class="comment">                                                         See MIO_UARTn_IIR[IID] for bit &lt;34+n&gt; */</span>
<a name="l11737"></a>11737     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn70xx.html#ac62c9a7e423556a2d2f266f6a4f808f2">mbox</a>                         : 2;  <span class="comment">/**&lt; A read-only copy of CIU_PCI_INTA[INT] */</span>
<a name="l11738"></a>11738     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn70xx.html#a7ed561a7e9ee29dede6dfb671633b658">gpio</a>                         : 16; <span class="comment">/**&lt; 16 GPIO interrupts</span>
<a name="l11739"></a>11739 <span class="comment">                                                         When GPIO_MULTI_CAST[EN] == 1</span>
<a name="l11740"></a>11740 <span class="comment">                                                         Write 1 to clear either the per PP or common GPIO</span>
<a name="l11741"></a>11741 <span class="comment">                                                         edge-triggered interrupts,depending on mode.</span>
<a name="l11742"></a>11742 <span class="comment">                                                         See GPIO_MULTI_CAST for all details.</span>
<a name="l11743"></a>11743 <span class="comment">                                                         When GPIO_MULTI_CAST[EN] == 0</span>
<a name="l11744"></a>11744 <span class="comment">                                                         Read Only, retain the same behavior as o63. */</span>
<a name="l11745"></a>11745     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn70xx.html#ac09644c1db2fee028844beb45d6bc900">workq</a>                        : 16; <span class="comment">/**&lt; 16 work queue interrupts</span>
<a name="l11746"></a>11746 <span class="comment">                                                         See POW_WQ_INT[WQ_INT]</span>
<a name="l11747"></a>11747 <span class="comment">                                                         1 bit/group. A copy of the R/W1C bit in the POW. */</span>
<a name="l11748"></a>11748 <span class="preprocessor">#else</span>
<a name="l11749"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn70xx.html#ac09644c1db2fee028844beb45d6bc900">11749</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn70xx.html#ac09644c1db2fee028844beb45d6bc900">workq</a>                        : 16;
<a name="l11750"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn70xx.html#a7ed561a7e9ee29dede6dfb671633b658">11750</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn70xx.html#a7ed561a7e9ee29dede6dfb671633b658">gpio</a>                         : 16;
<a name="l11751"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn70xx.html#ac62c9a7e423556a2d2f266f6a4f808f2">11751</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn70xx.html#ac62c9a7e423556a2d2f266f6a4f808f2">mbox</a>                         : 2;
<a name="l11752"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn70xx.html#aa524712a80ab044bd3b37d5f6344db45">11752</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn70xx.html#aa524712a80ab044bd3b37d5f6344db45">uart</a>                         : 2;
<a name="l11753"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn70xx.html#a7f3fc222d8628aef79ee6d464352be55">11753</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn70xx.html#a7f3fc222d8628aef79ee6d464352be55">pci_int</a>                      : 4;
<a name="l11754"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn70xx.html#ac1ac51ee6ce3609f48efc1114a9183f0">11754</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn70xx.html#ac1ac51ee6ce3609f48efc1114a9183f0">pci_msi</a>                      : 4;
<a name="l11755"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn70xx.html#ab31387ca31e1d610e51d13b950421cdc">11755</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn70xx.html#ab31387ca31e1d610e51d13b950421cdc">wdog_sum</a>                     : 1;
<a name="l11756"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn70xx.html#af9e465ef4c10847a6cd151fce0d28c9a">11756</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn70xx.html#af9e465ef4c10847a6cd151fce0d28c9a">twsi</a>                         : 1;
<a name="l11757"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn70xx.html#a686333316f29dcb8511ebbb538b479a6">11757</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn70xx.html#a686333316f29dcb8511ebbb538b479a6">reserved_47_46</a>               : 2;
<a name="l11758"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn70xx.html#a170bba5e7bc7af4077bb098ca3558b94">11758</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn70xx.html#a170bba5e7bc7af4077bb098ca3558b94">gmx_drp</a>                      : 2;
<a name="l11759"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn70xx.html#aa2195a48102635782818e1ae17c2867a">11759</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn70xx.html#aa2195a48102635782818e1ae17c2867a">ipd_drp</a>                      : 1;
<a name="l11760"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn70xx.html#a80439f81d3ff621e9502fb84431c36f7">11760</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn70xx.html#a80439f81d3ff621e9502fb84431c36f7">sum2</a>                         : 1;
<a name="l11761"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn70xx.html#a94fb45acf2748da93cd1092ca4df1e37">11761</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn70xx.html#a94fb45acf2748da93cd1092ca4df1e37">timer</a>                        : 4;
<a name="l11762"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn70xx.html#a779c8369ce7aa75f20c29a61be4214f1">11762</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn70xx.html#a779c8369ce7aa75f20c29a61be4214f1">reserved_56_56</a>               : 1;
<a name="l11763"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn70xx.html#a93db53388d53c2679d6f9cf0c8e48b43">11763</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn70xx.html#a93db53388d53c2679d6f9cf0c8e48b43">pcm</a>                          : 1;
<a name="l11764"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn70xx.html#a10f4b35f6b258f61ebb83c7a0d296e56">11764</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn70xx.html#a10f4b35f6b258f61ebb83c7a0d296e56">mpi</a>                          : 1;
<a name="l11765"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn70xx.html#a42247f078a227d2a6f51ec5c9701deec">11765</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn70xx.html#a42247f078a227d2a6f51ec5c9701deec">twsi2</a>                        : 1;
<a name="l11766"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn70xx.html#a39314ffc407fca547838cb3aef273204">11766</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn70xx.html#a39314ffc407fca547838cb3aef273204">powiq</a>                        : 1;
<a name="l11767"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn70xx.html#ae30ba1195b268af8ff1196a4c3d489e5">11767</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn70xx.html#ae30ba1195b268af8ff1196a4c3d489e5">ipdppthr</a>                     : 1;
<a name="l11768"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn70xx.html#ad2fd25ed957ff414b316d2a530e7955e">11768</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn70xx.html#ad2fd25ed957ff414b316d2a530e7955e">reserved_62_62</a>               : 1;
<a name="l11769"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn70xx.html#ad9341014cac27d32a59b9f0ade3acc15">11769</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn70xx.html#ad9341014cac27d32a59b9f0ade3acc15">bootdma</a>                      : 1;
<a name="l11770"></a>11770 <span class="preprocessor">#endif</span>
<a name="l11771"></a>11771 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__int33__sum0.html#a39cad6f05a6469aa836317958061eefa">cn70xx</a>;
<a name="l11772"></a><a class="code" href="unioncvmx__ciu__int33__sum0.html#a6477a51b5032235cf308836c95510074">11772</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cn70xx.html">cvmx_ciu_int33_sum0_cn70xx</a>     <a class="code" href="unioncvmx__ciu__int33__sum0.html#a6477a51b5032235cf308836c95510074">cn70xxp1</a>;
<a name="l11773"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cnf71xx.html">11773</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cnf71xx.html">cvmx_ciu_int33_sum0_cnf71xx</a> {
<a name="l11774"></a>11774 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11775"></a>11775 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cnf71xx.html#a7f3a36e66dc0459c9a1143c292be0a8d">bootdma</a>                      : 1;  <span class="comment">/**&lt; Boot bus DMA engines Interrupt</span>
<a name="l11776"></a>11776 <span class="comment">                                                         See MIO_BOOT_DMA_INT*, MIO_NDF_DMA_INT */</span>
<a name="l11777"></a>11777     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cnf71xx.html#a1424b6c86abec98035d914ab03fdf84e">reserved_62_62</a>               : 1;
<a name="l11778"></a>11778     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cnf71xx.html#a69856aa0f86969765e67544387777f3e">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; IPD per-port counter threshold interrupt</span>
<a name="l11779"></a>11779 <span class="comment">                                                         See IPD_PORT_QOS_INT* */</span>
<a name="l11780"></a>11780     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cnf71xx.html#a9cdbbcbe8df11e5a31925158d85e40d4">powiq</a>                        : 1;  <span class="comment">/**&lt; POW IQ interrupt</span>
<a name="l11781"></a>11781 <span class="comment">                                                         See POW_IQ_INT */</span>
<a name="l11782"></a>11782     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cnf71xx.html#abc1b51cd8173b248e10809a73404af30">twsi2</a>                        : 1;  <span class="comment">/**&lt; 2nd TWSI Interrupt</span>
<a name="l11783"></a>11783 <span class="comment">                                                         See MIO_TWS1_INT */</span>
<a name="l11784"></a>11784     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cnf71xx.html#ae6a8a35bc42a55b1a5a5b5ae66cd3418">mpi</a>                          : 1;  <span class="comment">/**&lt; MPI/SPI interrupt */</span>
<a name="l11785"></a>11785     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cnf71xx.html#a4524d545e06b2203338a2b7669afbba1">pcm</a>                          : 1;  <span class="comment">/**&lt; PCM/TDM interrupt */</span>
<a name="l11786"></a>11786     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cnf71xx.html#af9b761ae1dab4075865833672b28f0b0">usb</a>                          : 1;  <span class="comment">/**&lt; USB EHCI or OHCI Interrupt</span>
<a name="l11787"></a>11787 <span class="comment">                                                         See UAHC0_EHCI_USBSTS UAHC0_OHCI0_HCINTERRUPTSTATUS */</span>
<a name="l11788"></a>11788     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cnf71xx.html#a1dd7401a7f490ff88f8011fb69da78d9">timer</a>                        : 4;  <span class="comment">/**&lt; General timer 0-3 interrupts.</span>
<a name="l11789"></a>11789 <span class="comment">                                                         When CIU_TIM_MULTI_CAST[EN] == 0, this interrupt is</span>
<a name="l11790"></a>11790 <span class="comment">                                                         common for all PP/IRQs, writing &apos;1&apos; to any PP/IRQ</span>
<a name="l11791"></a>11791 <span class="comment">                                                         will clear all TIMERx(x=0..9) interrupts.</span>
<a name="l11792"></a>11792 <span class="comment">                                                         When CIU_TIM_MULTI_CAST[EN] == 1, TIMERx(x=0..9)</span>
<a name="l11793"></a>11793 <span class="comment">                                                         are set at the same time, but clearing are based on</span>
<a name="l11794"></a>11794 <span class="comment">                                                         per cnMIPS core. See CIU_TIM_MULTI_CAST for detail.</span>
<a name="l11795"></a>11795 <span class="comment">                                                         The combination of this field and the</span>
<a name="l11796"></a>11796 <span class="comment">                                                         CIU_SUM2_*[TIMER] field implement all 10 CIU_TIM*</span>
<a name="l11797"></a>11797 <span class="comment">                                                         interrupts. */</span>
<a name="l11798"></a>11798     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cnf71xx.html#ab4e1ca833bafa4e41e1a1263e05427eb">sum2</a>                         : 1;  <span class="comment">/**&lt; SUM2&amp;EN2 SUMMARY bit</span>
<a name="l11799"></a>11799 <span class="comment">                                                         This read-only bit reads as a one whenever any</span>
<a name="l11800"></a>11800 <span class="comment">                                                         CIU_SUM2_PPX_IPx (CIU_SUM2_IOX_INT)  bit is set</span>
<a name="l11801"></a>11801 <span class="comment">                                                         and corresponding enable bit in CIU_EN2_PPX_IPx</span>
<a name="l11802"></a>11802 <span class="comment">                                                         (CIU_EN2_IOX_INT) is set.</span>
<a name="l11803"></a>11803 <span class="comment">                                                         Note that SUM2 only summarizes the SUM2/EN2</span>
<a name="l11804"></a>11804 <span class="comment">                                                         result and does not have a corresponding enable</span>
<a name="l11805"></a>11805 <span class="comment">                                                         bit, so does not directly contribute to</span>
<a name="l11806"></a>11806 <span class="comment">                                                         interrupts. */</span>
<a name="l11807"></a>11807     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cnf71xx.html#a53ade844359a5f3743158e013bf1609c">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; IPD QOS packet drop interrupt</span>
<a name="l11808"></a>11808 <span class="comment">                                                         Set any time PIP/IPD drops a packet */</span>
<a name="l11809"></a>11809     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cnf71xx.html#a299ec2169e22a3b428e4faf9c743bc10">reserved_49_49</a>               : 1;
<a name="l11810"></a>11810     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cnf71xx.html#a5990437f2c88233a52838491d4ac2faa">gmx_drp</a>                      : 1;  <span class="comment">/**&lt; GMX packet drop interrupt</span>
<a name="l11811"></a>11811 <span class="comment">                                                         Set any time corresponding GMX drops a packet */</span>
<a name="l11812"></a>11812     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cnf71xx.html#a729587ee077587935f544ecfe1d3740d">trace</a>                        : 1;  <span class="comment">/**&lt; Trace buffer interrupt</span>
<a name="l11813"></a>11813 <span class="comment">                                                         See TRA_INT_STATUS */</span>
<a name="l11814"></a>11814     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cnf71xx.html#aa24ebf4a0db695913ed325f43727ecc3">rml</a>                          : 1;  <span class="comment">/**&lt; RML Interrupt</span>
<a name="l11815"></a>11815 <span class="comment">                                                         This interrupt will assert if any bit within</span>
<a name="l11816"></a>11816 <span class="comment">                                                         CIU_BLOCK_INT is asserted. */</span>
<a name="l11817"></a>11817     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cnf71xx.html#ac8137569a243b4803c2c6ffc884331e8">twsi</a>                         : 1;  <span class="comment">/**&lt; TWSI Interrupt</span>
<a name="l11818"></a>11818 <span class="comment">                                                         See MIO_TWS0_INT */</span>
<a name="l11819"></a>11819     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cnf71xx.html#a9a48ef3589378c16b8326bc2bb8808c4">wdog_sum</a>                     : 1;  <span class="comment">/**&lt; SUM1&amp;EN1 summary bit</span>
<a name="l11820"></a>11820 <span class="comment">                                                         This read-only bit reads as a one whenever any</span>
<a name="l11821"></a>11821 <span class="comment">                                                         CIU_SUM1_PPX_IPx bit is set and corresponding</span>
<a name="l11822"></a>11822 <span class="comment">                                                         enable bit in CIU_INTx_EN is set, where x</span>
<a name="l11823"></a>11823 <span class="comment">                                                         is the same as x in this CIU_INTx_SUM0.</span>
<a name="l11824"></a>11824 <span class="comment">                                                         PPs use CIU_INTx_SUM0 where x=0-7.</span>
<a name="l11825"></a>11825 <span class="comment">                                                         PCIe uses the CIU_INTx_SUM0 where x=32-33.</span>
<a name="l11826"></a>11826 <span class="comment">                                                         Note that WDOG_SUM only summarizes the SUM1/EN1</span>
<a name="l11827"></a>11827 <span class="comment">                                                         result and does not have a corresponding enable</span>
<a name="l11828"></a>11828 <span class="comment">                                                         bit, so does not directly contribute to</span>
<a name="l11829"></a>11829 <span class="comment">                                                         interrupts. */</span>
<a name="l11830"></a>11830     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cnf71xx.html#ab2fed00a663cd2bd4c4c709c12674d6d">pci_msi</a>                      : 4;  <span class="comment">/**&lt; PCIe MSI</span>
<a name="l11831"></a>11831 <span class="comment">                                                         See SLI_MSI_RCVn for bit &lt;40+n&gt; */</span>
<a name="l11832"></a>11832     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cnf71xx.html#a75bf7d4ce2ccbad935722bfe296d487b">pci_int</a>                      : 4;  <span class="comment">/**&lt; PCIe INTA/B/C/D</span>
<a name="l11833"></a>11833 <span class="comment">                                                         Refer to &quot;Receiving Emulated INTA/INTB/</span>
<a name="l11834"></a>11834 <span class="comment">                                                         INTC/INTD&quot; in the SLI chapter of the spec</span>
<a name="l11835"></a>11835 <span class="comment">                                                         PCI_INT&lt;3&gt; = INTD</span>
<a name="l11836"></a>11836 <span class="comment">                                                         PCI_INT&lt;2&gt; = INTC</span>
<a name="l11837"></a>11837 <span class="comment">                                                         PCI_INT&lt;1&gt; = INTB</span>
<a name="l11838"></a>11838 <span class="comment">                                                         PCI_INT&lt;0&gt; = INTA */</span>
<a name="l11839"></a>11839     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cnf71xx.html#a7f45bd4c104c2d192f0ae3fa69b1135c">uart</a>                         : 2;  <span class="comment">/**&lt; Two UART interrupts</span>
<a name="l11840"></a>11840 <span class="comment">                                                         See MIO_UARTn_IIR[IID] for bit &lt;34+n&gt; */</span>
<a name="l11841"></a>11841     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cnf71xx.html#ae59af4831a9405ab9a180139765a2505">mbox</a>                         : 2;  <span class="comment">/**&lt; A read-only copy of CIU_PCI_INTA[INT] */</span>
<a name="l11842"></a>11842     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cnf71xx.html#a610c4578419c16fc296c398830b4c33e">gpio</a>                         : 16; <span class="comment">/**&lt; 16 GPIO interrupts</span>
<a name="l11843"></a>11843 <span class="comment">                                                         When GPIO_MULTI_CAST[EN] == 1</span>
<a name="l11844"></a>11844 <span class="comment">                                                         Write 1 to clear either the per PP or common GPIO</span>
<a name="l11845"></a>11845 <span class="comment">                                                         edge-triggered interrupts,depending on mode.</span>
<a name="l11846"></a>11846 <span class="comment">                                                         See GPIO_MULTI_CAST for all details.</span>
<a name="l11847"></a>11847 <span class="comment">                                                         When GPIO_MULTI_CAST[EN] == 0</span>
<a name="l11848"></a>11848 <span class="comment">                                                         Read Only, retain the same behavior as o63. */</span>
<a name="l11849"></a>11849     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cnf71xx.html#a3b3f4c9387e8d284757bb04f4930ad99">workq</a>                        : 16; <span class="comment">/**&lt; 16 work queue interrupts</span>
<a name="l11850"></a>11850 <span class="comment">                                                         See POW_WQ_INT[WQ_INT]</span>
<a name="l11851"></a>11851 <span class="comment">                                                          1 bit/group. A copy of the R/W1C bit in the POW. */</span>
<a name="l11852"></a>11852 <span class="preprocessor">#else</span>
<a name="l11853"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cnf71xx.html#a3b3f4c9387e8d284757bb04f4930ad99">11853</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cnf71xx.html#a3b3f4c9387e8d284757bb04f4930ad99">workq</a>                        : 16;
<a name="l11854"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cnf71xx.html#a610c4578419c16fc296c398830b4c33e">11854</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cnf71xx.html#a610c4578419c16fc296c398830b4c33e">gpio</a>                         : 16;
<a name="l11855"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cnf71xx.html#ae59af4831a9405ab9a180139765a2505">11855</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cnf71xx.html#ae59af4831a9405ab9a180139765a2505">mbox</a>                         : 2;
<a name="l11856"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cnf71xx.html#a7f45bd4c104c2d192f0ae3fa69b1135c">11856</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cnf71xx.html#a7f45bd4c104c2d192f0ae3fa69b1135c">uart</a>                         : 2;
<a name="l11857"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cnf71xx.html#a75bf7d4ce2ccbad935722bfe296d487b">11857</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cnf71xx.html#a75bf7d4ce2ccbad935722bfe296d487b">pci_int</a>                      : 4;
<a name="l11858"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cnf71xx.html#ab2fed00a663cd2bd4c4c709c12674d6d">11858</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cnf71xx.html#ab2fed00a663cd2bd4c4c709c12674d6d">pci_msi</a>                      : 4;
<a name="l11859"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cnf71xx.html#a9a48ef3589378c16b8326bc2bb8808c4">11859</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cnf71xx.html#a9a48ef3589378c16b8326bc2bb8808c4">wdog_sum</a>                     : 1;
<a name="l11860"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cnf71xx.html#ac8137569a243b4803c2c6ffc884331e8">11860</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cnf71xx.html#ac8137569a243b4803c2c6ffc884331e8">twsi</a>                         : 1;
<a name="l11861"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cnf71xx.html#aa24ebf4a0db695913ed325f43727ecc3">11861</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cnf71xx.html#aa24ebf4a0db695913ed325f43727ecc3">rml</a>                          : 1;
<a name="l11862"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cnf71xx.html#a729587ee077587935f544ecfe1d3740d">11862</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cnf71xx.html#a729587ee077587935f544ecfe1d3740d">trace</a>                        : 1;
<a name="l11863"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cnf71xx.html#a5990437f2c88233a52838491d4ac2faa">11863</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cnf71xx.html#a5990437f2c88233a52838491d4ac2faa">gmx_drp</a>                      : 1;
<a name="l11864"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cnf71xx.html#a299ec2169e22a3b428e4faf9c743bc10">11864</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cnf71xx.html#a299ec2169e22a3b428e4faf9c743bc10">reserved_49_49</a>               : 1;
<a name="l11865"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cnf71xx.html#a53ade844359a5f3743158e013bf1609c">11865</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cnf71xx.html#a53ade844359a5f3743158e013bf1609c">ipd_drp</a>                      : 1;
<a name="l11866"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cnf71xx.html#ab4e1ca833bafa4e41e1a1263e05427eb">11866</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cnf71xx.html#ab4e1ca833bafa4e41e1a1263e05427eb">sum2</a>                         : 1;
<a name="l11867"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cnf71xx.html#a1dd7401a7f490ff88f8011fb69da78d9">11867</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cnf71xx.html#a1dd7401a7f490ff88f8011fb69da78d9">timer</a>                        : 4;
<a name="l11868"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cnf71xx.html#af9b761ae1dab4075865833672b28f0b0">11868</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cnf71xx.html#af9b761ae1dab4075865833672b28f0b0">usb</a>                          : 1;
<a name="l11869"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cnf71xx.html#a4524d545e06b2203338a2b7669afbba1">11869</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cnf71xx.html#a4524d545e06b2203338a2b7669afbba1">pcm</a>                          : 1;
<a name="l11870"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cnf71xx.html#ae6a8a35bc42a55b1a5a5b5ae66cd3418">11870</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cnf71xx.html#ae6a8a35bc42a55b1a5a5b5ae66cd3418">mpi</a>                          : 1;
<a name="l11871"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cnf71xx.html#abc1b51cd8173b248e10809a73404af30">11871</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cnf71xx.html#abc1b51cd8173b248e10809a73404af30">twsi2</a>                        : 1;
<a name="l11872"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cnf71xx.html#a9cdbbcbe8df11e5a31925158d85e40d4">11872</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cnf71xx.html#a9cdbbcbe8df11e5a31925158d85e40d4">powiq</a>                        : 1;
<a name="l11873"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cnf71xx.html#a69856aa0f86969765e67544387777f3e">11873</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cnf71xx.html#a69856aa0f86969765e67544387777f3e">ipdppthr</a>                     : 1;
<a name="l11874"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cnf71xx.html#a1424b6c86abec98035d914ab03fdf84e">11874</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cnf71xx.html#a1424b6c86abec98035d914ab03fdf84e">reserved_62_62</a>               : 1;
<a name="l11875"></a><a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cnf71xx.html#a7f3a36e66dc0459c9a1143c292be0a8d">11875</a>     uint64_t <a class="code" href="structcvmx__ciu__int33__sum0_1_1cvmx__ciu__int33__sum0__cnf71xx.html#a7f3a36e66dc0459c9a1143c292be0a8d">bootdma</a>                      : 1;
<a name="l11876"></a>11876 <span class="preprocessor">#endif</span>
<a name="l11877"></a>11877 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__int33__sum0.html#a8cd04890c47fc30c171ccd0ce5baa914">cnf71xx</a>;
<a name="l11878"></a>11878 };
<a name="l11879"></a><a class="code" href="cvmx-ciu-defs_8h.html#a27783f0fc1a9aed425d96a3ff4a54b68">11879</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__int33__sum0.html" title="cvmx_ciu_int33_sum0">cvmx_ciu_int33_sum0</a> <a class="code" href="unioncvmx__ciu__int33__sum0.html" title="cvmx_ciu_int33_sum0">cvmx_ciu_int33_sum0_t</a>;
<a name="l11880"></a>11880 <span class="comment"></span>
<a name="l11881"></a>11881 <span class="comment">/**</span>
<a name="l11882"></a>11882 <span class="comment"> * cvmx_ciu_int_dbg_sel</span>
<a name="l11883"></a>11883 <span class="comment"> */</span>
<a name="l11884"></a><a class="code" href="unioncvmx__ciu__int__dbg__sel.html">11884</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__int__dbg__sel.html" title="cvmx_ciu_int_dbg_sel">cvmx_ciu_int_dbg_sel</a> {
<a name="l11885"></a><a class="code" href="unioncvmx__ciu__int__dbg__sel.html#a4cebd6ebb5e833ceff4db8739c5c56ef">11885</a>     uint64_t <a class="code" href="unioncvmx__ciu__int__dbg__sel.html#a4cebd6ebb5e833ceff4db8739c5c56ef">u64</a>;
<a name="l11886"></a><a class="code" href="structcvmx__ciu__int__dbg__sel_1_1cvmx__ciu__int__dbg__sel__s.html">11886</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__int__dbg__sel_1_1cvmx__ciu__int__dbg__sel__s.html">cvmx_ciu_int_dbg_sel_s</a> {
<a name="l11887"></a>11887 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11888"></a>11888 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__int__dbg__sel_1_1cvmx__ciu__int__dbg__sel__s.html#a8e5f431ce97f9907d420d59edae19c73">reserved_19_63</a>               : 45;
<a name="l11889"></a>11889     uint64_t <a class="code" href="structcvmx__ciu__int__dbg__sel_1_1cvmx__ciu__int__dbg__sel__s.html#af61936fec31136a506d604744a85128a">sel</a>                          : 3;  <span class="comment">/**&lt; Selects if all or the specific interrupt is</span>
<a name="l11890"></a>11890 <span class="comment">                                                         presented on the debug port.</span>
<a name="l11891"></a>11891 <span class="comment">                                                         0=erst_n</span>
<a name="l11892"></a>11892 <span class="comment">                                                         1=start_bist</span>
<a name="l11893"></a>11893 <span class="comment">                                                         2=toggle at sclk/2 freq</span>
<a name="l11894"></a>11894 <span class="comment">                                                         3=All PP interrupt bits are ORed together</span>
<a name="l11895"></a>11895 <span class="comment">                                                         4=Only the selected virtual  PP/IRQ is selected */</span>
<a name="l11896"></a>11896     uint64_t <a class="code" href="structcvmx__ciu__int__dbg__sel_1_1cvmx__ciu__int__dbg__sel__s.html#a6909cead0853e6db414226015cebf061">reserved_10_15</a>               : 6;
<a name="l11897"></a>11897     uint64_t <a class="code" href="structcvmx__ciu__int__dbg__sel_1_1cvmx__ciu__int__dbg__sel__s.html#aaa9816d491072ef8fd489a69eb1973a2">irq</a>                          : 2;  <span class="comment">/**&lt; Which IRQ to select</span>
<a name="l11898"></a>11898 <span class="comment">                                                         0=IRQ2</span>
<a name="l11899"></a>11899 <span class="comment">                                                         1=IRQ3</span>
<a name="l11900"></a>11900 <span class="comment">                                                         2=IRQ4 */</span>
<a name="l11901"></a>11901     uint64_t <a class="code" href="structcvmx__ciu__int__dbg__sel_1_1cvmx__ciu__int__dbg__sel__s.html#a9307e28b346f7b7b5c7a6fe91ef8ed8f">reserved_5_7</a>                 : 3;
<a name="l11902"></a>11902     uint64_t <a class="code" href="structcvmx__ciu__int__dbg__sel_1_1cvmx__ciu__int__dbg__sel__s.html#af23e0a96886f5507dbd945808b9e0fbd">pp</a>                           : 5;  <span class="comment">/**&lt; Which PP to select */</span>
<a name="l11903"></a>11903 <span class="preprocessor">#else</span>
<a name="l11904"></a><a class="code" href="structcvmx__ciu__int__dbg__sel_1_1cvmx__ciu__int__dbg__sel__s.html#af23e0a96886f5507dbd945808b9e0fbd">11904</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__int__dbg__sel_1_1cvmx__ciu__int__dbg__sel__s.html#af23e0a96886f5507dbd945808b9e0fbd">pp</a>                           : 5;
<a name="l11905"></a><a class="code" href="structcvmx__ciu__int__dbg__sel_1_1cvmx__ciu__int__dbg__sel__s.html#a9307e28b346f7b7b5c7a6fe91ef8ed8f">11905</a>     uint64_t <a class="code" href="structcvmx__ciu__int__dbg__sel_1_1cvmx__ciu__int__dbg__sel__s.html#a9307e28b346f7b7b5c7a6fe91ef8ed8f">reserved_5_7</a>                 : 3;
<a name="l11906"></a><a class="code" href="structcvmx__ciu__int__dbg__sel_1_1cvmx__ciu__int__dbg__sel__s.html#aaa9816d491072ef8fd489a69eb1973a2">11906</a>     uint64_t <a class="code" href="structcvmx__ciu__int__dbg__sel_1_1cvmx__ciu__int__dbg__sel__s.html#aaa9816d491072ef8fd489a69eb1973a2">irq</a>                          : 2;
<a name="l11907"></a><a class="code" href="structcvmx__ciu__int__dbg__sel_1_1cvmx__ciu__int__dbg__sel__s.html#a6909cead0853e6db414226015cebf061">11907</a>     uint64_t <a class="code" href="structcvmx__ciu__int__dbg__sel_1_1cvmx__ciu__int__dbg__sel__s.html#a6909cead0853e6db414226015cebf061">reserved_10_15</a>               : 6;
<a name="l11908"></a><a class="code" href="structcvmx__ciu__int__dbg__sel_1_1cvmx__ciu__int__dbg__sel__s.html#af61936fec31136a506d604744a85128a">11908</a>     uint64_t <a class="code" href="structcvmx__ciu__int__dbg__sel_1_1cvmx__ciu__int__dbg__sel__s.html#af61936fec31136a506d604744a85128a">sel</a>                          : 3;
<a name="l11909"></a><a class="code" href="structcvmx__ciu__int__dbg__sel_1_1cvmx__ciu__int__dbg__sel__s.html#a8e5f431ce97f9907d420d59edae19c73">11909</a>     uint64_t <a class="code" href="structcvmx__ciu__int__dbg__sel_1_1cvmx__ciu__int__dbg__sel__s.html#a8e5f431ce97f9907d420d59edae19c73">reserved_19_63</a>               : 45;
<a name="l11910"></a>11910 <span class="preprocessor">#endif</span>
<a name="l11911"></a>11911 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__int__dbg__sel.html#ae97842bfcfc994daeea98efb287b0cec">s</a>;
<a name="l11912"></a><a class="code" href="structcvmx__ciu__int__dbg__sel_1_1cvmx__ciu__int__dbg__sel__cn61xx.html">11912</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__int__dbg__sel_1_1cvmx__ciu__int__dbg__sel__cn61xx.html">cvmx_ciu_int_dbg_sel_cn61xx</a> {
<a name="l11913"></a>11913 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11914"></a>11914 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__int__dbg__sel_1_1cvmx__ciu__int__dbg__sel__cn61xx.html#a8e25bf05fadb0fec891a80f2e30df05f">reserved_19_63</a>               : 45;
<a name="l11915"></a>11915     uint64_t <a class="code" href="structcvmx__ciu__int__dbg__sel_1_1cvmx__ciu__int__dbg__sel__cn61xx.html#a3c1c9358b80671f682337775a1f7c944">sel</a>                          : 3;  <span class="comment">/**&lt; Selects if all or the specific interrupt is</span>
<a name="l11916"></a>11916 <span class="comment">                                                         presented on the debug port.</span>
<a name="l11917"></a>11917 <span class="comment">                                                         0=erst_n</span>
<a name="l11918"></a>11918 <span class="comment">                                                         1=start_bist</span>
<a name="l11919"></a>11919 <span class="comment">                                                         2=toggle at sclk/2 freq</span>
<a name="l11920"></a>11920 <span class="comment">                                                         3=All PP interrupt bits are ORed together</span>
<a name="l11921"></a>11921 <span class="comment">                                                         4=Only the selected virtual  PP/IRQ is selected */</span>
<a name="l11922"></a>11922     uint64_t <a class="code" href="structcvmx__ciu__int__dbg__sel_1_1cvmx__ciu__int__dbg__sel__cn61xx.html#af18eebb040356cc1836c91b47a446277">reserved_10_15</a>               : 6;
<a name="l11923"></a>11923     uint64_t <a class="code" href="structcvmx__ciu__int__dbg__sel_1_1cvmx__ciu__int__dbg__sel__cn61xx.html#a914c3a32d8005b211ddacfa1559b3e8f">irq</a>                          : 2;  <span class="comment">/**&lt; Which IRQ to select</span>
<a name="l11924"></a>11924 <span class="comment">                                                         0=IRQ2</span>
<a name="l11925"></a>11925 <span class="comment">                                                         1=IRQ3</span>
<a name="l11926"></a>11926 <span class="comment">                                                         2=IRQ4 */</span>
<a name="l11927"></a>11927     uint64_t <a class="code" href="structcvmx__ciu__int__dbg__sel_1_1cvmx__ciu__int__dbg__sel__cn61xx.html#a5a0042711e345dbf3f89dd37d45cb9e6">reserved_4_7</a>                 : 4;
<a name="l11928"></a>11928     uint64_t <a class="code" href="structcvmx__ciu__int__dbg__sel_1_1cvmx__ciu__int__dbg__sel__cn61xx.html#af460c3c8e7a74560a790de4049fc7a40">pp</a>                           : 4;  <span class="comment">/**&lt; Which PP to select */</span>
<a name="l11929"></a>11929 <span class="preprocessor">#else</span>
<a name="l11930"></a><a class="code" href="structcvmx__ciu__int__dbg__sel_1_1cvmx__ciu__int__dbg__sel__cn61xx.html#af460c3c8e7a74560a790de4049fc7a40">11930</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__int__dbg__sel_1_1cvmx__ciu__int__dbg__sel__cn61xx.html#af460c3c8e7a74560a790de4049fc7a40">pp</a>                           : 4;
<a name="l11931"></a><a class="code" href="structcvmx__ciu__int__dbg__sel_1_1cvmx__ciu__int__dbg__sel__cn61xx.html#a5a0042711e345dbf3f89dd37d45cb9e6">11931</a>     uint64_t <a class="code" href="structcvmx__ciu__int__dbg__sel_1_1cvmx__ciu__int__dbg__sel__cn61xx.html#a5a0042711e345dbf3f89dd37d45cb9e6">reserved_4_7</a>                 : 4;
<a name="l11932"></a><a class="code" href="structcvmx__ciu__int__dbg__sel_1_1cvmx__ciu__int__dbg__sel__cn61xx.html#a914c3a32d8005b211ddacfa1559b3e8f">11932</a>     uint64_t <a class="code" href="structcvmx__ciu__int__dbg__sel_1_1cvmx__ciu__int__dbg__sel__cn61xx.html#a914c3a32d8005b211ddacfa1559b3e8f">irq</a>                          : 2;
<a name="l11933"></a><a class="code" href="structcvmx__ciu__int__dbg__sel_1_1cvmx__ciu__int__dbg__sel__cn61xx.html#af18eebb040356cc1836c91b47a446277">11933</a>     uint64_t <a class="code" href="structcvmx__ciu__int__dbg__sel_1_1cvmx__ciu__int__dbg__sel__cn61xx.html#af18eebb040356cc1836c91b47a446277">reserved_10_15</a>               : 6;
<a name="l11934"></a><a class="code" href="structcvmx__ciu__int__dbg__sel_1_1cvmx__ciu__int__dbg__sel__cn61xx.html#a3c1c9358b80671f682337775a1f7c944">11934</a>     uint64_t <a class="code" href="structcvmx__ciu__int__dbg__sel_1_1cvmx__ciu__int__dbg__sel__cn61xx.html#a3c1c9358b80671f682337775a1f7c944">sel</a>                          : 3;
<a name="l11935"></a><a class="code" href="structcvmx__ciu__int__dbg__sel_1_1cvmx__ciu__int__dbg__sel__cn61xx.html#a8e25bf05fadb0fec891a80f2e30df05f">11935</a>     uint64_t <a class="code" href="structcvmx__ciu__int__dbg__sel_1_1cvmx__ciu__int__dbg__sel__cn61xx.html#a8e25bf05fadb0fec891a80f2e30df05f">reserved_19_63</a>               : 45;
<a name="l11936"></a>11936 <span class="preprocessor">#endif</span>
<a name="l11937"></a>11937 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__int__dbg__sel.html#a2db9cf8bf36f35c9e7fc1f6ecf5e9d5c">cn61xx</a>;
<a name="l11938"></a><a class="code" href="structcvmx__ciu__int__dbg__sel_1_1cvmx__ciu__int__dbg__sel__cn63xx.html">11938</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__int__dbg__sel_1_1cvmx__ciu__int__dbg__sel__cn63xx.html">cvmx_ciu_int_dbg_sel_cn63xx</a> {
<a name="l11939"></a>11939 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11940"></a>11940 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__int__dbg__sel_1_1cvmx__ciu__int__dbg__sel__cn63xx.html#a31b4166d5a095a9d3a35a550330221c9">reserved_19_63</a>               : 45;
<a name="l11941"></a>11941     uint64_t <a class="code" href="structcvmx__ciu__int__dbg__sel_1_1cvmx__ciu__int__dbg__sel__cn63xx.html#a19c79256a6453b499446b50b7597df25">sel</a>                          : 3;  <span class="comment">/**&lt; Selects if all or the specific interrupt is</span>
<a name="l11942"></a>11942 <span class="comment">                                                         presented on the debug port.</span>
<a name="l11943"></a>11943 <span class="comment">                                                         0=erst_n</span>
<a name="l11944"></a>11944 <span class="comment">                                                         1=start_bist</span>
<a name="l11945"></a>11945 <span class="comment">                                                         2=toggle at sclk/2 freq</span>
<a name="l11946"></a>11946 <span class="comment">                                                         3=All PP interrupt bits are ORed together</span>
<a name="l11947"></a>11947 <span class="comment">                                                         4=Only the selected physical PP/IRQ is selected */</span>
<a name="l11948"></a>11948     uint64_t <a class="code" href="structcvmx__ciu__int__dbg__sel_1_1cvmx__ciu__int__dbg__sel__cn63xx.html#a60f4f4fbab05026dbd8b5e1b9a0d8a07">reserved_10_15</a>               : 6;
<a name="l11949"></a>11949     uint64_t <a class="code" href="structcvmx__ciu__int__dbg__sel_1_1cvmx__ciu__int__dbg__sel__cn63xx.html#a8f2feb8602109f3f717bb270a60fe003">irq</a>                          : 2;  <span class="comment">/**&lt; Which IRQ to select</span>
<a name="l11950"></a>11950 <span class="comment">                                                         0=IRQ2</span>
<a name="l11951"></a>11951 <span class="comment">                                                         1=IRQ3</span>
<a name="l11952"></a>11952 <span class="comment">                                                         2=IRQ4 */</span>
<a name="l11953"></a>11953     uint64_t <a class="code" href="structcvmx__ciu__int__dbg__sel_1_1cvmx__ciu__int__dbg__sel__cn63xx.html#a5399a59da9eef83f49a2286b4c099abf">reserved_3_7</a>                 : 5;
<a name="l11954"></a>11954     uint64_t <a class="code" href="structcvmx__ciu__int__dbg__sel_1_1cvmx__ciu__int__dbg__sel__cn63xx.html#a45e2989afa3e8c0cd18a4dce71f15e88">pp</a>                           : 3;  <span class="comment">/**&lt; Which PP to select */</span>
<a name="l11955"></a>11955 <span class="preprocessor">#else</span>
<a name="l11956"></a><a class="code" href="structcvmx__ciu__int__dbg__sel_1_1cvmx__ciu__int__dbg__sel__cn63xx.html#a45e2989afa3e8c0cd18a4dce71f15e88">11956</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__int__dbg__sel_1_1cvmx__ciu__int__dbg__sel__cn63xx.html#a45e2989afa3e8c0cd18a4dce71f15e88">pp</a>                           : 3;
<a name="l11957"></a><a class="code" href="structcvmx__ciu__int__dbg__sel_1_1cvmx__ciu__int__dbg__sel__cn63xx.html#a5399a59da9eef83f49a2286b4c099abf">11957</a>     uint64_t <a class="code" href="structcvmx__ciu__int__dbg__sel_1_1cvmx__ciu__int__dbg__sel__cn63xx.html#a5399a59da9eef83f49a2286b4c099abf">reserved_3_7</a>                 : 5;
<a name="l11958"></a><a class="code" href="structcvmx__ciu__int__dbg__sel_1_1cvmx__ciu__int__dbg__sel__cn63xx.html#a8f2feb8602109f3f717bb270a60fe003">11958</a>     uint64_t <a class="code" href="structcvmx__ciu__int__dbg__sel_1_1cvmx__ciu__int__dbg__sel__cn63xx.html#a8f2feb8602109f3f717bb270a60fe003">irq</a>                          : 2;
<a name="l11959"></a><a class="code" href="structcvmx__ciu__int__dbg__sel_1_1cvmx__ciu__int__dbg__sel__cn63xx.html#a60f4f4fbab05026dbd8b5e1b9a0d8a07">11959</a>     uint64_t <a class="code" href="structcvmx__ciu__int__dbg__sel_1_1cvmx__ciu__int__dbg__sel__cn63xx.html#a60f4f4fbab05026dbd8b5e1b9a0d8a07">reserved_10_15</a>               : 6;
<a name="l11960"></a><a class="code" href="structcvmx__ciu__int__dbg__sel_1_1cvmx__ciu__int__dbg__sel__cn63xx.html#a19c79256a6453b499446b50b7597df25">11960</a>     uint64_t <a class="code" href="structcvmx__ciu__int__dbg__sel_1_1cvmx__ciu__int__dbg__sel__cn63xx.html#a19c79256a6453b499446b50b7597df25">sel</a>                          : 3;
<a name="l11961"></a><a class="code" href="structcvmx__ciu__int__dbg__sel_1_1cvmx__ciu__int__dbg__sel__cn63xx.html#a31b4166d5a095a9d3a35a550330221c9">11961</a>     uint64_t <a class="code" href="structcvmx__ciu__int__dbg__sel_1_1cvmx__ciu__int__dbg__sel__cn63xx.html#a31b4166d5a095a9d3a35a550330221c9">reserved_19_63</a>               : 45;
<a name="l11962"></a>11962 <span class="preprocessor">#endif</span>
<a name="l11963"></a>11963 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__int__dbg__sel.html#a16d675a322c0441dd934c38d18cb7f8f">cn63xx</a>;
<a name="l11964"></a><a class="code" href="unioncvmx__ciu__int__dbg__sel.html#ae4bb0c05dc658300d1c7ba4fd8f9673d">11964</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__int__dbg__sel_1_1cvmx__ciu__int__dbg__sel__cn61xx.html">cvmx_ciu_int_dbg_sel_cn61xx</a>    <a class="code" href="unioncvmx__ciu__int__dbg__sel.html#ae4bb0c05dc658300d1c7ba4fd8f9673d">cn66xx</a>;
<a name="l11965"></a><a class="code" href="unioncvmx__ciu__int__dbg__sel.html#aa274a67d33852a66017a3833a3a4739d">11965</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__int__dbg__sel_1_1cvmx__ciu__int__dbg__sel__s.html">cvmx_ciu_int_dbg_sel_s</a>         <a class="code" href="unioncvmx__ciu__int__dbg__sel.html#aa274a67d33852a66017a3833a3a4739d">cn68xx</a>;
<a name="l11966"></a><a class="code" href="unioncvmx__ciu__int__dbg__sel.html#a33adeebcc37480707c4634e21edfdba1">11966</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__int__dbg__sel_1_1cvmx__ciu__int__dbg__sel__s.html">cvmx_ciu_int_dbg_sel_s</a>         <a class="code" href="unioncvmx__ciu__int__dbg__sel.html#a33adeebcc37480707c4634e21edfdba1">cn68xxp1</a>;
<a name="l11967"></a><a class="code" href="unioncvmx__ciu__int__dbg__sel.html#ae8af7ff1e772fa2234565994feba9fb3">11967</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__int__dbg__sel_1_1cvmx__ciu__int__dbg__sel__cn61xx.html">cvmx_ciu_int_dbg_sel_cn61xx</a>    <a class="code" href="unioncvmx__ciu__int__dbg__sel.html#ae8af7ff1e772fa2234565994feba9fb3">cnf71xx</a>;
<a name="l11968"></a>11968 };
<a name="l11969"></a><a class="code" href="cvmx-ciu-defs_8h.html#a232afdeb879b51dc4e658aa216e2157a">11969</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__int__dbg__sel.html" title="cvmx_ciu_int_dbg_sel">cvmx_ciu_int_dbg_sel</a> <a class="code" href="unioncvmx__ciu__int__dbg__sel.html" title="cvmx_ciu_int_dbg_sel">cvmx_ciu_int_dbg_sel_t</a>;
<a name="l11970"></a>11970 <span class="comment"></span>
<a name="l11971"></a>11971 <span class="comment">/**</span>
<a name="l11972"></a>11972 <span class="comment"> * cvmx_ciu_int_sum1</span>
<a name="l11973"></a>11973 <span class="comment"> *</span>
<a name="l11974"></a>11974 <span class="comment"> * CIU_INT_SUM1 is kept to keep backward compatible.</span>
<a name="l11975"></a>11975 <span class="comment"> * Refer to CIU_SUM1_PPX_IPx which is the one should use.</span>
<a name="l11976"></a>11976 <span class="comment"> */</span>
<a name="l11977"></a><a class="code" href="unioncvmx__ciu__int__sum1.html">11977</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__int__sum1.html" title="cvmx_ciu_int_sum1">cvmx_ciu_int_sum1</a> {
<a name="l11978"></a><a class="code" href="unioncvmx__ciu__int__sum1.html#ace3f15fc91ffa7d135d23a5a171453a7">11978</a>     uint64_t <a class="code" href="unioncvmx__ciu__int__sum1.html#ace3f15fc91ffa7d135d23a5a171453a7">u64</a>;
<a name="l11979"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html">11979</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html">cvmx_ciu_int_sum1_s</a> {
<a name="l11980"></a>11980 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11981"></a>11981 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#af99106c44521792a9d1bf8b61e59d86f">rst</a>                          : 1;  <span class="comment">/**&lt; MIO RST interrupt</span>
<a name="l11982"></a>11982 <span class="comment">                                                         See MIO_RST_INT */</span>
<a name="l11983"></a>11983     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#a57957fca77ead79afb9d6ee8939f513d">reserved_62_62</a>               : 1;
<a name="l11984"></a>11984     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#aa17f6f99eeaad2d6db59ebc4a42f6f02">srio3</a>                        : 1;  <span class="comment">/**&lt; SRIO3 interrupt</span>
<a name="l11985"></a>11985 <span class="comment">                                                         See SRIO3_INT_REG, SRIO3_INT2_REG */</span>
<a name="l11986"></a>11986     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#a02bcf072abc21bb003cdb9a8b5b33ad2">srio2</a>                        : 1;  <span class="comment">/**&lt; SRIO2 interrupt</span>
<a name="l11987"></a>11987 <span class="comment">                                                         See SRIO2_INT_REG, SRIO2_INT2_REG */</span>
<a name="l11988"></a>11988     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#ac97c6d9378af34a7386ccf08caa3d38a">reserved_57_59</a>               : 3;
<a name="l11989"></a>11989     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#a6e2e8100a373cf1d52f59a27e89a8a48">dfm</a>                          : 1;  <span class="comment">/**&lt; DFM Interrupt</span>
<a name="l11990"></a>11990 <span class="comment">                                                         See DFM_FNT_STAT */</span>
<a name="l11991"></a>11991     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#a9cfd02ee33bf2ad1361edcf6f5616b89">reserved_53_55</a>               : 3;
<a name="l11992"></a>11992     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#a64fad85c1ba4b70497ad12044f0142b2">lmc0</a>                         : 1;  <span class="comment">/**&lt; LMC0 interrupt</span>
<a name="l11993"></a>11993 <span class="comment">                                                         See LMC0_INT */</span>
<a name="l11994"></a>11994     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#ae7bb50ded63dc50d9e321e8a4d1ff352">srio1</a>                        : 1;  <span class="comment">/**&lt; SRIO1 interrupt</span>
<a name="l11995"></a>11995 <span class="comment">                                                         See SRIO1_INT_REG */</span>
<a name="l11996"></a>11996     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#a759b0419e658c43dc31aa4a6454c2aff">reserved_50_50</a>               : 1;
<a name="l11997"></a>11997     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#a97166e39471b8a7e8a059eec0e6aa85d">pem1</a>                         : 1;  <span class="comment">/**&lt; PEM1 interrupt</span>
<a name="l11998"></a>11998 <span class="comment">                                                         See PEM1_INT_SUM (enabled by PEM1_INT_ENB) */</span>
<a name="l11999"></a>11999     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#a9ede8e3d4079b0d7f3d0a528dd680f2a">pem0</a>                         : 1;  <span class="comment">/**&lt; PEM0 interrupt</span>
<a name="l12000"></a>12000 <span class="comment">                                                         See PEM0_INT_SUM (enabled by PEM0_INT_ENB) */</span>
<a name="l12001"></a>12001     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#adbc9c6fb1d5d8eca30ef5cf6057cedf7">ptp</a>                          : 1;  <span class="comment">/**&lt; PTP interrupt</span>
<a name="l12002"></a>12002 <span class="comment">                                                         Set when HW decrements MIO_PTP_EVT_CNT to zero */</span>
<a name="l12003"></a>12003     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#ac27122bd19f4f7c8e6fe77a8dd837581">agl</a>                          : 1;  <span class="comment">/**&lt; AGL interrupt</span>
<a name="l12004"></a>12004 <span class="comment">                                                         See AGL_GMX_RX*_INT_REG, AGL_GMX_TX_INT_REG */</span>
<a name="l12005"></a>12005     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#a1a81ef60f4cd372f06b7b46f22a3156f">reserved_38_45</a>               : 8;
<a name="l12006"></a>12006     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#aa078232d6b88ec8c957b7702e57e6cb0">agx1</a>                         : 1;  <span class="comment">/**&lt; GMX1 interrupt</span>
<a name="l12007"></a>12007 <span class="comment">                                                         See GMX1_RX*_INT_REG, GMX1_TX_INT_REG,</span>
<a name="l12008"></a>12008 <span class="comment">                                                         PCS1_INT*_REG, PCSX1_INT_REG */</span>
<a name="l12009"></a>12009     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#a255f011762b33eaa7ce1454fceffea22">agx0</a>                         : 1;  <span class="comment">/**&lt; GMX0 interrupt</span>
<a name="l12010"></a>12010 <span class="comment">                                                         See GMX0_RX*_INT_REG, GMX0_TX_INT_REG,</span>
<a name="l12011"></a>12011 <span class="comment">                                                         PCS0_INT*_REG, PCSX0_INT_REG */</span>
<a name="l12012"></a>12012     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#a50b1e087971a466e9b9218b71549f68e">dpi</a>                          : 1;  <span class="comment">/**&lt; DPI interrupt</span>
<a name="l12013"></a>12013 <span class="comment">                                                         See DPI_INT_REG */</span>
<a name="l12014"></a>12014     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#ac5b7285485e1cdd018a727b5936eb472">sli</a>                          : 1;  <span class="comment">/**&lt; SLI interrupt</span>
<a name="l12015"></a>12015 <span class="comment">                                                         See SLI_INT_SUM (enabled by SLI_INT_ENB_CIU) */</span>
<a name="l12016"></a>12016     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#a2740ab51bde3e061168097f09354aca8">usb</a>                          : 1;  <span class="comment">/**&lt; USB UCTL0 interrupt</span>
<a name="l12017"></a>12017 <span class="comment">                                                         See UCTL0_INT_REG */</span>
<a name="l12018"></a>12018     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#a2b65ae4edd9f662ea0ab1f874e1fd532">dfa</a>                          : 1;  <span class="comment">/**&lt; DFA interrupt</span>
<a name="l12019"></a>12019 <span class="comment">                                                         See DFA_ERROR */</span>
<a name="l12020"></a>12020     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#a49816abc15ad8638989ef770da8c0614">key</a>                          : 1;  <span class="comment">/**&lt; KEY interrupt</span>
<a name="l12021"></a>12021 <span class="comment">                                                         See KEY_INT_SUM */</span>
<a name="l12022"></a>12022     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#a16e63357e3502b6d2ca12a476f031735">rad</a>                          : 1;  <span class="comment">/**&lt; RAD interrupt</span>
<a name="l12023"></a>12023 <span class="comment">                                                         See RAD_REG_ERROR */</span>
<a name="l12024"></a>12024     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#a2be71ea5e69b2ad3b4d0eba42c0e1209">tim</a>                          : 1;  <span class="comment">/**&lt; TIM interrupt</span>
<a name="l12025"></a>12025 <span class="comment">                                                         See TIM_REG_ERROR */</span>
<a name="l12026"></a>12026     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#a15d315dc7fb9537ad4350330b923d058">zip</a>                          : 1;  <span class="comment">/**&lt; ZIP interrupt</span>
<a name="l12027"></a>12027 <span class="comment">                                                         See ZIP_ERROR */</span>
<a name="l12028"></a>12028     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#a2d451385f474679fd20d9c268c53b3d1">pko</a>                          : 1;  <span class="comment">/**&lt; PKO interrupt</span>
<a name="l12029"></a>12029 <span class="comment">                                                         See PKO_REG_ERROR */</span>
<a name="l12030"></a>12030     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#ad84ee3a69c2b27acfdbda44900c8c8ec">pip</a>                          : 1;  <span class="comment">/**&lt; PIP interrupt</span>
<a name="l12031"></a>12031 <span class="comment">                                                         See PIP_INT_REG */</span>
<a name="l12032"></a>12032     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#a6284dd9d20158a9ae727280426a589ad">ipd</a>                          : 1;  <span class="comment">/**&lt; IPD interrupt</span>
<a name="l12033"></a>12033 <span class="comment">                                                         See IPD_INT_SUM */</span>
<a name="l12034"></a>12034     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#a78abe156ad22294984b754ff2c46dd6c">l2c</a>                          : 1;  <span class="comment">/**&lt; L2C interrupt</span>
<a name="l12035"></a>12035 <span class="comment">                                                         See L2C_INT_REG */</span>
<a name="l12036"></a>12036     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#a95736807c082ded703c64bdf1d1c6c17">pow</a>                          : 1;  <span class="comment">/**&lt; POW err interrupt</span>
<a name="l12037"></a>12037 <span class="comment">                                                         See POW_ECC_ERR */</span>
<a name="l12038"></a>12038     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#abd4d361b83203af301efe7f295abee4d">fpa</a>                          : 1;  <span class="comment">/**&lt; FPA interrupt</span>
<a name="l12039"></a>12039 <span class="comment">                                                         See FPA_INT_SUM */</span>
<a name="l12040"></a>12040     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#a12fcace7ece8ece782dca95e5544977f">iob</a>                          : 1;  <span class="comment">/**&lt; IOB interrupt</span>
<a name="l12041"></a>12041 <span class="comment">                                                         See IOB_INT_SUM */</span>
<a name="l12042"></a>12042     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#afd3c899004d6b05d75e205716ab2958f">mio</a>                          : 1;  <span class="comment">/**&lt; MIO boot interrupt</span>
<a name="l12043"></a>12043 <span class="comment">                                                         See MIO_BOOT_ERR */</span>
<a name="l12044"></a>12044     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#a5e3b66db8685e1c02c30f0262b741cd5">nand</a>                         : 1;  <span class="comment">/**&lt; EMMC Flash Controller interrupt</span>
<a name="l12045"></a>12045 <span class="comment">                                                         See  EMMC interrupt */</span>
<a name="l12046"></a>12046     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#aaa4ad20ebaf0cf3393b960684442c64f">mii1</a>                         : 1;  <span class="comment">/**&lt; RGMII/MII/MIX Interface 1 Interrupt</span>
<a name="l12047"></a>12047 <span class="comment">                                                         See MIX1_ISR */</span>
<a name="l12048"></a>12048     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#a0283db1d79816f859d15b24f8f6a5015">usb1</a>                         : 1;  <span class="comment">/**&lt; USBDRD1 Interrupt.  Value equals ((CIU_CIB_USBDRD(1)_RAW &amp; CIU_CIB_USBDRD(1)_EN) != 0).</span>
<a name="l12049"></a>12049 <span class="comment">                                                         See CIU_CIB_USBDRD(1)_RAW and CIU_CIB_USBDRD(1)_EN. */</span>
<a name="l12050"></a>12050     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#a7af6344b92737ee976d0e55f75617881">uart2</a>                        : 1;  <span class="comment">/**&lt; Third UART interrupt */</span>
<a name="l12051"></a>12051     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#aa56ceb72c5ecdfcee043137e86af5ecf">wdog</a>                         : 16; <span class="comment">/**&lt; Per PP watchdog interrupts */</span>
<a name="l12052"></a>12052 <span class="preprocessor">#else</span>
<a name="l12053"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#aa56ceb72c5ecdfcee043137e86af5ecf">12053</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#aa56ceb72c5ecdfcee043137e86af5ecf">wdog</a>                         : 16;
<a name="l12054"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#a7af6344b92737ee976d0e55f75617881">12054</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#a7af6344b92737ee976d0e55f75617881">uart2</a>                        : 1;
<a name="l12055"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#a0283db1d79816f859d15b24f8f6a5015">12055</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#a0283db1d79816f859d15b24f8f6a5015">usb1</a>                         : 1;
<a name="l12056"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#aaa4ad20ebaf0cf3393b960684442c64f">12056</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#aaa4ad20ebaf0cf3393b960684442c64f">mii1</a>                         : 1;
<a name="l12057"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#a5e3b66db8685e1c02c30f0262b741cd5">12057</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#a5e3b66db8685e1c02c30f0262b741cd5">nand</a>                         : 1;
<a name="l12058"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#afd3c899004d6b05d75e205716ab2958f">12058</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#afd3c899004d6b05d75e205716ab2958f">mio</a>                          : 1;
<a name="l12059"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#a12fcace7ece8ece782dca95e5544977f">12059</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#a12fcace7ece8ece782dca95e5544977f">iob</a>                          : 1;
<a name="l12060"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#abd4d361b83203af301efe7f295abee4d">12060</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#abd4d361b83203af301efe7f295abee4d">fpa</a>                          : 1;
<a name="l12061"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#a95736807c082ded703c64bdf1d1c6c17">12061</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#a95736807c082ded703c64bdf1d1c6c17">pow</a>                          : 1;
<a name="l12062"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#a78abe156ad22294984b754ff2c46dd6c">12062</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#a78abe156ad22294984b754ff2c46dd6c">l2c</a>                          : 1;
<a name="l12063"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#a6284dd9d20158a9ae727280426a589ad">12063</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#a6284dd9d20158a9ae727280426a589ad">ipd</a>                          : 1;
<a name="l12064"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#ad84ee3a69c2b27acfdbda44900c8c8ec">12064</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#ad84ee3a69c2b27acfdbda44900c8c8ec">pip</a>                          : 1;
<a name="l12065"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#a2d451385f474679fd20d9c268c53b3d1">12065</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#a2d451385f474679fd20d9c268c53b3d1">pko</a>                          : 1;
<a name="l12066"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#a15d315dc7fb9537ad4350330b923d058">12066</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#a15d315dc7fb9537ad4350330b923d058">zip</a>                          : 1;
<a name="l12067"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#a2be71ea5e69b2ad3b4d0eba42c0e1209">12067</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#a2be71ea5e69b2ad3b4d0eba42c0e1209">tim</a>                          : 1;
<a name="l12068"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#a16e63357e3502b6d2ca12a476f031735">12068</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#a16e63357e3502b6d2ca12a476f031735">rad</a>                          : 1;
<a name="l12069"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#a49816abc15ad8638989ef770da8c0614">12069</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#a49816abc15ad8638989ef770da8c0614">key</a>                          : 1;
<a name="l12070"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#a2b65ae4edd9f662ea0ab1f874e1fd532">12070</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#a2b65ae4edd9f662ea0ab1f874e1fd532">dfa</a>                          : 1;
<a name="l12071"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#a2740ab51bde3e061168097f09354aca8">12071</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#a2740ab51bde3e061168097f09354aca8">usb</a>                          : 1;
<a name="l12072"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#ac5b7285485e1cdd018a727b5936eb472">12072</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#ac5b7285485e1cdd018a727b5936eb472">sli</a>                          : 1;
<a name="l12073"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#a50b1e087971a466e9b9218b71549f68e">12073</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#a50b1e087971a466e9b9218b71549f68e">dpi</a>                          : 1;
<a name="l12074"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#a255f011762b33eaa7ce1454fceffea22">12074</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#a255f011762b33eaa7ce1454fceffea22">agx0</a>                         : 1;
<a name="l12075"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#aa078232d6b88ec8c957b7702e57e6cb0">12075</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#aa078232d6b88ec8c957b7702e57e6cb0">agx1</a>                         : 1;
<a name="l12076"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#a1a81ef60f4cd372f06b7b46f22a3156f">12076</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#a1a81ef60f4cd372f06b7b46f22a3156f">reserved_38_45</a>               : 8;
<a name="l12077"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#ac27122bd19f4f7c8e6fe77a8dd837581">12077</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#ac27122bd19f4f7c8e6fe77a8dd837581">agl</a>                          : 1;
<a name="l12078"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#adbc9c6fb1d5d8eca30ef5cf6057cedf7">12078</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#adbc9c6fb1d5d8eca30ef5cf6057cedf7">ptp</a>                          : 1;
<a name="l12079"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#a9ede8e3d4079b0d7f3d0a528dd680f2a">12079</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#a9ede8e3d4079b0d7f3d0a528dd680f2a">pem0</a>                         : 1;
<a name="l12080"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#a97166e39471b8a7e8a059eec0e6aa85d">12080</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#a97166e39471b8a7e8a059eec0e6aa85d">pem1</a>                         : 1;
<a name="l12081"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#a759b0419e658c43dc31aa4a6454c2aff">12081</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#a759b0419e658c43dc31aa4a6454c2aff">reserved_50_50</a>               : 1;
<a name="l12082"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#ae7bb50ded63dc50d9e321e8a4d1ff352">12082</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#ae7bb50ded63dc50d9e321e8a4d1ff352">srio1</a>                        : 1;
<a name="l12083"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#a64fad85c1ba4b70497ad12044f0142b2">12083</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#a64fad85c1ba4b70497ad12044f0142b2">lmc0</a>                         : 1;
<a name="l12084"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#a9cfd02ee33bf2ad1361edcf6f5616b89">12084</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#a9cfd02ee33bf2ad1361edcf6f5616b89">reserved_53_55</a>               : 3;
<a name="l12085"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#a6e2e8100a373cf1d52f59a27e89a8a48">12085</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#a6e2e8100a373cf1d52f59a27e89a8a48">dfm</a>                          : 1;
<a name="l12086"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#ac97c6d9378af34a7386ccf08caa3d38a">12086</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#ac97c6d9378af34a7386ccf08caa3d38a">reserved_57_59</a>               : 3;
<a name="l12087"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#a02bcf072abc21bb003cdb9a8b5b33ad2">12087</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#a02bcf072abc21bb003cdb9a8b5b33ad2">srio2</a>                        : 1;
<a name="l12088"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#aa17f6f99eeaad2d6db59ebc4a42f6f02">12088</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#aa17f6f99eeaad2d6db59ebc4a42f6f02">srio3</a>                        : 1;
<a name="l12089"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#a57957fca77ead79afb9d6ee8939f513d">12089</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#a57957fca77ead79afb9d6ee8939f513d">reserved_62_62</a>               : 1;
<a name="l12090"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#af99106c44521792a9d1bf8b61e59d86f">12090</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__s.html#af99106c44521792a9d1bf8b61e59d86f">rst</a>                          : 1;
<a name="l12091"></a>12091 <span class="preprocessor">#endif</span>
<a name="l12092"></a>12092 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__int__sum1.html#a1d7ec2e0b63c22303d6635e48c5df264">s</a>;
<a name="l12093"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn30xx.html">12093</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn30xx.html">cvmx_ciu_int_sum1_cn30xx</a> {
<a name="l12094"></a>12094 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12095"></a>12095 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn30xx.html#a248ce98239a9e7cecdce7ef043c510b1">reserved_1_63</a>                : 63;
<a name="l12096"></a>12096     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn30xx.html#a59a985472bd3c3c152357c76b576b7c4">wdog</a>                         : 1;  <span class="comment">/**&lt; 1 watchdog interrupt */</span>
<a name="l12097"></a>12097 <span class="preprocessor">#else</span>
<a name="l12098"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn30xx.html#a59a985472bd3c3c152357c76b576b7c4">12098</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn30xx.html#a59a985472bd3c3c152357c76b576b7c4">wdog</a>                         : 1;
<a name="l12099"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn30xx.html#a248ce98239a9e7cecdce7ef043c510b1">12099</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn30xx.html#a248ce98239a9e7cecdce7ef043c510b1">reserved_1_63</a>                : 63;
<a name="l12100"></a>12100 <span class="preprocessor">#endif</span>
<a name="l12101"></a>12101 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__int__sum1.html#a254d1a4d48d5e3446572da6e887abc5b">cn30xx</a>;
<a name="l12102"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn31xx.html">12102</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn31xx.html">cvmx_ciu_int_sum1_cn31xx</a> {
<a name="l12103"></a>12103 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12104"></a>12104 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn31xx.html#af136d7bddf6a6f0da519a2336b5d712b">reserved_2_63</a>                : 62;
<a name="l12105"></a>12105     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn31xx.html#a0830991e484523a001be526db7ac4883">wdog</a>                         : 2;  <span class="comment">/**&lt; 2 watchdog interrupts */</span>
<a name="l12106"></a>12106 <span class="preprocessor">#else</span>
<a name="l12107"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn31xx.html#a0830991e484523a001be526db7ac4883">12107</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn31xx.html#a0830991e484523a001be526db7ac4883">wdog</a>                         : 2;
<a name="l12108"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn31xx.html#af136d7bddf6a6f0da519a2336b5d712b">12108</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn31xx.html#af136d7bddf6a6f0da519a2336b5d712b">reserved_2_63</a>                : 62;
<a name="l12109"></a>12109 <span class="preprocessor">#endif</span>
<a name="l12110"></a>12110 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__int__sum1.html#a3c353e4918cf4ec144fb604f49e7f31d">cn31xx</a>;
<a name="l12111"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn38xx.html">12111</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn38xx.html">cvmx_ciu_int_sum1_cn38xx</a> {
<a name="l12112"></a>12112 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12113"></a>12113 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn38xx.html#a93fa8ecfcd13dcbf62195f9b1d8eacca">reserved_16_63</a>               : 48;
<a name="l12114"></a>12114     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn38xx.html#aaedf0c3703490414e2c7442248a44270">wdog</a>                         : 16; <span class="comment">/**&lt; 16 watchdog interrupts */</span>
<a name="l12115"></a>12115 <span class="preprocessor">#else</span>
<a name="l12116"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn38xx.html#aaedf0c3703490414e2c7442248a44270">12116</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn38xx.html#aaedf0c3703490414e2c7442248a44270">wdog</a>                         : 16;
<a name="l12117"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn38xx.html#a93fa8ecfcd13dcbf62195f9b1d8eacca">12117</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn38xx.html#a93fa8ecfcd13dcbf62195f9b1d8eacca">reserved_16_63</a>               : 48;
<a name="l12118"></a>12118 <span class="preprocessor">#endif</span>
<a name="l12119"></a>12119 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__int__sum1.html#a3f1056f8a84138e6f91a1def06bb9c45">cn38xx</a>;
<a name="l12120"></a><a class="code" href="unioncvmx__ciu__int__sum1.html#a09768550015b50014d2c4fee3f93a740">12120</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn38xx.html">cvmx_ciu_int_sum1_cn38xx</a>       <a class="code" href="unioncvmx__ciu__int__sum1.html#a09768550015b50014d2c4fee3f93a740">cn38xxp2</a>;
<a name="l12121"></a><a class="code" href="unioncvmx__ciu__int__sum1.html#a6fd7ad91ca2af23193224f728e741f3f">12121</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn31xx.html">cvmx_ciu_int_sum1_cn31xx</a>       <a class="code" href="unioncvmx__ciu__int__sum1.html#a6fd7ad91ca2af23193224f728e741f3f">cn50xx</a>;
<a name="l12122"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn52xx.html">12122</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn52xx.html">cvmx_ciu_int_sum1_cn52xx</a> {
<a name="l12123"></a>12123 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12124"></a>12124 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn52xx.html#ac400162bc27153e82c2ad6a12feb3d0f">reserved_20_63</a>               : 44;
<a name="l12125"></a>12125     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn52xx.html#a25fc5b99a97a806ab94e87ea3864bb32">nand</a>                         : 1;  <span class="comment">/**&lt; NAND Flash Controller */</span>
<a name="l12126"></a>12126     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn52xx.html#a0ce5bd9d199321106ad9a2d01bacf646">mii1</a>                         : 1;  <span class="comment">/**&lt; Second MII Interrupt */</span>
<a name="l12127"></a>12127     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn52xx.html#ae1eb38e53fdc61753c1a06c18abb3df5">usb1</a>                         : 1;  <span class="comment">/**&lt; Second USB Interrupt */</span>
<a name="l12128"></a>12128     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn52xx.html#a8131ff08bcedebb9370bba86e9cfbd08">uart2</a>                        : 1;  <span class="comment">/**&lt; Third UART interrupt */</span>
<a name="l12129"></a>12129     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn52xx.html#a0a59928100a2f1ddbc7ca3336f57cd86">reserved_4_15</a>                : 12;
<a name="l12130"></a>12130     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn52xx.html#a0f8a51f13486eeb78d6e788e2cb52c66">wdog</a>                         : 4;  <span class="comment">/**&lt; 4 watchdog interrupts */</span>
<a name="l12131"></a>12131 <span class="preprocessor">#else</span>
<a name="l12132"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn52xx.html#a0f8a51f13486eeb78d6e788e2cb52c66">12132</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn52xx.html#a0f8a51f13486eeb78d6e788e2cb52c66">wdog</a>                         : 4;
<a name="l12133"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn52xx.html#a0a59928100a2f1ddbc7ca3336f57cd86">12133</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn52xx.html#a0a59928100a2f1ddbc7ca3336f57cd86">reserved_4_15</a>                : 12;
<a name="l12134"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn52xx.html#a8131ff08bcedebb9370bba86e9cfbd08">12134</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn52xx.html#a8131ff08bcedebb9370bba86e9cfbd08">uart2</a>                        : 1;
<a name="l12135"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn52xx.html#ae1eb38e53fdc61753c1a06c18abb3df5">12135</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn52xx.html#ae1eb38e53fdc61753c1a06c18abb3df5">usb1</a>                         : 1;
<a name="l12136"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn52xx.html#a0ce5bd9d199321106ad9a2d01bacf646">12136</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn52xx.html#a0ce5bd9d199321106ad9a2d01bacf646">mii1</a>                         : 1;
<a name="l12137"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn52xx.html#a25fc5b99a97a806ab94e87ea3864bb32">12137</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn52xx.html#a25fc5b99a97a806ab94e87ea3864bb32">nand</a>                         : 1;
<a name="l12138"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn52xx.html#ac400162bc27153e82c2ad6a12feb3d0f">12138</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn52xx.html#ac400162bc27153e82c2ad6a12feb3d0f">reserved_20_63</a>               : 44;
<a name="l12139"></a>12139 <span class="preprocessor">#endif</span>
<a name="l12140"></a>12140 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__int__sum1.html#a32ec4b02861427986b4f24012b0f2ff1">cn52xx</a>;
<a name="l12141"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn52xxp1.html">12141</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn52xxp1.html">cvmx_ciu_int_sum1_cn52xxp1</a> {
<a name="l12142"></a>12142 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12143"></a>12143 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn52xxp1.html#ac3cc1e9939917dea5dffe90b429b200a">reserved_19_63</a>               : 45;
<a name="l12144"></a>12144     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn52xxp1.html#ac2de39d9c985aaab2aff1d777bbfdd45">mii1</a>                         : 1;  <span class="comment">/**&lt; Second MII Interrupt */</span>
<a name="l12145"></a>12145     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn52xxp1.html#a574581d47ec8d1bfb4131aa81b865303">usb1</a>                         : 1;  <span class="comment">/**&lt; Second USB Interrupt */</span>
<a name="l12146"></a>12146     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn52xxp1.html#a40ae0800a0f74d758d82b6898efb1883">uart2</a>                        : 1;  <span class="comment">/**&lt; Third UART interrupt */</span>
<a name="l12147"></a>12147     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn52xxp1.html#a25922b8eeb13b75e792aca03e9471d72">reserved_4_15</a>                : 12;
<a name="l12148"></a>12148     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn52xxp1.html#aee750035e094fc8abffbd99dfc3d634f">wdog</a>                         : 4;  <span class="comment">/**&lt; 4 watchdog interrupts */</span>
<a name="l12149"></a>12149 <span class="preprocessor">#else</span>
<a name="l12150"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn52xxp1.html#aee750035e094fc8abffbd99dfc3d634f">12150</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn52xxp1.html#aee750035e094fc8abffbd99dfc3d634f">wdog</a>                         : 4;
<a name="l12151"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn52xxp1.html#a25922b8eeb13b75e792aca03e9471d72">12151</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn52xxp1.html#a25922b8eeb13b75e792aca03e9471d72">reserved_4_15</a>                : 12;
<a name="l12152"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn52xxp1.html#a40ae0800a0f74d758d82b6898efb1883">12152</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn52xxp1.html#a40ae0800a0f74d758d82b6898efb1883">uart2</a>                        : 1;
<a name="l12153"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn52xxp1.html#a574581d47ec8d1bfb4131aa81b865303">12153</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn52xxp1.html#a574581d47ec8d1bfb4131aa81b865303">usb1</a>                         : 1;
<a name="l12154"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn52xxp1.html#ac2de39d9c985aaab2aff1d777bbfdd45">12154</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn52xxp1.html#ac2de39d9c985aaab2aff1d777bbfdd45">mii1</a>                         : 1;
<a name="l12155"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn52xxp1.html#ac3cc1e9939917dea5dffe90b429b200a">12155</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn52xxp1.html#ac3cc1e9939917dea5dffe90b429b200a">reserved_19_63</a>               : 45;
<a name="l12156"></a>12156 <span class="preprocessor">#endif</span>
<a name="l12157"></a>12157 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__int__sum1.html#aebb633928730f815b8c639125b1fcfc3">cn52xxp1</a>;
<a name="l12158"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn56xx.html">12158</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn56xx.html">cvmx_ciu_int_sum1_cn56xx</a> {
<a name="l12159"></a>12159 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12160"></a>12160 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn56xx.html#a0d2e239f09c2536f55f8d081dfca6807">reserved_12_63</a>               : 52;
<a name="l12161"></a>12161     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn56xx.html#a1d1c402f1528c976aee646a919496df4">wdog</a>                         : 12; <span class="comment">/**&lt; 12 watchdog interrupts */</span>
<a name="l12162"></a>12162 <span class="preprocessor">#else</span>
<a name="l12163"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn56xx.html#a1d1c402f1528c976aee646a919496df4">12163</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn56xx.html#a1d1c402f1528c976aee646a919496df4">wdog</a>                         : 12;
<a name="l12164"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn56xx.html#a0d2e239f09c2536f55f8d081dfca6807">12164</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn56xx.html#a0d2e239f09c2536f55f8d081dfca6807">reserved_12_63</a>               : 52;
<a name="l12165"></a>12165 <span class="preprocessor">#endif</span>
<a name="l12166"></a>12166 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__int__sum1.html#a190f382b9a92861cf4ac96a4b9780eb2">cn56xx</a>;
<a name="l12167"></a><a class="code" href="unioncvmx__ciu__int__sum1.html#a282f170f15c4c560cef3faf33f6e0058">12167</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn56xx.html">cvmx_ciu_int_sum1_cn56xx</a>       <a class="code" href="unioncvmx__ciu__int__sum1.html#a282f170f15c4c560cef3faf33f6e0058">cn56xxp1</a>;
<a name="l12168"></a><a class="code" href="unioncvmx__ciu__int__sum1.html#aaa37865f54683cf944fd4f96c207cb19">12168</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn38xx.html">cvmx_ciu_int_sum1_cn38xx</a>       <a class="code" href="unioncvmx__ciu__int__sum1.html#aaa37865f54683cf944fd4f96c207cb19">cn58xx</a>;
<a name="l12169"></a><a class="code" href="unioncvmx__ciu__int__sum1.html#a12d4a94202b5ecef1f341439cdaf9db9">12169</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn38xx.html">cvmx_ciu_int_sum1_cn38xx</a>       <a class="code" href="unioncvmx__ciu__int__sum1.html#a12d4a94202b5ecef1f341439cdaf9db9">cn58xxp1</a>;
<a name="l12170"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html">12170</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html">cvmx_ciu_int_sum1_cn61xx</a> {
<a name="l12171"></a>12171 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12172"></a>12172 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#a1977edf777b6c4179c50fed1d8b22445">rst</a>                          : 1;  <span class="comment">/**&lt; MIO RST interrupt</span>
<a name="l12173"></a>12173 <span class="comment">                                                         See MIO_RST_INT */</span>
<a name="l12174"></a>12174     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#a1c6d0b5ac91d8707df35531a7a42251d">reserved_53_62</a>               : 10;
<a name="l12175"></a>12175     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#ad28aa607773c06df95431f9b1e5a47a2">lmc0</a>                         : 1;  <span class="comment">/**&lt; LMC0 interrupt</span>
<a name="l12176"></a>12176 <span class="comment">                                                         See LMC0_INT */</span>
<a name="l12177"></a>12177     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#abb39e4f5749f74428a6e7ac612f34829">reserved_50_51</a>               : 2;
<a name="l12178"></a>12178     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#adf22b4d5ea5cd3dcbdd3a6c6de21d7b6">pem1</a>                         : 1;  <span class="comment">/**&lt; PEM1 interrupt</span>
<a name="l12179"></a>12179 <span class="comment">                                                         See PEM1_INT_SUM (enabled by PEM1_INT_ENB) */</span>
<a name="l12180"></a>12180     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#a155cc279deabe18367626eca1cb57ea4">pem0</a>                         : 1;  <span class="comment">/**&lt; PEM0 interrupt</span>
<a name="l12181"></a>12181 <span class="comment">                                                         See PEM0_INT_SUM (enabled by PEM0_INT_ENB) */</span>
<a name="l12182"></a>12182     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#a07546b92d52ee590e077fb239326d1f4">ptp</a>                          : 1;  <span class="comment">/**&lt; PTP interrupt</span>
<a name="l12183"></a>12183 <span class="comment">                                                         Set when HW decrements MIO_PTP_EVT_CNT to zero */</span>
<a name="l12184"></a>12184     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#aa162476e1d5031840c1eaa45e8314c88">agl</a>                          : 1;  <span class="comment">/**&lt; AGL interrupt</span>
<a name="l12185"></a>12185 <span class="comment">                                                         See AGL_GMX_RX*_INT_REG, AGL_GMX_TX_INT_REG */</span>
<a name="l12186"></a>12186     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#ab1f594d987c3445a0afb3fb974162158">reserved_38_45</a>               : 8;
<a name="l12187"></a>12187     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#af6652ff08967dd85f1a55eca37f7a84d">agx1</a>                         : 1;  <span class="comment">/**&lt; GMX1 interrupt</span>
<a name="l12188"></a>12188 <span class="comment">                                                         See GMX1_RX*_INT_REG, GMX1_TX_INT_REG,</span>
<a name="l12189"></a>12189 <span class="comment">                                                         PCS1_INT*_REG, PCSX1_INT_REG */</span>
<a name="l12190"></a>12190     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#a96a1eb360fab2010a009fab6c1fb4d03">agx0</a>                         : 1;  <span class="comment">/**&lt; GMX0 interrupt</span>
<a name="l12191"></a>12191 <span class="comment">                                                         See GMX0_RX*_INT_REG, GMX0_TX_INT_REG,</span>
<a name="l12192"></a>12192 <span class="comment">                                                         PCS0_INT*_REG, PCSX0_INT_REG */</span>
<a name="l12193"></a>12193     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#ae6c8c261045aed961437f007b50f3293">dpi</a>                          : 1;  <span class="comment">/**&lt; DPI interrupt</span>
<a name="l12194"></a>12194 <span class="comment">                                                         See DPI_INT_REG */</span>
<a name="l12195"></a>12195     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#ae728f116e0ab4e4d53f8e9eb57eb5dbf">sli</a>                          : 1;  <span class="comment">/**&lt; SLI interrupt</span>
<a name="l12196"></a>12196 <span class="comment">                                                         See SLI_INT_SUM (enabled by SLI_INT_ENB_CIU) */</span>
<a name="l12197"></a>12197     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#a9e23bd14b2b0df35ea8a2596a9cafa08">usb</a>                          : 1;  <span class="comment">/**&lt; USB UCTL0 interrupt</span>
<a name="l12198"></a>12198 <span class="comment">                                                         See UCTL0_INT_REG */</span>
<a name="l12199"></a>12199     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#ab70a5d6084cd9cfc955f205b80aec8d3">dfa</a>                          : 1;  <span class="comment">/**&lt; DFA interrupt</span>
<a name="l12200"></a>12200 <span class="comment">                                                         See DFA_ERROR */</span>
<a name="l12201"></a>12201     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#af3e947b39c203958dda2d6be29e00282">key</a>                          : 1;  <span class="comment">/**&lt; KEY interrupt</span>
<a name="l12202"></a>12202 <span class="comment">                                                         See KEY_INT_SUM */</span>
<a name="l12203"></a>12203     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#a05923bc3c88f945fbaad6508709638f8">rad</a>                          : 1;  <span class="comment">/**&lt; RAD interrupt</span>
<a name="l12204"></a>12204 <span class="comment">                                                         See RAD_REG_ERROR */</span>
<a name="l12205"></a>12205     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#aa0e506e18920e52ca9bc52fbda98955f">tim</a>                          : 1;  <span class="comment">/**&lt; TIM interrupt</span>
<a name="l12206"></a>12206 <span class="comment">                                                         See TIM_REG_ERROR */</span>
<a name="l12207"></a>12207     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#a94e115cabb1eecd2928560bf03e84439">zip</a>                          : 1;  <span class="comment">/**&lt; ZIP interrupt</span>
<a name="l12208"></a>12208 <span class="comment">                                                         See ZIP_ERROR */</span>
<a name="l12209"></a>12209     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#a949dca087dd955805d541bacc38c4bdc">pko</a>                          : 1;  <span class="comment">/**&lt; PKO interrupt</span>
<a name="l12210"></a>12210 <span class="comment">                                                         See PKO_REG_ERROR */</span>
<a name="l12211"></a>12211     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#a9417adc060fbd7b5dabd13e01a072551">pip</a>                          : 1;  <span class="comment">/**&lt; PIP interrupt</span>
<a name="l12212"></a>12212 <span class="comment">                                                         See PIP_INT_REG */</span>
<a name="l12213"></a>12213     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#ab2d261368997c02242c4cc6df271eb26">ipd</a>                          : 1;  <span class="comment">/**&lt; IPD interrupt</span>
<a name="l12214"></a>12214 <span class="comment">                                                         See IPD_INT_SUM */</span>
<a name="l12215"></a>12215     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#ae8006494922603c3f26c91162bfb9077">l2c</a>                          : 1;  <span class="comment">/**&lt; L2C interrupt</span>
<a name="l12216"></a>12216 <span class="comment">                                                         See L2C_INT_REG */</span>
<a name="l12217"></a>12217     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#a3dc9013873d97ee934a74b30bfc48cc4">pow</a>                          : 1;  <span class="comment">/**&lt; POW err interrupt</span>
<a name="l12218"></a>12218 <span class="comment">                                                         See POW_ECC_ERR */</span>
<a name="l12219"></a>12219     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#a37efa9ecd9d70edf048912cbc64128e8">fpa</a>                          : 1;  <span class="comment">/**&lt; FPA interrupt</span>
<a name="l12220"></a>12220 <span class="comment">                                                         See FPA_INT_SUM */</span>
<a name="l12221"></a>12221     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#af354eaeee0dc35e96364270ea255afab">iob</a>                          : 1;  <span class="comment">/**&lt; IOB interrupt</span>
<a name="l12222"></a>12222 <span class="comment">                                                         See IOB_INT_SUM */</span>
<a name="l12223"></a>12223     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#a2c9a323c52c0212f3abb2090e2a40396">mio</a>                          : 1;  <span class="comment">/**&lt; MIO boot interrupt</span>
<a name="l12224"></a>12224 <span class="comment">                                                         See MIO_BOOT_ERR */</span>
<a name="l12225"></a>12225     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#afc8d7f936806fa4cd033ee0dc584da77">nand</a>                         : 1;  <span class="comment">/**&lt; EMMC Flash Controller interrupt</span>
<a name="l12226"></a>12226 <span class="comment">                                                         See  EMMC interrupt */</span>
<a name="l12227"></a>12227     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#a13ee39108c4dba18965317dc45178877">mii1</a>                         : 1;  <span class="comment">/**&lt; RGMII/MIX Interface 1 Interrupt</span>
<a name="l12228"></a>12228 <span class="comment">                                                         See MIX1_ISR */</span>
<a name="l12229"></a>12229     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#ae85bda80578e61579b8ed4f15b901802">reserved_4_17</a>                : 14;
<a name="l12230"></a>12230     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#a58dd51e4f8e8a9c22bf4624efecaa20f">wdog</a>                         : 4;  <span class="comment">/**&lt; Per PP watchdog interrupts */</span>
<a name="l12231"></a>12231 <span class="preprocessor">#else</span>
<a name="l12232"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#a58dd51e4f8e8a9c22bf4624efecaa20f">12232</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#a58dd51e4f8e8a9c22bf4624efecaa20f">wdog</a>                         : 4;
<a name="l12233"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#ae85bda80578e61579b8ed4f15b901802">12233</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#ae85bda80578e61579b8ed4f15b901802">reserved_4_17</a>                : 14;
<a name="l12234"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#a13ee39108c4dba18965317dc45178877">12234</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#a13ee39108c4dba18965317dc45178877">mii1</a>                         : 1;
<a name="l12235"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#afc8d7f936806fa4cd033ee0dc584da77">12235</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#afc8d7f936806fa4cd033ee0dc584da77">nand</a>                         : 1;
<a name="l12236"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#a2c9a323c52c0212f3abb2090e2a40396">12236</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#a2c9a323c52c0212f3abb2090e2a40396">mio</a>                          : 1;
<a name="l12237"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#af354eaeee0dc35e96364270ea255afab">12237</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#af354eaeee0dc35e96364270ea255afab">iob</a>                          : 1;
<a name="l12238"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#a37efa9ecd9d70edf048912cbc64128e8">12238</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#a37efa9ecd9d70edf048912cbc64128e8">fpa</a>                          : 1;
<a name="l12239"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#a3dc9013873d97ee934a74b30bfc48cc4">12239</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#a3dc9013873d97ee934a74b30bfc48cc4">pow</a>                          : 1;
<a name="l12240"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#ae8006494922603c3f26c91162bfb9077">12240</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#ae8006494922603c3f26c91162bfb9077">l2c</a>                          : 1;
<a name="l12241"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#ab2d261368997c02242c4cc6df271eb26">12241</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#ab2d261368997c02242c4cc6df271eb26">ipd</a>                          : 1;
<a name="l12242"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#a9417adc060fbd7b5dabd13e01a072551">12242</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#a9417adc060fbd7b5dabd13e01a072551">pip</a>                          : 1;
<a name="l12243"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#a949dca087dd955805d541bacc38c4bdc">12243</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#a949dca087dd955805d541bacc38c4bdc">pko</a>                          : 1;
<a name="l12244"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#a94e115cabb1eecd2928560bf03e84439">12244</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#a94e115cabb1eecd2928560bf03e84439">zip</a>                          : 1;
<a name="l12245"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#aa0e506e18920e52ca9bc52fbda98955f">12245</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#aa0e506e18920e52ca9bc52fbda98955f">tim</a>                          : 1;
<a name="l12246"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#a05923bc3c88f945fbaad6508709638f8">12246</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#a05923bc3c88f945fbaad6508709638f8">rad</a>                          : 1;
<a name="l12247"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#af3e947b39c203958dda2d6be29e00282">12247</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#af3e947b39c203958dda2d6be29e00282">key</a>                          : 1;
<a name="l12248"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#ab70a5d6084cd9cfc955f205b80aec8d3">12248</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#ab70a5d6084cd9cfc955f205b80aec8d3">dfa</a>                          : 1;
<a name="l12249"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#a9e23bd14b2b0df35ea8a2596a9cafa08">12249</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#a9e23bd14b2b0df35ea8a2596a9cafa08">usb</a>                          : 1;
<a name="l12250"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#ae728f116e0ab4e4d53f8e9eb57eb5dbf">12250</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#ae728f116e0ab4e4d53f8e9eb57eb5dbf">sli</a>                          : 1;
<a name="l12251"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#ae6c8c261045aed961437f007b50f3293">12251</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#ae6c8c261045aed961437f007b50f3293">dpi</a>                          : 1;
<a name="l12252"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#a96a1eb360fab2010a009fab6c1fb4d03">12252</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#a96a1eb360fab2010a009fab6c1fb4d03">agx0</a>                         : 1;
<a name="l12253"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#af6652ff08967dd85f1a55eca37f7a84d">12253</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#af6652ff08967dd85f1a55eca37f7a84d">agx1</a>                         : 1;
<a name="l12254"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#ab1f594d987c3445a0afb3fb974162158">12254</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#ab1f594d987c3445a0afb3fb974162158">reserved_38_45</a>               : 8;
<a name="l12255"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#aa162476e1d5031840c1eaa45e8314c88">12255</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#aa162476e1d5031840c1eaa45e8314c88">agl</a>                          : 1;
<a name="l12256"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#a07546b92d52ee590e077fb239326d1f4">12256</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#a07546b92d52ee590e077fb239326d1f4">ptp</a>                          : 1;
<a name="l12257"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#a155cc279deabe18367626eca1cb57ea4">12257</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#a155cc279deabe18367626eca1cb57ea4">pem0</a>                         : 1;
<a name="l12258"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#adf22b4d5ea5cd3dcbdd3a6c6de21d7b6">12258</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#adf22b4d5ea5cd3dcbdd3a6c6de21d7b6">pem1</a>                         : 1;
<a name="l12259"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#abb39e4f5749f74428a6e7ac612f34829">12259</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#abb39e4f5749f74428a6e7ac612f34829">reserved_50_51</a>               : 2;
<a name="l12260"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#ad28aa607773c06df95431f9b1e5a47a2">12260</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#ad28aa607773c06df95431f9b1e5a47a2">lmc0</a>                         : 1;
<a name="l12261"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#a1c6d0b5ac91d8707df35531a7a42251d">12261</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#a1c6d0b5ac91d8707df35531a7a42251d">reserved_53_62</a>               : 10;
<a name="l12262"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#a1977edf777b6c4179c50fed1d8b22445">12262</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn61xx.html#a1977edf777b6c4179c50fed1d8b22445">rst</a>                          : 1;
<a name="l12263"></a>12263 <span class="preprocessor">#endif</span>
<a name="l12264"></a>12264 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__int__sum1.html#a8d40a47ac16aa63024f678d8d0401b91">cn61xx</a>;
<a name="l12265"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html">12265</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html">cvmx_ciu_int_sum1_cn63xx</a> {
<a name="l12266"></a>12266 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12267"></a>12267 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#ad55087e16204927c8493fdc0fdcade52">rst</a>                          : 1;  <span class="comment">/**&lt; MIO RST interrupt</span>
<a name="l12268"></a>12268 <span class="comment">                                                         See MIO_RST_INT */</span>
<a name="l12269"></a>12269     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#a0f5c6ac09d3f9b11955774484b6a5885">reserved_57_62</a>               : 6;
<a name="l12270"></a>12270     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#a9a2dff574b8bc61be8899acfc8dba595">dfm</a>                          : 1;  <span class="comment">/**&lt; DFM Interrupt</span>
<a name="l12271"></a>12271 <span class="comment">                                                         See DFM_FNT_STAT */</span>
<a name="l12272"></a>12272     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#ab3c39afc3739db15127d771ffd131922">reserved_53_55</a>               : 3;
<a name="l12273"></a>12273     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#a431aa4c32db90a9ece5e3ae83acb0697">lmc0</a>                         : 1;  <span class="comment">/**&lt; LMC0 interrupt</span>
<a name="l12274"></a>12274 <span class="comment">                                                         See LMC0_INT */</span>
<a name="l12275"></a>12275     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#af6e1afd5050b33b5dcd3d241791b7063">srio1</a>                        : 1;  <span class="comment">/**&lt; SRIO1 interrupt</span>
<a name="l12276"></a>12276 <span class="comment">                                                         See SRIO1_INT_REG, SRIO1_INT2_REG */</span>
<a name="l12277"></a>12277     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#af5cffeb52d4b3ff399dbaaad0b1abc64">srio0</a>                        : 1;  <span class="comment">/**&lt; SRIO0 interrupt</span>
<a name="l12278"></a>12278 <span class="comment">                                                         See SRIO0_INT_REG, SRIO0_INT2_REG */</span>
<a name="l12279"></a>12279     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#a6cc1fd104b29e6d4580f6d0fdb99cec6">pem1</a>                         : 1;  <span class="comment">/**&lt; PEM1 interrupt</span>
<a name="l12280"></a>12280 <span class="comment">                                                         See PEM1_INT_SUM (enabled by PEM1_INT_ENB) */</span>
<a name="l12281"></a>12281     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#ae0f736f621f05e84e716f344de391aaa">pem0</a>                         : 1;  <span class="comment">/**&lt; PEM0 interrupt</span>
<a name="l12282"></a>12282 <span class="comment">                                                         See PEM0_INT_SUM (enabled by PEM0_INT_ENB) */</span>
<a name="l12283"></a>12283     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#a60e1ff677e8445b89a963cc691f3aeb9">ptp</a>                          : 1;  <span class="comment">/**&lt; PTP interrupt</span>
<a name="l12284"></a>12284 <span class="comment">                                                         Set when HW decrements MIO_PTP_EVT_CNT to zero */</span>
<a name="l12285"></a>12285     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#a5e114f359303725e42791700cf8fe0c2">agl</a>                          : 1;  <span class="comment">/**&lt; AGL interrupt</span>
<a name="l12286"></a>12286 <span class="comment">                                                         See AGL_GMX_RX*_INT_REG, AGL_GMX_TX_INT_REG */</span>
<a name="l12287"></a>12287     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#a871ff58b90b80b51a816cb46f4ee6c4f">reserved_37_45</a>               : 9;
<a name="l12288"></a>12288     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#a29b5684ea599acb9df085e09cdb30b7e">agx0</a>                         : 1;  <span class="comment">/**&lt; GMX0 interrupt</span>
<a name="l12289"></a>12289 <span class="comment">                                                         See GMX0_RX*_INT_REG, GMX0_TX_INT_REG,</span>
<a name="l12290"></a>12290 <span class="comment">                                                         PCS0_INT*_REG, PCSX0_INT_REG */</span>
<a name="l12291"></a>12291     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#ab43d46f7b75a74cd2ab1b353dc5cffe6">dpi</a>                          : 1;  <span class="comment">/**&lt; DPI interrupt</span>
<a name="l12292"></a>12292 <span class="comment">                                                         See DPI_INT_REG */</span>
<a name="l12293"></a>12293     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#a527b4c8b7f35e097c94c4ea75702ef21">sli</a>                          : 1;  <span class="comment">/**&lt; SLI interrupt</span>
<a name="l12294"></a>12294 <span class="comment">                                                         See SLI_INT_SUM (enabled by SLI_INT_ENB_CIU) */</span>
<a name="l12295"></a>12295     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#ab346c2c11440e156cbae26d607a4f2bf">usb</a>                          : 1;  <span class="comment">/**&lt; USB UCTL0 interrupt</span>
<a name="l12296"></a>12296 <span class="comment">                                                         See UCTL0_INT_REG */</span>
<a name="l12297"></a>12297     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#af7d151fdd22bc28c13060507c0b4f363">dfa</a>                          : 1;  <span class="comment">/**&lt; DFA interrupt</span>
<a name="l12298"></a>12298 <span class="comment">                                                         See DFA_ERROR */</span>
<a name="l12299"></a>12299     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#a7ff4a746b18868cc8e44c3a15e8116c6">key</a>                          : 1;  <span class="comment">/**&lt; KEY interrupt</span>
<a name="l12300"></a>12300 <span class="comment">                                                         See KEY_INT_SUM */</span>
<a name="l12301"></a>12301     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#a5eb50803e260828697cdd392f6fb7fe2">rad</a>                          : 1;  <span class="comment">/**&lt; RAD interrupt</span>
<a name="l12302"></a>12302 <span class="comment">                                                         See RAD_REG_ERROR */</span>
<a name="l12303"></a>12303     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#a6c32b0d300d151f6c0ca0719b4b2a52a">tim</a>                          : 1;  <span class="comment">/**&lt; TIM interrupt</span>
<a name="l12304"></a>12304 <span class="comment">                                                         See TIM_REG_ERROR */</span>
<a name="l12305"></a>12305     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#a631db7e93d01d641c8b1ea819f5c492d">zip</a>                          : 1;  <span class="comment">/**&lt; ZIP interrupt</span>
<a name="l12306"></a>12306 <span class="comment">                                                         See ZIP_ERROR */</span>
<a name="l12307"></a>12307     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#a12df4d3e0afe671d4122bef3252b5cef">pko</a>                          : 1;  <span class="comment">/**&lt; PKO interrupt</span>
<a name="l12308"></a>12308 <span class="comment">                                                         See PKO_REG_ERROR */</span>
<a name="l12309"></a>12309     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#aebffdca5085cd228f4efe56b0a74040b">pip</a>                          : 1;  <span class="comment">/**&lt; PIP interrupt</span>
<a name="l12310"></a>12310 <span class="comment">                                                         See PIP_INT_REG */</span>
<a name="l12311"></a>12311     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#a654e7a5106a813c40817e55aa6d235ef">ipd</a>                          : 1;  <span class="comment">/**&lt; IPD interrupt</span>
<a name="l12312"></a>12312 <span class="comment">                                                         See IPD_INT_SUM */</span>
<a name="l12313"></a>12313     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#ad4227faa7ea81fc3d46be61da8c6e2c8">l2c</a>                          : 1;  <span class="comment">/**&lt; L2C interrupt</span>
<a name="l12314"></a>12314 <span class="comment">                                                         See L2C_INT_REG */</span>
<a name="l12315"></a>12315     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#a2039254f50c7cac3d97b737c1d0be269">pow</a>                          : 1;  <span class="comment">/**&lt; POW err interrupt</span>
<a name="l12316"></a>12316 <span class="comment">                                                         See POW_ECC_ERR */</span>
<a name="l12317"></a>12317     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#a8dbc1d481b77d488ac47dd05ffc6ffd2">fpa</a>                          : 1;  <span class="comment">/**&lt; FPA interrupt</span>
<a name="l12318"></a>12318 <span class="comment">                                                         See FPA_INT_SUM */</span>
<a name="l12319"></a>12319     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#af6961294023fe6ad93d1485633ff2d8b">iob</a>                          : 1;  <span class="comment">/**&lt; IOB interrupt</span>
<a name="l12320"></a>12320 <span class="comment">                                                         See IOB_INT_SUM */</span>
<a name="l12321"></a>12321     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#a15320547f2b3f18d52f2577065a24665">mio</a>                          : 1;  <span class="comment">/**&lt; MIO boot interrupt</span>
<a name="l12322"></a>12322 <span class="comment">                                                         See MIO_BOOT_ERR */</span>
<a name="l12323"></a>12323     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#ad385228dc7ef0d6a3ae39e95fd69ebc2">nand</a>                         : 1;  <span class="comment">/**&lt; NAND Flash Controller interrupt</span>
<a name="l12324"></a>12324 <span class="comment">                                                         See NDF_INT */</span>
<a name="l12325"></a>12325     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#a0f3319c07e6381cd9a0254b6d75f6d01">mii1</a>                         : 1;  <span class="comment">/**&lt; RGMII/MII/MIX Interface 1 Interrupt</span>
<a name="l12326"></a>12326 <span class="comment">                                                         See MIX1_ISR */</span>
<a name="l12327"></a>12327     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#add52e596d4d7fe5496c4424b0003238f">reserved_6_17</a>                : 12;
<a name="l12328"></a>12328     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#a68c71efeeec1206981db2b896b4d286a">wdog</a>                         : 6;  <span class="comment">/**&lt; 6 watchdog interrupts */</span>
<a name="l12329"></a>12329 <span class="preprocessor">#else</span>
<a name="l12330"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#a68c71efeeec1206981db2b896b4d286a">12330</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#a68c71efeeec1206981db2b896b4d286a">wdog</a>                         : 6;
<a name="l12331"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#add52e596d4d7fe5496c4424b0003238f">12331</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#add52e596d4d7fe5496c4424b0003238f">reserved_6_17</a>                : 12;
<a name="l12332"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#a0f3319c07e6381cd9a0254b6d75f6d01">12332</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#a0f3319c07e6381cd9a0254b6d75f6d01">mii1</a>                         : 1;
<a name="l12333"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#ad385228dc7ef0d6a3ae39e95fd69ebc2">12333</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#ad385228dc7ef0d6a3ae39e95fd69ebc2">nand</a>                         : 1;
<a name="l12334"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#a15320547f2b3f18d52f2577065a24665">12334</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#a15320547f2b3f18d52f2577065a24665">mio</a>                          : 1;
<a name="l12335"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#af6961294023fe6ad93d1485633ff2d8b">12335</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#af6961294023fe6ad93d1485633ff2d8b">iob</a>                          : 1;
<a name="l12336"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#a8dbc1d481b77d488ac47dd05ffc6ffd2">12336</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#a8dbc1d481b77d488ac47dd05ffc6ffd2">fpa</a>                          : 1;
<a name="l12337"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#a2039254f50c7cac3d97b737c1d0be269">12337</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#a2039254f50c7cac3d97b737c1d0be269">pow</a>                          : 1;
<a name="l12338"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#ad4227faa7ea81fc3d46be61da8c6e2c8">12338</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#ad4227faa7ea81fc3d46be61da8c6e2c8">l2c</a>                          : 1;
<a name="l12339"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#a654e7a5106a813c40817e55aa6d235ef">12339</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#a654e7a5106a813c40817e55aa6d235ef">ipd</a>                          : 1;
<a name="l12340"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#aebffdca5085cd228f4efe56b0a74040b">12340</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#aebffdca5085cd228f4efe56b0a74040b">pip</a>                          : 1;
<a name="l12341"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#a12df4d3e0afe671d4122bef3252b5cef">12341</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#a12df4d3e0afe671d4122bef3252b5cef">pko</a>                          : 1;
<a name="l12342"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#a631db7e93d01d641c8b1ea819f5c492d">12342</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#a631db7e93d01d641c8b1ea819f5c492d">zip</a>                          : 1;
<a name="l12343"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#a6c32b0d300d151f6c0ca0719b4b2a52a">12343</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#a6c32b0d300d151f6c0ca0719b4b2a52a">tim</a>                          : 1;
<a name="l12344"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#a5eb50803e260828697cdd392f6fb7fe2">12344</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#a5eb50803e260828697cdd392f6fb7fe2">rad</a>                          : 1;
<a name="l12345"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#a7ff4a746b18868cc8e44c3a15e8116c6">12345</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#a7ff4a746b18868cc8e44c3a15e8116c6">key</a>                          : 1;
<a name="l12346"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#af7d151fdd22bc28c13060507c0b4f363">12346</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#af7d151fdd22bc28c13060507c0b4f363">dfa</a>                          : 1;
<a name="l12347"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#ab346c2c11440e156cbae26d607a4f2bf">12347</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#ab346c2c11440e156cbae26d607a4f2bf">usb</a>                          : 1;
<a name="l12348"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#a527b4c8b7f35e097c94c4ea75702ef21">12348</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#a527b4c8b7f35e097c94c4ea75702ef21">sli</a>                          : 1;
<a name="l12349"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#ab43d46f7b75a74cd2ab1b353dc5cffe6">12349</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#ab43d46f7b75a74cd2ab1b353dc5cffe6">dpi</a>                          : 1;
<a name="l12350"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#a29b5684ea599acb9df085e09cdb30b7e">12350</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#a29b5684ea599acb9df085e09cdb30b7e">agx0</a>                         : 1;
<a name="l12351"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#a871ff58b90b80b51a816cb46f4ee6c4f">12351</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#a871ff58b90b80b51a816cb46f4ee6c4f">reserved_37_45</a>               : 9;
<a name="l12352"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#a5e114f359303725e42791700cf8fe0c2">12352</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#a5e114f359303725e42791700cf8fe0c2">agl</a>                          : 1;
<a name="l12353"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#a60e1ff677e8445b89a963cc691f3aeb9">12353</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#a60e1ff677e8445b89a963cc691f3aeb9">ptp</a>                          : 1;
<a name="l12354"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#ae0f736f621f05e84e716f344de391aaa">12354</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#ae0f736f621f05e84e716f344de391aaa">pem0</a>                         : 1;
<a name="l12355"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#a6cc1fd104b29e6d4580f6d0fdb99cec6">12355</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#a6cc1fd104b29e6d4580f6d0fdb99cec6">pem1</a>                         : 1;
<a name="l12356"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#af5cffeb52d4b3ff399dbaaad0b1abc64">12356</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#af5cffeb52d4b3ff399dbaaad0b1abc64">srio0</a>                        : 1;
<a name="l12357"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#af6e1afd5050b33b5dcd3d241791b7063">12357</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#af6e1afd5050b33b5dcd3d241791b7063">srio1</a>                        : 1;
<a name="l12358"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#a431aa4c32db90a9ece5e3ae83acb0697">12358</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#a431aa4c32db90a9ece5e3ae83acb0697">lmc0</a>                         : 1;
<a name="l12359"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#ab3c39afc3739db15127d771ffd131922">12359</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#ab3c39afc3739db15127d771ffd131922">reserved_53_55</a>               : 3;
<a name="l12360"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#a9a2dff574b8bc61be8899acfc8dba595">12360</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#a9a2dff574b8bc61be8899acfc8dba595">dfm</a>                          : 1;
<a name="l12361"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#a0f5c6ac09d3f9b11955774484b6a5885">12361</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#a0f5c6ac09d3f9b11955774484b6a5885">reserved_57_62</a>               : 6;
<a name="l12362"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#ad55087e16204927c8493fdc0fdcade52">12362</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html#ad55087e16204927c8493fdc0fdcade52">rst</a>                          : 1;
<a name="l12363"></a>12363 <span class="preprocessor">#endif</span>
<a name="l12364"></a>12364 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__int__sum1.html#a73ece3bc1ce74ff887474477e2632963">cn63xx</a>;
<a name="l12365"></a><a class="code" href="unioncvmx__ciu__int__sum1.html#a62ed47da9ce8cc74d6bf06179f5596d6">12365</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn63xx.html">cvmx_ciu_int_sum1_cn63xx</a>       <a class="code" href="unioncvmx__ciu__int__sum1.html#a62ed47da9ce8cc74d6bf06179f5596d6">cn63xxp1</a>;
<a name="l12366"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html">12366</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html">cvmx_ciu_int_sum1_cn66xx</a> {
<a name="l12367"></a>12367 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12368"></a>12368 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#af85d979d7e15a68dbcf9123cbb37d875">rst</a>                          : 1;  <span class="comment">/**&lt; MIO RST interrupt</span>
<a name="l12369"></a>12369 <span class="comment">                                                         See MIO_RST_INT */</span>
<a name="l12370"></a>12370     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#a4cf41858f4508698c46daca545f55a4d">reserved_62_62</a>               : 1;
<a name="l12371"></a>12371     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#aa4d4bc60f03b817558f43f948f996858">srio3</a>                        : 1;  <span class="comment">/**&lt; SRIO3 interrupt</span>
<a name="l12372"></a>12372 <span class="comment">                                                         See SRIO3_INT_REG, SRIO3_INT2_REG */</span>
<a name="l12373"></a>12373     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#a3b9abe2883c8d8d7a9f413ea8f6b93a6">srio2</a>                        : 1;  <span class="comment">/**&lt; SRIO2 interrupt</span>
<a name="l12374"></a>12374 <span class="comment">                                                         See SRIO2_INT_REG, SRIO2_INT2_REG */</span>
<a name="l12375"></a>12375     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#adbf60f35c4c2fc9678a7bae6e2bf2ab5">reserved_57_59</a>               : 3;
<a name="l12376"></a>12376     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#a9bbc284135a0025257603374b58fda26">dfm</a>                          : 1;  <span class="comment">/**&lt; DFM Interrupt</span>
<a name="l12377"></a>12377 <span class="comment">                                                         See DFM_FNT_STAT */</span>
<a name="l12378"></a>12378     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#a4e3571642732a572b176eca11d7c8a44">reserved_53_55</a>               : 3;
<a name="l12379"></a>12379     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#aad6fbcc2dc3147bd3f4295018e7db578">lmc0</a>                         : 1;  <span class="comment">/**&lt; LMC0 interrupt</span>
<a name="l12380"></a>12380 <span class="comment">                                                         See LMC0_INT */</span>
<a name="l12381"></a>12381     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#a58fece46d3cc95bed5d45bbb371d26b3">reserved_51_51</a>               : 1;
<a name="l12382"></a>12382     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#a6d86b2011f7077b3e7bc84202fe7a517">srio0</a>                        : 1;  <span class="comment">/**&lt; SRIO0 interrupt</span>
<a name="l12383"></a>12383 <span class="comment">                                                         See SRIO0_INT_REG, SRIO0_INT2_REG */</span>
<a name="l12384"></a>12384     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#a05d1166bdce890f101a5610dcec163e4">pem1</a>                         : 1;  <span class="comment">/**&lt; PEM1 interrupt</span>
<a name="l12385"></a>12385 <span class="comment">                                                         See PEM1_INT_SUM (enabled by PEM1_INT_ENB) */</span>
<a name="l12386"></a>12386     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#a5f8e1937160654efd905db7a54694423">pem0</a>                         : 1;  <span class="comment">/**&lt; PEM0 interrupt</span>
<a name="l12387"></a>12387 <span class="comment">                                                         See PEM0_INT_SUM (enabled by PEM0_INT_ENB) */</span>
<a name="l12388"></a>12388     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#a67cccca0673fe7dad304fc769516384d">ptp</a>                          : 1;  <span class="comment">/**&lt; PTP interrupt</span>
<a name="l12389"></a>12389 <span class="comment">                                                         Set when HW decrements MIO_PTP_EVT_CNT to zero */</span>
<a name="l12390"></a>12390     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#af248f96fdfe04519829e105a06b49c5c">agl</a>                          : 1;  <span class="comment">/**&lt; AGL interrupt</span>
<a name="l12391"></a>12391 <span class="comment">                                                         See AGL_GMX_RX*_INT_REG, AGL_GMX_TX_INT_REG */</span>
<a name="l12392"></a>12392     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#a9cc21e164bf64338494696525e3adfc5">reserved_38_45</a>               : 8;
<a name="l12393"></a>12393     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#aa6e4dbc8659cb5e87de18dad66553c2d">agx1</a>                         : 1;  <span class="comment">/**&lt; GMX1 interrupt</span>
<a name="l12394"></a>12394 <span class="comment">                                                         See GMX1_RX*_INT_REG, GMX1_TX_INT_REG,</span>
<a name="l12395"></a>12395 <span class="comment">                                                         PCS1_INT*_REG, PCSX1_INT_REG */</span>
<a name="l12396"></a>12396     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#a583e210eb6002ab36f0aca2577d25b77">agx0</a>                         : 1;  <span class="comment">/**&lt; GMX0 interrupt</span>
<a name="l12397"></a>12397 <span class="comment">                                                         See GMX0_RX*_INT_REG, GMX0_TX_INT_REG,</span>
<a name="l12398"></a>12398 <span class="comment">                                                         PCS0_INT*_REG, PCSX0_INT_REG */</span>
<a name="l12399"></a>12399     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#ac00cdcffa7cfef71613bbc98b3724f31">dpi</a>                          : 1;  <span class="comment">/**&lt; DPI interrupt</span>
<a name="l12400"></a>12400 <span class="comment">                                                         See DPI_INT_REG */</span>
<a name="l12401"></a>12401     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#a58ac2e3570fc5a51cf80db95a6ecbafa">sli</a>                          : 1;  <span class="comment">/**&lt; SLI interrupt</span>
<a name="l12402"></a>12402 <span class="comment">                                                         See SLI_INT_SUM (enabled by SLI_INT_ENB_CIU) */</span>
<a name="l12403"></a>12403     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#a1d1990d5276c5c6d80c6218632ccfc0b">usb</a>                          : 1;  <span class="comment">/**&lt; USB UCTL0 interrupt</span>
<a name="l12404"></a>12404 <span class="comment">                                                         See UCTL0_INT_REG */</span>
<a name="l12405"></a>12405     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#ac97679e17ac87330e310ac3c1f2315ae">dfa</a>                          : 1;  <span class="comment">/**&lt; DFA interrupt</span>
<a name="l12406"></a>12406 <span class="comment">                                                         See DFA_ERROR */</span>
<a name="l12407"></a>12407     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#ad4dbc38438544ce347dbef8fdc1ba856">key</a>                          : 1;  <span class="comment">/**&lt; KEY interrupt</span>
<a name="l12408"></a>12408 <span class="comment">                                                         See KEY_INT_SUM */</span>
<a name="l12409"></a>12409     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#a9836d4aa453f02b6881c0a81ac19a97f">rad</a>                          : 1;  <span class="comment">/**&lt; RAD interrupt</span>
<a name="l12410"></a>12410 <span class="comment">                                                         See RAD_REG_ERROR */</span>
<a name="l12411"></a>12411     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#a36858a30525f43ae5d4dcc57f6e1f133">tim</a>                          : 1;  <span class="comment">/**&lt; TIM interrupt</span>
<a name="l12412"></a>12412 <span class="comment">                                                         See TIM_REG_ERROR */</span>
<a name="l12413"></a>12413     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#a548eea29a53dbde8796e3ecbfbbf1854">zip</a>                          : 1;  <span class="comment">/**&lt; ZIP interrupt</span>
<a name="l12414"></a>12414 <span class="comment">                                                         See ZIP_ERROR */</span>
<a name="l12415"></a>12415     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#a320a934c0564ea5c63361aaa7bdb1313">pko</a>                          : 1;  <span class="comment">/**&lt; PKO interrupt</span>
<a name="l12416"></a>12416 <span class="comment">                                                         See PKO_REG_ERROR */</span>
<a name="l12417"></a>12417     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#acfd94d2716dc87548fda97edab5f32f2">pip</a>                          : 1;  <span class="comment">/**&lt; PIP interrupt</span>
<a name="l12418"></a>12418 <span class="comment">                                                         See PIP_INT_REG */</span>
<a name="l12419"></a>12419     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#ac9d5e3fa33b5111c51bdcee399e4ae80">ipd</a>                          : 1;  <span class="comment">/**&lt; IPD interrupt</span>
<a name="l12420"></a>12420 <span class="comment">                                                         See IPD_INT_SUM */</span>
<a name="l12421"></a>12421     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#a12ca10626ac2ba55ea2bbb9686781fac">l2c</a>                          : 1;  <span class="comment">/**&lt; L2C interrupt</span>
<a name="l12422"></a>12422 <span class="comment">                                                         See L2C_INT_REG */</span>
<a name="l12423"></a>12423     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#ae188f478253f48df7787ded93e8204a5">pow</a>                          : 1;  <span class="comment">/**&lt; POW err interrupt</span>
<a name="l12424"></a>12424 <span class="comment">                                                         See POW_ECC_ERR */</span>
<a name="l12425"></a>12425     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#af38433ed9efe68dd454c5d79ab553d51">fpa</a>                          : 1;  <span class="comment">/**&lt; FPA interrupt</span>
<a name="l12426"></a>12426 <span class="comment">                                                         See FPA_INT_SUM */</span>
<a name="l12427"></a>12427     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#a38d68f9d7f91ef876438673c120ad3b0">iob</a>                          : 1;  <span class="comment">/**&lt; IOB interrupt</span>
<a name="l12428"></a>12428 <span class="comment">                                                         See IOB_INT_SUM */</span>
<a name="l12429"></a>12429     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#a3512bceab6aa041ee04e3fbee8f829da">mio</a>                          : 1;  <span class="comment">/**&lt; MIO boot interrupt</span>
<a name="l12430"></a>12430 <span class="comment">                                                         See MIO_BOOT_ERR */</span>
<a name="l12431"></a>12431     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#a11fd8e51841fd4e845f8e60fcc6ad979">nand</a>                         : 1;  <span class="comment">/**&lt; NAND Flash Controller interrupt</span>
<a name="l12432"></a>12432 <span class="comment">                                                         See NDF_INT */</span>
<a name="l12433"></a>12433     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#a46490e7d8031a200774301a8e54123cd">mii1</a>                         : 1;  <span class="comment">/**&lt; RGMII/MII/MIX Interface 1 Interrupt</span>
<a name="l12434"></a>12434 <span class="comment">                                                         See MIX1_ISR */</span>
<a name="l12435"></a>12435     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#a144d57d9385799857ae2cf7f250ea917">reserved_10_17</a>               : 8;
<a name="l12436"></a>12436     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#a02b450ed1571a8bed1f9938efaf1af03">wdog</a>                         : 10; <span class="comment">/**&lt; 10 watchdog interrupts */</span>
<a name="l12437"></a>12437 <span class="preprocessor">#else</span>
<a name="l12438"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#a02b450ed1571a8bed1f9938efaf1af03">12438</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#a02b450ed1571a8bed1f9938efaf1af03">wdog</a>                         : 10;
<a name="l12439"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#a144d57d9385799857ae2cf7f250ea917">12439</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#a144d57d9385799857ae2cf7f250ea917">reserved_10_17</a>               : 8;
<a name="l12440"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#a46490e7d8031a200774301a8e54123cd">12440</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#a46490e7d8031a200774301a8e54123cd">mii1</a>                         : 1;
<a name="l12441"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#a11fd8e51841fd4e845f8e60fcc6ad979">12441</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#a11fd8e51841fd4e845f8e60fcc6ad979">nand</a>                         : 1;
<a name="l12442"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#a3512bceab6aa041ee04e3fbee8f829da">12442</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#a3512bceab6aa041ee04e3fbee8f829da">mio</a>                          : 1;
<a name="l12443"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#a38d68f9d7f91ef876438673c120ad3b0">12443</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#a38d68f9d7f91ef876438673c120ad3b0">iob</a>                          : 1;
<a name="l12444"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#af38433ed9efe68dd454c5d79ab553d51">12444</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#af38433ed9efe68dd454c5d79ab553d51">fpa</a>                          : 1;
<a name="l12445"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#ae188f478253f48df7787ded93e8204a5">12445</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#ae188f478253f48df7787ded93e8204a5">pow</a>                          : 1;
<a name="l12446"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#a12ca10626ac2ba55ea2bbb9686781fac">12446</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#a12ca10626ac2ba55ea2bbb9686781fac">l2c</a>                          : 1;
<a name="l12447"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#ac9d5e3fa33b5111c51bdcee399e4ae80">12447</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#ac9d5e3fa33b5111c51bdcee399e4ae80">ipd</a>                          : 1;
<a name="l12448"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#acfd94d2716dc87548fda97edab5f32f2">12448</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#acfd94d2716dc87548fda97edab5f32f2">pip</a>                          : 1;
<a name="l12449"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#a320a934c0564ea5c63361aaa7bdb1313">12449</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#a320a934c0564ea5c63361aaa7bdb1313">pko</a>                          : 1;
<a name="l12450"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#a548eea29a53dbde8796e3ecbfbbf1854">12450</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#a548eea29a53dbde8796e3ecbfbbf1854">zip</a>                          : 1;
<a name="l12451"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#a36858a30525f43ae5d4dcc57f6e1f133">12451</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#a36858a30525f43ae5d4dcc57f6e1f133">tim</a>                          : 1;
<a name="l12452"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#a9836d4aa453f02b6881c0a81ac19a97f">12452</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#a9836d4aa453f02b6881c0a81ac19a97f">rad</a>                          : 1;
<a name="l12453"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#ad4dbc38438544ce347dbef8fdc1ba856">12453</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#ad4dbc38438544ce347dbef8fdc1ba856">key</a>                          : 1;
<a name="l12454"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#ac97679e17ac87330e310ac3c1f2315ae">12454</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#ac97679e17ac87330e310ac3c1f2315ae">dfa</a>                          : 1;
<a name="l12455"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#a1d1990d5276c5c6d80c6218632ccfc0b">12455</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#a1d1990d5276c5c6d80c6218632ccfc0b">usb</a>                          : 1;
<a name="l12456"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#a58ac2e3570fc5a51cf80db95a6ecbafa">12456</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#a58ac2e3570fc5a51cf80db95a6ecbafa">sli</a>                          : 1;
<a name="l12457"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#ac00cdcffa7cfef71613bbc98b3724f31">12457</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#ac00cdcffa7cfef71613bbc98b3724f31">dpi</a>                          : 1;
<a name="l12458"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#a583e210eb6002ab36f0aca2577d25b77">12458</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#a583e210eb6002ab36f0aca2577d25b77">agx0</a>                         : 1;
<a name="l12459"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#aa6e4dbc8659cb5e87de18dad66553c2d">12459</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#aa6e4dbc8659cb5e87de18dad66553c2d">agx1</a>                         : 1;
<a name="l12460"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#a9cc21e164bf64338494696525e3adfc5">12460</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#a9cc21e164bf64338494696525e3adfc5">reserved_38_45</a>               : 8;
<a name="l12461"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#af248f96fdfe04519829e105a06b49c5c">12461</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#af248f96fdfe04519829e105a06b49c5c">agl</a>                          : 1;
<a name="l12462"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#a67cccca0673fe7dad304fc769516384d">12462</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#a67cccca0673fe7dad304fc769516384d">ptp</a>                          : 1;
<a name="l12463"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#a5f8e1937160654efd905db7a54694423">12463</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#a5f8e1937160654efd905db7a54694423">pem0</a>                         : 1;
<a name="l12464"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#a05d1166bdce890f101a5610dcec163e4">12464</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#a05d1166bdce890f101a5610dcec163e4">pem1</a>                         : 1;
<a name="l12465"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#a6d86b2011f7077b3e7bc84202fe7a517">12465</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#a6d86b2011f7077b3e7bc84202fe7a517">srio0</a>                        : 1;
<a name="l12466"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#a58fece46d3cc95bed5d45bbb371d26b3">12466</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#a58fece46d3cc95bed5d45bbb371d26b3">reserved_51_51</a>               : 1;
<a name="l12467"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#aad6fbcc2dc3147bd3f4295018e7db578">12467</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#aad6fbcc2dc3147bd3f4295018e7db578">lmc0</a>                         : 1;
<a name="l12468"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#a4e3571642732a572b176eca11d7c8a44">12468</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#a4e3571642732a572b176eca11d7c8a44">reserved_53_55</a>               : 3;
<a name="l12469"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#a9bbc284135a0025257603374b58fda26">12469</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#a9bbc284135a0025257603374b58fda26">dfm</a>                          : 1;
<a name="l12470"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#adbf60f35c4c2fc9678a7bae6e2bf2ab5">12470</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#adbf60f35c4c2fc9678a7bae6e2bf2ab5">reserved_57_59</a>               : 3;
<a name="l12471"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#a3b9abe2883c8d8d7a9f413ea8f6b93a6">12471</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#a3b9abe2883c8d8d7a9f413ea8f6b93a6">srio2</a>                        : 1;
<a name="l12472"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#aa4d4bc60f03b817558f43f948f996858">12472</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#aa4d4bc60f03b817558f43f948f996858">srio3</a>                        : 1;
<a name="l12473"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#a4cf41858f4508698c46daca545f55a4d">12473</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#a4cf41858f4508698c46daca545f55a4d">reserved_62_62</a>               : 1;
<a name="l12474"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#af85d979d7e15a68dbcf9123cbb37d875">12474</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn66xx.html#af85d979d7e15a68dbcf9123cbb37d875">rst</a>                          : 1;
<a name="l12475"></a>12475 <span class="preprocessor">#endif</span>
<a name="l12476"></a>12476 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__int__sum1.html#afa631659bcdf92eb8c6448d683104270">cn66xx</a>;
<a name="l12477"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html">12477</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html">cvmx_ciu_int_sum1_cn70xx</a> {
<a name="l12478"></a>12478 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12479"></a>12479 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#ad7777019c99b8f07dc4171cc2ab471bb">rst</a>                          : 1;  <span class="comment">/**&lt; RST interrupt. Value equals ((CIU_CIB_RST_RAW &amp; CIU_CIB_RST_EN) != 0).</span>
<a name="l12480"></a>12480 <span class="comment">                                                         See CIU_CIB_RST_RAW and CIU_CIB_RST_EN. */</span>
<a name="l12481"></a>12481     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#ac2ff6921a02f65d1ddd162275ecb316a">reserved_53_62</a>               : 10;
<a name="l12482"></a>12482     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#ade337e6e59013443817b5c2004aae7b0">lmc0</a>                         : 1;  <span class="comment">/**&lt; LMC0 interrupt. Value equals ((CIU_CIB_LMC(0)_RAW &amp; CIU_CIB_LMC(0)_EN) != 0).</span>
<a name="l12483"></a>12483 <span class="comment">                                                         See CIU_CIB_LMC(0)_RAW and CIU_CIB_LMC(0)_EN. */</span>
<a name="l12484"></a>12484     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#a449b7b8f8fe3d61f3a2cc3cde5aef2d7">reserved_51_51</a>               : 1;
<a name="l12485"></a>12485     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#a3f85d4d7471b992f5ec9b69c25b85a13">pem2</a>                         : 1;  <span class="comment">/**&lt; PEM2 interrupt</span>
<a name="l12486"></a>12486 <span class="comment">                                                         See PEM2_INT_SUM (enabled by PEM2_INT_ENB) */</span>
<a name="l12487"></a>12487     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#a516ea9c01f702d47afe6f192ba15cd07">pem1</a>                         : 1;  <span class="comment">/**&lt; PEM1 interrupt</span>
<a name="l12488"></a>12488 <span class="comment">                                                         See PEM1_INT_SUM (enabled by PEM1_INT_ENB) */</span>
<a name="l12489"></a>12489     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#a733c667a3e472e8525cb8d9e75de2e11">pem0</a>                         : 1;  <span class="comment">/**&lt; PEM0 interrupt</span>
<a name="l12490"></a>12490 <span class="comment">                                                         See PEM0_INT_SUM (enabled by PEM0_INT_ENB) */</span>
<a name="l12491"></a>12491     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#aedb9dc407d54e612a31fb9bffe45a8e5">ptp</a>                          : 1;  <span class="comment">/**&lt; PTP interrupt</span>
<a name="l12492"></a>12492 <span class="comment">                                                         Set when HW decrements MIO_PTP_EVT_CNT to zero</span>
<a name="l12493"></a>12493 <span class="comment">                                                         See MIO_PTP_EVT_CNT for details. */</span>
<a name="l12494"></a>12494     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#a230788edac3fa4e698a5a67e76fc8d7d">agl</a>                          : 1;  <span class="comment">/**&lt; AGL interrupt</span>
<a name="l12495"></a>12495 <span class="comment">                                                         See AGL_GMX_RX*_INT_REG, AGL_GMX_TX_INT_REG */</span>
<a name="l12496"></a>12496     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#ae8b310a7a459fde7b07dbc7152e6c6b3">reserved_38_45</a>               : 8;
<a name="l12497"></a>12497     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#aadcd31fe7464b517c5992998b21e8d17">agx1</a>                         : 1;  <span class="comment">/**&lt; GMX1 interrupt</span>
<a name="l12498"></a>12498 <span class="comment">                                                         See GMX1_RX*_INT_REG, GMX1_TX_INT_REG,</span>
<a name="l12499"></a>12499 <span class="comment">                                                         PCS1_INT*_REG, PCSX1_INT_REG */</span>
<a name="l12500"></a>12500     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#ad52557617271d700bb31f48e3e905ff7">agx0</a>                         : 1;  <span class="comment">/**&lt; GMX0 interrupt</span>
<a name="l12501"></a>12501 <span class="comment">                                                         See GMX0_RX*_INT_REG, GMX0_TX_INT_REG,</span>
<a name="l12502"></a>12502 <span class="comment">                                                         PCS0_INT*_REG, PCSX0_INT_REG */</span>
<a name="l12503"></a>12503     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#a5309f39269940c616886669a0433dfc3">dpi</a>                          : 1;  <span class="comment">/**&lt; DPI interrupt</span>
<a name="l12504"></a>12504 <span class="comment">                                                         See DPI_INT_REG */</span>
<a name="l12505"></a>12505     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#a9fa04f3b56e838781155ec14621408ec">sli</a>                          : 1;  <span class="comment">/**&lt; SLI interrupt</span>
<a name="l12506"></a>12506 <span class="comment">                                                         See SLI_INT_SUM (enabled by SLI_INT_ENB_CIU) */</span>
<a name="l12507"></a>12507     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#adf7457fb7822d9b25370fe4ab1f2f4a5">usb</a>                          : 1;  <span class="comment">/**&lt; USBDRD0 Interrupt.  Value equals ((CIU_CIB_USBDRD(0)_RAW &amp; CIU_CIB_USBDRD(0)_EN) != 0).</span>
<a name="l12508"></a>12508 <span class="comment">                                                         See CIU_CIB_USBDRD(0)_RAW and CIU_CIB_USBDRD(0)_EN. */</span>
<a name="l12509"></a>12509     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#ad77b6c6dfb7effebd8b4580141e9cb75">dfa</a>                          : 1;  <span class="comment">/**&lt; DFA interrupt</span>
<a name="l12510"></a>12510 <span class="comment">                                                         See DFA_ERROR */</span>
<a name="l12511"></a>12511     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#a8de9beb5a97db05231a05f3503b9c6d9">key</a>                          : 1;  <span class="comment">/**&lt; KEY interrupt</span>
<a name="l12512"></a>12512 <span class="comment">                                                         See KEY_INT_SUM */</span>
<a name="l12513"></a>12513     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#a8f24e62ab390423d38122cadf77a7168">rad</a>                          : 1;  <span class="comment">/**&lt; RAD interrupt</span>
<a name="l12514"></a>12514 <span class="comment">                                                         See RAD_REG_ERROR */</span>
<a name="l12515"></a>12515     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#ad09aa544eea789f3d2899057be037244">tim</a>                          : 1;  <span class="comment">/**&lt; TIM interrupt</span>
<a name="l12516"></a>12516 <span class="comment">                                                         See TIM_REG_ERROR */</span>
<a name="l12517"></a>12517     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#ad8859d594f304ec25f41bc22ec2b7ea3">reserved_28_28</a>               : 1;
<a name="l12518"></a>12518     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#a8abe756846f35723645ef80290177fb6">pko</a>                          : 1;  <span class="comment">/**&lt; PKO interrupt</span>
<a name="l12519"></a>12519 <span class="comment">                                                         See PKO_REG_ERROR */</span>
<a name="l12520"></a>12520     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#a5f72b2a6cbbe192b27613e0e5cffa337">pip</a>                          : 1;  <span class="comment">/**&lt; PIP interrupt</span>
<a name="l12521"></a>12521 <span class="comment">                                                         See PIP_INT_REG */</span>
<a name="l12522"></a>12522     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#a2688b1402d6553ebefbc5abd7d018f3d">ipd</a>                          : 1;  <span class="comment">/**&lt; IPD interrupt</span>
<a name="l12523"></a>12523 <span class="comment">                                                         See IPD_INT_SUM */</span>
<a name="l12524"></a>12524     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#af41878a910ee34fb95404e1a9619aadc">l2c</a>                          : 1;  <span class="comment">/**&lt; L2C interrupt. Value equals ((CIU_CIB_L2C_RAW &amp; CIU_CIB_L2C_EN) != 0).</span>
<a name="l12525"></a>12525 <span class="comment">                                                         See CIU_CIB_L2C_RAW and CIU_CIB_L2C_EN. */</span>
<a name="l12526"></a>12526     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#ac06f461912b1abf03f0be93c4fa88fe5">pow</a>                          : 1;  <span class="comment">/**&lt; POW err interrupt</span>
<a name="l12527"></a>12527 <span class="comment">                                                         See POW_ECC_ERR */</span>
<a name="l12528"></a>12528     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#a995e1f8e2605e0b7a80505e659bc7d5d">fpa</a>                          : 1;  <span class="comment">/**&lt; FPA interrupt</span>
<a name="l12529"></a>12529 <span class="comment">                                                         See FPA_INT_SUM */</span>
<a name="l12530"></a>12530     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#ab8d90f12aef3fcb00c7a76191681ef9d">iob</a>                          : 1;  <span class="comment">/**&lt; IOB interrupt</span>
<a name="l12531"></a>12531 <span class="comment">                                                         See IOB_INT_SUM */</span>
<a name="l12532"></a>12532     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#a0ee30b8d6098e865d30e21aaf2cfed9d">mio</a>                          : 1;  <span class="comment">/**&lt; MIO boot interrupt</span>
<a name="l12533"></a>12533 <span class="comment">                                                         See MIO_BOOT_ERR */</span>
<a name="l12534"></a>12534     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#a43d8629f4e430b93a95722eb633528bb">nand</a>                         : 1;  <span class="comment">/**&lt; NAND / EMMC Controller interrupt</span>
<a name="l12535"></a>12535 <span class="comment">                                                         See  NAND / EMMC interrupt */</span>
<a name="l12536"></a>12536     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#a3a0bc4884d4cf2a48d9e15d287c24515">reserved_18_18</a>               : 1;
<a name="l12537"></a>12537     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#a5e223d56cbfdad6822829f52a08d3955">usb1</a>                         : 1;  <span class="comment">/**&lt; USBDRD1 Interrupt.  Value equals ((CIU_CIB_USBDRD(1)_RAW &amp; CIU_CIB_USBDRD(1)_EN) != 0).</span>
<a name="l12538"></a>12538 <span class="comment">                                                         See CIU_CIB_USBDRD(1)_RAW and CIU_CIB_USBDRD(1)_EN. */</span>
<a name="l12539"></a>12539     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#aa41d6ab4b3835d6b24b5391e99fc0274">reserved_4_16</a>                : 13;
<a name="l12540"></a>12540     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#aa4c4ed027e8d9e6c6610470ca257ac9a">wdog</a>                         : 4;  <span class="comment">/**&lt; Watchdog interrupts. Bit 0 for PP0 watchdog, and Bit n for PPn. */</span>
<a name="l12541"></a>12541 <span class="preprocessor">#else</span>
<a name="l12542"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#aa4c4ed027e8d9e6c6610470ca257ac9a">12542</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#aa4c4ed027e8d9e6c6610470ca257ac9a">wdog</a>                         : 4;
<a name="l12543"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#aa41d6ab4b3835d6b24b5391e99fc0274">12543</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#aa41d6ab4b3835d6b24b5391e99fc0274">reserved_4_16</a>                : 13;
<a name="l12544"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#a5e223d56cbfdad6822829f52a08d3955">12544</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#a5e223d56cbfdad6822829f52a08d3955">usb1</a>                         : 1;
<a name="l12545"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#a3a0bc4884d4cf2a48d9e15d287c24515">12545</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#a3a0bc4884d4cf2a48d9e15d287c24515">reserved_18_18</a>               : 1;
<a name="l12546"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#a43d8629f4e430b93a95722eb633528bb">12546</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#a43d8629f4e430b93a95722eb633528bb">nand</a>                         : 1;
<a name="l12547"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#a0ee30b8d6098e865d30e21aaf2cfed9d">12547</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#a0ee30b8d6098e865d30e21aaf2cfed9d">mio</a>                          : 1;
<a name="l12548"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#ab8d90f12aef3fcb00c7a76191681ef9d">12548</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#ab8d90f12aef3fcb00c7a76191681ef9d">iob</a>                          : 1;
<a name="l12549"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#a995e1f8e2605e0b7a80505e659bc7d5d">12549</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#a995e1f8e2605e0b7a80505e659bc7d5d">fpa</a>                          : 1;
<a name="l12550"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#ac06f461912b1abf03f0be93c4fa88fe5">12550</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#ac06f461912b1abf03f0be93c4fa88fe5">pow</a>                          : 1;
<a name="l12551"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#af41878a910ee34fb95404e1a9619aadc">12551</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#af41878a910ee34fb95404e1a9619aadc">l2c</a>                          : 1;
<a name="l12552"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#a2688b1402d6553ebefbc5abd7d018f3d">12552</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#a2688b1402d6553ebefbc5abd7d018f3d">ipd</a>                          : 1;
<a name="l12553"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#a5f72b2a6cbbe192b27613e0e5cffa337">12553</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#a5f72b2a6cbbe192b27613e0e5cffa337">pip</a>                          : 1;
<a name="l12554"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#a8abe756846f35723645ef80290177fb6">12554</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#a8abe756846f35723645ef80290177fb6">pko</a>                          : 1;
<a name="l12555"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#ad8859d594f304ec25f41bc22ec2b7ea3">12555</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#ad8859d594f304ec25f41bc22ec2b7ea3">reserved_28_28</a>               : 1;
<a name="l12556"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#ad09aa544eea789f3d2899057be037244">12556</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#ad09aa544eea789f3d2899057be037244">tim</a>                          : 1;
<a name="l12557"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#a8f24e62ab390423d38122cadf77a7168">12557</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#a8f24e62ab390423d38122cadf77a7168">rad</a>                          : 1;
<a name="l12558"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#a8de9beb5a97db05231a05f3503b9c6d9">12558</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#a8de9beb5a97db05231a05f3503b9c6d9">key</a>                          : 1;
<a name="l12559"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#ad77b6c6dfb7effebd8b4580141e9cb75">12559</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#ad77b6c6dfb7effebd8b4580141e9cb75">dfa</a>                          : 1;
<a name="l12560"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#adf7457fb7822d9b25370fe4ab1f2f4a5">12560</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#adf7457fb7822d9b25370fe4ab1f2f4a5">usb</a>                          : 1;
<a name="l12561"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#a9fa04f3b56e838781155ec14621408ec">12561</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#a9fa04f3b56e838781155ec14621408ec">sli</a>                          : 1;
<a name="l12562"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#a5309f39269940c616886669a0433dfc3">12562</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#a5309f39269940c616886669a0433dfc3">dpi</a>                          : 1;
<a name="l12563"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#ad52557617271d700bb31f48e3e905ff7">12563</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#ad52557617271d700bb31f48e3e905ff7">agx0</a>                         : 1;
<a name="l12564"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#aadcd31fe7464b517c5992998b21e8d17">12564</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#aadcd31fe7464b517c5992998b21e8d17">agx1</a>                         : 1;
<a name="l12565"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#ae8b310a7a459fde7b07dbc7152e6c6b3">12565</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#ae8b310a7a459fde7b07dbc7152e6c6b3">reserved_38_45</a>               : 8;
<a name="l12566"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#a230788edac3fa4e698a5a67e76fc8d7d">12566</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#a230788edac3fa4e698a5a67e76fc8d7d">agl</a>                          : 1;
<a name="l12567"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#aedb9dc407d54e612a31fb9bffe45a8e5">12567</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#aedb9dc407d54e612a31fb9bffe45a8e5">ptp</a>                          : 1;
<a name="l12568"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#a733c667a3e472e8525cb8d9e75de2e11">12568</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#a733c667a3e472e8525cb8d9e75de2e11">pem0</a>                         : 1;
<a name="l12569"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#a516ea9c01f702d47afe6f192ba15cd07">12569</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#a516ea9c01f702d47afe6f192ba15cd07">pem1</a>                         : 1;
<a name="l12570"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#a3f85d4d7471b992f5ec9b69c25b85a13">12570</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#a3f85d4d7471b992f5ec9b69c25b85a13">pem2</a>                         : 1;
<a name="l12571"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#a449b7b8f8fe3d61f3a2cc3cde5aef2d7">12571</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#a449b7b8f8fe3d61f3a2cc3cde5aef2d7">reserved_51_51</a>               : 1;
<a name="l12572"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#ade337e6e59013443817b5c2004aae7b0">12572</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#ade337e6e59013443817b5c2004aae7b0">lmc0</a>                         : 1;
<a name="l12573"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#ac2ff6921a02f65d1ddd162275ecb316a">12573</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#ac2ff6921a02f65d1ddd162275ecb316a">reserved_53_62</a>               : 10;
<a name="l12574"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#ad7777019c99b8f07dc4171cc2ab471bb">12574</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html#ad7777019c99b8f07dc4171cc2ab471bb">rst</a>                          : 1;
<a name="l12575"></a>12575 <span class="preprocessor">#endif</span>
<a name="l12576"></a>12576 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__int__sum1.html#a81d93a9a92a83abf1c12a85b38ca9299">cn70xx</a>;
<a name="l12577"></a><a class="code" href="unioncvmx__ciu__int__sum1.html#ae912b10ade61dfa9e3b4024f8906b429">12577</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cn70xx.html">cvmx_ciu_int_sum1_cn70xx</a>       <a class="code" href="unioncvmx__ciu__int__sum1.html#ae912b10ade61dfa9e3b4024f8906b429">cn70xxp1</a>;
<a name="l12578"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html">12578</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html">cvmx_ciu_int_sum1_cnf71xx</a> {
<a name="l12579"></a>12579 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12580"></a>12580 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#aab6f898d79ca293bcc8acb31689163e5">rst</a>                          : 1;  <span class="comment">/**&lt; MIO RST interrupt</span>
<a name="l12581"></a>12581 <span class="comment">                                                         See MIO_RST_INT */</span>
<a name="l12582"></a>12582     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#a4fd100864b2879ed9aa0e683d96389db">reserved_53_62</a>               : 10;
<a name="l12583"></a>12583     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#ac90d4ab5e1aab6a42dbc7606fd4146b7">lmc0</a>                         : 1;  <span class="comment">/**&lt; LMC0 interrupt</span>
<a name="l12584"></a>12584 <span class="comment">                                                         See LMC0_INT */</span>
<a name="l12585"></a>12585     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#a8626381ae8acd5598df4a9e4b3e5e882">reserved_50_51</a>               : 2;
<a name="l12586"></a>12586     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#ac7c95d62899df68cd50eb83f2e9c942e">pem1</a>                         : 1;  <span class="comment">/**&lt; PEM1 interrupt</span>
<a name="l12587"></a>12587 <span class="comment">                                                         See PEM1_INT_SUM (enabled by PEM1_INT_ENB) */</span>
<a name="l12588"></a>12588     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#abcce43541005dca8c7cf82c63ba099db">pem0</a>                         : 1;  <span class="comment">/**&lt; PEM0 interrupt</span>
<a name="l12589"></a>12589 <span class="comment">                                                         See PEM0_INT_SUM (enabled by PEM0_INT_ENB) */</span>
<a name="l12590"></a>12590     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#ae54b0291a4c0371d2bb9d59e2a83df12">ptp</a>                          : 1;  <span class="comment">/**&lt; PTP interrupt</span>
<a name="l12591"></a>12591 <span class="comment">                                                         Set when HW decrements MIO_PTP_EVT_CNT to zero */</span>
<a name="l12592"></a>12592     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#a43a5df631ba36607a0975006e65710db">reserved_37_46</a>               : 10;
<a name="l12593"></a>12593     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#a741158f62c3a5f294f39bb200fcf688b">agx0</a>                         : 1;  <span class="comment">/**&lt; GMX0 interrupt</span>
<a name="l12594"></a>12594 <span class="comment">                                                         See GMX0_RX*_INT_REG, GMX0_TX_INT_REG,</span>
<a name="l12595"></a>12595 <span class="comment">                                                         PCS0_INT*_REG, PCSX0_INT_REG */</span>
<a name="l12596"></a>12596     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#a464fbea9e7c6387ad74f8a43500b06e7">dpi</a>                          : 1;  <span class="comment">/**&lt; DPI interrupt</span>
<a name="l12597"></a>12597 <span class="comment">                                                         See DPI_INT_REG */</span>
<a name="l12598"></a>12598     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#a19fcea32a9923e0062d4a8e9ac82b301">sli</a>                          : 1;  <span class="comment">/**&lt; SLI interrupt</span>
<a name="l12599"></a>12599 <span class="comment">                                                         See SLI_INT_SUM (enabled by SLI_INT_ENB_CIU) */</span>
<a name="l12600"></a>12600     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#a0b4db2ad1c709a696d2b9d557d15979e">usb</a>                          : 1;  <span class="comment">/**&lt; USB UCTL0 interrupt</span>
<a name="l12601"></a>12601 <span class="comment">                                                         See UCTL0_INT_REG */</span>
<a name="l12602"></a>12602     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#affcb38d5e03200223bc922706272e8f8">reserved_32_32</a>               : 1;
<a name="l12603"></a>12603     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#a37e3e95efdf5c014741bc80e567cf6c3">key</a>                          : 1;  <span class="comment">/**&lt; KEY interrupt</span>
<a name="l12604"></a>12604 <span class="comment">                                                         See KEY_INT_SUM */</span>
<a name="l12605"></a>12605     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#a3cab707055abb67ff1fa9c27aac776ed">rad</a>                          : 1;  <span class="comment">/**&lt; RAD interrupt</span>
<a name="l12606"></a>12606 <span class="comment">                                                         See RAD_REG_ERROR */</span>
<a name="l12607"></a>12607     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#af70cae8891a962b3d48c0f40fea4ffc5">tim</a>                          : 1;  <span class="comment">/**&lt; TIM interrupt</span>
<a name="l12608"></a>12608 <span class="comment">                                                         See TIM_REG_ERROR */</span>
<a name="l12609"></a>12609     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#a1fdd8d2da7cb2e78195dc938b579b178">reserved_28_28</a>               : 1;
<a name="l12610"></a>12610     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#a4a8acd5647a56c1d74622ed19b5650b6">pko</a>                          : 1;  <span class="comment">/**&lt; PKO interrupt</span>
<a name="l12611"></a>12611 <span class="comment">                                                         See PKO_REG_ERROR */</span>
<a name="l12612"></a>12612     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#ae8335dc681c5499043f2af6c135893ea">pip</a>                          : 1;  <span class="comment">/**&lt; PIP interrupt</span>
<a name="l12613"></a>12613 <span class="comment">                                                         See PIP_INT_REG */</span>
<a name="l12614"></a>12614     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#a3ee03a8940c78480869b2c1f5a0938e0">ipd</a>                          : 1;  <span class="comment">/**&lt; IPD interrupt</span>
<a name="l12615"></a>12615 <span class="comment">                                                         See IPD_INT_SUM */</span>
<a name="l12616"></a>12616     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#a26763270627910479bb91153725e88c6">l2c</a>                          : 1;  <span class="comment">/**&lt; L2C interrupt</span>
<a name="l12617"></a>12617 <span class="comment">                                                         See L2C_INT_REG */</span>
<a name="l12618"></a>12618     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#a5248ba19818682c614dc019174eb60b1">pow</a>                          : 1;  <span class="comment">/**&lt; POW err interrupt</span>
<a name="l12619"></a>12619 <span class="comment">                                                         See POW_ECC_ERR */</span>
<a name="l12620"></a>12620     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#a466afb6b34422085f20ce9f624a58b60">fpa</a>                          : 1;  <span class="comment">/**&lt; FPA interrupt</span>
<a name="l12621"></a>12621 <span class="comment">                                                         See FPA_INT_SUM */</span>
<a name="l12622"></a>12622     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#a325c4146059eeae59f6b2cba91c731bc">iob</a>                          : 1;  <span class="comment">/**&lt; IOB interrupt</span>
<a name="l12623"></a>12623 <span class="comment">                                                         See IOB_INT_SUM */</span>
<a name="l12624"></a>12624     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#a9d37e43728f0f32ac07108eb791fe13a">mio</a>                          : 1;  <span class="comment">/**&lt; MIO boot interrupt</span>
<a name="l12625"></a>12625 <span class="comment">                                                         See MIO_BOOT_ERR */</span>
<a name="l12626"></a>12626     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#a6f71a6092b037c0d6de700f490204951">nand</a>                         : 1;  <span class="comment">/**&lt; EMMC Flash Controller interrupt</span>
<a name="l12627"></a>12627 <span class="comment">                                                         See  EMMC interrupt */</span>
<a name="l12628"></a>12628     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#a8ab36c3509227cfc0a235efdf65b048a">reserved_4_18</a>                : 15;
<a name="l12629"></a>12629     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#aa00d73c7fafa56eee233853f3dfb99c2">wdog</a>                         : 4;  <span class="comment">/**&lt; Per PP watchdog interrupts */</span>
<a name="l12630"></a>12630 <span class="preprocessor">#else</span>
<a name="l12631"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#aa00d73c7fafa56eee233853f3dfb99c2">12631</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#aa00d73c7fafa56eee233853f3dfb99c2">wdog</a>                         : 4;
<a name="l12632"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#a8ab36c3509227cfc0a235efdf65b048a">12632</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#a8ab36c3509227cfc0a235efdf65b048a">reserved_4_18</a>                : 15;
<a name="l12633"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#a6f71a6092b037c0d6de700f490204951">12633</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#a6f71a6092b037c0d6de700f490204951">nand</a>                         : 1;
<a name="l12634"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#a9d37e43728f0f32ac07108eb791fe13a">12634</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#a9d37e43728f0f32ac07108eb791fe13a">mio</a>                          : 1;
<a name="l12635"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#a325c4146059eeae59f6b2cba91c731bc">12635</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#a325c4146059eeae59f6b2cba91c731bc">iob</a>                          : 1;
<a name="l12636"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#a466afb6b34422085f20ce9f624a58b60">12636</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#a466afb6b34422085f20ce9f624a58b60">fpa</a>                          : 1;
<a name="l12637"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#a5248ba19818682c614dc019174eb60b1">12637</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#a5248ba19818682c614dc019174eb60b1">pow</a>                          : 1;
<a name="l12638"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#a26763270627910479bb91153725e88c6">12638</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#a26763270627910479bb91153725e88c6">l2c</a>                          : 1;
<a name="l12639"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#a3ee03a8940c78480869b2c1f5a0938e0">12639</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#a3ee03a8940c78480869b2c1f5a0938e0">ipd</a>                          : 1;
<a name="l12640"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#ae8335dc681c5499043f2af6c135893ea">12640</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#ae8335dc681c5499043f2af6c135893ea">pip</a>                          : 1;
<a name="l12641"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#a4a8acd5647a56c1d74622ed19b5650b6">12641</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#a4a8acd5647a56c1d74622ed19b5650b6">pko</a>                          : 1;
<a name="l12642"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#a1fdd8d2da7cb2e78195dc938b579b178">12642</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#a1fdd8d2da7cb2e78195dc938b579b178">reserved_28_28</a>               : 1;
<a name="l12643"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#af70cae8891a962b3d48c0f40fea4ffc5">12643</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#af70cae8891a962b3d48c0f40fea4ffc5">tim</a>                          : 1;
<a name="l12644"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#a3cab707055abb67ff1fa9c27aac776ed">12644</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#a3cab707055abb67ff1fa9c27aac776ed">rad</a>                          : 1;
<a name="l12645"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#a37e3e95efdf5c014741bc80e567cf6c3">12645</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#a37e3e95efdf5c014741bc80e567cf6c3">key</a>                          : 1;
<a name="l12646"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#affcb38d5e03200223bc922706272e8f8">12646</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#affcb38d5e03200223bc922706272e8f8">reserved_32_32</a>               : 1;
<a name="l12647"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#a0b4db2ad1c709a696d2b9d557d15979e">12647</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#a0b4db2ad1c709a696d2b9d557d15979e">usb</a>                          : 1;
<a name="l12648"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#a19fcea32a9923e0062d4a8e9ac82b301">12648</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#a19fcea32a9923e0062d4a8e9ac82b301">sli</a>                          : 1;
<a name="l12649"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#a464fbea9e7c6387ad74f8a43500b06e7">12649</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#a464fbea9e7c6387ad74f8a43500b06e7">dpi</a>                          : 1;
<a name="l12650"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#a741158f62c3a5f294f39bb200fcf688b">12650</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#a741158f62c3a5f294f39bb200fcf688b">agx0</a>                         : 1;
<a name="l12651"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#a43a5df631ba36607a0975006e65710db">12651</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#a43a5df631ba36607a0975006e65710db">reserved_37_46</a>               : 10;
<a name="l12652"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#ae54b0291a4c0371d2bb9d59e2a83df12">12652</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#ae54b0291a4c0371d2bb9d59e2a83df12">ptp</a>                          : 1;
<a name="l12653"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#abcce43541005dca8c7cf82c63ba099db">12653</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#abcce43541005dca8c7cf82c63ba099db">pem0</a>                         : 1;
<a name="l12654"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#ac7c95d62899df68cd50eb83f2e9c942e">12654</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#ac7c95d62899df68cd50eb83f2e9c942e">pem1</a>                         : 1;
<a name="l12655"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#a8626381ae8acd5598df4a9e4b3e5e882">12655</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#a8626381ae8acd5598df4a9e4b3e5e882">reserved_50_51</a>               : 2;
<a name="l12656"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#ac90d4ab5e1aab6a42dbc7606fd4146b7">12656</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#ac90d4ab5e1aab6a42dbc7606fd4146b7">lmc0</a>                         : 1;
<a name="l12657"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#a4fd100864b2879ed9aa0e683d96389db">12657</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#a4fd100864b2879ed9aa0e683d96389db">reserved_53_62</a>               : 10;
<a name="l12658"></a><a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#aab6f898d79ca293bcc8acb31689163e5">12658</a>     uint64_t <a class="code" href="structcvmx__ciu__int__sum1_1_1cvmx__ciu__int__sum1__cnf71xx.html#aab6f898d79ca293bcc8acb31689163e5">rst</a>                          : 1;
<a name="l12659"></a>12659 <span class="preprocessor">#endif</span>
<a name="l12660"></a>12660 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__int__sum1.html#a287c6919ffcb28e45b446d0e200b2c43">cnf71xx</a>;
<a name="l12661"></a>12661 };
<a name="l12662"></a><a class="code" href="cvmx-ciu-defs_8h.html#a766585939fe01658529a40c74658a5b0">12662</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__int__sum1.html" title="cvmx_ciu_int_sum1">cvmx_ciu_int_sum1</a> <a class="code" href="unioncvmx__ciu__int__sum1.html" title="cvmx_ciu_int_sum1">cvmx_ciu_int_sum1_t</a>;
<a name="l12663"></a>12663 <span class="comment"></span>
<a name="l12664"></a>12664 <span class="comment">/**</span>
<a name="l12665"></a>12665 <span class="comment"> * cvmx_ciu_intr_slowdown</span>
<a name="l12666"></a>12666 <span class="comment"> */</span>
<a name="l12667"></a><a class="code" href="unioncvmx__ciu__intr__slowdown.html">12667</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__intr__slowdown.html" title="cvmx_ciu_intr_slowdown">cvmx_ciu_intr_slowdown</a> {
<a name="l12668"></a><a class="code" href="unioncvmx__ciu__intr__slowdown.html#a6e93be2bc89f54746fcc5590c30e26f0">12668</a>     uint64_t <a class="code" href="unioncvmx__ciu__intr__slowdown.html#a6e93be2bc89f54746fcc5590c30e26f0">u64</a>;
<a name="l12669"></a><a class="code" href="structcvmx__ciu__intr__slowdown_1_1cvmx__ciu__intr__slowdown__s.html">12669</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intr__slowdown_1_1cvmx__ciu__intr__slowdown__s.html">cvmx_ciu_intr_slowdown_s</a> {
<a name="l12670"></a>12670 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12671"></a>12671 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intr__slowdown_1_1cvmx__ciu__intr__slowdown__s.html#a29f8f21f1b83275af53bc73df7e6d3c0">reserved_3_63</a>                : 61;
<a name="l12672"></a>12672     uint64_t <a class="code" href="structcvmx__ciu__intr__slowdown_1_1cvmx__ciu__intr__slowdown__s.html#a6e4aef66f5127c7e5b07e2c19d46a361">ctl</a>                          : 3;  <span class="comment">/**&lt; Slow down CIU interrupt walker processing time. IRQ2/3/4 for all 48 cores are sent to the</span>
<a name="l12673"></a>12673 <span class="comment">                                                         core (MRC) in a serial bus to reduce global routing. There is no backpressure mechanism</span>
<a name="l12674"></a>12674 <span class="comment">                                                         designed for this scheme. It will only be a problem when SCLK is faster; this Control will</span>
<a name="l12675"></a>12675 <span class="comment">                                                         slow down the data send out rate in INTR interface to PP. With different a setting, clock</span>
<a name="l12676"></a>12676 <span class="comment">                                                         rate ratio can handle:</span>
<a name="l12677"></a>12677 <span class="comment">                                                         SLOWDOWN sclk_freq/aclk_freq ratio</span>
<a name="l12678"></a>12678 <span class="comment">                                                         0 3</span>
<a name="l12679"></a>12679 <span class="comment">                                                         1 6</span>
<a name="l12680"></a>12680 <span class="comment">                                                         n 3*2n */</span>
<a name="l12681"></a>12681 <span class="preprocessor">#else</span>
<a name="l12682"></a><a class="code" href="structcvmx__ciu__intr__slowdown_1_1cvmx__ciu__intr__slowdown__s.html#a6e4aef66f5127c7e5b07e2c19d46a361">12682</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__intr__slowdown_1_1cvmx__ciu__intr__slowdown__s.html#a6e4aef66f5127c7e5b07e2c19d46a361">ctl</a>                          : 3;
<a name="l12683"></a><a class="code" href="structcvmx__ciu__intr__slowdown_1_1cvmx__ciu__intr__slowdown__s.html#a29f8f21f1b83275af53bc73df7e6d3c0">12683</a>     uint64_t <a class="code" href="structcvmx__ciu__intr__slowdown_1_1cvmx__ciu__intr__slowdown__s.html#a29f8f21f1b83275af53bc73df7e6d3c0">reserved_3_63</a>                : 61;
<a name="l12684"></a>12684 <span class="preprocessor">#endif</span>
<a name="l12685"></a>12685 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__intr__slowdown.html#a144fdd3022ca85e5d073f4af7f029dd5">s</a>;
<a name="l12686"></a><a class="code" href="unioncvmx__ciu__intr__slowdown.html#a3e8062a3e338146fc266902ba4a11ae0">12686</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intr__slowdown_1_1cvmx__ciu__intr__slowdown__s.html">cvmx_ciu_intr_slowdown_s</a>       <a class="code" href="unioncvmx__ciu__intr__slowdown.html#a3e8062a3e338146fc266902ba4a11ae0">cn70xx</a>;
<a name="l12687"></a><a class="code" href="unioncvmx__ciu__intr__slowdown.html#af521ffaccc0810417203b2dfb6811675">12687</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__intr__slowdown_1_1cvmx__ciu__intr__slowdown__s.html">cvmx_ciu_intr_slowdown_s</a>       <a class="code" href="unioncvmx__ciu__intr__slowdown.html#af521ffaccc0810417203b2dfb6811675">cn70xxp1</a>;
<a name="l12688"></a>12688 };
<a name="l12689"></a><a class="code" href="cvmx-ciu-defs_8h.html#a16e1f24a18a6543d2820eb889b0cf2f4">12689</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__intr__slowdown.html" title="cvmx_ciu_intr_slowdown">cvmx_ciu_intr_slowdown</a> <a class="code" href="unioncvmx__ciu__intr__slowdown.html" title="cvmx_ciu_intr_slowdown">cvmx_ciu_intr_slowdown_t</a>;
<a name="l12690"></a>12690 <span class="comment"></span>
<a name="l12691"></a>12691 <span class="comment">/**</span>
<a name="l12692"></a>12692 <span class="comment"> * cvmx_ciu_mbox_clr#</span>
<a name="l12693"></a>12693 <span class="comment"> */</span>
<a name="l12694"></a><a class="code" href="unioncvmx__ciu__mbox__clrx.html">12694</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__mbox__clrx.html" title="cvmx_ciu_mbox_clr#">cvmx_ciu_mbox_clrx</a> {
<a name="l12695"></a><a class="code" href="unioncvmx__ciu__mbox__clrx.html#ac384be52303ee674cb8f5a5d3c8bfaee">12695</a>     uint64_t <a class="code" href="unioncvmx__ciu__mbox__clrx.html#ac384be52303ee674cb8f5a5d3c8bfaee">u64</a>;
<a name="l12696"></a><a class="code" href="structcvmx__ciu__mbox__clrx_1_1cvmx__ciu__mbox__clrx__s.html">12696</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__mbox__clrx_1_1cvmx__ciu__mbox__clrx__s.html">cvmx_ciu_mbox_clrx_s</a> {
<a name="l12697"></a>12697 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12698"></a>12698 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__mbox__clrx_1_1cvmx__ciu__mbox__clrx__s.html#aa2a88a71fd5fc55ab303f22fd7839988">reserved_32_63</a>               : 32;
<a name="l12699"></a>12699     uint64_t <a class="code" href="structcvmx__ciu__mbox__clrx_1_1cvmx__ciu__mbox__clrx__s.html#a1811832b7002faedd89cc361fbf0fb79">bits</a>                         : 32; <span class="comment">/**&lt; On writes, clr corresponding bit in MBOX register</span>
<a name="l12700"></a>12700 <span class="comment">                                                         on reads, return the MBOX register */</span>
<a name="l12701"></a>12701 <span class="preprocessor">#else</span>
<a name="l12702"></a><a class="code" href="structcvmx__ciu__mbox__clrx_1_1cvmx__ciu__mbox__clrx__s.html#a1811832b7002faedd89cc361fbf0fb79">12702</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__mbox__clrx_1_1cvmx__ciu__mbox__clrx__s.html#a1811832b7002faedd89cc361fbf0fb79">bits</a>                         : 32;
<a name="l12703"></a><a class="code" href="structcvmx__ciu__mbox__clrx_1_1cvmx__ciu__mbox__clrx__s.html#aa2a88a71fd5fc55ab303f22fd7839988">12703</a>     uint64_t <a class="code" href="structcvmx__ciu__mbox__clrx_1_1cvmx__ciu__mbox__clrx__s.html#aa2a88a71fd5fc55ab303f22fd7839988">reserved_32_63</a>               : 32;
<a name="l12704"></a>12704 <span class="preprocessor">#endif</span>
<a name="l12705"></a>12705 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__mbox__clrx.html#a4f6f0c27ef17ab3f4872a8c38b094b3a">s</a>;
<a name="l12706"></a><a class="code" href="unioncvmx__ciu__mbox__clrx.html#a458c688a1add47d5481aa10379d3b7d9">12706</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__mbox__clrx_1_1cvmx__ciu__mbox__clrx__s.html">cvmx_ciu_mbox_clrx_s</a>           <a class="code" href="unioncvmx__ciu__mbox__clrx.html#a458c688a1add47d5481aa10379d3b7d9">cn30xx</a>;
<a name="l12707"></a><a class="code" href="unioncvmx__ciu__mbox__clrx.html#a8e3b9a1f9162edd15be365d7948b8571">12707</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__mbox__clrx_1_1cvmx__ciu__mbox__clrx__s.html">cvmx_ciu_mbox_clrx_s</a>           <a class="code" href="unioncvmx__ciu__mbox__clrx.html#a8e3b9a1f9162edd15be365d7948b8571">cn31xx</a>;
<a name="l12708"></a><a class="code" href="unioncvmx__ciu__mbox__clrx.html#a22811e7398bf4c8b4e5584e6a90290de">12708</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__mbox__clrx_1_1cvmx__ciu__mbox__clrx__s.html">cvmx_ciu_mbox_clrx_s</a>           <a class="code" href="unioncvmx__ciu__mbox__clrx.html#a22811e7398bf4c8b4e5584e6a90290de">cn38xx</a>;
<a name="l12709"></a><a class="code" href="unioncvmx__ciu__mbox__clrx.html#adbe4cef48348e1b82502e7f1fd29724c">12709</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__mbox__clrx_1_1cvmx__ciu__mbox__clrx__s.html">cvmx_ciu_mbox_clrx_s</a>           <a class="code" href="unioncvmx__ciu__mbox__clrx.html#adbe4cef48348e1b82502e7f1fd29724c">cn38xxp2</a>;
<a name="l12710"></a><a class="code" href="unioncvmx__ciu__mbox__clrx.html#aab2a7cb9accf7afb5733ac70de565a1f">12710</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__mbox__clrx_1_1cvmx__ciu__mbox__clrx__s.html">cvmx_ciu_mbox_clrx_s</a>           <a class="code" href="unioncvmx__ciu__mbox__clrx.html#aab2a7cb9accf7afb5733ac70de565a1f">cn50xx</a>;
<a name="l12711"></a><a class="code" href="unioncvmx__ciu__mbox__clrx.html#aa7a3136c34a2fe4bf65cd3705ef2168a">12711</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__mbox__clrx_1_1cvmx__ciu__mbox__clrx__s.html">cvmx_ciu_mbox_clrx_s</a>           <a class="code" href="unioncvmx__ciu__mbox__clrx.html#aa7a3136c34a2fe4bf65cd3705ef2168a">cn52xx</a>;
<a name="l12712"></a><a class="code" href="unioncvmx__ciu__mbox__clrx.html#aa6cbe61b72bcaf661c63e4a3a3aaf755">12712</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__mbox__clrx_1_1cvmx__ciu__mbox__clrx__s.html">cvmx_ciu_mbox_clrx_s</a>           <a class="code" href="unioncvmx__ciu__mbox__clrx.html#aa6cbe61b72bcaf661c63e4a3a3aaf755">cn52xxp1</a>;
<a name="l12713"></a><a class="code" href="unioncvmx__ciu__mbox__clrx.html#aafcbddc69db30f4e3a6d389026990adb">12713</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__mbox__clrx_1_1cvmx__ciu__mbox__clrx__s.html">cvmx_ciu_mbox_clrx_s</a>           <a class="code" href="unioncvmx__ciu__mbox__clrx.html#aafcbddc69db30f4e3a6d389026990adb">cn56xx</a>;
<a name="l12714"></a><a class="code" href="unioncvmx__ciu__mbox__clrx.html#a59beaf34d6b8e75dc5f1e86615234246">12714</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__mbox__clrx_1_1cvmx__ciu__mbox__clrx__s.html">cvmx_ciu_mbox_clrx_s</a>           <a class="code" href="unioncvmx__ciu__mbox__clrx.html#a59beaf34d6b8e75dc5f1e86615234246">cn56xxp1</a>;
<a name="l12715"></a><a class="code" href="unioncvmx__ciu__mbox__clrx.html#a0c6a38ef411ba0d8e35a575bb9cd8a69">12715</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__mbox__clrx_1_1cvmx__ciu__mbox__clrx__s.html">cvmx_ciu_mbox_clrx_s</a>           <a class="code" href="unioncvmx__ciu__mbox__clrx.html#a0c6a38ef411ba0d8e35a575bb9cd8a69">cn58xx</a>;
<a name="l12716"></a><a class="code" href="unioncvmx__ciu__mbox__clrx.html#a87773544e100481bf4227e80581c7fb4">12716</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__mbox__clrx_1_1cvmx__ciu__mbox__clrx__s.html">cvmx_ciu_mbox_clrx_s</a>           <a class="code" href="unioncvmx__ciu__mbox__clrx.html#a87773544e100481bf4227e80581c7fb4">cn58xxp1</a>;
<a name="l12717"></a><a class="code" href="unioncvmx__ciu__mbox__clrx.html#a319ea2a363bc8d1d1538acb2d77978d5">12717</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__mbox__clrx_1_1cvmx__ciu__mbox__clrx__s.html">cvmx_ciu_mbox_clrx_s</a>           <a class="code" href="unioncvmx__ciu__mbox__clrx.html#a319ea2a363bc8d1d1538acb2d77978d5">cn61xx</a>;
<a name="l12718"></a><a class="code" href="unioncvmx__ciu__mbox__clrx.html#aeb51f5c9e19a617eccf2e2d0bafded65">12718</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__mbox__clrx_1_1cvmx__ciu__mbox__clrx__s.html">cvmx_ciu_mbox_clrx_s</a>           <a class="code" href="unioncvmx__ciu__mbox__clrx.html#aeb51f5c9e19a617eccf2e2d0bafded65">cn63xx</a>;
<a name="l12719"></a><a class="code" href="unioncvmx__ciu__mbox__clrx.html#afa4928b1b4238a507df74d749ff66611">12719</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__mbox__clrx_1_1cvmx__ciu__mbox__clrx__s.html">cvmx_ciu_mbox_clrx_s</a>           <a class="code" href="unioncvmx__ciu__mbox__clrx.html#afa4928b1b4238a507df74d749ff66611">cn63xxp1</a>;
<a name="l12720"></a><a class="code" href="unioncvmx__ciu__mbox__clrx.html#a2cd847b8c43b90e567eac53c256f17f8">12720</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__mbox__clrx_1_1cvmx__ciu__mbox__clrx__s.html">cvmx_ciu_mbox_clrx_s</a>           <a class="code" href="unioncvmx__ciu__mbox__clrx.html#a2cd847b8c43b90e567eac53c256f17f8">cn66xx</a>;
<a name="l12721"></a><a class="code" href="unioncvmx__ciu__mbox__clrx.html#a3f9caba9f05a5a2108237c0c73f2e71e">12721</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__mbox__clrx_1_1cvmx__ciu__mbox__clrx__s.html">cvmx_ciu_mbox_clrx_s</a>           <a class="code" href="unioncvmx__ciu__mbox__clrx.html#a3f9caba9f05a5a2108237c0c73f2e71e">cn68xx</a>;
<a name="l12722"></a><a class="code" href="unioncvmx__ciu__mbox__clrx.html#a7da02b8113122c15a71446ed969a8293">12722</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__mbox__clrx_1_1cvmx__ciu__mbox__clrx__s.html">cvmx_ciu_mbox_clrx_s</a>           <a class="code" href="unioncvmx__ciu__mbox__clrx.html#a7da02b8113122c15a71446ed969a8293">cn68xxp1</a>;
<a name="l12723"></a><a class="code" href="unioncvmx__ciu__mbox__clrx.html#a2e0b725fe935e75780f08274ff6700dd">12723</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__mbox__clrx_1_1cvmx__ciu__mbox__clrx__s.html">cvmx_ciu_mbox_clrx_s</a>           <a class="code" href="unioncvmx__ciu__mbox__clrx.html#a2e0b725fe935e75780f08274ff6700dd">cn70xx</a>;
<a name="l12724"></a><a class="code" href="unioncvmx__ciu__mbox__clrx.html#ab25a9f2bdc43e34bf1b042f0e6d19930">12724</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__mbox__clrx_1_1cvmx__ciu__mbox__clrx__s.html">cvmx_ciu_mbox_clrx_s</a>           <a class="code" href="unioncvmx__ciu__mbox__clrx.html#ab25a9f2bdc43e34bf1b042f0e6d19930">cn70xxp1</a>;
<a name="l12725"></a><a class="code" href="unioncvmx__ciu__mbox__clrx.html#a4269c72dac15189f3aa8735a65aad80a">12725</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__mbox__clrx_1_1cvmx__ciu__mbox__clrx__s.html">cvmx_ciu_mbox_clrx_s</a>           <a class="code" href="unioncvmx__ciu__mbox__clrx.html#a4269c72dac15189f3aa8735a65aad80a">cnf71xx</a>;
<a name="l12726"></a>12726 };
<a name="l12727"></a><a class="code" href="cvmx-ciu-defs_8h.html#aae38404b3896ef83656a14b9dba0cbaf">12727</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__mbox__clrx.html" title="cvmx_ciu_mbox_clr#">cvmx_ciu_mbox_clrx</a> <a class="code" href="unioncvmx__ciu__mbox__clrx.html" title="cvmx_ciu_mbox_clr#">cvmx_ciu_mbox_clrx_t</a>;
<a name="l12728"></a>12728 <span class="comment"></span>
<a name="l12729"></a>12729 <span class="comment">/**</span>
<a name="l12730"></a>12730 <span class="comment"> * cvmx_ciu_mbox_set#</span>
<a name="l12731"></a>12731 <span class="comment"> */</span>
<a name="l12732"></a><a class="code" href="unioncvmx__ciu__mbox__setx.html">12732</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__mbox__setx.html" title="cvmx_ciu_mbox_set#">cvmx_ciu_mbox_setx</a> {
<a name="l12733"></a><a class="code" href="unioncvmx__ciu__mbox__setx.html#ad809f4d5714814d25dd8bb2cbe2b0559">12733</a>     uint64_t <a class="code" href="unioncvmx__ciu__mbox__setx.html#ad809f4d5714814d25dd8bb2cbe2b0559">u64</a>;
<a name="l12734"></a><a class="code" href="structcvmx__ciu__mbox__setx_1_1cvmx__ciu__mbox__setx__s.html">12734</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__mbox__setx_1_1cvmx__ciu__mbox__setx__s.html">cvmx_ciu_mbox_setx_s</a> {
<a name="l12735"></a>12735 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12736"></a>12736 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__mbox__setx_1_1cvmx__ciu__mbox__setx__s.html#a9d3e0c68da4246b1efff834d4df01377">reserved_32_63</a>               : 32;
<a name="l12737"></a>12737     uint64_t <a class="code" href="structcvmx__ciu__mbox__setx_1_1cvmx__ciu__mbox__setx__s.html#a4551e5a8bec6fdd68fca929bc73a8933">bits</a>                         : 32; <span class="comment">/**&lt; On writes, set corresponding bit in MBOX register</span>
<a name="l12738"></a>12738 <span class="comment">                                                         on reads, return the MBOX register */</span>
<a name="l12739"></a>12739 <span class="preprocessor">#else</span>
<a name="l12740"></a><a class="code" href="structcvmx__ciu__mbox__setx_1_1cvmx__ciu__mbox__setx__s.html#a4551e5a8bec6fdd68fca929bc73a8933">12740</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__mbox__setx_1_1cvmx__ciu__mbox__setx__s.html#a4551e5a8bec6fdd68fca929bc73a8933">bits</a>                         : 32;
<a name="l12741"></a><a class="code" href="structcvmx__ciu__mbox__setx_1_1cvmx__ciu__mbox__setx__s.html#a9d3e0c68da4246b1efff834d4df01377">12741</a>     uint64_t <a class="code" href="structcvmx__ciu__mbox__setx_1_1cvmx__ciu__mbox__setx__s.html#a9d3e0c68da4246b1efff834d4df01377">reserved_32_63</a>               : 32;
<a name="l12742"></a>12742 <span class="preprocessor">#endif</span>
<a name="l12743"></a>12743 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__mbox__setx.html#a298d8919835c4bf1fe410963899fb9da">s</a>;
<a name="l12744"></a><a class="code" href="unioncvmx__ciu__mbox__setx.html#a282ea0adcbfad675a962e623909d1d2f">12744</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__mbox__setx_1_1cvmx__ciu__mbox__setx__s.html">cvmx_ciu_mbox_setx_s</a>           <a class="code" href="unioncvmx__ciu__mbox__setx.html#a282ea0adcbfad675a962e623909d1d2f">cn30xx</a>;
<a name="l12745"></a><a class="code" href="unioncvmx__ciu__mbox__setx.html#ad933219c0ffd6bbf54e63ac0e22ed9a3">12745</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__mbox__setx_1_1cvmx__ciu__mbox__setx__s.html">cvmx_ciu_mbox_setx_s</a>           <a class="code" href="unioncvmx__ciu__mbox__setx.html#ad933219c0ffd6bbf54e63ac0e22ed9a3">cn31xx</a>;
<a name="l12746"></a><a class="code" href="unioncvmx__ciu__mbox__setx.html#adac3d8ff7af499fd2bd2e92f2b77c7cf">12746</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__mbox__setx_1_1cvmx__ciu__mbox__setx__s.html">cvmx_ciu_mbox_setx_s</a>           <a class="code" href="unioncvmx__ciu__mbox__setx.html#adac3d8ff7af499fd2bd2e92f2b77c7cf">cn38xx</a>;
<a name="l12747"></a><a class="code" href="unioncvmx__ciu__mbox__setx.html#a1b471cebe420a4f7de7773bd3f2259f0">12747</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__mbox__setx_1_1cvmx__ciu__mbox__setx__s.html">cvmx_ciu_mbox_setx_s</a>           <a class="code" href="unioncvmx__ciu__mbox__setx.html#a1b471cebe420a4f7de7773bd3f2259f0">cn38xxp2</a>;
<a name="l12748"></a><a class="code" href="unioncvmx__ciu__mbox__setx.html#a21c6cc54a3a3d4cff9b6c6f5e685bae3">12748</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__mbox__setx_1_1cvmx__ciu__mbox__setx__s.html">cvmx_ciu_mbox_setx_s</a>           <a class="code" href="unioncvmx__ciu__mbox__setx.html#a21c6cc54a3a3d4cff9b6c6f5e685bae3">cn50xx</a>;
<a name="l12749"></a><a class="code" href="unioncvmx__ciu__mbox__setx.html#aa31c8513bc033aa08f670f4844bc8500">12749</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__mbox__setx_1_1cvmx__ciu__mbox__setx__s.html">cvmx_ciu_mbox_setx_s</a>           <a class="code" href="unioncvmx__ciu__mbox__setx.html#aa31c8513bc033aa08f670f4844bc8500">cn52xx</a>;
<a name="l12750"></a><a class="code" href="unioncvmx__ciu__mbox__setx.html#a20162968bad824d21a972484631b95bb">12750</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__mbox__setx_1_1cvmx__ciu__mbox__setx__s.html">cvmx_ciu_mbox_setx_s</a>           <a class="code" href="unioncvmx__ciu__mbox__setx.html#a20162968bad824d21a972484631b95bb">cn52xxp1</a>;
<a name="l12751"></a><a class="code" href="unioncvmx__ciu__mbox__setx.html#a689b0f94f1bca3860b6107589ca81553">12751</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__mbox__setx_1_1cvmx__ciu__mbox__setx__s.html">cvmx_ciu_mbox_setx_s</a>           <a class="code" href="unioncvmx__ciu__mbox__setx.html#a689b0f94f1bca3860b6107589ca81553">cn56xx</a>;
<a name="l12752"></a><a class="code" href="unioncvmx__ciu__mbox__setx.html#adcd23e9a223d38b6333c6e7bc0cc2915">12752</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__mbox__setx_1_1cvmx__ciu__mbox__setx__s.html">cvmx_ciu_mbox_setx_s</a>           <a class="code" href="unioncvmx__ciu__mbox__setx.html#adcd23e9a223d38b6333c6e7bc0cc2915">cn56xxp1</a>;
<a name="l12753"></a><a class="code" href="unioncvmx__ciu__mbox__setx.html#a5857f893997f55287d514b63b318883a">12753</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__mbox__setx_1_1cvmx__ciu__mbox__setx__s.html">cvmx_ciu_mbox_setx_s</a>           <a class="code" href="unioncvmx__ciu__mbox__setx.html#a5857f893997f55287d514b63b318883a">cn58xx</a>;
<a name="l12754"></a><a class="code" href="unioncvmx__ciu__mbox__setx.html#a65e0f833d6a5e4ee67c75961b0542836">12754</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__mbox__setx_1_1cvmx__ciu__mbox__setx__s.html">cvmx_ciu_mbox_setx_s</a>           <a class="code" href="unioncvmx__ciu__mbox__setx.html#a65e0f833d6a5e4ee67c75961b0542836">cn58xxp1</a>;
<a name="l12755"></a><a class="code" href="unioncvmx__ciu__mbox__setx.html#a15a3601b33029e36b3a67e2625e830eb">12755</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__mbox__setx_1_1cvmx__ciu__mbox__setx__s.html">cvmx_ciu_mbox_setx_s</a>           <a class="code" href="unioncvmx__ciu__mbox__setx.html#a15a3601b33029e36b3a67e2625e830eb">cn61xx</a>;
<a name="l12756"></a><a class="code" href="unioncvmx__ciu__mbox__setx.html#a6618f6ebb10d1e8b915e183dafefe97f">12756</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__mbox__setx_1_1cvmx__ciu__mbox__setx__s.html">cvmx_ciu_mbox_setx_s</a>           <a class="code" href="unioncvmx__ciu__mbox__setx.html#a6618f6ebb10d1e8b915e183dafefe97f">cn63xx</a>;
<a name="l12757"></a><a class="code" href="unioncvmx__ciu__mbox__setx.html#aa5859f5e3d00ad86c28f918c16c04e89">12757</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__mbox__setx_1_1cvmx__ciu__mbox__setx__s.html">cvmx_ciu_mbox_setx_s</a>           <a class="code" href="unioncvmx__ciu__mbox__setx.html#aa5859f5e3d00ad86c28f918c16c04e89">cn63xxp1</a>;
<a name="l12758"></a><a class="code" href="unioncvmx__ciu__mbox__setx.html#a3bad4b6acedae30f9cb3ed985d59b06a">12758</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__mbox__setx_1_1cvmx__ciu__mbox__setx__s.html">cvmx_ciu_mbox_setx_s</a>           <a class="code" href="unioncvmx__ciu__mbox__setx.html#a3bad4b6acedae30f9cb3ed985d59b06a">cn66xx</a>;
<a name="l12759"></a><a class="code" href="unioncvmx__ciu__mbox__setx.html#a7f42a1a5144aa34daf4fb8bec0ee5848">12759</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__mbox__setx_1_1cvmx__ciu__mbox__setx__s.html">cvmx_ciu_mbox_setx_s</a>           <a class="code" href="unioncvmx__ciu__mbox__setx.html#a7f42a1a5144aa34daf4fb8bec0ee5848">cn68xx</a>;
<a name="l12760"></a><a class="code" href="unioncvmx__ciu__mbox__setx.html#abc68ec606897528d0ede6cae5ee3250b">12760</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__mbox__setx_1_1cvmx__ciu__mbox__setx__s.html">cvmx_ciu_mbox_setx_s</a>           <a class="code" href="unioncvmx__ciu__mbox__setx.html#abc68ec606897528d0ede6cae5ee3250b">cn68xxp1</a>;
<a name="l12761"></a><a class="code" href="unioncvmx__ciu__mbox__setx.html#a9ece23b0340a75b9d6a71adaecbe34de">12761</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__mbox__setx_1_1cvmx__ciu__mbox__setx__s.html">cvmx_ciu_mbox_setx_s</a>           <a class="code" href="unioncvmx__ciu__mbox__setx.html#a9ece23b0340a75b9d6a71adaecbe34de">cn70xx</a>;
<a name="l12762"></a><a class="code" href="unioncvmx__ciu__mbox__setx.html#a467e13745a1d3dede99f03da4a813c44">12762</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__mbox__setx_1_1cvmx__ciu__mbox__setx__s.html">cvmx_ciu_mbox_setx_s</a>           <a class="code" href="unioncvmx__ciu__mbox__setx.html#a467e13745a1d3dede99f03da4a813c44">cn70xxp1</a>;
<a name="l12763"></a><a class="code" href="unioncvmx__ciu__mbox__setx.html#a65bfdbc1b23c7e9e5b996a45e8b2b8e1">12763</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__mbox__setx_1_1cvmx__ciu__mbox__setx__s.html">cvmx_ciu_mbox_setx_s</a>           <a class="code" href="unioncvmx__ciu__mbox__setx.html#a65bfdbc1b23c7e9e5b996a45e8b2b8e1">cnf71xx</a>;
<a name="l12764"></a>12764 };
<a name="l12765"></a><a class="code" href="cvmx-ciu-defs_8h.html#ae951f9928ab16f02c226d839888ed361">12765</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__mbox__setx.html" title="cvmx_ciu_mbox_set#">cvmx_ciu_mbox_setx</a> <a class="code" href="unioncvmx__ciu__mbox__setx.html" title="cvmx_ciu_mbox_set#">cvmx_ciu_mbox_setx_t</a>;
<a name="l12766"></a>12766 <span class="comment"></span>
<a name="l12767"></a>12767 <span class="comment">/**</span>
<a name="l12768"></a>12768 <span class="comment"> * cvmx_ciu_nmi</span>
<a name="l12769"></a>12769 <span class="comment"> */</span>
<a name="l12770"></a><a class="code" href="unioncvmx__ciu__nmi.html">12770</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__nmi.html" title="cvmx_ciu_nmi">cvmx_ciu_nmi</a> {
<a name="l12771"></a><a class="code" href="unioncvmx__ciu__nmi.html#afcb0cfdf3e9c62e90a3dda25d276826d">12771</a>     uint64_t <a class="code" href="unioncvmx__ciu__nmi.html#afcb0cfdf3e9c62e90a3dda25d276826d">u64</a>;
<a name="l12772"></a><a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__s.html">12772</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__s.html">cvmx_ciu_nmi_s</a> {
<a name="l12773"></a>12773 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12774"></a>12774 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__s.html#ae237ff071b9ae472e354e66591f83aab">reserved_32_63</a>               : 32;
<a name="l12775"></a>12775     uint64_t <a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__s.html#a5ec769f02b8f99e52e59615bf266e5da">nmi</a>                          : 32; <span class="comment">/**&lt; Send NMI pulse to PP vector */</span>
<a name="l12776"></a>12776 <span class="preprocessor">#else</span>
<a name="l12777"></a><a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__s.html#a5ec769f02b8f99e52e59615bf266e5da">12777</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__s.html#a5ec769f02b8f99e52e59615bf266e5da">nmi</a>                          : 32;
<a name="l12778"></a><a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__s.html#ae237ff071b9ae472e354e66591f83aab">12778</a>     uint64_t <a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__s.html#ae237ff071b9ae472e354e66591f83aab">reserved_32_63</a>               : 32;
<a name="l12779"></a>12779 <span class="preprocessor">#endif</span>
<a name="l12780"></a>12780 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__nmi.html#acfaf76715794dcbe7d359022cf5269e5">s</a>;
<a name="l12781"></a><a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__cn30xx.html">12781</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__cn30xx.html">cvmx_ciu_nmi_cn30xx</a> {
<a name="l12782"></a>12782 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12783"></a>12783 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__cn30xx.html#a48f214042d40f8d27abad08531659691">reserved_1_63</a>                : 63;
<a name="l12784"></a>12784     uint64_t <a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__cn30xx.html#a9325e7da0094d53f37f0f382adfa1425">nmi</a>                          : 1;  <span class="comment">/**&lt; Send NMI pulse to PP vector */</span>
<a name="l12785"></a>12785 <span class="preprocessor">#else</span>
<a name="l12786"></a><a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__cn30xx.html#a9325e7da0094d53f37f0f382adfa1425">12786</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__cn30xx.html#a9325e7da0094d53f37f0f382adfa1425">nmi</a>                          : 1;
<a name="l12787"></a><a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__cn30xx.html#a48f214042d40f8d27abad08531659691">12787</a>     uint64_t <a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__cn30xx.html#a48f214042d40f8d27abad08531659691">reserved_1_63</a>                : 63;
<a name="l12788"></a>12788 <span class="preprocessor">#endif</span>
<a name="l12789"></a>12789 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__nmi.html#a5333695a4b7ce8e34d5cc8b4fefc71bd">cn30xx</a>;
<a name="l12790"></a><a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__cn31xx.html">12790</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__cn31xx.html">cvmx_ciu_nmi_cn31xx</a> {
<a name="l12791"></a>12791 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12792"></a>12792 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__cn31xx.html#a06ef4673434de7beef1e24ec5c50717f">reserved_2_63</a>                : 62;
<a name="l12793"></a>12793     uint64_t <a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__cn31xx.html#ac440b8af73e633884b13eee30687422c">nmi</a>                          : 2;  <span class="comment">/**&lt; Send NMI pulse to PP vector */</span>
<a name="l12794"></a>12794 <span class="preprocessor">#else</span>
<a name="l12795"></a><a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__cn31xx.html#ac440b8af73e633884b13eee30687422c">12795</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__cn31xx.html#ac440b8af73e633884b13eee30687422c">nmi</a>                          : 2;
<a name="l12796"></a><a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__cn31xx.html#a06ef4673434de7beef1e24ec5c50717f">12796</a>     uint64_t <a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__cn31xx.html#a06ef4673434de7beef1e24ec5c50717f">reserved_2_63</a>                : 62;
<a name="l12797"></a>12797 <span class="preprocessor">#endif</span>
<a name="l12798"></a>12798 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__nmi.html#a1819ee1918616ad27331bcd94f7e1b22">cn31xx</a>;
<a name="l12799"></a><a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__cn38xx.html">12799</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__cn38xx.html">cvmx_ciu_nmi_cn38xx</a> {
<a name="l12800"></a>12800 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12801"></a>12801 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__cn38xx.html#a0287da6b1c72539900e631805c6bc423">reserved_16_63</a>               : 48;
<a name="l12802"></a>12802     uint64_t <a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__cn38xx.html#ad446b0d3d8a2d025942c37956763c21b">nmi</a>                          : 16; <span class="comment">/**&lt; Send NMI pulse to PP vector */</span>
<a name="l12803"></a>12803 <span class="preprocessor">#else</span>
<a name="l12804"></a><a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__cn38xx.html#ad446b0d3d8a2d025942c37956763c21b">12804</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__cn38xx.html#ad446b0d3d8a2d025942c37956763c21b">nmi</a>                          : 16;
<a name="l12805"></a><a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__cn38xx.html#a0287da6b1c72539900e631805c6bc423">12805</a>     uint64_t <a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__cn38xx.html#a0287da6b1c72539900e631805c6bc423">reserved_16_63</a>               : 48;
<a name="l12806"></a>12806 <span class="preprocessor">#endif</span>
<a name="l12807"></a>12807 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__nmi.html#a1785b1915498ea04012262144fd6da4e">cn38xx</a>;
<a name="l12808"></a><a class="code" href="unioncvmx__ciu__nmi.html#a03446c13a52e2247022e24bdd2378c3b">12808</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__cn38xx.html">cvmx_ciu_nmi_cn38xx</a>            <a class="code" href="unioncvmx__ciu__nmi.html#a03446c13a52e2247022e24bdd2378c3b">cn38xxp2</a>;
<a name="l12809"></a><a class="code" href="unioncvmx__ciu__nmi.html#a59aca139120cd1722eaf8ce9e3a962d9">12809</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__cn31xx.html">cvmx_ciu_nmi_cn31xx</a>            <a class="code" href="unioncvmx__ciu__nmi.html#a59aca139120cd1722eaf8ce9e3a962d9">cn50xx</a>;
<a name="l12810"></a><a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__cn52xx.html">12810</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__cn52xx.html">cvmx_ciu_nmi_cn52xx</a> {
<a name="l12811"></a>12811 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12812"></a>12812 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__cn52xx.html#aa7998aefa3949d5a2f57fc370e76ea29">reserved_4_63</a>                : 60;
<a name="l12813"></a>12813     uint64_t <a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__cn52xx.html#a8e456923cc73821f7a2e46de2a7ec1bf">nmi</a>                          : 4;  <span class="comment">/**&lt; Send NMI pulse to PP vector */</span>
<a name="l12814"></a>12814 <span class="preprocessor">#else</span>
<a name="l12815"></a><a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__cn52xx.html#a8e456923cc73821f7a2e46de2a7ec1bf">12815</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__cn52xx.html#a8e456923cc73821f7a2e46de2a7ec1bf">nmi</a>                          : 4;
<a name="l12816"></a><a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__cn52xx.html#aa7998aefa3949d5a2f57fc370e76ea29">12816</a>     uint64_t <a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__cn52xx.html#aa7998aefa3949d5a2f57fc370e76ea29">reserved_4_63</a>                : 60;
<a name="l12817"></a>12817 <span class="preprocessor">#endif</span>
<a name="l12818"></a>12818 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__nmi.html#a848d4553ae7d5da17b539ecd394c115b">cn52xx</a>;
<a name="l12819"></a><a class="code" href="unioncvmx__ciu__nmi.html#a5b7312a3a74ec1f457054886aa30f1fb">12819</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__cn52xx.html">cvmx_ciu_nmi_cn52xx</a>            <a class="code" href="unioncvmx__ciu__nmi.html#a5b7312a3a74ec1f457054886aa30f1fb">cn52xxp1</a>;
<a name="l12820"></a><a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__cn56xx.html">12820</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__cn56xx.html">cvmx_ciu_nmi_cn56xx</a> {
<a name="l12821"></a>12821 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12822"></a>12822 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__cn56xx.html#ab0812cdd837a0643790aceeb27e64431">reserved_12_63</a>               : 52;
<a name="l12823"></a>12823     uint64_t <a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__cn56xx.html#af5335d2c13668c57b49e502aa5dcae90">nmi</a>                          : 12; <span class="comment">/**&lt; Send NMI pulse to PP vector */</span>
<a name="l12824"></a>12824 <span class="preprocessor">#else</span>
<a name="l12825"></a><a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__cn56xx.html#af5335d2c13668c57b49e502aa5dcae90">12825</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__cn56xx.html#af5335d2c13668c57b49e502aa5dcae90">nmi</a>                          : 12;
<a name="l12826"></a><a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__cn56xx.html#ab0812cdd837a0643790aceeb27e64431">12826</a>     uint64_t <a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__cn56xx.html#ab0812cdd837a0643790aceeb27e64431">reserved_12_63</a>               : 52;
<a name="l12827"></a>12827 <span class="preprocessor">#endif</span>
<a name="l12828"></a>12828 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__nmi.html#aa5fdb5a528e3703b859dae800a4cf60f">cn56xx</a>;
<a name="l12829"></a><a class="code" href="unioncvmx__ciu__nmi.html#ae138b1ec1188b9939918148bb244e2c2">12829</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__cn56xx.html">cvmx_ciu_nmi_cn56xx</a>            <a class="code" href="unioncvmx__ciu__nmi.html#ae138b1ec1188b9939918148bb244e2c2">cn56xxp1</a>;
<a name="l12830"></a><a class="code" href="unioncvmx__ciu__nmi.html#ac10d410cf630294397faf4054e6a6197">12830</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__cn38xx.html">cvmx_ciu_nmi_cn38xx</a>            <a class="code" href="unioncvmx__ciu__nmi.html#ac10d410cf630294397faf4054e6a6197">cn58xx</a>;
<a name="l12831"></a><a class="code" href="unioncvmx__ciu__nmi.html#a4832d4133dd72536a882dab1be1782ce">12831</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__cn38xx.html">cvmx_ciu_nmi_cn38xx</a>            <a class="code" href="unioncvmx__ciu__nmi.html#a4832d4133dd72536a882dab1be1782ce">cn58xxp1</a>;
<a name="l12832"></a><a class="code" href="unioncvmx__ciu__nmi.html#a98c1f7c60344f4e576174b1824e43538">12832</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__cn52xx.html">cvmx_ciu_nmi_cn52xx</a>            <a class="code" href="unioncvmx__ciu__nmi.html#a98c1f7c60344f4e576174b1824e43538">cn61xx</a>;
<a name="l12833"></a><a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__cn63xx.html">12833</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__cn63xx.html">cvmx_ciu_nmi_cn63xx</a> {
<a name="l12834"></a>12834 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12835"></a>12835 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__cn63xx.html#ab794663342cb3b4631c380359c71d040">reserved_6_63</a>                : 58;
<a name="l12836"></a>12836     uint64_t <a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__cn63xx.html#afeba12ac26ab1e13e3f5feef702009e5">nmi</a>                          : 6;  <span class="comment">/**&lt; Send NMI pulse to PP vector */</span>
<a name="l12837"></a>12837 <span class="preprocessor">#else</span>
<a name="l12838"></a><a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__cn63xx.html#afeba12ac26ab1e13e3f5feef702009e5">12838</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__cn63xx.html#afeba12ac26ab1e13e3f5feef702009e5">nmi</a>                          : 6;
<a name="l12839"></a><a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__cn63xx.html#ab794663342cb3b4631c380359c71d040">12839</a>     uint64_t <a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__cn63xx.html#ab794663342cb3b4631c380359c71d040">reserved_6_63</a>                : 58;
<a name="l12840"></a>12840 <span class="preprocessor">#endif</span>
<a name="l12841"></a>12841 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__nmi.html#a631bda549fc05cc96e3984d3e87daac9">cn63xx</a>;
<a name="l12842"></a><a class="code" href="unioncvmx__ciu__nmi.html#a743c1e144fb0f9eb16307829ea1a535c">12842</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__cn63xx.html">cvmx_ciu_nmi_cn63xx</a>            <a class="code" href="unioncvmx__ciu__nmi.html#a743c1e144fb0f9eb16307829ea1a535c">cn63xxp1</a>;
<a name="l12843"></a><a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__cn66xx.html">12843</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__cn66xx.html">cvmx_ciu_nmi_cn66xx</a> {
<a name="l12844"></a>12844 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12845"></a>12845 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__cn66xx.html#a833bc053d92fff227fb1596d3ed213a5">reserved_10_63</a>               : 54;
<a name="l12846"></a>12846     uint64_t <a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__cn66xx.html#a20f3b158469af564553361a0c7c1782e">nmi</a>                          : 10; <span class="comment">/**&lt; Send NMI pulse to PP vector */</span>
<a name="l12847"></a>12847 <span class="preprocessor">#else</span>
<a name="l12848"></a><a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__cn66xx.html#a20f3b158469af564553361a0c7c1782e">12848</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__cn66xx.html#a20f3b158469af564553361a0c7c1782e">nmi</a>                          : 10;
<a name="l12849"></a><a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__cn66xx.html#a833bc053d92fff227fb1596d3ed213a5">12849</a>     uint64_t <a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__cn66xx.html#a833bc053d92fff227fb1596d3ed213a5">reserved_10_63</a>               : 54;
<a name="l12850"></a>12850 <span class="preprocessor">#endif</span>
<a name="l12851"></a>12851 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__nmi.html#ab361c9ca23d367a04265d54b719cdd1f">cn66xx</a>;
<a name="l12852"></a><a class="code" href="unioncvmx__ciu__nmi.html#a7a102f3de102dbcc51b2fe512421058d">12852</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__s.html">cvmx_ciu_nmi_s</a>                 <a class="code" href="unioncvmx__ciu__nmi.html#a7a102f3de102dbcc51b2fe512421058d">cn68xx</a>;
<a name="l12853"></a><a class="code" href="unioncvmx__ciu__nmi.html#afb254180abb8be03e13c5069d1ab7542">12853</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__s.html">cvmx_ciu_nmi_s</a>                 <a class="code" href="unioncvmx__ciu__nmi.html#afb254180abb8be03e13c5069d1ab7542">cn68xxp1</a>;
<a name="l12854"></a><a class="code" href="unioncvmx__ciu__nmi.html#ab1b01610babeae38f4b830a674c8eeb0">12854</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__cn52xx.html">cvmx_ciu_nmi_cn52xx</a>            <a class="code" href="unioncvmx__ciu__nmi.html#ab1b01610babeae38f4b830a674c8eeb0">cn70xx</a>;
<a name="l12855"></a><a class="code" href="unioncvmx__ciu__nmi.html#ab9dc09db85f3142ddf2e95d02c9f9ea2">12855</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__cn52xx.html">cvmx_ciu_nmi_cn52xx</a>            <a class="code" href="unioncvmx__ciu__nmi.html#ab9dc09db85f3142ddf2e95d02c9f9ea2">cn70xxp1</a>;
<a name="l12856"></a><a class="code" href="unioncvmx__ciu__nmi.html#a683ca8fb7eaa00700bba5bcda08d851c">12856</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__nmi_1_1cvmx__ciu__nmi__cn52xx.html">cvmx_ciu_nmi_cn52xx</a>            <a class="code" href="unioncvmx__ciu__nmi.html#a683ca8fb7eaa00700bba5bcda08d851c">cnf71xx</a>;
<a name="l12857"></a>12857 };
<a name="l12858"></a><a class="code" href="cvmx-ciu-defs_8h.html#a1a352203b4a1f8e71b3f874add9d9507">12858</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__nmi.html" title="cvmx_ciu_nmi">cvmx_ciu_nmi</a> <a class="code" href="unioncvmx__ciu__nmi.html" title="cvmx_ciu_nmi">cvmx_ciu_nmi_t</a>;
<a name="l12859"></a>12859 <span class="comment"></span>
<a name="l12860"></a>12860 <span class="comment">/**</span>
<a name="l12861"></a>12861 <span class="comment"> * cvmx_ciu_pci_inta</span>
<a name="l12862"></a>12862 <span class="comment"> */</span>
<a name="l12863"></a><a class="code" href="unioncvmx__ciu__pci__inta.html">12863</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__pci__inta.html" title="cvmx_ciu_pci_inta">cvmx_ciu_pci_inta</a> {
<a name="l12864"></a><a class="code" href="unioncvmx__ciu__pci__inta.html#a90286410038ac87b804d7880181358d4">12864</a>     uint64_t <a class="code" href="unioncvmx__ciu__pci__inta.html#a90286410038ac87b804d7880181358d4">u64</a>;
<a name="l12865"></a><a class="code" href="structcvmx__ciu__pci__inta_1_1cvmx__ciu__pci__inta__s.html">12865</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pci__inta_1_1cvmx__ciu__pci__inta__s.html">cvmx_ciu_pci_inta_s</a> {
<a name="l12866"></a>12866 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12867"></a>12867 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__pci__inta_1_1cvmx__ciu__pci__inta__s.html#addaca953c400bb541a76dfd07eaf167f">reserved_2_63</a>                : 62;
<a name="l12868"></a>12868     uint64_t <a class="code" href="structcvmx__ciu__pci__inta_1_1cvmx__ciu__pci__inta__s.html#aad7210186a959ece23f33786b7edcb56">intr</a>                         : 2;  <span class="comment">/**&lt; PCIe interrupt</span>
<a name="l12869"></a>12869 <span class="comment">                                                         These bits are observed in CIU_INTX_SUM0&lt;33:32&gt;</span>
<a name="l12870"></a>12870 <span class="comment">                                                         where X=32-33 */</span>
<a name="l12871"></a>12871 <span class="preprocessor">#else</span>
<a name="l12872"></a><a class="code" href="structcvmx__ciu__pci__inta_1_1cvmx__ciu__pci__inta__s.html#aad7210186a959ece23f33786b7edcb56">12872</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__pci__inta_1_1cvmx__ciu__pci__inta__s.html#aad7210186a959ece23f33786b7edcb56">intr</a>                         : 2;
<a name="l12873"></a><a class="code" href="structcvmx__ciu__pci__inta_1_1cvmx__ciu__pci__inta__s.html#addaca953c400bb541a76dfd07eaf167f">12873</a>     uint64_t <a class="code" href="structcvmx__ciu__pci__inta_1_1cvmx__ciu__pci__inta__s.html#addaca953c400bb541a76dfd07eaf167f">reserved_2_63</a>                : 62;
<a name="l12874"></a>12874 <span class="preprocessor">#endif</span>
<a name="l12875"></a>12875 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__pci__inta.html#a64416ff746db8c4679cf14881c54ee3a">s</a>;
<a name="l12876"></a><a class="code" href="unioncvmx__ciu__pci__inta.html#a812bf9e8a1d7d8d83126b0dd366edb2e">12876</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pci__inta_1_1cvmx__ciu__pci__inta__s.html">cvmx_ciu_pci_inta_s</a>            <a class="code" href="unioncvmx__ciu__pci__inta.html#a812bf9e8a1d7d8d83126b0dd366edb2e">cn30xx</a>;
<a name="l12877"></a><a class="code" href="unioncvmx__ciu__pci__inta.html#ad67f5faba588848dca510e0cae12fae2">12877</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pci__inta_1_1cvmx__ciu__pci__inta__s.html">cvmx_ciu_pci_inta_s</a>            <a class="code" href="unioncvmx__ciu__pci__inta.html#ad67f5faba588848dca510e0cae12fae2">cn31xx</a>;
<a name="l12878"></a><a class="code" href="unioncvmx__ciu__pci__inta.html#ac99f944f8c771e2583530c679e163766">12878</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pci__inta_1_1cvmx__ciu__pci__inta__s.html">cvmx_ciu_pci_inta_s</a>            <a class="code" href="unioncvmx__ciu__pci__inta.html#ac99f944f8c771e2583530c679e163766">cn38xx</a>;
<a name="l12879"></a><a class="code" href="unioncvmx__ciu__pci__inta.html#a9b33ada118c9fe554097e2694d3a3cdf">12879</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pci__inta_1_1cvmx__ciu__pci__inta__s.html">cvmx_ciu_pci_inta_s</a>            <a class="code" href="unioncvmx__ciu__pci__inta.html#a9b33ada118c9fe554097e2694d3a3cdf">cn38xxp2</a>;
<a name="l12880"></a><a class="code" href="unioncvmx__ciu__pci__inta.html#aa4dfcdd34fa91bf7bcf43b4bf1250d33">12880</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pci__inta_1_1cvmx__ciu__pci__inta__s.html">cvmx_ciu_pci_inta_s</a>            <a class="code" href="unioncvmx__ciu__pci__inta.html#aa4dfcdd34fa91bf7bcf43b4bf1250d33">cn50xx</a>;
<a name="l12881"></a><a class="code" href="unioncvmx__ciu__pci__inta.html#af7393b4ff08a8d9806ef48192e463083">12881</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pci__inta_1_1cvmx__ciu__pci__inta__s.html">cvmx_ciu_pci_inta_s</a>            <a class="code" href="unioncvmx__ciu__pci__inta.html#af7393b4ff08a8d9806ef48192e463083">cn52xx</a>;
<a name="l12882"></a><a class="code" href="unioncvmx__ciu__pci__inta.html#adac4fd2542f1502115b8f9629a1e571d">12882</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pci__inta_1_1cvmx__ciu__pci__inta__s.html">cvmx_ciu_pci_inta_s</a>            <a class="code" href="unioncvmx__ciu__pci__inta.html#adac4fd2542f1502115b8f9629a1e571d">cn52xxp1</a>;
<a name="l12883"></a><a class="code" href="unioncvmx__ciu__pci__inta.html#a4573039532fcbf90c04df9164e57afda">12883</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pci__inta_1_1cvmx__ciu__pci__inta__s.html">cvmx_ciu_pci_inta_s</a>            <a class="code" href="unioncvmx__ciu__pci__inta.html#a4573039532fcbf90c04df9164e57afda">cn56xx</a>;
<a name="l12884"></a><a class="code" href="unioncvmx__ciu__pci__inta.html#aa350b24dc5585602acc2e455f047ba8b">12884</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pci__inta_1_1cvmx__ciu__pci__inta__s.html">cvmx_ciu_pci_inta_s</a>            <a class="code" href="unioncvmx__ciu__pci__inta.html#aa350b24dc5585602acc2e455f047ba8b">cn56xxp1</a>;
<a name="l12885"></a><a class="code" href="unioncvmx__ciu__pci__inta.html#a70380f94daca04156f58daf2a0a7de52">12885</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pci__inta_1_1cvmx__ciu__pci__inta__s.html">cvmx_ciu_pci_inta_s</a>            <a class="code" href="unioncvmx__ciu__pci__inta.html#a70380f94daca04156f58daf2a0a7de52">cn58xx</a>;
<a name="l12886"></a><a class="code" href="unioncvmx__ciu__pci__inta.html#a063ec42935cbc524b597ce62407be981">12886</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pci__inta_1_1cvmx__ciu__pci__inta__s.html">cvmx_ciu_pci_inta_s</a>            <a class="code" href="unioncvmx__ciu__pci__inta.html#a063ec42935cbc524b597ce62407be981">cn58xxp1</a>;
<a name="l12887"></a><a class="code" href="unioncvmx__ciu__pci__inta.html#a47ab09f12c92f258bce5f07eead99ebe">12887</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pci__inta_1_1cvmx__ciu__pci__inta__s.html">cvmx_ciu_pci_inta_s</a>            <a class="code" href="unioncvmx__ciu__pci__inta.html#a47ab09f12c92f258bce5f07eead99ebe">cn61xx</a>;
<a name="l12888"></a><a class="code" href="unioncvmx__ciu__pci__inta.html#a667a2af6d3df9682e0b80c3c9fb9cfb2">12888</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pci__inta_1_1cvmx__ciu__pci__inta__s.html">cvmx_ciu_pci_inta_s</a>            <a class="code" href="unioncvmx__ciu__pci__inta.html#a667a2af6d3df9682e0b80c3c9fb9cfb2">cn63xx</a>;
<a name="l12889"></a><a class="code" href="unioncvmx__ciu__pci__inta.html#a11ce20d9a86c57c9c6f9ab2beb34dd72">12889</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pci__inta_1_1cvmx__ciu__pci__inta__s.html">cvmx_ciu_pci_inta_s</a>            <a class="code" href="unioncvmx__ciu__pci__inta.html#a11ce20d9a86c57c9c6f9ab2beb34dd72">cn63xxp1</a>;
<a name="l12890"></a><a class="code" href="unioncvmx__ciu__pci__inta.html#aba7ae6d746b48c4cabb75d2904f6a575">12890</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pci__inta_1_1cvmx__ciu__pci__inta__s.html">cvmx_ciu_pci_inta_s</a>            <a class="code" href="unioncvmx__ciu__pci__inta.html#aba7ae6d746b48c4cabb75d2904f6a575">cn66xx</a>;
<a name="l12891"></a><a class="code" href="unioncvmx__ciu__pci__inta.html#a42f6a2edb1136641ebf05c8c070a7df1">12891</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pci__inta_1_1cvmx__ciu__pci__inta__s.html">cvmx_ciu_pci_inta_s</a>            <a class="code" href="unioncvmx__ciu__pci__inta.html#a42f6a2edb1136641ebf05c8c070a7df1">cn68xx</a>;
<a name="l12892"></a><a class="code" href="unioncvmx__ciu__pci__inta.html#a9c69b1e42413506200a88e3f8aa3bac9">12892</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pci__inta_1_1cvmx__ciu__pci__inta__s.html">cvmx_ciu_pci_inta_s</a>            <a class="code" href="unioncvmx__ciu__pci__inta.html#a9c69b1e42413506200a88e3f8aa3bac9">cn68xxp1</a>;
<a name="l12893"></a><a class="code" href="unioncvmx__ciu__pci__inta.html#aa510bc102c6b7cf7623b4272f3d9848b">12893</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pci__inta_1_1cvmx__ciu__pci__inta__s.html">cvmx_ciu_pci_inta_s</a>            <a class="code" href="unioncvmx__ciu__pci__inta.html#aa510bc102c6b7cf7623b4272f3d9848b">cn70xx</a>;
<a name="l12894"></a><a class="code" href="unioncvmx__ciu__pci__inta.html#a1139808f7ca5c1e89d7a7b375e5b4e5c">12894</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pci__inta_1_1cvmx__ciu__pci__inta__s.html">cvmx_ciu_pci_inta_s</a>            <a class="code" href="unioncvmx__ciu__pci__inta.html#a1139808f7ca5c1e89d7a7b375e5b4e5c">cn70xxp1</a>;
<a name="l12895"></a><a class="code" href="unioncvmx__ciu__pci__inta.html#a93148c553d0e7649bf9dc851b098219a">12895</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pci__inta_1_1cvmx__ciu__pci__inta__s.html">cvmx_ciu_pci_inta_s</a>            <a class="code" href="unioncvmx__ciu__pci__inta.html#a93148c553d0e7649bf9dc851b098219a">cnf71xx</a>;
<a name="l12896"></a>12896 };
<a name="l12897"></a><a class="code" href="cvmx-ciu-defs_8h.html#a7140daacb53f74e569beac0dadad5932">12897</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__pci__inta.html" title="cvmx_ciu_pci_inta">cvmx_ciu_pci_inta</a> <a class="code" href="unioncvmx__ciu__pci__inta.html" title="cvmx_ciu_pci_inta">cvmx_ciu_pci_inta_t</a>;
<a name="l12898"></a>12898 <span class="comment"></span>
<a name="l12899"></a>12899 <span class="comment">/**</span>
<a name="l12900"></a>12900 <span class="comment"> * cvmx_ciu_pp_bist_stat</span>
<a name="l12901"></a>12901 <span class="comment"> */</span>
<a name="l12902"></a><a class="code" href="unioncvmx__ciu__pp__bist__stat.html">12902</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__pp__bist__stat.html" title="cvmx_ciu_pp_bist_stat">cvmx_ciu_pp_bist_stat</a> {
<a name="l12903"></a><a class="code" href="unioncvmx__ciu__pp__bist__stat.html#af9d45f0732f6ec079f1c39d18577afeb">12903</a>     uint64_t <a class="code" href="unioncvmx__ciu__pp__bist__stat.html#af9d45f0732f6ec079f1c39d18577afeb">u64</a>;
<a name="l12904"></a><a class="code" href="structcvmx__ciu__pp__bist__stat_1_1cvmx__ciu__pp__bist__stat__s.html">12904</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__bist__stat_1_1cvmx__ciu__pp__bist__stat__s.html">cvmx_ciu_pp_bist_stat_s</a> {
<a name="l12905"></a>12905 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12906"></a>12906 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__pp__bist__stat_1_1cvmx__ciu__pp__bist__stat__s.html#a84dc0ba832e7c9ee6f67edffe6f6ceed">reserved_32_63</a>               : 32;
<a name="l12907"></a>12907     uint64_t <a class="code" href="structcvmx__ciu__pp__bist__stat_1_1cvmx__ciu__pp__bist__stat__s.html#ab79371e02ce4202f7fbeef3e1fe70805">pp_bist</a>                      : 32; <span class="comment">/**&lt; Physical PP BIST status */</span>
<a name="l12908"></a>12908 <span class="preprocessor">#else</span>
<a name="l12909"></a><a class="code" href="structcvmx__ciu__pp__bist__stat_1_1cvmx__ciu__pp__bist__stat__s.html#ab79371e02ce4202f7fbeef3e1fe70805">12909</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__pp__bist__stat_1_1cvmx__ciu__pp__bist__stat__s.html#ab79371e02ce4202f7fbeef3e1fe70805">pp_bist</a>                      : 32;
<a name="l12910"></a><a class="code" href="structcvmx__ciu__pp__bist__stat_1_1cvmx__ciu__pp__bist__stat__s.html#a84dc0ba832e7c9ee6f67edffe6f6ceed">12910</a>     uint64_t <a class="code" href="structcvmx__ciu__pp__bist__stat_1_1cvmx__ciu__pp__bist__stat__s.html#a84dc0ba832e7c9ee6f67edffe6f6ceed">reserved_32_63</a>               : 32;
<a name="l12911"></a>12911 <span class="preprocessor">#endif</span>
<a name="l12912"></a>12912 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__pp__bist__stat.html#ae7ca831c20dc360a9618556034e0e489">s</a>;
<a name="l12913"></a><a class="code" href="unioncvmx__ciu__pp__bist__stat.html#a5b9ab61b876a3ef706cae0a4a5e486ba">12913</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__bist__stat_1_1cvmx__ciu__pp__bist__stat__s.html">cvmx_ciu_pp_bist_stat_s</a>        <a class="code" href="unioncvmx__ciu__pp__bist__stat.html#a5b9ab61b876a3ef706cae0a4a5e486ba">cn68xx</a>;
<a name="l12914"></a><a class="code" href="unioncvmx__ciu__pp__bist__stat.html#a566f8716e227853bcee7ab792373da91">12914</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__bist__stat_1_1cvmx__ciu__pp__bist__stat__s.html">cvmx_ciu_pp_bist_stat_s</a>        <a class="code" href="unioncvmx__ciu__pp__bist__stat.html#a566f8716e227853bcee7ab792373da91">cn68xxp1</a>;
<a name="l12915"></a>12915 };
<a name="l12916"></a><a class="code" href="cvmx-ciu-defs_8h.html#a531d6d827bd84fb8a1e503835017aeb0">12916</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__pp__bist__stat.html" title="cvmx_ciu_pp_bist_stat">cvmx_ciu_pp_bist_stat</a> <a class="code" href="unioncvmx__ciu__pp__bist__stat.html" title="cvmx_ciu_pp_bist_stat">cvmx_ciu_pp_bist_stat_t</a>;
<a name="l12917"></a>12917 <span class="comment"></span>
<a name="l12918"></a>12918 <span class="comment">/**</span>
<a name="l12919"></a>12919 <span class="comment"> * cvmx_ciu_pp_dbg</span>
<a name="l12920"></a>12920 <span class="comment"> */</span>
<a name="l12921"></a><a class="code" href="unioncvmx__ciu__pp__dbg.html">12921</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__pp__dbg.html" title="cvmx_ciu_pp_dbg">cvmx_ciu_pp_dbg</a> {
<a name="l12922"></a><a class="code" href="unioncvmx__ciu__pp__dbg.html#aa76436ff131c6893e2ac27c65f83682e">12922</a>     uint64_t <a class="code" href="unioncvmx__ciu__pp__dbg.html#aa76436ff131c6893e2ac27c65f83682e">u64</a>;
<a name="l12923"></a><a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__s.html">12923</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__s.html">cvmx_ciu_pp_dbg_s</a> {
<a name="l12924"></a>12924 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12925"></a>12925 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__s.html#ac4444bbfbf24dc611f0f61d8f38f2b9f">reserved_48_63</a>               : 16;
<a name="l12926"></a>12926     uint64_t <a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__s.html#acfb04b748fb9beb2f06e5f536266d1f1">ppdbg</a>                        : 48; <span class="comment">/**&lt; Debug[DM] value for each core, whether the cores are in debug mode or not. */</span>
<a name="l12927"></a>12927 <span class="preprocessor">#else</span>
<a name="l12928"></a><a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__s.html#acfb04b748fb9beb2f06e5f536266d1f1">12928</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__s.html#acfb04b748fb9beb2f06e5f536266d1f1">ppdbg</a>                        : 48;
<a name="l12929"></a><a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__s.html#ac4444bbfbf24dc611f0f61d8f38f2b9f">12929</a>     uint64_t <a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__s.html#ac4444bbfbf24dc611f0f61d8f38f2b9f">reserved_48_63</a>               : 16;
<a name="l12930"></a>12930 <span class="preprocessor">#endif</span>
<a name="l12931"></a>12931 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__pp__dbg.html#a0244eefa2e216456634c3c8b4e850b4f">s</a>;
<a name="l12932"></a><a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn30xx.html">12932</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn30xx.html">cvmx_ciu_pp_dbg_cn30xx</a> {
<a name="l12933"></a>12933 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12934"></a>12934 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn30xx.html#a8ca614f965cb19412aabf7936c53a5d7">reserved_1_63</a>                : 63;
<a name="l12935"></a>12935     uint64_t <a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn30xx.html#a3db29515e00a85a2b6f627fe6a2e5f06">ppdbg</a>                        : 1;  <span class="comment">/**&lt; Debug[DM] value for each PP</span>
<a name="l12936"></a>12936 <span class="comment">                                                         whether the PP&apos;s are in debug mode or not */</span>
<a name="l12937"></a>12937 <span class="preprocessor">#else</span>
<a name="l12938"></a><a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn30xx.html#a3db29515e00a85a2b6f627fe6a2e5f06">12938</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn30xx.html#a3db29515e00a85a2b6f627fe6a2e5f06">ppdbg</a>                        : 1;
<a name="l12939"></a><a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn30xx.html#a8ca614f965cb19412aabf7936c53a5d7">12939</a>     uint64_t <a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn30xx.html#a8ca614f965cb19412aabf7936c53a5d7">reserved_1_63</a>                : 63;
<a name="l12940"></a>12940 <span class="preprocessor">#endif</span>
<a name="l12941"></a>12941 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__pp__dbg.html#a582636dee4b149dabde26d43e9a948cd">cn30xx</a>;
<a name="l12942"></a><a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn31xx.html">12942</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn31xx.html">cvmx_ciu_pp_dbg_cn31xx</a> {
<a name="l12943"></a>12943 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12944"></a>12944 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn31xx.html#a3e9a730dd9916997000560b3beff298f">reserved_2_63</a>                : 62;
<a name="l12945"></a>12945     uint64_t <a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn31xx.html#a82eb70fe24160f0ff369992c174ddf80">ppdbg</a>                        : 2;  <span class="comment">/**&lt; Debug[DM] value for each PP</span>
<a name="l12946"></a>12946 <span class="comment">                                                         whether the PP&apos;s are in debug mode or not */</span>
<a name="l12947"></a>12947 <span class="preprocessor">#else</span>
<a name="l12948"></a><a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn31xx.html#a82eb70fe24160f0ff369992c174ddf80">12948</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn31xx.html#a82eb70fe24160f0ff369992c174ddf80">ppdbg</a>                        : 2;
<a name="l12949"></a><a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn31xx.html#a3e9a730dd9916997000560b3beff298f">12949</a>     uint64_t <a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn31xx.html#a3e9a730dd9916997000560b3beff298f">reserved_2_63</a>                : 62;
<a name="l12950"></a>12950 <span class="preprocessor">#endif</span>
<a name="l12951"></a>12951 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__pp__dbg.html#a941f3c6e8ebc0a142bb834029a273abb">cn31xx</a>;
<a name="l12952"></a><a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn38xx.html">12952</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn38xx.html">cvmx_ciu_pp_dbg_cn38xx</a> {
<a name="l12953"></a>12953 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12954"></a>12954 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn38xx.html#a99860c4b8292c3ff8f2028c3586dbe89">reserved_16_63</a>               : 48;
<a name="l12955"></a>12955     uint64_t <a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn38xx.html#a36310484cfbe0ec1447f65bb9da717c0">ppdbg</a>                        : 16; <span class="comment">/**&lt; Debug[DM] value for each PP</span>
<a name="l12956"></a>12956 <span class="comment">                                                         whether the PP&apos;s are in debug mode or not */</span>
<a name="l12957"></a>12957 <span class="preprocessor">#else</span>
<a name="l12958"></a><a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn38xx.html#a36310484cfbe0ec1447f65bb9da717c0">12958</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn38xx.html#a36310484cfbe0ec1447f65bb9da717c0">ppdbg</a>                        : 16;
<a name="l12959"></a><a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn38xx.html#a99860c4b8292c3ff8f2028c3586dbe89">12959</a>     uint64_t <a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn38xx.html#a99860c4b8292c3ff8f2028c3586dbe89">reserved_16_63</a>               : 48;
<a name="l12960"></a>12960 <span class="preprocessor">#endif</span>
<a name="l12961"></a>12961 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__pp__dbg.html#a28b34fb190e0aa907160cae060b919f9">cn38xx</a>;
<a name="l12962"></a><a class="code" href="unioncvmx__ciu__pp__dbg.html#adb02781e0203e792a6eda76c0dece8ee">12962</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn38xx.html">cvmx_ciu_pp_dbg_cn38xx</a>         <a class="code" href="unioncvmx__ciu__pp__dbg.html#adb02781e0203e792a6eda76c0dece8ee">cn38xxp2</a>;
<a name="l12963"></a><a class="code" href="unioncvmx__ciu__pp__dbg.html#a26a895761358ec76d66e3d93c12dcaf4">12963</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn31xx.html">cvmx_ciu_pp_dbg_cn31xx</a>         <a class="code" href="unioncvmx__ciu__pp__dbg.html#a26a895761358ec76d66e3d93c12dcaf4">cn50xx</a>;
<a name="l12964"></a><a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn52xx.html">12964</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn52xx.html">cvmx_ciu_pp_dbg_cn52xx</a> {
<a name="l12965"></a>12965 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12966"></a>12966 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn52xx.html#a9e181b27bb721cc3e5beec43815fdef4">reserved_4_63</a>                : 60;
<a name="l12967"></a>12967     uint64_t <a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn52xx.html#a49121d1e4796a284c9120f4fb0241be5">ppdbg</a>                        : 4;  <span class="comment">/**&lt; Debug[DM] value for each PP</span>
<a name="l12968"></a>12968 <span class="comment">                                                         whether the PP&apos;s are in debug mode or not */</span>
<a name="l12969"></a>12969 <span class="preprocessor">#else</span>
<a name="l12970"></a><a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn52xx.html#a49121d1e4796a284c9120f4fb0241be5">12970</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn52xx.html#a49121d1e4796a284c9120f4fb0241be5">ppdbg</a>                        : 4;
<a name="l12971"></a><a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn52xx.html#a9e181b27bb721cc3e5beec43815fdef4">12971</a>     uint64_t <a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn52xx.html#a9e181b27bb721cc3e5beec43815fdef4">reserved_4_63</a>                : 60;
<a name="l12972"></a>12972 <span class="preprocessor">#endif</span>
<a name="l12973"></a>12973 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__pp__dbg.html#af04ea84523edd97b59a4e184d1556998">cn52xx</a>;
<a name="l12974"></a><a class="code" href="unioncvmx__ciu__pp__dbg.html#a1a18f4ef0e10a64f2f9819d2cd6c2dd3">12974</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn52xx.html">cvmx_ciu_pp_dbg_cn52xx</a>         <a class="code" href="unioncvmx__ciu__pp__dbg.html#a1a18f4ef0e10a64f2f9819d2cd6c2dd3">cn52xxp1</a>;
<a name="l12975"></a><a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn56xx.html">12975</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn56xx.html">cvmx_ciu_pp_dbg_cn56xx</a> {
<a name="l12976"></a>12976 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12977"></a>12977 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn56xx.html#a79ab25c5e2533b4680ffa9cdb916a4e4">reserved_12_63</a>               : 52;
<a name="l12978"></a>12978     uint64_t <a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn56xx.html#afa68f52deb34a189660cf7000f6e0912">ppdbg</a>                        : 12; <span class="comment">/**&lt; Debug[DM] value for each PP</span>
<a name="l12979"></a>12979 <span class="comment">                                                         whether the PP&apos;s are in debug mode or not */</span>
<a name="l12980"></a>12980 <span class="preprocessor">#else</span>
<a name="l12981"></a><a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn56xx.html#afa68f52deb34a189660cf7000f6e0912">12981</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn56xx.html#afa68f52deb34a189660cf7000f6e0912">ppdbg</a>                        : 12;
<a name="l12982"></a><a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn56xx.html#a79ab25c5e2533b4680ffa9cdb916a4e4">12982</a>     uint64_t <a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn56xx.html#a79ab25c5e2533b4680ffa9cdb916a4e4">reserved_12_63</a>               : 52;
<a name="l12983"></a>12983 <span class="preprocessor">#endif</span>
<a name="l12984"></a>12984 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__pp__dbg.html#a00a7de468385f52cc2b3c4c1c29efa31">cn56xx</a>;
<a name="l12985"></a><a class="code" href="unioncvmx__ciu__pp__dbg.html#ad4e82bea98b10b00e85f2f7d608dc565">12985</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn56xx.html">cvmx_ciu_pp_dbg_cn56xx</a>         <a class="code" href="unioncvmx__ciu__pp__dbg.html#ad4e82bea98b10b00e85f2f7d608dc565">cn56xxp1</a>;
<a name="l12986"></a><a class="code" href="unioncvmx__ciu__pp__dbg.html#adb56d82259dd258a0b3ba104e8a4b022">12986</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn38xx.html">cvmx_ciu_pp_dbg_cn38xx</a>         <a class="code" href="unioncvmx__ciu__pp__dbg.html#adb56d82259dd258a0b3ba104e8a4b022">cn58xx</a>;
<a name="l12987"></a><a class="code" href="unioncvmx__ciu__pp__dbg.html#a4fd44736e96cd4baaa85b2d4de86acfb">12987</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn38xx.html">cvmx_ciu_pp_dbg_cn38xx</a>         <a class="code" href="unioncvmx__ciu__pp__dbg.html#a4fd44736e96cd4baaa85b2d4de86acfb">cn58xxp1</a>;
<a name="l12988"></a><a class="code" href="unioncvmx__ciu__pp__dbg.html#a80c4fcb23a02b391a3a16fde9d4e5fa8">12988</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn52xx.html">cvmx_ciu_pp_dbg_cn52xx</a>         <a class="code" href="unioncvmx__ciu__pp__dbg.html#a80c4fcb23a02b391a3a16fde9d4e5fa8">cn61xx</a>;
<a name="l12989"></a><a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn63xx.html">12989</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn63xx.html">cvmx_ciu_pp_dbg_cn63xx</a> {
<a name="l12990"></a>12990 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12991"></a>12991 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn63xx.html#a22b747bcb994b9c3dcdcf92f7e3708d0">reserved_6_63</a>                : 58;
<a name="l12992"></a>12992     uint64_t <a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn63xx.html#ac86063d51666585ffe805ddd30df5a91">ppdbg</a>                        : 6;  <span class="comment">/**&lt; Debug[DM] value for each PP</span>
<a name="l12993"></a>12993 <span class="comment">                                                         whether the PP&apos;s are in debug mode or not */</span>
<a name="l12994"></a>12994 <span class="preprocessor">#else</span>
<a name="l12995"></a><a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn63xx.html#ac86063d51666585ffe805ddd30df5a91">12995</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn63xx.html#ac86063d51666585ffe805ddd30df5a91">ppdbg</a>                        : 6;
<a name="l12996"></a><a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn63xx.html#a22b747bcb994b9c3dcdcf92f7e3708d0">12996</a>     uint64_t <a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn63xx.html#a22b747bcb994b9c3dcdcf92f7e3708d0">reserved_6_63</a>                : 58;
<a name="l12997"></a>12997 <span class="preprocessor">#endif</span>
<a name="l12998"></a>12998 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__pp__dbg.html#ad2c808291328c05e9832ac71b6f9c0f2">cn63xx</a>;
<a name="l12999"></a><a class="code" href="unioncvmx__ciu__pp__dbg.html#a7b23539df29f80e711c8a6bb501f7650">12999</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn63xx.html">cvmx_ciu_pp_dbg_cn63xx</a>         <a class="code" href="unioncvmx__ciu__pp__dbg.html#a7b23539df29f80e711c8a6bb501f7650">cn63xxp1</a>;
<a name="l13000"></a><a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn66xx.html">13000</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn66xx.html">cvmx_ciu_pp_dbg_cn66xx</a> {
<a name="l13001"></a>13001 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l13002"></a>13002 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn66xx.html#a10ec685ce2bb6fe77fcd16c2b28c249c">reserved_10_63</a>               : 54;
<a name="l13003"></a>13003     uint64_t <a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn66xx.html#a1adf3733c23088a521aa81c4d9579b95">ppdbg</a>                        : 10; <span class="comment">/**&lt; Debug[DM] value for each PP</span>
<a name="l13004"></a>13004 <span class="comment">                                                         whether the PP&apos;s are in debug mode or not */</span>
<a name="l13005"></a>13005 <span class="preprocessor">#else</span>
<a name="l13006"></a><a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn66xx.html#a1adf3733c23088a521aa81c4d9579b95">13006</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn66xx.html#a1adf3733c23088a521aa81c4d9579b95">ppdbg</a>                        : 10;
<a name="l13007"></a><a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn66xx.html#a10ec685ce2bb6fe77fcd16c2b28c249c">13007</a>     uint64_t <a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn66xx.html#a10ec685ce2bb6fe77fcd16c2b28c249c">reserved_10_63</a>               : 54;
<a name="l13008"></a>13008 <span class="preprocessor">#endif</span>
<a name="l13009"></a>13009 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__pp__dbg.html#a244df3465f664b65d746c71c22df548a">cn66xx</a>;
<a name="l13010"></a><a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn68xx.html">13010</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn68xx.html">cvmx_ciu_pp_dbg_cn68xx</a> {
<a name="l13011"></a>13011 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l13012"></a>13012 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn68xx.html#aad9986a2d64f39e4f4f6cd276dcfb240">reserved_32_63</a>               : 32;
<a name="l13013"></a>13013     uint64_t <a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn68xx.html#a9f1bf0cc2da47b19ef3cd808412f6a14">ppdbg</a>                        : 32; <span class="comment">/**&lt; Debug[DM] value for each PP</span>
<a name="l13014"></a>13014 <span class="comment">                                                         whether the PP&apos;s are in debug mode or not */</span>
<a name="l13015"></a>13015 <span class="preprocessor">#else</span>
<a name="l13016"></a><a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn68xx.html#a9f1bf0cc2da47b19ef3cd808412f6a14">13016</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn68xx.html#a9f1bf0cc2da47b19ef3cd808412f6a14">ppdbg</a>                        : 32;
<a name="l13017"></a><a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn68xx.html#aad9986a2d64f39e4f4f6cd276dcfb240">13017</a>     uint64_t <a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn68xx.html#aad9986a2d64f39e4f4f6cd276dcfb240">reserved_32_63</a>               : 32;
<a name="l13018"></a>13018 <span class="preprocessor">#endif</span>
<a name="l13019"></a>13019 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__pp__dbg.html#ae28290f2c4268f7f8f81e03ccefb3c62">cn68xx</a>;
<a name="l13020"></a><a class="code" href="unioncvmx__ciu__pp__dbg.html#a7eb2fbb998ac672339fc1f2cf1a1b237">13020</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn68xx.html">cvmx_ciu_pp_dbg_cn68xx</a>         <a class="code" href="unioncvmx__ciu__pp__dbg.html#a7eb2fbb998ac672339fc1f2cf1a1b237">cn68xxp1</a>;
<a name="l13021"></a><a class="code" href="unioncvmx__ciu__pp__dbg.html#ab2b3ed90107b5dc26bc6bbb754439230">13021</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn52xx.html">cvmx_ciu_pp_dbg_cn52xx</a>         <a class="code" href="unioncvmx__ciu__pp__dbg.html#ab2b3ed90107b5dc26bc6bbb754439230">cn70xx</a>;
<a name="l13022"></a><a class="code" href="unioncvmx__ciu__pp__dbg.html#a6e5d0ebd931f784896d2917c28718c90">13022</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn52xx.html">cvmx_ciu_pp_dbg_cn52xx</a>         <a class="code" href="unioncvmx__ciu__pp__dbg.html#a6e5d0ebd931f784896d2917c28718c90">cn70xxp1</a>;
<a name="l13023"></a><a class="code" href="unioncvmx__ciu__pp__dbg.html#a5d5e07cfd7cce39aa4112cea36b69072">13023</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn38xx.html">cvmx_ciu_pp_dbg_cn38xx</a>         <a class="code" href="unioncvmx__ciu__pp__dbg.html#a5d5e07cfd7cce39aa4112cea36b69072">cn73xx</a>;
<a name="l13024"></a><a class="code" href="unioncvmx__ciu__pp__dbg.html#a30fd4936f2d5b234cc97273a28821b87">13024</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__s.html">cvmx_ciu_pp_dbg_s</a>              <a class="code" href="unioncvmx__ciu__pp__dbg.html#a30fd4936f2d5b234cc97273a28821b87">cn78xx</a>;
<a name="l13025"></a><a class="code" href="unioncvmx__ciu__pp__dbg.html#a0f462bfffc61c829c23d068cdde9dcec">13025</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__s.html">cvmx_ciu_pp_dbg_s</a>              <a class="code" href="unioncvmx__ciu__pp__dbg.html#a0f462bfffc61c829c23d068cdde9dcec">cn78xxp1</a>;
<a name="l13026"></a><a class="code" href="unioncvmx__ciu__pp__dbg.html#aa588789cccb7a789f1dc1896f9fdd366">13026</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn52xx.html">cvmx_ciu_pp_dbg_cn52xx</a>         <a class="code" href="unioncvmx__ciu__pp__dbg.html#aa588789cccb7a789f1dc1896f9fdd366">cnf71xx</a>;
<a name="l13027"></a><a class="code" href="unioncvmx__ciu__pp__dbg.html#a468bde85875756b991988f0b6b8db8ff">13027</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__dbg_1_1cvmx__ciu__pp__dbg__cn38xx.html">cvmx_ciu_pp_dbg_cn38xx</a>         <a class="code" href="unioncvmx__ciu__pp__dbg.html#a468bde85875756b991988f0b6b8db8ff">cnf75xx</a>;
<a name="l13028"></a>13028 };
<a name="l13029"></a><a class="code" href="cvmx-ciu-defs_8h.html#a8cf540234ba9011a749e57c41d5cef0f">13029</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__pp__dbg.html" title="cvmx_ciu_pp_dbg">cvmx_ciu_pp_dbg</a> <a class="code" href="unioncvmx__ciu__pp__dbg.html" title="cvmx_ciu_pp_dbg">cvmx_ciu_pp_dbg_t</a>;
<a name="l13030"></a>13030 <span class="comment"></span>
<a name="l13031"></a>13031 <span class="comment">/**</span>
<a name="l13032"></a>13032 <span class="comment"> * cvmx_ciu_pp_poke#</span>
<a name="l13033"></a>13033 <span class="comment"> *</span>
<a name="l13034"></a>13034 <span class="comment"> * CIU_PP_POKE for CIU_WDOG</span>
<a name="l13035"></a>13035 <span class="comment"> *</span>
<a name="l13036"></a>13036 <span class="comment"> */</span>
<a name="l13037"></a><a class="code" href="unioncvmx__ciu__pp__pokex.html">13037</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__pp__pokex.html" title="cvmx_ciu_pp_poke#">cvmx_ciu_pp_pokex</a> {
<a name="l13038"></a><a class="code" href="unioncvmx__ciu__pp__pokex.html#aa091690622d326db05cef6847fb4f583">13038</a>     uint64_t <a class="code" href="unioncvmx__ciu__pp__pokex.html#aa091690622d326db05cef6847fb4f583">u64</a>;
<a name="l13039"></a><a class="code" href="structcvmx__ciu__pp__pokex_1_1cvmx__ciu__pp__pokex__s.html">13039</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__pokex_1_1cvmx__ciu__pp__pokex__s.html">cvmx_ciu_pp_pokex_s</a> {
<a name="l13040"></a>13040 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l13041"></a>13041 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__pp__pokex_1_1cvmx__ciu__pp__pokex__s.html#a2f3831175f2b19e40a4beb6ee6001d7b">poke</a>                         : 64; <span class="comment">/**&lt; Core poke. Writing any value to this register does the following:</span>
<a name="l13042"></a>13042 <span class="comment">                                                         * clears any pending interrupt generated by the associated watchdog.</span>
<a name="l13043"></a>13043 <span class="comment">                                                         * resets CIU_WDOG()[STATE] to 0x0.</span>
<a name="l13044"></a>13044 <span class="comment">                                                         * sets CIU_WDOG()[CNT] to ( CIU_WDOG()[LEN] &lt;&lt; 8).</span>
<a name="l13045"></a>13045 <span class="comment">                                                         Reading this register returns the associated CIU_WDOG() register. */</span>
<a name="l13046"></a>13046 <span class="preprocessor">#else</span>
<a name="l13047"></a><a class="code" href="structcvmx__ciu__pp__pokex_1_1cvmx__ciu__pp__pokex__s.html#a2f3831175f2b19e40a4beb6ee6001d7b">13047</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__pp__pokex_1_1cvmx__ciu__pp__pokex__s.html#a2f3831175f2b19e40a4beb6ee6001d7b">poke</a>                         : 64;
<a name="l13048"></a>13048 <span class="preprocessor">#endif</span>
<a name="l13049"></a>13049 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__pp__pokex.html#a9aeb386af5f810ba1256e9baf8c07b32">s</a>;
<a name="l13050"></a><a class="code" href="unioncvmx__ciu__pp__pokex.html#a9a0ff588bbe870f86e888ff2a5be9a6c">13050</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__pokex_1_1cvmx__ciu__pp__pokex__s.html">cvmx_ciu_pp_pokex_s</a>            <a class="code" href="unioncvmx__ciu__pp__pokex.html#a9a0ff588bbe870f86e888ff2a5be9a6c">cn30xx</a>;
<a name="l13051"></a><a class="code" href="unioncvmx__ciu__pp__pokex.html#ad0e9ced6959c3e2aceb3187d0b930385">13051</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__pokex_1_1cvmx__ciu__pp__pokex__s.html">cvmx_ciu_pp_pokex_s</a>            <a class="code" href="unioncvmx__ciu__pp__pokex.html#ad0e9ced6959c3e2aceb3187d0b930385">cn31xx</a>;
<a name="l13052"></a><a class="code" href="unioncvmx__ciu__pp__pokex.html#a13d10819993612df80fc32ba104ae83c">13052</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__pokex_1_1cvmx__ciu__pp__pokex__s.html">cvmx_ciu_pp_pokex_s</a>            <a class="code" href="unioncvmx__ciu__pp__pokex.html#a13d10819993612df80fc32ba104ae83c">cn38xx</a>;
<a name="l13053"></a><a class="code" href="unioncvmx__ciu__pp__pokex.html#ab6354b008962f0f99c304768a3c93416">13053</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__pokex_1_1cvmx__ciu__pp__pokex__s.html">cvmx_ciu_pp_pokex_s</a>            <a class="code" href="unioncvmx__ciu__pp__pokex.html#ab6354b008962f0f99c304768a3c93416">cn38xxp2</a>;
<a name="l13054"></a><a class="code" href="unioncvmx__ciu__pp__pokex.html#a7fa145fac78ca858e4bfc278d1ee4d24">13054</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__pokex_1_1cvmx__ciu__pp__pokex__s.html">cvmx_ciu_pp_pokex_s</a>            <a class="code" href="unioncvmx__ciu__pp__pokex.html#a7fa145fac78ca858e4bfc278d1ee4d24">cn50xx</a>;
<a name="l13055"></a><a class="code" href="unioncvmx__ciu__pp__pokex.html#a22f1d0397119d9905cb10cd36da5b4d3">13055</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__pokex_1_1cvmx__ciu__pp__pokex__s.html">cvmx_ciu_pp_pokex_s</a>            <a class="code" href="unioncvmx__ciu__pp__pokex.html#a22f1d0397119d9905cb10cd36da5b4d3">cn52xx</a>;
<a name="l13056"></a><a class="code" href="unioncvmx__ciu__pp__pokex.html#aae32a763054b4a240d67d945f0be8e99">13056</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__pokex_1_1cvmx__ciu__pp__pokex__s.html">cvmx_ciu_pp_pokex_s</a>            <a class="code" href="unioncvmx__ciu__pp__pokex.html#aae32a763054b4a240d67d945f0be8e99">cn52xxp1</a>;
<a name="l13057"></a><a class="code" href="unioncvmx__ciu__pp__pokex.html#a77762f0c3ac13cd3a4490393898f0070">13057</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__pokex_1_1cvmx__ciu__pp__pokex__s.html">cvmx_ciu_pp_pokex_s</a>            <a class="code" href="unioncvmx__ciu__pp__pokex.html#a77762f0c3ac13cd3a4490393898f0070">cn56xx</a>;
<a name="l13058"></a><a class="code" href="unioncvmx__ciu__pp__pokex.html#a5a43cb4dc25537275537651f23d06edb">13058</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__pokex_1_1cvmx__ciu__pp__pokex__s.html">cvmx_ciu_pp_pokex_s</a>            <a class="code" href="unioncvmx__ciu__pp__pokex.html#a5a43cb4dc25537275537651f23d06edb">cn56xxp1</a>;
<a name="l13059"></a><a class="code" href="unioncvmx__ciu__pp__pokex.html#ab4aca1288391eab288d2d0e25dcdb7ab">13059</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__pokex_1_1cvmx__ciu__pp__pokex__s.html">cvmx_ciu_pp_pokex_s</a>            <a class="code" href="unioncvmx__ciu__pp__pokex.html#ab4aca1288391eab288d2d0e25dcdb7ab">cn58xx</a>;
<a name="l13060"></a><a class="code" href="unioncvmx__ciu__pp__pokex.html#af994a7afd5461400bf1f8fb6021a07f7">13060</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__pokex_1_1cvmx__ciu__pp__pokex__s.html">cvmx_ciu_pp_pokex_s</a>            <a class="code" href="unioncvmx__ciu__pp__pokex.html#af994a7afd5461400bf1f8fb6021a07f7">cn58xxp1</a>;
<a name="l13061"></a><a class="code" href="unioncvmx__ciu__pp__pokex.html#a75d0713359ba33352a4fa17fae266934">13061</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__pokex_1_1cvmx__ciu__pp__pokex__s.html">cvmx_ciu_pp_pokex_s</a>            <a class="code" href="unioncvmx__ciu__pp__pokex.html#a75d0713359ba33352a4fa17fae266934">cn61xx</a>;
<a name="l13062"></a><a class="code" href="unioncvmx__ciu__pp__pokex.html#a6edd3192fd5142cb0c15bf49cec96702">13062</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__pokex_1_1cvmx__ciu__pp__pokex__s.html">cvmx_ciu_pp_pokex_s</a>            <a class="code" href="unioncvmx__ciu__pp__pokex.html#a6edd3192fd5142cb0c15bf49cec96702">cn63xx</a>;
<a name="l13063"></a><a class="code" href="unioncvmx__ciu__pp__pokex.html#a38ec076c8650ec821c4952e93a7f5632">13063</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__pokex_1_1cvmx__ciu__pp__pokex__s.html">cvmx_ciu_pp_pokex_s</a>            <a class="code" href="unioncvmx__ciu__pp__pokex.html#a38ec076c8650ec821c4952e93a7f5632">cn63xxp1</a>;
<a name="l13064"></a><a class="code" href="unioncvmx__ciu__pp__pokex.html#a2e86351636e9d3a76deb7fae99f3ccbe">13064</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__pokex_1_1cvmx__ciu__pp__pokex__s.html">cvmx_ciu_pp_pokex_s</a>            <a class="code" href="unioncvmx__ciu__pp__pokex.html#a2e86351636e9d3a76deb7fae99f3ccbe">cn66xx</a>;
<a name="l13065"></a><a class="code" href="unioncvmx__ciu__pp__pokex.html#a958964286deaa699e67bc01ac5360152">13065</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__pokex_1_1cvmx__ciu__pp__pokex__s.html">cvmx_ciu_pp_pokex_s</a>            <a class="code" href="unioncvmx__ciu__pp__pokex.html#a958964286deaa699e67bc01ac5360152">cn68xx</a>;
<a name="l13066"></a><a class="code" href="unioncvmx__ciu__pp__pokex.html#aaa9ab9503d49549653529fab185a9500">13066</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__pokex_1_1cvmx__ciu__pp__pokex__s.html">cvmx_ciu_pp_pokex_s</a>            <a class="code" href="unioncvmx__ciu__pp__pokex.html#aaa9ab9503d49549653529fab185a9500">cn68xxp1</a>;
<a name="l13067"></a><a class="code" href="unioncvmx__ciu__pp__pokex.html#ad24674ca42e38fd54dc9716c938315a1">13067</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__pokex_1_1cvmx__ciu__pp__pokex__s.html">cvmx_ciu_pp_pokex_s</a>            <a class="code" href="unioncvmx__ciu__pp__pokex.html#ad24674ca42e38fd54dc9716c938315a1">cn70xx</a>;
<a name="l13068"></a><a class="code" href="unioncvmx__ciu__pp__pokex.html#a2ecad71d028379f9f1698ba92c6a429e">13068</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__pokex_1_1cvmx__ciu__pp__pokex__s.html">cvmx_ciu_pp_pokex_s</a>            <a class="code" href="unioncvmx__ciu__pp__pokex.html#a2ecad71d028379f9f1698ba92c6a429e">cn70xxp1</a>;
<a name="l13069"></a><a class="code" href="structcvmx__ciu__pp__pokex_1_1cvmx__ciu__pp__pokex__cn73xx.html">13069</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__pokex_1_1cvmx__ciu__pp__pokex__cn73xx.html">cvmx_ciu_pp_pokex_cn73xx</a> {
<a name="l13070"></a>13070 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l13071"></a>13071 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__pp__pokex_1_1cvmx__ciu__pp__pokex__cn73xx.html#adf80a5062683687b744e1600c05697e6">reserved_1_63</a>                : 63;
<a name="l13072"></a>13072     uint64_t <a class="code" href="structcvmx__ciu__pp__pokex_1_1cvmx__ciu__pp__pokex__cn73xx.html#a657f90929f9a210396de72d9c7581233">poke</a>                         : 1;  <span class="comment">/**&lt; Core poke. Writing any value to this register does the following:</span>
<a name="l13073"></a>13073 <span class="comment">                                                         * clears any pending interrupt generated by the associated watchdog.</span>
<a name="l13074"></a>13074 <span class="comment">                                                         * resets CIU_WDOG()[STATE] to 0x0.</span>
<a name="l13075"></a>13075 <span class="comment">                                                         * sets CIU_WDOG()[CNT] to ( CIU_WDOG()[LEN] &lt;&lt; 8).</span>
<a name="l13076"></a>13076 <span class="comment">                                                         Reading this register returns the associated CIU_WDOG() register. */</span>
<a name="l13077"></a>13077 <span class="preprocessor">#else</span>
<a name="l13078"></a><a class="code" href="structcvmx__ciu__pp__pokex_1_1cvmx__ciu__pp__pokex__cn73xx.html#a657f90929f9a210396de72d9c7581233">13078</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__pp__pokex_1_1cvmx__ciu__pp__pokex__cn73xx.html#a657f90929f9a210396de72d9c7581233">poke</a>                         : 1;
<a name="l13079"></a><a class="code" href="structcvmx__ciu__pp__pokex_1_1cvmx__ciu__pp__pokex__cn73xx.html#adf80a5062683687b744e1600c05697e6">13079</a>     uint64_t <a class="code" href="structcvmx__ciu__pp__pokex_1_1cvmx__ciu__pp__pokex__cn73xx.html#adf80a5062683687b744e1600c05697e6">reserved_1_63</a>                : 63;
<a name="l13080"></a>13080 <span class="preprocessor">#endif</span>
<a name="l13081"></a>13081 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__pp__pokex.html#a90adf3d6828cb656393c362e8b4ec706">cn73xx</a>;
<a name="l13082"></a><a class="code" href="unioncvmx__ciu__pp__pokex.html#ad933a7ac9a97ae3c1337585550b17518">13082</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__pokex_1_1cvmx__ciu__pp__pokex__cn73xx.html">cvmx_ciu_pp_pokex_cn73xx</a>       <a class="code" href="unioncvmx__ciu__pp__pokex.html#ad933a7ac9a97ae3c1337585550b17518">cn78xx</a>;
<a name="l13083"></a><a class="code" href="unioncvmx__ciu__pp__pokex.html#a974a50ea15f5be2e83ae096489d27654">13083</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__pokex_1_1cvmx__ciu__pp__pokex__cn73xx.html">cvmx_ciu_pp_pokex_cn73xx</a>       <a class="code" href="unioncvmx__ciu__pp__pokex.html#a974a50ea15f5be2e83ae096489d27654">cn78xxp1</a>;
<a name="l13084"></a><a class="code" href="unioncvmx__ciu__pp__pokex.html#a9e38eb4d1398525df3d2d79eb2224a0c">13084</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__pokex_1_1cvmx__ciu__pp__pokex__s.html">cvmx_ciu_pp_pokex_s</a>            <a class="code" href="unioncvmx__ciu__pp__pokex.html#a9e38eb4d1398525df3d2d79eb2224a0c">cnf71xx</a>;
<a name="l13085"></a><a class="code" href="unioncvmx__ciu__pp__pokex.html#aae753c44ded0d57d708b9f0de367ec2d">13085</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__pokex_1_1cvmx__ciu__pp__pokex__cn73xx.html">cvmx_ciu_pp_pokex_cn73xx</a>       <a class="code" href="unioncvmx__ciu__pp__pokex.html#aae753c44ded0d57d708b9f0de367ec2d">cnf75xx</a>;
<a name="l13086"></a>13086 };
<a name="l13087"></a><a class="code" href="cvmx-ciu-defs_8h.html#a8d7f2f25d4575a38cd9a77db29dccd35">13087</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__pp__pokex.html" title="cvmx_ciu_pp_poke#">cvmx_ciu_pp_pokex</a> <a class="code" href="unioncvmx__ciu__pp__pokex.html" title="cvmx_ciu_pp_poke#">cvmx_ciu_pp_pokex_t</a>;
<a name="l13088"></a>13088 <span class="comment"></span>
<a name="l13089"></a>13089 <span class="comment">/**</span>
<a name="l13090"></a>13090 <span class="comment"> * cvmx_ciu_pp_rst</span>
<a name="l13091"></a>13091 <span class="comment"> *</span>
<a name="l13092"></a>13092 <span class="comment"> * This register contains the reset control for each core. A 1 holds a core in reset, 0 release</span>
<a name="l13093"></a>13093 <span class="comment"> * from reset. It resets to all ones when REMOTE_BOOT is enabled or all ones excluding bit 0 when</span>
<a name="l13094"></a>13094 <span class="comment"> * REMOTE_BOOT is disabled. Writes to this register should occur only if the CIU_PP_RST_PENDING</span>
<a name="l13095"></a>13095 <span class="comment"> * register is cleared.</span>
<a name="l13096"></a>13096 <span class="comment"> */</span>
<a name="l13097"></a><a class="code" href="unioncvmx__ciu__pp__rst.html">13097</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__pp__rst.html" title="cvmx_ciu_pp_rst">cvmx_ciu_pp_rst</a> {
<a name="l13098"></a><a class="code" href="unioncvmx__ciu__pp__rst.html#ad22474d73b20d6b5accb24daceaa6a5f">13098</a>     uint64_t <a class="code" href="unioncvmx__ciu__pp__rst.html#ad22474d73b20d6b5accb24daceaa6a5f">u64</a>;
<a name="l13099"></a><a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__s.html">13099</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__s.html">cvmx_ciu_pp_rst_s</a> {
<a name="l13100"></a>13100 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l13101"></a>13101 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__s.html#a4ecc806ad9de11602faa2e63500dc9cf">reserved_48_63</a>               : 16;
<a name="l13102"></a>13102     uint64_t <a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__s.html#a893fc0eeebf35b64fc70df26c23973ad">rst</a>                          : 47; <span class="comment">/**&lt; Core reset for cores 1 and above. Writing a 1 holds the corresponding core in reset,</span>
<a name="l13103"></a>13103 <span class="comment">                                                         writing a 0 releases from reset. */</span>
<a name="l13104"></a>13104     uint64_t <a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__s.html#a5d749db798dacf81fd424502b2c83a79">rst0</a>                         : 1;  <span class="comment">/**&lt; Core reset for core 0, depends on standalone mode. */</span>
<a name="l13105"></a>13105 <span class="preprocessor">#else</span>
<a name="l13106"></a><a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__s.html#a5d749db798dacf81fd424502b2c83a79">13106</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__s.html#a5d749db798dacf81fd424502b2c83a79">rst0</a>                         : 1;
<a name="l13107"></a><a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__s.html#a893fc0eeebf35b64fc70df26c23973ad">13107</a>     uint64_t <a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__s.html#a893fc0eeebf35b64fc70df26c23973ad">rst</a>                          : 47;
<a name="l13108"></a><a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__s.html#a4ecc806ad9de11602faa2e63500dc9cf">13108</a>     uint64_t <a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__s.html#a4ecc806ad9de11602faa2e63500dc9cf">reserved_48_63</a>               : 16;
<a name="l13109"></a>13109 <span class="preprocessor">#endif</span>
<a name="l13110"></a>13110 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__pp__rst.html#ada323186b01440f10b356b0970834be6">s</a>;
<a name="l13111"></a><a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn30xx.html">13111</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn30xx.html">cvmx_ciu_pp_rst_cn30xx</a> {
<a name="l13112"></a>13112 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l13113"></a>13113 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn30xx.html#a8feb25b2f59aa313e61e5063d28fbe5e">reserved_1_63</a>                : 63;
<a name="l13114"></a>13114     uint64_t <a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn30xx.html#a864e85b7355a8c6902bed061b5dfdbbf">rst0</a>                         : 1;  <span class="comment">/**&lt; PP Rst for PP0</span>
<a name="l13115"></a>13115 <span class="comment">                                                         depends on standalone mode */</span>
<a name="l13116"></a>13116 <span class="preprocessor">#else</span>
<a name="l13117"></a><a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn30xx.html#a864e85b7355a8c6902bed061b5dfdbbf">13117</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn30xx.html#a864e85b7355a8c6902bed061b5dfdbbf">rst0</a>                         : 1;
<a name="l13118"></a><a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn30xx.html#a8feb25b2f59aa313e61e5063d28fbe5e">13118</a>     uint64_t <a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn30xx.html#a8feb25b2f59aa313e61e5063d28fbe5e">reserved_1_63</a>                : 63;
<a name="l13119"></a>13119 <span class="preprocessor">#endif</span>
<a name="l13120"></a>13120 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__pp__rst.html#ac62eb22f8063f14e66381e8b4ce6b356">cn30xx</a>;
<a name="l13121"></a><a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn31xx.html">13121</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn31xx.html">cvmx_ciu_pp_rst_cn31xx</a> {
<a name="l13122"></a>13122 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l13123"></a>13123 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn31xx.html#a473bdfd8b5e1a4ac8540487bc4abefeb">reserved_2_63</a>                : 62;
<a name="l13124"></a>13124     uint64_t <a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn31xx.html#a5ebeac806cffeb02664d7dc34d4e2bc0">rst</a>                          : 1;  <span class="comment">/**&lt; PP Rst for PP1 */</span>
<a name="l13125"></a>13125     uint64_t <a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn31xx.html#a2a0f7b7349e869da29b5b74e2a20d432">rst0</a>                         : 1;  <span class="comment">/**&lt; PP Rst for PP0</span>
<a name="l13126"></a>13126 <span class="comment">                                                         depends on standalone mode */</span>
<a name="l13127"></a>13127 <span class="preprocessor">#else</span>
<a name="l13128"></a><a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn31xx.html#a2a0f7b7349e869da29b5b74e2a20d432">13128</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn31xx.html#a2a0f7b7349e869da29b5b74e2a20d432">rst0</a>                         : 1;
<a name="l13129"></a><a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn31xx.html#a5ebeac806cffeb02664d7dc34d4e2bc0">13129</a>     uint64_t <a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn31xx.html#a5ebeac806cffeb02664d7dc34d4e2bc0">rst</a>                          : 1;
<a name="l13130"></a><a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn31xx.html#a473bdfd8b5e1a4ac8540487bc4abefeb">13130</a>     uint64_t <a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn31xx.html#a473bdfd8b5e1a4ac8540487bc4abefeb">reserved_2_63</a>                : 62;
<a name="l13131"></a>13131 <span class="preprocessor">#endif</span>
<a name="l13132"></a>13132 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__pp__rst.html#a5d7f22fb492147d7575eafb41d9877c7">cn31xx</a>;
<a name="l13133"></a><a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn38xx.html">13133</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn38xx.html">cvmx_ciu_pp_rst_cn38xx</a> {
<a name="l13134"></a>13134 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l13135"></a>13135 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn38xx.html#a7ce7e2e2ad1df1b510a3c7f9371c53e2">reserved_16_63</a>               : 48;
<a name="l13136"></a>13136     uint64_t <a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn38xx.html#a2b468e2982a3630bf47b2fa463490a13">rst</a>                          : 15; <span class="comment">/**&lt; PP Rst for PP&apos;s 15-1 */</span>
<a name="l13137"></a>13137     uint64_t <a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn38xx.html#a18ed24115e66afa489f8f28226bdc4ae">rst0</a>                         : 1;  <span class="comment">/**&lt; PP Rst for PP0</span>
<a name="l13138"></a>13138 <span class="comment">                                                         depends on standalone mode */</span>
<a name="l13139"></a>13139 <span class="preprocessor">#else</span>
<a name="l13140"></a><a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn38xx.html#a18ed24115e66afa489f8f28226bdc4ae">13140</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn38xx.html#a18ed24115e66afa489f8f28226bdc4ae">rst0</a>                         : 1;
<a name="l13141"></a><a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn38xx.html#a2b468e2982a3630bf47b2fa463490a13">13141</a>     uint64_t <a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn38xx.html#a2b468e2982a3630bf47b2fa463490a13">rst</a>                          : 15;
<a name="l13142"></a><a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn38xx.html#a7ce7e2e2ad1df1b510a3c7f9371c53e2">13142</a>     uint64_t <a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn38xx.html#a7ce7e2e2ad1df1b510a3c7f9371c53e2">reserved_16_63</a>               : 48;
<a name="l13143"></a>13143 <span class="preprocessor">#endif</span>
<a name="l13144"></a>13144 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__pp__rst.html#a91d94fb08706c00f32a7c9a443fd7c6d">cn38xx</a>;
<a name="l13145"></a><a class="code" href="unioncvmx__ciu__pp__rst.html#a8e8ace54cbc8721369036ecb3dbece84">13145</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn38xx.html">cvmx_ciu_pp_rst_cn38xx</a>         <a class="code" href="unioncvmx__ciu__pp__rst.html#a8e8ace54cbc8721369036ecb3dbece84">cn38xxp2</a>;
<a name="l13146"></a><a class="code" href="unioncvmx__ciu__pp__rst.html#a63cd2ac13abeb571cad6391cac7c741f">13146</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn31xx.html">cvmx_ciu_pp_rst_cn31xx</a>         <a class="code" href="unioncvmx__ciu__pp__rst.html#a63cd2ac13abeb571cad6391cac7c741f">cn50xx</a>;
<a name="l13147"></a><a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn52xx.html">13147</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn52xx.html">cvmx_ciu_pp_rst_cn52xx</a> {
<a name="l13148"></a>13148 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l13149"></a>13149 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn52xx.html#a89d0ab42d422abe4e2c4c262676d3204">reserved_4_63</a>                : 60;
<a name="l13150"></a>13150     uint64_t <a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn52xx.html#a3f0bd47854e838b94c805254559ecc53">rst</a>                          : 3;  <span class="comment">/**&lt; PP Rst for PP&apos;s 11-1 */</span>
<a name="l13151"></a>13151     uint64_t <a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn52xx.html#a40bc040fc607a8908aca29cbab0d3289">rst0</a>                         : 1;  <span class="comment">/**&lt; PP Rst for PP0</span>
<a name="l13152"></a>13152 <span class="comment">                                                         depends on standalone mode */</span>
<a name="l13153"></a>13153 <span class="preprocessor">#else</span>
<a name="l13154"></a><a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn52xx.html#a40bc040fc607a8908aca29cbab0d3289">13154</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn52xx.html#a40bc040fc607a8908aca29cbab0d3289">rst0</a>                         : 1;
<a name="l13155"></a><a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn52xx.html#a3f0bd47854e838b94c805254559ecc53">13155</a>     uint64_t <a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn52xx.html#a3f0bd47854e838b94c805254559ecc53">rst</a>                          : 3;
<a name="l13156"></a><a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn52xx.html#a89d0ab42d422abe4e2c4c262676d3204">13156</a>     uint64_t <a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn52xx.html#a89d0ab42d422abe4e2c4c262676d3204">reserved_4_63</a>                : 60;
<a name="l13157"></a>13157 <span class="preprocessor">#endif</span>
<a name="l13158"></a>13158 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__pp__rst.html#a7874e911ab6222bab912c939edb01abd">cn52xx</a>;
<a name="l13159"></a><a class="code" href="unioncvmx__ciu__pp__rst.html#a5cb87ef6b1147a4284f77686d6bb4a08">13159</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn52xx.html">cvmx_ciu_pp_rst_cn52xx</a>         <a class="code" href="unioncvmx__ciu__pp__rst.html#a5cb87ef6b1147a4284f77686d6bb4a08">cn52xxp1</a>;
<a name="l13160"></a><a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn56xx.html">13160</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn56xx.html">cvmx_ciu_pp_rst_cn56xx</a> {
<a name="l13161"></a>13161 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l13162"></a>13162 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn56xx.html#ae3f87ebdccd240f51e6701ecfe05a541">reserved_12_63</a>               : 52;
<a name="l13163"></a>13163     uint64_t <a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn56xx.html#afd24f495cf46afd2bd1d4e845535010c">rst</a>                          : 11; <span class="comment">/**&lt; PP Rst for PP&apos;s 11-1 */</span>
<a name="l13164"></a>13164     uint64_t <a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn56xx.html#a8d2bc084f4d16fe5e505f23f62c866c1">rst0</a>                         : 1;  <span class="comment">/**&lt; PP Rst for PP0</span>
<a name="l13165"></a>13165 <span class="comment">                                                         depends on standalone mode */</span>
<a name="l13166"></a>13166 <span class="preprocessor">#else</span>
<a name="l13167"></a><a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn56xx.html#a8d2bc084f4d16fe5e505f23f62c866c1">13167</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn56xx.html#a8d2bc084f4d16fe5e505f23f62c866c1">rst0</a>                         : 1;
<a name="l13168"></a><a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn56xx.html#afd24f495cf46afd2bd1d4e845535010c">13168</a>     uint64_t <a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn56xx.html#afd24f495cf46afd2bd1d4e845535010c">rst</a>                          : 11;
<a name="l13169"></a><a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn56xx.html#ae3f87ebdccd240f51e6701ecfe05a541">13169</a>     uint64_t <a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn56xx.html#ae3f87ebdccd240f51e6701ecfe05a541">reserved_12_63</a>               : 52;
<a name="l13170"></a>13170 <span class="preprocessor">#endif</span>
<a name="l13171"></a>13171 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__pp__rst.html#a81368c4e2add9b015686da42fe0a81f3">cn56xx</a>;
<a name="l13172"></a><a class="code" href="unioncvmx__ciu__pp__rst.html#af76bdb67872f9652d0f0fb427981b7fd">13172</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn56xx.html">cvmx_ciu_pp_rst_cn56xx</a>         <a class="code" href="unioncvmx__ciu__pp__rst.html#af76bdb67872f9652d0f0fb427981b7fd">cn56xxp1</a>;
<a name="l13173"></a><a class="code" href="unioncvmx__ciu__pp__rst.html#a50d7aace1c4744a8402f1f0faaaee0c2">13173</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn38xx.html">cvmx_ciu_pp_rst_cn38xx</a>         <a class="code" href="unioncvmx__ciu__pp__rst.html#a50d7aace1c4744a8402f1f0faaaee0c2">cn58xx</a>;
<a name="l13174"></a><a class="code" href="unioncvmx__ciu__pp__rst.html#a42950a6bbe8d39264eaa2fecff10dbfa">13174</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn38xx.html">cvmx_ciu_pp_rst_cn38xx</a>         <a class="code" href="unioncvmx__ciu__pp__rst.html#a42950a6bbe8d39264eaa2fecff10dbfa">cn58xxp1</a>;
<a name="l13175"></a><a class="code" href="unioncvmx__ciu__pp__rst.html#a5ab5dba7b01c8690adfaf9359b9d2a23">13175</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn52xx.html">cvmx_ciu_pp_rst_cn52xx</a>         <a class="code" href="unioncvmx__ciu__pp__rst.html#a5ab5dba7b01c8690adfaf9359b9d2a23">cn61xx</a>;
<a name="l13176"></a><a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn63xx.html">13176</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn63xx.html">cvmx_ciu_pp_rst_cn63xx</a> {
<a name="l13177"></a>13177 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l13178"></a>13178 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn63xx.html#aca5051e7dda02edba024b15b8ddfa394">reserved_6_63</a>                : 58;
<a name="l13179"></a>13179     uint64_t <a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn63xx.html#aede902524507219e548fc6f069f6c540">rst</a>                          : 5;  <span class="comment">/**&lt; PP Rst for PP&apos;s 5-1 */</span>
<a name="l13180"></a>13180     uint64_t <a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn63xx.html#a4b6007e8797b2163dee8084cc6897cac">rst0</a>                         : 1;  <span class="comment">/**&lt; PP Rst for PP0</span>
<a name="l13181"></a>13181 <span class="comment">                                                         depends on standalone mode */</span>
<a name="l13182"></a>13182 <span class="preprocessor">#else</span>
<a name="l13183"></a><a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn63xx.html#a4b6007e8797b2163dee8084cc6897cac">13183</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn63xx.html#a4b6007e8797b2163dee8084cc6897cac">rst0</a>                         : 1;
<a name="l13184"></a><a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn63xx.html#aede902524507219e548fc6f069f6c540">13184</a>     uint64_t <a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn63xx.html#aede902524507219e548fc6f069f6c540">rst</a>                          : 5;
<a name="l13185"></a><a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn63xx.html#aca5051e7dda02edba024b15b8ddfa394">13185</a>     uint64_t <a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn63xx.html#aca5051e7dda02edba024b15b8ddfa394">reserved_6_63</a>                : 58;
<a name="l13186"></a>13186 <span class="preprocessor">#endif</span>
<a name="l13187"></a>13187 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__pp__rst.html#a03da0428cb11ae250664cc9289d8eed8">cn63xx</a>;
<a name="l13188"></a><a class="code" href="unioncvmx__ciu__pp__rst.html#aa389935e2139c3851259fb968cdc6a8b">13188</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn63xx.html">cvmx_ciu_pp_rst_cn63xx</a>         <a class="code" href="unioncvmx__ciu__pp__rst.html#aa389935e2139c3851259fb968cdc6a8b">cn63xxp1</a>;
<a name="l13189"></a><a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn66xx.html">13189</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn66xx.html">cvmx_ciu_pp_rst_cn66xx</a> {
<a name="l13190"></a>13190 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l13191"></a>13191 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn66xx.html#ac573e4249905eacf1b8beeb4b01b0876">reserved_10_63</a>               : 54;
<a name="l13192"></a>13192     uint64_t <a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn66xx.html#a262f981e5920db4bcdf742f1e255917d">rst</a>                          : 9;  <span class="comment">/**&lt; PP Rst for PP&apos;s 9-1 */</span>
<a name="l13193"></a>13193     uint64_t <a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn66xx.html#a96f32c3ae5624134964ff9def2f68695">rst0</a>                         : 1;  <span class="comment">/**&lt; PP Rst for PP0</span>
<a name="l13194"></a>13194 <span class="comment">                                                         depends on standalone mode */</span>
<a name="l13195"></a>13195 <span class="preprocessor">#else</span>
<a name="l13196"></a><a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn66xx.html#a96f32c3ae5624134964ff9def2f68695">13196</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn66xx.html#a96f32c3ae5624134964ff9def2f68695">rst0</a>                         : 1;
<a name="l13197"></a><a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn66xx.html#a262f981e5920db4bcdf742f1e255917d">13197</a>     uint64_t <a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn66xx.html#a262f981e5920db4bcdf742f1e255917d">rst</a>                          : 9;
<a name="l13198"></a><a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn66xx.html#ac573e4249905eacf1b8beeb4b01b0876">13198</a>     uint64_t <a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn66xx.html#ac573e4249905eacf1b8beeb4b01b0876">reserved_10_63</a>               : 54;
<a name="l13199"></a>13199 <span class="preprocessor">#endif</span>
<a name="l13200"></a>13200 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__pp__rst.html#a472a4a4b12e57a1003b984ee9bc67ba0">cn66xx</a>;
<a name="l13201"></a><a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn68xx.html">13201</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn68xx.html">cvmx_ciu_pp_rst_cn68xx</a> {
<a name="l13202"></a>13202 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l13203"></a>13203 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn68xx.html#a4a7bbb48711842dc7ff968a60f7dc02d">reserved_32_63</a>               : 32;
<a name="l13204"></a>13204     uint64_t <a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn68xx.html#a0ae563d8bfeec2f04e4ad299a56f97d6">rst</a>                          : 31; <span class="comment">/**&lt; PP Rst for PP&apos;s 31-1 */</span>
<a name="l13205"></a>13205     uint64_t <a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn68xx.html#a9fb6d34b5df5d669a4be39a9945649e4">rst0</a>                         : 1;  <span class="comment">/**&lt; PP Rst for PP0</span>
<a name="l13206"></a>13206 <span class="comment">                                                         depends on standalone mode */</span>
<a name="l13207"></a>13207 <span class="preprocessor">#else</span>
<a name="l13208"></a><a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn68xx.html#a9fb6d34b5df5d669a4be39a9945649e4">13208</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn68xx.html#a9fb6d34b5df5d669a4be39a9945649e4">rst0</a>                         : 1;
<a name="l13209"></a><a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn68xx.html#a0ae563d8bfeec2f04e4ad299a56f97d6">13209</a>     uint64_t <a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn68xx.html#a0ae563d8bfeec2f04e4ad299a56f97d6">rst</a>                          : 31;
<a name="l13210"></a><a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn68xx.html#a4a7bbb48711842dc7ff968a60f7dc02d">13210</a>     uint64_t <a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn68xx.html#a4a7bbb48711842dc7ff968a60f7dc02d">reserved_32_63</a>               : 32;
<a name="l13211"></a>13211 <span class="preprocessor">#endif</span>
<a name="l13212"></a>13212 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__pp__rst.html#a85365e48a2ae7fc6c11dc4604b25b731">cn68xx</a>;
<a name="l13213"></a><a class="code" href="unioncvmx__ciu__pp__rst.html#a872c23d9b59b08a31574b256e1b62f46">13213</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn68xx.html">cvmx_ciu_pp_rst_cn68xx</a>         <a class="code" href="unioncvmx__ciu__pp__rst.html#a872c23d9b59b08a31574b256e1b62f46">cn68xxp1</a>;
<a name="l13214"></a><a class="code" href="unioncvmx__ciu__pp__rst.html#a59d46a92bd216496da6ee6f213b8401e">13214</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn52xx.html">cvmx_ciu_pp_rst_cn52xx</a>         <a class="code" href="unioncvmx__ciu__pp__rst.html#a59d46a92bd216496da6ee6f213b8401e">cn70xx</a>;
<a name="l13215"></a><a class="code" href="unioncvmx__ciu__pp__rst.html#a7a7959833146f0dc13efdf54566ecbf1">13215</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn52xx.html">cvmx_ciu_pp_rst_cn52xx</a>         <a class="code" href="unioncvmx__ciu__pp__rst.html#a7a7959833146f0dc13efdf54566ecbf1">cn70xxp1</a>;
<a name="l13216"></a><a class="code" href="unioncvmx__ciu__pp__rst.html#a4bc943aefdf7fb208299d023bb407f7c">13216</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn38xx.html">cvmx_ciu_pp_rst_cn38xx</a>         <a class="code" href="unioncvmx__ciu__pp__rst.html#a4bc943aefdf7fb208299d023bb407f7c">cn73xx</a>;
<a name="l13217"></a><a class="code" href="unioncvmx__ciu__pp__rst.html#a4c2e22990229c8a4cfabd41a9be43670">13217</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__s.html">cvmx_ciu_pp_rst_s</a>              <a class="code" href="unioncvmx__ciu__pp__rst.html#a4c2e22990229c8a4cfabd41a9be43670">cn78xx</a>;
<a name="l13218"></a><a class="code" href="unioncvmx__ciu__pp__rst.html#a1f6c0d0f6a1418248b7de3eeff0feacc">13218</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__s.html">cvmx_ciu_pp_rst_s</a>              <a class="code" href="unioncvmx__ciu__pp__rst.html#a1f6c0d0f6a1418248b7de3eeff0feacc">cn78xxp1</a>;
<a name="l13219"></a><a class="code" href="unioncvmx__ciu__pp__rst.html#adcfd0b830ab6289cb8bfb2a740972ed1">13219</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn52xx.html">cvmx_ciu_pp_rst_cn52xx</a>         <a class="code" href="unioncvmx__ciu__pp__rst.html#adcfd0b830ab6289cb8bfb2a740972ed1">cnf71xx</a>;
<a name="l13220"></a><a class="code" href="unioncvmx__ciu__pp__rst.html#a471c0033f30124fcd8540e2bda0a980c">13220</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__rst_1_1cvmx__ciu__pp__rst__cn38xx.html">cvmx_ciu_pp_rst_cn38xx</a>         <a class="code" href="unioncvmx__ciu__pp__rst.html#a471c0033f30124fcd8540e2bda0a980c">cnf75xx</a>;
<a name="l13221"></a>13221 };
<a name="l13222"></a><a class="code" href="cvmx-ciu-defs_8h.html#a671b1db04f9575099f85278970b29605">13222</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__pp__rst.html" title="cvmx_ciu_pp_rst">cvmx_ciu_pp_rst</a> <a class="code" href="unioncvmx__ciu__pp__rst.html" title="cvmx_ciu_pp_rst">cvmx_ciu_pp_rst_t</a>;
<a name="l13223"></a>13223 <span class="comment"></span>
<a name="l13224"></a>13224 <span class="comment">/**</span>
<a name="l13225"></a>13225 <span class="comment"> * cvmx_ciu_pp_rst_pending</span>
<a name="l13226"></a>13226 <span class="comment"> *</span>
<a name="l13227"></a>13227 <span class="comment"> * This register contains the reset status for each core.</span>
<a name="l13228"></a>13228 <span class="comment"> *</span>
<a name="l13229"></a>13229 <span class="comment"> */</span>
<a name="l13230"></a><a class="code" href="unioncvmx__ciu__pp__rst__pending.html">13230</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__pp__rst__pending.html" title="cvmx_ciu_pp_rst_pending">cvmx_ciu_pp_rst_pending</a> {
<a name="l13231"></a><a class="code" href="unioncvmx__ciu__pp__rst__pending.html#a7c76753809545d23c4f7c00fefb1315f">13231</a>     uint64_t <a class="code" href="unioncvmx__ciu__pp__rst__pending.html#a7c76753809545d23c4f7c00fefb1315f">u64</a>;
<a name="l13232"></a><a class="code" href="structcvmx__ciu__pp__rst__pending_1_1cvmx__ciu__pp__rst__pending__s.html">13232</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__rst__pending_1_1cvmx__ciu__pp__rst__pending__s.html">cvmx_ciu_pp_rst_pending_s</a> {
<a name="l13233"></a>13233 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l13234"></a>13234 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__pp__rst__pending_1_1cvmx__ciu__pp__rst__pending__s.html#a9d273a8393b2871f8308f0e2bd4f5a6b">reserved_48_63</a>               : 16;
<a name="l13235"></a>13235     uint64_t <a class="code" href="structcvmx__ciu__pp__rst__pending_1_1cvmx__ciu__pp__rst__pending__s.html#a3051ccd9a67bd52e67d05c61f955f25d">pend</a>                         : 48; <span class="comment">/**&lt; Set if corresponding core is waiting to change its reset state. Normally a reset change</span>
<a name="l13236"></a>13236 <span class="comment">                                                         occurs immediately but if RST_PP_POWER[GATE] bit is set and the core is released from</span>
<a name="l13237"></a>13237 <span class="comment">                                                         reset a delay of 64K core clocks between each core reset will apply to satisfy power</span>
<a name="l13238"></a>13238 <span class="comment">                                                         management. */</span>
<a name="l13239"></a>13239 <span class="preprocessor">#else</span>
<a name="l13240"></a><a class="code" href="structcvmx__ciu__pp__rst__pending_1_1cvmx__ciu__pp__rst__pending__s.html#a3051ccd9a67bd52e67d05c61f955f25d">13240</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__pp__rst__pending_1_1cvmx__ciu__pp__rst__pending__s.html#a3051ccd9a67bd52e67d05c61f955f25d">pend</a>                         : 48;
<a name="l13241"></a><a class="code" href="structcvmx__ciu__pp__rst__pending_1_1cvmx__ciu__pp__rst__pending__s.html#a9d273a8393b2871f8308f0e2bd4f5a6b">13241</a>     uint64_t <a class="code" href="structcvmx__ciu__pp__rst__pending_1_1cvmx__ciu__pp__rst__pending__s.html#a9d273a8393b2871f8308f0e2bd4f5a6b">reserved_48_63</a>               : 16;
<a name="l13242"></a>13242 <span class="preprocessor">#endif</span>
<a name="l13243"></a>13243 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__pp__rst__pending.html#a92cbead9626cec6ad3ae5d93787c4bc1">s</a>;
<a name="l13244"></a><a class="code" href="unioncvmx__ciu__pp__rst__pending.html#ac8cee1090f9109dc0b16b3da6a8e9f35">13244</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__rst__pending_1_1cvmx__ciu__pp__rst__pending__s.html">cvmx_ciu_pp_rst_pending_s</a>      <a class="code" href="unioncvmx__ciu__pp__rst__pending.html#ac8cee1090f9109dc0b16b3da6a8e9f35">cn70xx</a>;
<a name="l13245"></a><a class="code" href="unioncvmx__ciu__pp__rst__pending.html#a3a5f6774c8e6a2bd9fb4b49e3143493c">13245</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__rst__pending_1_1cvmx__ciu__pp__rst__pending__s.html">cvmx_ciu_pp_rst_pending_s</a>      <a class="code" href="unioncvmx__ciu__pp__rst__pending.html#a3a5f6774c8e6a2bd9fb4b49e3143493c">cn70xxp1</a>;
<a name="l13246"></a><a class="code" href="structcvmx__ciu__pp__rst__pending_1_1cvmx__ciu__pp__rst__pending__cn73xx.html">13246</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__rst__pending_1_1cvmx__ciu__pp__rst__pending__cn73xx.html">cvmx_ciu_pp_rst_pending_cn73xx</a> {
<a name="l13247"></a>13247 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l13248"></a>13248 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__pp__rst__pending_1_1cvmx__ciu__pp__rst__pending__cn73xx.html#ae62d7d3e0bdc308663f66f5028c79736">reserved_16_63</a>               : 48;
<a name="l13249"></a>13249     uint64_t <a class="code" href="structcvmx__ciu__pp__rst__pending_1_1cvmx__ciu__pp__rst__pending__cn73xx.html#a58f401ce769c8f1d47d7c97d63c65960">pend</a>                         : 16; <span class="comment">/**&lt; Set if corresponding core is waiting to change its reset state. Normally a reset change</span>
<a name="l13250"></a>13250 <span class="comment">                                                         occurs immediately but if RST_PP_POWER[GATE] bit is set and the core is released from</span>
<a name="l13251"></a>13251 <span class="comment">                                                         reset a delay of 64K core clocks between each core reset will apply to satisfy power</span>
<a name="l13252"></a>13252 <span class="comment">                                                         management.</span>
<a name="l13253"></a>13253 <span class="comment">                                                         The upper bits of this field remain accessible but will have no effect if the cores</span>
<a name="l13254"></a>13254 <span class="comment">                                                         are disabled. The number of bits cleared in CIU_FUSE[FUSE] indicate the number of cores. */</span>
<a name="l13255"></a>13255 <span class="preprocessor">#else</span>
<a name="l13256"></a><a class="code" href="structcvmx__ciu__pp__rst__pending_1_1cvmx__ciu__pp__rst__pending__cn73xx.html#a58f401ce769c8f1d47d7c97d63c65960">13256</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__pp__rst__pending_1_1cvmx__ciu__pp__rst__pending__cn73xx.html#a58f401ce769c8f1d47d7c97d63c65960">pend</a>                         : 16;
<a name="l13257"></a><a class="code" href="structcvmx__ciu__pp__rst__pending_1_1cvmx__ciu__pp__rst__pending__cn73xx.html#ae62d7d3e0bdc308663f66f5028c79736">13257</a>     uint64_t <a class="code" href="structcvmx__ciu__pp__rst__pending_1_1cvmx__ciu__pp__rst__pending__cn73xx.html#ae62d7d3e0bdc308663f66f5028c79736">reserved_16_63</a>               : 48;
<a name="l13258"></a>13258 <span class="preprocessor">#endif</span>
<a name="l13259"></a>13259 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__pp__rst__pending.html#ab0e645915332ebdac75b02bb55353d86">cn73xx</a>;
<a name="l13260"></a><a class="code" href="unioncvmx__ciu__pp__rst__pending.html#a23a8e8a46e3459cd5f77d67d336df123">13260</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__rst__pending_1_1cvmx__ciu__pp__rst__pending__s.html">cvmx_ciu_pp_rst_pending_s</a>      <a class="code" href="unioncvmx__ciu__pp__rst__pending.html#a23a8e8a46e3459cd5f77d67d336df123">cn78xx</a>;
<a name="l13261"></a><a class="code" href="unioncvmx__ciu__pp__rst__pending.html#a90848dac73da9bd29664203a3ac926cc">13261</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__rst__pending_1_1cvmx__ciu__pp__rst__pending__s.html">cvmx_ciu_pp_rst_pending_s</a>      <a class="code" href="unioncvmx__ciu__pp__rst__pending.html#a90848dac73da9bd29664203a3ac926cc">cn78xxp1</a>;
<a name="l13262"></a><a class="code" href="unioncvmx__ciu__pp__rst__pending.html#ace64ccf10ae0416e983e2f4bd50f3801">13262</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__pp__rst__pending_1_1cvmx__ciu__pp__rst__pending__cn73xx.html">cvmx_ciu_pp_rst_pending_cn73xx</a> <a class="code" href="unioncvmx__ciu__pp__rst__pending.html#ace64ccf10ae0416e983e2f4bd50f3801">cnf75xx</a>;
<a name="l13263"></a>13263 };
<a name="l13264"></a><a class="code" href="cvmx-ciu-defs_8h.html#ac83b3b6856b11631bd3388e865930f24">13264</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__pp__rst__pending.html" title="cvmx_ciu_pp_rst_pending">cvmx_ciu_pp_rst_pending</a> <a class="code" href="unioncvmx__ciu__pp__rst__pending.html" title="cvmx_ciu_pp_rst_pending">cvmx_ciu_pp_rst_pending_t</a>;
<a name="l13265"></a>13265 <span class="comment"></span>
<a name="l13266"></a>13266 <span class="comment">/**</span>
<a name="l13267"></a>13267 <span class="comment"> * cvmx_ciu_qlm0</span>
<a name="l13268"></a>13268 <span class="comment"> *</span>
<a name="l13269"></a>13269 <span class="comment"> * Notes:</span>
<a name="l13270"></a>13270 <span class="comment"> * This register is only reset by cold reset.</span>
<a name="l13271"></a>13271 <span class="comment"> *</span>
<a name="l13272"></a>13272 <span class="comment"> */</span>
<a name="l13273"></a><a class="code" href="unioncvmx__ciu__qlm0.html">13273</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__qlm0.html" title="cvmx_ciu_qlm0">cvmx_ciu_qlm0</a> {
<a name="l13274"></a><a class="code" href="unioncvmx__ciu__qlm0.html#a6c276dbe320b18713ae7ee065d3e7691">13274</a>     uint64_t <a class="code" href="unioncvmx__ciu__qlm0.html#a6c276dbe320b18713ae7ee065d3e7691">u64</a>;
<a name="l13275"></a><a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__s.html">13275</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__s.html">cvmx_ciu_qlm0_s</a> {
<a name="l13276"></a>13276 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l13277"></a>13277 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__s.html#abcf1b6b0fc8afc0e0b94b07f6ddddb49">g2bypass</a>                     : 1;  <span class="comment">/**&lt; QLM0 PCIE Gen2 tx bypass enable */</span>
<a name="l13278"></a>13278     uint64_t <a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__s.html#a517a0da5911f581bbaa17630c5529ade">reserved_53_62</a>               : 10;
<a name="l13279"></a>13279     uint64_t <a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__s.html#a355790adbae5d147232e7f5b05966893">g2deemph</a>                     : 5;  <span class="comment">/**&lt; QLM0 PCIE Gen2 tx bypass de-emphasis value */</span>
<a name="l13280"></a>13280     uint64_t <a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__s.html#a3379b6a41720a5281053db7737a4f12c">reserved_45_47</a>               : 3;
<a name="l13281"></a>13281     uint64_t <a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__s.html#a624298d37115927d6a34affa92001a64">g2margin</a>                     : 5;  <span class="comment">/**&lt; QLM0 PCIE Gen2 tx bypass margin (amplitude) value */</span>
<a name="l13282"></a>13282     uint64_t <a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__s.html#a6d402588d731cba1c18ddfa86311f38f">reserved_32_39</a>               : 8;
<a name="l13283"></a>13283     uint64_t <a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__s.html#a30b85e62de2b29d8f7e9aaeec5c49c17">txbypass</a>                     : 1;  <span class="comment">/**&lt; QLM0 transmitter bypass enable */</span>
<a name="l13284"></a>13284     uint64_t <a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__s.html#a9a4baca32a5c23589de1f2f0426bd218">reserved_21_30</a>               : 10;
<a name="l13285"></a>13285     uint64_t <a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__s.html#a797fab2c960fc29c389eb3e0e0b1ae9a">txdeemph</a>                     : 5;  <span class="comment">/**&lt; QLM0 transmitter bypass de-emphasis value */</span>
<a name="l13286"></a>13286     uint64_t <a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__s.html#af3be718b32bf17fc0ff11fe8cdf64707">reserved_13_15</a>               : 3;
<a name="l13287"></a>13287     uint64_t <a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__s.html#aa51f19bd01bea11047692293f72c053b">txmargin</a>                     : 5;  <span class="comment">/**&lt; QLM0 transmitter bypass margin (amplitude) value */</span>
<a name="l13288"></a>13288     uint64_t <a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__s.html#a62b310da4fe6c506bfa3f02b0fc37b38">reserved_4_7</a>                 : 4;
<a name="l13289"></a>13289     uint64_t <a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__s.html#ac98b6bb3133ccc1f636eed085f4693a3">lane_en</a>                      : 4;  <span class="comment">/**&lt; QLM0 lane enable mask */</span>
<a name="l13290"></a>13290 <span class="preprocessor">#else</span>
<a name="l13291"></a><a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__s.html#ac98b6bb3133ccc1f636eed085f4693a3">13291</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__s.html#ac98b6bb3133ccc1f636eed085f4693a3">lane_en</a>                      : 4;
<a name="l13292"></a><a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__s.html#a62b310da4fe6c506bfa3f02b0fc37b38">13292</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__s.html#a62b310da4fe6c506bfa3f02b0fc37b38">reserved_4_7</a>                 : 4;
<a name="l13293"></a><a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__s.html#aa51f19bd01bea11047692293f72c053b">13293</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__s.html#aa51f19bd01bea11047692293f72c053b">txmargin</a>                     : 5;
<a name="l13294"></a><a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__s.html#af3be718b32bf17fc0ff11fe8cdf64707">13294</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__s.html#af3be718b32bf17fc0ff11fe8cdf64707">reserved_13_15</a>               : 3;
<a name="l13295"></a><a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__s.html#a797fab2c960fc29c389eb3e0e0b1ae9a">13295</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__s.html#a797fab2c960fc29c389eb3e0e0b1ae9a">txdeemph</a>                     : 5;
<a name="l13296"></a><a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__s.html#a9a4baca32a5c23589de1f2f0426bd218">13296</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__s.html#a9a4baca32a5c23589de1f2f0426bd218">reserved_21_30</a>               : 10;
<a name="l13297"></a><a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__s.html#a30b85e62de2b29d8f7e9aaeec5c49c17">13297</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__s.html#a30b85e62de2b29d8f7e9aaeec5c49c17">txbypass</a>                     : 1;
<a name="l13298"></a><a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__s.html#a6d402588d731cba1c18ddfa86311f38f">13298</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__s.html#a6d402588d731cba1c18ddfa86311f38f">reserved_32_39</a>               : 8;
<a name="l13299"></a><a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__s.html#a624298d37115927d6a34affa92001a64">13299</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__s.html#a624298d37115927d6a34affa92001a64">g2margin</a>                     : 5;
<a name="l13300"></a><a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__s.html#a3379b6a41720a5281053db7737a4f12c">13300</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__s.html#a3379b6a41720a5281053db7737a4f12c">reserved_45_47</a>               : 3;
<a name="l13301"></a><a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__s.html#a355790adbae5d147232e7f5b05966893">13301</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__s.html#a355790adbae5d147232e7f5b05966893">g2deemph</a>                     : 5;
<a name="l13302"></a><a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__s.html#a517a0da5911f581bbaa17630c5529ade">13302</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__s.html#a517a0da5911f581bbaa17630c5529ade">reserved_53_62</a>               : 10;
<a name="l13303"></a><a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__s.html#abcf1b6b0fc8afc0e0b94b07f6ddddb49">13303</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__s.html#abcf1b6b0fc8afc0e0b94b07f6ddddb49">g2bypass</a>                     : 1;
<a name="l13304"></a>13304 <span class="preprocessor">#endif</span>
<a name="l13305"></a>13305 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__qlm0.html#a0fc8c343c169251360f5da56d51f11a1">s</a>;
<a name="l13306"></a><a class="code" href="unioncvmx__ciu__qlm0.html#a6dee944fa55693081c19f1c1c2072bd8">13306</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__s.html">cvmx_ciu_qlm0_s</a>                <a class="code" href="unioncvmx__ciu__qlm0.html#a6dee944fa55693081c19f1c1c2072bd8">cn61xx</a>;
<a name="l13307"></a><a class="code" href="unioncvmx__ciu__qlm0.html#aee8a0f2a760199ff8f21cb5703db7861">13307</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__s.html">cvmx_ciu_qlm0_s</a>                <a class="code" href="unioncvmx__ciu__qlm0.html#aee8a0f2a760199ff8f21cb5703db7861">cn63xx</a>;
<a name="l13308"></a><a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__cn63xxp1.html">13308</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__cn63xxp1.html">cvmx_ciu_qlm0_cn63xxp1</a> {
<a name="l13309"></a>13309 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l13310"></a>13310 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__cn63xxp1.html#a2c44b52a923ea34ea98119847a2ac7ed">reserved_32_63</a>               : 32;
<a name="l13311"></a>13311     uint64_t <a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__cn63xxp1.html#ac4e50a52a0c15a80e79e0c20ef7f6653">txbypass</a>                     : 1;  <span class="comment">/**&lt; QLM0 transmitter bypass enable */</span>
<a name="l13312"></a>13312     uint64_t <a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__cn63xxp1.html#aff3174585d8b4544271f3d8219d80e9e">reserved_20_30</a>               : 11;
<a name="l13313"></a>13313     uint64_t <a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__cn63xxp1.html#a95fa6205eb9cadb93edb2ff9bb7f5cbc">txdeemph</a>                     : 4;  <span class="comment">/**&lt; QLM0 transmitter bypass de-emphasis value */</span>
<a name="l13314"></a>13314     uint64_t <a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__cn63xxp1.html#ab151af0dc34a26575f3ade92bfd2058b">reserved_13_15</a>               : 3;
<a name="l13315"></a>13315     uint64_t <a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__cn63xxp1.html#ae404f29edb5b417e663707529ad74517">txmargin</a>                     : 5;  <span class="comment">/**&lt; QLM0 transmitter bypass margin (amplitude) value */</span>
<a name="l13316"></a>13316     uint64_t <a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__cn63xxp1.html#a80a1b194340ff98498e8c07eb8fafbae">reserved_4_7</a>                 : 4;
<a name="l13317"></a>13317     uint64_t <a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__cn63xxp1.html#ad8a19ae4896076102ca47e17322810b3">lane_en</a>                      : 4;  <span class="comment">/**&lt; QLM0 lane enable mask */</span>
<a name="l13318"></a>13318 <span class="preprocessor">#else</span>
<a name="l13319"></a><a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__cn63xxp1.html#ad8a19ae4896076102ca47e17322810b3">13319</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__cn63xxp1.html#ad8a19ae4896076102ca47e17322810b3">lane_en</a>                      : 4;
<a name="l13320"></a><a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__cn63xxp1.html#a80a1b194340ff98498e8c07eb8fafbae">13320</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__cn63xxp1.html#a80a1b194340ff98498e8c07eb8fafbae">reserved_4_7</a>                 : 4;
<a name="l13321"></a><a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__cn63xxp1.html#ae404f29edb5b417e663707529ad74517">13321</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__cn63xxp1.html#ae404f29edb5b417e663707529ad74517">txmargin</a>                     : 5;
<a name="l13322"></a><a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__cn63xxp1.html#ab151af0dc34a26575f3ade92bfd2058b">13322</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__cn63xxp1.html#ab151af0dc34a26575f3ade92bfd2058b">reserved_13_15</a>               : 3;
<a name="l13323"></a><a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__cn63xxp1.html#a95fa6205eb9cadb93edb2ff9bb7f5cbc">13323</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__cn63xxp1.html#a95fa6205eb9cadb93edb2ff9bb7f5cbc">txdeemph</a>                     : 4;
<a name="l13324"></a><a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__cn63xxp1.html#aff3174585d8b4544271f3d8219d80e9e">13324</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__cn63xxp1.html#aff3174585d8b4544271f3d8219d80e9e">reserved_20_30</a>               : 11;
<a name="l13325"></a><a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__cn63xxp1.html#ac4e50a52a0c15a80e79e0c20ef7f6653">13325</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__cn63xxp1.html#ac4e50a52a0c15a80e79e0c20ef7f6653">txbypass</a>                     : 1;
<a name="l13326"></a><a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__cn63xxp1.html#a2c44b52a923ea34ea98119847a2ac7ed">13326</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__cn63xxp1.html#a2c44b52a923ea34ea98119847a2ac7ed">reserved_32_63</a>               : 32;
<a name="l13327"></a>13327 <span class="preprocessor">#endif</span>
<a name="l13328"></a>13328 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__qlm0.html#a0c2db98eeb6fe330f4a44f1904482ca5">cn63xxp1</a>;
<a name="l13329"></a><a class="code" href="unioncvmx__ciu__qlm0.html#ad8b17d4f577df092ff5bede43772b42a">13329</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__s.html">cvmx_ciu_qlm0_s</a>                <a class="code" href="unioncvmx__ciu__qlm0.html#ad8b17d4f577df092ff5bede43772b42a">cn66xx</a>;
<a name="l13330"></a><a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__cn68xx.html">13330</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__cn68xx.html">cvmx_ciu_qlm0_cn68xx</a> {
<a name="l13331"></a>13331 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l13332"></a>13332 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__cn68xx.html#ad275e3511ec79323b4eeece798c595b1">reserved_32_63</a>               : 32;
<a name="l13333"></a>13333     uint64_t <a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__cn68xx.html#a4348b2d3729aafe62222abfedf9734eb">txbypass</a>                     : 1;  <span class="comment">/**&lt; QLMx transmitter bypass enable */</span>
<a name="l13334"></a>13334     uint64_t <a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__cn68xx.html#a479185bafc59859c237b248acf9929ce">reserved_21_30</a>               : 10;
<a name="l13335"></a>13335     uint64_t <a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__cn68xx.html#a00e55a7c020d9384cc72fd79d3f843b3">txdeemph</a>                     : 5;  <span class="comment">/**&lt; QLMx transmitter bypass de-emphasis value */</span>
<a name="l13336"></a>13336     uint64_t <a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__cn68xx.html#ad77a8582996a91152b9899c520540df4">reserved_13_15</a>               : 3;
<a name="l13337"></a>13337     uint64_t <a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__cn68xx.html#a4a44f2be4de01e9a02c2a91423bdb1ed">txmargin</a>                     : 5;  <span class="comment">/**&lt; QLMx transmitter bypass margin (amplitude) value */</span>
<a name="l13338"></a>13338     uint64_t <a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__cn68xx.html#a3402972fa2f3539e38db5bdbf8ac1a4d">reserved_4_7</a>                 : 4;
<a name="l13339"></a>13339     uint64_t <a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__cn68xx.html#a65072447fb3afb6d9e0013a0dfb86ca7">lane_en</a>                      : 4;  <span class="comment">/**&lt; QLMx lane enable mask */</span>
<a name="l13340"></a>13340 <span class="preprocessor">#else</span>
<a name="l13341"></a><a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__cn68xx.html#a65072447fb3afb6d9e0013a0dfb86ca7">13341</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__cn68xx.html#a65072447fb3afb6d9e0013a0dfb86ca7">lane_en</a>                      : 4;
<a name="l13342"></a><a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__cn68xx.html#a3402972fa2f3539e38db5bdbf8ac1a4d">13342</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__cn68xx.html#a3402972fa2f3539e38db5bdbf8ac1a4d">reserved_4_7</a>                 : 4;
<a name="l13343"></a><a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__cn68xx.html#a4a44f2be4de01e9a02c2a91423bdb1ed">13343</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__cn68xx.html#a4a44f2be4de01e9a02c2a91423bdb1ed">txmargin</a>                     : 5;
<a name="l13344"></a><a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__cn68xx.html#ad77a8582996a91152b9899c520540df4">13344</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__cn68xx.html#ad77a8582996a91152b9899c520540df4">reserved_13_15</a>               : 3;
<a name="l13345"></a><a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__cn68xx.html#a00e55a7c020d9384cc72fd79d3f843b3">13345</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__cn68xx.html#a00e55a7c020d9384cc72fd79d3f843b3">txdeemph</a>                     : 5;
<a name="l13346"></a><a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__cn68xx.html#a479185bafc59859c237b248acf9929ce">13346</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__cn68xx.html#a479185bafc59859c237b248acf9929ce">reserved_21_30</a>               : 10;
<a name="l13347"></a><a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__cn68xx.html#a4348b2d3729aafe62222abfedf9734eb">13347</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__cn68xx.html#a4348b2d3729aafe62222abfedf9734eb">txbypass</a>                     : 1;
<a name="l13348"></a><a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__cn68xx.html#ad275e3511ec79323b4eeece798c595b1">13348</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__cn68xx.html#ad275e3511ec79323b4eeece798c595b1">reserved_32_63</a>               : 32;
<a name="l13349"></a>13349 <span class="preprocessor">#endif</span>
<a name="l13350"></a>13350 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__qlm0.html#afd3e3cf0f79a76e9041c8b85dce5b3ee">cn68xx</a>;
<a name="l13351"></a><a class="code" href="unioncvmx__ciu__qlm0.html#aff6ab3bb82172377f24eede82849dfcf">13351</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__cn68xx.html">cvmx_ciu_qlm0_cn68xx</a>           <a class="code" href="unioncvmx__ciu__qlm0.html#aff6ab3bb82172377f24eede82849dfcf">cn68xxp1</a>;
<a name="l13352"></a><a class="code" href="unioncvmx__ciu__qlm0.html#a20b10cc2eef47b72f206302048761691">13352</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__qlm0_1_1cvmx__ciu__qlm0__s.html">cvmx_ciu_qlm0_s</a>                <a class="code" href="unioncvmx__ciu__qlm0.html#a20b10cc2eef47b72f206302048761691">cnf71xx</a>;
<a name="l13353"></a>13353 };
<a name="l13354"></a><a class="code" href="cvmx-ciu-defs_8h.html#a852f05d5fc3c4de83973f60fc404124b">13354</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__qlm0.html" title="cvmx_ciu_qlm0">cvmx_ciu_qlm0</a> <a class="code" href="unioncvmx__ciu__qlm0.html" title="cvmx_ciu_qlm0">cvmx_ciu_qlm0_t</a>;
<a name="l13355"></a>13355 <span class="comment"></span>
<a name="l13356"></a>13356 <span class="comment">/**</span>
<a name="l13357"></a>13357 <span class="comment"> * cvmx_ciu_qlm1</span>
<a name="l13358"></a>13358 <span class="comment"> *</span>
<a name="l13359"></a>13359 <span class="comment"> * Notes:</span>
<a name="l13360"></a>13360 <span class="comment"> * This register is only reset by cold reset.</span>
<a name="l13361"></a>13361 <span class="comment"> *</span>
<a name="l13362"></a>13362 <span class="comment"> */</span>
<a name="l13363"></a><a class="code" href="unioncvmx__ciu__qlm1.html">13363</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__qlm1.html" title="cvmx_ciu_qlm1">cvmx_ciu_qlm1</a> {
<a name="l13364"></a><a class="code" href="unioncvmx__ciu__qlm1.html#a997b3cc46764f6a8ee66655b85fd1290">13364</a>     uint64_t <a class="code" href="unioncvmx__ciu__qlm1.html#a997b3cc46764f6a8ee66655b85fd1290">u64</a>;
<a name="l13365"></a><a class="code" href="structcvmx__ciu__qlm1_1_1cvmx__ciu__qlm1__s.html">13365</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__qlm1_1_1cvmx__ciu__qlm1__s.html">cvmx_ciu_qlm1_s</a> {
<a name="l13366"></a>13366 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l13367"></a>13367 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__qlm1_1_1cvmx__ciu__qlm1__s.html#ab92886d8e215cfe2081ded9952f813af">g2bypass</a>                     : 1;  <span class="comment">/**&lt; QLM1 PCIE Gen2 tx bypass enable */</span>
<a name="l13368"></a>13368     uint64_t <a class="code" href="structcvmx__ciu__qlm1_1_1cvmx__ciu__qlm1__s.html#a595544a1d8d6f7856c5b4d46fbba67af">reserved_53_62</a>               : 10;
<a name="l13369"></a>13369     uint64_t <a class="code" href="structcvmx__ciu__qlm1_1_1cvmx__ciu__qlm1__s.html#aa15a8366bf7c2410e0fb58fe681f8a47">g2deemph</a>                     : 5;  <span class="comment">/**&lt; QLM1 PCIE Gen2 tx bypass de-emphasis value */</span>
<a name="l13370"></a>13370     uint64_t <a class="code" href="structcvmx__ciu__qlm1_1_1cvmx__ciu__qlm1__s.html#ae2ec390f3fc112989187d098464449ea">reserved_45_47</a>               : 3;
<a name="l13371"></a>13371     uint64_t <a class="code" href="structcvmx__ciu__qlm1_1_1cvmx__ciu__qlm1__s.html#a9476a94afb372a8c2d58c0c109b3a6a6">g2margin</a>                     : 5;  <span class="comment">/**&lt; QLM1 PCIE Gen2 tx bypass margin (amplitude) value */</span>
<a name="l13372"></a>13372     uint64_t <a class="code" href="structcvmx__ciu__qlm1_1_1cvmx__ciu__qlm1__s.html#a36dcad08583f6f6229794bb3b21fbf9d">reserved_32_39</a>               : 8;
<a name="l13373"></a>13373     uint64_t <a class="code" href="structcvmx__ciu__qlm1_1_1cvmx__ciu__qlm1__s.html#a7c6e65e83481a25f279e1557ae16e07c">txbypass</a>                     : 1;  <span class="comment">/**&lt; QLM1 transmitter bypass enable */</span>
<a name="l13374"></a>13374     uint64_t <a class="code" href="structcvmx__ciu__qlm1_1_1cvmx__ciu__qlm1__s.html#a4ca533a76a45abfb4408541efc3e5b02">reserved_21_30</a>               : 10;
<a name="l13375"></a>13375     uint64_t <a class="code" href="structcvmx__ciu__qlm1_1_1cvmx__ciu__qlm1__s.html#a152a9a2299b8afac80cdb4312cab6d4b">txdeemph</a>                     : 5;  <span class="comment">/**&lt; QLM1 transmitter bypass de-emphasis value */</span>
<a name="l13376"></a>13376     uint64_t <a class="code" href="structcvmx__ciu__qlm1_1_1cvmx__ciu__qlm1__s.html#a62d9d71528d72487b8c6df4022a321e1">reserved_13_15</a>               : 3;
<a name="l13377"></a>13377     uint64_t <a class="code" href="structcvmx__ciu__qlm1_1_1cvmx__ciu__qlm1__s.html#a75d01942b2e345f17e91a2fda4e6ec2e">txmargin</a>                     : 5;  <span class="comment">/**&lt; QLM1 transmitter bypass margin (amplitude) value */</span>
<a name="l13378"></a>13378     uint64_t <a class="code" href="structcvmx__ciu__qlm1_1_1cvmx__ciu__qlm1__s.html#a1e629824b02151fa1b96b7afd5c59277">reserved_4_7</a>                 : 4;
<a name="l13379"></a>13379     uint64_t <a class="code" href="structcvmx__ciu__qlm1_1_1cvmx__ciu__qlm1__s.html#a9236b3c097b7a8e142709d7d22f01f3a">lane_en</a>                      : 4;  <span class="comment">/**&lt; QLM1 lane enable mask */</span>
<a name="l13380"></a>13380 <span class="preprocessor">#else</span>
<a name="l13381"></a><a class="code" href="structcvmx__ciu__qlm1_1_1cvmx__ciu__qlm1__s.html#a9236b3c097b7a8e142709d7d22f01f3a">13381</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__qlm1_1_1cvmx__ciu__qlm1__s.html#a9236b3c097b7a8e142709d7d22f01f3a">lane_en</a>                      : 4;
<a name="l13382"></a><a class="code" href="structcvmx__ciu__qlm1_1_1cvmx__ciu__qlm1__s.html#a1e629824b02151fa1b96b7afd5c59277">13382</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm1_1_1cvmx__ciu__qlm1__s.html#a1e629824b02151fa1b96b7afd5c59277">reserved_4_7</a>                 : 4;
<a name="l13383"></a><a class="code" href="structcvmx__ciu__qlm1_1_1cvmx__ciu__qlm1__s.html#a75d01942b2e345f17e91a2fda4e6ec2e">13383</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm1_1_1cvmx__ciu__qlm1__s.html#a75d01942b2e345f17e91a2fda4e6ec2e">txmargin</a>                     : 5;
<a name="l13384"></a><a class="code" href="structcvmx__ciu__qlm1_1_1cvmx__ciu__qlm1__s.html#a62d9d71528d72487b8c6df4022a321e1">13384</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm1_1_1cvmx__ciu__qlm1__s.html#a62d9d71528d72487b8c6df4022a321e1">reserved_13_15</a>               : 3;
<a name="l13385"></a><a class="code" href="structcvmx__ciu__qlm1_1_1cvmx__ciu__qlm1__s.html#a152a9a2299b8afac80cdb4312cab6d4b">13385</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm1_1_1cvmx__ciu__qlm1__s.html#a152a9a2299b8afac80cdb4312cab6d4b">txdeemph</a>                     : 5;
<a name="l13386"></a><a class="code" href="structcvmx__ciu__qlm1_1_1cvmx__ciu__qlm1__s.html#a4ca533a76a45abfb4408541efc3e5b02">13386</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm1_1_1cvmx__ciu__qlm1__s.html#a4ca533a76a45abfb4408541efc3e5b02">reserved_21_30</a>               : 10;
<a name="l13387"></a><a class="code" href="structcvmx__ciu__qlm1_1_1cvmx__ciu__qlm1__s.html#a7c6e65e83481a25f279e1557ae16e07c">13387</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm1_1_1cvmx__ciu__qlm1__s.html#a7c6e65e83481a25f279e1557ae16e07c">txbypass</a>                     : 1;
<a name="l13388"></a><a class="code" href="structcvmx__ciu__qlm1_1_1cvmx__ciu__qlm1__s.html#a36dcad08583f6f6229794bb3b21fbf9d">13388</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm1_1_1cvmx__ciu__qlm1__s.html#a36dcad08583f6f6229794bb3b21fbf9d">reserved_32_39</a>               : 8;
<a name="l13389"></a><a class="code" href="structcvmx__ciu__qlm1_1_1cvmx__ciu__qlm1__s.html#a9476a94afb372a8c2d58c0c109b3a6a6">13389</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm1_1_1cvmx__ciu__qlm1__s.html#a9476a94afb372a8c2d58c0c109b3a6a6">g2margin</a>                     : 5;
<a name="l13390"></a><a class="code" href="structcvmx__ciu__qlm1_1_1cvmx__ciu__qlm1__s.html#ae2ec390f3fc112989187d098464449ea">13390</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm1_1_1cvmx__ciu__qlm1__s.html#ae2ec390f3fc112989187d098464449ea">reserved_45_47</a>               : 3;
<a name="l13391"></a><a class="code" href="structcvmx__ciu__qlm1_1_1cvmx__ciu__qlm1__s.html#aa15a8366bf7c2410e0fb58fe681f8a47">13391</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm1_1_1cvmx__ciu__qlm1__s.html#aa15a8366bf7c2410e0fb58fe681f8a47">g2deemph</a>                     : 5;
<a name="l13392"></a><a class="code" href="structcvmx__ciu__qlm1_1_1cvmx__ciu__qlm1__s.html#a595544a1d8d6f7856c5b4d46fbba67af">13392</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm1_1_1cvmx__ciu__qlm1__s.html#a595544a1d8d6f7856c5b4d46fbba67af">reserved_53_62</a>               : 10;
<a name="l13393"></a><a class="code" href="structcvmx__ciu__qlm1_1_1cvmx__ciu__qlm1__s.html#ab92886d8e215cfe2081ded9952f813af">13393</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm1_1_1cvmx__ciu__qlm1__s.html#ab92886d8e215cfe2081ded9952f813af">g2bypass</a>                     : 1;
<a name="l13394"></a>13394 <span class="preprocessor">#endif</span>
<a name="l13395"></a>13395 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__qlm1.html#a8ee7f8da487bae95d4c9519850b7f1fc">s</a>;
<a name="l13396"></a><a class="code" href="unioncvmx__ciu__qlm1.html#aeec228683200f662c242e6badab31f90">13396</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__qlm1_1_1cvmx__ciu__qlm1__s.html">cvmx_ciu_qlm1_s</a>                <a class="code" href="unioncvmx__ciu__qlm1.html#aeec228683200f662c242e6badab31f90">cn61xx</a>;
<a name="l13397"></a><a class="code" href="unioncvmx__ciu__qlm1.html#a03019bb4e0d5aec05d088adb6f042e54">13397</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__qlm1_1_1cvmx__ciu__qlm1__s.html">cvmx_ciu_qlm1_s</a>                <a class="code" href="unioncvmx__ciu__qlm1.html#a03019bb4e0d5aec05d088adb6f042e54">cn63xx</a>;
<a name="l13398"></a><a class="code" href="structcvmx__ciu__qlm1_1_1cvmx__ciu__qlm1__cn63xxp1.html">13398</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__qlm1_1_1cvmx__ciu__qlm1__cn63xxp1.html">cvmx_ciu_qlm1_cn63xxp1</a> {
<a name="l13399"></a>13399 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l13400"></a>13400 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__qlm1_1_1cvmx__ciu__qlm1__cn63xxp1.html#abc69dc4bc2d79497c1226dd266a4e987">reserved_32_63</a>               : 32;
<a name="l13401"></a>13401     uint64_t <a class="code" href="structcvmx__ciu__qlm1_1_1cvmx__ciu__qlm1__cn63xxp1.html#a241553c59b421949ba91e5fdc22351a5">txbypass</a>                     : 1;  <span class="comment">/**&lt; QLM1 transmitter bypass enable */</span>
<a name="l13402"></a>13402     uint64_t <a class="code" href="structcvmx__ciu__qlm1_1_1cvmx__ciu__qlm1__cn63xxp1.html#a28a7900d86943e1388ccff5bf6b23391">reserved_20_30</a>               : 11;
<a name="l13403"></a>13403     uint64_t <a class="code" href="structcvmx__ciu__qlm1_1_1cvmx__ciu__qlm1__cn63xxp1.html#ac0311caf86c909e6f060017c67527e6e">txdeemph</a>                     : 4;  <span class="comment">/**&lt; QLM1 transmitter bypass de-emphasis value */</span>
<a name="l13404"></a>13404     uint64_t <a class="code" href="structcvmx__ciu__qlm1_1_1cvmx__ciu__qlm1__cn63xxp1.html#ae922ccf883629b6a0df611f43843c07d">reserved_13_15</a>               : 3;
<a name="l13405"></a>13405     uint64_t <a class="code" href="structcvmx__ciu__qlm1_1_1cvmx__ciu__qlm1__cn63xxp1.html#a532ef2d7f1d19b84dc8c6a409650c229">txmargin</a>                     : 5;  <span class="comment">/**&lt; QLM1 transmitter bypass margin (amplitude) value */</span>
<a name="l13406"></a>13406     uint64_t <a class="code" href="structcvmx__ciu__qlm1_1_1cvmx__ciu__qlm1__cn63xxp1.html#a871a7d7245a3d95d8e31d0e0cbb23d32">reserved_4_7</a>                 : 4;
<a name="l13407"></a>13407     uint64_t <a class="code" href="structcvmx__ciu__qlm1_1_1cvmx__ciu__qlm1__cn63xxp1.html#ac464f60b4ee04769e640c5260ec2cd36">lane_en</a>                      : 4;  <span class="comment">/**&lt; QLM1 lane enable mask */</span>
<a name="l13408"></a>13408 <span class="preprocessor">#else</span>
<a name="l13409"></a><a class="code" href="structcvmx__ciu__qlm1_1_1cvmx__ciu__qlm1__cn63xxp1.html#ac464f60b4ee04769e640c5260ec2cd36">13409</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__qlm1_1_1cvmx__ciu__qlm1__cn63xxp1.html#ac464f60b4ee04769e640c5260ec2cd36">lane_en</a>                      : 4;
<a name="l13410"></a><a class="code" href="structcvmx__ciu__qlm1_1_1cvmx__ciu__qlm1__cn63xxp1.html#a871a7d7245a3d95d8e31d0e0cbb23d32">13410</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm1_1_1cvmx__ciu__qlm1__cn63xxp1.html#a871a7d7245a3d95d8e31d0e0cbb23d32">reserved_4_7</a>                 : 4;
<a name="l13411"></a><a class="code" href="structcvmx__ciu__qlm1_1_1cvmx__ciu__qlm1__cn63xxp1.html#a532ef2d7f1d19b84dc8c6a409650c229">13411</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm1_1_1cvmx__ciu__qlm1__cn63xxp1.html#a532ef2d7f1d19b84dc8c6a409650c229">txmargin</a>                     : 5;
<a name="l13412"></a><a class="code" href="structcvmx__ciu__qlm1_1_1cvmx__ciu__qlm1__cn63xxp1.html#ae922ccf883629b6a0df611f43843c07d">13412</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm1_1_1cvmx__ciu__qlm1__cn63xxp1.html#ae922ccf883629b6a0df611f43843c07d">reserved_13_15</a>               : 3;
<a name="l13413"></a><a class="code" href="structcvmx__ciu__qlm1_1_1cvmx__ciu__qlm1__cn63xxp1.html#ac0311caf86c909e6f060017c67527e6e">13413</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm1_1_1cvmx__ciu__qlm1__cn63xxp1.html#ac0311caf86c909e6f060017c67527e6e">txdeemph</a>                     : 4;
<a name="l13414"></a><a class="code" href="structcvmx__ciu__qlm1_1_1cvmx__ciu__qlm1__cn63xxp1.html#a28a7900d86943e1388ccff5bf6b23391">13414</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm1_1_1cvmx__ciu__qlm1__cn63xxp1.html#a28a7900d86943e1388ccff5bf6b23391">reserved_20_30</a>               : 11;
<a name="l13415"></a><a class="code" href="structcvmx__ciu__qlm1_1_1cvmx__ciu__qlm1__cn63xxp1.html#a241553c59b421949ba91e5fdc22351a5">13415</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm1_1_1cvmx__ciu__qlm1__cn63xxp1.html#a241553c59b421949ba91e5fdc22351a5">txbypass</a>                     : 1;
<a name="l13416"></a><a class="code" href="structcvmx__ciu__qlm1_1_1cvmx__ciu__qlm1__cn63xxp1.html#abc69dc4bc2d79497c1226dd266a4e987">13416</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm1_1_1cvmx__ciu__qlm1__cn63xxp1.html#abc69dc4bc2d79497c1226dd266a4e987">reserved_32_63</a>               : 32;
<a name="l13417"></a>13417 <span class="preprocessor">#endif</span>
<a name="l13418"></a>13418 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__qlm1.html#a2b90e3b08e598a16501ba5f606ede0b5">cn63xxp1</a>;
<a name="l13419"></a><a class="code" href="unioncvmx__ciu__qlm1.html#ad262c37ff96ff08e55cd5d54c41ea0e0">13419</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__qlm1_1_1cvmx__ciu__qlm1__s.html">cvmx_ciu_qlm1_s</a>                <a class="code" href="unioncvmx__ciu__qlm1.html#ad262c37ff96ff08e55cd5d54c41ea0e0">cn66xx</a>;
<a name="l13420"></a><a class="code" href="unioncvmx__ciu__qlm1.html#a3b80eea567fb0928e1928e2b2ae43084">13420</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__qlm1_1_1cvmx__ciu__qlm1__s.html">cvmx_ciu_qlm1_s</a>                <a class="code" href="unioncvmx__ciu__qlm1.html#a3b80eea567fb0928e1928e2b2ae43084">cn68xx</a>;
<a name="l13421"></a><a class="code" href="unioncvmx__ciu__qlm1.html#a5c5ba0408f3c94d9706f5acc47c0a651">13421</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__qlm1_1_1cvmx__ciu__qlm1__s.html">cvmx_ciu_qlm1_s</a>                <a class="code" href="unioncvmx__ciu__qlm1.html#a5c5ba0408f3c94d9706f5acc47c0a651">cn68xxp1</a>;
<a name="l13422"></a><a class="code" href="unioncvmx__ciu__qlm1.html#a1c2416f5c873300fd73b3ee552ec7ad5">13422</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__qlm1_1_1cvmx__ciu__qlm1__s.html">cvmx_ciu_qlm1_s</a>                <a class="code" href="unioncvmx__ciu__qlm1.html#a1c2416f5c873300fd73b3ee552ec7ad5">cnf71xx</a>;
<a name="l13423"></a>13423 };
<a name="l13424"></a><a class="code" href="cvmx-ciu-defs_8h.html#ac3acf3c37fdd8b1ff3716eb35d56592e">13424</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__qlm1.html" title="cvmx_ciu_qlm1">cvmx_ciu_qlm1</a> <a class="code" href="unioncvmx__ciu__qlm1.html" title="cvmx_ciu_qlm1">cvmx_ciu_qlm1_t</a>;
<a name="l13425"></a>13425 <span class="comment"></span>
<a name="l13426"></a>13426 <span class="comment">/**</span>
<a name="l13427"></a>13427 <span class="comment"> * cvmx_ciu_qlm2</span>
<a name="l13428"></a>13428 <span class="comment"> *</span>
<a name="l13429"></a>13429 <span class="comment"> * Notes:</span>
<a name="l13430"></a>13430 <span class="comment"> * This register is only reset by cold reset.</span>
<a name="l13431"></a>13431 <span class="comment"> *</span>
<a name="l13432"></a>13432 <span class="comment"> */</span>
<a name="l13433"></a><a class="code" href="unioncvmx__ciu__qlm2.html">13433</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__qlm2.html" title="cvmx_ciu_qlm2">cvmx_ciu_qlm2</a> {
<a name="l13434"></a><a class="code" href="unioncvmx__ciu__qlm2.html#ae79a7c5adf231dbe2d17b313291c58e4">13434</a>     uint64_t <a class="code" href="unioncvmx__ciu__qlm2.html#ae79a7c5adf231dbe2d17b313291c58e4">u64</a>;
<a name="l13435"></a><a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__s.html">13435</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__s.html">cvmx_ciu_qlm2_s</a> {
<a name="l13436"></a>13436 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l13437"></a>13437 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__s.html#a475c8200fe8b928bcae84958fbf1011c">g2bypass</a>                     : 1;  <span class="comment">/**&lt; QLMx PCIE Gen2 tx bypass enable */</span>
<a name="l13438"></a>13438     uint64_t <a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__s.html#ae658ac3237d737ce0c78c02b7fb44952">reserved_53_62</a>               : 10;
<a name="l13439"></a>13439     uint64_t <a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__s.html#aa2f5cdbe3e21ff9e0b3819f5732c23f4">g2deemph</a>                     : 5;  <span class="comment">/**&lt; QLMx PCIE Gen2 tx bypass de-emphasis value */</span>
<a name="l13440"></a>13440     uint64_t <a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__s.html#a2661cb5d96481e3a0b6b37c5f029b3bb">reserved_45_47</a>               : 3;
<a name="l13441"></a>13441     uint64_t <a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__s.html#a59ca3ac8595d3a98a5238cb6090f91f2">g2margin</a>                     : 5;  <span class="comment">/**&lt; QLMx PCIE Gen2 tx bypass margin (amplitude) value */</span>
<a name="l13442"></a>13442     uint64_t <a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__s.html#abd9bdec1db79e99903af3f8fc6b6ec2d">reserved_32_39</a>               : 8;
<a name="l13443"></a>13443     uint64_t <a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__s.html#ab6d7b55f1318b69dd61e8d1542bd8df4">txbypass</a>                     : 1;  <span class="comment">/**&lt; QLM2 transmitter bypass enable */</span>
<a name="l13444"></a>13444     uint64_t <a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__s.html#a71c8eac227fa463c37279cf72acdfad5">reserved_21_30</a>               : 10;
<a name="l13445"></a>13445     uint64_t <a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__s.html#adedc2ad95d9a4e6566bb065939e3f545">txdeemph</a>                     : 5;  <span class="comment">/**&lt; QLM2 transmitter bypass de-emphasis value */</span>
<a name="l13446"></a>13446     uint64_t <a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__s.html#a5b1db2aa49ea4d12790340428056528d">reserved_13_15</a>               : 3;
<a name="l13447"></a>13447     uint64_t <a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__s.html#a09e68001c0044538533378ee726676e4">txmargin</a>                     : 5;  <span class="comment">/**&lt; QLM2 transmitter bypass margin (amplitude) value */</span>
<a name="l13448"></a>13448     uint64_t <a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__s.html#ac9364a2c12495ae4d8019e07c9b860bd">reserved_4_7</a>                 : 4;
<a name="l13449"></a>13449     uint64_t <a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__s.html#ac59bfbc4de1f1106c63523eb873e5abb">lane_en</a>                      : 4;  <span class="comment">/**&lt; QLM2 lane enable mask */</span>
<a name="l13450"></a>13450 <span class="preprocessor">#else</span>
<a name="l13451"></a><a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__s.html#ac59bfbc4de1f1106c63523eb873e5abb">13451</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__s.html#ac59bfbc4de1f1106c63523eb873e5abb">lane_en</a>                      : 4;
<a name="l13452"></a><a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__s.html#ac9364a2c12495ae4d8019e07c9b860bd">13452</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__s.html#ac9364a2c12495ae4d8019e07c9b860bd">reserved_4_7</a>                 : 4;
<a name="l13453"></a><a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__s.html#a09e68001c0044538533378ee726676e4">13453</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__s.html#a09e68001c0044538533378ee726676e4">txmargin</a>                     : 5;
<a name="l13454"></a><a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__s.html#a5b1db2aa49ea4d12790340428056528d">13454</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__s.html#a5b1db2aa49ea4d12790340428056528d">reserved_13_15</a>               : 3;
<a name="l13455"></a><a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__s.html#adedc2ad95d9a4e6566bb065939e3f545">13455</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__s.html#adedc2ad95d9a4e6566bb065939e3f545">txdeemph</a>                     : 5;
<a name="l13456"></a><a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__s.html#a71c8eac227fa463c37279cf72acdfad5">13456</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__s.html#a71c8eac227fa463c37279cf72acdfad5">reserved_21_30</a>               : 10;
<a name="l13457"></a><a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__s.html#ab6d7b55f1318b69dd61e8d1542bd8df4">13457</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__s.html#ab6d7b55f1318b69dd61e8d1542bd8df4">txbypass</a>                     : 1;
<a name="l13458"></a><a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__s.html#abd9bdec1db79e99903af3f8fc6b6ec2d">13458</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__s.html#abd9bdec1db79e99903af3f8fc6b6ec2d">reserved_32_39</a>               : 8;
<a name="l13459"></a><a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__s.html#a59ca3ac8595d3a98a5238cb6090f91f2">13459</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__s.html#a59ca3ac8595d3a98a5238cb6090f91f2">g2margin</a>                     : 5;
<a name="l13460"></a><a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__s.html#a2661cb5d96481e3a0b6b37c5f029b3bb">13460</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__s.html#a2661cb5d96481e3a0b6b37c5f029b3bb">reserved_45_47</a>               : 3;
<a name="l13461"></a><a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__s.html#aa2f5cdbe3e21ff9e0b3819f5732c23f4">13461</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__s.html#aa2f5cdbe3e21ff9e0b3819f5732c23f4">g2deemph</a>                     : 5;
<a name="l13462"></a><a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__s.html#ae658ac3237d737ce0c78c02b7fb44952">13462</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__s.html#ae658ac3237d737ce0c78c02b7fb44952">reserved_53_62</a>               : 10;
<a name="l13463"></a><a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__s.html#a475c8200fe8b928bcae84958fbf1011c">13463</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__s.html#a475c8200fe8b928bcae84958fbf1011c">g2bypass</a>                     : 1;
<a name="l13464"></a>13464 <span class="preprocessor">#endif</span>
<a name="l13465"></a>13465 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__qlm2.html#a6beb542f11f97526eb904f1fa6a3bf47">s</a>;
<a name="l13466"></a><a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__cn61xx.html">13466</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__cn61xx.html">cvmx_ciu_qlm2_cn61xx</a> {
<a name="l13467"></a>13467 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l13468"></a>13468 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__cn61xx.html#a0fd52d0372930ddbf652f3e30bc413e3">reserved_32_63</a>               : 32;
<a name="l13469"></a>13469     uint64_t <a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__cn61xx.html#ac099834a71ce24afd72eb0269929d60c">txbypass</a>                     : 1;  <span class="comment">/**&lt; QLM2 transmitter bypass enable */</span>
<a name="l13470"></a>13470     uint64_t <a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__cn61xx.html#a27045bee85902930e63f373f1d86e05e">reserved_21_30</a>               : 10;
<a name="l13471"></a>13471     uint64_t <a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__cn61xx.html#a4f917877854cbc0fbbdaf21b5c56521f">txdeemph</a>                     : 5;  <span class="comment">/**&lt; QLM2 transmitter bypass de-emphasis value */</span>
<a name="l13472"></a>13472     uint64_t <a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__cn61xx.html#a28b5ef85d1de8292b8abf5d5cc92bf7e">reserved_13_15</a>               : 3;
<a name="l13473"></a>13473     uint64_t <a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__cn61xx.html#adabe5fad46e6e0fe513d7e5f8b484d55">txmargin</a>                     : 5;  <span class="comment">/**&lt; QLM2 transmitter bypass margin (amplitude) value */</span>
<a name="l13474"></a>13474     uint64_t <a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__cn61xx.html#adf19a2572d53034607f0419796d51180">reserved_4_7</a>                 : 4;
<a name="l13475"></a>13475     uint64_t <a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__cn61xx.html#a0fe57293aae0798143c757469e9de3fa">lane_en</a>                      : 4;  <span class="comment">/**&lt; QLM2 lane enable mask */</span>
<a name="l13476"></a>13476 <span class="preprocessor">#else</span>
<a name="l13477"></a><a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__cn61xx.html#a0fe57293aae0798143c757469e9de3fa">13477</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__cn61xx.html#a0fe57293aae0798143c757469e9de3fa">lane_en</a>                      : 4;
<a name="l13478"></a><a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__cn61xx.html#adf19a2572d53034607f0419796d51180">13478</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__cn61xx.html#adf19a2572d53034607f0419796d51180">reserved_4_7</a>                 : 4;
<a name="l13479"></a><a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__cn61xx.html#adabe5fad46e6e0fe513d7e5f8b484d55">13479</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__cn61xx.html#adabe5fad46e6e0fe513d7e5f8b484d55">txmargin</a>                     : 5;
<a name="l13480"></a><a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__cn61xx.html#a28b5ef85d1de8292b8abf5d5cc92bf7e">13480</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__cn61xx.html#a28b5ef85d1de8292b8abf5d5cc92bf7e">reserved_13_15</a>               : 3;
<a name="l13481"></a><a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__cn61xx.html#a4f917877854cbc0fbbdaf21b5c56521f">13481</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__cn61xx.html#a4f917877854cbc0fbbdaf21b5c56521f">txdeemph</a>                     : 5;
<a name="l13482"></a><a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__cn61xx.html#a27045bee85902930e63f373f1d86e05e">13482</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__cn61xx.html#a27045bee85902930e63f373f1d86e05e">reserved_21_30</a>               : 10;
<a name="l13483"></a><a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__cn61xx.html#ac099834a71ce24afd72eb0269929d60c">13483</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__cn61xx.html#ac099834a71ce24afd72eb0269929d60c">txbypass</a>                     : 1;
<a name="l13484"></a><a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__cn61xx.html#a0fd52d0372930ddbf652f3e30bc413e3">13484</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__cn61xx.html#a0fd52d0372930ddbf652f3e30bc413e3">reserved_32_63</a>               : 32;
<a name="l13485"></a>13485 <span class="preprocessor">#endif</span>
<a name="l13486"></a>13486 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__qlm2.html#abedb45ebd00b70ed770fa7e942341c68">cn61xx</a>;
<a name="l13487"></a><a class="code" href="unioncvmx__ciu__qlm2.html#a1c838745d11f6cc4338780587a185e31">13487</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__cn61xx.html">cvmx_ciu_qlm2_cn61xx</a>           <a class="code" href="unioncvmx__ciu__qlm2.html#a1c838745d11f6cc4338780587a185e31">cn63xx</a>;
<a name="l13488"></a><a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__cn63xxp1.html">13488</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__cn63xxp1.html">cvmx_ciu_qlm2_cn63xxp1</a> {
<a name="l13489"></a>13489 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l13490"></a>13490 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__cn63xxp1.html#a1bd7fd6fbdeab1cacb8477bbd76f96c4">reserved_32_63</a>               : 32;
<a name="l13491"></a>13491     uint64_t <a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__cn63xxp1.html#ab4980805694e6d95f96abbabd4634571">txbypass</a>                     : 1;  <span class="comment">/**&lt; QLM2 transmitter bypass enable */</span>
<a name="l13492"></a>13492     uint64_t <a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__cn63xxp1.html#ac094a25efe6e152f51007e7e14179052">reserved_20_30</a>               : 11;
<a name="l13493"></a>13493     uint64_t <a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__cn63xxp1.html#ab15855bb42d64245a060cd349062a735">txdeemph</a>                     : 4;  <span class="comment">/**&lt; QLM2 transmitter bypass de-emphasis value */</span>
<a name="l13494"></a>13494     uint64_t <a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__cn63xxp1.html#a6aa51a404ef47fefe9b7601075401a17">reserved_13_15</a>               : 3;
<a name="l13495"></a>13495     uint64_t <a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__cn63xxp1.html#af1d020bf6ec105fc690bfdc1eb79c5b9">txmargin</a>                     : 5;  <span class="comment">/**&lt; QLM2 transmitter bypass margin (amplitude) value */</span>
<a name="l13496"></a>13496     uint64_t <a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__cn63xxp1.html#aeeaff519d340cd00ac459fcf3b778dfd">reserved_4_7</a>                 : 4;
<a name="l13497"></a>13497     uint64_t <a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__cn63xxp1.html#afc8be51602d21e40c6f40608291b56ba">lane_en</a>                      : 4;  <span class="comment">/**&lt; QLM2 lane enable mask */</span>
<a name="l13498"></a>13498 <span class="preprocessor">#else</span>
<a name="l13499"></a><a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__cn63xxp1.html#afc8be51602d21e40c6f40608291b56ba">13499</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__cn63xxp1.html#afc8be51602d21e40c6f40608291b56ba">lane_en</a>                      : 4;
<a name="l13500"></a><a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__cn63xxp1.html#aeeaff519d340cd00ac459fcf3b778dfd">13500</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__cn63xxp1.html#aeeaff519d340cd00ac459fcf3b778dfd">reserved_4_7</a>                 : 4;
<a name="l13501"></a><a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__cn63xxp1.html#af1d020bf6ec105fc690bfdc1eb79c5b9">13501</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__cn63xxp1.html#af1d020bf6ec105fc690bfdc1eb79c5b9">txmargin</a>                     : 5;
<a name="l13502"></a><a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__cn63xxp1.html#a6aa51a404ef47fefe9b7601075401a17">13502</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__cn63xxp1.html#a6aa51a404ef47fefe9b7601075401a17">reserved_13_15</a>               : 3;
<a name="l13503"></a><a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__cn63xxp1.html#ab15855bb42d64245a060cd349062a735">13503</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__cn63xxp1.html#ab15855bb42d64245a060cd349062a735">txdeemph</a>                     : 4;
<a name="l13504"></a><a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__cn63xxp1.html#ac094a25efe6e152f51007e7e14179052">13504</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__cn63xxp1.html#ac094a25efe6e152f51007e7e14179052">reserved_20_30</a>               : 11;
<a name="l13505"></a><a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__cn63xxp1.html#ab4980805694e6d95f96abbabd4634571">13505</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__cn63xxp1.html#ab4980805694e6d95f96abbabd4634571">txbypass</a>                     : 1;
<a name="l13506"></a><a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__cn63xxp1.html#a1bd7fd6fbdeab1cacb8477bbd76f96c4">13506</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__cn63xxp1.html#a1bd7fd6fbdeab1cacb8477bbd76f96c4">reserved_32_63</a>               : 32;
<a name="l13507"></a>13507 <span class="preprocessor">#endif</span>
<a name="l13508"></a>13508 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__qlm2.html#a592138b4393f39fae29a01995c041d82">cn63xxp1</a>;
<a name="l13509"></a><a class="code" href="unioncvmx__ciu__qlm2.html#a44596e87d67a9ad1c660c0a9227216bc">13509</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__cn61xx.html">cvmx_ciu_qlm2_cn61xx</a>           <a class="code" href="unioncvmx__ciu__qlm2.html#a44596e87d67a9ad1c660c0a9227216bc">cn66xx</a>;
<a name="l13510"></a><a class="code" href="unioncvmx__ciu__qlm2.html#af2f0b7d06f5d963382e55508d9534f11">13510</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__s.html">cvmx_ciu_qlm2_s</a>                <a class="code" href="unioncvmx__ciu__qlm2.html#af2f0b7d06f5d963382e55508d9534f11">cn68xx</a>;
<a name="l13511"></a><a class="code" href="unioncvmx__ciu__qlm2.html#acab051e024a7c87081e197a6db7a7f52">13511</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__s.html">cvmx_ciu_qlm2_s</a>                <a class="code" href="unioncvmx__ciu__qlm2.html#acab051e024a7c87081e197a6db7a7f52">cn68xxp1</a>;
<a name="l13512"></a><a class="code" href="unioncvmx__ciu__qlm2.html#a3c70c36adab09b6e465ec1ccebd4db2e">13512</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__qlm2_1_1cvmx__ciu__qlm2__cn61xx.html">cvmx_ciu_qlm2_cn61xx</a>           <a class="code" href="unioncvmx__ciu__qlm2.html#a3c70c36adab09b6e465ec1ccebd4db2e">cnf71xx</a>;
<a name="l13513"></a>13513 };
<a name="l13514"></a><a class="code" href="cvmx-ciu-defs_8h.html#a72b6d258997735261e7b010a03a397b3">13514</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__qlm2.html" title="cvmx_ciu_qlm2">cvmx_ciu_qlm2</a> <a class="code" href="unioncvmx__ciu__qlm2.html" title="cvmx_ciu_qlm2">cvmx_ciu_qlm2_t</a>;
<a name="l13515"></a>13515 <span class="comment"></span>
<a name="l13516"></a>13516 <span class="comment">/**</span>
<a name="l13517"></a>13517 <span class="comment"> * cvmx_ciu_qlm3</span>
<a name="l13518"></a>13518 <span class="comment"> *</span>
<a name="l13519"></a>13519 <span class="comment"> * Notes:</span>
<a name="l13520"></a>13520 <span class="comment"> * This register is only reset by cold reset.</span>
<a name="l13521"></a>13521 <span class="comment"> *</span>
<a name="l13522"></a>13522 <span class="comment"> */</span>
<a name="l13523"></a><a class="code" href="unioncvmx__ciu__qlm3.html">13523</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__qlm3.html" title="cvmx_ciu_qlm3">cvmx_ciu_qlm3</a> {
<a name="l13524"></a><a class="code" href="unioncvmx__ciu__qlm3.html#ae3ffd12d7c2221fefecb321f2554e782">13524</a>     uint64_t <a class="code" href="unioncvmx__ciu__qlm3.html#ae3ffd12d7c2221fefecb321f2554e782">u64</a>;
<a name="l13525"></a><a class="code" href="structcvmx__ciu__qlm3_1_1cvmx__ciu__qlm3__s.html">13525</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__qlm3_1_1cvmx__ciu__qlm3__s.html">cvmx_ciu_qlm3_s</a> {
<a name="l13526"></a>13526 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l13527"></a>13527 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__qlm3_1_1cvmx__ciu__qlm3__s.html#a287723a402fe11c6c410e067fbfe6fc0">g2bypass</a>                     : 1;  <span class="comment">/**&lt; QLMx PCIE Gen2 tx bypass enable */</span>
<a name="l13528"></a>13528     uint64_t <a class="code" href="structcvmx__ciu__qlm3_1_1cvmx__ciu__qlm3__s.html#a267c9399bc01d5708736b8b0f37c4982">reserved_53_62</a>               : 10;
<a name="l13529"></a>13529     uint64_t <a class="code" href="structcvmx__ciu__qlm3_1_1cvmx__ciu__qlm3__s.html#a1cee0073241038a1682c3f4752de4257">g2deemph</a>                     : 5;  <span class="comment">/**&lt; QLMx PCIE Gen2 tx bypass de-emphasis value */</span>
<a name="l13530"></a>13530     uint64_t <a class="code" href="structcvmx__ciu__qlm3_1_1cvmx__ciu__qlm3__s.html#ac0415756c5696864a444c8c15bcdecc8">reserved_45_47</a>               : 3;
<a name="l13531"></a>13531     uint64_t <a class="code" href="structcvmx__ciu__qlm3_1_1cvmx__ciu__qlm3__s.html#a8a6c39ba3cbf375f5b1a2722691d6971">g2margin</a>                     : 5;  <span class="comment">/**&lt; QLMx PCIE Gen2 tx bypass margin (amplitude) value */</span>
<a name="l13532"></a>13532     uint64_t <a class="code" href="structcvmx__ciu__qlm3_1_1cvmx__ciu__qlm3__s.html#a9776d1bd2a0ed2941a113cd609784e85">reserved_32_39</a>               : 8;
<a name="l13533"></a>13533     uint64_t <a class="code" href="structcvmx__ciu__qlm3_1_1cvmx__ciu__qlm3__s.html#ad38f8c9dcd9a994e389d905698c14c11">txbypass</a>                     : 1;  <span class="comment">/**&lt; QLMx transmitter bypass enable */</span>
<a name="l13534"></a>13534     uint64_t <a class="code" href="structcvmx__ciu__qlm3_1_1cvmx__ciu__qlm3__s.html#ab25b4328415c8a098faac0aafc20df25">reserved_21_30</a>               : 10;
<a name="l13535"></a>13535     uint64_t <a class="code" href="structcvmx__ciu__qlm3_1_1cvmx__ciu__qlm3__s.html#a5e3dccca1a1bde9ff19b1ce321fb2e4f">txdeemph</a>                     : 5;  <span class="comment">/**&lt; QLMx transmitter bypass de-emphasis value */</span>
<a name="l13536"></a>13536     uint64_t <a class="code" href="structcvmx__ciu__qlm3_1_1cvmx__ciu__qlm3__s.html#a890f90078d799f24ea6b0127d0b24051">reserved_13_15</a>               : 3;
<a name="l13537"></a>13537     uint64_t <a class="code" href="structcvmx__ciu__qlm3_1_1cvmx__ciu__qlm3__s.html#afcbce8232911fcfdab38ac5ef77c4c7e">txmargin</a>                     : 5;  <span class="comment">/**&lt; QLMx transmitter bypass margin (amplitude) value */</span>
<a name="l13538"></a>13538     uint64_t <a class="code" href="structcvmx__ciu__qlm3_1_1cvmx__ciu__qlm3__s.html#a82027a0b602748051bf812e025d54cd6">reserved_4_7</a>                 : 4;
<a name="l13539"></a>13539     uint64_t <a class="code" href="structcvmx__ciu__qlm3_1_1cvmx__ciu__qlm3__s.html#acad8fea79858ae7d4d00eed6ad5cdef1">lane_en</a>                      : 4;  <span class="comment">/**&lt; QLMx lane enable mask */</span>
<a name="l13540"></a>13540 <span class="preprocessor">#else</span>
<a name="l13541"></a><a class="code" href="structcvmx__ciu__qlm3_1_1cvmx__ciu__qlm3__s.html#acad8fea79858ae7d4d00eed6ad5cdef1">13541</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__qlm3_1_1cvmx__ciu__qlm3__s.html#acad8fea79858ae7d4d00eed6ad5cdef1">lane_en</a>                      : 4;
<a name="l13542"></a><a class="code" href="structcvmx__ciu__qlm3_1_1cvmx__ciu__qlm3__s.html#a82027a0b602748051bf812e025d54cd6">13542</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm3_1_1cvmx__ciu__qlm3__s.html#a82027a0b602748051bf812e025d54cd6">reserved_4_7</a>                 : 4;
<a name="l13543"></a><a class="code" href="structcvmx__ciu__qlm3_1_1cvmx__ciu__qlm3__s.html#afcbce8232911fcfdab38ac5ef77c4c7e">13543</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm3_1_1cvmx__ciu__qlm3__s.html#afcbce8232911fcfdab38ac5ef77c4c7e">txmargin</a>                     : 5;
<a name="l13544"></a><a class="code" href="structcvmx__ciu__qlm3_1_1cvmx__ciu__qlm3__s.html#a890f90078d799f24ea6b0127d0b24051">13544</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm3_1_1cvmx__ciu__qlm3__s.html#a890f90078d799f24ea6b0127d0b24051">reserved_13_15</a>               : 3;
<a name="l13545"></a><a class="code" href="structcvmx__ciu__qlm3_1_1cvmx__ciu__qlm3__s.html#a5e3dccca1a1bde9ff19b1ce321fb2e4f">13545</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm3_1_1cvmx__ciu__qlm3__s.html#a5e3dccca1a1bde9ff19b1ce321fb2e4f">txdeemph</a>                     : 5;
<a name="l13546"></a><a class="code" href="structcvmx__ciu__qlm3_1_1cvmx__ciu__qlm3__s.html#ab25b4328415c8a098faac0aafc20df25">13546</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm3_1_1cvmx__ciu__qlm3__s.html#ab25b4328415c8a098faac0aafc20df25">reserved_21_30</a>               : 10;
<a name="l13547"></a><a class="code" href="structcvmx__ciu__qlm3_1_1cvmx__ciu__qlm3__s.html#ad38f8c9dcd9a994e389d905698c14c11">13547</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm3_1_1cvmx__ciu__qlm3__s.html#ad38f8c9dcd9a994e389d905698c14c11">txbypass</a>                     : 1;
<a name="l13548"></a><a class="code" href="structcvmx__ciu__qlm3_1_1cvmx__ciu__qlm3__s.html#a9776d1bd2a0ed2941a113cd609784e85">13548</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm3_1_1cvmx__ciu__qlm3__s.html#a9776d1bd2a0ed2941a113cd609784e85">reserved_32_39</a>               : 8;
<a name="l13549"></a><a class="code" href="structcvmx__ciu__qlm3_1_1cvmx__ciu__qlm3__s.html#a8a6c39ba3cbf375f5b1a2722691d6971">13549</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm3_1_1cvmx__ciu__qlm3__s.html#a8a6c39ba3cbf375f5b1a2722691d6971">g2margin</a>                     : 5;
<a name="l13550"></a><a class="code" href="structcvmx__ciu__qlm3_1_1cvmx__ciu__qlm3__s.html#ac0415756c5696864a444c8c15bcdecc8">13550</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm3_1_1cvmx__ciu__qlm3__s.html#ac0415756c5696864a444c8c15bcdecc8">reserved_45_47</a>               : 3;
<a name="l13551"></a><a class="code" href="structcvmx__ciu__qlm3_1_1cvmx__ciu__qlm3__s.html#a1cee0073241038a1682c3f4752de4257">13551</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm3_1_1cvmx__ciu__qlm3__s.html#a1cee0073241038a1682c3f4752de4257">g2deemph</a>                     : 5;
<a name="l13552"></a><a class="code" href="structcvmx__ciu__qlm3_1_1cvmx__ciu__qlm3__s.html#a267c9399bc01d5708736b8b0f37c4982">13552</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm3_1_1cvmx__ciu__qlm3__s.html#a267c9399bc01d5708736b8b0f37c4982">reserved_53_62</a>               : 10;
<a name="l13553"></a><a class="code" href="structcvmx__ciu__qlm3_1_1cvmx__ciu__qlm3__s.html#a287723a402fe11c6c410e067fbfe6fc0">13553</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm3_1_1cvmx__ciu__qlm3__s.html#a287723a402fe11c6c410e067fbfe6fc0">g2bypass</a>                     : 1;
<a name="l13554"></a>13554 <span class="preprocessor">#endif</span>
<a name="l13555"></a>13555 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__qlm3.html#a3aacc8ad1db93b26cac50d3a853734e7">s</a>;
<a name="l13556"></a><a class="code" href="unioncvmx__ciu__qlm3.html#a4b089b8d24185b12b95fc903d4195a81">13556</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__qlm3_1_1cvmx__ciu__qlm3__s.html">cvmx_ciu_qlm3_s</a>                <a class="code" href="unioncvmx__ciu__qlm3.html#a4b089b8d24185b12b95fc903d4195a81">cn68xx</a>;
<a name="l13557"></a><a class="code" href="unioncvmx__ciu__qlm3.html#a30ffd1753bf9441ffe3efe4c18c23c86">13557</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__qlm3_1_1cvmx__ciu__qlm3__s.html">cvmx_ciu_qlm3_s</a>                <a class="code" href="unioncvmx__ciu__qlm3.html#a30ffd1753bf9441ffe3efe4c18c23c86">cn68xxp1</a>;
<a name="l13558"></a>13558 };
<a name="l13559"></a><a class="code" href="cvmx-ciu-defs_8h.html#a754e56ee2278ba405a8c601e2e07982e">13559</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__qlm3.html" title="cvmx_ciu_qlm3">cvmx_ciu_qlm3</a> <a class="code" href="unioncvmx__ciu__qlm3.html" title="cvmx_ciu_qlm3">cvmx_ciu_qlm3_t</a>;
<a name="l13560"></a>13560 <span class="comment"></span>
<a name="l13561"></a>13561 <span class="comment">/**</span>
<a name="l13562"></a>13562 <span class="comment"> * cvmx_ciu_qlm4</span>
<a name="l13563"></a>13563 <span class="comment"> *</span>
<a name="l13564"></a>13564 <span class="comment"> * Notes:</span>
<a name="l13565"></a>13565 <span class="comment"> * This register is only reset by cold reset.</span>
<a name="l13566"></a>13566 <span class="comment"> *</span>
<a name="l13567"></a>13567 <span class="comment"> */</span>
<a name="l13568"></a><a class="code" href="unioncvmx__ciu__qlm4.html">13568</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__qlm4.html" title="cvmx_ciu_qlm4">cvmx_ciu_qlm4</a> {
<a name="l13569"></a><a class="code" href="unioncvmx__ciu__qlm4.html#a351022d0016af1f5fc91d93c3569b80f">13569</a>     uint64_t <a class="code" href="unioncvmx__ciu__qlm4.html#a351022d0016af1f5fc91d93c3569b80f">u64</a>;
<a name="l13570"></a><a class="code" href="structcvmx__ciu__qlm4_1_1cvmx__ciu__qlm4__s.html">13570</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__qlm4_1_1cvmx__ciu__qlm4__s.html">cvmx_ciu_qlm4_s</a> {
<a name="l13571"></a>13571 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l13572"></a>13572 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__qlm4_1_1cvmx__ciu__qlm4__s.html#aca15a042a85a394d9f3bc2febaffe2a0">g2bypass</a>                     : 1;  <span class="comment">/**&lt; QLMx PCIE Gen2 tx bypass enable */</span>
<a name="l13573"></a>13573     uint64_t <a class="code" href="structcvmx__ciu__qlm4_1_1cvmx__ciu__qlm4__s.html#ab6b90b4d1b182f4bcd2eab1fac7ea509">reserved_53_62</a>               : 10;
<a name="l13574"></a>13574     uint64_t <a class="code" href="structcvmx__ciu__qlm4_1_1cvmx__ciu__qlm4__s.html#aabc137243939ff1f2098b8c823e048be">g2deemph</a>                     : 5;  <span class="comment">/**&lt; QLMx PCIE Gen2 tx bypass de-emphasis value */</span>
<a name="l13575"></a>13575     uint64_t <a class="code" href="structcvmx__ciu__qlm4_1_1cvmx__ciu__qlm4__s.html#a86b8985274496342299d8e27c5019219">reserved_45_47</a>               : 3;
<a name="l13576"></a>13576     uint64_t <a class="code" href="structcvmx__ciu__qlm4_1_1cvmx__ciu__qlm4__s.html#ad24acdaaa3a1bc935357d25d609ff0e5">g2margin</a>                     : 5;  <span class="comment">/**&lt; QLMx PCIE Gen2 tx bypass margin (amplitude) value */</span>
<a name="l13577"></a>13577     uint64_t <a class="code" href="structcvmx__ciu__qlm4_1_1cvmx__ciu__qlm4__s.html#a202fb54e9f188e805a0d8bfb0a77795f">reserved_32_39</a>               : 8;
<a name="l13578"></a>13578     uint64_t <a class="code" href="structcvmx__ciu__qlm4_1_1cvmx__ciu__qlm4__s.html#aaeea2dd28a59dbe4dafaa6fe2bc9b282">txbypass</a>                     : 1;  <span class="comment">/**&lt; QLMx transmitter bypass enable */</span>
<a name="l13579"></a>13579     uint64_t <a class="code" href="structcvmx__ciu__qlm4_1_1cvmx__ciu__qlm4__s.html#afa55c875ac5bc022518a12c9f867a73e">reserved_21_30</a>               : 10;
<a name="l13580"></a>13580     uint64_t <a class="code" href="structcvmx__ciu__qlm4_1_1cvmx__ciu__qlm4__s.html#a1da0ec0a7704f326792df47f99bea93b">txdeemph</a>                     : 5;  <span class="comment">/**&lt; QLMx transmitter bypass de-emphasis value */</span>
<a name="l13581"></a>13581     uint64_t <a class="code" href="structcvmx__ciu__qlm4_1_1cvmx__ciu__qlm4__s.html#ab64eb8022f8ae82c4f4f60fddaa1f957">reserved_13_15</a>               : 3;
<a name="l13582"></a>13582     uint64_t <a class="code" href="structcvmx__ciu__qlm4_1_1cvmx__ciu__qlm4__s.html#ad63f791ced77c7c0563f3d39df94cdd5">txmargin</a>                     : 5;  <span class="comment">/**&lt; QLMx transmitter bypass margin (amplitude) value */</span>
<a name="l13583"></a>13583     uint64_t <a class="code" href="structcvmx__ciu__qlm4_1_1cvmx__ciu__qlm4__s.html#a9ef989ba62944eb274a230d98dbcbc04">reserved_4_7</a>                 : 4;
<a name="l13584"></a>13584     uint64_t <a class="code" href="structcvmx__ciu__qlm4_1_1cvmx__ciu__qlm4__s.html#aa10a82817de5524765c8dfd4713cc3cb">lane_en</a>                      : 4;  <span class="comment">/**&lt; QLMx lane enable mask */</span>
<a name="l13585"></a>13585 <span class="preprocessor">#else</span>
<a name="l13586"></a><a class="code" href="structcvmx__ciu__qlm4_1_1cvmx__ciu__qlm4__s.html#aa10a82817de5524765c8dfd4713cc3cb">13586</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__qlm4_1_1cvmx__ciu__qlm4__s.html#aa10a82817de5524765c8dfd4713cc3cb">lane_en</a>                      : 4;
<a name="l13587"></a><a class="code" href="structcvmx__ciu__qlm4_1_1cvmx__ciu__qlm4__s.html#a9ef989ba62944eb274a230d98dbcbc04">13587</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm4_1_1cvmx__ciu__qlm4__s.html#a9ef989ba62944eb274a230d98dbcbc04">reserved_4_7</a>                 : 4;
<a name="l13588"></a><a class="code" href="structcvmx__ciu__qlm4_1_1cvmx__ciu__qlm4__s.html#ad63f791ced77c7c0563f3d39df94cdd5">13588</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm4_1_1cvmx__ciu__qlm4__s.html#ad63f791ced77c7c0563f3d39df94cdd5">txmargin</a>                     : 5;
<a name="l13589"></a><a class="code" href="structcvmx__ciu__qlm4_1_1cvmx__ciu__qlm4__s.html#ab64eb8022f8ae82c4f4f60fddaa1f957">13589</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm4_1_1cvmx__ciu__qlm4__s.html#ab64eb8022f8ae82c4f4f60fddaa1f957">reserved_13_15</a>               : 3;
<a name="l13590"></a><a class="code" href="structcvmx__ciu__qlm4_1_1cvmx__ciu__qlm4__s.html#a1da0ec0a7704f326792df47f99bea93b">13590</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm4_1_1cvmx__ciu__qlm4__s.html#a1da0ec0a7704f326792df47f99bea93b">txdeemph</a>                     : 5;
<a name="l13591"></a><a class="code" href="structcvmx__ciu__qlm4_1_1cvmx__ciu__qlm4__s.html#afa55c875ac5bc022518a12c9f867a73e">13591</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm4_1_1cvmx__ciu__qlm4__s.html#afa55c875ac5bc022518a12c9f867a73e">reserved_21_30</a>               : 10;
<a name="l13592"></a><a class="code" href="structcvmx__ciu__qlm4_1_1cvmx__ciu__qlm4__s.html#aaeea2dd28a59dbe4dafaa6fe2bc9b282">13592</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm4_1_1cvmx__ciu__qlm4__s.html#aaeea2dd28a59dbe4dafaa6fe2bc9b282">txbypass</a>                     : 1;
<a name="l13593"></a><a class="code" href="structcvmx__ciu__qlm4_1_1cvmx__ciu__qlm4__s.html#a202fb54e9f188e805a0d8bfb0a77795f">13593</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm4_1_1cvmx__ciu__qlm4__s.html#a202fb54e9f188e805a0d8bfb0a77795f">reserved_32_39</a>               : 8;
<a name="l13594"></a><a class="code" href="structcvmx__ciu__qlm4_1_1cvmx__ciu__qlm4__s.html#ad24acdaaa3a1bc935357d25d609ff0e5">13594</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm4_1_1cvmx__ciu__qlm4__s.html#ad24acdaaa3a1bc935357d25d609ff0e5">g2margin</a>                     : 5;
<a name="l13595"></a><a class="code" href="structcvmx__ciu__qlm4_1_1cvmx__ciu__qlm4__s.html#a86b8985274496342299d8e27c5019219">13595</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm4_1_1cvmx__ciu__qlm4__s.html#a86b8985274496342299d8e27c5019219">reserved_45_47</a>               : 3;
<a name="l13596"></a><a class="code" href="structcvmx__ciu__qlm4_1_1cvmx__ciu__qlm4__s.html#aabc137243939ff1f2098b8c823e048be">13596</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm4_1_1cvmx__ciu__qlm4__s.html#aabc137243939ff1f2098b8c823e048be">g2deemph</a>                     : 5;
<a name="l13597"></a><a class="code" href="structcvmx__ciu__qlm4_1_1cvmx__ciu__qlm4__s.html#ab6b90b4d1b182f4bcd2eab1fac7ea509">13597</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm4_1_1cvmx__ciu__qlm4__s.html#ab6b90b4d1b182f4bcd2eab1fac7ea509">reserved_53_62</a>               : 10;
<a name="l13598"></a><a class="code" href="structcvmx__ciu__qlm4_1_1cvmx__ciu__qlm4__s.html#aca15a042a85a394d9f3bc2febaffe2a0">13598</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm4_1_1cvmx__ciu__qlm4__s.html#aca15a042a85a394d9f3bc2febaffe2a0">g2bypass</a>                     : 1;
<a name="l13599"></a>13599 <span class="preprocessor">#endif</span>
<a name="l13600"></a>13600 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__qlm4.html#ac91668f0a2c0848e84733484070d0afc">s</a>;
<a name="l13601"></a><a class="code" href="unioncvmx__ciu__qlm4.html#a21b0eae9da6d459c27fcddaccac07d54">13601</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__qlm4_1_1cvmx__ciu__qlm4__s.html">cvmx_ciu_qlm4_s</a>                <a class="code" href="unioncvmx__ciu__qlm4.html#a21b0eae9da6d459c27fcddaccac07d54">cn68xx</a>;
<a name="l13602"></a><a class="code" href="unioncvmx__ciu__qlm4.html#a9e105fab52cfde470d12afdd44497d63">13602</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__qlm4_1_1cvmx__ciu__qlm4__s.html">cvmx_ciu_qlm4_s</a>                <a class="code" href="unioncvmx__ciu__qlm4.html#a9e105fab52cfde470d12afdd44497d63">cn68xxp1</a>;
<a name="l13603"></a>13603 };
<a name="l13604"></a><a class="code" href="cvmx-ciu-defs_8h.html#a947059a869e1f61dcc671818de66ae8c">13604</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__qlm4.html" title="cvmx_ciu_qlm4">cvmx_ciu_qlm4</a> <a class="code" href="unioncvmx__ciu__qlm4.html" title="cvmx_ciu_qlm4">cvmx_ciu_qlm4_t</a>;
<a name="l13605"></a>13605 <span class="comment"></span>
<a name="l13606"></a>13606 <span class="comment">/**</span>
<a name="l13607"></a>13607 <span class="comment"> * cvmx_ciu_qlm_dcok</span>
<a name="l13608"></a>13608 <span class="comment"> */</span>
<a name="l13609"></a><a class="code" href="unioncvmx__ciu__qlm__dcok.html">13609</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__qlm__dcok.html" title="cvmx_ciu_qlm_dcok">cvmx_ciu_qlm_dcok</a> {
<a name="l13610"></a><a class="code" href="unioncvmx__ciu__qlm__dcok.html#a7c86203d12154b60fbe8e6565bcc34ea">13610</a>     uint64_t <a class="code" href="unioncvmx__ciu__qlm__dcok.html#a7c86203d12154b60fbe8e6565bcc34ea">u64</a>;
<a name="l13611"></a><a class="code" href="structcvmx__ciu__qlm__dcok_1_1cvmx__ciu__qlm__dcok__s.html">13611</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__qlm__dcok_1_1cvmx__ciu__qlm__dcok__s.html">cvmx_ciu_qlm_dcok_s</a> {
<a name="l13612"></a>13612 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l13613"></a>13613 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__qlm__dcok_1_1cvmx__ciu__qlm__dcok__s.html#a3fd0e45c1caab8b08cecaa1b7edf6c86">reserved_4_63</a>                : 60;
<a name="l13614"></a>13614     uint64_t <a class="code" href="structcvmx__ciu__qlm__dcok_1_1cvmx__ciu__qlm__dcok__s.html#af3bbbe29894501bfc3014604bbdb1ad1">qlm_dcok</a>                     : 4;  <span class="comment">/**&lt; Re-assert dcok for each QLM. The value in this</span>
<a name="l13615"></a>13615 <span class="comment">                                                         field is &quot;anded&quot; with the pll_dcok pin and then</span>
<a name="l13616"></a>13616 <span class="comment">                                                         sent to each QLM (0..3). */</span>
<a name="l13617"></a>13617 <span class="preprocessor">#else</span>
<a name="l13618"></a><a class="code" href="structcvmx__ciu__qlm__dcok_1_1cvmx__ciu__qlm__dcok__s.html#af3bbbe29894501bfc3014604bbdb1ad1">13618</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__qlm__dcok_1_1cvmx__ciu__qlm__dcok__s.html#af3bbbe29894501bfc3014604bbdb1ad1">qlm_dcok</a>                     : 4;
<a name="l13619"></a><a class="code" href="structcvmx__ciu__qlm__dcok_1_1cvmx__ciu__qlm__dcok__s.html#a3fd0e45c1caab8b08cecaa1b7edf6c86">13619</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm__dcok_1_1cvmx__ciu__qlm__dcok__s.html#a3fd0e45c1caab8b08cecaa1b7edf6c86">reserved_4_63</a>                : 60;
<a name="l13620"></a>13620 <span class="preprocessor">#endif</span>
<a name="l13621"></a>13621 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__qlm__dcok.html#a8427545fb1f2564a3e16fee9f37c6ecf">s</a>;
<a name="l13622"></a><a class="code" href="structcvmx__ciu__qlm__dcok_1_1cvmx__ciu__qlm__dcok__cn52xx.html">13622</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__qlm__dcok_1_1cvmx__ciu__qlm__dcok__cn52xx.html">cvmx_ciu_qlm_dcok_cn52xx</a> {
<a name="l13623"></a>13623 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l13624"></a>13624 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__qlm__dcok_1_1cvmx__ciu__qlm__dcok__cn52xx.html#a0f101862df05ee751e8068b6fd21bbd5">reserved_2_63</a>                : 62;
<a name="l13625"></a>13625     uint64_t <a class="code" href="structcvmx__ciu__qlm__dcok_1_1cvmx__ciu__qlm__dcok__cn52xx.html#a811e85df45ae4b07ddb9dcd74d13fa2f">qlm_dcok</a>                     : 2;  <span class="comment">/**&lt; Re-assert dcok for each QLM. The value in this</span>
<a name="l13626"></a>13626 <span class="comment">                                                         field is &quot;anded&quot; with the pll_dcok pin and then</span>
<a name="l13627"></a>13627 <span class="comment">                                                         sent to each QLM (0..3). */</span>
<a name="l13628"></a>13628 <span class="preprocessor">#else</span>
<a name="l13629"></a><a class="code" href="structcvmx__ciu__qlm__dcok_1_1cvmx__ciu__qlm__dcok__cn52xx.html#a811e85df45ae4b07ddb9dcd74d13fa2f">13629</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__qlm__dcok_1_1cvmx__ciu__qlm__dcok__cn52xx.html#a811e85df45ae4b07ddb9dcd74d13fa2f">qlm_dcok</a>                     : 2;
<a name="l13630"></a><a class="code" href="structcvmx__ciu__qlm__dcok_1_1cvmx__ciu__qlm__dcok__cn52xx.html#a0f101862df05ee751e8068b6fd21bbd5">13630</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm__dcok_1_1cvmx__ciu__qlm__dcok__cn52xx.html#a0f101862df05ee751e8068b6fd21bbd5">reserved_2_63</a>                : 62;
<a name="l13631"></a>13631 <span class="preprocessor">#endif</span>
<a name="l13632"></a>13632 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__qlm__dcok.html#ad6ac347660992f3152ca74ce2e915836">cn52xx</a>;
<a name="l13633"></a><a class="code" href="unioncvmx__ciu__qlm__dcok.html#afbce9e3abdf9b6d73dbf865bd842c366">13633</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__qlm__dcok_1_1cvmx__ciu__qlm__dcok__cn52xx.html">cvmx_ciu_qlm_dcok_cn52xx</a>       <a class="code" href="unioncvmx__ciu__qlm__dcok.html#afbce9e3abdf9b6d73dbf865bd842c366">cn52xxp1</a>;
<a name="l13634"></a><a class="code" href="unioncvmx__ciu__qlm__dcok.html#aaf7e4c44322f5019256d328be133c571">13634</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__qlm__dcok_1_1cvmx__ciu__qlm__dcok__s.html">cvmx_ciu_qlm_dcok_s</a>            <a class="code" href="unioncvmx__ciu__qlm__dcok.html#aaf7e4c44322f5019256d328be133c571">cn56xx</a>;
<a name="l13635"></a><a class="code" href="unioncvmx__ciu__qlm__dcok.html#a2bd9bbdc4551d38f5a8a10d91dcf0949">13635</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__qlm__dcok_1_1cvmx__ciu__qlm__dcok__s.html">cvmx_ciu_qlm_dcok_s</a>            <a class="code" href="unioncvmx__ciu__qlm__dcok.html#a2bd9bbdc4551d38f5a8a10d91dcf0949">cn56xxp1</a>;
<a name="l13636"></a>13636 };
<a name="l13637"></a><a class="code" href="cvmx-ciu-defs_8h.html#a0bb721525d651accd3adea003bffbc3f">13637</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__qlm__dcok.html" title="cvmx_ciu_qlm_dcok">cvmx_ciu_qlm_dcok</a> <a class="code" href="unioncvmx__ciu__qlm__dcok.html" title="cvmx_ciu_qlm_dcok">cvmx_ciu_qlm_dcok_t</a>;
<a name="l13638"></a>13638 <span class="comment"></span>
<a name="l13639"></a>13639 <span class="comment">/**</span>
<a name="l13640"></a>13640 <span class="comment"> * cvmx_ciu_qlm_jtgc</span>
<a name="l13641"></a>13641 <span class="comment"> */</span>
<a name="l13642"></a><a class="code" href="unioncvmx__ciu__qlm__jtgc.html">13642</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__qlm__jtgc.html" title="cvmx_ciu_qlm_jtgc">cvmx_ciu_qlm_jtgc</a> {
<a name="l13643"></a><a class="code" href="unioncvmx__ciu__qlm__jtgc.html#a38aebd9c6e8bff151daac5e263d32fd5">13643</a>     uint64_t <a class="code" href="unioncvmx__ciu__qlm__jtgc.html#a38aebd9c6e8bff151daac5e263d32fd5">u64</a>;
<a name="l13644"></a><a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__s.html">13644</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__s.html">cvmx_ciu_qlm_jtgc_s</a> {
<a name="l13645"></a>13645 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l13646"></a>13646 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__s.html#a44a9b1a6ca0e831666f4e3dd99e819be">reserved_17_63</a>               : 47;
<a name="l13647"></a>13647     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__s.html#a337bbecb7d671ae7445d7b3e4013b1c6">bypass_ext</a>                   : 1;  <span class="comment">/**&lt; BYPASS Field extension to select QLM 4</span>
<a name="l13648"></a>13648 <span class="comment">                                                         Selects which QLM JTAG shift chains are bypassed</span>
<a name="l13649"></a>13649 <span class="comment">                                                         by the QLM JTAG data register (CIU_QLM_JTGD) (one</span>
<a name="l13650"></a>13650 <span class="comment">                                                         bit per QLM) */</span>
<a name="l13651"></a>13651     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__s.html#a056e03193aaa0ea7e9bb627682725401">reserved_11_15</a>               : 5;
<a name="l13652"></a>13652     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__s.html#abd4c54c22811fe43ee254f950a1f053c">clk_div</a>                      : 3;  <span class="comment">/**&lt; Clock divider for QLM JTAG operations.  eclk is</span>
<a name="l13653"></a>13653 <span class="comment">                                                         divided by 2^(CLK_DIV + 2) */</span>
<a name="l13654"></a>13654     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__s.html#a0e92d1e2911812cfe661f2416862b50d">reserved_7_7</a>                 : 1;
<a name="l13655"></a>13655     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__s.html#a22514ec9ff2e88790d149ee429aaca01">mux_sel</a>                      : 3;  <span class="comment">/**&lt; Selects which QLM JTAG shift out is shifted into</span>
<a name="l13656"></a>13656 <span class="comment">                                                         the QLM JTAG shift register: CIU_QLM_JTGD[SHFT_REG] */</span>
<a name="l13657"></a>13657     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__s.html#a12194608e2359a5d56aeb6a45411e47c">bypass</a>                       : 4;  <span class="comment">/**&lt; Selects which QLM JTAG shift chains are bypassed</span>
<a name="l13658"></a>13658 <span class="comment">                                                         by the QLM JTAG data register (CIU_QLM_JTGD) (one</span>
<a name="l13659"></a>13659 <span class="comment">                                                         bit per QLM) */</span>
<a name="l13660"></a>13660 <span class="preprocessor">#else</span>
<a name="l13661"></a><a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__s.html#a12194608e2359a5d56aeb6a45411e47c">13661</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__s.html#a12194608e2359a5d56aeb6a45411e47c">bypass</a>                       : 4;
<a name="l13662"></a><a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__s.html#a22514ec9ff2e88790d149ee429aaca01">13662</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__s.html#a22514ec9ff2e88790d149ee429aaca01">mux_sel</a>                      : 3;
<a name="l13663"></a><a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__s.html#a0e92d1e2911812cfe661f2416862b50d">13663</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__s.html#a0e92d1e2911812cfe661f2416862b50d">reserved_7_7</a>                 : 1;
<a name="l13664"></a><a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__s.html#abd4c54c22811fe43ee254f950a1f053c">13664</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__s.html#abd4c54c22811fe43ee254f950a1f053c">clk_div</a>                      : 3;
<a name="l13665"></a><a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__s.html#a056e03193aaa0ea7e9bb627682725401">13665</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__s.html#a056e03193aaa0ea7e9bb627682725401">reserved_11_15</a>               : 5;
<a name="l13666"></a><a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__s.html#a337bbecb7d671ae7445d7b3e4013b1c6">13666</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__s.html#a337bbecb7d671ae7445d7b3e4013b1c6">bypass_ext</a>                   : 1;
<a name="l13667"></a><a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__s.html#a44a9b1a6ca0e831666f4e3dd99e819be">13667</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__s.html#a44a9b1a6ca0e831666f4e3dd99e819be">reserved_17_63</a>               : 47;
<a name="l13668"></a>13668 <span class="preprocessor">#endif</span>
<a name="l13669"></a>13669 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__qlm__jtgc.html#ad41555d71f2525c4cadd3fd6c94d32f1">s</a>;
<a name="l13670"></a><a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__cn52xx.html">13670</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__cn52xx.html">cvmx_ciu_qlm_jtgc_cn52xx</a> {
<a name="l13671"></a>13671 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l13672"></a>13672 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__cn52xx.html#a5747cce1e8475c440fd17274c96f398d">reserved_11_63</a>               : 53;
<a name="l13673"></a>13673     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__cn52xx.html#afbdf5c446c65908fc733c94a75258b1d">clk_div</a>                      : 3;  <span class="comment">/**&lt; Clock divider for QLM JTAG operations.  eclk is</span>
<a name="l13674"></a>13674 <span class="comment">                                                         divided by 2^(CLK_DIV + 2) */</span>
<a name="l13675"></a>13675     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__cn52xx.html#acd44acc98845b4544196076ee421449d">reserved_5_7</a>                 : 3;
<a name="l13676"></a>13676     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__cn52xx.html#a5eca4e5dd618efcdb58f3a2f6ad0a2bc">mux_sel</a>                      : 1;  <span class="comment">/**&lt; Selects which QLM JTAG shift out is shifted into</span>
<a name="l13677"></a>13677 <span class="comment">                                                         the QLM JTAG shift register: CIU_QLM_JTGD[SHFT_REG] */</span>
<a name="l13678"></a>13678     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__cn52xx.html#a05742f08a9d1601c524b7633e936fece">reserved_2_3</a>                 : 2;
<a name="l13679"></a>13679     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__cn52xx.html#a97ce83f5e56fec6b5a95f2b707844ba4">bypass</a>                       : 2;  <span class="comment">/**&lt; Selects which QLM JTAG shift chains are bypassed</span>
<a name="l13680"></a>13680 <span class="comment">                                                         by the QLM JTAG data register (CIU_QLM_JTGD) (one</span>
<a name="l13681"></a>13681 <span class="comment">                                                         bit per QLM) */</span>
<a name="l13682"></a>13682 <span class="preprocessor">#else</span>
<a name="l13683"></a><a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__cn52xx.html#a97ce83f5e56fec6b5a95f2b707844ba4">13683</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__cn52xx.html#a97ce83f5e56fec6b5a95f2b707844ba4">bypass</a>                       : 2;
<a name="l13684"></a><a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__cn52xx.html#a05742f08a9d1601c524b7633e936fece">13684</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__cn52xx.html#a05742f08a9d1601c524b7633e936fece">reserved_2_3</a>                 : 2;
<a name="l13685"></a><a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__cn52xx.html#a5eca4e5dd618efcdb58f3a2f6ad0a2bc">13685</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__cn52xx.html#a5eca4e5dd618efcdb58f3a2f6ad0a2bc">mux_sel</a>                      : 1;
<a name="l13686"></a><a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__cn52xx.html#acd44acc98845b4544196076ee421449d">13686</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__cn52xx.html#acd44acc98845b4544196076ee421449d">reserved_5_7</a>                 : 3;
<a name="l13687"></a><a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__cn52xx.html#afbdf5c446c65908fc733c94a75258b1d">13687</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__cn52xx.html#afbdf5c446c65908fc733c94a75258b1d">clk_div</a>                      : 3;
<a name="l13688"></a><a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__cn52xx.html#a5747cce1e8475c440fd17274c96f398d">13688</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__cn52xx.html#a5747cce1e8475c440fd17274c96f398d">reserved_11_63</a>               : 53;
<a name="l13689"></a>13689 <span class="preprocessor">#endif</span>
<a name="l13690"></a>13690 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__qlm__jtgc.html#ac7473dfd20f604a6852856a04ebaaa2f">cn52xx</a>;
<a name="l13691"></a><a class="code" href="unioncvmx__ciu__qlm__jtgc.html#a1236fa1f554d6ba05b748929da94c00f">13691</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__cn52xx.html">cvmx_ciu_qlm_jtgc_cn52xx</a>       <a class="code" href="unioncvmx__ciu__qlm__jtgc.html#a1236fa1f554d6ba05b748929da94c00f">cn52xxp1</a>;
<a name="l13692"></a><a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__cn56xx.html">13692</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__cn56xx.html">cvmx_ciu_qlm_jtgc_cn56xx</a> {
<a name="l13693"></a>13693 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l13694"></a>13694 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__cn56xx.html#a475943ac8e73b4e84b8c133d8dca4882">reserved_11_63</a>               : 53;
<a name="l13695"></a>13695     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__cn56xx.html#abe0a0b3ded52913e6de062229200d174">clk_div</a>                      : 3;  <span class="comment">/**&lt; Clock divider for QLM JTAG operations.  eclk is</span>
<a name="l13696"></a>13696 <span class="comment">                                                         divided by 2^(CLK_DIV + 2) */</span>
<a name="l13697"></a>13697     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__cn56xx.html#a497d05774cdf1261b6b2e399f300d0f8">reserved_6_7</a>                 : 2;
<a name="l13698"></a>13698     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__cn56xx.html#a81be67eed5586e552d187ffcb380df89">mux_sel</a>                      : 2;  <span class="comment">/**&lt; Selects which QLM JTAG shift out is shifted into</span>
<a name="l13699"></a>13699 <span class="comment">                                                         the QLM JTAG shift register: CIU_QLM_JTGD[SHFT_REG] */</span>
<a name="l13700"></a>13700     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__cn56xx.html#a31134e8780cb38acfff162a1f6d82faa">bypass</a>                       : 4;  <span class="comment">/**&lt; Selects which QLM JTAG shift chains are bypassed</span>
<a name="l13701"></a>13701 <span class="comment">                                                         by the QLM JTAG data register (CIU_QLM_JTGD) (one</span>
<a name="l13702"></a>13702 <span class="comment">                                                         bit per QLM) */</span>
<a name="l13703"></a>13703 <span class="preprocessor">#else</span>
<a name="l13704"></a><a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__cn56xx.html#a31134e8780cb38acfff162a1f6d82faa">13704</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__cn56xx.html#a31134e8780cb38acfff162a1f6d82faa">bypass</a>                       : 4;
<a name="l13705"></a><a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__cn56xx.html#a81be67eed5586e552d187ffcb380df89">13705</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__cn56xx.html#a81be67eed5586e552d187ffcb380df89">mux_sel</a>                      : 2;
<a name="l13706"></a><a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__cn56xx.html#a497d05774cdf1261b6b2e399f300d0f8">13706</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__cn56xx.html#a497d05774cdf1261b6b2e399f300d0f8">reserved_6_7</a>                 : 2;
<a name="l13707"></a><a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__cn56xx.html#abe0a0b3ded52913e6de062229200d174">13707</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__cn56xx.html#abe0a0b3ded52913e6de062229200d174">clk_div</a>                      : 3;
<a name="l13708"></a><a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__cn56xx.html#a475943ac8e73b4e84b8c133d8dca4882">13708</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__cn56xx.html#a475943ac8e73b4e84b8c133d8dca4882">reserved_11_63</a>               : 53;
<a name="l13709"></a>13709 <span class="preprocessor">#endif</span>
<a name="l13710"></a>13710 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__qlm__jtgc.html#a2c8c4125af8a24f28e1dcb896eb19762">cn56xx</a>;
<a name="l13711"></a><a class="code" href="unioncvmx__ciu__qlm__jtgc.html#a24258cd2509c8fd1584f491bd25aaf8e">13711</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__cn56xx.html">cvmx_ciu_qlm_jtgc_cn56xx</a>       <a class="code" href="unioncvmx__ciu__qlm__jtgc.html#a24258cd2509c8fd1584f491bd25aaf8e">cn56xxp1</a>;
<a name="l13712"></a><a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__cn61xx.html">13712</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__cn61xx.html">cvmx_ciu_qlm_jtgc_cn61xx</a> {
<a name="l13713"></a>13713 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l13714"></a>13714 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__cn61xx.html#a595afe011f0380198b5a5f5a1b897a97">reserved_11_63</a>               : 53;
<a name="l13715"></a>13715     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__cn61xx.html#af72820f455b3f03010bc2554e1ecd2c2">clk_div</a>                      : 3;  <span class="comment">/**&lt; Clock divider for QLM JTAG operations.  eclk is</span>
<a name="l13716"></a>13716 <span class="comment">                                                         divided by 2^(CLK_DIV + 2) */</span>
<a name="l13717"></a>13717     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__cn61xx.html#a6a3bd033cedcbdfc3300fc5a0a9546be">reserved_6_7</a>                 : 2;
<a name="l13718"></a>13718     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__cn61xx.html#ae3617e023fdc5d92efaad8278483f0f1">mux_sel</a>                      : 2;  <span class="comment">/**&lt; Selects which QLM JTAG shift out is shifted into</span>
<a name="l13719"></a>13719 <span class="comment">                                                         the QLM JTAG shift register: CIU_QLM_JTGD[SHFT_REG] */</span>
<a name="l13720"></a>13720     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__cn61xx.html#a51716ebf65ff28458027dd8ee7d3701f">reserved_3_3</a>                 : 1;
<a name="l13721"></a>13721     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__cn61xx.html#aa8d7103919fe0e9b253685c8d7d6e4d0">bypass</a>                       : 3;  <span class="comment">/**&lt; Selects which QLM JTAG shift chains are bypassed</span>
<a name="l13722"></a>13722 <span class="comment">                                                         by the QLM JTAG data register (CIU_QLM_JTGD) (one</span>
<a name="l13723"></a>13723 <span class="comment">                                                         bit per QLM) */</span>
<a name="l13724"></a>13724 <span class="preprocessor">#else</span>
<a name="l13725"></a><a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__cn61xx.html#aa8d7103919fe0e9b253685c8d7d6e4d0">13725</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__cn61xx.html#aa8d7103919fe0e9b253685c8d7d6e4d0">bypass</a>                       : 3;
<a name="l13726"></a><a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__cn61xx.html#a51716ebf65ff28458027dd8ee7d3701f">13726</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__cn61xx.html#a51716ebf65ff28458027dd8ee7d3701f">reserved_3_3</a>                 : 1;
<a name="l13727"></a><a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__cn61xx.html#ae3617e023fdc5d92efaad8278483f0f1">13727</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__cn61xx.html#ae3617e023fdc5d92efaad8278483f0f1">mux_sel</a>                      : 2;
<a name="l13728"></a><a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__cn61xx.html#a6a3bd033cedcbdfc3300fc5a0a9546be">13728</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__cn61xx.html#a6a3bd033cedcbdfc3300fc5a0a9546be">reserved_6_7</a>                 : 2;
<a name="l13729"></a><a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__cn61xx.html#af72820f455b3f03010bc2554e1ecd2c2">13729</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__cn61xx.html#af72820f455b3f03010bc2554e1ecd2c2">clk_div</a>                      : 3;
<a name="l13730"></a><a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__cn61xx.html#a595afe011f0380198b5a5f5a1b897a97">13730</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__cn61xx.html#a595afe011f0380198b5a5f5a1b897a97">reserved_11_63</a>               : 53;
<a name="l13731"></a>13731 <span class="preprocessor">#endif</span>
<a name="l13732"></a>13732 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__qlm__jtgc.html#adc0416b22587d16300e06a604ebdc4e5">cn61xx</a>;
<a name="l13733"></a><a class="code" href="unioncvmx__ciu__qlm__jtgc.html#aa978934a4eeb473e95997b4f497b27b0">13733</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__cn61xx.html">cvmx_ciu_qlm_jtgc_cn61xx</a>       <a class="code" href="unioncvmx__ciu__qlm__jtgc.html#aa978934a4eeb473e95997b4f497b27b0">cn63xx</a>;
<a name="l13734"></a><a class="code" href="unioncvmx__ciu__qlm__jtgc.html#af4f0ac324e6a64d2f02525cd077e308b">13734</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__cn61xx.html">cvmx_ciu_qlm_jtgc_cn61xx</a>       <a class="code" href="unioncvmx__ciu__qlm__jtgc.html#af4f0ac324e6a64d2f02525cd077e308b">cn63xxp1</a>;
<a name="l13735"></a><a class="code" href="unioncvmx__ciu__qlm__jtgc.html#adaffc2e8205c4adb6cf2b1b97d4f8ba5">13735</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__cn61xx.html">cvmx_ciu_qlm_jtgc_cn61xx</a>       <a class="code" href="unioncvmx__ciu__qlm__jtgc.html#adaffc2e8205c4adb6cf2b1b97d4f8ba5">cn66xx</a>;
<a name="l13736"></a><a class="code" href="unioncvmx__ciu__qlm__jtgc.html#a22c030cd5b2a28b9075e4d50d4314a35">13736</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__s.html">cvmx_ciu_qlm_jtgc_s</a>            <a class="code" href="unioncvmx__ciu__qlm__jtgc.html#a22c030cd5b2a28b9075e4d50d4314a35">cn68xx</a>;
<a name="l13737"></a><a class="code" href="unioncvmx__ciu__qlm__jtgc.html#a1ec0ebce68095b8a3e31501abf974d9f">13737</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__s.html">cvmx_ciu_qlm_jtgc_s</a>            <a class="code" href="unioncvmx__ciu__qlm__jtgc.html#a1ec0ebce68095b8a3e31501abf974d9f">cn68xxp1</a>;
<a name="l13738"></a><a class="code" href="unioncvmx__ciu__qlm__jtgc.html#a06bf69783dabbee6720327ba1c0e2272">13738</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__qlm__jtgc_1_1cvmx__ciu__qlm__jtgc__cn61xx.html">cvmx_ciu_qlm_jtgc_cn61xx</a>       <a class="code" href="unioncvmx__ciu__qlm__jtgc.html#a06bf69783dabbee6720327ba1c0e2272">cnf71xx</a>;
<a name="l13739"></a>13739 };
<a name="l13740"></a><a class="code" href="cvmx-ciu-defs_8h.html#a0c1052c5df1250ea30156082016e473f">13740</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__qlm__jtgc.html" title="cvmx_ciu_qlm_jtgc">cvmx_ciu_qlm_jtgc</a> <a class="code" href="unioncvmx__ciu__qlm__jtgc.html" title="cvmx_ciu_qlm_jtgc">cvmx_ciu_qlm_jtgc_t</a>;
<a name="l13741"></a>13741 <span class="comment"></span>
<a name="l13742"></a>13742 <span class="comment">/**</span>
<a name="l13743"></a>13743 <span class="comment"> * cvmx_ciu_qlm_jtgd</span>
<a name="l13744"></a>13744 <span class="comment"> */</span>
<a name="l13745"></a><a class="code" href="unioncvmx__ciu__qlm__jtgd.html">13745</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__qlm__jtgd.html" title="cvmx_ciu_qlm_jtgd">cvmx_ciu_qlm_jtgd</a> {
<a name="l13746"></a><a class="code" href="unioncvmx__ciu__qlm__jtgd.html#a6faf8936095122addf7cf27dec8f9a0c">13746</a>     uint64_t <a class="code" href="unioncvmx__ciu__qlm__jtgd.html#a6faf8936095122addf7cf27dec8f9a0c">u64</a>;
<a name="l13747"></a><a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__s.html">13747</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__s.html">cvmx_ciu_qlm_jtgd_s</a> {
<a name="l13748"></a>13748 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l13749"></a>13749 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__s.html#af771f6b34834ae8535b705578e2c2283">capture</a>                      : 1;  <span class="comment">/**&lt; Perform JTAG capture operation (self-clearing when</span>
<a name="l13750"></a>13750 <span class="comment">                                                         op completes) */</span>
<a name="l13751"></a>13751     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__s.html#ade44b4e2839bcacc58e835d8a61f25ad">shift</a>                        : 1;  <span class="comment">/**&lt; Perform JTAG shift operation (self-clearing when</span>
<a name="l13752"></a>13752 <span class="comment">                                                         op completes) */</span>
<a name="l13753"></a>13753     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__s.html#a527fd3a4908d4f5602c0ed62113d890c">update</a>                       : 1;  <span class="comment">/**&lt; Perform JTAG update operation (self-clearing when</span>
<a name="l13754"></a>13754 <span class="comment">                                                         op completes) */</span>
<a name="l13755"></a>13755     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__s.html#a0dc7a4e98fdef32d354221ab7cd0b693">reserved_45_60</a>               : 16;
<a name="l13756"></a>13756     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__s.html#ac9c8040089805154cf7c06ab0a26e571">select</a>                       : 5;  <span class="comment">/**&lt; Selects which QLM JTAG shift chains the JTAG</span>
<a name="l13757"></a>13757 <span class="comment">                                                         operations are performed on */</span>
<a name="l13758"></a>13758     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__s.html#aca6490d7341bdd19753aec252ddf20f8">reserved_37_39</a>               : 3;
<a name="l13759"></a>13759     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__s.html#a4d08d26a6ceeb0cdff3dec52433a2c08">shft_cnt</a>                     : 5;  <span class="comment">/**&lt; QLM JTAG shift count (encoded in -1 notation) */</span>
<a name="l13760"></a>13760     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__s.html#a36d6478c15bd4a5b809fcca934a882fa">shft_reg</a>                     : 32; <span class="comment">/**&lt; QLM JTAG shift register */</span>
<a name="l13761"></a>13761 <span class="preprocessor">#else</span>
<a name="l13762"></a><a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__s.html#a36d6478c15bd4a5b809fcca934a882fa">13762</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__s.html#a36d6478c15bd4a5b809fcca934a882fa">shft_reg</a>                     : 32;
<a name="l13763"></a><a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__s.html#a4d08d26a6ceeb0cdff3dec52433a2c08">13763</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__s.html#a4d08d26a6ceeb0cdff3dec52433a2c08">shft_cnt</a>                     : 5;
<a name="l13764"></a><a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__s.html#aca6490d7341bdd19753aec252ddf20f8">13764</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__s.html#aca6490d7341bdd19753aec252ddf20f8">reserved_37_39</a>               : 3;
<a name="l13765"></a><a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__s.html#ac9c8040089805154cf7c06ab0a26e571">13765</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__s.html#ac9c8040089805154cf7c06ab0a26e571">select</a>                       : 5;
<a name="l13766"></a><a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__s.html#a0dc7a4e98fdef32d354221ab7cd0b693">13766</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__s.html#a0dc7a4e98fdef32d354221ab7cd0b693">reserved_45_60</a>               : 16;
<a name="l13767"></a><a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__s.html#a527fd3a4908d4f5602c0ed62113d890c">13767</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__s.html#a527fd3a4908d4f5602c0ed62113d890c">update</a>                       : 1;
<a name="l13768"></a><a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__s.html#ade44b4e2839bcacc58e835d8a61f25ad">13768</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__s.html#ade44b4e2839bcacc58e835d8a61f25ad">shift</a>                        : 1;
<a name="l13769"></a><a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__s.html#af771f6b34834ae8535b705578e2c2283">13769</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__s.html#af771f6b34834ae8535b705578e2c2283">capture</a>                      : 1;
<a name="l13770"></a>13770 <span class="preprocessor">#endif</span>
<a name="l13771"></a>13771 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__qlm__jtgd.html#a21638ee72f99eb5940bbf4800a9508cf">s</a>;
<a name="l13772"></a><a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn52xx.html">13772</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn52xx.html">cvmx_ciu_qlm_jtgd_cn52xx</a> {
<a name="l13773"></a>13773 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l13774"></a>13774 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn52xx.html#a092f5bfe3c8b937313b94f3410df560a">capture</a>                      : 1;  <span class="comment">/**&lt; Perform JTAG capture operation (self-clearing when</span>
<a name="l13775"></a>13775 <span class="comment">                                                         op completes) */</span>
<a name="l13776"></a>13776     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn52xx.html#a440e9754f708550158e14bf6dc61261d">shift</a>                        : 1;  <span class="comment">/**&lt; Perform JTAG shift operation (self-clearing when</span>
<a name="l13777"></a>13777 <span class="comment">                                                         op completes) */</span>
<a name="l13778"></a>13778     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn52xx.html#a7890b862c532530f5c496b8769eca226">update</a>                       : 1;  <span class="comment">/**&lt; Perform JTAG update operation (self-clearing when</span>
<a name="l13779"></a>13779 <span class="comment">                                                         op completes) */</span>
<a name="l13780"></a>13780     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn52xx.html#a2da2f3b4a3472dd5c938edba2e6db91e">reserved_42_60</a>               : 19;
<a name="l13781"></a>13781     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn52xx.html#ac3a1d5073fff8780276bbf948d02fa34">select</a>                       : 2;  <span class="comment">/**&lt; Selects which QLM JTAG shift chains the JTAG</span>
<a name="l13782"></a>13782 <span class="comment">                                                         operations are performed on */</span>
<a name="l13783"></a>13783     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn52xx.html#a0dd47cd36e69d39cf4076c6ea42c02dc">reserved_37_39</a>               : 3;
<a name="l13784"></a>13784     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn52xx.html#a710592678716866e55af01168ee09ca9">shft_cnt</a>                     : 5;  <span class="comment">/**&lt; QLM JTAG shift count (encoded in -1 notation) */</span>
<a name="l13785"></a>13785     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn52xx.html#a3cb780229a6b991cd09bbbfc80ffddaa">shft_reg</a>                     : 32; <span class="comment">/**&lt; QLM JTAG shift register */</span>
<a name="l13786"></a>13786 <span class="preprocessor">#else</span>
<a name="l13787"></a><a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn52xx.html#a3cb780229a6b991cd09bbbfc80ffddaa">13787</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn52xx.html#a3cb780229a6b991cd09bbbfc80ffddaa">shft_reg</a>                     : 32;
<a name="l13788"></a><a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn52xx.html#a710592678716866e55af01168ee09ca9">13788</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn52xx.html#a710592678716866e55af01168ee09ca9">shft_cnt</a>                     : 5;
<a name="l13789"></a><a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn52xx.html#a0dd47cd36e69d39cf4076c6ea42c02dc">13789</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn52xx.html#a0dd47cd36e69d39cf4076c6ea42c02dc">reserved_37_39</a>               : 3;
<a name="l13790"></a><a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn52xx.html#ac3a1d5073fff8780276bbf948d02fa34">13790</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn52xx.html#ac3a1d5073fff8780276bbf948d02fa34">select</a>                       : 2;
<a name="l13791"></a><a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn52xx.html#a2da2f3b4a3472dd5c938edba2e6db91e">13791</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn52xx.html#a2da2f3b4a3472dd5c938edba2e6db91e">reserved_42_60</a>               : 19;
<a name="l13792"></a><a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn52xx.html#a7890b862c532530f5c496b8769eca226">13792</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn52xx.html#a7890b862c532530f5c496b8769eca226">update</a>                       : 1;
<a name="l13793"></a><a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn52xx.html#a440e9754f708550158e14bf6dc61261d">13793</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn52xx.html#a440e9754f708550158e14bf6dc61261d">shift</a>                        : 1;
<a name="l13794"></a><a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn52xx.html#a092f5bfe3c8b937313b94f3410df560a">13794</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn52xx.html#a092f5bfe3c8b937313b94f3410df560a">capture</a>                      : 1;
<a name="l13795"></a>13795 <span class="preprocessor">#endif</span>
<a name="l13796"></a>13796 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__qlm__jtgd.html#ae7e7ceed947c8f32d9ffba6f4c294df0">cn52xx</a>;
<a name="l13797"></a><a class="code" href="unioncvmx__ciu__qlm__jtgd.html#a212e4040c61d5899a2724d34a6dcdae3">13797</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn52xx.html">cvmx_ciu_qlm_jtgd_cn52xx</a>       <a class="code" href="unioncvmx__ciu__qlm__jtgd.html#a212e4040c61d5899a2724d34a6dcdae3">cn52xxp1</a>;
<a name="l13798"></a><a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn56xx.html">13798</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn56xx.html">cvmx_ciu_qlm_jtgd_cn56xx</a> {
<a name="l13799"></a>13799 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l13800"></a>13800 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn56xx.html#a54d1278e36cbd8f884833157035c05cc">capture</a>                      : 1;  <span class="comment">/**&lt; Perform JTAG capture operation (self-clearing when</span>
<a name="l13801"></a>13801 <span class="comment">                                                         op completes) */</span>
<a name="l13802"></a>13802     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn56xx.html#a01a87495d0f5318c683b796eabcad3c0">shift</a>                        : 1;  <span class="comment">/**&lt; Perform JTAG shift operation (self-clearing when</span>
<a name="l13803"></a>13803 <span class="comment">                                                         op completes) */</span>
<a name="l13804"></a>13804     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn56xx.html#ae666b25de0dbeefe8638b5a88d6b5231">update</a>                       : 1;  <span class="comment">/**&lt; Perform JTAG update operation (self-clearing when</span>
<a name="l13805"></a>13805 <span class="comment">                                                         op completes) */</span>
<a name="l13806"></a>13806     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn56xx.html#a845e39921ac536af1aa1a021b6664c15">reserved_44_60</a>               : 17;
<a name="l13807"></a>13807     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn56xx.html#aad5ac81800cf05273e5e8555c8e3340e">select</a>                       : 4;  <span class="comment">/**&lt; Selects which QLM JTAG shift chains the JTAG</span>
<a name="l13808"></a>13808 <span class="comment">                                                         operations are performed on */</span>
<a name="l13809"></a>13809     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn56xx.html#a1d58cb9ae101969f2fa7c55b36cf689d">reserved_37_39</a>               : 3;
<a name="l13810"></a>13810     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn56xx.html#a1b1701d15019ce2645ac3526491b26a9">shft_cnt</a>                     : 5;  <span class="comment">/**&lt; QLM JTAG shift count (encoded in -1 notation) */</span>
<a name="l13811"></a>13811     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn56xx.html#a779ce8320f888c5fd93d11509374957c">shft_reg</a>                     : 32; <span class="comment">/**&lt; QLM JTAG shift register */</span>
<a name="l13812"></a>13812 <span class="preprocessor">#else</span>
<a name="l13813"></a><a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn56xx.html#a779ce8320f888c5fd93d11509374957c">13813</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn56xx.html#a779ce8320f888c5fd93d11509374957c">shft_reg</a>                     : 32;
<a name="l13814"></a><a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn56xx.html#a1b1701d15019ce2645ac3526491b26a9">13814</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn56xx.html#a1b1701d15019ce2645ac3526491b26a9">shft_cnt</a>                     : 5;
<a name="l13815"></a><a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn56xx.html#a1d58cb9ae101969f2fa7c55b36cf689d">13815</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn56xx.html#a1d58cb9ae101969f2fa7c55b36cf689d">reserved_37_39</a>               : 3;
<a name="l13816"></a><a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn56xx.html#aad5ac81800cf05273e5e8555c8e3340e">13816</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn56xx.html#aad5ac81800cf05273e5e8555c8e3340e">select</a>                       : 4;
<a name="l13817"></a><a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn56xx.html#a845e39921ac536af1aa1a021b6664c15">13817</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn56xx.html#a845e39921ac536af1aa1a021b6664c15">reserved_44_60</a>               : 17;
<a name="l13818"></a><a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn56xx.html#ae666b25de0dbeefe8638b5a88d6b5231">13818</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn56xx.html#ae666b25de0dbeefe8638b5a88d6b5231">update</a>                       : 1;
<a name="l13819"></a><a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn56xx.html#a01a87495d0f5318c683b796eabcad3c0">13819</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn56xx.html#a01a87495d0f5318c683b796eabcad3c0">shift</a>                        : 1;
<a name="l13820"></a><a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn56xx.html#a54d1278e36cbd8f884833157035c05cc">13820</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn56xx.html#a54d1278e36cbd8f884833157035c05cc">capture</a>                      : 1;
<a name="l13821"></a>13821 <span class="preprocessor">#endif</span>
<a name="l13822"></a>13822 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__qlm__jtgd.html#a7316e39cc61db71686bbbebe7e74a87a">cn56xx</a>;
<a name="l13823"></a><a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn56xxp1.html">13823</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn56xxp1.html">cvmx_ciu_qlm_jtgd_cn56xxp1</a> {
<a name="l13824"></a>13824 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l13825"></a>13825 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn56xxp1.html#a98ac6ae773529771a1e47391f454e47b">capture</a>                      : 1;  <span class="comment">/**&lt; Perform JTAG capture operation (self-clearing when</span>
<a name="l13826"></a>13826 <span class="comment">                                                         op completes) */</span>
<a name="l13827"></a>13827     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn56xxp1.html#af58d84cb061f63029fdce206dcc0b503">shift</a>                        : 1;  <span class="comment">/**&lt; Perform JTAG shift operation (self-clearing when</span>
<a name="l13828"></a>13828 <span class="comment">                                                         op completes) */</span>
<a name="l13829"></a>13829     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn56xxp1.html#a4251c348eea40b189b1a2c6e6e8e6d28">update</a>                       : 1;  <span class="comment">/**&lt; Perform JTAG update operation (self-clearing when</span>
<a name="l13830"></a>13830 <span class="comment">                                                         op completes) */</span>
<a name="l13831"></a>13831     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn56xxp1.html#a1e74bb687a4029384f4087a9ad7ae078">reserved_37_60</a>               : 24;
<a name="l13832"></a>13832     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn56xxp1.html#a7d28218a768fccf8c6cd0c9020d898f7">shft_cnt</a>                     : 5;  <span class="comment">/**&lt; QLM JTAG shift count (encoded in -1 notation) */</span>
<a name="l13833"></a>13833     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn56xxp1.html#aa798b6674757958096223cc07dcb1c21">shft_reg</a>                     : 32; <span class="comment">/**&lt; QLM JTAG shift register */</span>
<a name="l13834"></a>13834 <span class="preprocessor">#else</span>
<a name="l13835"></a><a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn56xxp1.html#aa798b6674757958096223cc07dcb1c21">13835</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn56xxp1.html#aa798b6674757958096223cc07dcb1c21">shft_reg</a>                     : 32;
<a name="l13836"></a><a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn56xxp1.html#a7d28218a768fccf8c6cd0c9020d898f7">13836</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn56xxp1.html#a7d28218a768fccf8c6cd0c9020d898f7">shft_cnt</a>                     : 5;
<a name="l13837"></a><a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn56xxp1.html#a1e74bb687a4029384f4087a9ad7ae078">13837</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn56xxp1.html#a1e74bb687a4029384f4087a9ad7ae078">reserved_37_60</a>               : 24;
<a name="l13838"></a><a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn56xxp1.html#a4251c348eea40b189b1a2c6e6e8e6d28">13838</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn56xxp1.html#a4251c348eea40b189b1a2c6e6e8e6d28">update</a>                       : 1;
<a name="l13839"></a><a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn56xxp1.html#af58d84cb061f63029fdce206dcc0b503">13839</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn56xxp1.html#af58d84cb061f63029fdce206dcc0b503">shift</a>                        : 1;
<a name="l13840"></a><a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn56xxp1.html#a98ac6ae773529771a1e47391f454e47b">13840</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn56xxp1.html#a98ac6ae773529771a1e47391f454e47b">capture</a>                      : 1;
<a name="l13841"></a>13841 <span class="preprocessor">#endif</span>
<a name="l13842"></a>13842 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__qlm__jtgd.html#a93794334c2c9717d95887b6782846963">cn56xxp1</a>;
<a name="l13843"></a><a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn61xx.html">13843</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn61xx.html">cvmx_ciu_qlm_jtgd_cn61xx</a> {
<a name="l13844"></a>13844 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l13845"></a>13845 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn61xx.html#ac330a0e194464f8484554f4344024d92">capture</a>                      : 1;  <span class="comment">/**&lt; Perform JTAG capture operation (self-clearing when</span>
<a name="l13846"></a>13846 <span class="comment">                                                         op completes) */</span>
<a name="l13847"></a>13847     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn61xx.html#a5914407d58bbfc08417cbb180027bc2e">shift</a>                        : 1;  <span class="comment">/**&lt; Perform JTAG shift operation (self-clearing when</span>
<a name="l13848"></a>13848 <span class="comment">                                                         op completes) */</span>
<a name="l13849"></a>13849     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn61xx.html#a31aa02bc28acfba70cd578e9cf2da678">update</a>                       : 1;  <span class="comment">/**&lt; Perform JTAG update operation (self-clearing when</span>
<a name="l13850"></a>13850 <span class="comment">                                                         op completes) */</span>
<a name="l13851"></a>13851     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn61xx.html#a86bebae211754b62f6f517088286656c">reserved_43_60</a>               : 18;
<a name="l13852"></a>13852     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn61xx.html#a0a986c875f1a678f07d88c64507245cb">select</a>                       : 3;  <span class="comment">/**&lt; Selects which QLM JTAG shift chains the JTAG</span>
<a name="l13853"></a>13853 <span class="comment">                                                         operations are performed on */</span>
<a name="l13854"></a>13854     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn61xx.html#aea6daeb0858a31efa74d44bb12e7e47b">reserved_37_39</a>               : 3;
<a name="l13855"></a>13855     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn61xx.html#a04f11700102a134f9e7cbc256ae847d2">shft_cnt</a>                     : 5;  <span class="comment">/**&lt; QLM JTAG shift count (encoded in -1 notation) */</span>
<a name="l13856"></a>13856     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn61xx.html#a7efc95a2134c9ca35e27f0058b16f058">shft_reg</a>                     : 32; <span class="comment">/**&lt; QLM JTAG shift register */</span>
<a name="l13857"></a>13857 <span class="preprocessor">#else</span>
<a name="l13858"></a><a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn61xx.html#a7efc95a2134c9ca35e27f0058b16f058">13858</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn61xx.html#a7efc95a2134c9ca35e27f0058b16f058">shft_reg</a>                     : 32;
<a name="l13859"></a><a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn61xx.html#a04f11700102a134f9e7cbc256ae847d2">13859</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn61xx.html#a04f11700102a134f9e7cbc256ae847d2">shft_cnt</a>                     : 5;
<a name="l13860"></a><a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn61xx.html#aea6daeb0858a31efa74d44bb12e7e47b">13860</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn61xx.html#aea6daeb0858a31efa74d44bb12e7e47b">reserved_37_39</a>               : 3;
<a name="l13861"></a><a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn61xx.html#a0a986c875f1a678f07d88c64507245cb">13861</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn61xx.html#a0a986c875f1a678f07d88c64507245cb">select</a>                       : 3;
<a name="l13862"></a><a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn61xx.html#a86bebae211754b62f6f517088286656c">13862</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn61xx.html#a86bebae211754b62f6f517088286656c">reserved_43_60</a>               : 18;
<a name="l13863"></a><a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn61xx.html#a31aa02bc28acfba70cd578e9cf2da678">13863</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn61xx.html#a31aa02bc28acfba70cd578e9cf2da678">update</a>                       : 1;
<a name="l13864"></a><a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn61xx.html#a5914407d58bbfc08417cbb180027bc2e">13864</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn61xx.html#a5914407d58bbfc08417cbb180027bc2e">shift</a>                        : 1;
<a name="l13865"></a><a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn61xx.html#ac330a0e194464f8484554f4344024d92">13865</a>     uint64_t <a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn61xx.html#ac330a0e194464f8484554f4344024d92">capture</a>                      : 1;
<a name="l13866"></a>13866 <span class="preprocessor">#endif</span>
<a name="l13867"></a>13867 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__qlm__jtgd.html#ac8029c2cf82d9f8a21ff6e33e2b9d8ab">cn61xx</a>;
<a name="l13868"></a><a class="code" href="unioncvmx__ciu__qlm__jtgd.html#a12f4f87e4c759f8ec18ccbb87606e8a3">13868</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn61xx.html">cvmx_ciu_qlm_jtgd_cn61xx</a>       <a class="code" href="unioncvmx__ciu__qlm__jtgd.html#a12f4f87e4c759f8ec18ccbb87606e8a3">cn63xx</a>;
<a name="l13869"></a><a class="code" href="unioncvmx__ciu__qlm__jtgd.html#a15140f9dfd6cfacb4973413b95d3203b">13869</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn61xx.html">cvmx_ciu_qlm_jtgd_cn61xx</a>       <a class="code" href="unioncvmx__ciu__qlm__jtgd.html#a15140f9dfd6cfacb4973413b95d3203b">cn63xxp1</a>;
<a name="l13870"></a><a class="code" href="unioncvmx__ciu__qlm__jtgd.html#a19e1ff08aa5f61216adbca8eaa88035a">13870</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn61xx.html">cvmx_ciu_qlm_jtgd_cn61xx</a>       <a class="code" href="unioncvmx__ciu__qlm__jtgd.html#a19e1ff08aa5f61216adbca8eaa88035a">cn66xx</a>;
<a name="l13871"></a><a class="code" href="unioncvmx__ciu__qlm__jtgd.html#aae9307570a867d30f21f8e16ca70fd28">13871</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__s.html">cvmx_ciu_qlm_jtgd_s</a>            <a class="code" href="unioncvmx__ciu__qlm__jtgd.html#aae9307570a867d30f21f8e16ca70fd28">cn68xx</a>;
<a name="l13872"></a><a class="code" href="unioncvmx__ciu__qlm__jtgd.html#a5142abe1082df1885bd9dafca68289a8">13872</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__s.html">cvmx_ciu_qlm_jtgd_s</a>            <a class="code" href="unioncvmx__ciu__qlm__jtgd.html#a5142abe1082df1885bd9dafca68289a8">cn68xxp1</a>;
<a name="l13873"></a><a class="code" href="unioncvmx__ciu__qlm__jtgd.html#ae2bca6247aaf936f53a8abe51b2f9dc2">13873</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__qlm__jtgd_1_1cvmx__ciu__qlm__jtgd__cn61xx.html">cvmx_ciu_qlm_jtgd_cn61xx</a>       <a class="code" href="unioncvmx__ciu__qlm__jtgd.html#ae2bca6247aaf936f53a8abe51b2f9dc2">cnf71xx</a>;
<a name="l13874"></a>13874 };
<a name="l13875"></a><a class="code" href="cvmx-ciu-defs_8h.html#a7f6e45865745422dfcf5d6c4cdbd44c5">13875</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__qlm__jtgd.html" title="cvmx_ciu_qlm_jtgd">cvmx_ciu_qlm_jtgd</a> <a class="code" href="unioncvmx__ciu__qlm__jtgd.html" title="cvmx_ciu_qlm_jtgd">cvmx_ciu_qlm_jtgd_t</a>;
<a name="l13876"></a>13876 <span class="comment"></span>
<a name="l13877"></a>13877 <span class="comment">/**</span>
<a name="l13878"></a>13878 <span class="comment"> * cvmx_ciu_soft_bist</span>
<a name="l13879"></a>13879 <span class="comment"> */</span>
<a name="l13880"></a><a class="code" href="unioncvmx__ciu__soft__bist.html">13880</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__soft__bist.html" title="cvmx_ciu_soft_bist">cvmx_ciu_soft_bist</a> {
<a name="l13881"></a><a class="code" href="unioncvmx__ciu__soft__bist.html#a0d952d777e08be9823d2513e8c1cc651">13881</a>     uint64_t <a class="code" href="unioncvmx__ciu__soft__bist.html#a0d952d777e08be9823d2513e8c1cc651">u64</a>;
<a name="l13882"></a><a class="code" href="structcvmx__ciu__soft__bist_1_1cvmx__ciu__soft__bist__s.html">13882</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__soft__bist_1_1cvmx__ciu__soft__bist__s.html">cvmx_ciu_soft_bist_s</a> {
<a name="l13883"></a>13883 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l13884"></a>13884 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__soft__bist_1_1cvmx__ciu__soft__bist__s.html#a9192349403dee3a11d6ef92c5ecd65f4">reserved_1_63</a>                : 63;
<a name="l13885"></a>13885     uint64_t <a class="code" href="structcvmx__ciu__soft__bist_1_1cvmx__ciu__soft__bist__s.html#a0cffb39a1fba297122ed552cf3cbed27">soft_bist</a>                    : 1;  <span class="comment">/**&lt; Reserved */</span>
<a name="l13886"></a>13886 <span class="preprocessor">#else</span>
<a name="l13887"></a><a class="code" href="structcvmx__ciu__soft__bist_1_1cvmx__ciu__soft__bist__s.html#a0cffb39a1fba297122ed552cf3cbed27">13887</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__soft__bist_1_1cvmx__ciu__soft__bist__s.html#a0cffb39a1fba297122ed552cf3cbed27">soft_bist</a>                    : 1;
<a name="l13888"></a><a class="code" href="structcvmx__ciu__soft__bist_1_1cvmx__ciu__soft__bist__s.html#a9192349403dee3a11d6ef92c5ecd65f4">13888</a>     uint64_t <a class="code" href="structcvmx__ciu__soft__bist_1_1cvmx__ciu__soft__bist__s.html#a9192349403dee3a11d6ef92c5ecd65f4">reserved_1_63</a>                : 63;
<a name="l13889"></a>13889 <span class="preprocessor">#endif</span>
<a name="l13890"></a>13890 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__soft__bist.html#aae0b71bdc12acfa64166ff2c890701e9">s</a>;
<a name="l13891"></a><a class="code" href="unioncvmx__ciu__soft__bist.html#af7ce06cf12a90ff3d7946201896117b9">13891</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__soft__bist_1_1cvmx__ciu__soft__bist__s.html">cvmx_ciu_soft_bist_s</a>           <a class="code" href="unioncvmx__ciu__soft__bist.html#af7ce06cf12a90ff3d7946201896117b9">cn30xx</a>;
<a name="l13892"></a><a class="code" href="unioncvmx__ciu__soft__bist.html#a1564b757c08bf67445e1a8f4fba7cd99">13892</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__soft__bist_1_1cvmx__ciu__soft__bist__s.html">cvmx_ciu_soft_bist_s</a>           <a class="code" href="unioncvmx__ciu__soft__bist.html#a1564b757c08bf67445e1a8f4fba7cd99">cn31xx</a>;
<a name="l13893"></a><a class="code" href="unioncvmx__ciu__soft__bist.html#ae4cd362e78bbdf9fc5e8f12111231dbd">13893</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__soft__bist_1_1cvmx__ciu__soft__bist__s.html">cvmx_ciu_soft_bist_s</a>           <a class="code" href="unioncvmx__ciu__soft__bist.html#ae4cd362e78bbdf9fc5e8f12111231dbd">cn38xx</a>;
<a name="l13894"></a><a class="code" href="unioncvmx__ciu__soft__bist.html#a45e1b864dba4c4a93d1729a308dc9bdd">13894</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__soft__bist_1_1cvmx__ciu__soft__bist__s.html">cvmx_ciu_soft_bist_s</a>           <a class="code" href="unioncvmx__ciu__soft__bist.html#a45e1b864dba4c4a93d1729a308dc9bdd">cn38xxp2</a>;
<a name="l13895"></a><a class="code" href="unioncvmx__ciu__soft__bist.html#affbb4e367af8ffdfbabad091a1c545c4">13895</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__soft__bist_1_1cvmx__ciu__soft__bist__s.html">cvmx_ciu_soft_bist_s</a>           <a class="code" href="unioncvmx__ciu__soft__bist.html#affbb4e367af8ffdfbabad091a1c545c4">cn50xx</a>;
<a name="l13896"></a><a class="code" href="unioncvmx__ciu__soft__bist.html#ae05dc6d8c91ce780a82378c3a9cde8fe">13896</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__soft__bist_1_1cvmx__ciu__soft__bist__s.html">cvmx_ciu_soft_bist_s</a>           <a class="code" href="unioncvmx__ciu__soft__bist.html#ae05dc6d8c91ce780a82378c3a9cde8fe">cn52xx</a>;
<a name="l13897"></a><a class="code" href="unioncvmx__ciu__soft__bist.html#a889e5b8c608fb6c9810a984996706e01">13897</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__soft__bist_1_1cvmx__ciu__soft__bist__s.html">cvmx_ciu_soft_bist_s</a>           <a class="code" href="unioncvmx__ciu__soft__bist.html#a889e5b8c608fb6c9810a984996706e01">cn52xxp1</a>;
<a name="l13898"></a><a class="code" href="unioncvmx__ciu__soft__bist.html#afae6dd07215a495991db460bea290447">13898</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__soft__bist_1_1cvmx__ciu__soft__bist__s.html">cvmx_ciu_soft_bist_s</a>           <a class="code" href="unioncvmx__ciu__soft__bist.html#afae6dd07215a495991db460bea290447">cn56xx</a>;
<a name="l13899"></a><a class="code" href="unioncvmx__ciu__soft__bist.html#ac1eb9d368ce76c9bc7ba58f288578cef">13899</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__soft__bist_1_1cvmx__ciu__soft__bist__s.html">cvmx_ciu_soft_bist_s</a>           <a class="code" href="unioncvmx__ciu__soft__bist.html#ac1eb9d368ce76c9bc7ba58f288578cef">cn56xxp1</a>;
<a name="l13900"></a><a class="code" href="unioncvmx__ciu__soft__bist.html#a19d5d0c3dafe54f69aa31a65d5f01be7">13900</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__soft__bist_1_1cvmx__ciu__soft__bist__s.html">cvmx_ciu_soft_bist_s</a>           <a class="code" href="unioncvmx__ciu__soft__bist.html#a19d5d0c3dafe54f69aa31a65d5f01be7">cn58xx</a>;
<a name="l13901"></a><a class="code" href="unioncvmx__ciu__soft__bist.html#ad556b40a6eb23b63506c2ef07bafa556">13901</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__soft__bist_1_1cvmx__ciu__soft__bist__s.html">cvmx_ciu_soft_bist_s</a>           <a class="code" href="unioncvmx__ciu__soft__bist.html#ad556b40a6eb23b63506c2ef07bafa556">cn58xxp1</a>;
<a name="l13902"></a><a class="code" href="unioncvmx__ciu__soft__bist.html#a761e17ea5c29f0c9bdbcaf36763b22ea">13902</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__soft__bist_1_1cvmx__ciu__soft__bist__s.html">cvmx_ciu_soft_bist_s</a>           <a class="code" href="unioncvmx__ciu__soft__bist.html#a761e17ea5c29f0c9bdbcaf36763b22ea">cn61xx</a>;
<a name="l13903"></a><a class="code" href="unioncvmx__ciu__soft__bist.html#a4756b7fe9858f134691cf81f206f6bf4">13903</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__soft__bist_1_1cvmx__ciu__soft__bist__s.html">cvmx_ciu_soft_bist_s</a>           <a class="code" href="unioncvmx__ciu__soft__bist.html#a4756b7fe9858f134691cf81f206f6bf4">cn63xx</a>;
<a name="l13904"></a><a class="code" href="unioncvmx__ciu__soft__bist.html#a7a8b43bec71d2777d90916d5d43942c5">13904</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__soft__bist_1_1cvmx__ciu__soft__bist__s.html">cvmx_ciu_soft_bist_s</a>           <a class="code" href="unioncvmx__ciu__soft__bist.html#a7a8b43bec71d2777d90916d5d43942c5">cn63xxp1</a>;
<a name="l13905"></a><a class="code" href="unioncvmx__ciu__soft__bist.html#aa239cd61c85ae8f6bdf88fef904c0c52">13905</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__soft__bist_1_1cvmx__ciu__soft__bist__s.html">cvmx_ciu_soft_bist_s</a>           <a class="code" href="unioncvmx__ciu__soft__bist.html#aa239cd61c85ae8f6bdf88fef904c0c52">cn66xx</a>;
<a name="l13906"></a><a class="code" href="unioncvmx__ciu__soft__bist.html#adbc5ff31bc31705b83b48989f853f676">13906</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__soft__bist_1_1cvmx__ciu__soft__bist__s.html">cvmx_ciu_soft_bist_s</a>           <a class="code" href="unioncvmx__ciu__soft__bist.html#adbc5ff31bc31705b83b48989f853f676">cn68xx</a>;
<a name="l13907"></a><a class="code" href="unioncvmx__ciu__soft__bist.html#a0d17a3792892abf1e5725e6245b184ee">13907</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__soft__bist_1_1cvmx__ciu__soft__bist__s.html">cvmx_ciu_soft_bist_s</a>           <a class="code" href="unioncvmx__ciu__soft__bist.html#a0d17a3792892abf1e5725e6245b184ee">cn68xxp1</a>;
<a name="l13908"></a><a class="code" href="unioncvmx__ciu__soft__bist.html#ad44b72923d5166e490c79a3f61d452af">13908</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__soft__bist_1_1cvmx__ciu__soft__bist__s.html">cvmx_ciu_soft_bist_s</a>           <a class="code" href="unioncvmx__ciu__soft__bist.html#ad44b72923d5166e490c79a3f61d452af">cn70xx</a>;
<a name="l13909"></a><a class="code" href="unioncvmx__ciu__soft__bist.html#a5ee3c34d972d38c350e16a1ccddfcc5e">13909</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__soft__bist_1_1cvmx__ciu__soft__bist__s.html">cvmx_ciu_soft_bist_s</a>           <a class="code" href="unioncvmx__ciu__soft__bist.html#a5ee3c34d972d38c350e16a1ccddfcc5e">cn70xxp1</a>;
<a name="l13910"></a><a class="code" href="unioncvmx__ciu__soft__bist.html#acd2e11f655b7f1c1ba41ffcc129f51bf">13910</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__soft__bist_1_1cvmx__ciu__soft__bist__s.html">cvmx_ciu_soft_bist_s</a>           <a class="code" href="unioncvmx__ciu__soft__bist.html#acd2e11f655b7f1c1ba41ffcc129f51bf">cnf71xx</a>;
<a name="l13911"></a>13911 };
<a name="l13912"></a><a class="code" href="cvmx-ciu-defs_8h.html#a1b326a74c6c3f329f08178b21a655ad5">13912</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__soft__bist.html" title="cvmx_ciu_soft_bist">cvmx_ciu_soft_bist</a> <a class="code" href="unioncvmx__ciu__soft__bist.html" title="cvmx_ciu_soft_bist">cvmx_ciu_soft_bist_t</a>;
<a name="l13913"></a>13913 <span class="comment"></span>
<a name="l13914"></a>13914 <span class="comment">/**</span>
<a name="l13915"></a>13915 <span class="comment"> * cvmx_ciu_soft_prst</span>
<a name="l13916"></a>13916 <span class="comment"> */</span>
<a name="l13917"></a><a class="code" href="unioncvmx__ciu__soft__prst.html">13917</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__soft__prst.html" title="cvmx_ciu_soft_prst">cvmx_ciu_soft_prst</a> {
<a name="l13918"></a><a class="code" href="unioncvmx__ciu__soft__prst.html#a5f96e216049f21ee3ed277d4f5ddd13f">13918</a>     uint64_t <a class="code" href="unioncvmx__ciu__soft__prst.html#a5f96e216049f21ee3ed277d4f5ddd13f">u64</a>;
<a name="l13919"></a><a class="code" href="structcvmx__ciu__soft__prst_1_1cvmx__ciu__soft__prst__s.html">13919</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__soft__prst_1_1cvmx__ciu__soft__prst__s.html">cvmx_ciu_soft_prst_s</a> {
<a name="l13920"></a>13920 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l13921"></a>13921 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__soft__prst_1_1cvmx__ciu__soft__prst__s.html#a618d3eb4b94c875f02bb7b8c4cc3b2b2">reserved_3_63</a>                : 61;
<a name="l13922"></a>13922     uint64_t <a class="code" href="structcvmx__ciu__soft__prst_1_1cvmx__ciu__soft__prst__s.html#a6bdf850a19390eb12c9a8c7d634320a8">host64</a>                       : 1;  <span class="comment">/**&lt; PCX Host Mode Device Capability (0=32b/1=64b) */</span>
<a name="l13923"></a>13923     uint64_t <a class="code" href="structcvmx__ciu__soft__prst_1_1cvmx__ciu__soft__prst__s.html#a3e0deb8114862c9cfb2eb8054966de5f">npi</a>                          : 1;  <span class="comment">/**&lt; When PCI soft reset is asserted, also reset the</span>
<a name="l13924"></a>13924 <span class="comment">                                                         NPI and PNI logic */</span>
<a name="l13925"></a>13925     uint64_t <a class="code" href="structcvmx__ciu__soft__prst_1_1cvmx__ciu__soft__prst__s.html#a2c9fdbbd4a8d3eb34212ce368049d2dd">soft_prst</a>                    : 1;  <span class="comment">/**&lt; Resets the PCIe logic in all modes, not just</span>
<a name="l13926"></a>13926 <span class="comment">                                                         RC mode. The reset value is based on the</span>
<a name="l13927"></a>13927 <span class="comment">                                                         corresponding MIO_RST_CTL[PRTMODE] CSR field:</span>
<a name="l13928"></a>13928 <span class="comment">                                                          If PRTMODE == 0, then SOFT_PRST resets to 0</span>
<a name="l13929"></a>13929 <span class="comment">                                                          If PRTMODE != 0, then SOFT_PRST resets to 1</span>
<a name="l13930"></a>13930 <span class="comment">                                                         When OCTEON is configured to drive the PERST*_L</span>
<a name="l13931"></a>13931 <span class="comment">                                                         chip pin (ie. MIO_RST_CTL0[RST_DRV] is set), this</span>
<a name="l13932"></a>13932 <span class="comment">                                                         controls the PERST*_L chip pin. */</span>
<a name="l13933"></a>13933 <span class="preprocessor">#else</span>
<a name="l13934"></a><a class="code" href="structcvmx__ciu__soft__prst_1_1cvmx__ciu__soft__prst__s.html#a2c9fdbbd4a8d3eb34212ce368049d2dd">13934</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__soft__prst_1_1cvmx__ciu__soft__prst__s.html#a2c9fdbbd4a8d3eb34212ce368049d2dd">soft_prst</a>                    : 1;
<a name="l13935"></a><a class="code" href="structcvmx__ciu__soft__prst_1_1cvmx__ciu__soft__prst__s.html#a3e0deb8114862c9cfb2eb8054966de5f">13935</a>     uint64_t <a class="code" href="structcvmx__ciu__soft__prst_1_1cvmx__ciu__soft__prst__s.html#a3e0deb8114862c9cfb2eb8054966de5f">npi</a>                          : 1;
<a name="l13936"></a><a class="code" href="structcvmx__ciu__soft__prst_1_1cvmx__ciu__soft__prst__s.html#a6bdf850a19390eb12c9a8c7d634320a8">13936</a>     uint64_t <a class="code" href="structcvmx__ciu__soft__prst_1_1cvmx__ciu__soft__prst__s.html#a6bdf850a19390eb12c9a8c7d634320a8">host64</a>                       : 1;
<a name="l13937"></a><a class="code" href="structcvmx__ciu__soft__prst_1_1cvmx__ciu__soft__prst__s.html#a618d3eb4b94c875f02bb7b8c4cc3b2b2">13937</a>     uint64_t <a class="code" href="structcvmx__ciu__soft__prst_1_1cvmx__ciu__soft__prst__s.html#a618d3eb4b94c875f02bb7b8c4cc3b2b2">reserved_3_63</a>                : 61;
<a name="l13938"></a>13938 <span class="preprocessor">#endif</span>
<a name="l13939"></a>13939 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__soft__prst.html#a715698866e00d5c03e3293e67e2a32ca">s</a>;
<a name="l13940"></a><a class="code" href="unioncvmx__ciu__soft__prst.html#a29c8e43c95ebb620e596f53e28cd8de6">13940</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__soft__prst_1_1cvmx__ciu__soft__prst__s.html">cvmx_ciu_soft_prst_s</a>           <a class="code" href="unioncvmx__ciu__soft__prst.html#a29c8e43c95ebb620e596f53e28cd8de6">cn30xx</a>;
<a name="l13941"></a><a class="code" href="unioncvmx__ciu__soft__prst.html#a166ca93314c18da13ab51dfac32c305c">13941</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__soft__prst_1_1cvmx__ciu__soft__prst__s.html">cvmx_ciu_soft_prst_s</a>           <a class="code" href="unioncvmx__ciu__soft__prst.html#a166ca93314c18da13ab51dfac32c305c">cn31xx</a>;
<a name="l13942"></a><a class="code" href="unioncvmx__ciu__soft__prst.html#aa16c99a60665f22b7b2252072720c20d">13942</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__soft__prst_1_1cvmx__ciu__soft__prst__s.html">cvmx_ciu_soft_prst_s</a>           <a class="code" href="unioncvmx__ciu__soft__prst.html#aa16c99a60665f22b7b2252072720c20d">cn38xx</a>;
<a name="l13943"></a><a class="code" href="unioncvmx__ciu__soft__prst.html#afc9535c06c8ec7c6e470d7bf8f6f9080">13943</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__soft__prst_1_1cvmx__ciu__soft__prst__s.html">cvmx_ciu_soft_prst_s</a>           <a class="code" href="unioncvmx__ciu__soft__prst.html#afc9535c06c8ec7c6e470d7bf8f6f9080">cn38xxp2</a>;
<a name="l13944"></a><a class="code" href="unioncvmx__ciu__soft__prst.html#ae32b38dac17c278c3eb9be9786831979">13944</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__soft__prst_1_1cvmx__ciu__soft__prst__s.html">cvmx_ciu_soft_prst_s</a>           <a class="code" href="unioncvmx__ciu__soft__prst.html#ae32b38dac17c278c3eb9be9786831979">cn50xx</a>;
<a name="l13945"></a><a class="code" href="structcvmx__ciu__soft__prst_1_1cvmx__ciu__soft__prst__cn52xx.html">13945</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__soft__prst_1_1cvmx__ciu__soft__prst__cn52xx.html">cvmx_ciu_soft_prst_cn52xx</a> {
<a name="l13946"></a>13946 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l13947"></a>13947 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__soft__prst_1_1cvmx__ciu__soft__prst__cn52xx.html#a4c53ece8980088d7df88e421722ecd16">reserved_1_63</a>                : 63;
<a name="l13948"></a>13948     uint64_t <a class="code" href="structcvmx__ciu__soft__prst_1_1cvmx__ciu__soft__prst__cn52xx.html#a878ca0fb511daf1301868836a90006e4">soft_prst</a>                    : 1;  <span class="comment">/**&lt; Reset the PCI bus.  Only works when Octane is</span>
<a name="l13949"></a>13949 <span class="comment">                                                         configured as a HOST. When OCTEON is a PCI host</span>
<a name="l13950"></a>13950 <span class="comment">                                                         (i.e. when PCI_HOST_MODE = 1), This controls</span>
<a name="l13951"></a>13951 <span class="comment">                                                         PCI_RST_L. Refer to section 10.11.1. */</span>
<a name="l13952"></a>13952 <span class="preprocessor">#else</span>
<a name="l13953"></a><a class="code" href="structcvmx__ciu__soft__prst_1_1cvmx__ciu__soft__prst__cn52xx.html#a878ca0fb511daf1301868836a90006e4">13953</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__soft__prst_1_1cvmx__ciu__soft__prst__cn52xx.html#a878ca0fb511daf1301868836a90006e4">soft_prst</a>                    : 1;
<a name="l13954"></a><a class="code" href="structcvmx__ciu__soft__prst_1_1cvmx__ciu__soft__prst__cn52xx.html#a4c53ece8980088d7df88e421722ecd16">13954</a>     uint64_t <a class="code" href="structcvmx__ciu__soft__prst_1_1cvmx__ciu__soft__prst__cn52xx.html#a4c53ece8980088d7df88e421722ecd16">reserved_1_63</a>                : 63;
<a name="l13955"></a>13955 <span class="preprocessor">#endif</span>
<a name="l13956"></a>13956 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__soft__prst.html#a1ab67e9ed9030d5aaf5c2ed72b378a8a">cn52xx</a>;
<a name="l13957"></a><a class="code" href="unioncvmx__ciu__soft__prst.html#a6bfb6c638e7d91850734db5448b00e73">13957</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__soft__prst_1_1cvmx__ciu__soft__prst__cn52xx.html">cvmx_ciu_soft_prst_cn52xx</a>      <a class="code" href="unioncvmx__ciu__soft__prst.html#a6bfb6c638e7d91850734db5448b00e73">cn52xxp1</a>;
<a name="l13958"></a><a class="code" href="unioncvmx__ciu__soft__prst.html#a5ffb7147149db1082342237a8ab736a0">13958</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__soft__prst_1_1cvmx__ciu__soft__prst__cn52xx.html">cvmx_ciu_soft_prst_cn52xx</a>      <a class="code" href="unioncvmx__ciu__soft__prst.html#a5ffb7147149db1082342237a8ab736a0">cn56xx</a>;
<a name="l13959"></a><a class="code" href="unioncvmx__ciu__soft__prst.html#a4d4a7c6ac96c1cec0542dd1003260764">13959</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__soft__prst_1_1cvmx__ciu__soft__prst__cn52xx.html">cvmx_ciu_soft_prst_cn52xx</a>      <a class="code" href="unioncvmx__ciu__soft__prst.html#a4d4a7c6ac96c1cec0542dd1003260764">cn56xxp1</a>;
<a name="l13960"></a><a class="code" href="unioncvmx__ciu__soft__prst.html#ad02893672cf6b967737d6a989e29f7e4">13960</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__soft__prst_1_1cvmx__ciu__soft__prst__s.html">cvmx_ciu_soft_prst_s</a>           <a class="code" href="unioncvmx__ciu__soft__prst.html#ad02893672cf6b967737d6a989e29f7e4">cn58xx</a>;
<a name="l13961"></a><a class="code" href="unioncvmx__ciu__soft__prst.html#ac371c15a264cc5f08d89dd5c399e9022">13961</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__soft__prst_1_1cvmx__ciu__soft__prst__s.html">cvmx_ciu_soft_prst_s</a>           <a class="code" href="unioncvmx__ciu__soft__prst.html#ac371c15a264cc5f08d89dd5c399e9022">cn58xxp1</a>;
<a name="l13962"></a><a class="code" href="unioncvmx__ciu__soft__prst.html#ae480f30b7d132ecc50f497c7b78d2b40">13962</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__soft__prst_1_1cvmx__ciu__soft__prst__cn52xx.html">cvmx_ciu_soft_prst_cn52xx</a>      <a class="code" href="unioncvmx__ciu__soft__prst.html#ae480f30b7d132ecc50f497c7b78d2b40">cn61xx</a>;
<a name="l13963"></a><a class="code" href="unioncvmx__ciu__soft__prst.html#a5f22f6f9922c7f2c93331642fb1948fb">13963</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__soft__prst_1_1cvmx__ciu__soft__prst__cn52xx.html">cvmx_ciu_soft_prst_cn52xx</a>      <a class="code" href="unioncvmx__ciu__soft__prst.html#a5f22f6f9922c7f2c93331642fb1948fb">cn63xx</a>;
<a name="l13964"></a><a class="code" href="unioncvmx__ciu__soft__prst.html#adbb7853ac155b91647d9e2f734736667">13964</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__soft__prst_1_1cvmx__ciu__soft__prst__cn52xx.html">cvmx_ciu_soft_prst_cn52xx</a>      <a class="code" href="unioncvmx__ciu__soft__prst.html#adbb7853ac155b91647d9e2f734736667">cn63xxp1</a>;
<a name="l13965"></a><a class="code" href="unioncvmx__ciu__soft__prst.html#aa74177bc1dd995e153be28d9024d5159">13965</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__soft__prst_1_1cvmx__ciu__soft__prst__cn52xx.html">cvmx_ciu_soft_prst_cn52xx</a>      <a class="code" href="unioncvmx__ciu__soft__prst.html#aa74177bc1dd995e153be28d9024d5159">cn66xx</a>;
<a name="l13966"></a><a class="code" href="unioncvmx__ciu__soft__prst.html#a006b7e49e9e0ce5b78f3aae71954b0da">13966</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__soft__prst_1_1cvmx__ciu__soft__prst__cn52xx.html">cvmx_ciu_soft_prst_cn52xx</a>      <a class="code" href="unioncvmx__ciu__soft__prst.html#a006b7e49e9e0ce5b78f3aae71954b0da">cn68xx</a>;
<a name="l13967"></a><a class="code" href="unioncvmx__ciu__soft__prst.html#ad4073fc57e1f1566e640f2e4df68f739">13967</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__soft__prst_1_1cvmx__ciu__soft__prst__cn52xx.html">cvmx_ciu_soft_prst_cn52xx</a>      <a class="code" href="unioncvmx__ciu__soft__prst.html#ad4073fc57e1f1566e640f2e4df68f739">cn68xxp1</a>;
<a name="l13968"></a><a class="code" href="unioncvmx__ciu__soft__prst.html#ae6df24355a5fe567a792c52ef5c57e47">13968</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__soft__prst_1_1cvmx__ciu__soft__prst__cn52xx.html">cvmx_ciu_soft_prst_cn52xx</a>      <a class="code" href="unioncvmx__ciu__soft__prst.html#ae6df24355a5fe567a792c52ef5c57e47">cnf71xx</a>;
<a name="l13969"></a>13969 };
<a name="l13970"></a><a class="code" href="cvmx-ciu-defs_8h.html#aabd1735befb3b7609c407a6edad28045">13970</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__soft__prst.html" title="cvmx_ciu_soft_prst">cvmx_ciu_soft_prst</a> <a class="code" href="unioncvmx__ciu__soft__prst.html" title="cvmx_ciu_soft_prst">cvmx_ciu_soft_prst_t</a>;
<a name="l13971"></a>13971 <span class="comment"></span>
<a name="l13972"></a>13972 <span class="comment">/**</span>
<a name="l13973"></a>13973 <span class="comment"> * cvmx_ciu_soft_prst1</span>
<a name="l13974"></a>13974 <span class="comment"> */</span>
<a name="l13975"></a><a class="code" href="unioncvmx__ciu__soft__prst1.html">13975</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__soft__prst1.html" title="cvmx_ciu_soft_prst1">cvmx_ciu_soft_prst1</a> {
<a name="l13976"></a><a class="code" href="unioncvmx__ciu__soft__prst1.html#a98976d77a3095e4ec7bb3e640c5f8f42">13976</a>     uint64_t <a class="code" href="unioncvmx__ciu__soft__prst1.html#a98976d77a3095e4ec7bb3e640c5f8f42">u64</a>;
<a name="l13977"></a><a class="code" href="structcvmx__ciu__soft__prst1_1_1cvmx__ciu__soft__prst1__s.html">13977</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__soft__prst1_1_1cvmx__ciu__soft__prst1__s.html">cvmx_ciu_soft_prst1_s</a> {
<a name="l13978"></a>13978 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l13979"></a>13979 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__soft__prst1_1_1cvmx__ciu__soft__prst1__s.html#a4cc1c0dd8b2416b8f71eed2209456b51">reserved_1_63</a>                : 63;
<a name="l13980"></a>13980     uint64_t <a class="code" href="structcvmx__ciu__soft__prst1_1_1cvmx__ciu__soft__prst1__s.html#a74b39feb69b7bd85577f8c943312037f">soft_prst</a>                    : 1;  <span class="comment">/**&lt; Resets the PCIe logic in all modes, not just</span>
<a name="l13981"></a>13981 <span class="comment">                                                         RC mode. The reset value is based on the</span>
<a name="l13982"></a>13982 <span class="comment">                                                         corresponding MIO_RST_CTL[PRTMODE] CSR field:</span>
<a name="l13983"></a>13983 <span class="comment">                                                          If PRTMODE == 0, then SOFT_PRST resets to 0</span>
<a name="l13984"></a>13984 <span class="comment">                                                          If PRTMODE != 0, then SOFT_PRST resets to 1</span>
<a name="l13985"></a>13985 <span class="comment">                                                         In o61, this PRST initial value is always &apos;1&apos; as</span>
<a name="l13986"></a>13986 <span class="comment">                                                         PEM1 always running on host mode. */</span>
<a name="l13987"></a>13987 <span class="preprocessor">#else</span>
<a name="l13988"></a><a class="code" href="structcvmx__ciu__soft__prst1_1_1cvmx__ciu__soft__prst1__s.html#a74b39feb69b7bd85577f8c943312037f">13988</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__soft__prst1_1_1cvmx__ciu__soft__prst1__s.html#a74b39feb69b7bd85577f8c943312037f">soft_prst</a>                    : 1;
<a name="l13989"></a><a class="code" href="structcvmx__ciu__soft__prst1_1_1cvmx__ciu__soft__prst1__s.html#a4cc1c0dd8b2416b8f71eed2209456b51">13989</a>     uint64_t <a class="code" href="structcvmx__ciu__soft__prst1_1_1cvmx__ciu__soft__prst1__s.html#a4cc1c0dd8b2416b8f71eed2209456b51">reserved_1_63</a>                : 63;
<a name="l13990"></a>13990 <span class="preprocessor">#endif</span>
<a name="l13991"></a>13991 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__soft__prst1.html#acced24aa24f8d9dbec236f7eb7bd55b6">s</a>;
<a name="l13992"></a><a class="code" href="unioncvmx__ciu__soft__prst1.html#a9ab814cd6aac14300aab370ae192c9b5">13992</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__soft__prst1_1_1cvmx__ciu__soft__prst1__s.html">cvmx_ciu_soft_prst1_s</a>          <a class="code" href="unioncvmx__ciu__soft__prst1.html#a9ab814cd6aac14300aab370ae192c9b5">cn52xx</a>;
<a name="l13993"></a><a class="code" href="unioncvmx__ciu__soft__prst1.html#a48d2819d854079c988945e0b2c4e4513">13993</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__soft__prst1_1_1cvmx__ciu__soft__prst1__s.html">cvmx_ciu_soft_prst1_s</a>          <a class="code" href="unioncvmx__ciu__soft__prst1.html#a48d2819d854079c988945e0b2c4e4513">cn52xxp1</a>;
<a name="l13994"></a><a class="code" href="unioncvmx__ciu__soft__prst1.html#af2a18681c39e56e2bc977671290c4af4">13994</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__soft__prst1_1_1cvmx__ciu__soft__prst1__s.html">cvmx_ciu_soft_prst1_s</a>          <a class="code" href="unioncvmx__ciu__soft__prst1.html#af2a18681c39e56e2bc977671290c4af4">cn56xx</a>;
<a name="l13995"></a><a class="code" href="unioncvmx__ciu__soft__prst1.html#a93f72daec6786fb8a07e4c0e48bf46ab">13995</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__soft__prst1_1_1cvmx__ciu__soft__prst1__s.html">cvmx_ciu_soft_prst1_s</a>          <a class="code" href="unioncvmx__ciu__soft__prst1.html#a93f72daec6786fb8a07e4c0e48bf46ab">cn56xxp1</a>;
<a name="l13996"></a><a class="code" href="unioncvmx__ciu__soft__prst1.html#ad5d262cd42d2d7fe8bb879c2f787943c">13996</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__soft__prst1_1_1cvmx__ciu__soft__prst1__s.html">cvmx_ciu_soft_prst1_s</a>          <a class="code" href="unioncvmx__ciu__soft__prst1.html#ad5d262cd42d2d7fe8bb879c2f787943c">cn61xx</a>;
<a name="l13997"></a><a class="code" href="unioncvmx__ciu__soft__prst1.html#acf758d8ab1b88e33dc94e6066ae3b6fc">13997</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__soft__prst1_1_1cvmx__ciu__soft__prst1__s.html">cvmx_ciu_soft_prst1_s</a>          <a class="code" href="unioncvmx__ciu__soft__prst1.html#acf758d8ab1b88e33dc94e6066ae3b6fc">cn63xx</a>;
<a name="l13998"></a><a class="code" href="unioncvmx__ciu__soft__prst1.html#a512d3b0baa7770376cd0eb3057ad71f4">13998</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__soft__prst1_1_1cvmx__ciu__soft__prst1__s.html">cvmx_ciu_soft_prst1_s</a>          <a class="code" href="unioncvmx__ciu__soft__prst1.html#a512d3b0baa7770376cd0eb3057ad71f4">cn63xxp1</a>;
<a name="l13999"></a><a class="code" href="unioncvmx__ciu__soft__prst1.html#a193404151ddb442bd5109b548c5b2c84">13999</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__soft__prst1_1_1cvmx__ciu__soft__prst1__s.html">cvmx_ciu_soft_prst1_s</a>          <a class="code" href="unioncvmx__ciu__soft__prst1.html#a193404151ddb442bd5109b548c5b2c84">cn66xx</a>;
<a name="l14000"></a><a class="code" href="unioncvmx__ciu__soft__prst1.html#a633aaa9753536d400436a6f1a4f4ac7e">14000</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__soft__prst1_1_1cvmx__ciu__soft__prst1__s.html">cvmx_ciu_soft_prst1_s</a>          <a class="code" href="unioncvmx__ciu__soft__prst1.html#a633aaa9753536d400436a6f1a4f4ac7e">cn68xx</a>;
<a name="l14001"></a><a class="code" href="unioncvmx__ciu__soft__prst1.html#aea6682d6acd6bf181c8e2d3ef7607386">14001</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__soft__prst1_1_1cvmx__ciu__soft__prst1__s.html">cvmx_ciu_soft_prst1_s</a>          <a class="code" href="unioncvmx__ciu__soft__prst1.html#aea6682d6acd6bf181c8e2d3ef7607386">cn68xxp1</a>;
<a name="l14002"></a><a class="code" href="unioncvmx__ciu__soft__prst1.html#aa4892e1e814b83dda69bee4b5d490ce6">14002</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__soft__prst1_1_1cvmx__ciu__soft__prst1__s.html">cvmx_ciu_soft_prst1_s</a>          <a class="code" href="unioncvmx__ciu__soft__prst1.html#aa4892e1e814b83dda69bee4b5d490ce6">cnf71xx</a>;
<a name="l14003"></a>14003 };
<a name="l14004"></a><a class="code" href="cvmx-ciu-defs_8h.html#ac034bc3e25c1c6355fd5d944de497a38">14004</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__soft__prst1.html" title="cvmx_ciu_soft_prst1">cvmx_ciu_soft_prst1</a> <a class="code" href="unioncvmx__ciu__soft__prst1.html" title="cvmx_ciu_soft_prst1">cvmx_ciu_soft_prst1_t</a>;
<a name="l14005"></a>14005 <span class="comment"></span>
<a name="l14006"></a>14006 <span class="comment">/**</span>
<a name="l14007"></a>14007 <span class="comment"> * cvmx_ciu_soft_prst2</span>
<a name="l14008"></a>14008 <span class="comment"> */</span>
<a name="l14009"></a><a class="code" href="unioncvmx__ciu__soft__prst2.html">14009</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__soft__prst2.html" title="cvmx_ciu_soft_prst2">cvmx_ciu_soft_prst2</a> {
<a name="l14010"></a><a class="code" href="unioncvmx__ciu__soft__prst2.html#a0f1ebb914043bc0216bb49e90185223e">14010</a>     uint64_t <a class="code" href="unioncvmx__ciu__soft__prst2.html#a0f1ebb914043bc0216bb49e90185223e">u64</a>;
<a name="l14011"></a><a class="code" href="structcvmx__ciu__soft__prst2_1_1cvmx__ciu__soft__prst2__s.html">14011</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__soft__prst2_1_1cvmx__ciu__soft__prst2__s.html">cvmx_ciu_soft_prst2_s</a> {
<a name="l14012"></a>14012 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l14013"></a>14013 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__soft__prst2_1_1cvmx__ciu__soft__prst2__s.html#ac1d92cfb05f8589da488f551f531c0f9">reserved_1_63</a>                : 63;
<a name="l14014"></a>14014     uint64_t <a class="code" href="structcvmx__ciu__soft__prst2_1_1cvmx__ciu__soft__prst2__s.html#a6d03c0084e7645b26d41262c075cac60">soft_prst</a>                    : 1;  <span class="comment">/**&lt; Resets the      sRIO logic in all modes, not just</span>
<a name="l14015"></a>14015 <span class="comment">                                                         RC mode. The reset value is based on the</span>
<a name="l14016"></a>14016 <span class="comment">                                                         corresponding MIO_RST_CNTL[PRTMODE] CSR field:</span>
<a name="l14017"></a>14017 <span class="comment">                                                          If PRTMODE == 0, then SOFT_PRST resets to 0</span>
<a name="l14018"></a>14018 <span class="comment">                                                          If PRTMODE != 0, then SOFT_PRST resets to 1 */</span>
<a name="l14019"></a>14019 <span class="preprocessor">#else</span>
<a name="l14020"></a><a class="code" href="structcvmx__ciu__soft__prst2_1_1cvmx__ciu__soft__prst2__s.html#a6d03c0084e7645b26d41262c075cac60">14020</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__soft__prst2_1_1cvmx__ciu__soft__prst2__s.html#a6d03c0084e7645b26d41262c075cac60">soft_prst</a>                    : 1;
<a name="l14021"></a><a class="code" href="structcvmx__ciu__soft__prst2_1_1cvmx__ciu__soft__prst2__s.html#ac1d92cfb05f8589da488f551f531c0f9">14021</a>     uint64_t <a class="code" href="structcvmx__ciu__soft__prst2_1_1cvmx__ciu__soft__prst2__s.html#ac1d92cfb05f8589da488f551f531c0f9">reserved_1_63</a>                : 63;
<a name="l14022"></a>14022 <span class="preprocessor">#endif</span>
<a name="l14023"></a>14023 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__soft__prst2.html#abea965b10e0f6632026e268cffd69061">s</a>;
<a name="l14024"></a><a class="code" href="unioncvmx__ciu__soft__prst2.html#ae7b797ce086ec597f2ad0f96e347e5a3">14024</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__soft__prst2_1_1cvmx__ciu__soft__prst2__s.html">cvmx_ciu_soft_prst2_s</a>          <a class="code" href="unioncvmx__ciu__soft__prst2.html#ae7b797ce086ec597f2ad0f96e347e5a3">cn66xx</a>;
<a name="l14025"></a>14025 };
<a name="l14026"></a><a class="code" href="cvmx-ciu-defs_8h.html#a57a00a68d2b0d1f4f595597a553c26b4">14026</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__soft__prst2.html" title="cvmx_ciu_soft_prst2">cvmx_ciu_soft_prst2</a> <a class="code" href="unioncvmx__ciu__soft__prst2.html" title="cvmx_ciu_soft_prst2">cvmx_ciu_soft_prst2_t</a>;
<a name="l14027"></a>14027 <span class="comment"></span>
<a name="l14028"></a>14028 <span class="comment">/**</span>
<a name="l14029"></a>14029 <span class="comment"> * cvmx_ciu_soft_prst3</span>
<a name="l14030"></a>14030 <span class="comment"> */</span>
<a name="l14031"></a><a class="code" href="unioncvmx__ciu__soft__prst3.html">14031</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__soft__prst3.html" title="cvmx_ciu_soft_prst3">cvmx_ciu_soft_prst3</a> {
<a name="l14032"></a><a class="code" href="unioncvmx__ciu__soft__prst3.html#aa7010e71b5f7420549688dbe6c489eb7">14032</a>     uint64_t <a class="code" href="unioncvmx__ciu__soft__prst3.html#aa7010e71b5f7420549688dbe6c489eb7">u64</a>;
<a name="l14033"></a><a class="code" href="structcvmx__ciu__soft__prst3_1_1cvmx__ciu__soft__prst3__s.html">14033</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__soft__prst3_1_1cvmx__ciu__soft__prst3__s.html">cvmx_ciu_soft_prst3_s</a> {
<a name="l14034"></a>14034 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l14035"></a>14035 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__soft__prst3_1_1cvmx__ciu__soft__prst3__s.html#ae770f3814b68c217135773a5871fdec7">reserved_1_63</a>                : 63;
<a name="l14036"></a>14036     uint64_t <a class="code" href="structcvmx__ciu__soft__prst3_1_1cvmx__ciu__soft__prst3__s.html#a284f1a2ffc48b0d5f533555969d9fe6d">soft_prst</a>                    : 1;  <span class="comment">/**&lt; Resets the      sRIO logic in all modes, not just</span>
<a name="l14037"></a>14037 <span class="comment">                                                         RC mode. The reset value is based on the</span>
<a name="l14038"></a>14038 <span class="comment">                                                         corresponding MIO_RST_CNTL[PRTMODE] CSR field:</span>
<a name="l14039"></a>14039 <span class="comment">                                                          If PRTMODE == 0, then SOFT_PRST resets to 0</span>
<a name="l14040"></a>14040 <span class="comment">                                                          If PRTMODE != 0, then SOFT_PRST resets to 1 */</span>
<a name="l14041"></a>14041 <span class="preprocessor">#else</span>
<a name="l14042"></a><a class="code" href="structcvmx__ciu__soft__prst3_1_1cvmx__ciu__soft__prst3__s.html#a284f1a2ffc48b0d5f533555969d9fe6d">14042</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__soft__prst3_1_1cvmx__ciu__soft__prst3__s.html#a284f1a2ffc48b0d5f533555969d9fe6d">soft_prst</a>                    : 1;
<a name="l14043"></a><a class="code" href="structcvmx__ciu__soft__prst3_1_1cvmx__ciu__soft__prst3__s.html#ae770f3814b68c217135773a5871fdec7">14043</a>     uint64_t <a class="code" href="structcvmx__ciu__soft__prst3_1_1cvmx__ciu__soft__prst3__s.html#ae770f3814b68c217135773a5871fdec7">reserved_1_63</a>                : 63;
<a name="l14044"></a>14044 <span class="preprocessor">#endif</span>
<a name="l14045"></a>14045 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__soft__prst3.html#ac5537eaefa03dff7302a474530a47216">s</a>;
<a name="l14046"></a><a class="code" href="unioncvmx__ciu__soft__prst3.html#a0348b069b94e775e294cdc869d9a9284">14046</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__soft__prst3_1_1cvmx__ciu__soft__prst3__s.html">cvmx_ciu_soft_prst3_s</a>          <a class="code" href="unioncvmx__ciu__soft__prst3.html#a0348b069b94e775e294cdc869d9a9284">cn66xx</a>;
<a name="l14047"></a>14047 };
<a name="l14048"></a><a class="code" href="cvmx-ciu-defs_8h.html#a3aa22b1328bbb6bb0170cc18bbe35d3c">14048</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__soft__prst3.html" title="cvmx_ciu_soft_prst3">cvmx_ciu_soft_prst3</a> <a class="code" href="unioncvmx__ciu__soft__prst3.html" title="cvmx_ciu_soft_prst3">cvmx_ciu_soft_prst3_t</a>;
<a name="l14049"></a>14049 <span class="comment"></span>
<a name="l14050"></a>14050 <span class="comment">/**</span>
<a name="l14051"></a>14051 <span class="comment"> * cvmx_ciu_soft_rst</span>
<a name="l14052"></a>14052 <span class="comment"> */</span>
<a name="l14053"></a><a class="code" href="unioncvmx__ciu__soft__rst.html">14053</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__soft__rst.html" title="cvmx_ciu_soft_rst">cvmx_ciu_soft_rst</a> {
<a name="l14054"></a><a class="code" href="unioncvmx__ciu__soft__rst.html#a776cae572967f6f59ade3c97d92e0868">14054</a>     uint64_t <a class="code" href="unioncvmx__ciu__soft__rst.html#a776cae572967f6f59ade3c97d92e0868">u64</a>;
<a name="l14055"></a><a class="code" href="structcvmx__ciu__soft__rst_1_1cvmx__ciu__soft__rst__s.html">14055</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__soft__rst_1_1cvmx__ciu__soft__rst__s.html">cvmx_ciu_soft_rst_s</a> {
<a name="l14056"></a>14056 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l14057"></a>14057 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__soft__rst_1_1cvmx__ciu__soft__rst__s.html#af3d4031f8c1a2ee2f05193c7a3462781">reserved_1_63</a>                : 63;
<a name="l14058"></a>14058     uint64_t <a class="code" href="structcvmx__ciu__soft__rst_1_1cvmx__ciu__soft__rst__s.html#aee755370b747f1459a286be0bf9cbeb8">soft_rst</a>                     : 1;  <span class="comment">/**&lt; Resets Octeon</span>
<a name="l14059"></a>14059 <span class="comment">                                                         When soft reseting Octeon from a remote PCIe</span>
<a name="l14060"></a>14060 <span class="comment">                                                         host, always read CIU_SOFT_RST (and wait for</span>
<a name="l14061"></a>14061 <span class="comment">                                                         result) before writing SOFT_RST to &apos;1&apos;. */</span>
<a name="l14062"></a>14062 <span class="preprocessor">#else</span>
<a name="l14063"></a><a class="code" href="structcvmx__ciu__soft__rst_1_1cvmx__ciu__soft__rst__s.html#aee755370b747f1459a286be0bf9cbeb8">14063</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__soft__rst_1_1cvmx__ciu__soft__rst__s.html#aee755370b747f1459a286be0bf9cbeb8">soft_rst</a>                     : 1;
<a name="l14064"></a><a class="code" href="structcvmx__ciu__soft__rst_1_1cvmx__ciu__soft__rst__s.html#af3d4031f8c1a2ee2f05193c7a3462781">14064</a>     uint64_t <a class="code" href="structcvmx__ciu__soft__rst_1_1cvmx__ciu__soft__rst__s.html#af3d4031f8c1a2ee2f05193c7a3462781">reserved_1_63</a>                : 63;
<a name="l14065"></a>14065 <span class="preprocessor">#endif</span>
<a name="l14066"></a>14066 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__soft__rst.html#a969397eaa0a62408cb92adaae1b49983">s</a>;
<a name="l14067"></a><a class="code" href="unioncvmx__ciu__soft__rst.html#a35d3e7a54ce4131d77f4440ade0ce551">14067</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__soft__rst_1_1cvmx__ciu__soft__rst__s.html">cvmx_ciu_soft_rst_s</a>            <a class="code" href="unioncvmx__ciu__soft__rst.html#a35d3e7a54ce4131d77f4440ade0ce551">cn30xx</a>;
<a name="l14068"></a><a class="code" href="unioncvmx__ciu__soft__rst.html#a27d9cc3c878e2ab13ff2375c7d4e09b7">14068</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__soft__rst_1_1cvmx__ciu__soft__rst__s.html">cvmx_ciu_soft_rst_s</a>            <a class="code" href="unioncvmx__ciu__soft__rst.html#a27d9cc3c878e2ab13ff2375c7d4e09b7">cn31xx</a>;
<a name="l14069"></a><a class="code" href="unioncvmx__ciu__soft__rst.html#a10ad17918dab9ad9f1f383e0ecf90e8a">14069</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__soft__rst_1_1cvmx__ciu__soft__rst__s.html">cvmx_ciu_soft_rst_s</a>            <a class="code" href="unioncvmx__ciu__soft__rst.html#a10ad17918dab9ad9f1f383e0ecf90e8a">cn38xx</a>;
<a name="l14070"></a><a class="code" href="unioncvmx__ciu__soft__rst.html#ac79d73048a2beab67728afffe168636f">14070</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__soft__rst_1_1cvmx__ciu__soft__rst__s.html">cvmx_ciu_soft_rst_s</a>            <a class="code" href="unioncvmx__ciu__soft__rst.html#ac79d73048a2beab67728afffe168636f">cn38xxp2</a>;
<a name="l14071"></a><a class="code" href="unioncvmx__ciu__soft__rst.html#afffc5961be07db1d5210adf2f5e78e93">14071</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__soft__rst_1_1cvmx__ciu__soft__rst__s.html">cvmx_ciu_soft_rst_s</a>            <a class="code" href="unioncvmx__ciu__soft__rst.html#afffc5961be07db1d5210adf2f5e78e93">cn50xx</a>;
<a name="l14072"></a><a class="code" href="unioncvmx__ciu__soft__rst.html#a3f4845f85e62254450f841f8b9418b2f">14072</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__soft__rst_1_1cvmx__ciu__soft__rst__s.html">cvmx_ciu_soft_rst_s</a>            <a class="code" href="unioncvmx__ciu__soft__rst.html#a3f4845f85e62254450f841f8b9418b2f">cn52xx</a>;
<a name="l14073"></a><a class="code" href="unioncvmx__ciu__soft__rst.html#ad428752f98c9339575c6b531d09f318e">14073</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__soft__rst_1_1cvmx__ciu__soft__rst__s.html">cvmx_ciu_soft_rst_s</a>            <a class="code" href="unioncvmx__ciu__soft__rst.html#ad428752f98c9339575c6b531d09f318e">cn52xxp1</a>;
<a name="l14074"></a><a class="code" href="unioncvmx__ciu__soft__rst.html#a3e0d916b1116021ea56ebda49d5d8b30">14074</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__soft__rst_1_1cvmx__ciu__soft__rst__s.html">cvmx_ciu_soft_rst_s</a>            <a class="code" href="unioncvmx__ciu__soft__rst.html#a3e0d916b1116021ea56ebda49d5d8b30">cn56xx</a>;
<a name="l14075"></a><a class="code" href="unioncvmx__ciu__soft__rst.html#ac96f8337ab3dbed0b236f0f5811f20ec">14075</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__soft__rst_1_1cvmx__ciu__soft__rst__s.html">cvmx_ciu_soft_rst_s</a>            <a class="code" href="unioncvmx__ciu__soft__rst.html#ac96f8337ab3dbed0b236f0f5811f20ec">cn56xxp1</a>;
<a name="l14076"></a><a class="code" href="unioncvmx__ciu__soft__rst.html#abc98954ac865ae6f7499e1ea8af85173">14076</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__soft__rst_1_1cvmx__ciu__soft__rst__s.html">cvmx_ciu_soft_rst_s</a>            <a class="code" href="unioncvmx__ciu__soft__rst.html#abc98954ac865ae6f7499e1ea8af85173">cn58xx</a>;
<a name="l14077"></a><a class="code" href="unioncvmx__ciu__soft__rst.html#a02f3d65ca477c260dab3e553232f6326">14077</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__soft__rst_1_1cvmx__ciu__soft__rst__s.html">cvmx_ciu_soft_rst_s</a>            <a class="code" href="unioncvmx__ciu__soft__rst.html#a02f3d65ca477c260dab3e553232f6326">cn58xxp1</a>;
<a name="l14078"></a><a class="code" href="unioncvmx__ciu__soft__rst.html#a3327342e7d81d8c78afa98e873853199">14078</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__soft__rst_1_1cvmx__ciu__soft__rst__s.html">cvmx_ciu_soft_rst_s</a>            <a class="code" href="unioncvmx__ciu__soft__rst.html#a3327342e7d81d8c78afa98e873853199">cn61xx</a>;
<a name="l14079"></a><a class="code" href="unioncvmx__ciu__soft__rst.html#ad00efc10b6a1685154807bd4227ca7c7">14079</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__soft__rst_1_1cvmx__ciu__soft__rst__s.html">cvmx_ciu_soft_rst_s</a>            <a class="code" href="unioncvmx__ciu__soft__rst.html#ad00efc10b6a1685154807bd4227ca7c7">cn63xx</a>;
<a name="l14080"></a><a class="code" href="unioncvmx__ciu__soft__rst.html#a8810a7c764decb4d02fda16a656f4844">14080</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__soft__rst_1_1cvmx__ciu__soft__rst__s.html">cvmx_ciu_soft_rst_s</a>            <a class="code" href="unioncvmx__ciu__soft__rst.html#a8810a7c764decb4d02fda16a656f4844">cn63xxp1</a>;
<a name="l14081"></a><a class="code" href="unioncvmx__ciu__soft__rst.html#a6a8a2ae8b64b5d94538befb413fa3c1f">14081</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__soft__rst_1_1cvmx__ciu__soft__rst__s.html">cvmx_ciu_soft_rst_s</a>            <a class="code" href="unioncvmx__ciu__soft__rst.html#a6a8a2ae8b64b5d94538befb413fa3c1f">cn66xx</a>;
<a name="l14082"></a><a class="code" href="unioncvmx__ciu__soft__rst.html#ac2393c276fe524921ccf0b77a3e9185d">14082</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__soft__rst_1_1cvmx__ciu__soft__rst__s.html">cvmx_ciu_soft_rst_s</a>            <a class="code" href="unioncvmx__ciu__soft__rst.html#ac2393c276fe524921ccf0b77a3e9185d">cn68xx</a>;
<a name="l14083"></a><a class="code" href="unioncvmx__ciu__soft__rst.html#a816a5dd2ef217af829063e802186ab40">14083</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__soft__rst_1_1cvmx__ciu__soft__rst__s.html">cvmx_ciu_soft_rst_s</a>            <a class="code" href="unioncvmx__ciu__soft__rst.html#a816a5dd2ef217af829063e802186ab40">cn68xxp1</a>;
<a name="l14084"></a><a class="code" href="unioncvmx__ciu__soft__rst.html#a137de92076eab25c276c87aa257c6ddd">14084</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__soft__rst_1_1cvmx__ciu__soft__rst__s.html">cvmx_ciu_soft_rst_s</a>            <a class="code" href="unioncvmx__ciu__soft__rst.html#a137de92076eab25c276c87aa257c6ddd">cnf71xx</a>;
<a name="l14085"></a>14085 };
<a name="l14086"></a><a class="code" href="cvmx-ciu-defs_8h.html#ab5b09285a8e3105a6d1bc36b6635c34b">14086</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__soft__rst.html" title="cvmx_ciu_soft_rst">cvmx_ciu_soft_rst</a> <a class="code" href="unioncvmx__ciu__soft__rst.html" title="cvmx_ciu_soft_rst">cvmx_ciu_soft_rst_t</a>;
<a name="l14087"></a>14087 <span class="comment"></span>
<a name="l14088"></a>14088 <span class="comment">/**</span>
<a name="l14089"></a>14089 <span class="comment"> * cvmx_ciu_sum1_io#_int</span>
<a name="l14090"></a>14090 <span class="comment"> *</span>
<a name="l14091"></a>14091 <span class="comment"> * CIU_SUM1_IO0_INT is for PEM0, CIU_SUM1_IO1_INT is reserved.</span>
<a name="l14092"></a>14092 <span class="comment"> *</span>
<a name="l14093"></a>14093 <span class="comment"> */</span>
<a name="l14094"></a><a class="code" href="unioncvmx__ciu__sum1__iox__int.html">14094</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__sum1__iox__int.html" title="cvmx_ciu_sum1_io::_int">cvmx_ciu_sum1_iox_int</a> {
<a name="l14095"></a><a class="code" href="unioncvmx__ciu__sum1__iox__int.html#ad84a619578f3a4d13dc521eb7caa80ad">14095</a>     uint64_t <a class="code" href="unioncvmx__ciu__sum1__iox__int.html#ad84a619578f3a4d13dc521eb7caa80ad">u64</a>;
<a name="l14096"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html">14096</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html">cvmx_ciu_sum1_iox_int_s</a> {
<a name="l14097"></a>14097 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l14098"></a>14098 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#a6737932a8f1cb3bb6b8758447757855d">rst</a>                          : 1;  <span class="comment">/**&lt; MIO RST interrupt</span>
<a name="l14099"></a>14099 <span class="comment">                                                         See MIO_RST_INT */</span>
<a name="l14100"></a>14100     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#a3f157760509a6615a6555fd3fc1da047">reserved_62_62</a>               : 1;
<a name="l14101"></a>14101     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#a4f6248f2a89914b19747605bbb8a0c97">srio3</a>                        : 1;  <span class="comment">/**&lt; SRIO3 interrupt</span>
<a name="l14102"></a>14102 <span class="comment">                                                         See SRIO3_INT_REG, SRIO3_INT2_REG */</span>
<a name="l14103"></a>14103     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#a00fcc7a89bc5ffeb900d3c51f7680839">srio2</a>                        : 1;  <span class="comment">/**&lt; SRIO2 interrupt</span>
<a name="l14104"></a>14104 <span class="comment">                                                         See SRIO2_INT_REG, SRIO2_INT2_REG */</span>
<a name="l14105"></a>14105     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#ad3f07af34425f14b113697ceae49be77">reserved_57_59</a>               : 3;
<a name="l14106"></a>14106     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#a5e778e964f612a30404dfdd18d1d0ab1">dfm</a>                          : 1;  <span class="comment">/**&lt; DFM Interrupt</span>
<a name="l14107"></a>14107 <span class="comment">                                                         See DFM_FNT_STAT */</span>
<a name="l14108"></a>14108     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#a33acdab3c1f1d9879c3aa67b7c77e3cc">reserved_53_55</a>               : 3;
<a name="l14109"></a>14109     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#aefabfa9626f7d2a5ebb6879f15acbbff">lmc0</a>                         : 1;  <span class="comment">/**&lt; LMC0 interrupt</span>
<a name="l14110"></a>14110 <span class="comment">                                                         See LMC0_INT */</span>
<a name="l14111"></a>14111     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#af44e98de109f21f797fa30b55409684e">reserved_50_51</a>               : 2;
<a name="l14112"></a>14112     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#a520927af85df28e130b043a10448ff43">pem1</a>                         : 1;  <span class="comment">/**&lt; PEM1 interrupt</span>
<a name="l14113"></a>14113 <span class="comment">                                                         See PEM1_INT_SUM (enabled by PEM1_INT_ENB) */</span>
<a name="l14114"></a>14114     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#afe238e147a7ec4a783cf3259c2f02728">pem0</a>                         : 1;  <span class="comment">/**&lt; PEM0 interrupt</span>
<a name="l14115"></a>14115 <span class="comment">                                                         See PEM0_INT_SUM (enabled by PEM0_INT_ENB) */</span>
<a name="l14116"></a>14116     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#aa56bc2e2b8ae6e18a76106b9a2aefed8">ptp</a>                          : 1;  <span class="comment">/**&lt; PTP interrupt</span>
<a name="l14117"></a>14117 <span class="comment">                                                         Set when HW decrements MIO_PTP_EVT_CNT to zero */</span>
<a name="l14118"></a>14118     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#a41f8262d2686b7fcf8ad5b0f29d80c29">agl</a>                          : 1;  <span class="comment">/**&lt; AGL interrupt</span>
<a name="l14119"></a>14119 <span class="comment">                                                         See AGL_GMX_RX*_INT_REG, AGL_GMX_TX_INT_REG */</span>
<a name="l14120"></a>14120     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#af8c357bb6f77f4cbe895d7e0208aa86b">reserved_41_45</a>               : 5;
<a name="l14121"></a>14121     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#acc3a8ee3972e813429bbe36a07c8d2c1">dpi_dma</a>                      : 1;  <span class="comment">/**&lt; DPI DMA instruction completion  interrupt</span>
<a name="l14122"></a>14122 <span class="comment">                                                         TBD, See DPI DMA instruction completion */</span>
<a name="l14123"></a>14123     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#a6bbb7bf7ea6da65df8859499822d74d7">reserved_38_39</a>               : 2;
<a name="l14124"></a>14124     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#ae6b463ea196a4ee76fb9cbe7bebbc177">agx1</a>                         : 1;  <span class="comment">/**&lt; GMX1 interrupt</span>
<a name="l14125"></a>14125 <span class="comment">                                                         See GMX1_RX*_INT_REG, GMX1_TX_INT_REG,</span>
<a name="l14126"></a>14126 <span class="comment">                                                         PCS1_INT*_REG, PCSX1_INT_REG */</span>
<a name="l14127"></a>14127     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#a88bbdc10bf945b1ea39d11c4114e99aa">agx0</a>                         : 1;  <span class="comment">/**&lt; GMX0 interrupt</span>
<a name="l14128"></a>14128 <span class="comment">                                                         See GMX0_RX*_INT_REG, GMX0_TX_INT_REG,</span>
<a name="l14129"></a>14129 <span class="comment">                                                         PCS0_INT*_REG, PCSX0_INT_REG */</span>
<a name="l14130"></a>14130     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#a357eb6c14062b54494a9f96762e6a4d3">dpi</a>                          : 1;  <span class="comment">/**&lt; DPI interrupt</span>
<a name="l14131"></a>14131 <span class="comment">                                                         See DPI_INT_REG */</span>
<a name="l14132"></a>14132     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#a066df71929f02ebb37efe57fcf56d8a3">sli</a>                          : 1;  <span class="comment">/**&lt; SLI interrupt</span>
<a name="l14133"></a>14133 <span class="comment">                                                         See SLI_INT_SUM (enabled by SLI_INT_ENB_CIU) */</span>
<a name="l14134"></a>14134     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#a95b6feece581993eff01e7d369102e50">usb</a>                          : 1;  <span class="comment">/**&lt; USB UCTL0 interrupt</span>
<a name="l14135"></a>14135 <span class="comment">                                                         See UCTL0_INT_REG */</span>
<a name="l14136"></a>14136     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#ad8ed59bfb0d7460b4b6ab1e4be23cbd5">dfa</a>                          : 1;  <span class="comment">/**&lt; DFA interrupt</span>
<a name="l14137"></a>14137 <span class="comment">                                                         See DFA_ERROR */</span>
<a name="l14138"></a>14138     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#a2c57fabcb97632bec3f55636866417c9">key</a>                          : 1;  <span class="comment">/**&lt; KEY interrupt</span>
<a name="l14139"></a>14139 <span class="comment">                                                         See KEY_INT_SUM */</span>
<a name="l14140"></a>14140     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#af2247e303b9ae04c08a3b585e9ce9ac3">rad</a>                          : 1;  <span class="comment">/**&lt; RAD interrupt</span>
<a name="l14141"></a>14141 <span class="comment">                                                         See RAD_REG_ERROR */</span>
<a name="l14142"></a>14142     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#a5a07f46aab800ff61bd2aa4e1fe7a020">tim</a>                          : 1;  <span class="comment">/**&lt; TIM interrupt</span>
<a name="l14143"></a>14143 <span class="comment">                                                         See TIM_REG_ERROR */</span>
<a name="l14144"></a>14144     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#a330519192095c6a4585c3959936f2d92">zip</a>                          : 1;  <span class="comment">/**&lt; ZIP interrupt</span>
<a name="l14145"></a>14145 <span class="comment">                                                         See ZIP_ERROR */</span>
<a name="l14146"></a>14146     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#a7bd7d37644b6b8a07d9bbf366249d06b">pko</a>                          : 1;  <span class="comment">/**&lt; PKO interrupt</span>
<a name="l14147"></a>14147 <span class="comment">                                                         See PKO_REG_ERROR */</span>
<a name="l14148"></a>14148     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#ada68cbfd92a6c7912b6bf4480cb32bca">pip</a>                          : 1;  <span class="comment">/**&lt; PIP interrupt</span>
<a name="l14149"></a>14149 <span class="comment">                                                         See PIP_INT_REG */</span>
<a name="l14150"></a>14150     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#a1e0e03605bdb529473702ffcc70f49fb">ipd</a>                          : 1;  <span class="comment">/**&lt; IPD interrupt</span>
<a name="l14151"></a>14151 <span class="comment">                                                         See IPD_INT_SUM */</span>
<a name="l14152"></a>14152     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#abc7d22122c994d37b73427ee0d2a8daa">l2c</a>                          : 1;  <span class="comment">/**&lt; L2C interrupt</span>
<a name="l14153"></a>14153 <span class="comment">                                                         See L2C_INT_REG */</span>
<a name="l14154"></a>14154     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#a0497b77170997a6d81c0cc2da8b591b1">pow</a>                          : 1;  <span class="comment">/**&lt; POW err interrupt</span>
<a name="l14155"></a>14155 <span class="comment">                                                         See POW_ECC_ERR */</span>
<a name="l14156"></a>14156     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#abd0996dce4941997afe65419968b0811">fpa</a>                          : 1;  <span class="comment">/**&lt; FPA interrupt</span>
<a name="l14157"></a>14157 <span class="comment">                                                         See FPA_INT_SUM */</span>
<a name="l14158"></a>14158     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#aae5d845326a6a9c5ecf07d59a9905c4c">iob</a>                          : 1;  <span class="comment">/**&lt; IOB interrupt</span>
<a name="l14159"></a>14159 <span class="comment">                                                         See IOB_INT_SUM */</span>
<a name="l14160"></a>14160     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#a4d648b9f27591dda4c9bec9ec306fa16">mio</a>                          : 1;  <span class="comment">/**&lt; MIO boot interrupt</span>
<a name="l14161"></a>14161 <span class="comment">                                                         See MIO_BOOT_ERR */</span>
<a name="l14162"></a>14162     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#afe9c67a61652a2447819a2391d2220e0">nand</a>                         : 1;  <span class="comment">/**&lt; EMMC Flash Controller interrupt</span>
<a name="l14163"></a>14163 <span class="comment">                                                         See EMMC interrupt */</span>
<a name="l14164"></a>14164     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#aa2243d2b9263501be6ed224936a13569">mii1</a>                         : 1;  <span class="comment">/**&lt; RGMII/MII/MIX Interface 1 Interrupt</span>
<a name="l14165"></a>14165 <span class="comment">                                                         See MIX1_ISR */</span>
<a name="l14166"></a>14166     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#ab1469f6ed487aed514475809740d0bab">usb1</a>                         : 1;  <span class="comment">/**&lt; USBDRD1 interrupt.  Value equals ((CIU_CIB_USBDRD(1)_RAW &amp; CIU_CIB_USBDRD(1)_EN) != 0).</span>
<a name="l14167"></a>14167 <span class="comment">                                                         See CIU_CIB_USBDRD(1)_RAW and CIU_CIB_USBDRD(1)_EN. */</span>
<a name="l14168"></a>14168     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#ad83126099273588aa0057e834a21bc0d">reserved_10_16</a>               : 7;
<a name="l14169"></a>14169     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#a11f83606aa199325db5354cb7ffb4f8b">wdog</a>                         : 10; <span class="comment">/**&lt; Per PP watchdog interrupts */</span>
<a name="l14170"></a>14170 <span class="preprocessor">#else</span>
<a name="l14171"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#a11f83606aa199325db5354cb7ffb4f8b">14171</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#a11f83606aa199325db5354cb7ffb4f8b">wdog</a>                         : 10;
<a name="l14172"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#ad83126099273588aa0057e834a21bc0d">14172</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#ad83126099273588aa0057e834a21bc0d">reserved_10_16</a>               : 7;
<a name="l14173"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#ab1469f6ed487aed514475809740d0bab">14173</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#ab1469f6ed487aed514475809740d0bab">usb1</a>                         : 1;
<a name="l14174"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#aa2243d2b9263501be6ed224936a13569">14174</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#aa2243d2b9263501be6ed224936a13569">mii1</a>                         : 1;
<a name="l14175"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#afe9c67a61652a2447819a2391d2220e0">14175</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#afe9c67a61652a2447819a2391d2220e0">nand</a>                         : 1;
<a name="l14176"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#a4d648b9f27591dda4c9bec9ec306fa16">14176</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#a4d648b9f27591dda4c9bec9ec306fa16">mio</a>                          : 1;
<a name="l14177"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#aae5d845326a6a9c5ecf07d59a9905c4c">14177</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#aae5d845326a6a9c5ecf07d59a9905c4c">iob</a>                          : 1;
<a name="l14178"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#abd0996dce4941997afe65419968b0811">14178</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#abd0996dce4941997afe65419968b0811">fpa</a>                          : 1;
<a name="l14179"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#a0497b77170997a6d81c0cc2da8b591b1">14179</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#a0497b77170997a6d81c0cc2da8b591b1">pow</a>                          : 1;
<a name="l14180"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#abc7d22122c994d37b73427ee0d2a8daa">14180</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#abc7d22122c994d37b73427ee0d2a8daa">l2c</a>                          : 1;
<a name="l14181"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#a1e0e03605bdb529473702ffcc70f49fb">14181</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#a1e0e03605bdb529473702ffcc70f49fb">ipd</a>                          : 1;
<a name="l14182"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#ada68cbfd92a6c7912b6bf4480cb32bca">14182</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#ada68cbfd92a6c7912b6bf4480cb32bca">pip</a>                          : 1;
<a name="l14183"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#a7bd7d37644b6b8a07d9bbf366249d06b">14183</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#a7bd7d37644b6b8a07d9bbf366249d06b">pko</a>                          : 1;
<a name="l14184"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#a330519192095c6a4585c3959936f2d92">14184</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#a330519192095c6a4585c3959936f2d92">zip</a>                          : 1;
<a name="l14185"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#a5a07f46aab800ff61bd2aa4e1fe7a020">14185</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#a5a07f46aab800ff61bd2aa4e1fe7a020">tim</a>                          : 1;
<a name="l14186"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#af2247e303b9ae04c08a3b585e9ce9ac3">14186</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#af2247e303b9ae04c08a3b585e9ce9ac3">rad</a>                          : 1;
<a name="l14187"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#a2c57fabcb97632bec3f55636866417c9">14187</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#a2c57fabcb97632bec3f55636866417c9">key</a>                          : 1;
<a name="l14188"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#ad8ed59bfb0d7460b4b6ab1e4be23cbd5">14188</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#ad8ed59bfb0d7460b4b6ab1e4be23cbd5">dfa</a>                          : 1;
<a name="l14189"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#a95b6feece581993eff01e7d369102e50">14189</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#a95b6feece581993eff01e7d369102e50">usb</a>                          : 1;
<a name="l14190"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#a066df71929f02ebb37efe57fcf56d8a3">14190</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#a066df71929f02ebb37efe57fcf56d8a3">sli</a>                          : 1;
<a name="l14191"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#a357eb6c14062b54494a9f96762e6a4d3">14191</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#a357eb6c14062b54494a9f96762e6a4d3">dpi</a>                          : 1;
<a name="l14192"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#a88bbdc10bf945b1ea39d11c4114e99aa">14192</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#a88bbdc10bf945b1ea39d11c4114e99aa">agx0</a>                         : 1;
<a name="l14193"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#ae6b463ea196a4ee76fb9cbe7bebbc177">14193</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#ae6b463ea196a4ee76fb9cbe7bebbc177">agx1</a>                         : 1;
<a name="l14194"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#a6bbb7bf7ea6da65df8859499822d74d7">14194</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#a6bbb7bf7ea6da65df8859499822d74d7">reserved_38_39</a>               : 2;
<a name="l14195"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#acc3a8ee3972e813429bbe36a07c8d2c1">14195</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#acc3a8ee3972e813429bbe36a07c8d2c1">dpi_dma</a>                      : 1;
<a name="l14196"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#af8c357bb6f77f4cbe895d7e0208aa86b">14196</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#af8c357bb6f77f4cbe895d7e0208aa86b">reserved_41_45</a>               : 5;
<a name="l14197"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#a41f8262d2686b7fcf8ad5b0f29d80c29">14197</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#a41f8262d2686b7fcf8ad5b0f29d80c29">agl</a>                          : 1;
<a name="l14198"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#aa56bc2e2b8ae6e18a76106b9a2aefed8">14198</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#aa56bc2e2b8ae6e18a76106b9a2aefed8">ptp</a>                          : 1;
<a name="l14199"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#afe238e147a7ec4a783cf3259c2f02728">14199</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#afe238e147a7ec4a783cf3259c2f02728">pem0</a>                         : 1;
<a name="l14200"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#a520927af85df28e130b043a10448ff43">14200</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#a520927af85df28e130b043a10448ff43">pem1</a>                         : 1;
<a name="l14201"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#af44e98de109f21f797fa30b55409684e">14201</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#af44e98de109f21f797fa30b55409684e">reserved_50_51</a>               : 2;
<a name="l14202"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#aefabfa9626f7d2a5ebb6879f15acbbff">14202</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#aefabfa9626f7d2a5ebb6879f15acbbff">lmc0</a>                         : 1;
<a name="l14203"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#a33acdab3c1f1d9879c3aa67b7c77e3cc">14203</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#a33acdab3c1f1d9879c3aa67b7c77e3cc">reserved_53_55</a>               : 3;
<a name="l14204"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#a5e778e964f612a30404dfdd18d1d0ab1">14204</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#a5e778e964f612a30404dfdd18d1d0ab1">dfm</a>                          : 1;
<a name="l14205"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#ad3f07af34425f14b113697ceae49be77">14205</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#ad3f07af34425f14b113697ceae49be77">reserved_57_59</a>               : 3;
<a name="l14206"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#a00fcc7a89bc5ffeb900d3c51f7680839">14206</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#a00fcc7a89bc5ffeb900d3c51f7680839">srio2</a>                        : 1;
<a name="l14207"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#a4f6248f2a89914b19747605bbb8a0c97">14207</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#a4f6248f2a89914b19747605bbb8a0c97">srio3</a>                        : 1;
<a name="l14208"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#a3f157760509a6615a6555fd3fc1da047">14208</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#a3f157760509a6615a6555fd3fc1da047">reserved_62_62</a>               : 1;
<a name="l14209"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#a6737932a8f1cb3bb6b8758447757855d">14209</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__s.html#a6737932a8f1cb3bb6b8758447757855d">rst</a>                          : 1;
<a name="l14210"></a>14210 <span class="preprocessor">#endif</span>
<a name="l14211"></a>14211 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__sum1__iox__int.html#a616769c0527434f966c873c55d7fd682">s</a>;
<a name="l14212"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html">14212</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html">cvmx_ciu_sum1_iox_int_cn61xx</a> {
<a name="l14213"></a>14213 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l14214"></a>14214 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#a0c2da26d81b346fc9f46f01648e55fc9">rst</a>                          : 1;  <span class="comment">/**&lt; MIO RST interrupt</span>
<a name="l14215"></a>14215 <span class="comment">                                                         See MIO_RST_INT */</span>
<a name="l14216"></a>14216     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#a91f12fbcfc3ab69d7a82b1b879390540">reserved_53_62</a>               : 10;
<a name="l14217"></a>14217     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#a3767373878991abc5e575c77044aea78">lmc0</a>                         : 1;  <span class="comment">/**&lt; LMC0 interrupt</span>
<a name="l14218"></a>14218 <span class="comment">                                                         See LMC0_INT */</span>
<a name="l14219"></a>14219     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#acc46f4a81739f9b4d89904e6edd87c07">reserved_50_51</a>               : 2;
<a name="l14220"></a>14220     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#ad454c7f8af6a520c488f7742e92c84e0">pem1</a>                         : 1;  <span class="comment">/**&lt; PEM1 interrupt</span>
<a name="l14221"></a>14221 <span class="comment">                                                         See PEM1_INT_SUM (enabled by PEM1_INT_ENB) */</span>
<a name="l14222"></a>14222     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#a92d51d3ada3c75f3c7aaa8e4a8e7f426">pem0</a>                         : 1;  <span class="comment">/**&lt; PEM0 interrupt</span>
<a name="l14223"></a>14223 <span class="comment">                                                         See PEM0_INT_SUM (enabled by PEM0_INT_ENB) */</span>
<a name="l14224"></a>14224     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#aa536d9f70934e77a81dc3ec8e2b7d080">ptp</a>                          : 1;  <span class="comment">/**&lt; PTP interrupt</span>
<a name="l14225"></a>14225 <span class="comment">                                                         Set when HW decrements MIO_PTP_EVT_CNT to zero */</span>
<a name="l14226"></a>14226     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#a9e50ef3390809756c11711958f7195cb">agl</a>                          : 1;  <span class="comment">/**&lt; AGL interrupt</span>
<a name="l14227"></a>14227 <span class="comment">                                                         See AGL_GMX_RX*_INT_REG, AGL_GMX_TX_INT_REG */</span>
<a name="l14228"></a>14228     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#a76517bca73e5f25eaf9169bdbd7c09ad">reserved_41_45</a>               : 5;
<a name="l14229"></a>14229     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#ad19e358cc852419cbba70efa2dd49527">dpi_dma</a>                      : 1;  <span class="comment">/**&lt; DPI DMA instruction completion  interrupt</span>
<a name="l14230"></a>14230 <span class="comment">                                                         TBD, See DPI DMA instruction completion */</span>
<a name="l14231"></a>14231     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#a548b32c7761d12cf63a76e6590e0f2b0">reserved_38_39</a>               : 2;
<a name="l14232"></a>14232     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#a8d446b4746d03718e832d19b41cd7df5">agx1</a>                         : 1;  <span class="comment">/**&lt; GMX1 interrupt</span>
<a name="l14233"></a>14233 <span class="comment">                                                         See GMX1_RX*_INT_REG, GMX1_TX_INT_REG,</span>
<a name="l14234"></a>14234 <span class="comment">                                                         PCS1_INT*_REG, PCSX1_INT_REG */</span>
<a name="l14235"></a>14235     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#a1e437beb1f02d6b44cc40921e56ff3ad">agx0</a>                         : 1;  <span class="comment">/**&lt; GMX0 interrupt</span>
<a name="l14236"></a>14236 <span class="comment">                                                         See GMX0_RX*_INT_REG, GMX0_TX_INT_REG,</span>
<a name="l14237"></a>14237 <span class="comment">                                                         PCS0_INT*_REG, PCSX0_INT_REG */</span>
<a name="l14238"></a>14238     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#abc32ad51c7c0e7311870becd78433349">dpi</a>                          : 1;  <span class="comment">/**&lt; DPI interrupt</span>
<a name="l14239"></a>14239 <span class="comment">                                                         See DPI_INT_REG */</span>
<a name="l14240"></a>14240     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#a4c88f179cb41655b830a17e01d45e63f">sli</a>                          : 1;  <span class="comment">/**&lt; SLI interrupt</span>
<a name="l14241"></a>14241 <span class="comment">                                                         See SLI_INT_SUM (enabled by SLI_INT_ENB_CIU) */</span>
<a name="l14242"></a>14242     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#ad971f686e3a6a17fecfb7d4f45a84582">usb</a>                          : 1;  <span class="comment">/**&lt; USB UCTL0 interrupt</span>
<a name="l14243"></a>14243 <span class="comment">                                                         See UCTL0_INT_REG */</span>
<a name="l14244"></a>14244     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#a1366a6356faf4522a440c4df39c368b6">dfa</a>                          : 1;  <span class="comment">/**&lt; DFA interrupt</span>
<a name="l14245"></a>14245 <span class="comment">                                                         See DFA_ERROR */</span>
<a name="l14246"></a>14246     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#a7d65b30d8c0d64e721e0d000ba941a2f">key</a>                          : 1;  <span class="comment">/**&lt; KEY interrupt</span>
<a name="l14247"></a>14247 <span class="comment">                                                         See KEY_INT_SUM */</span>
<a name="l14248"></a>14248     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#adf0b5a181f48b727aa89f54c4cd28005">rad</a>                          : 1;  <span class="comment">/**&lt; RAD interrupt</span>
<a name="l14249"></a>14249 <span class="comment">                                                         See RAD_REG_ERROR */</span>
<a name="l14250"></a>14250     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#ac491b79398d4dbba836ba7cf9cbf955a">tim</a>                          : 1;  <span class="comment">/**&lt; TIM interrupt</span>
<a name="l14251"></a>14251 <span class="comment">                                                         See TIM_REG_ERROR */</span>
<a name="l14252"></a>14252     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#a83807dbf760684e0c2631add0a9b3575">zip</a>                          : 1;  <span class="comment">/**&lt; ZIP interrupt</span>
<a name="l14253"></a>14253 <span class="comment">                                                         See ZIP_ERROR */</span>
<a name="l14254"></a>14254     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#af87848a3143ce44bab0812a116e0c84b">pko</a>                          : 1;  <span class="comment">/**&lt; PKO interrupt</span>
<a name="l14255"></a>14255 <span class="comment">                                                         See PKO_REG_ERROR */</span>
<a name="l14256"></a>14256     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#a1bb565dcaff9595084b37e0c0bb8fce6">pip</a>                          : 1;  <span class="comment">/**&lt; PIP interrupt</span>
<a name="l14257"></a>14257 <span class="comment">                                                         See PIP_INT_REG */</span>
<a name="l14258"></a>14258     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#a6641033cb485a77b4eccd08e496a5734">ipd</a>                          : 1;  <span class="comment">/**&lt; IPD interrupt</span>
<a name="l14259"></a>14259 <span class="comment">                                                         See IPD_INT_SUM */</span>
<a name="l14260"></a>14260     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#ad3a0cce2dbdfd25dd6f4f99f0475505c">l2c</a>                          : 1;  <span class="comment">/**&lt; L2C interrupt</span>
<a name="l14261"></a>14261 <span class="comment">                                                         See L2C_INT_REG */</span>
<a name="l14262"></a>14262     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#a9cb10e72b4b4b57d3a5983fb8590f599">pow</a>                          : 1;  <span class="comment">/**&lt; POW err interrupt</span>
<a name="l14263"></a>14263 <span class="comment">                                                         See POW_ECC_ERR */</span>
<a name="l14264"></a>14264     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#a9ad5fe888ca13a37f081050e715e34af">fpa</a>                          : 1;  <span class="comment">/**&lt; FPA interrupt</span>
<a name="l14265"></a>14265 <span class="comment">                                                         See FPA_INT_SUM */</span>
<a name="l14266"></a>14266     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#a2c910059e4964ca4137adb20e7a959ef">iob</a>                          : 1;  <span class="comment">/**&lt; IOB interrupt</span>
<a name="l14267"></a>14267 <span class="comment">                                                         See IOB_INT_SUM */</span>
<a name="l14268"></a>14268     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#a30154d3451df650a4ad6cf17bc3ddc18">mio</a>                          : 1;  <span class="comment">/**&lt; MIO boot interrupt</span>
<a name="l14269"></a>14269 <span class="comment">                                                         See MIO_BOOT_ERR */</span>
<a name="l14270"></a>14270     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#a37487b1c53959a9a5ffb492797afdb3d">nand</a>                         : 1;  <span class="comment">/**&lt; EMMC Flash Controller interrupt</span>
<a name="l14271"></a>14271 <span class="comment">                                                         See EMMC interrupt */</span>
<a name="l14272"></a>14272     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#a15933828df184ddf39f7293573667add">mii1</a>                         : 1;  <span class="comment">/**&lt; RGMII/MIX Interface 1 Interrupt</span>
<a name="l14273"></a>14273 <span class="comment">                                                         See MIX1_ISR */</span>
<a name="l14274"></a>14274     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#a13bb20f72a9347aeb6037becd376697b">reserved_4_17</a>                : 14;
<a name="l14275"></a>14275     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#a403d6bca66e913780e5cc14946bc3e61">wdog</a>                         : 4;  <span class="comment">/**&lt; Per PP watchdog interrupts */</span>
<a name="l14276"></a>14276 <span class="preprocessor">#else</span>
<a name="l14277"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#a403d6bca66e913780e5cc14946bc3e61">14277</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#a403d6bca66e913780e5cc14946bc3e61">wdog</a>                         : 4;
<a name="l14278"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#a13bb20f72a9347aeb6037becd376697b">14278</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#a13bb20f72a9347aeb6037becd376697b">reserved_4_17</a>                : 14;
<a name="l14279"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#a15933828df184ddf39f7293573667add">14279</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#a15933828df184ddf39f7293573667add">mii1</a>                         : 1;
<a name="l14280"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#a37487b1c53959a9a5ffb492797afdb3d">14280</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#a37487b1c53959a9a5ffb492797afdb3d">nand</a>                         : 1;
<a name="l14281"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#a30154d3451df650a4ad6cf17bc3ddc18">14281</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#a30154d3451df650a4ad6cf17bc3ddc18">mio</a>                          : 1;
<a name="l14282"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#a2c910059e4964ca4137adb20e7a959ef">14282</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#a2c910059e4964ca4137adb20e7a959ef">iob</a>                          : 1;
<a name="l14283"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#a9ad5fe888ca13a37f081050e715e34af">14283</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#a9ad5fe888ca13a37f081050e715e34af">fpa</a>                          : 1;
<a name="l14284"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#a9cb10e72b4b4b57d3a5983fb8590f599">14284</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#a9cb10e72b4b4b57d3a5983fb8590f599">pow</a>                          : 1;
<a name="l14285"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#ad3a0cce2dbdfd25dd6f4f99f0475505c">14285</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#ad3a0cce2dbdfd25dd6f4f99f0475505c">l2c</a>                          : 1;
<a name="l14286"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#a6641033cb485a77b4eccd08e496a5734">14286</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#a6641033cb485a77b4eccd08e496a5734">ipd</a>                          : 1;
<a name="l14287"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#a1bb565dcaff9595084b37e0c0bb8fce6">14287</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#a1bb565dcaff9595084b37e0c0bb8fce6">pip</a>                          : 1;
<a name="l14288"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#af87848a3143ce44bab0812a116e0c84b">14288</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#af87848a3143ce44bab0812a116e0c84b">pko</a>                          : 1;
<a name="l14289"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#a83807dbf760684e0c2631add0a9b3575">14289</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#a83807dbf760684e0c2631add0a9b3575">zip</a>                          : 1;
<a name="l14290"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#ac491b79398d4dbba836ba7cf9cbf955a">14290</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#ac491b79398d4dbba836ba7cf9cbf955a">tim</a>                          : 1;
<a name="l14291"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#adf0b5a181f48b727aa89f54c4cd28005">14291</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#adf0b5a181f48b727aa89f54c4cd28005">rad</a>                          : 1;
<a name="l14292"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#a7d65b30d8c0d64e721e0d000ba941a2f">14292</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#a7d65b30d8c0d64e721e0d000ba941a2f">key</a>                          : 1;
<a name="l14293"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#a1366a6356faf4522a440c4df39c368b6">14293</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#a1366a6356faf4522a440c4df39c368b6">dfa</a>                          : 1;
<a name="l14294"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#ad971f686e3a6a17fecfb7d4f45a84582">14294</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#ad971f686e3a6a17fecfb7d4f45a84582">usb</a>                          : 1;
<a name="l14295"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#a4c88f179cb41655b830a17e01d45e63f">14295</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#a4c88f179cb41655b830a17e01d45e63f">sli</a>                          : 1;
<a name="l14296"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#abc32ad51c7c0e7311870becd78433349">14296</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#abc32ad51c7c0e7311870becd78433349">dpi</a>                          : 1;
<a name="l14297"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#a1e437beb1f02d6b44cc40921e56ff3ad">14297</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#a1e437beb1f02d6b44cc40921e56ff3ad">agx0</a>                         : 1;
<a name="l14298"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#a8d446b4746d03718e832d19b41cd7df5">14298</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#a8d446b4746d03718e832d19b41cd7df5">agx1</a>                         : 1;
<a name="l14299"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#a548b32c7761d12cf63a76e6590e0f2b0">14299</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#a548b32c7761d12cf63a76e6590e0f2b0">reserved_38_39</a>               : 2;
<a name="l14300"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#ad19e358cc852419cbba70efa2dd49527">14300</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#ad19e358cc852419cbba70efa2dd49527">dpi_dma</a>                      : 1;
<a name="l14301"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#a76517bca73e5f25eaf9169bdbd7c09ad">14301</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#a76517bca73e5f25eaf9169bdbd7c09ad">reserved_41_45</a>               : 5;
<a name="l14302"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#a9e50ef3390809756c11711958f7195cb">14302</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#a9e50ef3390809756c11711958f7195cb">agl</a>                          : 1;
<a name="l14303"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#aa536d9f70934e77a81dc3ec8e2b7d080">14303</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#aa536d9f70934e77a81dc3ec8e2b7d080">ptp</a>                          : 1;
<a name="l14304"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#a92d51d3ada3c75f3c7aaa8e4a8e7f426">14304</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#a92d51d3ada3c75f3c7aaa8e4a8e7f426">pem0</a>                         : 1;
<a name="l14305"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#ad454c7f8af6a520c488f7742e92c84e0">14305</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#ad454c7f8af6a520c488f7742e92c84e0">pem1</a>                         : 1;
<a name="l14306"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#acc46f4a81739f9b4d89904e6edd87c07">14306</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#acc46f4a81739f9b4d89904e6edd87c07">reserved_50_51</a>               : 2;
<a name="l14307"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#a3767373878991abc5e575c77044aea78">14307</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#a3767373878991abc5e575c77044aea78">lmc0</a>                         : 1;
<a name="l14308"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#a91f12fbcfc3ab69d7a82b1b879390540">14308</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#a91f12fbcfc3ab69d7a82b1b879390540">reserved_53_62</a>               : 10;
<a name="l14309"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#a0c2da26d81b346fc9f46f01648e55fc9">14309</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn61xx.html#a0c2da26d81b346fc9f46f01648e55fc9">rst</a>                          : 1;
<a name="l14310"></a>14310 <span class="preprocessor">#endif</span>
<a name="l14311"></a>14311 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__sum1__iox__int.html#a13d824aa12f11d64a79b668584ce7a7f">cn61xx</a>;
<a name="l14312"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html">14312</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html">cvmx_ciu_sum1_iox_int_cn66xx</a> {
<a name="l14313"></a>14313 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l14314"></a>14314 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#a8f5b7bc68f4b7225bf9da51bfbb2dc72">rst</a>                          : 1;  <span class="comment">/**&lt; MIO RST interrupt</span>
<a name="l14315"></a>14315 <span class="comment">                                                         See MIO_RST_INT */</span>
<a name="l14316"></a>14316     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#a01031123485d306d8c227bd984733ae3">reserved_62_62</a>               : 1;
<a name="l14317"></a>14317     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#ae3a46390ef3139880bf74daa811d07f9">srio3</a>                        : 1;  <span class="comment">/**&lt; SRIO3 interrupt</span>
<a name="l14318"></a>14318 <span class="comment">                                                         See SRIO3_INT_REG, SRIO3_INT2_REG */</span>
<a name="l14319"></a>14319     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#af23be16b30516251379d8160e869dd2d">srio2</a>                        : 1;  <span class="comment">/**&lt; SRIO2 interrupt</span>
<a name="l14320"></a>14320 <span class="comment">                                                         See SRIO2_INT_REG, SRIO2_INT2_REG */</span>
<a name="l14321"></a>14321     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#a332171f613ae751245f94597679280de">reserved_57_59</a>               : 3;
<a name="l14322"></a>14322     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#ae8b3a2be8064ca1ffc5316f389eca6ee">dfm</a>                          : 1;  <span class="comment">/**&lt; DFM Interrupt</span>
<a name="l14323"></a>14323 <span class="comment">                                                         See DFM_FNT_STAT */</span>
<a name="l14324"></a>14324     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#abe5228295f9146cd56baf8b26091d762">reserved_53_55</a>               : 3;
<a name="l14325"></a>14325     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#afad2544fb6133bede259c480f81094d0">lmc0</a>                         : 1;  <span class="comment">/**&lt; LMC0 interrupt</span>
<a name="l14326"></a>14326 <span class="comment">                                                         See LMC0_INT */</span>
<a name="l14327"></a>14327     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#aa2c6441eff934b60002486b817798fae">reserved_51_51</a>               : 1;
<a name="l14328"></a>14328     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#a13007c329c40bdfa8295cda4377c8d17">srio0</a>                        : 1;  <span class="comment">/**&lt; SRIO0 interrupt</span>
<a name="l14329"></a>14329 <span class="comment">                                                         See SRIO0_INT_REG, SRIO0_INT2_REG */</span>
<a name="l14330"></a>14330     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#a165d04b9ce2ab8f419aab6a000d7cfc9">pem1</a>                         : 1;  <span class="comment">/**&lt; PEM1 interrupt</span>
<a name="l14331"></a>14331 <span class="comment">                                                         See PEM1_INT_SUM (enabled by PEM1_INT_ENB) */</span>
<a name="l14332"></a>14332     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#a6b538b5e8e846943e5aaaab0511c3a01">pem0</a>                         : 1;  <span class="comment">/**&lt; PEM0 interrupt</span>
<a name="l14333"></a>14333 <span class="comment">                                                         See PEM0_INT_SUM (enabled by PEM0_INT_ENB) */</span>
<a name="l14334"></a>14334     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#aed67670ff131e7e468392ea50efc7983">ptp</a>                          : 1;  <span class="comment">/**&lt; PTP interrupt</span>
<a name="l14335"></a>14335 <span class="comment">                                                         Set when HW decrements MIO_PTP_EVT_CNT to zero */</span>
<a name="l14336"></a>14336     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#ae854ff35045f5758915590e9d8d1cba2">agl</a>                          : 1;  <span class="comment">/**&lt; AGL interrupt</span>
<a name="l14337"></a>14337 <span class="comment">                                                         See AGL_GMX_RX*_INT_REG, AGL_GMX_TX_INT_REG */</span>
<a name="l14338"></a>14338     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#a86d9ae31b508ea29f072f4f2da2e8f2e">reserved_38_45</a>               : 8;
<a name="l14339"></a>14339     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#a5728f628f2bcb6ac1f4a7cad5a529144">agx1</a>                         : 1;  <span class="comment">/**&lt; GMX1 interrupt</span>
<a name="l14340"></a>14340 <span class="comment">                                                         See GMX1_RX*_INT_REG, GMX1_TX_INT_REG,</span>
<a name="l14341"></a>14341 <span class="comment">                                                         PCS1_INT*_REG, PCSX1_INT_REG */</span>
<a name="l14342"></a>14342     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#aad52a7208ba98a903cda50a749c86b20">agx0</a>                         : 1;  <span class="comment">/**&lt; GMX0 interrupt</span>
<a name="l14343"></a>14343 <span class="comment">                                                         See GMX0_RX*_INT_REG, GMX0_TX_INT_REG,</span>
<a name="l14344"></a>14344 <span class="comment">                                                         PCS0_INT*_REG, PCSX0_INT_REG */</span>
<a name="l14345"></a>14345     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#a7419675b6c87b1593bf028bb90d4c81e">dpi</a>                          : 1;  <span class="comment">/**&lt; DPI interrupt</span>
<a name="l14346"></a>14346 <span class="comment">                                                         See DPI_INT_REG */</span>
<a name="l14347"></a>14347     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#a3fac5ac55db220fe64fbbb753af9a554">sli</a>                          : 1;  <span class="comment">/**&lt; SLI interrupt</span>
<a name="l14348"></a>14348 <span class="comment">                                                         See SLI_INT_SUM (enabled by SLI_INT_ENB_CIU) */</span>
<a name="l14349"></a>14349     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#acd2329cb0338eca36262b1a962f0ada8">usb</a>                          : 1;  <span class="comment">/**&lt; USB UCTL0 interrupt</span>
<a name="l14350"></a>14350 <span class="comment">                                                         See UCTL0_INT_REG */</span>
<a name="l14351"></a>14351     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#a55a9ecfce2a373535c1016f4fe250a6e">dfa</a>                          : 1;  <span class="comment">/**&lt; DFA interrupt</span>
<a name="l14352"></a>14352 <span class="comment">                                                         See DFA_ERROR */</span>
<a name="l14353"></a>14353     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#a85ec01911a3ecda91b8979dff0234ab0">key</a>                          : 1;  <span class="comment">/**&lt; KEY interrupt</span>
<a name="l14354"></a>14354 <span class="comment">                                                         See KEY_INT_SUM */</span>
<a name="l14355"></a>14355     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#a076d12aa202e35a3de908f6b25b176e5">rad</a>                          : 1;  <span class="comment">/**&lt; RAD interrupt</span>
<a name="l14356"></a>14356 <span class="comment">                                                         See RAD_REG_ERROR */</span>
<a name="l14357"></a>14357     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#a0895786483dd76df33c6660125e534cd">tim</a>                          : 1;  <span class="comment">/**&lt; TIM interrupt</span>
<a name="l14358"></a>14358 <span class="comment">                                                         See TIM_REG_ERROR */</span>
<a name="l14359"></a>14359     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#ace8d36971909d5baad5cf99a7e550396">zip</a>                          : 1;  <span class="comment">/**&lt; ZIP interrupt</span>
<a name="l14360"></a>14360 <span class="comment">                                                         See ZIP_ERROR */</span>
<a name="l14361"></a>14361     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#adbee2b5c36b8a44d18c16402805df05b">pko</a>                          : 1;  <span class="comment">/**&lt; PKO interrupt</span>
<a name="l14362"></a>14362 <span class="comment">                                                         See PKO_REG_ERROR */</span>
<a name="l14363"></a>14363     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#ac6e984940aa54900dd5f250d2e47d35c">pip</a>                          : 1;  <span class="comment">/**&lt; PIP interrupt</span>
<a name="l14364"></a>14364 <span class="comment">                                                         See PIP_INT_REG */</span>
<a name="l14365"></a>14365     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#ace34605e536651e1537498d6855152d0">ipd</a>                          : 1;  <span class="comment">/**&lt; IPD interrupt</span>
<a name="l14366"></a>14366 <span class="comment">                                                         See IPD_INT_SUM */</span>
<a name="l14367"></a>14367     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#a56955b9059ca2dda6013fc8f1e4a9f4b">l2c</a>                          : 1;  <span class="comment">/**&lt; L2C interrupt</span>
<a name="l14368"></a>14368 <span class="comment">                                                         See L2C_INT_REG */</span>
<a name="l14369"></a>14369     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#a2b8c6c785d07e900938e2c4305cd1872">pow</a>                          : 1;  <span class="comment">/**&lt; POW err interrupt</span>
<a name="l14370"></a>14370 <span class="comment">                                                         See POW_ECC_ERR */</span>
<a name="l14371"></a>14371     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#a877f5c901a5bcd8ea87c818ffb756b17">fpa</a>                          : 1;  <span class="comment">/**&lt; FPA interrupt</span>
<a name="l14372"></a>14372 <span class="comment">                                                         See FPA_INT_SUM */</span>
<a name="l14373"></a>14373     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#a491e9f235d93819fd367cf3e1e949236">iob</a>                          : 1;  <span class="comment">/**&lt; IOB interrupt</span>
<a name="l14374"></a>14374 <span class="comment">                                                         See IOB_INT_SUM */</span>
<a name="l14375"></a>14375     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#a827e209d8dc9df6d16d7ca400b658816">mio</a>                          : 1;  <span class="comment">/**&lt; MIO boot interrupt</span>
<a name="l14376"></a>14376 <span class="comment">                                                         See MIO_BOOT_ERR */</span>
<a name="l14377"></a>14377     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#ab9230a5cc06ea2153e35d06a352b1cea">nand</a>                         : 1;  <span class="comment">/**&lt; NAND Flash Controller interrupt</span>
<a name="l14378"></a>14378 <span class="comment">                                                         See NDF_INT */</span>
<a name="l14379"></a>14379     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#ac40403d3c01dd82881d606b64abbf737">mii1</a>                         : 1;  <span class="comment">/**&lt; RGMII/MII/MIX Interface 1 Interrupt</span>
<a name="l14380"></a>14380 <span class="comment">                                                         See MIX1_ISR */</span>
<a name="l14381"></a>14381     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#aae000f2425f8f51c3c03419cc8589b23">reserved_10_17</a>               : 8;
<a name="l14382"></a>14382     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#a4c442624d36449cd7a285522341a56cf">wdog</a>                         : 10; <span class="comment">/**&lt; 10 watchdog interrupts */</span>
<a name="l14383"></a>14383 <span class="preprocessor">#else</span>
<a name="l14384"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#a4c442624d36449cd7a285522341a56cf">14384</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#a4c442624d36449cd7a285522341a56cf">wdog</a>                         : 10;
<a name="l14385"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#aae000f2425f8f51c3c03419cc8589b23">14385</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#aae000f2425f8f51c3c03419cc8589b23">reserved_10_17</a>               : 8;
<a name="l14386"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#ac40403d3c01dd82881d606b64abbf737">14386</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#ac40403d3c01dd82881d606b64abbf737">mii1</a>                         : 1;
<a name="l14387"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#ab9230a5cc06ea2153e35d06a352b1cea">14387</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#ab9230a5cc06ea2153e35d06a352b1cea">nand</a>                         : 1;
<a name="l14388"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#a827e209d8dc9df6d16d7ca400b658816">14388</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#a827e209d8dc9df6d16d7ca400b658816">mio</a>                          : 1;
<a name="l14389"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#a491e9f235d93819fd367cf3e1e949236">14389</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#a491e9f235d93819fd367cf3e1e949236">iob</a>                          : 1;
<a name="l14390"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#a877f5c901a5bcd8ea87c818ffb756b17">14390</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#a877f5c901a5bcd8ea87c818ffb756b17">fpa</a>                          : 1;
<a name="l14391"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#a2b8c6c785d07e900938e2c4305cd1872">14391</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#a2b8c6c785d07e900938e2c4305cd1872">pow</a>                          : 1;
<a name="l14392"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#a56955b9059ca2dda6013fc8f1e4a9f4b">14392</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#a56955b9059ca2dda6013fc8f1e4a9f4b">l2c</a>                          : 1;
<a name="l14393"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#ace34605e536651e1537498d6855152d0">14393</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#ace34605e536651e1537498d6855152d0">ipd</a>                          : 1;
<a name="l14394"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#ac6e984940aa54900dd5f250d2e47d35c">14394</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#ac6e984940aa54900dd5f250d2e47d35c">pip</a>                          : 1;
<a name="l14395"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#adbee2b5c36b8a44d18c16402805df05b">14395</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#adbee2b5c36b8a44d18c16402805df05b">pko</a>                          : 1;
<a name="l14396"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#ace8d36971909d5baad5cf99a7e550396">14396</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#ace8d36971909d5baad5cf99a7e550396">zip</a>                          : 1;
<a name="l14397"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#a0895786483dd76df33c6660125e534cd">14397</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#a0895786483dd76df33c6660125e534cd">tim</a>                          : 1;
<a name="l14398"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#a076d12aa202e35a3de908f6b25b176e5">14398</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#a076d12aa202e35a3de908f6b25b176e5">rad</a>                          : 1;
<a name="l14399"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#a85ec01911a3ecda91b8979dff0234ab0">14399</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#a85ec01911a3ecda91b8979dff0234ab0">key</a>                          : 1;
<a name="l14400"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#a55a9ecfce2a373535c1016f4fe250a6e">14400</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#a55a9ecfce2a373535c1016f4fe250a6e">dfa</a>                          : 1;
<a name="l14401"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#acd2329cb0338eca36262b1a962f0ada8">14401</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#acd2329cb0338eca36262b1a962f0ada8">usb</a>                          : 1;
<a name="l14402"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#a3fac5ac55db220fe64fbbb753af9a554">14402</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#a3fac5ac55db220fe64fbbb753af9a554">sli</a>                          : 1;
<a name="l14403"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#a7419675b6c87b1593bf028bb90d4c81e">14403</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#a7419675b6c87b1593bf028bb90d4c81e">dpi</a>                          : 1;
<a name="l14404"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#aad52a7208ba98a903cda50a749c86b20">14404</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#aad52a7208ba98a903cda50a749c86b20">agx0</a>                         : 1;
<a name="l14405"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#a5728f628f2bcb6ac1f4a7cad5a529144">14405</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#a5728f628f2bcb6ac1f4a7cad5a529144">agx1</a>                         : 1;
<a name="l14406"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#a86d9ae31b508ea29f072f4f2da2e8f2e">14406</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#a86d9ae31b508ea29f072f4f2da2e8f2e">reserved_38_45</a>               : 8;
<a name="l14407"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#ae854ff35045f5758915590e9d8d1cba2">14407</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#ae854ff35045f5758915590e9d8d1cba2">agl</a>                          : 1;
<a name="l14408"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#aed67670ff131e7e468392ea50efc7983">14408</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#aed67670ff131e7e468392ea50efc7983">ptp</a>                          : 1;
<a name="l14409"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#a6b538b5e8e846943e5aaaab0511c3a01">14409</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#a6b538b5e8e846943e5aaaab0511c3a01">pem0</a>                         : 1;
<a name="l14410"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#a165d04b9ce2ab8f419aab6a000d7cfc9">14410</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#a165d04b9ce2ab8f419aab6a000d7cfc9">pem1</a>                         : 1;
<a name="l14411"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#a13007c329c40bdfa8295cda4377c8d17">14411</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#a13007c329c40bdfa8295cda4377c8d17">srio0</a>                        : 1;
<a name="l14412"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#aa2c6441eff934b60002486b817798fae">14412</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#aa2c6441eff934b60002486b817798fae">reserved_51_51</a>               : 1;
<a name="l14413"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#afad2544fb6133bede259c480f81094d0">14413</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#afad2544fb6133bede259c480f81094d0">lmc0</a>                         : 1;
<a name="l14414"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#abe5228295f9146cd56baf8b26091d762">14414</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#abe5228295f9146cd56baf8b26091d762">reserved_53_55</a>               : 3;
<a name="l14415"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#ae8b3a2be8064ca1ffc5316f389eca6ee">14415</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#ae8b3a2be8064ca1ffc5316f389eca6ee">dfm</a>                          : 1;
<a name="l14416"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#a332171f613ae751245f94597679280de">14416</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#a332171f613ae751245f94597679280de">reserved_57_59</a>               : 3;
<a name="l14417"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#af23be16b30516251379d8160e869dd2d">14417</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#af23be16b30516251379d8160e869dd2d">srio2</a>                        : 1;
<a name="l14418"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#ae3a46390ef3139880bf74daa811d07f9">14418</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#ae3a46390ef3139880bf74daa811d07f9">srio3</a>                        : 1;
<a name="l14419"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#a01031123485d306d8c227bd984733ae3">14419</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#a01031123485d306d8c227bd984733ae3">reserved_62_62</a>               : 1;
<a name="l14420"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#a8f5b7bc68f4b7225bf9da51bfbb2dc72">14420</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn66xx.html#a8f5b7bc68f4b7225bf9da51bfbb2dc72">rst</a>                          : 1;
<a name="l14421"></a>14421 <span class="preprocessor">#endif</span>
<a name="l14422"></a>14422 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__sum1__iox__int.html#a078dc5162e1e9414007213d05738c940">cn66xx</a>;
<a name="l14423"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html">14423</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html">cvmx_ciu_sum1_iox_int_cn70xx</a> {
<a name="l14424"></a>14424 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l14425"></a>14425 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#a771cc73a6b935908dfc111017ce03a97">rst</a>                          : 1;  <span class="comment">/**&lt; RST interrupt. Value equals ((CIU_CIB_RST_RAW &amp; CIU_CIB_RST_EN) != 0).</span>
<a name="l14426"></a>14426 <span class="comment">                                                         See CIU_CIB_RST_RAW and CIU_CIB_RST_EN. */</span>
<a name="l14427"></a>14427     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#a7ca9a4d072e6dbfc25a618d8ea4f6851">reserved_53_62</a>               : 10;
<a name="l14428"></a>14428     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#a453c4abe6ff29c467af6c74081132a1e">lmc0</a>                         : 1;  <span class="comment">/**&lt; LMC0 interrupt. Value equals ((CIU_CIB_LMC(0)_RAW &amp; CIU_CIB_LMC(0)_EN) != 0).</span>
<a name="l14429"></a>14429 <span class="comment">                                                         See CIU_CIB_LMC(0)_RAW and CIU_CIB_LMC(0)_EN. */</span>
<a name="l14430"></a>14430     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#a444b19efb463fb4f0c6a8b86212973dc">reserved_51_51</a>               : 1;
<a name="l14431"></a>14431     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#a5dec003ed9f55ce49864b097ea77bac1">pem2</a>                         : 1;  <span class="comment">/**&lt; PEM2 interrupt</span>
<a name="l14432"></a>14432 <span class="comment">                                                         See PEM2_INT_SUM (enabled by PEM2_INT_ENB) */</span>
<a name="l14433"></a>14433     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#a723f9d33bf54aaa38b01c739bc88ecdd">pem1</a>                         : 1;  <span class="comment">/**&lt; PEM1 interrupt</span>
<a name="l14434"></a>14434 <span class="comment">                                                         See PEM1_INT_SUM (enabled by PEM1_INT_ENB) */</span>
<a name="l14435"></a>14435     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#a8321b508c6ad80461688e1db8e60c090">pem0</a>                         : 1;  <span class="comment">/**&lt; PEM0 interrupt</span>
<a name="l14436"></a>14436 <span class="comment">                                                         See PEM0_INT_SUM (enabled by PEM0_INT_ENB) */</span>
<a name="l14437"></a>14437     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#af6528e94d5bbbdbc10bc1a663ca806df">ptp</a>                          : 1;  <span class="comment">/**&lt; PTP interrupt</span>
<a name="l14438"></a>14438 <span class="comment">                                                         Set when HW decrements MIO_PTP_EVT_CNT to zero.</span>
<a name="l14439"></a>14439 <span class="comment">                                                         See MIO_PTP_EVT_CNT for details. */</span>
<a name="l14440"></a>14440     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#ac77f61c3db16effa39e9618fd93d2b99">agl</a>                          : 1;  <span class="comment">/**&lt; AGL interrupt</span>
<a name="l14441"></a>14441 <span class="comment">                                                         See AGL_GMX_RX*_INT_REG, AGL_GMX_TX_INT_REG */</span>
<a name="l14442"></a>14442     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#a6bc7c57d36c566de9e38fa6b62eba32e">reserved_41_45</a>               : 5;
<a name="l14443"></a>14443     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#afc998ecd36a7202d58a72557925093c9">dpi_dma</a>                      : 1;  <span class="comment">/**&lt; DPI DMA instruction completion interrupt.</span>
<a name="l14444"></a>14444 <span class="comment">                                                         This bit is different for each CIU_SUM1_PPx.</span>
<a name="l14445"></a>14445 <span class="comment">                                                         See DPI_DMA_PP*_CNT. */</span>
<a name="l14446"></a>14446     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#a9ac16577b645a3d1faf886cdac500715">reserved_38_39</a>               : 2;
<a name="l14447"></a>14447     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#a571d3cddc9ec92ff53f88ccd6f198a0f">agx1</a>                         : 1;  <span class="comment">/**&lt; GMX1 interrupt</span>
<a name="l14448"></a>14448 <span class="comment">                                                         See GMX1_RX*_INT_REG, GMX1_TX_INT_REG,</span>
<a name="l14449"></a>14449 <span class="comment">                                                         PCS1_INT*_REG, PCSX1_INT_REG */</span>
<a name="l14450"></a>14450     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#acb361a1123e7bbd8d5a911297e3505a2">agx0</a>                         : 1;  <span class="comment">/**&lt; GMX0 interrupt</span>
<a name="l14451"></a>14451 <span class="comment">                                                         See GMX0_RX*_INT_REG, GMX0_TX_INT_REG,</span>
<a name="l14452"></a>14452 <span class="comment">                                                         PCS0_INT*_REG, PCSX0_INT_REG */</span>
<a name="l14453"></a>14453     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#abf9bcbe871e159e810199ac7ec33d6f6">dpi</a>                          : 1;  <span class="comment">/**&lt; DPI interrupt</span>
<a name="l14454"></a>14454 <span class="comment">                                                         See DPI_INT_REG */</span>
<a name="l14455"></a>14455     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#afbcc454c3790678bde3c1205050c7ce0">sli</a>                          : 1;  <span class="comment">/**&lt; SLI interrupt</span>
<a name="l14456"></a>14456 <span class="comment">                                                         See SLI_INT_SUM (enabled by SLI_INT_ENB_CIU) */</span>
<a name="l14457"></a>14457     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#afa42a82128623298c319be36cfdd9a26">usb</a>                          : 1;  <span class="comment">/**&lt; USBDRD0 interrupt.  Value equals ((CIU_CIB_USBDRD(0)_RAW &amp; CIU_CIB_USBDRD(0)_EN) != 0).</span>
<a name="l14458"></a>14458 <span class="comment">                                                         See CIU_CIB_USBDRD(0)_RAW and CIU_CIB_USBDRD(0)_EN. */</span>
<a name="l14459"></a>14459     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#a6b32fd8e2876d566c4ea76592dff5b40">dfa</a>                          : 1;  <span class="comment">/**&lt; DFA interrupt</span>
<a name="l14460"></a>14460 <span class="comment">                                                         See DFA_ERROR */</span>
<a name="l14461"></a>14461     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#aec500d120d2470ce50d6adb66c177626">key</a>                          : 1;  <span class="comment">/**&lt; KEY interrupt</span>
<a name="l14462"></a>14462 <span class="comment">                                                         See KEY_INT_SUM */</span>
<a name="l14463"></a>14463     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#a9377c733897db17d47fdf34fb6957b56">rad</a>                          : 1;  <span class="comment">/**&lt; RAD interrupt</span>
<a name="l14464"></a>14464 <span class="comment">                                                         See RAD_REG_ERROR */</span>
<a name="l14465"></a>14465     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#a68f499dc030b5bb6ddcd63b11a25f9d2">tim</a>                          : 1;  <span class="comment">/**&lt; TIM interrupt</span>
<a name="l14466"></a>14466 <span class="comment">                                                         See TIM_REG_ERROR */</span>
<a name="l14467"></a>14467     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#acc6c015a1d88e6825c17ead9d155d29a">reserved_28_28</a>               : 1;
<a name="l14468"></a>14468     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#ac1c271772fd0de67b78a49fd5b4dfcf4">pko</a>                          : 1;  <span class="comment">/**&lt; PKO interrupt</span>
<a name="l14469"></a>14469 <span class="comment">                                                         See PKO_REG_ERROR */</span>
<a name="l14470"></a>14470     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#afc8e3b8d9b98e46814cb08fd2ee52796">pip</a>                          : 1;  <span class="comment">/**&lt; PIP interrupt</span>
<a name="l14471"></a>14471 <span class="comment">                                                         See PIP_INT_REG */</span>
<a name="l14472"></a>14472     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#aa605863b99032cafcaa7874741cac623">ipd</a>                          : 1;  <span class="comment">/**&lt; IPD interrupt</span>
<a name="l14473"></a>14473 <span class="comment">                                                         See IPD_INT_SUM */</span>
<a name="l14474"></a>14474     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#a5f34693aba5ab95f346c86e11cf05bbf">l2c</a>                          : 1;  <span class="comment">/**&lt; L2C interrupt. Value equals ((CIU_CIB_L2C_RAW &amp; CIU_CIB_L2C_EN) != 0).</span>
<a name="l14475"></a>14475 <span class="comment">                                                         See CIU_CIB_L2C_RAW and CIU_CIB_L2C_EN. */</span>
<a name="l14476"></a>14476     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#aef472333dde785c61fca6d2c01406ce9">pow</a>                          : 1;  <span class="comment">/**&lt; POW err interrupt</span>
<a name="l14477"></a>14477 <span class="comment">                                                         See POW_ECC_ERR */</span>
<a name="l14478"></a>14478     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#a012bb0b4ad997f9245a67d4856fe98f9">fpa</a>                          : 1;  <span class="comment">/**&lt; FPA interrupt</span>
<a name="l14479"></a>14479 <span class="comment">                                                         See FPA_INT_SUM */</span>
<a name="l14480"></a>14480     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#aaf736e1053633cb5727f0af8e968d7dd">iob</a>                          : 1;  <span class="comment">/**&lt; IOB interrupt</span>
<a name="l14481"></a>14481 <span class="comment">                                                         See IOB_INT_SUM */</span>
<a name="l14482"></a>14482     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#a643125f4ab0c4ecdca282353d6f770bf">mio</a>                          : 1;  <span class="comment">/**&lt; MIO boot interrupt</span>
<a name="l14483"></a>14483 <span class="comment">                                                         See MIO_BOOT_ERR */</span>
<a name="l14484"></a>14484     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#a802d869392114be231a9c579207342e5">nand</a>                         : 1;  <span class="comment">/**&lt; NAND / EMMC Controller interrupt</span>
<a name="l14485"></a>14485 <span class="comment">                                                         See NAND / EMMC interrupt */</span>
<a name="l14486"></a>14486     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#aaf1cf17325e8e5696561890c01db68aa">reserved_18_18</a>               : 1;
<a name="l14487"></a>14487     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#a63cbe518323c1bcee72e0d668fe9225b">usb1</a>                         : 1;  <span class="comment">/**&lt; USBDRD1 interrupt.  Value equals ((CIU_CIB_USBDRD(1)_RAW &amp; CIU_CIB_USBDRD(1)_EN) != 0).</span>
<a name="l14488"></a>14488 <span class="comment">                                                         See CIU_CIB_USBDRD(1)_RAW and CIU_CIB_USBDRD(1)_EN. */</span>
<a name="l14489"></a>14489     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#aaba6d55911faf94bbdc84580a7e4b3d3">reserved_4_16</a>                : 13;
<a name="l14490"></a>14490     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#ab938d39201e25f1c4e499328ada88d45">wdog</a>                         : 4;  <span class="comment">/**&lt; Watchdog interrupts, bit 0 is watchdog for PP0, ..., bit x for PPx. */</span>
<a name="l14491"></a>14491 <span class="preprocessor">#else</span>
<a name="l14492"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#ab938d39201e25f1c4e499328ada88d45">14492</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#ab938d39201e25f1c4e499328ada88d45">wdog</a>                         : 4;
<a name="l14493"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#aaba6d55911faf94bbdc84580a7e4b3d3">14493</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#aaba6d55911faf94bbdc84580a7e4b3d3">reserved_4_16</a>                : 13;
<a name="l14494"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#a63cbe518323c1bcee72e0d668fe9225b">14494</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#a63cbe518323c1bcee72e0d668fe9225b">usb1</a>                         : 1;
<a name="l14495"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#aaf1cf17325e8e5696561890c01db68aa">14495</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#aaf1cf17325e8e5696561890c01db68aa">reserved_18_18</a>               : 1;
<a name="l14496"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#a802d869392114be231a9c579207342e5">14496</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#a802d869392114be231a9c579207342e5">nand</a>                         : 1;
<a name="l14497"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#a643125f4ab0c4ecdca282353d6f770bf">14497</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#a643125f4ab0c4ecdca282353d6f770bf">mio</a>                          : 1;
<a name="l14498"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#aaf736e1053633cb5727f0af8e968d7dd">14498</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#aaf736e1053633cb5727f0af8e968d7dd">iob</a>                          : 1;
<a name="l14499"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#a012bb0b4ad997f9245a67d4856fe98f9">14499</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#a012bb0b4ad997f9245a67d4856fe98f9">fpa</a>                          : 1;
<a name="l14500"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#aef472333dde785c61fca6d2c01406ce9">14500</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#aef472333dde785c61fca6d2c01406ce9">pow</a>                          : 1;
<a name="l14501"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#a5f34693aba5ab95f346c86e11cf05bbf">14501</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#a5f34693aba5ab95f346c86e11cf05bbf">l2c</a>                          : 1;
<a name="l14502"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#aa605863b99032cafcaa7874741cac623">14502</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#aa605863b99032cafcaa7874741cac623">ipd</a>                          : 1;
<a name="l14503"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#afc8e3b8d9b98e46814cb08fd2ee52796">14503</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#afc8e3b8d9b98e46814cb08fd2ee52796">pip</a>                          : 1;
<a name="l14504"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#ac1c271772fd0de67b78a49fd5b4dfcf4">14504</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#ac1c271772fd0de67b78a49fd5b4dfcf4">pko</a>                          : 1;
<a name="l14505"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#acc6c015a1d88e6825c17ead9d155d29a">14505</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#acc6c015a1d88e6825c17ead9d155d29a">reserved_28_28</a>               : 1;
<a name="l14506"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#a68f499dc030b5bb6ddcd63b11a25f9d2">14506</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#a68f499dc030b5bb6ddcd63b11a25f9d2">tim</a>                          : 1;
<a name="l14507"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#a9377c733897db17d47fdf34fb6957b56">14507</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#a9377c733897db17d47fdf34fb6957b56">rad</a>                          : 1;
<a name="l14508"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#aec500d120d2470ce50d6adb66c177626">14508</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#aec500d120d2470ce50d6adb66c177626">key</a>                          : 1;
<a name="l14509"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#a6b32fd8e2876d566c4ea76592dff5b40">14509</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#a6b32fd8e2876d566c4ea76592dff5b40">dfa</a>                          : 1;
<a name="l14510"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#afa42a82128623298c319be36cfdd9a26">14510</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#afa42a82128623298c319be36cfdd9a26">usb</a>                          : 1;
<a name="l14511"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#afbcc454c3790678bde3c1205050c7ce0">14511</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#afbcc454c3790678bde3c1205050c7ce0">sli</a>                          : 1;
<a name="l14512"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#abf9bcbe871e159e810199ac7ec33d6f6">14512</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#abf9bcbe871e159e810199ac7ec33d6f6">dpi</a>                          : 1;
<a name="l14513"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#acb361a1123e7bbd8d5a911297e3505a2">14513</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#acb361a1123e7bbd8d5a911297e3505a2">agx0</a>                         : 1;
<a name="l14514"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#a571d3cddc9ec92ff53f88ccd6f198a0f">14514</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#a571d3cddc9ec92ff53f88ccd6f198a0f">agx1</a>                         : 1;
<a name="l14515"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#a9ac16577b645a3d1faf886cdac500715">14515</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#a9ac16577b645a3d1faf886cdac500715">reserved_38_39</a>               : 2;
<a name="l14516"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#afc998ecd36a7202d58a72557925093c9">14516</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#afc998ecd36a7202d58a72557925093c9">dpi_dma</a>                      : 1;
<a name="l14517"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#a6bc7c57d36c566de9e38fa6b62eba32e">14517</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#a6bc7c57d36c566de9e38fa6b62eba32e">reserved_41_45</a>               : 5;
<a name="l14518"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#ac77f61c3db16effa39e9618fd93d2b99">14518</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#ac77f61c3db16effa39e9618fd93d2b99">agl</a>                          : 1;
<a name="l14519"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#af6528e94d5bbbdbc10bc1a663ca806df">14519</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#af6528e94d5bbbdbc10bc1a663ca806df">ptp</a>                          : 1;
<a name="l14520"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#a8321b508c6ad80461688e1db8e60c090">14520</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#a8321b508c6ad80461688e1db8e60c090">pem0</a>                         : 1;
<a name="l14521"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#a723f9d33bf54aaa38b01c739bc88ecdd">14521</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#a723f9d33bf54aaa38b01c739bc88ecdd">pem1</a>                         : 1;
<a name="l14522"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#a5dec003ed9f55ce49864b097ea77bac1">14522</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#a5dec003ed9f55ce49864b097ea77bac1">pem2</a>                         : 1;
<a name="l14523"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#a444b19efb463fb4f0c6a8b86212973dc">14523</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#a444b19efb463fb4f0c6a8b86212973dc">reserved_51_51</a>               : 1;
<a name="l14524"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#a453c4abe6ff29c467af6c74081132a1e">14524</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#a453c4abe6ff29c467af6c74081132a1e">lmc0</a>                         : 1;
<a name="l14525"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#a7ca9a4d072e6dbfc25a618d8ea4f6851">14525</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#a7ca9a4d072e6dbfc25a618d8ea4f6851">reserved_53_62</a>               : 10;
<a name="l14526"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#a771cc73a6b935908dfc111017ce03a97">14526</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html#a771cc73a6b935908dfc111017ce03a97">rst</a>                          : 1;
<a name="l14527"></a>14527 <span class="preprocessor">#endif</span>
<a name="l14528"></a>14528 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__sum1__iox__int.html#a4126f2976dddf9c69ce820335a19f921">cn70xx</a>;
<a name="l14529"></a><a class="code" href="unioncvmx__ciu__sum1__iox__int.html#ae746a0402628bc4eace75679c1836765">14529</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cn70xx.html">cvmx_ciu_sum1_iox_int_cn70xx</a>   <a class="code" href="unioncvmx__ciu__sum1__iox__int.html#ae746a0402628bc4eace75679c1836765">cn70xxp1</a>;
<a name="l14530"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html">14530</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html">cvmx_ciu_sum1_iox_int_cnf71xx</a> {
<a name="l14531"></a>14531 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l14532"></a>14532 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#a9d8cba65d5907ca9466a161adc711850">rst</a>                          : 1;  <span class="comment">/**&lt; MIO RST interrupt</span>
<a name="l14533"></a>14533 <span class="comment">                                                         See MIO_RST_INT */</span>
<a name="l14534"></a>14534     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#a990674ffbcc3144eb4403d7764ad83a4">reserved_53_62</a>               : 10;
<a name="l14535"></a>14535     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#a770d51e0cec27d22302ffe45e7591dcd">lmc0</a>                         : 1;  <span class="comment">/**&lt; LMC0 interrupt</span>
<a name="l14536"></a>14536 <span class="comment">                                                         See LMC0_INT */</span>
<a name="l14537"></a>14537     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#a54ce4ccc3505fb62cc6212db1314e9a3">reserved_50_51</a>               : 2;
<a name="l14538"></a>14538     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#afd06455b03e6f99938fef815bb23ccb4">pem1</a>                         : 1;  <span class="comment">/**&lt; PEM1 interrupt</span>
<a name="l14539"></a>14539 <span class="comment">                                                         See PEM1_INT_SUM (enabled by PEM1_INT_ENB) */</span>
<a name="l14540"></a>14540     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#a9ec2f7b0026edea6b4a187595bc5b06d">pem0</a>                         : 1;  <span class="comment">/**&lt; PEM0 interrupt</span>
<a name="l14541"></a>14541 <span class="comment">                                                         See PEM0_INT_SUM (enabled by PEM0_INT_ENB) */</span>
<a name="l14542"></a>14542     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#a6f80724675c131523f88241be00be0d1">ptp</a>                          : 1;  <span class="comment">/**&lt; PTP interrupt</span>
<a name="l14543"></a>14543 <span class="comment">                                                         Set when HW decrements MIO_PTP_EVT_CNT to zero */</span>
<a name="l14544"></a>14544     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#a0e6f31ff1977e3876dfe212c580568e1">reserved_41_46</a>               : 6;
<a name="l14545"></a>14545     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#aa48c8b040eea56fec1469c83f47b611c">dpi_dma</a>                      : 1;  <span class="comment">/**&lt; DPI DMA instruction completion  interrupt</span>
<a name="l14546"></a>14546 <span class="comment">                                                         TBD, See DPI DMA instruction completion */</span>
<a name="l14547"></a>14547     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#aa4045c832c3af122af6195aec4b4da3c">reserved_37_39</a>               : 3;
<a name="l14548"></a>14548     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#a23509f39935421fd0fe6326f2d881810">agx0</a>                         : 1;  <span class="comment">/**&lt; GMX0 interrupt</span>
<a name="l14549"></a>14549 <span class="comment">                                                         See GMX0_RX*_INT_REG, GMX0_TX_INT_REG,</span>
<a name="l14550"></a>14550 <span class="comment">                                                         PCS0_INT*_REG, PCSX0_INT_REG */</span>
<a name="l14551"></a>14551     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#a1c9508fb326a8ff152ee55b09b9821f1">dpi</a>                          : 1;  <span class="comment">/**&lt; DPI interrupt</span>
<a name="l14552"></a>14552 <span class="comment">                                                         See DPI_INT_REG */</span>
<a name="l14553"></a>14553     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#a523983fe5873bdd0c645cb3263ecff1f">sli</a>                          : 1;  <span class="comment">/**&lt; SLI interrupt</span>
<a name="l14554"></a>14554 <span class="comment">                                                         See SLI_INT_SUM (enabled by SLI_INT_ENB_CIU) */</span>
<a name="l14555"></a>14555     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#a16aa9171e58869dd69a73857a90f5181">usb</a>                          : 1;  <span class="comment">/**&lt; USB UCTL0 interrupt</span>
<a name="l14556"></a>14556 <span class="comment">                                                         See UCTL0_INT_REG */</span>
<a name="l14557"></a>14557     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#a46a6ed5e92fd2fa99a4e5ee3d192efd2">reserved_32_32</a>               : 1;
<a name="l14558"></a>14558     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#a7707012ed93da8909484b6544c552eb9">key</a>                          : 1;  <span class="comment">/**&lt; KEY interrupt</span>
<a name="l14559"></a>14559 <span class="comment">                                                         See KEY_INT_SUM */</span>
<a name="l14560"></a>14560     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#aa762a461c9a173b5e6f201c7b4fd96fd">rad</a>                          : 1;  <span class="comment">/**&lt; RAD interrupt</span>
<a name="l14561"></a>14561 <span class="comment">                                                         See RAD_REG_ERROR */</span>
<a name="l14562"></a>14562     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#a2a72cfb3758908e892edbe1883e3e86f">tim</a>                          : 1;  <span class="comment">/**&lt; TIM interrupt</span>
<a name="l14563"></a>14563 <span class="comment">                                                         See TIM_REG_ERROR */</span>
<a name="l14564"></a>14564     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#ac1daa715b43ad840896b290ad208e676">reserved_28_28</a>               : 1;
<a name="l14565"></a>14565     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#a637fd0f3262961ae8239d2ce63ca1afc">pko</a>                          : 1;  <span class="comment">/**&lt; PKO interrupt</span>
<a name="l14566"></a>14566 <span class="comment">                                                         See PKO_REG_ERROR */</span>
<a name="l14567"></a>14567     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#a86c950cac98dc811153467c578487af6">pip</a>                          : 1;  <span class="comment">/**&lt; PIP interrupt</span>
<a name="l14568"></a>14568 <span class="comment">                                                         See PIP_INT_REG */</span>
<a name="l14569"></a>14569     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#abbf60d398fc1f7d10fe4f7633b3d9dc4">ipd</a>                          : 1;  <span class="comment">/**&lt; IPD interrupt</span>
<a name="l14570"></a>14570 <span class="comment">                                                         See IPD_INT_SUM */</span>
<a name="l14571"></a>14571     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#a4c292f1aa9027bb38cca845f8c66b1f9">l2c</a>                          : 1;  <span class="comment">/**&lt; L2C interrupt</span>
<a name="l14572"></a>14572 <span class="comment">                                                         See L2C_INT_REG */</span>
<a name="l14573"></a>14573     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#a200532b6f0c99a8ea51f598b6b837c8d">pow</a>                          : 1;  <span class="comment">/**&lt; POW err interrupt</span>
<a name="l14574"></a>14574 <span class="comment">                                                         See POW_ECC_ERR */</span>
<a name="l14575"></a>14575     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#a4a376322671f7e8ad850a80ff2bced6d">fpa</a>                          : 1;  <span class="comment">/**&lt; FPA interrupt</span>
<a name="l14576"></a>14576 <span class="comment">                                                         See FPA_INT_SUM */</span>
<a name="l14577"></a>14577     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#af2809d7d737e03ba9b779ad463fa24cb">iob</a>                          : 1;  <span class="comment">/**&lt; IOB interrupt</span>
<a name="l14578"></a>14578 <span class="comment">                                                         See IOB_INT_SUM */</span>
<a name="l14579"></a>14579     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#a523528baa4227a664e5ab10847b3b9a8">mio</a>                          : 1;  <span class="comment">/**&lt; MIO boot interrupt</span>
<a name="l14580"></a>14580 <span class="comment">                                                         See MIO_BOOT_ERR */</span>
<a name="l14581"></a>14581     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#a5c39084957d39377357c7160688ddc6a">nand</a>                         : 1;  <span class="comment">/**&lt; EMMC Flash Controller interrupt</span>
<a name="l14582"></a>14582 <span class="comment">                                                         See EMMC interrupt */</span>
<a name="l14583"></a>14583     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#a6e91b166bc29e7a8670e6568fd9a6639">reserved_4_18</a>                : 15;
<a name="l14584"></a>14584     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#ae3e341e4aada91338919cb3767dfb0fc">wdog</a>                         : 4;  <span class="comment">/**&lt; Per PP watchdog interrupts */</span>
<a name="l14585"></a>14585 <span class="preprocessor">#else</span>
<a name="l14586"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#ae3e341e4aada91338919cb3767dfb0fc">14586</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#ae3e341e4aada91338919cb3767dfb0fc">wdog</a>                         : 4;
<a name="l14587"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#a6e91b166bc29e7a8670e6568fd9a6639">14587</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#a6e91b166bc29e7a8670e6568fd9a6639">reserved_4_18</a>                : 15;
<a name="l14588"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#a5c39084957d39377357c7160688ddc6a">14588</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#a5c39084957d39377357c7160688ddc6a">nand</a>                         : 1;
<a name="l14589"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#a523528baa4227a664e5ab10847b3b9a8">14589</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#a523528baa4227a664e5ab10847b3b9a8">mio</a>                          : 1;
<a name="l14590"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#af2809d7d737e03ba9b779ad463fa24cb">14590</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#af2809d7d737e03ba9b779ad463fa24cb">iob</a>                          : 1;
<a name="l14591"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#a4a376322671f7e8ad850a80ff2bced6d">14591</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#a4a376322671f7e8ad850a80ff2bced6d">fpa</a>                          : 1;
<a name="l14592"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#a200532b6f0c99a8ea51f598b6b837c8d">14592</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#a200532b6f0c99a8ea51f598b6b837c8d">pow</a>                          : 1;
<a name="l14593"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#a4c292f1aa9027bb38cca845f8c66b1f9">14593</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#a4c292f1aa9027bb38cca845f8c66b1f9">l2c</a>                          : 1;
<a name="l14594"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#abbf60d398fc1f7d10fe4f7633b3d9dc4">14594</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#abbf60d398fc1f7d10fe4f7633b3d9dc4">ipd</a>                          : 1;
<a name="l14595"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#a86c950cac98dc811153467c578487af6">14595</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#a86c950cac98dc811153467c578487af6">pip</a>                          : 1;
<a name="l14596"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#a637fd0f3262961ae8239d2ce63ca1afc">14596</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#a637fd0f3262961ae8239d2ce63ca1afc">pko</a>                          : 1;
<a name="l14597"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#ac1daa715b43ad840896b290ad208e676">14597</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#ac1daa715b43ad840896b290ad208e676">reserved_28_28</a>               : 1;
<a name="l14598"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#a2a72cfb3758908e892edbe1883e3e86f">14598</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#a2a72cfb3758908e892edbe1883e3e86f">tim</a>                          : 1;
<a name="l14599"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#aa762a461c9a173b5e6f201c7b4fd96fd">14599</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#aa762a461c9a173b5e6f201c7b4fd96fd">rad</a>                          : 1;
<a name="l14600"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#a7707012ed93da8909484b6544c552eb9">14600</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#a7707012ed93da8909484b6544c552eb9">key</a>                          : 1;
<a name="l14601"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#a46a6ed5e92fd2fa99a4e5ee3d192efd2">14601</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#a46a6ed5e92fd2fa99a4e5ee3d192efd2">reserved_32_32</a>               : 1;
<a name="l14602"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#a16aa9171e58869dd69a73857a90f5181">14602</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#a16aa9171e58869dd69a73857a90f5181">usb</a>                          : 1;
<a name="l14603"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#a523983fe5873bdd0c645cb3263ecff1f">14603</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#a523983fe5873bdd0c645cb3263ecff1f">sli</a>                          : 1;
<a name="l14604"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#a1c9508fb326a8ff152ee55b09b9821f1">14604</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#a1c9508fb326a8ff152ee55b09b9821f1">dpi</a>                          : 1;
<a name="l14605"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#a23509f39935421fd0fe6326f2d881810">14605</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#a23509f39935421fd0fe6326f2d881810">agx0</a>                         : 1;
<a name="l14606"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#aa4045c832c3af122af6195aec4b4da3c">14606</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#aa4045c832c3af122af6195aec4b4da3c">reserved_37_39</a>               : 3;
<a name="l14607"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#aa48c8b040eea56fec1469c83f47b611c">14607</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#aa48c8b040eea56fec1469c83f47b611c">dpi_dma</a>                      : 1;
<a name="l14608"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#a0e6f31ff1977e3876dfe212c580568e1">14608</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#a0e6f31ff1977e3876dfe212c580568e1">reserved_41_46</a>               : 6;
<a name="l14609"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#a6f80724675c131523f88241be00be0d1">14609</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#a6f80724675c131523f88241be00be0d1">ptp</a>                          : 1;
<a name="l14610"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#a9ec2f7b0026edea6b4a187595bc5b06d">14610</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#a9ec2f7b0026edea6b4a187595bc5b06d">pem0</a>                         : 1;
<a name="l14611"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#afd06455b03e6f99938fef815bb23ccb4">14611</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#afd06455b03e6f99938fef815bb23ccb4">pem1</a>                         : 1;
<a name="l14612"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#a54ce4ccc3505fb62cc6212db1314e9a3">14612</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#a54ce4ccc3505fb62cc6212db1314e9a3">reserved_50_51</a>               : 2;
<a name="l14613"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#a770d51e0cec27d22302ffe45e7591dcd">14613</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#a770d51e0cec27d22302ffe45e7591dcd">lmc0</a>                         : 1;
<a name="l14614"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#a990674ffbcc3144eb4403d7764ad83a4">14614</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#a990674ffbcc3144eb4403d7764ad83a4">reserved_53_62</a>               : 10;
<a name="l14615"></a><a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#a9d8cba65d5907ca9466a161adc711850">14615</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__iox__int_1_1cvmx__ciu__sum1__iox__int__cnf71xx.html#a9d8cba65d5907ca9466a161adc711850">rst</a>                          : 1;
<a name="l14616"></a>14616 <span class="preprocessor">#endif</span>
<a name="l14617"></a>14617 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__sum1__iox__int.html#a321d2078a4a10a8723d63d1e7a307fe5">cnf71xx</a>;
<a name="l14618"></a>14618 };
<a name="l14619"></a><a class="code" href="cvmx-ciu-defs_8h.html#aafb1a6bff6e670bc13f31a7145f3165d">14619</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__sum1__iox__int.html" title="cvmx_ciu_sum1_io::_int">cvmx_ciu_sum1_iox_int</a> <a class="code" href="unioncvmx__ciu__sum1__iox__int.html" title="cvmx_ciu_sum1_io::_int">cvmx_ciu_sum1_iox_int_t</a>;
<a name="l14620"></a>14620 <span class="comment"></span>
<a name="l14621"></a>14621 <span class="comment">/**</span>
<a name="l14622"></a>14622 <span class="comment"> * cvmx_ciu_sum1_pp#_ip2</span>
<a name="l14623"></a>14623 <span class="comment"> *</span>
<a name="l14624"></a>14624 <span class="comment"> * SUM1 becomes per IPx in o65/6 and afterwards. Only Field &lt;40&gt; DPI_DMA will have</span>
<a name="l14625"></a>14625 <span class="comment"> * different value per PP(IP) for  $CIU_SUM1_PPx_IPy, and &lt;40&gt; DPI_DMA will always</span>
<a name="l14626"></a>14626 <span class="comment"> * be zero for  $CIU_SUM1_IOX_INT. All other fields ([63:41] and [39:0]) values  are idential for</span>
<a name="l14627"></a>14627 <span class="comment"> * different PPs, same value as $CIU_INT_SUM1.</span>
<a name="l14628"></a>14628 <span class="comment"> * Write to any IRQ&apos;s PTP fields will clear PTP for all IRQ&apos;s PTP field.</span>
<a name="l14629"></a>14629 <span class="comment"> */</span>
<a name="l14630"></a><a class="code" href="unioncvmx__ciu__sum1__ppx__ip2.html">14630</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__sum1__ppx__ip2.html" title="cvmx_ciu_sum1_pp::_ip2">cvmx_ciu_sum1_ppx_ip2</a> {
<a name="l14631"></a><a class="code" href="unioncvmx__ciu__sum1__ppx__ip2.html#a146f10ee55a2702ee4e481e1f9e4aa02">14631</a>     uint64_t <a class="code" href="unioncvmx__ciu__sum1__ppx__ip2.html#a146f10ee55a2702ee4e481e1f9e4aa02">u64</a>;
<a name="l14632"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html">14632</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html">cvmx_ciu_sum1_ppx_ip2_s</a> {
<a name="l14633"></a>14633 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l14634"></a>14634 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#af4a644b2b8ce16323e32ff4ed05419a4">rst</a>                          : 1;  <span class="comment">/**&lt; MIO RST interrupt</span>
<a name="l14635"></a>14635 <span class="comment">                                                         See MIO_RST_INT */</span>
<a name="l14636"></a>14636     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a400eecd7e2e6fc6063232c63c73e6d60">reserved_62_62</a>               : 1;
<a name="l14637"></a>14637     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#afa61710d4b10ff1429383efb519ec1a1">srio3</a>                        : 1;  <span class="comment">/**&lt; SRIO3 interrupt</span>
<a name="l14638"></a>14638 <span class="comment">                                                         See SRIO3_INT_REG, SRIO3_INT2_REG */</span>
<a name="l14639"></a>14639     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a76194c3b897f015d24d0fe9718df8d88">srio2</a>                        : 1;  <span class="comment">/**&lt; SRIO2 interrupt</span>
<a name="l14640"></a>14640 <span class="comment">                                                         See SRIO2_INT_REG, SRIO2_INT2_REG */</span>
<a name="l14641"></a>14641     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a00cbbb812cdd5b6c1e2b99fe0897d477">reserved_57_59</a>               : 3;
<a name="l14642"></a>14642     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a5fbf8dcb6fc66c24c15cde2d2439119b">dfm</a>                          : 1;  <span class="comment">/**&lt; DFM Interrupt</span>
<a name="l14643"></a>14643 <span class="comment">                                                         See DFM_FNT_STAT */</span>
<a name="l14644"></a>14644     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a115cf71591216bc2a4f106ff8f29d31b">reserved_53_55</a>               : 3;
<a name="l14645"></a>14645     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#aa27495569036f3ebd305abbb23b52321">lmc0</a>                         : 1;  <span class="comment">/**&lt; LMC0 interrupt</span>
<a name="l14646"></a>14646 <span class="comment">                                                         See LMC0_INT */</span>
<a name="l14647"></a>14647     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#af94a45101253aeef375bdd7e44e1cb2c">reserved_50_51</a>               : 2;
<a name="l14648"></a>14648     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a95bf7b11571c5b71a458548446f198da">pem1</a>                         : 1;  <span class="comment">/**&lt; PEM1 interrupt</span>
<a name="l14649"></a>14649 <span class="comment">                                                         See PEM1_INT_SUM (enabled by PEM1_INT_ENB) */</span>
<a name="l14650"></a>14650     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a8d1394d17af18438c8c48410f9651d09">pem0</a>                         : 1;  <span class="comment">/**&lt; PEM0 interrupt</span>
<a name="l14651"></a>14651 <span class="comment">                                                         See PEM0_INT_SUM (enabled by PEM0_INT_ENB) */</span>
<a name="l14652"></a>14652     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#af221f45e19df9c01019a4da9ea729478">ptp</a>                          : 1;  <span class="comment">/**&lt; PTP interrupt</span>
<a name="l14653"></a>14653 <span class="comment">                                                         Set when HW decrements MIO_PTP_EVT_CNT to zero */</span>
<a name="l14654"></a>14654     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a94b023f03bea64dfbb1fb8f1baae9085">agl</a>                          : 1;  <span class="comment">/**&lt; AGL interrupt</span>
<a name="l14655"></a>14655 <span class="comment">                                                         See AGL_GMX_RX*_INT_REG, AGL_GMX_TX_INT_REG */</span>
<a name="l14656"></a>14656     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a01b6a2abc510f0c4761eccbfc06d983b">reserved_41_45</a>               : 5;
<a name="l14657"></a>14657     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a60a2f0a2bda65cdd8807d388c601a3b7">dpi_dma</a>                      : 1;  <span class="comment">/**&lt; DPI DMA instruction completion  interrupt</span>
<a name="l14658"></a>14658 <span class="comment">                                                         TBD, See DPI DMA instruction completion */</span>
<a name="l14659"></a>14659     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a68777a6ec4ec1eb2b6a54c6015c757ee">reserved_38_39</a>               : 2;
<a name="l14660"></a>14660     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a570d1ccc8547f4c4b5de3dd8e7b5dc3c">agx1</a>                         : 1;  <span class="comment">/**&lt; GMX1 interrupt</span>
<a name="l14661"></a>14661 <span class="comment">                                                         See GMX1_RX*_INT_REG, GMX1_TX_INT_REG,</span>
<a name="l14662"></a>14662 <span class="comment">                                                         PCS1_INT*_REG, PCSX1_INT_REG */</span>
<a name="l14663"></a>14663     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#ae474080ee99e91e8feb60cf57e63c795">agx0</a>                         : 1;  <span class="comment">/**&lt; GMX0 interrupt</span>
<a name="l14664"></a>14664 <span class="comment">                                                         See GMX0_RX*_INT_REG, GMX0_TX_INT_REG,</span>
<a name="l14665"></a>14665 <span class="comment">                                                         PCS0_INT*_REG, PCSX0_INT_REG */</span>
<a name="l14666"></a>14666     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a05795671df4db73501668e904367d3cc">dpi</a>                          : 1;  <span class="comment">/**&lt; DPI interrupt</span>
<a name="l14667"></a>14667 <span class="comment">                                                         See DPI_INT_REG */</span>
<a name="l14668"></a>14668     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a8fc6d7a0494e96e2e52b076ffa6ccf45">sli</a>                          : 1;  <span class="comment">/**&lt; SLI interrupt</span>
<a name="l14669"></a>14669 <span class="comment">                                                         See SLI_INT_SUM (enabled by SLI_INT_ENB_CIU) */</span>
<a name="l14670"></a>14670     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#aba30f4f4105b7465356bb1c496919ccf">usb</a>                          : 1;  <span class="comment">/**&lt; USB UCTL0 interrupt</span>
<a name="l14671"></a>14671 <span class="comment">                                                         See UCTL0_INT_REG */</span>
<a name="l14672"></a>14672     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a959ed78fde5be9faab537e1aafc1abd5">dfa</a>                          : 1;  <span class="comment">/**&lt; DFA interrupt</span>
<a name="l14673"></a>14673 <span class="comment">                                                         See DFA_ERROR */</span>
<a name="l14674"></a>14674     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a2197f18adc0f26d23b6e5270cb9d9ad1">key</a>                          : 1;  <span class="comment">/**&lt; KEY interrupt</span>
<a name="l14675"></a>14675 <span class="comment">                                                         See KEY_INT_SUM */</span>
<a name="l14676"></a>14676     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a9915da9feb725da019bf81cb707f7f25">rad</a>                          : 1;  <span class="comment">/**&lt; RAD interrupt</span>
<a name="l14677"></a>14677 <span class="comment">                                                         See RAD_REG_ERROR */</span>
<a name="l14678"></a>14678     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a4cbc9c259c1bef4df85447d818bf11a9">tim</a>                          : 1;  <span class="comment">/**&lt; TIM interrupt</span>
<a name="l14679"></a>14679 <span class="comment">                                                         See TIM_REG_ERROR */</span>
<a name="l14680"></a>14680     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#ae2c0e0b9726e64478762f09cc9fca412">zip</a>                          : 1;  <span class="comment">/**&lt; ZIP interrupt</span>
<a name="l14681"></a>14681 <span class="comment">                                                         See ZIP_ERROR */</span>
<a name="l14682"></a>14682     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a63c1760364bd17674ce3203f17455eb5">pko</a>                          : 1;  <span class="comment">/**&lt; PKO interrupt</span>
<a name="l14683"></a>14683 <span class="comment">                                                         See PKO_REG_ERROR */</span>
<a name="l14684"></a>14684     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#adb88d3f74562c31444c2ae8b08b83b64">pip</a>                          : 1;  <span class="comment">/**&lt; PIP interrupt</span>
<a name="l14685"></a>14685 <span class="comment">                                                         See PIP_INT_REG */</span>
<a name="l14686"></a>14686     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a42501c4d66a53937623ce7f362cbc9f8">ipd</a>                          : 1;  <span class="comment">/**&lt; IPD interrupt</span>
<a name="l14687"></a>14687 <span class="comment">                                                         See IPD_INT_SUM */</span>
<a name="l14688"></a>14688     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#ac9ffbac06a2730451f118d0b3207334e">l2c</a>                          : 1;  <span class="comment">/**&lt; L2C interrupt</span>
<a name="l14689"></a>14689 <span class="comment">                                                         See L2C_INT_REG */</span>
<a name="l14690"></a>14690     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#abe13087c41d6603773c69a187ff06713">pow</a>                          : 1;  <span class="comment">/**&lt; POW err interrupt</span>
<a name="l14691"></a>14691 <span class="comment">                                                         See POW_ECC_ERR */</span>
<a name="l14692"></a>14692     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a8c70fac314ae50c07e29db39b9859c19">fpa</a>                          : 1;  <span class="comment">/**&lt; FPA interrupt</span>
<a name="l14693"></a>14693 <span class="comment">                                                         See FPA_INT_SUM */</span>
<a name="l14694"></a>14694     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a084cddbcdd8918ba140acb7a830d87dc">iob</a>                          : 1;  <span class="comment">/**&lt; IOB interrupt</span>
<a name="l14695"></a>14695 <span class="comment">                                                         See IOB_INT_SUM */</span>
<a name="l14696"></a>14696     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a2b6ba05a72524c6c6a47ad077ea92506">mio</a>                          : 1;  <span class="comment">/**&lt; MIO boot interrupt</span>
<a name="l14697"></a>14697 <span class="comment">                                                         See MIO_BOOT_ERR */</span>
<a name="l14698"></a>14698     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a43400d15a3dc24160e4eb894c824eeb7">nand</a>                         : 1;  <span class="comment">/**&lt; EMMC Flash Controller interrupt</span>
<a name="l14699"></a>14699 <span class="comment">                                                         See EMMC interrupt */</span>
<a name="l14700"></a>14700     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#ac71c5b834f8ca525675a9235f5df016c">mii1</a>                         : 1;  <span class="comment">/**&lt; RGMII/MII/MIX Interface 1 Interrupt</span>
<a name="l14701"></a>14701 <span class="comment">                                                         See MIX1_ISR */</span>
<a name="l14702"></a>14702     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a86e76411777ead2b5579ae3523d9c26e">usb1</a>                         : 1;  <span class="comment">/**&lt; USBDRD1 interrupt.  Value equals ((CIU_CIB_USBDRD(1)_RAW &amp; CIU_CIB_USBDRD(1)_EN) != 0).</span>
<a name="l14703"></a>14703 <span class="comment">                                                         See CIU_CIB_USBDRD(1)_RAW and CIU_CIB_USBDRD(1)_EN. */</span>
<a name="l14704"></a>14704     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a98c490458850fe5caef9e5217d568763">reserved_10_16</a>               : 7;
<a name="l14705"></a>14705     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#afa62fe2d75c31903552874eaf41f2f80">wdog</a>                         : 10; <span class="comment">/**&lt; Per PP watchdog interrupts */</span>
<a name="l14706"></a>14706 <span class="preprocessor">#else</span>
<a name="l14707"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#afa62fe2d75c31903552874eaf41f2f80">14707</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#afa62fe2d75c31903552874eaf41f2f80">wdog</a>                         : 10;
<a name="l14708"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a98c490458850fe5caef9e5217d568763">14708</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a98c490458850fe5caef9e5217d568763">reserved_10_16</a>               : 7;
<a name="l14709"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a86e76411777ead2b5579ae3523d9c26e">14709</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a86e76411777ead2b5579ae3523d9c26e">usb1</a>                         : 1;
<a name="l14710"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#ac71c5b834f8ca525675a9235f5df016c">14710</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#ac71c5b834f8ca525675a9235f5df016c">mii1</a>                         : 1;
<a name="l14711"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a43400d15a3dc24160e4eb894c824eeb7">14711</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a43400d15a3dc24160e4eb894c824eeb7">nand</a>                         : 1;
<a name="l14712"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a2b6ba05a72524c6c6a47ad077ea92506">14712</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a2b6ba05a72524c6c6a47ad077ea92506">mio</a>                          : 1;
<a name="l14713"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a084cddbcdd8918ba140acb7a830d87dc">14713</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a084cddbcdd8918ba140acb7a830d87dc">iob</a>                          : 1;
<a name="l14714"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a8c70fac314ae50c07e29db39b9859c19">14714</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a8c70fac314ae50c07e29db39b9859c19">fpa</a>                          : 1;
<a name="l14715"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#abe13087c41d6603773c69a187ff06713">14715</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#abe13087c41d6603773c69a187ff06713">pow</a>                          : 1;
<a name="l14716"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#ac9ffbac06a2730451f118d0b3207334e">14716</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#ac9ffbac06a2730451f118d0b3207334e">l2c</a>                          : 1;
<a name="l14717"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a42501c4d66a53937623ce7f362cbc9f8">14717</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a42501c4d66a53937623ce7f362cbc9f8">ipd</a>                          : 1;
<a name="l14718"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#adb88d3f74562c31444c2ae8b08b83b64">14718</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#adb88d3f74562c31444c2ae8b08b83b64">pip</a>                          : 1;
<a name="l14719"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a63c1760364bd17674ce3203f17455eb5">14719</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a63c1760364bd17674ce3203f17455eb5">pko</a>                          : 1;
<a name="l14720"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#ae2c0e0b9726e64478762f09cc9fca412">14720</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#ae2c0e0b9726e64478762f09cc9fca412">zip</a>                          : 1;
<a name="l14721"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a4cbc9c259c1bef4df85447d818bf11a9">14721</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a4cbc9c259c1bef4df85447d818bf11a9">tim</a>                          : 1;
<a name="l14722"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a9915da9feb725da019bf81cb707f7f25">14722</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a9915da9feb725da019bf81cb707f7f25">rad</a>                          : 1;
<a name="l14723"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a2197f18adc0f26d23b6e5270cb9d9ad1">14723</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a2197f18adc0f26d23b6e5270cb9d9ad1">key</a>                          : 1;
<a name="l14724"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a959ed78fde5be9faab537e1aafc1abd5">14724</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a959ed78fde5be9faab537e1aafc1abd5">dfa</a>                          : 1;
<a name="l14725"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#aba30f4f4105b7465356bb1c496919ccf">14725</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#aba30f4f4105b7465356bb1c496919ccf">usb</a>                          : 1;
<a name="l14726"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a8fc6d7a0494e96e2e52b076ffa6ccf45">14726</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a8fc6d7a0494e96e2e52b076ffa6ccf45">sli</a>                          : 1;
<a name="l14727"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a05795671df4db73501668e904367d3cc">14727</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a05795671df4db73501668e904367d3cc">dpi</a>                          : 1;
<a name="l14728"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#ae474080ee99e91e8feb60cf57e63c795">14728</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#ae474080ee99e91e8feb60cf57e63c795">agx0</a>                         : 1;
<a name="l14729"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a570d1ccc8547f4c4b5de3dd8e7b5dc3c">14729</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a570d1ccc8547f4c4b5de3dd8e7b5dc3c">agx1</a>                         : 1;
<a name="l14730"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a68777a6ec4ec1eb2b6a54c6015c757ee">14730</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a68777a6ec4ec1eb2b6a54c6015c757ee">reserved_38_39</a>               : 2;
<a name="l14731"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a60a2f0a2bda65cdd8807d388c601a3b7">14731</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a60a2f0a2bda65cdd8807d388c601a3b7">dpi_dma</a>                      : 1;
<a name="l14732"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a01b6a2abc510f0c4761eccbfc06d983b">14732</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a01b6a2abc510f0c4761eccbfc06d983b">reserved_41_45</a>               : 5;
<a name="l14733"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a94b023f03bea64dfbb1fb8f1baae9085">14733</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a94b023f03bea64dfbb1fb8f1baae9085">agl</a>                          : 1;
<a name="l14734"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#af221f45e19df9c01019a4da9ea729478">14734</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#af221f45e19df9c01019a4da9ea729478">ptp</a>                          : 1;
<a name="l14735"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a8d1394d17af18438c8c48410f9651d09">14735</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a8d1394d17af18438c8c48410f9651d09">pem0</a>                         : 1;
<a name="l14736"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a95bf7b11571c5b71a458548446f198da">14736</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a95bf7b11571c5b71a458548446f198da">pem1</a>                         : 1;
<a name="l14737"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#af94a45101253aeef375bdd7e44e1cb2c">14737</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#af94a45101253aeef375bdd7e44e1cb2c">reserved_50_51</a>               : 2;
<a name="l14738"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#aa27495569036f3ebd305abbb23b52321">14738</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#aa27495569036f3ebd305abbb23b52321">lmc0</a>                         : 1;
<a name="l14739"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a115cf71591216bc2a4f106ff8f29d31b">14739</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a115cf71591216bc2a4f106ff8f29d31b">reserved_53_55</a>               : 3;
<a name="l14740"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a5fbf8dcb6fc66c24c15cde2d2439119b">14740</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a5fbf8dcb6fc66c24c15cde2d2439119b">dfm</a>                          : 1;
<a name="l14741"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a00cbbb812cdd5b6c1e2b99fe0897d477">14741</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a00cbbb812cdd5b6c1e2b99fe0897d477">reserved_57_59</a>               : 3;
<a name="l14742"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a76194c3b897f015d24d0fe9718df8d88">14742</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a76194c3b897f015d24d0fe9718df8d88">srio2</a>                        : 1;
<a name="l14743"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#afa61710d4b10ff1429383efb519ec1a1">14743</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#afa61710d4b10ff1429383efb519ec1a1">srio3</a>                        : 1;
<a name="l14744"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a400eecd7e2e6fc6063232c63c73e6d60">14744</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#a400eecd7e2e6fc6063232c63c73e6d60">reserved_62_62</a>               : 1;
<a name="l14745"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#af4a644b2b8ce16323e32ff4ed05419a4">14745</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__s.html#af4a644b2b8ce16323e32ff4ed05419a4">rst</a>                          : 1;
<a name="l14746"></a>14746 <span class="preprocessor">#endif</span>
<a name="l14747"></a>14747 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__sum1__ppx__ip2.html#aed33d041d47defe6f89d057214175d60">s</a>;
<a name="l14748"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html">14748</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html">cvmx_ciu_sum1_ppx_ip2_cn61xx</a> {
<a name="l14749"></a>14749 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l14750"></a>14750 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a334e0e10959b5fc466d41179b489048b">rst</a>                          : 1;  <span class="comment">/**&lt; MIO RST interrupt</span>
<a name="l14751"></a>14751 <span class="comment">                                                         See MIO_RST_INT */</span>
<a name="l14752"></a>14752     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a282bd6af337eb3c4e5a5db51daf7a125">reserved_53_62</a>               : 10;
<a name="l14753"></a>14753     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a03b68f64dab48966bef3a174a1012541">lmc0</a>                         : 1;  <span class="comment">/**&lt; LMC0 interrupt</span>
<a name="l14754"></a>14754 <span class="comment">                                                         See LMC0_INT */</span>
<a name="l14755"></a>14755     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a9525c73e29f2578dd80764c0984be49d">reserved_50_51</a>               : 2;
<a name="l14756"></a>14756     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#afb7be0a5ecda087fafa861d2e8a2ecc1">pem1</a>                         : 1;  <span class="comment">/**&lt; PEM1 interrupt</span>
<a name="l14757"></a>14757 <span class="comment">                                                         See PEM1_INT_SUM (enabled by PEM1_INT_ENB) */</span>
<a name="l14758"></a>14758     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a93b3a24577350af0cd29ec8556775a5f">pem0</a>                         : 1;  <span class="comment">/**&lt; PEM0 interrupt</span>
<a name="l14759"></a>14759 <span class="comment">                                                         See PEM0_INT_SUM (enabled by PEM0_INT_ENB) */</span>
<a name="l14760"></a>14760     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a11291a50ad24516e012679c7611be8d9">ptp</a>                          : 1;  <span class="comment">/**&lt; PTP interrupt</span>
<a name="l14761"></a>14761 <span class="comment">                                                         Set when HW decrements MIO_PTP_EVT_CNT to zero */</span>
<a name="l14762"></a>14762     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a4cd28bb7683c87e79205a9ee8ccb9453">agl</a>                          : 1;  <span class="comment">/**&lt; AGL interrupt</span>
<a name="l14763"></a>14763 <span class="comment">                                                         See AGL_GMX_RX*_INT_REG, AGL_GMX_TX_INT_REG */</span>
<a name="l14764"></a>14764     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#aeb3b1c4722f74c88fb6628a8f18ce53f">reserved_41_45</a>               : 5;
<a name="l14765"></a>14765     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a098c48dbe4a72ef899c51f90a24d9303">dpi_dma</a>                      : 1;  <span class="comment">/**&lt; DPI DMA instruction completion  interrupt</span>
<a name="l14766"></a>14766 <span class="comment">                                                         TBD, See DPI DMA instruction completion */</span>
<a name="l14767"></a>14767     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a2d9ac46f97118928958d0448f7fc9a12">reserved_38_39</a>               : 2;
<a name="l14768"></a>14768     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a934499b3b31f810cc8cbf41d3f3d4a71">agx1</a>                         : 1;  <span class="comment">/**&lt; GMX1 interrupt</span>
<a name="l14769"></a>14769 <span class="comment">                                                         See GMX1_RX*_INT_REG, GMX1_TX_INT_REG,</span>
<a name="l14770"></a>14770 <span class="comment">                                                         PCS1_INT*_REG, PCSX1_INT_REG */</span>
<a name="l14771"></a>14771     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a31cfa4a60938adfdda13834d5e1d4433">agx0</a>                         : 1;  <span class="comment">/**&lt; GMX0 interrupt</span>
<a name="l14772"></a>14772 <span class="comment">                                                         See GMX0_RX*_INT_REG, GMX0_TX_INT_REG,</span>
<a name="l14773"></a>14773 <span class="comment">                                                         PCS0_INT*_REG, PCSX0_INT_REG */</span>
<a name="l14774"></a>14774     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#af28fafea9251c24c2a9e32788c695438">dpi</a>                          : 1;  <span class="comment">/**&lt; DPI interrupt</span>
<a name="l14775"></a>14775 <span class="comment">                                                         See DPI_INT_REG */</span>
<a name="l14776"></a>14776     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a469d1bc288117d16c4f6c168e7a42ce5">sli</a>                          : 1;  <span class="comment">/**&lt; SLI interrupt</span>
<a name="l14777"></a>14777 <span class="comment">                                                         See SLI_INT_SUM (enabled by SLI_INT_ENB_CIU) */</span>
<a name="l14778"></a>14778     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#ae7127e288e9711dd6691306d673386e5">usb</a>                          : 1;  <span class="comment">/**&lt; USB UCTL0 interrupt</span>
<a name="l14779"></a>14779 <span class="comment">                                                         See UCTL0_INT_REG */</span>
<a name="l14780"></a>14780     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a869c77faf90f97bbe82c145a2d5762ae">dfa</a>                          : 1;  <span class="comment">/**&lt; DFA interrupt</span>
<a name="l14781"></a>14781 <span class="comment">                                                         See DFA_ERROR */</span>
<a name="l14782"></a>14782     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a13458744b3f69039b4198dee36180bda">key</a>                          : 1;  <span class="comment">/**&lt; KEY interrupt</span>
<a name="l14783"></a>14783 <span class="comment">                                                         See KEY_INT_SUM */</span>
<a name="l14784"></a>14784     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a9f7a6f2d29a5090c5d6791733f93eb7d">rad</a>                          : 1;  <span class="comment">/**&lt; RAD interrupt</span>
<a name="l14785"></a>14785 <span class="comment">                                                         See RAD_REG_ERROR */</span>
<a name="l14786"></a>14786     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a34e21fce05fd99a7494528af7297abf3">tim</a>                          : 1;  <span class="comment">/**&lt; TIM interrupt</span>
<a name="l14787"></a>14787 <span class="comment">                                                         See TIM_REG_ERROR */</span>
<a name="l14788"></a>14788     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a7c9dfabddac3c0fed247d93b4a1f91c0">zip</a>                          : 1;  <span class="comment">/**&lt; ZIP interrupt</span>
<a name="l14789"></a>14789 <span class="comment">                                                         See ZIP_ERROR */</span>
<a name="l14790"></a>14790     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a06e312a327e45c1dbe86889cfb80488c">pko</a>                          : 1;  <span class="comment">/**&lt; PKO interrupt</span>
<a name="l14791"></a>14791 <span class="comment">                                                         See PKO_REG_ERROR */</span>
<a name="l14792"></a>14792     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a7f5a4fc3a9b0316599a67db445ec27ea">pip</a>                          : 1;  <span class="comment">/**&lt; PIP interrupt</span>
<a name="l14793"></a>14793 <span class="comment">                                                         See PIP_INT_REG */</span>
<a name="l14794"></a>14794     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a18d6d4429a280fff2a40acf2be1acfa7">ipd</a>                          : 1;  <span class="comment">/**&lt; IPD interrupt</span>
<a name="l14795"></a>14795 <span class="comment">                                                         See IPD_INT_SUM */</span>
<a name="l14796"></a>14796     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#aa65226499d8e1a3f49f7f79da5bbca84">l2c</a>                          : 1;  <span class="comment">/**&lt; L2C interrupt</span>
<a name="l14797"></a>14797 <span class="comment">                                                         See L2C_INT_REG */</span>
<a name="l14798"></a>14798     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a15e83408bddbf9a3d5251237cf53358a">pow</a>                          : 1;  <span class="comment">/**&lt; POW err interrupt</span>
<a name="l14799"></a>14799 <span class="comment">                                                         See POW_ECC_ERR */</span>
<a name="l14800"></a>14800     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a062beeee2df67c10516b95627f042521">fpa</a>                          : 1;  <span class="comment">/**&lt; FPA interrupt</span>
<a name="l14801"></a>14801 <span class="comment">                                                         See FPA_INT_SUM */</span>
<a name="l14802"></a>14802     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a97f651829bff9fafa01e124feec08112">iob</a>                          : 1;  <span class="comment">/**&lt; IOB interrupt</span>
<a name="l14803"></a>14803 <span class="comment">                                                         See IOB_INT_SUM */</span>
<a name="l14804"></a>14804     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a1599c85fec583528cf0b979f8877d6a9">mio</a>                          : 1;  <span class="comment">/**&lt; MIO boot interrupt</span>
<a name="l14805"></a>14805 <span class="comment">                                                         See MIO_BOOT_ERR */</span>
<a name="l14806"></a>14806     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a82d4e0d8387a4fe40cea973b9b167d9e">nand</a>                         : 1;  <span class="comment">/**&lt; EMMC Flash Controller interrupt</span>
<a name="l14807"></a>14807 <span class="comment">                                                         See EMMC interrupt */</span>
<a name="l14808"></a>14808     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a2ee567e7b38af6b59454b391c808ea20">mii1</a>                         : 1;  <span class="comment">/**&lt; RGMII/MIX Interface 1 Interrupt</span>
<a name="l14809"></a>14809 <span class="comment">                                                         See MIX1_ISR */</span>
<a name="l14810"></a>14810     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a3c39e854ea0cf5967a98ab7480c0a675">reserved_4_17</a>                : 14;
<a name="l14811"></a>14811     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a4ab3e85d82b5089320efa84d28a31b0e">wdog</a>                         : 4;  <span class="comment">/**&lt; Per PP watchdog interrupts */</span>
<a name="l14812"></a>14812 <span class="preprocessor">#else</span>
<a name="l14813"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a4ab3e85d82b5089320efa84d28a31b0e">14813</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a4ab3e85d82b5089320efa84d28a31b0e">wdog</a>                         : 4;
<a name="l14814"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a3c39e854ea0cf5967a98ab7480c0a675">14814</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a3c39e854ea0cf5967a98ab7480c0a675">reserved_4_17</a>                : 14;
<a name="l14815"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a2ee567e7b38af6b59454b391c808ea20">14815</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a2ee567e7b38af6b59454b391c808ea20">mii1</a>                         : 1;
<a name="l14816"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a82d4e0d8387a4fe40cea973b9b167d9e">14816</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a82d4e0d8387a4fe40cea973b9b167d9e">nand</a>                         : 1;
<a name="l14817"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a1599c85fec583528cf0b979f8877d6a9">14817</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a1599c85fec583528cf0b979f8877d6a9">mio</a>                          : 1;
<a name="l14818"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a97f651829bff9fafa01e124feec08112">14818</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a97f651829bff9fafa01e124feec08112">iob</a>                          : 1;
<a name="l14819"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a062beeee2df67c10516b95627f042521">14819</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a062beeee2df67c10516b95627f042521">fpa</a>                          : 1;
<a name="l14820"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a15e83408bddbf9a3d5251237cf53358a">14820</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a15e83408bddbf9a3d5251237cf53358a">pow</a>                          : 1;
<a name="l14821"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#aa65226499d8e1a3f49f7f79da5bbca84">14821</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#aa65226499d8e1a3f49f7f79da5bbca84">l2c</a>                          : 1;
<a name="l14822"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a18d6d4429a280fff2a40acf2be1acfa7">14822</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a18d6d4429a280fff2a40acf2be1acfa7">ipd</a>                          : 1;
<a name="l14823"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a7f5a4fc3a9b0316599a67db445ec27ea">14823</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a7f5a4fc3a9b0316599a67db445ec27ea">pip</a>                          : 1;
<a name="l14824"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a06e312a327e45c1dbe86889cfb80488c">14824</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a06e312a327e45c1dbe86889cfb80488c">pko</a>                          : 1;
<a name="l14825"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a7c9dfabddac3c0fed247d93b4a1f91c0">14825</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a7c9dfabddac3c0fed247d93b4a1f91c0">zip</a>                          : 1;
<a name="l14826"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a34e21fce05fd99a7494528af7297abf3">14826</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a34e21fce05fd99a7494528af7297abf3">tim</a>                          : 1;
<a name="l14827"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a9f7a6f2d29a5090c5d6791733f93eb7d">14827</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a9f7a6f2d29a5090c5d6791733f93eb7d">rad</a>                          : 1;
<a name="l14828"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a13458744b3f69039b4198dee36180bda">14828</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a13458744b3f69039b4198dee36180bda">key</a>                          : 1;
<a name="l14829"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a869c77faf90f97bbe82c145a2d5762ae">14829</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a869c77faf90f97bbe82c145a2d5762ae">dfa</a>                          : 1;
<a name="l14830"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#ae7127e288e9711dd6691306d673386e5">14830</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#ae7127e288e9711dd6691306d673386e5">usb</a>                          : 1;
<a name="l14831"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a469d1bc288117d16c4f6c168e7a42ce5">14831</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a469d1bc288117d16c4f6c168e7a42ce5">sli</a>                          : 1;
<a name="l14832"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#af28fafea9251c24c2a9e32788c695438">14832</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#af28fafea9251c24c2a9e32788c695438">dpi</a>                          : 1;
<a name="l14833"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a31cfa4a60938adfdda13834d5e1d4433">14833</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a31cfa4a60938adfdda13834d5e1d4433">agx0</a>                         : 1;
<a name="l14834"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a934499b3b31f810cc8cbf41d3f3d4a71">14834</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a934499b3b31f810cc8cbf41d3f3d4a71">agx1</a>                         : 1;
<a name="l14835"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a2d9ac46f97118928958d0448f7fc9a12">14835</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a2d9ac46f97118928958d0448f7fc9a12">reserved_38_39</a>               : 2;
<a name="l14836"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a098c48dbe4a72ef899c51f90a24d9303">14836</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a098c48dbe4a72ef899c51f90a24d9303">dpi_dma</a>                      : 1;
<a name="l14837"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#aeb3b1c4722f74c88fb6628a8f18ce53f">14837</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#aeb3b1c4722f74c88fb6628a8f18ce53f">reserved_41_45</a>               : 5;
<a name="l14838"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a4cd28bb7683c87e79205a9ee8ccb9453">14838</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a4cd28bb7683c87e79205a9ee8ccb9453">agl</a>                          : 1;
<a name="l14839"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a11291a50ad24516e012679c7611be8d9">14839</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a11291a50ad24516e012679c7611be8d9">ptp</a>                          : 1;
<a name="l14840"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a93b3a24577350af0cd29ec8556775a5f">14840</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a93b3a24577350af0cd29ec8556775a5f">pem0</a>                         : 1;
<a name="l14841"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#afb7be0a5ecda087fafa861d2e8a2ecc1">14841</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#afb7be0a5ecda087fafa861d2e8a2ecc1">pem1</a>                         : 1;
<a name="l14842"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a9525c73e29f2578dd80764c0984be49d">14842</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a9525c73e29f2578dd80764c0984be49d">reserved_50_51</a>               : 2;
<a name="l14843"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a03b68f64dab48966bef3a174a1012541">14843</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a03b68f64dab48966bef3a174a1012541">lmc0</a>                         : 1;
<a name="l14844"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a282bd6af337eb3c4e5a5db51daf7a125">14844</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a282bd6af337eb3c4e5a5db51daf7a125">reserved_53_62</a>               : 10;
<a name="l14845"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a334e0e10959b5fc466d41179b489048b">14845</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn61xx.html#a334e0e10959b5fc466d41179b489048b">rst</a>                          : 1;
<a name="l14846"></a>14846 <span class="preprocessor">#endif</span>
<a name="l14847"></a>14847 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__sum1__ppx__ip2.html#a540dd09b365cf7eb35782487c5f3b1c5">cn61xx</a>;
<a name="l14848"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html">14848</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html">cvmx_ciu_sum1_ppx_ip2_cn66xx</a> {
<a name="l14849"></a>14849 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l14850"></a>14850 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#ac7175798c7bdd772a80e311330c7d18d">rst</a>                          : 1;  <span class="comment">/**&lt; MIO RST interrupt</span>
<a name="l14851"></a>14851 <span class="comment">                                                         See MIO_RST_INT */</span>
<a name="l14852"></a>14852     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a4d47f5e5b49afdac626a22494c995eef">reserved_62_62</a>               : 1;
<a name="l14853"></a>14853     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#abf6ce9eaa1c1d88342129fa31d7b4da8">srio3</a>                        : 1;  <span class="comment">/**&lt; SRIO3 interrupt</span>
<a name="l14854"></a>14854 <span class="comment">                                                         See SRIO3_INT_REG, SRIO3_INT2_REG */</span>
<a name="l14855"></a>14855     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a9d71bb69e64aad53c429798b9cbb2cfd">srio2</a>                        : 1;  <span class="comment">/**&lt; SRIO2 interrupt</span>
<a name="l14856"></a>14856 <span class="comment">                                                         See SRIO2_INT_REG, SRIO2_INT2_REG */</span>
<a name="l14857"></a>14857     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#ab0584372074877c01958f87446dded5b">reserved_57_59</a>               : 3;
<a name="l14858"></a>14858     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a97a7f1ff2f9b8406ffbb765f07dc9898">dfm</a>                          : 1;  <span class="comment">/**&lt; DFM Interrupt</span>
<a name="l14859"></a>14859 <span class="comment">                                                         See DFM_FNT_STAT */</span>
<a name="l14860"></a>14860     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#afe78d5463bd3f1020fb636cc2d29bf10">reserved_53_55</a>               : 3;
<a name="l14861"></a>14861     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#ae41ea4eb8b71500f8e08ed64c77e0f0d">lmc0</a>                         : 1;  <span class="comment">/**&lt; LMC0 interrupt</span>
<a name="l14862"></a>14862 <span class="comment">                                                         See LMC0_INT */</span>
<a name="l14863"></a>14863     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a14eb934158e15a9cdd0036b2013cc5c6">reserved_51_51</a>               : 1;
<a name="l14864"></a>14864     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a1c503cc89cd6bf0a3c5c9cb4af85245b">srio0</a>                        : 1;  <span class="comment">/**&lt; SRIO0 interrupt</span>
<a name="l14865"></a>14865 <span class="comment">                                                         See SRIO0_INT_REG, SRIO0_INT2_REG */</span>
<a name="l14866"></a>14866     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a2290a0b4d2f98ea01006014dc72ea6c4">pem1</a>                         : 1;  <span class="comment">/**&lt; PEM1 interrupt</span>
<a name="l14867"></a>14867 <span class="comment">                                                         See PEM1_INT_SUM (enabled by PEM1_INT_ENB) */</span>
<a name="l14868"></a>14868     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#aff75bc9f1e9673f13c0b8dc050f5584b">pem0</a>                         : 1;  <span class="comment">/**&lt; PEM0 interrupt</span>
<a name="l14869"></a>14869 <span class="comment">                                                         See PEM0_INT_SUM (enabled by PEM0_INT_ENB) */</span>
<a name="l14870"></a>14870     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#ade87b93e3c645a38eba9f25246e61a98">ptp</a>                          : 1;  <span class="comment">/**&lt; PTP interrupt</span>
<a name="l14871"></a>14871 <span class="comment">                                                         Set when HW decrements MIO_PTP_EVT_CNT to zero */</span>
<a name="l14872"></a>14872     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a708b9fd375992b3aecd0e794b8ead3a3">agl</a>                          : 1;  <span class="comment">/**&lt; AGL interrupt</span>
<a name="l14873"></a>14873 <span class="comment">                                                         See AGL_GMX_RX*_INT_REG, AGL_GMX_TX_INT_REG */</span>
<a name="l14874"></a>14874     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a4fe007ec63c125391ceaa9c48cba17f2">reserved_38_45</a>               : 8;
<a name="l14875"></a>14875     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a8e262784367437daa45ac18c35438de7">agx1</a>                         : 1;  <span class="comment">/**&lt; GMX1 interrupt</span>
<a name="l14876"></a>14876 <span class="comment">                                                         See GMX1_RX*_INT_REG, GMX1_TX_INT_REG,</span>
<a name="l14877"></a>14877 <span class="comment">                                                         PCS1_INT*_REG, PCSX1_INT_REG */</span>
<a name="l14878"></a>14878     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a7809524fbd0a65d1367843c2ae1ad7a3">agx0</a>                         : 1;  <span class="comment">/**&lt; GMX0 interrupt</span>
<a name="l14879"></a>14879 <span class="comment">                                                         See GMX0_RX*_INT_REG, GMX0_TX_INT_REG,</span>
<a name="l14880"></a>14880 <span class="comment">                                                         PCS0_INT*_REG, PCSX0_INT_REG */</span>
<a name="l14881"></a>14881     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a76039d201ecfd675981e6c6e222d94ab">dpi</a>                          : 1;  <span class="comment">/**&lt; DPI interrupt</span>
<a name="l14882"></a>14882 <span class="comment">                                                         See DPI_INT_REG */</span>
<a name="l14883"></a>14883     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#ade90f4f21ce9b7866a8b518bd0a0e9a3">sli</a>                          : 1;  <span class="comment">/**&lt; SLI interrupt</span>
<a name="l14884"></a>14884 <span class="comment">                                                         See SLI_INT_SUM (enabled by SLI_INT_ENB_CIU) */</span>
<a name="l14885"></a>14885     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a943f71ea79c1a31195cb594cbc06828f">usb</a>                          : 1;  <span class="comment">/**&lt; USB UCTL0 interrupt</span>
<a name="l14886"></a>14886 <span class="comment">                                                         See UCTL0_INT_REG */</span>
<a name="l14887"></a>14887     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a02828054add7b34ec8a6992fa259f5f7">dfa</a>                          : 1;  <span class="comment">/**&lt; DFA interrupt</span>
<a name="l14888"></a>14888 <span class="comment">                                                         See DFA_ERROR */</span>
<a name="l14889"></a>14889     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a916c2aa7fc6ed4803737a561189c1e0b">key</a>                          : 1;  <span class="comment">/**&lt; KEY interrupt</span>
<a name="l14890"></a>14890 <span class="comment">                                                         See KEY_INT_SUM */</span>
<a name="l14891"></a>14891     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a99178be109e2b14fbce3109f18ce2597">rad</a>                          : 1;  <span class="comment">/**&lt; RAD interrupt</span>
<a name="l14892"></a>14892 <span class="comment">                                                         See RAD_REG_ERROR */</span>
<a name="l14893"></a>14893     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a6f254bf9199cadab9e0e51b279e30abe">tim</a>                          : 1;  <span class="comment">/**&lt; TIM interrupt</span>
<a name="l14894"></a>14894 <span class="comment">                                                         See TIM_REG_ERROR */</span>
<a name="l14895"></a>14895     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a39166db2443504e4773a895f989869d0">zip</a>                          : 1;  <span class="comment">/**&lt; ZIP interrupt</span>
<a name="l14896"></a>14896 <span class="comment">                                                         See ZIP_ERROR */</span>
<a name="l14897"></a>14897     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#ae220f428a4d6508f58c06b409d0fe728">pko</a>                          : 1;  <span class="comment">/**&lt; PKO interrupt</span>
<a name="l14898"></a>14898 <span class="comment">                                                         See PKO_REG_ERROR */</span>
<a name="l14899"></a>14899     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a626fa61caa1b4912017957ce8ad10548">pip</a>                          : 1;  <span class="comment">/**&lt; PIP interrupt</span>
<a name="l14900"></a>14900 <span class="comment">                                                         See PIP_INT_REG */</span>
<a name="l14901"></a>14901     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a6b18d734ae0374045f9c4d0dfef750b5">ipd</a>                          : 1;  <span class="comment">/**&lt; IPD interrupt</span>
<a name="l14902"></a>14902 <span class="comment">                                                         See IPD_INT_SUM */</span>
<a name="l14903"></a>14903     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a0eaad109c8bf96f3bfb45b9042bcf767">l2c</a>                          : 1;  <span class="comment">/**&lt; L2C interrupt</span>
<a name="l14904"></a>14904 <span class="comment">                                                         See L2C_INT_REG */</span>
<a name="l14905"></a>14905     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a5aa1312956c0eec0164697dd027a227e">pow</a>                          : 1;  <span class="comment">/**&lt; POW err interrupt</span>
<a name="l14906"></a>14906 <span class="comment">                                                         See POW_ECC_ERR */</span>
<a name="l14907"></a>14907     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a82485cb76be7f2e2f4c0c362deb598c1">fpa</a>                          : 1;  <span class="comment">/**&lt; FPA interrupt</span>
<a name="l14908"></a>14908 <span class="comment">                                                         See FPA_INT_SUM */</span>
<a name="l14909"></a>14909     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a8c21ea64ce68ad8bf3d496d8139aca6c">iob</a>                          : 1;  <span class="comment">/**&lt; IOB interrupt</span>
<a name="l14910"></a>14910 <span class="comment">                                                         See IOB_INT_SUM */</span>
<a name="l14911"></a>14911     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#ab67e627606fed8c2051d2b2eeaae4514">mio</a>                          : 1;  <span class="comment">/**&lt; MIO boot interrupt</span>
<a name="l14912"></a>14912 <span class="comment">                                                         See MIO_BOOT_ERR */</span>
<a name="l14913"></a>14913     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a698c00dd8d4666eaff06ecf78a8eeb5b">nand</a>                         : 1;  <span class="comment">/**&lt; NAND Flash Controller interrupt</span>
<a name="l14914"></a>14914 <span class="comment">                                                         See NDF_INT */</span>
<a name="l14915"></a>14915     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a9dff370a5683272876e6ecbe87dada48">mii1</a>                         : 1;  <span class="comment">/**&lt; RGMII/MII/MIX Interface 1 Interrupt</span>
<a name="l14916"></a>14916 <span class="comment">                                                         See MIX1_ISR */</span>
<a name="l14917"></a>14917     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a0b8c2e9db05e967686c3ed70fcc69886">reserved_10_17</a>               : 8;
<a name="l14918"></a>14918     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a746bb709dd8e4cad4f7121929e88a391">wdog</a>                         : 10; <span class="comment">/**&lt; 10 watchdog interrupts */</span>
<a name="l14919"></a>14919 <span class="preprocessor">#else</span>
<a name="l14920"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a746bb709dd8e4cad4f7121929e88a391">14920</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a746bb709dd8e4cad4f7121929e88a391">wdog</a>                         : 10;
<a name="l14921"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a0b8c2e9db05e967686c3ed70fcc69886">14921</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a0b8c2e9db05e967686c3ed70fcc69886">reserved_10_17</a>               : 8;
<a name="l14922"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a9dff370a5683272876e6ecbe87dada48">14922</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a9dff370a5683272876e6ecbe87dada48">mii1</a>                         : 1;
<a name="l14923"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a698c00dd8d4666eaff06ecf78a8eeb5b">14923</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a698c00dd8d4666eaff06ecf78a8eeb5b">nand</a>                         : 1;
<a name="l14924"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#ab67e627606fed8c2051d2b2eeaae4514">14924</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#ab67e627606fed8c2051d2b2eeaae4514">mio</a>                          : 1;
<a name="l14925"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a8c21ea64ce68ad8bf3d496d8139aca6c">14925</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a8c21ea64ce68ad8bf3d496d8139aca6c">iob</a>                          : 1;
<a name="l14926"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a82485cb76be7f2e2f4c0c362deb598c1">14926</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a82485cb76be7f2e2f4c0c362deb598c1">fpa</a>                          : 1;
<a name="l14927"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a5aa1312956c0eec0164697dd027a227e">14927</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a5aa1312956c0eec0164697dd027a227e">pow</a>                          : 1;
<a name="l14928"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a0eaad109c8bf96f3bfb45b9042bcf767">14928</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a0eaad109c8bf96f3bfb45b9042bcf767">l2c</a>                          : 1;
<a name="l14929"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a6b18d734ae0374045f9c4d0dfef750b5">14929</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a6b18d734ae0374045f9c4d0dfef750b5">ipd</a>                          : 1;
<a name="l14930"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a626fa61caa1b4912017957ce8ad10548">14930</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a626fa61caa1b4912017957ce8ad10548">pip</a>                          : 1;
<a name="l14931"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#ae220f428a4d6508f58c06b409d0fe728">14931</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#ae220f428a4d6508f58c06b409d0fe728">pko</a>                          : 1;
<a name="l14932"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a39166db2443504e4773a895f989869d0">14932</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a39166db2443504e4773a895f989869d0">zip</a>                          : 1;
<a name="l14933"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a6f254bf9199cadab9e0e51b279e30abe">14933</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a6f254bf9199cadab9e0e51b279e30abe">tim</a>                          : 1;
<a name="l14934"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a99178be109e2b14fbce3109f18ce2597">14934</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a99178be109e2b14fbce3109f18ce2597">rad</a>                          : 1;
<a name="l14935"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a916c2aa7fc6ed4803737a561189c1e0b">14935</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a916c2aa7fc6ed4803737a561189c1e0b">key</a>                          : 1;
<a name="l14936"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a02828054add7b34ec8a6992fa259f5f7">14936</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a02828054add7b34ec8a6992fa259f5f7">dfa</a>                          : 1;
<a name="l14937"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a943f71ea79c1a31195cb594cbc06828f">14937</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a943f71ea79c1a31195cb594cbc06828f">usb</a>                          : 1;
<a name="l14938"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#ade90f4f21ce9b7866a8b518bd0a0e9a3">14938</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#ade90f4f21ce9b7866a8b518bd0a0e9a3">sli</a>                          : 1;
<a name="l14939"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a76039d201ecfd675981e6c6e222d94ab">14939</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a76039d201ecfd675981e6c6e222d94ab">dpi</a>                          : 1;
<a name="l14940"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a7809524fbd0a65d1367843c2ae1ad7a3">14940</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a7809524fbd0a65d1367843c2ae1ad7a3">agx0</a>                         : 1;
<a name="l14941"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a8e262784367437daa45ac18c35438de7">14941</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a8e262784367437daa45ac18c35438de7">agx1</a>                         : 1;
<a name="l14942"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a4fe007ec63c125391ceaa9c48cba17f2">14942</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a4fe007ec63c125391ceaa9c48cba17f2">reserved_38_45</a>               : 8;
<a name="l14943"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a708b9fd375992b3aecd0e794b8ead3a3">14943</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a708b9fd375992b3aecd0e794b8ead3a3">agl</a>                          : 1;
<a name="l14944"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#ade87b93e3c645a38eba9f25246e61a98">14944</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#ade87b93e3c645a38eba9f25246e61a98">ptp</a>                          : 1;
<a name="l14945"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#aff75bc9f1e9673f13c0b8dc050f5584b">14945</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#aff75bc9f1e9673f13c0b8dc050f5584b">pem0</a>                         : 1;
<a name="l14946"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a2290a0b4d2f98ea01006014dc72ea6c4">14946</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a2290a0b4d2f98ea01006014dc72ea6c4">pem1</a>                         : 1;
<a name="l14947"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a1c503cc89cd6bf0a3c5c9cb4af85245b">14947</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a1c503cc89cd6bf0a3c5c9cb4af85245b">srio0</a>                        : 1;
<a name="l14948"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a14eb934158e15a9cdd0036b2013cc5c6">14948</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a14eb934158e15a9cdd0036b2013cc5c6">reserved_51_51</a>               : 1;
<a name="l14949"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#ae41ea4eb8b71500f8e08ed64c77e0f0d">14949</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#ae41ea4eb8b71500f8e08ed64c77e0f0d">lmc0</a>                         : 1;
<a name="l14950"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#afe78d5463bd3f1020fb636cc2d29bf10">14950</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#afe78d5463bd3f1020fb636cc2d29bf10">reserved_53_55</a>               : 3;
<a name="l14951"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a97a7f1ff2f9b8406ffbb765f07dc9898">14951</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a97a7f1ff2f9b8406ffbb765f07dc9898">dfm</a>                          : 1;
<a name="l14952"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#ab0584372074877c01958f87446dded5b">14952</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#ab0584372074877c01958f87446dded5b">reserved_57_59</a>               : 3;
<a name="l14953"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a9d71bb69e64aad53c429798b9cbb2cfd">14953</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a9d71bb69e64aad53c429798b9cbb2cfd">srio2</a>                        : 1;
<a name="l14954"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#abf6ce9eaa1c1d88342129fa31d7b4da8">14954</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#abf6ce9eaa1c1d88342129fa31d7b4da8">srio3</a>                        : 1;
<a name="l14955"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a4d47f5e5b49afdac626a22494c995eef">14955</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#a4d47f5e5b49afdac626a22494c995eef">reserved_62_62</a>               : 1;
<a name="l14956"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#ac7175798c7bdd772a80e311330c7d18d">14956</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn66xx.html#ac7175798c7bdd772a80e311330c7d18d">rst</a>                          : 1;
<a name="l14957"></a>14957 <span class="preprocessor">#endif</span>
<a name="l14958"></a>14958 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__sum1__ppx__ip2.html#a111c22bbc953033f364a2d5153beee14">cn66xx</a>;
<a name="l14959"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html">14959</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html">cvmx_ciu_sum1_ppx_ip2_cn70xx</a> {
<a name="l14960"></a>14960 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l14961"></a>14961 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#a1e6307ddb6fc7ab6e8b6d5242dacc36a">rst</a>                          : 1;  <span class="comment">/**&lt; RST interrupt. Value equals ((CIU_CIB_RST_RAW &amp; CIU_CIB_RST_EN) != 0).</span>
<a name="l14962"></a>14962 <span class="comment">                                                         See CIU_CIB_RST_RAW and CIU_CIB_RST_EN. */</span>
<a name="l14963"></a>14963     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#ac5d43e47ea71acc71074257a4a6bf9b0">reserved_53_62</a>               : 10;
<a name="l14964"></a>14964     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#a4129828c1b5ca7140d5316d7ef68f3c0">lmc0</a>                         : 1;  <span class="comment">/**&lt; LMC0 interrupt. Value equals ((CIU_CIB_LMC(0)_RAW &amp; CIU_CIB_LMC(0)_EN) != 0).</span>
<a name="l14965"></a>14965 <span class="comment">                                                         See CIU_CIB_LMC(0)_RAW and CIU_CIB_LMC(0)_EN. */</span>
<a name="l14966"></a>14966     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#a3788251e413aa0679924eab4455f3fa3">reserved_51_51</a>               : 1;
<a name="l14967"></a>14967     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#a8a90f343e3e53c8a7961a3693629e7b2">pem2</a>                         : 1;  <span class="comment">/**&lt; PEM2 interrupt</span>
<a name="l14968"></a>14968 <span class="comment">                                                         See PEM2_INT_SUM (enabled by PEM2_INT_ENB) */</span>
<a name="l14969"></a>14969     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#a90838c228074f88cd135f490cf6df1da">pem1</a>                         : 1;  <span class="comment">/**&lt; PEM1 interrupt</span>
<a name="l14970"></a>14970 <span class="comment">                                                         See PEM1_INT_SUM (enabled by PEM1_INT_ENB) */</span>
<a name="l14971"></a>14971     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#ac3a182f506fe78ba6a45c851bca8fa8d">pem0</a>                         : 1;  <span class="comment">/**&lt; PEM0 interrupt</span>
<a name="l14972"></a>14972 <span class="comment">                                                         See PEM0_INT_SUM (enabled by PEM0_INT_ENB) */</span>
<a name="l14973"></a>14973     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#a156be9d648392aa49d94ef4c457a55b1">ptp</a>                          : 1;  <span class="comment">/**&lt; PTP interrupt</span>
<a name="l14974"></a>14974 <span class="comment">                                                         Set when HW decrements MIO_PTP_EVT_CNT to zero.</span>
<a name="l14975"></a>14975 <span class="comment">                                                         See MIO_PTP_EVT_CNT for details. */</span>
<a name="l14976"></a>14976     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#a07979880410bd1dbf9293c4883f61694">agl</a>                          : 1;  <span class="comment">/**&lt; AGL interrupt</span>
<a name="l14977"></a>14977 <span class="comment">                                                         See AGL_GMX_RX*_INT_REG, AGL_GMX_TX_INT_REG */</span>
<a name="l14978"></a>14978     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#a5ee00fd5e81f2200a4ac036fa2f349d0">reserved_41_45</a>               : 5;
<a name="l14979"></a>14979     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#aa13e83d48f6166bbc8e46be2d9eaac5e">dpi_dma</a>                      : 1;  <span class="comment">/**&lt; DPI DMA instruction completion interrupt.</span>
<a name="l14980"></a>14980 <span class="comment">                                                         This bit is different for each CIU_SUM1_PPx.</span>
<a name="l14981"></a>14981 <span class="comment">                                                         See DPI_DMA_PP*_CNT. */</span>
<a name="l14982"></a>14982     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#a703ebac64b38c8c06a15591b43b84c71">reserved_38_39</a>               : 2;
<a name="l14983"></a>14983     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#a163ad32ec472e102e102bf4de00ab6f2">agx1</a>                         : 1;  <span class="comment">/**&lt; GMX1 interrupt</span>
<a name="l14984"></a>14984 <span class="comment">                                                         See GMX1_RX*_INT_REG, GMX1_TX_INT_REG,</span>
<a name="l14985"></a>14985 <span class="comment">                                                         PCS1_INT*_REG, PCSX1_INT_REG */</span>
<a name="l14986"></a>14986     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#a637489cbe231ac847a7536b7c065ab3d">agx0</a>                         : 1;  <span class="comment">/**&lt; GMX0 interrupt</span>
<a name="l14987"></a>14987 <span class="comment">                                                         See GMX0_RX*_INT_REG, GMX0_TX_INT_REG,</span>
<a name="l14988"></a>14988 <span class="comment">                                                         PCS0_INT*_REG, PCSX0_INT_REG */</span>
<a name="l14989"></a>14989     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#a4c4696b466a027b21d813e88d2da1c5c">dpi</a>                          : 1;  <span class="comment">/**&lt; DPI interrupt</span>
<a name="l14990"></a>14990 <span class="comment">                                                         See DPI_INT_REG */</span>
<a name="l14991"></a>14991     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#a09b9d71e2152be684a9c96ec1d98a461">sli</a>                          : 1;  <span class="comment">/**&lt; SLI interrupt</span>
<a name="l14992"></a>14992 <span class="comment">                                                         See SLI_INT_SUM (enabled by SLI_INT_ENB_CIU) */</span>
<a name="l14993"></a>14993     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#a3d72e39c486e306f471dff72ce708607">usb</a>                          : 1;  <span class="comment">/**&lt; USBDRD0 interrupt.  Value equals ((CIU_CIB_USBDRD(0)_RAW &amp; CIU_CIB_USBDRD(0)_EN) != 0).</span>
<a name="l14994"></a>14994 <span class="comment">                                                         See CIU_CIB_USBDRD(0)_RAW and CIU_CIB_USBDRD(0)_EN. */</span>
<a name="l14995"></a>14995     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#a5015360636f76e50493b5c32e62d6f14">dfa</a>                          : 1;  <span class="comment">/**&lt; DFA interrupt</span>
<a name="l14996"></a>14996 <span class="comment">                                                         See DFA_ERROR */</span>
<a name="l14997"></a>14997     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#ac45ef29956b345e01d0495b17a1265e6">key</a>                          : 1;  <span class="comment">/**&lt; KEY interrupt</span>
<a name="l14998"></a>14998 <span class="comment">                                                         See KEY_INT_SUM */</span>
<a name="l14999"></a>14999     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#af45b1f20986a9950e5b4179cb75c3862">rad</a>                          : 1;  <span class="comment">/**&lt; RAD interrupt</span>
<a name="l15000"></a>15000 <span class="comment">                                                         See RAD_REG_ERROR */</span>
<a name="l15001"></a>15001     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#a0aaca80093a14722f304af0049ee7cba">tim</a>                          : 1;  <span class="comment">/**&lt; TIM interrupt</span>
<a name="l15002"></a>15002 <span class="comment">                                                         See TIM_REG_ERROR */</span>
<a name="l15003"></a>15003     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#a74808c68c33ed133ccfab07bcd17ee7c">reserved_28_28</a>               : 1;
<a name="l15004"></a>15004     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#a32d59d5f568e137a3275480d2fe4a47d">pko</a>                          : 1;  <span class="comment">/**&lt; PKO interrupt</span>
<a name="l15005"></a>15005 <span class="comment">                                                         See PKO_REG_ERROR */</span>
<a name="l15006"></a>15006     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#a84caf206092be35937e9a2bfe604be70">pip</a>                          : 1;  <span class="comment">/**&lt; PIP interrupt</span>
<a name="l15007"></a>15007 <span class="comment">                                                         See PIP_INT_REG */</span>
<a name="l15008"></a>15008     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#a5a76ac4101095dbea5aabd237924b19e">ipd</a>                          : 1;  <span class="comment">/**&lt; IPD interrupt</span>
<a name="l15009"></a>15009 <span class="comment">                                                         See IPD_INT_SUM */</span>
<a name="l15010"></a>15010     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#aa08be4b3d44c5e8bdd81451746c206b2">l2c</a>                          : 1;  <span class="comment">/**&lt; L2C interrupt. Value equals ((CIU_CIB_L2C_RAW &amp; CIU_CIB_L2C_EN) != 0).</span>
<a name="l15011"></a>15011 <span class="comment">                                                         See CIU_CIB_L2C_RAW and CIU_CIB_L2C_EN. */</span>
<a name="l15012"></a>15012     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#a92ac11047104cd9dbe25e57895f1e90f">pow</a>                          : 1;  <span class="comment">/**&lt; POW err interrupt</span>
<a name="l15013"></a>15013 <span class="comment">                                                         See POW_ECC_ERR */</span>
<a name="l15014"></a>15014     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#af5658aa1e2d784a106ef957d27a67e6d">fpa</a>                          : 1;  <span class="comment">/**&lt; FPA interrupt</span>
<a name="l15015"></a>15015 <span class="comment">                                                         See FPA_INT_SUM */</span>
<a name="l15016"></a>15016     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#aa32da9bae854bfa0029f4162596c5d54">iob</a>                          : 1;  <span class="comment">/**&lt; IOB interrupt</span>
<a name="l15017"></a>15017 <span class="comment">                                                         See IOB_INT_SUM */</span>
<a name="l15018"></a>15018     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#a88847bbe5234a26c487e343e4903a2af">mio</a>                          : 1;  <span class="comment">/**&lt; MIO boot interrupt</span>
<a name="l15019"></a>15019 <span class="comment">                                                         See MIO_BOOT_ERR */</span>
<a name="l15020"></a>15020     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#a525a3352c10c85dc628f80c16eade223">nand</a>                         : 1;  <span class="comment">/**&lt; NAND / EMMC Controller interrupt</span>
<a name="l15021"></a>15021 <span class="comment">                                                         See NAND / EMMC interrupt */</span>
<a name="l15022"></a>15022     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#aeb656fc15614a1fa268117fb76df6f4d">reserved_18_18</a>               : 1;
<a name="l15023"></a>15023     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#a0f057e4230d7209a5674cf53971bf11e">usb1</a>                         : 1;  <span class="comment">/**&lt; USBDRD1 interrupt.  Value equals ((CIU_CIB_USBDRD(1)_RAW &amp; CIU_CIB_USBDRD(1)_EN) != 0).</span>
<a name="l15024"></a>15024 <span class="comment">                                                         See CIU_CIB_USBDRD(1)_RAW and CIU_CIB_USBDRD(1)_EN. */</span>
<a name="l15025"></a>15025     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#af3e949711ba767b259a029f402bdd253">reserved_4_16</a>                : 13;
<a name="l15026"></a>15026     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#ada13740226e149941fe169dfad6ec4d0">wdog</a>                         : 4;  <span class="comment">/**&lt; Watchdog interrupts, bit 0 is watchdog for PP0, ..., bit x for PPx. */</span>
<a name="l15027"></a>15027 <span class="preprocessor">#else</span>
<a name="l15028"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#ada13740226e149941fe169dfad6ec4d0">15028</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#ada13740226e149941fe169dfad6ec4d0">wdog</a>                         : 4;
<a name="l15029"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#af3e949711ba767b259a029f402bdd253">15029</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#af3e949711ba767b259a029f402bdd253">reserved_4_16</a>                : 13;
<a name="l15030"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#a0f057e4230d7209a5674cf53971bf11e">15030</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#a0f057e4230d7209a5674cf53971bf11e">usb1</a>                         : 1;
<a name="l15031"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#aeb656fc15614a1fa268117fb76df6f4d">15031</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#aeb656fc15614a1fa268117fb76df6f4d">reserved_18_18</a>               : 1;
<a name="l15032"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#a525a3352c10c85dc628f80c16eade223">15032</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#a525a3352c10c85dc628f80c16eade223">nand</a>                         : 1;
<a name="l15033"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#a88847bbe5234a26c487e343e4903a2af">15033</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#a88847bbe5234a26c487e343e4903a2af">mio</a>                          : 1;
<a name="l15034"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#aa32da9bae854bfa0029f4162596c5d54">15034</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#aa32da9bae854bfa0029f4162596c5d54">iob</a>                          : 1;
<a name="l15035"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#af5658aa1e2d784a106ef957d27a67e6d">15035</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#af5658aa1e2d784a106ef957d27a67e6d">fpa</a>                          : 1;
<a name="l15036"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#a92ac11047104cd9dbe25e57895f1e90f">15036</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#a92ac11047104cd9dbe25e57895f1e90f">pow</a>                          : 1;
<a name="l15037"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#aa08be4b3d44c5e8bdd81451746c206b2">15037</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#aa08be4b3d44c5e8bdd81451746c206b2">l2c</a>                          : 1;
<a name="l15038"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#a5a76ac4101095dbea5aabd237924b19e">15038</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#a5a76ac4101095dbea5aabd237924b19e">ipd</a>                          : 1;
<a name="l15039"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#a84caf206092be35937e9a2bfe604be70">15039</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#a84caf206092be35937e9a2bfe604be70">pip</a>                          : 1;
<a name="l15040"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#a32d59d5f568e137a3275480d2fe4a47d">15040</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#a32d59d5f568e137a3275480d2fe4a47d">pko</a>                          : 1;
<a name="l15041"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#a74808c68c33ed133ccfab07bcd17ee7c">15041</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#a74808c68c33ed133ccfab07bcd17ee7c">reserved_28_28</a>               : 1;
<a name="l15042"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#a0aaca80093a14722f304af0049ee7cba">15042</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#a0aaca80093a14722f304af0049ee7cba">tim</a>                          : 1;
<a name="l15043"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#af45b1f20986a9950e5b4179cb75c3862">15043</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#af45b1f20986a9950e5b4179cb75c3862">rad</a>                          : 1;
<a name="l15044"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#ac45ef29956b345e01d0495b17a1265e6">15044</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#ac45ef29956b345e01d0495b17a1265e6">key</a>                          : 1;
<a name="l15045"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#a5015360636f76e50493b5c32e62d6f14">15045</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#a5015360636f76e50493b5c32e62d6f14">dfa</a>                          : 1;
<a name="l15046"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#a3d72e39c486e306f471dff72ce708607">15046</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#a3d72e39c486e306f471dff72ce708607">usb</a>                          : 1;
<a name="l15047"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#a09b9d71e2152be684a9c96ec1d98a461">15047</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#a09b9d71e2152be684a9c96ec1d98a461">sli</a>                          : 1;
<a name="l15048"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#a4c4696b466a027b21d813e88d2da1c5c">15048</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#a4c4696b466a027b21d813e88d2da1c5c">dpi</a>                          : 1;
<a name="l15049"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#a637489cbe231ac847a7536b7c065ab3d">15049</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#a637489cbe231ac847a7536b7c065ab3d">agx0</a>                         : 1;
<a name="l15050"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#a163ad32ec472e102e102bf4de00ab6f2">15050</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#a163ad32ec472e102e102bf4de00ab6f2">agx1</a>                         : 1;
<a name="l15051"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#a703ebac64b38c8c06a15591b43b84c71">15051</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#a703ebac64b38c8c06a15591b43b84c71">reserved_38_39</a>               : 2;
<a name="l15052"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#aa13e83d48f6166bbc8e46be2d9eaac5e">15052</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#aa13e83d48f6166bbc8e46be2d9eaac5e">dpi_dma</a>                      : 1;
<a name="l15053"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#a5ee00fd5e81f2200a4ac036fa2f349d0">15053</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#a5ee00fd5e81f2200a4ac036fa2f349d0">reserved_41_45</a>               : 5;
<a name="l15054"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#a07979880410bd1dbf9293c4883f61694">15054</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#a07979880410bd1dbf9293c4883f61694">agl</a>                          : 1;
<a name="l15055"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#a156be9d648392aa49d94ef4c457a55b1">15055</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#a156be9d648392aa49d94ef4c457a55b1">ptp</a>                          : 1;
<a name="l15056"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#ac3a182f506fe78ba6a45c851bca8fa8d">15056</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#ac3a182f506fe78ba6a45c851bca8fa8d">pem0</a>                         : 1;
<a name="l15057"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#a90838c228074f88cd135f490cf6df1da">15057</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#a90838c228074f88cd135f490cf6df1da">pem1</a>                         : 1;
<a name="l15058"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#a8a90f343e3e53c8a7961a3693629e7b2">15058</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#a8a90f343e3e53c8a7961a3693629e7b2">pem2</a>                         : 1;
<a name="l15059"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#a3788251e413aa0679924eab4455f3fa3">15059</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#a3788251e413aa0679924eab4455f3fa3">reserved_51_51</a>               : 1;
<a name="l15060"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#a4129828c1b5ca7140d5316d7ef68f3c0">15060</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#a4129828c1b5ca7140d5316d7ef68f3c0">lmc0</a>                         : 1;
<a name="l15061"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#ac5d43e47ea71acc71074257a4a6bf9b0">15061</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#ac5d43e47ea71acc71074257a4a6bf9b0">reserved_53_62</a>               : 10;
<a name="l15062"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#a1e6307ddb6fc7ab6e8b6d5242dacc36a">15062</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html#a1e6307ddb6fc7ab6e8b6d5242dacc36a">rst</a>                          : 1;
<a name="l15063"></a>15063 <span class="preprocessor">#endif</span>
<a name="l15064"></a>15064 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__sum1__ppx__ip2.html#a4a6ecfb464f827811d6180e1b8fa38be">cn70xx</a>;
<a name="l15065"></a><a class="code" href="unioncvmx__ciu__sum1__ppx__ip2.html#a3f972735f37ed243f335dc54bc5cbca8">15065</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cn70xx.html">cvmx_ciu_sum1_ppx_ip2_cn70xx</a>   <a class="code" href="unioncvmx__ciu__sum1__ppx__ip2.html#a3f972735f37ed243f335dc54bc5cbca8">cn70xxp1</a>;
<a name="l15066"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html">15066</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html">cvmx_ciu_sum1_ppx_ip2_cnf71xx</a> {
<a name="l15067"></a>15067 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l15068"></a>15068 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#a45ef3d4c8048e17e2c580d3288c598d2">rst</a>                          : 1;  <span class="comment">/**&lt; MIO RST interrupt</span>
<a name="l15069"></a>15069 <span class="comment">                                                         See MIO_RST_INT */</span>
<a name="l15070"></a>15070     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#ac136adf3f6dbccd56ff25f63d77c6e1b">reserved_53_62</a>               : 10;
<a name="l15071"></a>15071     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#a2b18335b17bd5a29d7a5c2adcc6c5dcb">lmc0</a>                         : 1;  <span class="comment">/**&lt; LMC0 interrupt</span>
<a name="l15072"></a>15072 <span class="comment">                                                         See LMC0_INT */</span>
<a name="l15073"></a>15073     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#aca9e1e68c7af7459ee73d4d98d02df0f">reserved_50_51</a>               : 2;
<a name="l15074"></a>15074     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#a89afc33416ae9a854a1d2bfc130b58ff">pem1</a>                         : 1;  <span class="comment">/**&lt; PEM1 interrupt</span>
<a name="l15075"></a>15075 <span class="comment">                                                         See PEM1_INT_SUM (enabled by PEM1_INT_ENB) */</span>
<a name="l15076"></a>15076     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#a2476006df2cef9378bf1b0ddd3dda47e">pem0</a>                         : 1;  <span class="comment">/**&lt; PEM0 interrupt</span>
<a name="l15077"></a>15077 <span class="comment">                                                         See PEM0_INT_SUM (enabled by PEM0_INT_ENB) */</span>
<a name="l15078"></a>15078     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#a3c059b50f13bf092dbd4591eb8e7d8ad">ptp</a>                          : 1;  <span class="comment">/**&lt; PTP interrupt</span>
<a name="l15079"></a>15079 <span class="comment">                                                         Set when HW decrements MIO_PTP_EVT_CNT to zero */</span>
<a name="l15080"></a>15080     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#a3e95986d1019c7c945af5712dc8bc36c">reserved_41_46</a>               : 6;
<a name="l15081"></a>15081     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#a08b123de3629592c09b729ecbcb13e65">dpi_dma</a>                      : 1;  <span class="comment">/**&lt; DPI DMA instruction completion  interrupt</span>
<a name="l15082"></a>15082 <span class="comment">                                                         TBD, See DPI DMA instruction completion */</span>
<a name="l15083"></a>15083     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#ad3aed84cd96cc0d0d37d66c7ff410ae3">reserved_37_39</a>               : 3;
<a name="l15084"></a>15084     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#a678b7c99ba485e75719f189cfd15bd1c">agx0</a>                         : 1;  <span class="comment">/**&lt; GMX0 interrupt</span>
<a name="l15085"></a>15085 <span class="comment">                                                         See GMX0_RX*_INT_REG, GMX0_TX_INT_REG,</span>
<a name="l15086"></a>15086 <span class="comment">                                                         PCS0_INT*_REG, PCSX0_INT_REG */</span>
<a name="l15087"></a>15087     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#aced2afe234a6724941519955b0bb01e3">dpi</a>                          : 1;  <span class="comment">/**&lt; DPI interrupt</span>
<a name="l15088"></a>15088 <span class="comment">                                                         See DPI_INT_REG */</span>
<a name="l15089"></a>15089     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#a196e8173f1c109375578b433a91e2f40">sli</a>                          : 1;  <span class="comment">/**&lt; SLI interrupt</span>
<a name="l15090"></a>15090 <span class="comment">                                                         See SLI_INT_SUM (enabled by SLI_INT_ENB_CIU) */</span>
<a name="l15091"></a>15091     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#aa11616b9eeed0a2c010f02b534399915">usb</a>                          : 1;  <span class="comment">/**&lt; USB UCTL0 interrupt</span>
<a name="l15092"></a>15092 <span class="comment">                                                         See UCTL0_INT_REG */</span>
<a name="l15093"></a>15093     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#a4b247fd78989cfd99289754006366a4a">reserved_32_32</a>               : 1;
<a name="l15094"></a>15094     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#ab10c5fd43801ada1552d9027d7b43abd">key</a>                          : 1;  <span class="comment">/**&lt; KEY interrupt</span>
<a name="l15095"></a>15095 <span class="comment">                                                         See KEY_INT_SUM */</span>
<a name="l15096"></a>15096     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#a9a8809edf623784a746c8010426e039b">rad</a>                          : 1;  <span class="comment">/**&lt; RAD interrupt</span>
<a name="l15097"></a>15097 <span class="comment">                                                         See RAD_REG_ERROR */</span>
<a name="l15098"></a>15098     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#acbf64520c9353df1e4db737102f17b63">tim</a>                          : 1;  <span class="comment">/**&lt; TIM interrupt</span>
<a name="l15099"></a>15099 <span class="comment">                                                         See TIM_REG_ERROR */</span>
<a name="l15100"></a>15100     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#a34d51605676a2bcd134c507c412e818c">reserved_28_28</a>               : 1;
<a name="l15101"></a>15101     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#a4d41cef568f366e435a1045fca51367c">pko</a>                          : 1;  <span class="comment">/**&lt; PKO interrupt</span>
<a name="l15102"></a>15102 <span class="comment">                                                         See PKO_REG_ERROR */</span>
<a name="l15103"></a>15103     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#ac1fd43be1e7d26e8e6f65af6c2ad6ff9">pip</a>                          : 1;  <span class="comment">/**&lt; PIP interrupt</span>
<a name="l15104"></a>15104 <span class="comment">                                                         See PIP_INT_REG */</span>
<a name="l15105"></a>15105     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#ab384e4221acea439177c8443410f9bd4">ipd</a>                          : 1;  <span class="comment">/**&lt; IPD interrupt</span>
<a name="l15106"></a>15106 <span class="comment">                                                         See IPD_INT_SUM */</span>
<a name="l15107"></a>15107     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#ad0097520ef0ed34ec474948a9f6546a8">l2c</a>                          : 1;  <span class="comment">/**&lt; L2C interrupt</span>
<a name="l15108"></a>15108 <span class="comment">                                                         See L2C_INT_REG */</span>
<a name="l15109"></a>15109     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#a624dc7279d0d977588d64d6b1d16999d">pow</a>                          : 1;  <span class="comment">/**&lt; POW err interrupt</span>
<a name="l15110"></a>15110 <span class="comment">                                                         See POW_ECC_ERR */</span>
<a name="l15111"></a>15111     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#af163ef650d8258ffc4f7477cf42af9f8">fpa</a>                          : 1;  <span class="comment">/**&lt; FPA interrupt</span>
<a name="l15112"></a>15112 <span class="comment">                                                         See FPA_INT_SUM */</span>
<a name="l15113"></a>15113     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#a77989b931b693570dc9f7b6f093f6fd6">iob</a>                          : 1;  <span class="comment">/**&lt; IOB interrupt</span>
<a name="l15114"></a>15114 <span class="comment">                                                         See IOB_INT_SUM */</span>
<a name="l15115"></a>15115     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#a3d81ebb71ac03b3121b740afe246e777">mio</a>                          : 1;  <span class="comment">/**&lt; MIO boot interrupt</span>
<a name="l15116"></a>15116 <span class="comment">                                                         See MIO_BOOT_ERR */</span>
<a name="l15117"></a>15117     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#ab494acee4159f66640e681826e878db3">nand</a>                         : 1;  <span class="comment">/**&lt; EMMC Flash Controller interrupt</span>
<a name="l15118"></a>15118 <span class="comment">                                                         See EMMC interrupt */</span>
<a name="l15119"></a>15119     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#a8c31f0c916cfb8c6f296dc38d5d1f1f7">reserved_4_18</a>                : 15;
<a name="l15120"></a>15120     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#a94bd851ab12cf7ff5209482094e8d9d2">wdog</a>                         : 4;  <span class="comment">/**&lt; Per PP watchdog interrupts */</span>
<a name="l15121"></a>15121 <span class="preprocessor">#else</span>
<a name="l15122"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#a94bd851ab12cf7ff5209482094e8d9d2">15122</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#a94bd851ab12cf7ff5209482094e8d9d2">wdog</a>                         : 4;
<a name="l15123"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#a8c31f0c916cfb8c6f296dc38d5d1f1f7">15123</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#a8c31f0c916cfb8c6f296dc38d5d1f1f7">reserved_4_18</a>                : 15;
<a name="l15124"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#ab494acee4159f66640e681826e878db3">15124</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#ab494acee4159f66640e681826e878db3">nand</a>                         : 1;
<a name="l15125"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#a3d81ebb71ac03b3121b740afe246e777">15125</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#a3d81ebb71ac03b3121b740afe246e777">mio</a>                          : 1;
<a name="l15126"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#a77989b931b693570dc9f7b6f093f6fd6">15126</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#a77989b931b693570dc9f7b6f093f6fd6">iob</a>                          : 1;
<a name="l15127"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#af163ef650d8258ffc4f7477cf42af9f8">15127</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#af163ef650d8258ffc4f7477cf42af9f8">fpa</a>                          : 1;
<a name="l15128"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#a624dc7279d0d977588d64d6b1d16999d">15128</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#a624dc7279d0d977588d64d6b1d16999d">pow</a>                          : 1;
<a name="l15129"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#ad0097520ef0ed34ec474948a9f6546a8">15129</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#ad0097520ef0ed34ec474948a9f6546a8">l2c</a>                          : 1;
<a name="l15130"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#ab384e4221acea439177c8443410f9bd4">15130</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#ab384e4221acea439177c8443410f9bd4">ipd</a>                          : 1;
<a name="l15131"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#ac1fd43be1e7d26e8e6f65af6c2ad6ff9">15131</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#ac1fd43be1e7d26e8e6f65af6c2ad6ff9">pip</a>                          : 1;
<a name="l15132"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#a4d41cef568f366e435a1045fca51367c">15132</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#a4d41cef568f366e435a1045fca51367c">pko</a>                          : 1;
<a name="l15133"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#a34d51605676a2bcd134c507c412e818c">15133</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#a34d51605676a2bcd134c507c412e818c">reserved_28_28</a>               : 1;
<a name="l15134"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#acbf64520c9353df1e4db737102f17b63">15134</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#acbf64520c9353df1e4db737102f17b63">tim</a>                          : 1;
<a name="l15135"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#a9a8809edf623784a746c8010426e039b">15135</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#a9a8809edf623784a746c8010426e039b">rad</a>                          : 1;
<a name="l15136"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#ab10c5fd43801ada1552d9027d7b43abd">15136</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#ab10c5fd43801ada1552d9027d7b43abd">key</a>                          : 1;
<a name="l15137"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#a4b247fd78989cfd99289754006366a4a">15137</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#a4b247fd78989cfd99289754006366a4a">reserved_32_32</a>               : 1;
<a name="l15138"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#aa11616b9eeed0a2c010f02b534399915">15138</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#aa11616b9eeed0a2c010f02b534399915">usb</a>                          : 1;
<a name="l15139"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#a196e8173f1c109375578b433a91e2f40">15139</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#a196e8173f1c109375578b433a91e2f40">sli</a>                          : 1;
<a name="l15140"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#aced2afe234a6724941519955b0bb01e3">15140</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#aced2afe234a6724941519955b0bb01e3">dpi</a>                          : 1;
<a name="l15141"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#a678b7c99ba485e75719f189cfd15bd1c">15141</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#a678b7c99ba485e75719f189cfd15bd1c">agx0</a>                         : 1;
<a name="l15142"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#ad3aed84cd96cc0d0d37d66c7ff410ae3">15142</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#ad3aed84cd96cc0d0d37d66c7ff410ae3">reserved_37_39</a>               : 3;
<a name="l15143"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#a08b123de3629592c09b729ecbcb13e65">15143</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#a08b123de3629592c09b729ecbcb13e65">dpi_dma</a>                      : 1;
<a name="l15144"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#a3e95986d1019c7c945af5712dc8bc36c">15144</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#a3e95986d1019c7c945af5712dc8bc36c">reserved_41_46</a>               : 6;
<a name="l15145"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#a3c059b50f13bf092dbd4591eb8e7d8ad">15145</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#a3c059b50f13bf092dbd4591eb8e7d8ad">ptp</a>                          : 1;
<a name="l15146"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#a2476006df2cef9378bf1b0ddd3dda47e">15146</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#a2476006df2cef9378bf1b0ddd3dda47e">pem0</a>                         : 1;
<a name="l15147"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#a89afc33416ae9a854a1d2bfc130b58ff">15147</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#a89afc33416ae9a854a1d2bfc130b58ff">pem1</a>                         : 1;
<a name="l15148"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#aca9e1e68c7af7459ee73d4d98d02df0f">15148</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#aca9e1e68c7af7459ee73d4d98d02df0f">reserved_50_51</a>               : 2;
<a name="l15149"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#a2b18335b17bd5a29d7a5c2adcc6c5dcb">15149</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#a2b18335b17bd5a29d7a5c2adcc6c5dcb">lmc0</a>                         : 1;
<a name="l15150"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#ac136adf3f6dbccd56ff25f63d77c6e1b">15150</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#ac136adf3f6dbccd56ff25f63d77c6e1b">reserved_53_62</a>               : 10;
<a name="l15151"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#a45ef3d4c8048e17e2c580d3288c598d2">15151</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip2_1_1cvmx__ciu__sum1__ppx__ip2__cnf71xx.html#a45ef3d4c8048e17e2c580d3288c598d2">rst</a>                          : 1;
<a name="l15152"></a>15152 <span class="preprocessor">#endif</span>
<a name="l15153"></a>15153 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__sum1__ppx__ip2.html#ad29a249f917854961f382ca2e1cd5154">cnf71xx</a>;
<a name="l15154"></a>15154 };
<a name="l15155"></a><a class="code" href="cvmx-ciu-defs_8h.html#a199f45e60f60bede3e3df7c7d1a51c7b">15155</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__sum1__ppx__ip2.html" title="cvmx_ciu_sum1_pp::_ip2">cvmx_ciu_sum1_ppx_ip2</a> <a class="code" href="unioncvmx__ciu__sum1__ppx__ip2.html" title="cvmx_ciu_sum1_pp::_ip2">cvmx_ciu_sum1_ppx_ip2_t</a>;
<a name="l15156"></a>15156 <span class="comment"></span>
<a name="l15157"></a>15157 <span class="comment">/**</span>
<a name="l15158"></a>15158 <span class="comment"> * cvmx_ciu_sum1_pp#_ip3</span>
<a name="l15159"></a>15159 <span class="comment"> *</span>
<a name="l15160"></a>15160 <span class="comment"> * Notes:</span>
<a name="l15161"></a>15161 <span class="comment"> * SUM1 becomes per IPx in o65/6 and afterwards. Only Field &lt;40&gt; DPI_DMA will have</span>
<a name="l15162"></a>15162 <span class="comment"> * different value per PP(IP) for  $CIU_SUM1_PPx_IPy, and &lt;40&gt; DPI_DMA will always</span>
<a name="l15163"></a>15163 <span class="comment"> * be zero for  $CIU_SUM1_IOX_INT. All other fields ([63:41] and [39:0]) values  are idential for</span>
<a name="l15164"></a>15164 <span class="comment"> * different PPs, same value as $CIU_INT_SUM1.</span>
<a name="l15165"></a>15165 <span class="comment"> * Write to any IRQ&apos;s PTP fields will clear PTP for all IRQ&apos;s PTP field.</span>
<a name="l15166"></a>15166 <span class="comment"> */</span>
<a name="l15167"></a><a class="code" href="unioncvmx__ciu__sum1__ppx__ip3.html">15167</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__sum1__ppx__ip3.html" title="cvmx_ciu_sum1_pp::_ip3">cvmx_ciu_sum1_ppx_ip3</a> {
<a name="l15168"></a><a class="code" href="unioncvmx__ciu__sum1__ppx__ip3.html#ab9344c91b93fb8d892fbd83fa6ef2c64">15168</a>     uint64_t <a class="code" href="unioncvmx__ciu__sum1__ppx__ip3.html#ab9344c91b93fb8d892fbd83fa6ef2c64">u64</a>;
<a name="l15169"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html">15169</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html">cvmx_ciu_sum1_ppx_ip3_s</a> {
<a name="l15170"></a>15170 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l15171"></a>15171 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a7e532abebc9ddc1a9ec0447857970626">rst</a>                          : 1;  <span class="comment">/**&lt; MIO RST interrupt</span>
<a name="l15172"></a>15172 <span class="comment">                                                         See MIO_RST_INT */</span>
<a name="l15173"></a>15173     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#aedf9588cdaf81865590bd09ba35d8ead">reserved_62_62</a>               : 1;
<a name="l15174"></a>15174     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#ab0830ff72b9b9f138b4ac6a90e2d1da1">srio3</a>                        : 1;  <span class="comment">/**&lt; SRIO3 interrupt</span>
<a name="l15175"></a>15175 <span class="comment">                                                         See SRIO3_INT_REG, SRIO3_INT2_REG */</span>
<a name="l15176"></a>15176     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#aae968b7275e67086b4f8f8aa15753c54">srio2</a>                        : 1;  <span class="comment">/**&lt; SRIO2 interrupt</span>
<a name="l15177"></a>15177 <span class="comment">                                                         See SRIO2_INT_REG, SRIO2_INT2_REG */</span>
<a name="l15178"></a>15178     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a9d06407710dbb21565fd049e239ab18a">reserved_57_59</a>               : 3;
<a name="l15179"></a>15179     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#ad88404d846295d0ab2b5a746de7a8e81">dfm</a>                          : 1;  <span class="comment">/**&lt; DFM Interrupt</span>
<a name="l15180"></a>15180 <span class="comment">                                                         See DFM_FNT_STAT */</span>
<a name="l15181"></a>15181     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a93d5bcea00f5ebeaf1e26d8290b5a088">reserved_53_55</a>               : 3;
<a name="l15182"></a>15182     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a2322ad9ba19553c70cf58a612f095887">lmc0</a>                         : 1;  <span class="comment">/**&lt; LMC0 interrupt</span>
<a name="l15183"></a>15183 <span class="comment">                                                         See LMC0_INT */</span>
<a name="l15184"></a>15184     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a1334de4c439fe891d26094cd232a1d51">reserved_50_51</a>               : 2;
<a name="l15185"></a>15185     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a54521f6e3b5ba5ab128c7d165996e000">pem1</a>                         : 1;  <span class="comment">/**&lt; PEM1 interrupt</span>
<a name="l15186"></a>15186 <span class="comment">                                                         See PEM1_INT_SUM (enabled by PEM1_INT_ENB) */</span>
<a name="l15187"></a>15187     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a443c486c4f04111fa2c20bae20c97fe8">pem0</a>                         : 1;  <span class="comment">/**&lt; PEM0 interrupt</span>
<a name="l15188"></a>15188 <span class="comment">                                                         See PEM0_INT_SUM (enabled by PEM0_INT_ENB) */</span>
<a name="l15189"></a>15189     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#abb6c1e13e408d8b9a6e056edf02f646e">ptp</a>                          : 1;  <span class="comment">/**&lt; PTP interrupt</span>
<a name="l15190"></a>15190 <span class="comment">                                                         Set when HW decrements MIO_PTP_EVT_CNT to zero */</span>
<a name="l15191"></a>15191     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a86a717ee333120de5a969b32bf6c70b9">agl</a>                          : 1;  <span class="comment">/**&lt; AGL interrupt</span>
<a name="l15192"></a>15192 <span class="comment">                                                         See AGL_GMX_RX*_INT_REG, AGL_GMX_TX_INT_REG */</span>
<a name="l15193"></a>15193     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a4b9c0a76f67b8aa7a76a9796b3bacb1f">reserved_41_45</a>               : 5;
<a name="l15194"></a>15194     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#ab8f3c98a23bed431c30189e1e3fb6a4f">dpi_dma</a>                      : 1;  <span class="comment">/**&lt; DPI DMA instruction completion  interrupt</span>
<a name="l15195"></a>15195 <span class="comment">                                                         TBD, See DPI DMA instruction completion */</span>
<a name="l15196"></a>15196     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#ad99a2e5642495e5a508124cc4784b67f">reserved_38_39</a>               : 2;
<a name="l15197"></a>15197     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a3aa77a57dc05f76867edd51f29a622b1">agx1</a>                         : 1;  <span class="comment">/**&lt; GMX1 interrupt</span>
<a name="l15198"></a>15198 <span class="comment">                                                         See GMX1_RX*_INT_REG, GMX1_TX_INT_REG,</span>
<a name="l15199"></a>15199 <span class="comment">                                                         PCS1_INT*_REG, PCSX1_INT_REG */</span>
<a name="l15200"></a>15200     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a2a4247e2101b6e0411682130ac4edcf4">agx0</a>                         : 1;  <span class="comment">/**&lt; GMX0 interrupt</span>
<a name="l15201"></a>15201 <span class="comment">                                                         See GMX0_RX*_INT_REG, GMX0_TX_INT_REG,</span>
<a name="l15202"></a>15202 <span class="comment">                                                         PCS0_INT*_REG, PCSX0_INT_REG */</span>
<a name="l15203"></a>15203     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#acce83f39767d24cfff6507257fe5f9d4">dpi</a>                          : 1;  <span class="comment">/**&lt; DPI interrupt</span>
<a name="l15204"></a>15204 <span class="comment">                                                         See DPI_INT_REG */</span>
<a name="l15205"></a>15205     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a53fcbeebde23259e74c61e92ab8aaff0">sli</a>                          : 1;  <span class="comment">/**&lt; SLI interrupt</span>
<a name="l15206"></a>15206 <span class="comment">                                                         See SLI_INT_SUM (enabled by SLI_INT_ENB_CIU) */</span>
<a name="l15207"></a>15207     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#ada7b26acc551e10ff9eee365958e5d9f">usb</a>                          : 1;  <span class="comment">/**&lt; USB UCTL0 interrupt</span>
<a name="l15208"></a>15208 <span class="comment">                                                         See UCTL0_INT_REG */</span>
<a name="l15209"></a>15209     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a20743cbfdabe28eb3a48ce1fca89a19c">dfa</a>                          : 1;  <span class="comment">/**&lt; DFA interrupt</span>
<a name="l15210"></a>15210 <span class="comment">                                                         See DFA_ERROR */</span>
<a name="l15211"></a>15211     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a8233075139a89b84a29cb202e8fa2a58">key</a>                          : 1;  <span class="comment">/**&lt; KEY interrupt</span>
<a name="l15212"></a>15212 <span class="comment">                                                         See KEY_INT_SUM */</span>
<a name="l15213"></a>15213     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#ae24c8f52d80657ea96276fa3db82c987">rad</a>                          : 1;  <span class="comment">/**&lt; RAD interrupt</span>
<a name="l15214"></a>15214 <span class="comment">                                                         See RAD_REG_ERROR */</span>
<a name="l15215"></a>15215     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a1c8c885a6fec06b4feefdc05f32dcb81">tim</a>                          : 1;  <span class="comment">/**&lt; TIM interrupt</span>
<a name="l15216"></a>15216 <span class="comment">                                                         See TIM_REG_ERROR */</span>
<a name="l15217"></a>15217     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a7d5f22446a3c080156bd740e18c142e8">zip</a>                          : 1;  <span class="comment">/**&lt; ZIP interrupt</span>
<a name="l15218"></a>15218 <span class="comment">                                                         See ZIP_ERROR */</span>
<a name="l15219"></a>15219     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a5590213e636dbb2854a453da6c5f5867">pko</a>                          : 1;  <span class="comment">/**&lt; PKO interrupt</span>
<a name="l15220"></a>15220 <span class="comment">                                                         See PKO_REG_ERROR */</span>
<a name="l15221"></a>15221     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#af00b61acd7814dc16816cdc1b9f31d80">pip</a>                          : 1;  <span class="comment">/**&lt; PIP interrupt</span>
<a name="l15222"></a>15222 <span class="comment">                                                         See PIP_INT_REG */</span>
<a name="l15223"></a>15223     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a659b65a8f368242c01eaeead8db315ed">ipd</a>                          : 1;  <span class="comment">/**&lt; IPD interrupt</span>
<a name="l15224"></a>15224 <span class="comment">                                                         See IPD_INT_SUM */</span>
<a name="l15225"></a>15225     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a393ae5386189bc961afd875e8f0d9151">l2c</a>                          : 1;  <span class="comment">/**&lt; L2C interrupt</span>
<a name="l15226"></a>15226 <span class="comment">                                                         See L2C_INT_REG */</span>
<a name="l15227"></a>15227     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a96ca26ba8a9c1ef3560a2a1d8e6cb9cd">pow</a>                          : 1;  <span class="comment">/**&lt; POW err interrupt</span>
<a name="l15228"></a>15228 <span class="comment">                                                         See POW_ECC_ERR */</span>
<a name="l15229"></a>15229     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#ad6da2b4abcc4fee0bf1efd817b7a13a5">fpa</a>                          : 1;  <span class="comment">/**&lt; FPA interrupt</span>
<a name="l15230"></a>15230 <span class="comment">                                                         See FPA_INT_SUM */</span>
<a name="l15231"></a>15231     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a2c3b7be03f64f4f49db7705869a97d3a">iob</a>                          : 1;  <span class="comment">/**&lt; IOB interrupt</span>
<a name="l15232"></a>15232 <span class="comment">                                                         See IOB_INT_SUM */</span>
<a name="l15233"></a>15233     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a9937451c0a50395f71c957da38731e64">mio</a>                          : 1;  <span class="comment">/**&lt; MIO boot interrupt</span>
<a name="l15234"></a>15234 <span class="comment">                                                         See MIO_BOOT_ERR */</span>
<a name="l15235"></a>15235     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a8c8db587aa2d8b78e812a0789360f476">nand</a>                         : 1;  <span class="comment">/**&lt; EMMC Flash Controller interrupt</span>
<a name="l15236"></a>15236 <span class="comment">                                                         See EMMC interrupt */</span>
<a name="l15237"></a>15237     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a197e2a24f99875a49a7930f6fcd097c9">mii1</a>                         : 1;  <span class="comment">/**&lt; RGMII/MII/MIX Interface 1 Interrupt</span>
<a name="l15238"></a>15238 <span class="comment">                                                         See MIX1_ISR */</span>
<a name="l15239"></a>15239     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a4160ac62042cee0efed0e74b7ed1b79f">usb1</a>                         : 1;  <span class="comment">/**&lt; USBDRD1 interrupt.  Value equals ((CIU_CIB_USBDRD(1)_RAW &amp; CIU_CIB_USBDRD(1)_EN) != 0).</span>
<a name="l15240"></a>15240 <span class="comment">                                                         See CIU_CIB_USBDRD(1)_RAW and CIU_CIB_USBDRD(1)_EN. */</span>
<a name="l15241"></a>15241     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a325d738ec9548a846c2494889249c85d">reserved_10_16</a>               : 7;
<a name="l15242"></a>15242     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#aeef6fc7fbcd3ce31c5d178549a1d7c32">wdog</a>                         : 10; <span class="comment">/**&lt; Per PP watchdog interrupts */</span>
<a name="l15243"></a>15243 <span class="preprocessor">#else</span>
<a name="l15244"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#aeef6fc7fbcd3ce31c5d178549a1d7c32">15244</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#aeef6fc7fbcd3ce31c5d178549a1d7c32">wdog</a>                         : 10;
<a name="l15245"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a325d738ec9548a846c2494889249c85d">15245</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a325d738ec9548a846c2494889249c85d">reserved_10_16</a>               : 7;
<a name="l15246"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a4160ac62042cee0efed0e74b7ed1b79f">15246</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a4160ac62042cee0efed0e74b7ed1b79f">usb1</a>                         : 1;
<a name="l15247"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a197e2a24f99875a49a7930f6fcd097c9">15247</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a197e2a24f99875a49a7930f6fcd097c9">mii1</a>                         : 1;
<a name="l15248"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a8c8db587aa2d8b78e812a0789360f476">15248</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a8c8db587aa2d8b78e812a0789360f476">nand</a>                         : 1;
<a name="l15249"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a9937451c0a50395f71c957da38731e64">15249</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a9937451c0a50395f71c957da38731e64">mio</a>                          : 1;
<a name="l15250"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a2c3b7be03f64f4f49db7705869a97d3a">15250</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a2c3b7be03f64f4f49db7705869a97d3a">iob</a>                          : 1;
<a name="l15251"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#ad6da2b4abcc4fee0bf1efd817b7a13a5">15251</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#ad6da2b4abcc4fee0bf1efd817b7a13a5">fpa</a>                          : 1;
<a name="l15252"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a96ca26ba8a9c1ef3560a2a1d8e6cb9cd">15252</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a96ca26ba8a9c1ef3560a2a1d8e6cb9cd">pow</a>                          : 1;
<a name="l15253"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a393ae5386189bc961afd875e8f0d9151">15253</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a393ae5386189bc961afd875e8f0d9151">l2c</a>                          : 1;
<a name="l15254"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a659b65a8f368242c01eaeead8db315ed">15254</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a659b65a8f368242c01eaeead8db315ed">ipd</a>                          : 1;
<a name="l15255"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#af00b61acd7814dc16816cdc1b9f31d80">15255</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#af00b61acd7814dc16816cdc1b9f31d80">pip</a>                          : 1;
<a name="l15256"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a5590213e636dbb2854a453da6c5f5867">15256</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a5590213e636dbb2854a453da6c5f5867">pko</a>                          : 1;
<a name="l15257"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a7d5f22446a3c080156bd740e18c142e8">15257</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a7d5f22446a3c080156bd740e18c142e8">zip</a>                          : 1;
<a name="l15258"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a1c8c885a6fec06b4feefdc05f32dcb81">15258</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a1c8c885a6fec06b4feefdc05f32dcb81">tim</a>                          : 1;
<a name="l15259"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#ae24c8f52d80657ea96276fa3db82c987">15259</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#ae24c8f52d80657ea96276fa3db82c987">rad</a>                          : 1;
<a name="l15260"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a8233075139a89b84a29cb202e8fa2a58">15260</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a8233075139a89b84a29cb202e8fa2a58">key</a>                          : 1;
<a name="l15261"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a20743cbfdabe28eb3a48ce1fca89a19c">15261</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a20743cbfdabe28eb3a48ce1fca89a19c">dfa</a>                          : 1;
<a name="l15262"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#ada7b26acc551e10ff9eee365958e5d9f">15262</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#ada7b26acc551e10ff9eee365958e5d9f">usb</a>                          : 1;
<a name="l15263"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a53fcbeebde23259e74c61e92ab8aaff0">15263</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a53fcbeebde23259e74c61e92ab8aaff0">sli</a>                          : 1;
<a name="l15264"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#acce83f39767d24cfff6507257fe5f9d4">15264</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#acce83f39767d24cfff6507257fe5f9d4">dpi</a>                          : 1;
<a name="l15265"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a2a4247e2101b6e0411682130ac4edcf4">15265</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a2a4247e2101b6e0411682130ac4edcf4">agx0</a>                         : 1;
<a name="l15266"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a3aa77a57dc05f76867edd51f29a622b1">15266</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a3aa77a57dc05f76867edd51f29a622b1">agx1</a>                         : 1;
<a name="l15267"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#ad99a2e5642495e5a508124cc4784b67f">15267</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#ad99a2e5642495e5a508124cc4784b67f">reserved_38_39</a>               : 2;
<a name="l15268"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#ab8f3c98a23bed431c30189e1e3fb6a4f">15268</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#ab8f3c98a23bed431c30189e1e3fb6a4f">dpi_dma</a>                      : 1;
<a name="l15269"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a4b9c0a76f67b8aa7a76a9796b3bacb1f">15269</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a4b9c0a76f67b8aa7a76a9796b3bacb1f">reserved_41_45</a>               : 5;
<a name="l15270"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a86a717ee333120de5a969b32bf6c70b9">15270</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a86a717ee333120de5a969b32bf6c70b9">agl</a>                          : 1;
<a name="l15271"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#abb6c1e13e408d8b9a6e056edf02f646e">15271</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#abb6c1e13e408d8b9a6e056edf02f646e">ptp</a>                          : 1;
<a name="l15272"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a443c486c4f04111fa2c20bae20c97fe8">15272</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a443c486c4f04111fa2c20bae20c97fe8">pem0</a>                         : 1;
<a name="l15273"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a54521f6e3b5ba5ab128c7d165996e000">15273</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a54521f6e3b5ba5ab128c7d165996e000">pem1</a>                         : 1;
<a name="l15274"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a1334de4c439fe891d26094cd232a1d51">15274</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a1334de4c439fe891d26094cd232a1d51">reserved_50_51</a>               : 2;
<a name="l15275"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a2322ad9ba19553c70cf58a612f095887">15275</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a2322ad9ba19553c70cf58a612f095887">lmc0</a>                         : 1;
<a name="l15276"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a93d5bcea00f5ebeaf1e26d8290b5a088">15276</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a93d5bcea00f5ebeaf1e26d8290b5a088">reserved_53_55</a>               : 3;
<a name="l15277"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#ad88404d846295d0ab2b5a746de7a8e81">15277</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#ad88404d846295d0ab2b5a746de7a8e81">dfm</a>                          : 1;
<a name="l15278"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a9d06407710dbb21565fd049e239ab18a">15278</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a9d06407710dbb21565fd049e239ab18a">reserved_57_59</a>               : 3;
<a name="l15279"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#aae968b7275e67086b4f8f8aa15753c54">15279</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#aae968b7275e67086b4f8f8aa15753c54">srio2</a>                        : 1;
<a name="l15280"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#ab0830ff72b9b9f138b4ac6a90e2d1da1">15280</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#ab0830ff72b9b9f138b4ac6a90e2d1da1">srio3</a>                        : 1;
<a name="l15281"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#aedf9588cdaf81865590bd09ba35d8ead">15281</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#aedf9588cdaf81865590bd09ba35d8ead">reserved_62_62</a>               : 1;
<a name="l15282"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a7e532abebc9ddc1a9ec0447857970626">15282</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__s.html#a7e532abebc9ddc1a9ec0447857970626">rst</a>                          : 1;
<a name="l15283"></a>15283 <span class="preprocessor">#endif</span>
<a name="l15284"></a>15284 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__sum1__ppx__ip3.html#a6a0434fce1b26563bd17628b4e6efced">s</a>;
<a name="l15285"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html">15285</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html">cvmx_ciu_sum1_ppx_ip3_cn61xx</a> {
<a name="l15286"></a>15286 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l15287"></a>15287 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#aaafcd1980d82e761e423637dea7b800a">rst</a>                          : 1;  <span class="comment">/**&lt; MIO RST interrupt</span>
<a name="l15288"></a>15288 <span class="comment">                                                         See MIO_RST_INT */</span>
<a name="l15289"></a>15289     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#a30388b03cc2f8a4350e08b4bd7e143df">reserved_53_62</a>               : 10;
<a name="l15290"></a>15290     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#af8fe99ef5be5d20e6f1b6ee73f01c2d2">lmc0</a>                         : 1;  <span class="comment">/**&lt; LMC0 interrupt</span>
<a name="l15291"></a>15291 <span class="comment">                                                         See LMC0_INT */</span>
<a name="l15292"></a>15292     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#a74d1b8cf15a8b2ff85876cae0ceb38a2">reserved_50_51</a>               : 2;
<a name="l15293"></a>15293     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#a5b91bab6b6c32fe41970c037d82ce596">pem1</a>                         : 1;  <span class="comment">/**&lt; PEM1 interrupt</span>
<a name="l15294"></a>15294 <span class="comment">                                                         See PEM1_INT_SUM (enabled by PEM1_INT_ENB) */</span>
<a name="l15295"></a>15295     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#ac0a554a3fc599bfa1b84f85b1ac0e034">pem0</a>                         : 1;  <span class="comment">/**&lt; PEM0 interrupt</span>
<a name="l15296"></a>15296 <span class="comment">                                                         See PEM0_INT_SUM (enabled by PEM0_INT_ENB) */</span>
<a name="l15297"></a>15297     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#a6b1717e1e2167b17d985deeb25bcab19">ptp</a>                          : 1;  <span class="comment">/**&lt; PTP interrupt</span>
<a name="l15298"></a>15298 <span class="comment">                                                         Set when HW decrements MIO_PTP_EVT_CNT to zero */</span>
<a name="l15299"></a>15299     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#abe86493f7e9c75dfb41efa57d486d7ba">agl</a>                          : 1;  <span class="comment">/**&lt; AGL interrupt</span>
<a name="l15300"></a>15300 <span class="comment">                                                         See AGL_GMX_RX*_INT_REG, AGL_GMX_TX_INT_REG */</span>
<a name="l15301"></a>15301     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#af3619a013115120294187aafd80c53fa">reserved_41_45</a>               : 5;
<a name="l15302"></a>15302     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#aea6d558b07ecb958cadfc1f465150fc8">dpi_dma</a>                      : 1;  <span class="comment">/**&lt; DPI DMA instruction completion  interrupt</span>
<a name="l15303"></a>15303 <span class="comment">                                                         TBD, See DPI DMA instruction completion */</span>
<a name="l15304"></a>15304     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#a354d216865ff4a8eb7bf33c7bc29ebea">reserved_38_39</a>               : 2;
<a name="l15305"></a>15305     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#af84dc18b3820f7356af05ee7eaedda5b">agx1</a>                         : 1;  <span class="comment">/**&lt; GMX1 interrupt</span>
<a name="l15306"></a>15306 <span class="comment">                                                         See GMX1_RX*_INT_REG, GMX1_TX_INT_REG,</span>
<a name="l15307"></a>15307 <span class="comment">                                                         PCS1_INT*_REG, PCSX1_INT_REG */</span>
<a name="l15308"></a>15308     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#a923fcb4a6478bcfe64a74df937da9616">agx0</a>                         : 1;  <span class="comment">/**&lt; GMX0 interrupt</span>
<a name="l15309"></a>15309 <span class="comment">                                                         See GMX0_RX*_INT_REG, GMX0_TX_INT_REG,</span>
<a name="l15310"></a>15310 <span class="comment">                                                         PCS0_INT*_REG, PCSX0_INT_REG */</span>
<a name="l15311"></a>15311     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#a82bfb994f961c39b3a851c1362d2229e">dpi</a>                          : 1;  <span class="comment">/**&lt; DPI interrupt</span>
<a name="l15312"></a>15312 <span class="comment">                                                         See DPI_INT_REG */</span>
<a name="l15313"></a>15313     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#a7436e7bda31e07c932bdaa59ad01382d">sli</a>                          : 1;  <span class="comment">/**&lt; SLI interrupt</span>
<a name="l15314"></a>15314 <span class="comment">                                                         See SLI_INT_SUM (enabled by SLI_INT_ENB_CIU) */</span>
<a name="l15315"></a>15315     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#a1d1bb3e2ac7d136eeef5eca8b65c4012">usb</a>                          : 1;  <span class="comment">/**&lt; USB UCTL0 interrupt</span>
<a name="l15316"></a>15316 <span class="comment">                                                         See UCTL0_INT_REG */</span>
<a name="l15317"></a>15317     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#abd60963616bf251b7456c4328f53a76d">dfa</a>                          : 1;  <span class="comment">/**&lt; DFA interrupt</span>
<a name="l15318"></a>15318 <span class="comment">                                                         See DFA_ERROR */</span>
<a name="l15319"></a>15319     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#a0cd73d0aff0e9562ca6e91b1b12cdb03">key</a>                          : 1;  <span class="comment">/**&lt; KEY interrupt</span>
<a name="l15320"></a>15320 <span class="comment">                                                         See KEY_INT_SUM */</span>
<a name="l15321"></a>15321     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#a5c1221be6850d6fca253bc3a5705ea78">rad</a>                          : 1;  <span class="comment">/**&lt; RAD interrupt</span>
<a name="l15322"></a>15322 <span class="comment">                                                         See RAD_REG_ERROR */</span>
<a name="l15323"></a>15323     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#a16dab33693e3e3010468dab2b4dcf4cd">tim</a>                          : 1;  <span class="comment">/**&lt; TIM interrupt</span>
<a name="l15324"></a>15324 <span class="comment">                                                         See TIM_REG_ERROR */</span>
<a name="l15325"></a>15325     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#afd0b544cc3f12657b4a3db278904e7d4">zip</a>                          : 1;  <span class="comment">/**&lt; ZIP interrupt</span>
<a name="l15326"></a>15326 <span class="comment">                                                         See ZIP_ERROR */</span>
<a name="l15327"></a>15327     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#a166299d548836613872b9bc9b4a70008">pko</a>                          : 1;  <span class="comment">/**&lt; PKO interrupt</span>
<a name="l15328"></a>15328 <span class="comment">                                                         See PKO_REG_ERROR */</span>
<a name="l15329"></a>15329     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#af114677df85630e59ff0e8c518aad5b4">pip</a>                          : 1;  <span class="comment">/**&lt; PIP interrupt</span>
<a name="l15330"></a>15330 <span class="comment">                                                         See PIP_INT_REG */</span>
<a name="l15331"></a>15331     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#a6b19655f365ff90fce1896a51e57782e">ipd</a>                          : 1;  <span class="comment">/**&lt; IPD interrupt</span>
<a name="l15332"></a>15332 <span class="comment">                                                         See IPD_INT_SUM */</span>
<a name="l15333"></a>15333     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#a4af6c37c0a0eb40ad84ff3eb59c07e92">l2c</a>                          : 1;  <span class="comment">/**&lt; L2C interrupt</span>
<a name="l15334"></a>15334 <span class="comment">                                                         See L2C_INT_REG */</span>
<a name="l15335"></a>15335     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#a2c297a8ae4b918fd016c26f2de57e9d4">pow</a>                          : 1;  <span class="comment">/**&lt; POW err interrupt</span>
<a name="l15336"></a>15336 <span class="comment">                                                         See POW_ECC_ERR */</span>
<a name="l15337"></a>15337     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#a9c5e3501a63df5f5ec923af1d9a2007b">fpa</a>                          : 1;  <span class="comment">/**&lt; FPA interrupt</span>
<a name="l15338"></a>15338 <span class="comment">                                                         See FPA_INT_SUM */</span>
<a name="l15339"></a>15339     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#a860b77651c310195a3d4355711175d6f">iob</a>                          : 1;  <span class="comment">/**&lt; IOB interrupt</span>
<a name="l15340"></a>15340 <span class="comment">                                                         See IOB_INT_SUM */</span>
<a name="l15341"></a>15341     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#a04b784847cc73ababbfdd24c00efacea">mio</a>                          : 1;  <span class="comment">/**&lt; MIO boot interrupt</span>
<a name="l15342"></a>15342 <span class="comment">                                                         See MIO_BOOT_ERR */</span>
<a name="l15343"></a>15343     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#afee2161940f9737dfe860c0eff14572a">nand</a>                         : 1;  <span class="comment">/**&lt; EMMC Flash Controller interrupt</span>
<a name="l15344"></a>15344 <span class="comment">                                                         See EMMC interrupt */</span>
<a name="l15345"></a>15345     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#a71cb2337bdd6322a1f6e906f534dcc42">mii1</a>                         : 1;  <span class="comment">/**&lt; RGMII/MIX Interface 1 Interrupt</span>
<a name="l15346"></a>15346 <span class="comment">                                                         See MIX1_ISR */</span>
<a name="l15347"></a>15347     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#a58f31053efa4a42f86b9e9c81a9409ad">reserved_4_17</a>                : 14;
<a name="l15348"></a>15348     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#ae073cbb7e85003e322d02ec42f7945f9">wdog</a>                         : 4;  <span class="comment">/**&lt; Per PP watchdog interrupts */</span>
<a name="l15349"></a>15349 <span class="preprocessor">#else</span>
<a name="l15350"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#ae073cbb7e85003e322d02ec42f7945f9">15350</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#ae073cbb7e85003e322d02ec42f7945f9">wdog</a>                         : 4;
<a name="l15351"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#a58f31053efa4a42f86b9e9c81a9409ad">15351</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#a58f31053efa4a42f86b9e9c81a9409ad">reserved_4_17</a>                : 14;
<a name="l15352"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#a71cb2337bdd6322a1f6e906f534dcc42">15352</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#a71cb2337bdd6322a1f6e906f534dcc42">mii1</a>                         : 1;
<a name="l15353"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#afee2161940f9737dfe860c0eff14572a">15353</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#afee2161940f9737dfe860c0eff14572a">nand</a>                         : 1;
<a name="l15354"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#a04b784847cc73ababbfdd24c00efacea">15354</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#a04b784847cc73ababbfdd24c00efacea">mio</a>                          : 1;
<a name="l15355"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#a860b77651c310195a3d4355711175d6f">15355</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#a860b77651c310195a3d4355711175d6f">iob</a>                          : 1;
<a name="l15356"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#a9c5e3501a63df5f5ec923af1d9a2007b">15356</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#a9c5e3501a63df5f5ec923af1d9a2007b">fpa</a>                          : 1;
<a name="l15357"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#a2c297a8ae4b918fd016c26f2de57e9d4">15357</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#a2c297a8ae4b918fd016c26f2de57e9d4">pow</a>                          : 1;
<a name="l15358"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#a4af6c37c0a0eb40ad84ff3eb59c07e92">15358</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#a4af6c37c0a0eb40ad84ff3eb59c07e92">l2c</a>                          : 1;
<a name="l15359"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#a6b19655f365ff90fce1896a51e57782e">15359</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#a6b19655f365ff90fce1896a51e57782e">ipd</a>                          : 1;
<a name="l15360"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#af114677df85630e59ff0e8c518aad5b4">15360</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#af114677df85630e59ff0e8c518aad5b4">pip</a>                          : 1;
<a name="l15361"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#a166299d548836613872b9bc9b4a70008">15361</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#a166299d548836613872b9bc9b4a70008">pko</a>                          : 1;
<a name="l15362"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#afd0b544cc3f12657b4a3db278904e7d4">15362</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#afd0b544cc3f12657b4a3db278904e7d4">zip</a>                          : 1;
<a name="l15363"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#a16dab33693e3e3010468dab2b4dcf4cd">15363</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#a16dab33693e3e3010468dab2b4dcf4cd">tim</a>                          : 1;
<a name="l15364"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#a5c1221be6850d6fca253bc3a5705ea78">15364</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#a5c1221be6850d6fca253bc3a5705ea78">rad</a>                          : 1;
<a name="l15365"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#a0cd73d0aff0e9562ca6e91b1b12cdb03">15365</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#a0cd73d0aff0e9562ca6e91b1b12cdb03">key</a>                          : 1;
<a name="l15366"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#abd60963616bf251b7456c4328f53a76d">15366</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#abd60963616bf251b7456c4328f53a76d">dfa</a>                          : 1;
<a name="l15367"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#a1d1bb3e2ac7d136eeef5eca8b65c4012">15367</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#a1d1bb3e2ac7d136eeef5eca8b65c4012">usb</a>                          : 1;
<a name="l15368"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#a7436e7bda31e07c932bdaa59ad01382d">15368</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#a7436e7bda31e07c932bdaa59ad01382d">sli</a>                          : 1;
<a name="l15369"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#a82bfb994f961c39b3a851c1362d2229e">15369</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#a82bfb994f961c39b3a851c1362d2229e">dpi</a>                          : 1;
<a name="l15370"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#a923fcb4a6478bcfe64a74df937da9616">15370</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#a923fcb4a6478bcfe64a74df937da9616">agx0</a>                         : 1;
<a name="l15371"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#af84dc18b3820f7356af05ee7eaedda5b">15371</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#af84dc18b3820f7356af05ee7eaedda5b">agx1</a>                         : 1;
<a name="l15372"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#a354d216865ff4a8eb7bf33c7bc29ebea">15372</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#a354d216865ff4a8eb7bf33c7bc29ebea">reserved_38_39</a>               : 2;
<a name="l15373"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#aea6d558b07ecb958cadfc1f465150fc8">15373</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#aea6d558b07ecb958cadfc1f465150fc8">dpi_dma</a>                      : 1;
<a name="l15374"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#af3619a013115120294187aafd80c53fa">15374</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#af3619a013115120294187aafd80c53fa">reserved_41_45</a>               : 5;
<a name="l15375"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#abe86493f7e9c75dfb41efa57d486d7ba">15375</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#abe86493f7e9c75dfb41efa57d486d7ba">agl</a>                          : 1;
<a name="l15376"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#a6b1717e1e2167b17d985deeb25bcab19">15376</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#a6b1717e1e2167b17d985deeb25bcab19">ptp</a>                          : 1;
<a name="l15377"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#ac0a554a3fc599bfa1b84f85b1ac0e034">15377</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#ac0a554a3fc599bfa1b84f85b1ac0e034">pem0</a>                         : 1;
<a name="l15378"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#a5b91bab6b6c32fe41970c037d82ce596">15378</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#a5b91bab6b6c32fe41970c037d82ce596">pem1</a>                         : 1;
<a name="l15379"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#a74d1b8cf15a8b2ff85876cae0ceb38a2">15379</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#a74d1b8cf15a8b2ff85876cae0ceb38a2">reserved_50_51</a>               : 2;
<a name="l15380"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#af8fe99ef5be5d20e6f1b6ee73f01c2d2">15380</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#af8fe99ef5be5d20e6f1b6ee73f01c2d2">lmc0</a>                         : 1;
<a name="l15381"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#a30388b03cc2f8a4350e08b4bd7e143df">15381</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#a30388b03cc2f8a4350e08b4bd7e143df">reserved_53_62</a>               : 10;
<a name="l15382"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#aaafcd1980d82e761e423637dea7b800a">15382</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn61xx.html#aaafcd1980d82e761e423637dea7b800a">rst</a>                          : 1;
<a name="l15383"></a>15383 <span class="preprocessor">#endif</span>
<a name="l15384"></a>15384 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__sum1__ppx__ip3.html#aa7e4101b3ab5ac75d9ca948368a0c06f">cn61xx</a>;
<a name="l15385"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html">15385</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html">cvmx_ciu_sum1_ppx_ip3_cn66xx</a> {
<a name="l15386"></a>15386 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l15387"></a>15387 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a94a8ba8ed32dfec4500059f0060ccbfa">rst</a>                          : 1;  <span class="comment">/**&lt; MIO RST interrupt</span>
<a name="l15388"></a>15388 <span class="comment">                                                         See MIO_RST_INT */</span>
<a name="l15389"></a>15389     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a6f9396e971451ab4225d71d0a2cc4859">reserved_62_62</a>               : 1;
<a name="l15390"></a>15390     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a98bf87b91200e45a31d8312cd1a86db6">srio3</a>                        : 1;  <span class="comment">/**&lt; SRIO3 interrupt</span>
<a name="l15391"></a>15391 <span class="comment">                                                         See SRIO3_INT_REG, SRIO3_INT2_REG */</span>
<a name="l15392"></a>15392     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a78eb005398903ca7d0d4f04052d8b933">srio2</a>                        : 1;  <span class="comment">/**&lt; SRIO2 interrupt</span>
<a name="l15393"></a>15393 <span class="comment">                                                         See SRIO2_INT_REG, SRIO2_INT2_REG */</span>
<a name="l15394"></a>15394     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#ad5df07b9eab1245eb200f68614e61c12">reserved_57_59</a>               : 3;
<a name="l15395"></a>15395     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a64171005486ba4a84c9b263c8df8926f">dfm</a>                          : 1;  <span class="comment">/**&lt; DFM Interrupt</span>
<a name="l15396"></a>15396 <span class="comment">                                                         See DFM_FNT_STAT */</span>
<a name="l15397"></a>15397     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#af2a0166ef1f8aeac910dbfc8a226e4ef">reserved_53_55</a>               : 3;
<a name="l15398"></a>15398     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a0f5eb0b57800a0aa1cabe431aab5cdec">lmc0</a>                         : 1;  <span class="comment">/**&lt; LMC0 interrupt</span>
<a name="l15399"></a>15399 <span class="comment">                                                         See LMC0_INT */</span>
<a name="l15400"></a>15400     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a9c3c3882e03d17abd0f89fb65aeba31d">reserved_51_51</a>               : 1;
<a name="l15401"></a>15401     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a75fe5274c894bca266e777efd6162700">srio0</a>                        : 1;  <span class="comment">/**&lt; SRIO0 interrupt</span>
<a name="l15402"></a>15402 <span class="comment">                                                         See SRIO0_INT_REG, SRIO0_INT2_REG */</span>
<a name="l15403"></a>15403     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a3e4260ce8b68e8e567975d21c5629504">pem1</a>                         : 1;  <span class="comment">/**&lt; PEM1 interrupt</span>
<a name="l15404"></a>15404 <span class="comment">                                                         See PEM1_INT_SUM (enabled by PEM1_INT_ENB) */</span>
<a name="l15405"></a>15405     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#ad5d7cf880bbe557863305c2f65e9f1a2">pem0</a>                         : 1;  <span class="comment">/**&lt; PEM0 interrupt</span>
<a name="l15406"></a>15406 <span class="comment">                                                         See PEM0_INT_SUM (enabled by PEM0_INT_ENB) */</span>
<a name="l15407"></a>15407     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a16ac1b143b10e9d2c886a05b919784bb">ptp</a>                          : 1;  <span class="comment">/**&lt; PTP interrupt</span>
<a name="l15408"></a>15408 <span class="comment">                                                         Set when HW decrements MIO_PTP_EVT_CNT to zero */</span>
<a name="l15409"></a>15409     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a47744735680154c12e9e570cdccae165">agl</a>                          : 1;  <span class="comment">/**&lt; AGL interrupt</span>
<a name="l15410"></a>15410 <span class="comment">                                                         See AGL_GMX_RX*_INT_REG, AGL_GMX_TX_INT_REG */</span>
<a name="l15411"></a>15411     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#afc233ec944adfae79e9c6765490164a4">reserved_38_45</a>               : 8;
<a name="l15412"></a>15412     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a6ece5993ddb85004608034a92fecbe25">agx1</a>                         : 1;  <span class="comment">/**&lt; GMX1 interrupt</span>
<a name="l15413"></a>15413 <span class="comment">                                                         See GMX1_RX*_INT_REG, GMX1_TX_INT_REG,</span>
<a name="l15414"></a>15414 <span class="comment">                                                         PCS1_INT*_REG, PCSX1_INT_REG */</span>
<a name="l15415"></a>15415     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a1eccb209faeb0bd09c51b0be80246b8d">agx0</a>                         : 1;  <span class="comment">/**&lt; GMX0 interrupt</span>
<a name="l15416"></a>15416 <span class="comment">                                                         See GMX0_RX*_INT_REG, GMX0_TX_INT_REG,</span>
<a name="l15417"></a>15417 <span class="comment">                                                         PCS0_INT*_REG, PCSX0_INT_REG */</span>
<a name="l15418"></a>15418     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a00324b1bf7f63c1be19bb9f204a297bf">dpi</a>                          : 1;  <span class="comment">/**&lt; DPI interrupt</span>
<a name="l15419"></a>15419 <span class="comment">                                                         See DPI_INT_REG */</span>
<a name="l15420"></a>15420     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a7537f2df561205f9a8fbbc2446638e58">sli</a>                          : 1;  <span class="comment">/**&lt; SLI interrupt</span>
<a name="l15421"></a>15421 <span class="comment">                                                         See SLI_INT_SUM (enabled by SLI_INT_ENB_CIU) */</span>
<a name="l15422"></a>15422     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#ad413fa8e24e60f4cb1bc377656531647">usb</a>                          : 1;  <span class="comment">/**&lt; USB UCTL0 interrupt</span>
<a name="l15423"></a>15423 <span class="comment">                                                         See UCTL0_INT_REG */</span>
<a name="l15424"></a>15424     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a7583e60a63624ea83b648db4251f8f40">dfa</a>                          : 1;  <span class="comment">/**&lt; DFA interrupt</span>
<a name="l15425"></a>15425 <span class="comment">                                                         See DFA_ERROR */</span>
<a name="l15426"></a>15426     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a3e6683fe10f3fe42f6b0898dd75229d5">key</a>                          : 1;  <span class="comment">/**&lt; KEY interrupt</span>
<a name="l15427"></a>15427 <span class="comment">                                                         See KEY_INT_SUM */</span>
<a name="l15428"></a>15428     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#af52d04bc79fd99ad78c51539df744058">rad</a>                          : 1;  <span class="comment">/**&lt; RAD interrupt</span>
<a name="l15429"></a>15429 <span class="comment">                                                         See RAD_REG_ERROR */</span>
<a name="l15430"></a>15430     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a619d568fa4e3f226d4599307e84b45d9">tim</a>                          : 1;  <span class="comment">/**&lt; TIM interrupt</span>
<a name="l15431"></a>15431 <span class="comment">                                                         See TIM_REG_ERROR */</span>
<a name="l15432"></a>15432     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a5ed914383bf4a0b7c76eb23d7f61a934">zip</a>                          : 1;  <span class="comment">/**&lt; ZIP interrupt</span>
<a name="l15433"></a>15433 <span class="comment">                                                         See ZIP_ERROR */</span>
<a name="l15434"></a>15434     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#af5ae107faca1650d48aabeb8dbb12cfc">pko</a>                          : 1;  <span class="comment">/**&lt; PKO interrupt</span>
<a name="l15435"></a>15435 <span class="comment">                                                         See PKO_REG_ERROR */</span>
<a name="l15436"></a>15436     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#abddd2405ee0f9765fb7e7b34f7793829">pip</a>                          : 1;  <span class="comment">/**&lt; PIP interrupt</span>
<a name="l15437"></a>15437 <span class="comment">                                                         See PIP_INT_REG */</span>
<a name="l15438"></a>15438     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a08b5f7958c326a680df485e8736b866e">ipd</a>                          : 1;  <span class="comment">/**&lt; IPD interrupt</span>
<a name="l15439"></a>15439 <span class="comment">                                                         See IPD_INT_SUM */</span>
<a name="l15440"></a>15440     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a9353492d1709f497ad556a5b9db46636">l2c</a>                          : 1;  <span class="comment">/**&lt; L2C interrupt</span>
<a name="l15441"></a>15441 <span class="comment">                                                         See L2C_INT_REG */</span>
<a name="l15442"></a>15442     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#ab7910fe32a7e9128ab9793624add9b02">pow</a>                          : 1;  <span class="comment">/**&lt; POW err interrupt</span>
<a name="l15443"></a>15443 <span class="comment">                                                         See POW_ECC_ERR */</span>
<a name="l15444"></a>15444     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a7e555846e697e2710f620a00ab70f818">fpa</a>                          : 1;  <span class="comment">/**&lt; FPA interrupt</span>
<a name="l15445"></a>15445 <span class="comment">                                                         See FPA_INT_SUM */</span>
<a name="l15446"></a>15446     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a249ba6086489161cd3f0e2d6b3c6ae54">iob</a>                          : 1;  <span class="comment">/**&lt; IOB interrupt</span>
<a name="l15447"></a>15447 <span class="comment">                                                         See IOB_INT_SUM */</span>
<a name="l15448"></a>15448     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a5db396d76f7e9e7a80abb42b10f82220">mio</a>                          : 1;  <span class="comment">/**&lt; MIO boot interrupt</span>
<a name="l15449"></a>15449 <span class="comment">                                                         See MIO_BOOT_ERR */</span>
<a name="l15450"></a>15450     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a05b3779bda85108874af48e700c343cd">nand</a>                         : 1;  <span class="comment">/**&lt; NAND Flash Controller interrupt</span>
<a name="l15451"></a>15451 <span class="comment">                                                         See NDF_INT */</span>
<a name="l15452"></a>15452     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a2688ef7fe2b1603b42dce5eea39bd23b">mii1</a>                         : 1;  <span class="comment">/**&lt; RGMII/MII/MIX Interface 1 Interrupt</span>
<a name="l15453"></a>15453 <span class="comment">                                                         See MIX1_ISR */</span>
<a name="l15454"></a>15454     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a04eedb5ce676f97ac6dc71f7f83fd7e5">reserved_10_17</a>               : 8;
<a name="l15455"></a>15455     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a58eb80ed400fd321de69ca0fb6b22059">wdog</a>                         : 10; <span class="comment">/**&lt; 10 watchdog interrupts */</span>
<a name="l15456"></a>15456 <span class="preprocessor">#else</span>
<a name="l15457"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a58eb80ed400fd321de69ca0fb6b22059">15457</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a58eb80ed400fd321de69ca0fb6b22059">wdog</a>                         : 10;
<a name="l15458"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a04eedb5ce676f97ac6dc71f7f83fd7e5">15458</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a04eedb5ce676f97ac6dc71f7f83fd7e5">reserved_10_17</a>               : 8;
<a name="l15459"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a2688ef7fe2b1603b42dce5eea39bd23b">15459</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a2688ef7fe2b1603b42dce5eea39bd23b">mii1</a>                         : 1;
<a name="l15460"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a05b3779bda85108874af48e700c343cd">15460</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a05b3779bda85108874af48e700c343cd">nand</a>                         : 1;
<a name="l15461"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a5db396d76f7e9e7a80abb42b10f82220">15461</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a5db396d76f7e9e7a80abb42b10f82220">mio</a>                          : 1;
<a name="l15462"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a249ba6086489161cd3f0e2d6b3c6ae54">15462</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a249ba6086489161cd3f0e2d6b3c6ae54">iob</a>                          : 1;
<a name="l15463"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a7e555846e697e2710f620a00ab70f818">15463</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a7e555846e697e2710f620a00ab70f818">fpa</a>                          : 1;
<a name="l15464"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#ab7910fe32a7e9128ab9793624add9b02">15464</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#ab7910fe32a7e9128ab9793624add9b02">pow</a>                          : 1;
<a name="l15465"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a9353492d1709f497ad556a5b9db46636">15465</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a9353492d1709f497ad556a5b9db46636">l2c</a>                          : 1;
<a name="l15466"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a08b5f7958c326a680df485e8736b866e">15466</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a08b5f7958c326a680df485e8736b866e">ipd</a>                          : 1;
<a name="l15467"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#abddd2405ee0f9765fb7e7b34f7793829">15467</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#abddd2405ee0f9765fb7e7b34f7793829">pip</a>                          : 1;
<a name="l15468"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#af5ae107faca1650d48aabeb8dbb12cfc">15468</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#af5ae107faca1650d48aabeb8dbb12cfc">pko</a>                          : 1;
<a name="l15469"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a5ed914383bf4a0b7c76eb23d7f61a934">15469</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a5ed914383bf4a0b7c76eb23d7f61a934">zip</a>                          : 1;
<a name="l15470"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a619d568fa4e3f226d4599307e84b45d9">15470</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a619d568fa4e3f226d4599307e84b45d9">tim</a>                          : 1;
<a name="l15471"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#af52d04bc79fd99ad78c51539df744058">15471</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#af52d04bc79fd99ad78c51539df744058">rad</a>                          : 1;
<a name="l15472"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a3e6683fe10f3fe42f6b0898dd75229d5">15472</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a3e6683fe10f3fe42f6b0898dd75229d5">key</a>                          : 1;
<a name="l15473"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a7583e60a63624ea83b648db4251f8f40">15473</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a7583e60a63624ea83b648db4251f8f40">dfa</a>                          : 1;
<a name="l15474"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#ad413fa8e24e60f4cb1bc377656531647">15474</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#ad413fa8e24e60f4cb1bc377656531647">usb</a>                          : 1;
<a name="l15475"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a7537f2df561205f9a8fbbc2446638e58">15475</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a7537f2df561205f9a8fbbc2446638e58">sli</a>                          : 1;
<a name="l15476"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a00324b1bf7f63c1be19bb9f204a297bf">15476</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a00324b1bf7f63c1be19bb9f204a297bf">dpi</a>                          : 1;
<a name="l15477"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a1eccb209faeb0bd09c51b0be80246b8d">15477</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a1eccb209faeb0bd09c51b0be80246b8d">agx0</a>                         : 1;
<a name="l15478"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a6ece5993ddb85004608034a92fecbe25">15478</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a6ece5993ddb85004608034a92fecbe25">agx1</a>                         : 1;
<a name="l15479"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#afc233ec944adfae79e9c6765490164a4">15479</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#afc233ec944adfae79e9c6765490164a4">reserved_38_45</a>               : 8;
<a name="l15480"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a47744735680154c12e9e570cdccae165">15480</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a47744735680154c12e9e570cdccae165">agl</a>                          : 1;
<a name="l15481"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a16ac1b143b10e9d2c886a05b919784bb">15481</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a16ac1b143b10e9d2c886a05b919784bb">ptp</a>                          : 1;
<a name="l15482"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#ad5d7cf880bbe557863305c2f65e9f1a2">15482</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#ad5d7cf880bbe557863305c2f65e9f1a2">pem0</a>                         : 1;
<a name="l15483"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a3e4260ce8b68e8e567975d21c5629504">15483</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a3e4260ce8b68e8e567975d21c5629504">pem1</a>                         : 1;
<a name="l15484"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a75fe5274c894bca266e777efd6162700">15484</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a75fe5274c894bca266e777efd6162700">srio0</a>                        : 1;
<a name="l15485"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a9c3c3882e03d17abd0f89fb65aeba31d">15485</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a9c3c3882e03d17abd0f89fb65aeba31d">reserved_51_51</a>               : 1;
<a name="l15486"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a0f5eb0b57800a0aa1cabe431aab5cdec">15486</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a0f5eb0b57800a0aa1cabe431aab5cdec">lmc0</a>                         : 1;
<a name="l15487"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#af2a0166ef1f8aeac910dbfc8a226e4ef">15487</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#af2a0166ef1f8aeac910dbfc8a226e4ef">reserved_53_55</a>               : 3;
<a name="l15488"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a64171005486ba4a84c9b263c8df8926f">15488</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a64171005486ba4a84c9b263c8df8926f">dfm</a>                          : 1;
<a name="l15489"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#ad5df07b9eab1245eb200f68614e61c12">15489</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#ad5df07b9eab1245eb200f68614e61c12">reserved_57_59</a>               : 3;
<a name="l15490"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a78eb005398903ca7d0d4f04052d8b933">15490</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a78eb005398903ca7d0d4f04052d8b933">srio2</a>                        : 1;
<a name="l15491"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a98bf87b91200e45a31d8312cd1a86db6">15491</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a98bf87b91200e45a31d8312cd1a86db6">srio3</a>                        : 1;
<a name="l15492"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a6f9396e971451ab4225d71d0a2cc4859">15492</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a6f9396e971451ab4225d71d0a2cc4859">reserved_62_62</a>               : 1;
<a name="l15493"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a94a8ba8ed32dfec4500059f0060ccbfa">15493</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn66xx.html#a94a8ba8ed32dfec4500059f0060ccbfa">rst</a>                          : 1;
<a name="l15494"></a>15494 <span class="preprocessor">#endif</span>
<a name="l15495"></a>15495 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__sum1__ppx__ip3.html#ad4302bc7bbc876787d930fd1d60537f0">cn66xx</a>;
<a name="l15496"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html">15496</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html">cvmx_ciu_sum1_ppx_ip3_cn70xx</a> {
<a name="l15497"></a>15497 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l15498"></a>15498 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#a9ddb7662515f81ebaf89038c2aa57634">rst</a>                          : 1;  <span class="comment">/**&lt; RST interrupt. Value equals ((CIU_CIB_RST_RAW &amp; CIU_CIB_RST_EN) != 0).</span>
<a name="l15499"></a>15499 <span class="comment">                                                         See CIU_CIB_RST_RAW and CIU_CIB_RST_EN. */</span>
<a name="l15500"></a>15500     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#af627d1283a91376c294a08b6f899ae5f">reserved_53_62</a>               : 10;
<a name="l15501"></a>15501     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#ab99b2d617cf2829bd873a40be2e1c192">lmc0</a>                         : 1;  <span class="comment">/**&lt; LMC0 interrupt. Value equals ((CIU_CIB_LMC(0)_RAW &amp; CIU_CIB_LMC(0)_EN) != 0).</span>
<a name="l15502"></a>15502 <span class="comment">                                                         See CIU_CIB_LMC(0)_RAW and CIU_CIB_LMC(0)_EN. */</span>
<a name="l15503"></a>15503     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#afe5888fda805780c2851310b197c7a52">reserved_51_51</a>               : 1;
<a name="l15504"></a>15504     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#a0fcb8ceae6840fa60da5663fa5989c8e">pem2</a>                         : 1;  <span class="comment">/**&lt; PEM2 interrupt</span>
<a name="l15505"></a>15505 <span class="comment">                                                         See PEM2_INT_SUM (enabled by PEM2_INT_ENB) */</span>
<a name="l15506"></a>15506     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#a7a3024dbc5a142cf4e172ee893f35eca">pem1</a>                         : 1;  <span class="comment">/**&lt; PEM1 interrupt</span>
<a name="l15507"></a>15507 <span class="comment">                                                         See PEM1_INT_SUM (enabled by PEM1_INT_ENB) */</span>
<a name="l15508"></a>15508     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#afd879cea6f62fc69d3425d282a305c04">pem0</a>                         : 1;  <span class="comment">/**&lt; PEM0 interrupt</span>
<a name="l15509"></a>15509 <span class="comment">                                                         See PEM0_INT_SUM (enabled by PEM0_INT_ENB) */</span>
<a name="l15510"></a>15510     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#a0093c277073a41241a3d915c1b3eb0a2">ptp</a>                          : 1;  <span class="comment">/**&lt; PTP interrupt</span>
<a name="l15511"></a>15511 <span class="comment">                                                         Set when HW decrements MIO_PTP_EVT_CNT to zero.</span>
<a name="l15512"></a>15512 <span class="comment">                                                         See MIO_PTP_EVT_CNT for details. */</span>
<a name="l15513"></a>15513     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#ac8b2bb1621bfdaedbb4851566a5f6ebd">agl</a>                          : 1;  <span class="comment">/**&lt; AGL interrupt</span>
<a name="l15514"></a>15514 <span class="comment">                                                         See AGL_GMX_RX*_INT_REG, AGL_GMX_TX_INT_REG */</span>
<a name="l15515"></a>15515     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#aaa22a04072e961f30dfc8c0885d225f4">reserved_41_45</a>               : 5;
<a name="l15516"></a>15516     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#a03b5c944ea52274e12d7980f836ad984">dpi_dma</a>                      : 1;  <span class="comment">/**&lt; DPI DMA instruction completion interrupt.</span>
<a name="l15517"></a>15517 <span class="comment">                                                         This bit is different for each CIU_SUM1_PPx.</span>
<a name="l15518"></a>15518 <span class="comment">                                                         See DPI_DMA_PP*_CNT. */</span>
<a name="l15519"></a>15519     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#a2bea94f658f17fd3a6e121aecf86e31b">reserved_38_39</a>               : 2;
<a name="l15520"></a>15520     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#a2cd22002dd01b9b11a8642498e82e21e">agx1</a>                         : 1;  <span class="comment">/**&lt; GMX1 interrupt</span>
<a name="l15521"></a>15521 <span class="comment">                                                         See GMX1_RX*_INT_REG, GMX1_TX_INT_REG,</span>
<a name="l15522"></a>15522 <span class="comment">                                                         PCS1_INT*_REG, PCSX1_INT_REG */</span>
<a name="l15523"></a>15523     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#ab2502865800c89444cf7cb358edd82e9">agx0</a>                         : 1;  <span class="comment">/**&lt; GMX0 interrupt</span>
<a name="l15524"></a>15524 <span class="comment">                                                         See GMX0_RX*_INT_REG, GMX0_TX_INT_REG,</span>
<a name="l15525"></a>15525 <span class="comment">                                                         PCS0_INT*_REG, PCSX0_INT_REG */</span>
<a name="l15526"></a>15526     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#a3739e9af7113144cb04146d1e75be7ca">dpi</a>                          : 1;  <span class="comment">/**&lt; DPI interrupt</span>
<a name="l15527"></a>15527 <span class="comment">                                                         See DPI_INT_REG */</span>
<a name="l15528"></a>15528     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#a18edb13dd9fa63b3eb4f7fdfec2667b4">sli</a>                          : 1;  <span class="comment">/**&lt; SLI interrupt</span>
<a name="l15529"></a>15529 <span class="comment">                                                         See SLI_INT_SUM (enabled by SLI_INT_ENB_CIU) */</span>
<a name="l15530"></a>15530     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#ac7c9b4493c7dd268c7be40f4b66b0b98">usb</a>                          : 1;  <span class="comment">/**&lt; USBDRD0 interrupt.  Value equals ((CIU_CIB_USBDRD(0)_RAW &amp; CIU_CIB_USBDRD(0)_EN) != 0).</span>
<a name="l15531"></a>15531 <span class="comment">                                                         See CIU_CIB_USBDRD(0)_RAW and CIU_CIB_USBDRD(0)_EN. */</span>
<a name="l15532"></a>15532     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#afccf81a901f1618eb0da295078f390dc">dfa</a>                          : 1;  <span class="comment">/**&lt; DFA interrupt</span>
<a name="l15533"></a>15533 <span class="comment">                                                         See DFA_ERROR */</span>
<a name="l15534"></a>15534     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#af599bdb7afe9f212c6a34f9d5b2d5ccf">key</a>                          : 1;  <span class="comment">/**&lt; KEY interrupt</span>
<a name="l15535"></a>15535 <span class="comment">                                                         See KEY_INT_SUM */</span>
<a name="l15536"></a>15536     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#a4668a78b44046f516b29da17abd3a56d">rad</a>                          : 1;  <span class="comment">/**&lt; RAD interrupt</span>
<a name="l15537"></a>15537 <span class="comment">                                                         See RAD_REG_ERROR */</span>
<a name="l15538"></a>15538     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#a6e85a35273852cafd05bede3a8527b21">tim</a>                          : 1;  <span class="comment">/**&lt; TIM interrupt</span>
<a name="l15539"></a>15539 <span class="comment">                                                         See TIM_REG_ERROR */</span>
<a name="l15540"></a>15540     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#abe135869e08afb655cbc848f5542e270">reserved_28_28</a>               : 1;
<a name="l15541"></a>15541     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#a8adc232ec36a7fd3c7f29d6b4c83db8f">pko</a>                          : 1;  <span class="comment">/**&lt; PKO interrupt</span>
<a name="l15542"></a>15542 <span class="comment">                                                         See PKO_REG_ERROR */</span>
<a name="l15543"></a>15543     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#ac5e460e718ba5554c9486c28ced69f6c">pip</a>                          : 1;  <span class="comment">/**&lt; PIP interrupt</span>
<a name="l15544"></a>15544 <span class="comment">                                                         See PIP_INT_REG */</span>
<a name="l15545"></a>15545     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#a305056624bf087e968fee611466ccced">ipd</a>                          : 1;  <span class="comment">/**&lt; IPD interrupt</span>
<a name="l15546"></a>15546 <span class="comment">                                                         See IPD_INT_SUM */</span>
<a name="l15547"></a>15547     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#a766bf67d0b8ddd9b5c623eaf93d4805e">l2c</a>                          : 1;  <span class="comment">/**&lt; L2C interrupt. Value equals ((CIU_CIB_L2C_RAW &amp; CIU_CIB_L2C_EN) != 0).</span>
<a name="l15548"></a>15548 <span class="comment">                                                         See CIU_CIB_L2C_RAW and CIU_CIB_L2C_EN. */</span>
<a name="l15549"></a>15549     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#a4da289de4b14f3ced4963a23f503386b">pow</a>                          : 1;  <span class="comment">/**&lt; POW err interrupt</span>
<a name="l15550"></a>15550 <span class="comment">                                                         See POW_ECC_ERR */</span>
<a name="l15551"></a>15551     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#a2958a47e0e48b57c79751a46430cb3c2">fpa</a>                          : 1;  <span class="comment">/**&lt; FPA interrupt</span>
<a name="l15552"></a>15552 <span class="comment">                                                         See FPA_INT_SUM */</span>
<a name="l15553"></a>15553     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#abbc83000435b3d93164fa116e8307bfa">iob</a>                          : 1;  <span class="comment">/**&lt; IOB interrupt</span>
<a name="l15554"></a>15554 <span class="comment">                                                         See IOB_INT_SUM */</span>
<a name="l15555"></a>15555     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#acebab63cee7a7b9fe857146ad3ead0d5">mio</a>                          : 1;  <span class="comment">/**&lt; MIO boot interrupt</span>
<a name="l15556"></a>15556 <span class="comment">                                                         See MIO_BOOT_ERR */</span>
<a name="l15557"></a>15557     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#ab82597e7522954c24884dcdb6d9fb595">nand</a>                         : 1;  <span class="comment">/**&lt; NAND / EMMC Controller interrupt</span>
<a name="l15558"></a>15558 <span class="comment">                                                         See NAND / EMMC interrupt */</span>
<a name="l15559"></a>15559     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#afc5ac34c1aee9d67a66d4ba4ba634a20">reserved_18_18</a>               : 1;
<a name="l15560"></a>15560     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#a7176191ccdecb21a7cf4665f7463ac33">usb1</a>                         : 1;  <span class="comment">/**&lt; USBDRD1 interrupt.  Value equals ((CIU_CIB_USBDRD(1)_RAW &amp; CIU_CIB_USBDRD(1)_EN) != 0).</span>
<a name="l15561"></a>15561 <span class="comment">                                                         See CIU_CIB_USBDRD(1)_RAW and CIU_CIB_USBDRD(1)_EN. */</span>
<a name="l15562"></a>15562     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#aa170841fab0276e45a14518fb2667f20">reserved_4_16</a>                : 13;
<a name="l15563"></a>15563     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#ada5afba1b2fa718b2876eca053ce4798">wdog</a>                         : 4;  <span class="comment">/**&lt; Watchdog interrupts, bit 0 is watchdog for PP0, ..., bit x for PPx. */</span>
<a name="l15564"></a>15564 <span class="preprocessor">#else</span>
<a name="l15565"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#ada5afba1b2fa718b2876eca053ce4798">15565</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#ada5afba1b2fa718b2876eca053ce4798">wdog</a>                         : 4;
<a name="l15566"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#aa170841fab0276e45a14518fb2667f20">15566</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#aa170841fab0276e45a14518fb2667f20">reserved_4_16</a>                : 13;
<a name="l15567"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#a7176191ccdecb21a7cf4665f7463ac33">15567</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#a7176191ccdecb21a7cf4665f7463ac33">usb1</a>                         : 1;
<a name="l15568"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#afc5ac34c1aee9d67a66d4ba4ba634a20">15568</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#afc5ac34c1aee9d67a66d4ba4ba634a20">reserved_18_18</a>               : 1;
<a name="l15569"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#ab82597e7522954c24884dcdb6d9fb595">15569</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#ab82597e7522954c24884dcdb6d9fb595">nand</a>                         : 1;
<a name="l15570"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#acebab63cee7a7b9fe857146ad3ead0d5">15570</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#acebab63cee7a7b9fe857146ad3ead0d5">mio</a>                          : 1;
<a name="l15571"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#abbc83000435b3d93164fa116e8307bfa">15571</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#abbc83000435b3d93164fa116e8307bfa">iob</a>                          : 1;
<a name="l15572"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#a2958a47e0e48b57c79751a46430cb3c2">15572</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#a2958a47e0e48b57c79751a46430cb3c2">fpa</a>                          : 1;
<a name="l15573"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#a4da289de4b14f3ced4963a23f503386b">15573</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#a4da289de4b14f3ced4963a23f503386b">pow</a>                          : 1;
<a name="l15574"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#a766bf67d0b8ddd9b5c623eaf93d4805e">15574</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#a766bf67d0b8ddd9b5c623eaf93d4805e">l2c</a>                          : 1;
<a name="l15575"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#a305056624bf087e968fee611466ccced">15575</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#a305056624bf087e968fee611466ccced">ipd</a>                          : 1;
<a name="l15576"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#ac5e460e718ba5554c9486c28ced69f6c">15576</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#ac5e460e718ba5554c9486c28ced69f6c">pip</a>                          : 1;
<a name="l15577"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#a8adc232ec36a7fd3c7f29d6b4c83db8f">15577</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#a8adc232ec36a7fd3c7f29d6b4c83db8f">pko</a>                          : 1;
<a name="l15578"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#abe135869e08afb655cbc848f5542e270">15578</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#abe135869e08afb655cbc848f5542e270">reserved_28_28</a>               : 1;
<a name="l15579"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#a6e85a35273852cafd05bede3a8527b21">15579</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#a6e85a35273852cafd05bede3a8527b21">tim</a>                          : 1;
<a name="l15580"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#a4668a78b44046f516b29da17abd3a56d">15580</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#a4668a78b44046f516b29da17abd3a56d">rad</a>                          : 1;
<a name="l15581"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#af599bdb7afe9f212c6a34f9d5b2d5ccf">15581</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#af599bdb7afe9f212c6a34f9d5b2d5ccf">key</a>                          : 1;
<a name="l15582"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#afccf81a901f1618eb0da295078f390dc">15582</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#afccf81a901f1618eb0da295078f390dc">dfa</a>                          : 1;
<a name="l15583"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#ac7c9b4493c7dd268c7be40f4b66b0b98">15583</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#ac7c9b4493c7dd268c7be40f4b66b0b98">usb</a>                          : 1;
<a name="l15584"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#a18edb13dd9fa63b3eb4f7fdfec2667b4">15584</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#a18edb13dd9fa63b3eb4f7fdfec2667b4">sli</a>                          : 1;
<a name="l15585"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#a3739e9af7113144cb04146d1e75be7ca">15585</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#a3739e9af7113144cb04146d1e75be7ca">dpi</a>                          : 1;
<a name="l15586"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#ab2502865800c89444cf7cb358edd82e9">15586</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#ab2502865800c89444cf7cb358edd82e9">agx0</a>                         : 1;
<a name="l15587"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#a2cd22002dd01b9b11a8642498e82e21e">15587</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#a2cd22002dd01b9b11a8642498e82e21e">agx1</a>                         : 1;
<a name="l15588"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#a2bea94f658f17fd3a6e121aecf86e31b">15588</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#a2bea94f658f17fd3a6e121aecf86e31b">reserved_38_39</a>               : 2;
<a name="l15589"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#a03b5c944ea52274e12d7980f836ad984">15589</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#a03b5c944ea52274e12d7980f836ad984">dpi_dma</a>                      : 1;
<a name="l15590"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#aaa22a04072e961f30dfc8c0885d225f4">15590</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#aaa22a04072e961f30dfc8c0885d225f4">reserved_41_45</a>               : 5;
<a name="l15591"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#ac8b2bb1621bfdaedbb4851566a5f6ebd">15591</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#ac8b2bb1621bfdaedbb4851566a5f6ebd">agl</a>                          : 1;
<a name="l15592"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#a0093c277073a41241a3d915c1b3eb0a2">15592</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#a0093c277073a41241a3d915c1b3eb0a2">ptp</a>                          : 1;
<a name="l15593"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#afd879cea6f62fc69d3425d282a305c04">15593</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#afd879cea6f62fc69d3425d282a305c04">pem0</a>                         : 1;
<a name="l15594"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#a7a3024dbc5a142cf4e172ee893f35eca">15594</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#a7a3024dbc5a142cf4e172ee893f35eca">pem1</a>                         : 1;
<a name="l15595"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#a0fcb8ceae6840fa60da5663fa5989c8e">15595</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#a0fcb8ceae6840fa60da5663fa5989c8e">pem2</a>                         : 1;
<a name="l15596"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#afe5888fda805780c2851310b197c7a52">15596</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#afe5888fda805780c2851310b197c7a52">reserved_51_51</a>               : 1;
<a name="l15597"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#ab99b2d617cf2829bd873a40be2e1c192">15597</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#ab99b2d617cf2829bd873a40be2e1c192">lmc0</a>                         : 1;
<a name="l15598"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#af627d1283a91376c294a08b6f899ae5f">15598</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#af627d1283a91376c294a08b6f899ae5f">reserved_53_62</a>               : 10;
<a name="l15599"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#a9ddb7662515f81ebaf89038c2aa57634">15599</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html#a9ddb7662515f81ebaf89038c2aa57634">rst</a>                          : 1;
<a name="l15600"></a>15600 <span class="preprocessor">#endif</span>
<a name="l15601"></a>15601 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__sum1__ppx__ip3.html#ac672b906ee621662bf713fc203f0350d">cn70xx</a>;
<a name="l15602"></a><a class="code" href="unioncvmx__ciu__sum1__ppx__ip3.html#ae790ddc40bb07ff7e2e6e50bcf43c243">15602</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cn70xx.html">cvmx_ciu_sum1_ppx_ip3_cn70xx</a>   <a class="code" href="unioncvmx__ciu__sum1__ppx__ip3.html#ae790ddc40bb07ff7e2e6e50bcf43c243">cn70xxp1</a>;
<a name="l15603"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html">15603</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html">cvmx_ciu_sum1_ppx_ip3_cnf71xx</a> {
<a name="l15604"></a>15604 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l15605"></a>15605 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#a4ab4e6e8d8c99fb41bee0546dedd12f4">rst</a>                          : 1;  <span class="comment">/**&lt; MIO RST interrupt</span>
<a name="l15606"></a>15606 <span class="comment">                                                         See MIO_RST_INT */</span>
<a name="l15607"></a>15607     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#adc1293daa9602b62d6b797a886b541a1">reserved_53_62</a>               : 10;
<a name="l15608"></a>15608     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#a96be8913b087e0f1f9dfedbe94adf661">lmc0</a>                         : 1;  <span class="comment">/**&lt; LMC0 interrupt</span>
<a name="l15609"></a>15609 <span class="comment">                                                         See LMC0_INT */</span>
<a name="l15610"></a>15610     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#ae231d5930d8e9266e2b87d011cab663e">reserved_50_51</a>               : 2;
<a name="l15611"></a>15611     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#ab8eab1346e34e818c57e87148d3579be">pem1</a>                         : 1;  <span class="comment">/**&lt; PEM1 interrupt</span>
<a name="l15612"></a>15612 <span class="comment">                                                         See PEM1_INT_SUM (enabled by PEM1_INT_ENB) */</span>
<a name="l15613"></a>15613     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#a301d21790db9bbe25177281305a9bb3f">pem0</a>                         : 1;  <span class="comment">/**&lt; PEM0 interrupt</span>
<a name="l15614"></a>15614 <span class="comment">                                                         See PEM0_INT_SUM (enabled by PEM0_INT_ENB) */</span>
<a name="l15615"></a>15615     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#a583b7d171786780a62f4d817e748b902">ptp</a>                          : 1;  <span class="comment">/**&lt; PTP interrupt</span>
<a name="l15616"></a>15616 <span class="comment">                                                         Set when HW decrements MIO_PTP_EVT_CNT to zero */</span>
<a name="l15617"></a>15617     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#a034bf15fb431d3dc93c8c51c994a58fa">reserved_41_46</a>               : 6;
<a name="l15618"></a>15618     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#a48071438afc9c69c79584c0de1a1a3d9">dpi_dma</a>                      : 1;  <span class="comment">/**&lt; DPI DMA instruction completion  interrupt</span>
<a name="l15619"></a>15619 <span class="comment">                                                         TBD, See DPI DMA instruction completion */</span>
<a name="l15620"></a>15620     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#a363aceda1f2cff93e33187a190b205c3">reserved_37_39</a>               : 3;
<a name="l15621"></a>15621     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#a81e94895581d98e13164e95be8b734d8">agx0</a>                         : 1;  <span class="comment">/**&lt; GMX0 interrupt</span>
<a name="l15622"></a>15622 <span class="comment">                                                         See GMX0_RX*_INT_REG, GMX0_TX_INT_REG,</span>
<a name="l15623"></a>15623 <span class="comment">                                                         PCS0_INT*_REG, PCSX0_INT_REG */</span>
<a name="l15624"></a>15624     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#aa429817f1df422b1f1f73481233a6e78">dpi</a>                          : 1;  <span class="comment">/**&lt; DPI interrupt</span>
<a name="l15625"></a>15625 <span class="comment">                                                         See DPI_INT_REG */</span>
<a name="l15626"></a>15626     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#aeaf2628fe90ca79a27f8dfe36d5b7f37">sli</a>                          : 1;  <span class="comment">/**&lt; SLI interrupt</span>
<a name="l15627"></a>15627 <span class="comment">                                                         See SLI_INT_SUM (enabled by SLI_INT_ENB_CIU) */</span>
<a name="l15628"></a>15628     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#aa98bedcb17f05a8bf6d8f59bf0c3eeab">usb</a>                          : 1;  <span class="comment">/**&lt; USB UCTL0 interrupt</span>
<a name="l15629"></a>15629 <span class="comment">                                                         See UCTL0_INT_REG */</span>
<a name="l15630"></a>15630     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#a7bd50c24d35ab4e3e429bb8bf742bcd1">reserved_32_32</a>               : 1;
<a name="l15631"></a>15631     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#ae37eba0edbbded210944231bfab2fd12">key</a>                          : 1;  <span class="comment">/**&lt; KEY interrupt</span>
<a name="l15632"></a>15632 <span class="comment">                                                         See KEY_INT_SUM */</span>
<a name="l15633"></a>15633     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#ad1ba26e408fe9b8be327f0f5bf4ee381">rad</a>                          : 1;  <span class="comment">/**&lt; RAD interrupt</span>
<a name="l15634"></a>15634 <span class="comment">                                                         See RAD_REG_ERROR */</span>
<a name="l15635"></a>15635     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#a9500a454d3406b2036c052a2d4f0283c">tim</a>                          : 1;  <span class="comment">/**&lt; TIM interrupt</span>
<a name="l15636"></a>15636 <span class="comment">                                                         See TIM_REG_ERROR */</span>
<a name="l15637"></a>15637     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#aad9d1d056aee4b8f34003e9de716e8ff">reserved_28_28</a>               : 1;
<a name="l15638"></a>15638     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#ac99372bd5ed660a0e9f2e83c09fafe8a">pko</a>                          : 1;  <span class="comment">/**&lt; PKO interrupt</span>
<a name="l15639"></a>15639 <span class="comment">                                                         See PKO_REG_ERROR */</span>
<a name="l15640"></a>15640     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#af6f98820844b282ae52fb76206079c47">pip</a>                          : 1;  <span class="comment">/**&lt; PIP interrupt</span>
<a name="l15641"></a>15641 <span class="comment">                                                         See PIP_INT_REG */</span>
<a name="l15642"></a>15642     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#a546aac762ec8f2cdd29e9f8dfb2ef498">ipd</a>                          : 1;  <span class="comment">/**&lt; IPD interrupt</span>
<a name="l15643"></a>15643 <span class="comment">                                                         See IPD_INT_SUM */</span>
<a name="l15644"></a>15644     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#a121043ec367f377bf27021d7ac118c28">l2c</a>                          : 1;  <span class="comment">/**&lt; L2C interrupt</span>
<a name="l15645"></a>15645 <span class="comment">                                                         See L2C_INT_REG */</span>
<a name="l15646"></a>15646     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#a89318eaae28ac74fbee12fd6c56fc2c6">pow</a>                          : 1;  <span class="comment">/**&lt; POW err interrupt</span>
<a name="l15647"></a>15647 <span class="comment">                                                         See POW_ECC_ERR */</span>
<a name="l15648"></a>15648     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#a7bc1614aef1e059b366a2737d16f5dee">fpa</a>                          : 1;  <span class="comment">/**&lt; FPA interrupt</span>
<a name="l15649"></a>15649 <span class="comment">                                                         See FPA_INT_SUM */</span>
<a name="l15650"></a>15650     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#a541b41fed1a286395b32fad87ca4ae4d">iob</a>                          : 1;  <span class="comment">/**&lt; IOB interrupt</span>
<a name="l15651"></a>15651 <span class="comment">                                                         See IOB_INT_SUM */</span>
<a name="l15652"></a>15652     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#a6e1b8c962f70d1299b5894fb712ea0d1">mio</a>                          : 1;  <span class="comment">/**&lt; MIO boot interrupt</span>
<a name="l15653"></a>15653 <span class="comment">                                                         See MIO_BOOT_ERR */</span>
<a name="l15654"></a>15654     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#a9c2f53da905eead464e1ce6552087edf">nand</a>                         : 1;  <span class="comment">/**&lt; EMMC Flash Controller interrupt</span>
<a name="l15655"></a>15655 <span class="comment">                                                         See EMMC interrupt */</span>
<a name="l15656"></a>15656     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#a249832269635b5d3d7bed667fb119c56">reserved_4_18</a>                : 15;
<a name="l15657"></a>15657     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#a13e13e13f088d5ab90fe3b849f6097d8">wdog</a>                         : 4;  <span class="comment">/**&lt; Per PP watchdog interrupts */</span>
<a name="l15658"></a>15658 <span class="preprocessor">#else</span>
<a name="l15659"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#a13e13e13f088d5ab90fe3b849f6097d8">15659</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#a13e13e13f088d5ab90fe3b849f6097d8">wdog</a>                         : 4;
<a name="l15660"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#a249832269635b5d3d7bed667fb119c56">15660</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#a249832269635b5d3d7bed667fb119c56">reserved_4_18</a>                : 15;
<a name="l15661"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#a9c2f53da905eead464e1ce6552087edf">15661</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#a9c2f53da905eead464e1ce6552087edf">nand</a>                         : 1;
<a name="l15662"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#a6e1b8c962f70d1299b5894fb712ea0d1">15662</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#a6e1b8c962f70d1299b5894fb712ea0d1">mio</a>                          : 1;
<a name="l15663"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#a541b41fed1a286395b32fad87ca4ae4d">15663</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#a541b41fed1a286395b32fad87ca4ae4d">iob</a>                          : 1;
<a name="l15664"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#a7bc1614aef1e059b366a2737d16f5dee">15664</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#a7bc1614aef1e059b366a2737d16f5dee">fpa</a>                          : 1;
<a name="l15665"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#a89318eaae28ac74fbee12fd6c56fc2c6">15665</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#a89318eaae28ac74fbee12fd6c56fc2c6">pow</a>                          : 1;
<a name="l15666"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#a121043ec367f377bf27021d7ac118c28">15666</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#a121043ec367f377bf27021d7ac118c28">l2c</a>                          : 1;
<a name="l15667"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#a546aac762ec8f2cdd29e9f8dfb2ef498">15667</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#a546aac762ec8f2cdd29e9f8dfb2ef498">ipd</a>                          : 1;
<a name="l15668"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#af6f98820844b282ae52fb76206079c47">15668</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#af6f98820844b282ae52fb76206079c47">pip</a>                          : 1;
<a name="l15669"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#ac99372bd5ed660a0e9f2e83c09fafe8a">15669</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#ac99372bd5ed660a0e9f2e83c09fafe8a">pko</a>                          : 1;
<a name="l15670"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#aad9d1d056aee4b8f34003e9de716e8ff">15670</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#aad9d1d056aee4b8f34003e9de716e8ff">reserved_28_28</a>               : 1;
<a name="l15671"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#a9500a454d3406b2036c052a2d4f0283c">15671</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#a9500a454d3406b2036c052a2d4f0283c">tim</a>                          : 1;
<a name="l15672"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#ad1ba26e408fe9b8be327f0f5bf4ee381">15672</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#ad1ba26e408fe9b8be327f0f5bf4ee381">rad</a>                          : 1;
<a name="l15673"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#ae37eba0edbbded210944231bfab2fd12">15673</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#ae37eba0edbbded210944231bfab2fd12">key</a>                          : 1;
<a name="l15674"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#a7bd50c24d35ab4e3e429bb8bf742bcd1">15674</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#a7bd50c24d35ab4e3e429bb8bf742bcd1">reserved_32_32</a>               : 1;
<a name="l15675"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#aa98bedcb17f05a8bf6d8f59bf0c3eeab">15675</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#aa98bedcb17f05a8bf6d8f59bf0c3eeab">usb</a>                          : 1;
<a name="l15676"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#aeaf2628fe90ca79a27f8dfe36d5b7f37">15676</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#aeaf2628fe90ca79a27f8dfe36d5b7f37">sli</a>                          : 1;
<a name="l15677"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#aa429817f1df422b1f1f73481233a6e78">15677</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#aa429817f1df422b1f1f73481233a6e78">dpi</a>                          : 1;
<a name="l15678"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#a81e94895581d98e13164e95be8b734d8">15678</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#a81e94895581d98e13164e95be8b734d8">agx0</a>                         : 1;
<a name="l15679"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#a363aceda1f2cff93e33187a190b205c3">15679</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#a363aceda1f2cff93e33187a190b205c3">reserved_37_39</a>               : 3;
<a name="l15680"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#a48071438afc9c69c79584c0de1a1a3d9">15680</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#a48071438afc9c69c79584c0de1a1a3d9">dpi_dma</a>                      : 1;
<a name="l15681"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#a034bf15fb431d3dc93c8c51c994a58fa">15681</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#a034bf15fb431d3dc93c8c51c994a58fa">reserved_41_46</a>               : 6;
<a name="l15682"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#a583b7d171786780a62f4d817e748b902">15682</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#a583b7d171786780a62f4d817e748b902">ptp</a>                          : 1;
<a name="l15683"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#a301d21790db9bbe25177281305a9bb3f">15683</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#a301d21790db9bbe25177281305a9bb3f">pem0</a>                         : 1;
<a name="l15684"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#ab8eab1346e34e818c57e87148d3579be">15684</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#ab8eab1346e34e818c57e87148d3579be">pem1</a>                         : 1;
<a name="l15685"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#ae231d5930d8e9266e2b87d011cab663e">15685</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#ae231d5930d8e9266e2b87d011cab663e">reserved_50_51</a>               : 2;
<a name="l15686"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#a96be8913b087e0f1f9dfedbe94adf661">15686</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#a96be8913b087e0f1f9dfedbe94adf661">lmc0</a>                         : 1;
<a name="l15687"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#adc1293daa9602b62d6b797a886b541a1">15687</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#adc1293daa9602b62d6b797a886b541a1">reserved_53_62</a>               : 10;
<a name="l15688"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#a4ab4e6e8d8c99fb41bee0546dedd12f4">15688</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip3_1_1cvmx__ciu__sum1__ppx__ip3__cnf71xx.html#a4ab4e6e8d8c99fb41bee0546dedd12f4">rst</a>                          : 1;
<a name="l15689"></a>15689 <span class="preprocessor">#endif</span>
<a name="l15690"></a>15690 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__sum1__ppx__ip3.html#ada2c0ca7cd9933e0cf9b7c8662124c5c">cnf71xx</a>;
<a name="l15691"></a>15691 };
<a name="l15692"></a><a class="code" href="cvmx-ciu-defs_8h.html#a1fb2aec5bd7b7e344309bff2b3476d46">15692</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__sum1__ppx__ip3.html" title="cvmx_ciu_sum1_pp::_ip3">cvmx_ciu_sum1_ppx_ip3</a> <a class="code" href="unioncvmx__ciu__sum1__ppx__ip3.html" title="cvmx_ciu_sum1_pp::_ip3">cvmx_ciu_sum1_ppx_ip3_t</a>;
<a name="l15693"></a>15693 <span class="comment"></span>
<a name="l15694"></a>15694 <span class="comment">/**</span>
<a name="l15695"></a>15695 <span class="comment"> * cvmx_ciu_sum1_pp#_ip4</span>
<a name="l15696"></a>15696 <span class="comment"> *</span>
<a name="l15697"></a>15697 <span class="comment"> * Notes:</span>
<a name="l15698"></a>15698 <span class="comment"> * SUM1 becomes per IPx in o65/6 and afterwards. Only Field &lt;40&gt; DPI_DMA will have</span>
<a name="l15699"></a>15699 <span class="comment"> * different value per PP(IP) for  $CIU_SUM1_PPx_IPy, and &lt;40&gt; DPI_DMA will always</span>
<a name="l15700"></a>15700 <span class="comment"> * be zero for  $CIU_SUM1_IOX_INT. All other fields ([63:41] and [39:0]) values  are idential for</span>
<a name="l15701"></a>15701 <span class="comment"> * different PPs, same value as $CIU_INT_SUM1.</span>
<a name="l15702"></a>15702 <span class="comment"> * Write to any IRQ&apos;s PTP fields will clear PTP for all IRQ&apos;s PTP field.</span>
<a name="l15703"></a>15703 <span class="comment"> */</span>
<a name="l15704"></a><a class="code" href="unioncvmx__ciu__sum1__ppx__ip4.html">15704</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__sum1__ppx__ip4.html" title="cvmx_ciu_sum1_pp::_ip4">cvmx_ciu_sum1_ppx_ip4</a> {
<a name="l15705"></a><a class="code" href="unioncvmx__ciu__sum1__ppx__ip4.html#a2b4096552001e747738f2cd1c17db2f1">15705</a>     uint64_t <a class="code" href="unioncvmx__ciu__sum1__ppx__ip4.html#a2b4096552001e747738f2cd1c17db2f1">u64</a>;
<a name="l15706"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html">15706</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html">cvmx_ciu_sum1_ppx_ip4_s</a> {
<a name="l15707"></a>15707 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l15708"></a>15708 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#ad07c1db764f42af72fc7df8a1aa72c72">rst</a>                          : 1;  <span class="comment">/**&lt; MIO RST interrupt</span>
<a name="l15709"></a>15709 <span class="comment">                                                         See MIO_RST_INT */</span>
<a name="l15710"></a>15710     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#a9d1238dcc92d842bda96a79cf8d15ba6">reserved_62_62</a>               : 1;
<a name="l15711"></a>15711     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#a9273a4f0bc551f9342d5420fb09aa66f">srio3</a>                        : 1;  <span class="comment">/**&lt; SRIO3 interrupt</span>
<a name="l15712"></a>15712 <span class="comment">                                                         See SRIO3_INT_REG, SRIO3_INT2_REG */</span>
<a name="l15713"></a>15713     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#abbbb1776803f6c0773ba3ddc8fcdf3f3">srio2</a>                        : 1;  <span class="comment">/**&lt; SRIO2 interrupt</span>
<a name="l15714"></a>15714 <span class="comment">                                                         See SRIO2_INT_REG, SRIO2_INT2_REG */</span>
<a name="l15715"></a>15715     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#ad0e240058d66c4e299b40c7557ba9195">reserved_57_59</a>               : 3;
<a name="l15716"></a>15716     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#aa3e9b658243b60a3f7e2dcd9b42115ee">dfm</a>                          : 1;  <span class="comment">/**&lt; DFM Interrupt</span>
<a name="l15717"></a>15717 <span class="comment">                                                         See DFM_FNT_STAT */</span>
<a name="l15718"></a>15718     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#a60415070e7c14dc395de7278bdba2cf1">reserved_53_55</a>               : 3;
<a name="l15719"></a>15719     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#a3c26146d457e0d96a439356a323a12cc">lmc0</a>                         : 1;  <span class="comment">/**&lt; LMC0 interrupt</span>
<a name="l15720"></a>15720 <span class="comment">                                                         See LMC0_INT */</span>
<a name="l15721"></a>15721     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#a6091e0716e9b27ed10b637503ee140e9">reserved_50_51</a>               : 2;
<a name="l15722"></a>15722     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#a1ea8004406a3a9c1fa4c2e4bfc258966">pem1</a>                         : 1;  <span class="comment">/**&lt; PEM1 interrupt</span>
<a name="l15723"></a>15723 <span class="comment">                                                         See PEM1_INT_SUM (enabled by PEM1_INT_ENB) */</span>
<a name="l15724"></a>15724     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#af12c55ae29d723a30f2f0488fc5a860f">pem0</a>                         : 1;  <span class="comment">/**&lt; PEM0 interrupt</span>
<a name="l15725"></a>15725 <span class="comment">                                                         See PEM0_INT_SUM (enabled by PEM0_INT_ENB) */</span>
<a name="l15726"></a>15726     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#ae1b27eae55eec041be2d6d3a972b9ea8">ptp</a>                          : 1;  <span class="comment">/**&lt; PTP interrupt</span>
<a name="l15727"></a>15727 <span class="comment">                                                         Set when HW decrements MIO_PTP_EVT_CNT to zero */</span>
<a name="l15728"></a>15728     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#aa35140c78e4a640300a84525cf1fa17e">agl</a>                          : 1;  <span class="comment">/**&lt; AGL interrupt</span>
<a name="l15729"></a>15729 <span class="comment">                                                         See AGL_GMX_RX*_INT_REG, AGL_GMX_TX_INT_REG */</span>
<a name="l15730"></a>15730     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#a001afd6422945d2ec279a31ea3a3837b">reserved_41_45</a>               : 5;
<a name="l15731"></a>15731     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#a2416cf9cbc42bf64f0a1b3a3f6f903cb">dpi_dma</a>                      : 1;  <span class="comment">/**&lt; DPI DMA instruction completion  interrupt</span>
<a name="l15732"></a>15732 <span class="comment">                                                         TBD, See DPI DMA instruction completion */</span>
<a name="l15733"></a>15733     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#ab7340c37f555d3b6cb32a4e8d5dc1b69">reserved_38_39</a>               : 2;
<a name="l15734"></a>15734     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#a49a6ab16f38375724ba9d697f191aab1">agx1</a>                         : 1;  <span class="comment">/**&lt; GMX1 interrupt</span>
<a name="l15735"></a>15735 <span class="comment">                                                         See GMX1_RX*_INT_REG, GMX1_TX_INT_REG,</span>
<a name="l15736"></a>15736 <span class="comment">                                                         PCS1_INT*_REG, PCSX1_INT_REG */</span>
<a name="l15737"></a>15737     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#ac6ae10332c6597dff22cda64be186927">agx0</a>                         : 1;  <span class="comment">/**&lt; GMX0 interrupt</span>
<a name="l15738"></a>15738 <span class="comment">                                                         See GMX0_RX*_INT_REG, GMX0_TX_INT_REG,</span>
<a name="l15739"></a>15739 <span class="comment">                                                         PCS0_INT*_REG, PCSX0_INT_REG */</span>
<a name="l15740"></a>15740     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#a0a6676ea203a141ae9062ebb78fcfb9f">dpi</a>                          : 1;  <span class="comment">/**&lt; DPI interrupt</span>
<a name="l15741"></a>15741 <span class="comment">                                                         See DPI_INT_REG */</span>
<a name="l15742"></a>15742     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#a0766da93242bd07e45019b6adb4cdf26">sli</a>                          : 1;  <span class="comment">/**&lt; SLI interrupt</span>
<a name="l15743"></a>15743 <span class="comment">                                                         See SLI_INT_SUM (enabled by SLI_INT_ENB_CIU) */</span>
<a name="l15744"></a>15744     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#ad597a8e1f0415ed5413828e1af0398e1">usb</a>                          : 1;  <span class="comment">/**&lt; USB UCTL0 interrupt</span>
<a name="l15745"></a>15745 <span class="comment">                                                         See UCTL0_INT_REG */</span>
<a name="l15746"></a>15746     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#aa30af84e4d60ce580fa18878a6eaa9a6">dfa</a>                          : 1;  <span class="comment">/**&lt; DFA interrupt</span>
<a name="l15747"></a>15747 <span class="comment">                                                         See DFA_ERROR */</span>
<a name="l15748"></a>15748     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#a53639f3e6bad23a02bb00c1187de621c">key</a>                          : 1;  <span class="comment">/**&lt; KEY interrupt</span>
<a name="l15749"></a>15749 <span class="comment">                                                         See KEY_INT_SUM */</span>
<a name="l15750"></a>15750     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#a551416e5a4f3131a5a77c49f1ed59844">rad</a>                          : 1;  <span class="comment">/**&lt; RAD interrupt</span>
<a name="l15751"></a>15751 <span class="comment">                                                         See RAD_REG_ERROR */</span>
<a name="l15752"></a>15752     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#aa38308f00b1c5b651978b41527f6ca05">tim</a>                          : 1;  <span class="comment">/**&lt; TIM interrupt</span>
<a name="l15753"></a>15753 <span class="comment">                                                         See TIM_REG_ERROR */</span>
<a name="l15754"></a>15754     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#a131d75b84506124a35f64a4848fc11b8">zip</a>                          : 1;  <span class="comment">/**&lt; ZIP interrupt</span>
<a name="l15755"></a>15755 <span class="comment">                                                         See ZIP_ERROR */</span>
<a name="l15756"></a>15756     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#a3475778ba321dfb81d3805db05d014ce">pko</a>                          : 1;  <span class="comment">/**&lt; PKO interrupt</span>
<a name="l15757"></a>15757 <span class="comment">                                                         See PKO_REG_ERROR */</span>
<a name="l15758"></a>15758     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#a087e6a682bd1ab8884186f8f00e4b6fc">pip</a>                          : 1;  <span class="comment">/**&lt; PIP interrupt</span>
<a name="l15759"></a>15759 <span class="comment">                                                         See PIP_INT_REG */</span>
<a name="l15760"></a>15760     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#a9e6c3a1e4bb6be36160bef25a83703f4">ipd</a>                          : 1;  <span class="comment">/**&lt; IPD interrupt</span>
<a name="l15761"></a>15761 <span class="comment">                                                         See IPD_INT_SUM */</span>
<a name="l15762"></a>15762     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#aef3a24a29cdf58d568c4ea11f6514036">l2c</a>                          : 1;  <span class="comment">/**&lt; L2C interrupt</span>
<a name="l15763"></a>15763 <span class="comment">                                                         See L2C_INT_REG */</span>
<a name="l15764"></a>15764     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#af9019e48480767a683be4c8399ad8061">pow</a>                          : 1;  <span class="comment">/**&lt; POW err interrupt</span>
<a name="l15765"></a>15765 <span class="comment">                                                         See POW_ECC_ERR */</span>
<a name="l15766"></a>15766     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#a696ee544c42a00cb15dbad25db746f41">fpa</a>                          : 1;  <span class="comment">/**&lt; FPA interrupt</span>
<a name="l15767"></a>15767 <span class="comment">                                                         See FPA_INT_SUM */</span>
<a name="l15768"></a>15768     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#a13daafd8926cedb7302d41462ca45f84">iob</a>                          : 1;  <span class="comment">/**&lt; IOB interrupt</span>
<a name="l15769"></a>15769 <span class="comment">                                                         See IOB_INT_SUM */</span>
<a name="l15770"></a>15770     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#a0d53b7209a59dd5a48d56be18082e29f">mio</a>                          : 1;  <span class="comment">/**&lt; MIO boot interrupt</span>
<a name="l15771"></a>15771 <span class="comment">                                                         See MIO_BOOT_ERR */</span>
<a name="l15772"></a>15772     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#a64885b6dc5afe5b986d46527ace25a42">nand</a>                         : 1;  <span class="comment">/**&lt; EMMC Flash Controller interrupt</span>
<a name="l15773"></a>15773 <span class="comment">                                                         See EMMC interrupt */</span>
<a name="l15774"></a>15774     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#a4a8c7d6d670640808b7f70200658122c">mii1</a>                         : 1;  <span class="comment">/**&lt; RGMII/MII/MIX Interface 1 Interrupt</span>
<a name="l15775"></a>15775 <span class="comment">                                                         See MIX1_ISR */</span>
<a name="l15776"></a>15776     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#ae1047308fa4f6cfed362df8214e144db">usb1</a>                         : 1;  <span class="comment">/**&lt; USBDRD1 interrupt.  Value equals ((CIU_CIB_USBDRD(1)_RAW &amp; CIU_CIB_USBDRD(1)_EN) != 0).</span>
<a name="l15777"></a>15777 <span class="comment">                                                         See CIU_CIB_USBDRD(1)_RAW and CIU_CIB_USBDRD(1)_EN. */</span>
<a name="l15778"></a>15778     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#ae4b5b7dcdd9527a26e4cc92955299066">reserved_10_16</a>               : 7;
<a name="l15779"></a>15779     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#a773cc929fa2a154bc93742c88f25efba">wdog</a>                         : 10; <span class="comment">/**&lt; Per PP watchdog interrupts */</span>
<a name="l15780"></a>15780 <span class="preprocessor">#else</span>
<a name="l15781"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#a773cc929fa2a154bc93742c88f25efba">15781</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#a773cc929fa2a154bc93742c88f25efba">wdog</a>                         : 10;
<a name="l15782"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#ae4b5b7dcdd9527a26e4cc92955299066">15782</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#ae4b5b7dcdd9527a26e4cc92955299066">reserved_10_16</a>               : 7;
<a name="l15783"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#ae1047308fa4f6cfed362df8214e144db">15783</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#ae1047308fa4f6cfed362df8214e144db">usb1</a>                         : 1;
<a name="l15784"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#a4a8c7d6d670640808b7f70200658122c">15784</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#a4a8c7d6d670640808b7f70200658122c">mii1</a>                         : 1;
<a name="l15785"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#a64885b6dc5afe5b986d46527ace25a42">15785</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#a64885b6dc5afe5b986d46527ace25a42">nand</a>                         : 1;
<a name="l15786"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#a0d53b7209a59dd5a48d56be18082e29f">15786</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#a0d53b7209a59dd5a48d56be18082e29f">mio</a>                          : 1;
<a name="l15787"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#a13daafd8926cedb7302d41462ca45f84">15787</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#a13daafd8926cedb7302d41462ca45f84">iob</a>                          : 1;
<a name="l15788"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#a696ee544c42a00cb15dbad25db746f41">15788</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#a696ee544c42a00cb15dbad25db746f41">fpa</a>                          : 1;
<a name="l15789"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#af9019e48480767a683be4c8399ad8061">15789</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#af9019e48480767a683be4c8399ad8061">pow</a>                          : 1;
<a name="l15790"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#aef3a24a29cdf58d568c4ea11f6514036">15790</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#aef3a24a29cdf58d568c4ea11f6514036">l2c</a>                          : 1;
<a name="l15791"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#a9e6c3a1e4bb6be36160bef25a83703f4">15791</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#a9e6c3a1e4bb6be36160bef25a83703f4">ipd</a>                          : 1;
<a name="l15792"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#a087e6a682bd1ab8884186f8f00e4b6fc">15792</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#a087e6a682bd1ab8884186f8f00e4b6fc">pip</a>                          : 1;
<a name="l15793"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#a3475778ba321dfb81d3805db05d014ce">15793</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#a3475778ba321dfb81d3805db05d014ce">pko</a>                          : 1;
<a name="l15794"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#a131d75b84506124a35f64a4848fc11b8">15794</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#a131d75b84506124a35f64a4848fc11b8">zip</a>                          : 1;
<a name="l15795"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#aa38308f00b1c5b651978b41527f6ca05">15795</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#aa38308f00b1c5b651978b41527f6ca05">tim</a>                          : 1;
<a name="l15796"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#a551416e5a4f3131a5a77c49f1ed59844">15796</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#a551416e5a4f3131a5a77c49f1ed59844">rad</a>                          : 1;
<a name="l15797"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#a53639f3e6bad23a02bb00c1187de621c">15797</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#a53639f3e6bad23a02bb00c1187de621c">key</a>                          : 1;
<a name="l15798"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#aa30af84e4d60ce580fa18878a6eaa9a6">15798</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#aa30af84e4d60ce580fa18878a6eaa9a6">dfa</a>                          : 1;
<a name="l15799"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#ad597a8e1f0415ed5413828e1af0398e1">15799</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#ad597a8e1f0415ed5413828e1af0398e1">usb</a>                          : 1;
<a name="l15800"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#a0766da93242bd07e45019b6adb4cdf26">15800</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#a0766da93242bd07e45019b6adb4cdf26">sli</a>                          : 1;
<a name="l15801"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#a0a6676ea203a141ae9062ebb78fcfb9f">15801</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#a0a6676ea203a141ae9062ebb78fcfb9f">dpi</a>                          : 1;
<a name="l15802"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#ac6ae10332c6597dff22cda64be186927">15802</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#ac6ae10332c6597dff22cda64be186927">agx0</a>                         : 1;
<a name="l15803"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#a49a6ab16f38375724ba9d697f191aab1">15803</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#a49a6ab16f38375724ba9d697f191aab1">agx1</a>                         : 1;
<a name="l15804"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#ab7340c37f555d3b6cb32a4e8d5dc1b69">15804</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#ab7340c37f555d3b6cb32a4e8d5dc1b69">reserved_38_39</a>               : 2;
<a name="l15805"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#a2416cf9cbc42bf64f0a1b3a3f6f903cb">15805</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#a2416cf9cbc42bf64f0a1b3a3f6f903cb">dpi_dma</a>                      : 1;
<a name="l15806"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#a001afd6422945d2ec279a31ea3a3837b">15806</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#a001afd6422945d2ec279a31ea3a3837b">reserved_41_45</a>               : 5;
<a name="l15807"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#aa35140c78e4a640300a84525cf1fa17e">15807</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#aa35140c78e4a640300a84525cf1fa17e">agl</a>                          : 1;
<a name="l15808"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#ae1b27eae55eec041be2d6d3a972b9ea8">15808</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#ae1b27eae55eec041be2d6d3a972b9ea8">ptp</a>                          : 1;
<a name="l15809"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#af12c55ae29d723a30f2f0488fc5a860f">15809</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#af12c55ae29d723a30f2f0488fc5a860f">pem0</a>                         : 1;
<a name="l15810"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#a1ea8004406a3a9c1fa4c2e4bfc258966">15810</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#a1ea8004406a3a9c1fa4c2e4bfc258966">pem1</a>                         : 1;
<a name="l15811"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#a6091e0716e9b27ed10b637503ee140e9">15811</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#a6091e0716e9b27ed10b637503ee140e9">reserved_50_51</a>               : 2;
<a name="l15812"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#a3c26146d457e0d96a439356a323a12cc">15812</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#a3c26146d457e0d96a439356a323a12cc">lmc0</a>                         : 1;
<a name="l15813"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#a60415070e7c14dc395de7278bdba2cf1">15813</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#a60415070e7c14dc395de7278bdba2cf1">reserved_53_55</a>               : 3;
<a name="l15814"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#aa3e9b658243b60a3f7e2dcd9b42115ee">15814</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#aa3e9b658243b60a3f7e2dcd9b42115ee">dfm</a>                          : 1;
<a name="l15815"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#ad0e240058d66c4e299b40c7557ba9195">15815</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#ad0e240058d66c4e299b40c7557ba9195">reserved_57_59</a>               : 3;
<a name="l15816"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#abbbb1776803f6c0773ba3ddc8fcdf3f3">15816</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#abbbb1776803f6c0773ba3ddc8fcdf3f3">srio2</a>                        : 1;
<a name="l15817"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#a9273a4f0bc551f9342d5420fb09aa66f">15817</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#a9273a4f0bc551f9342d5420fb09aa66f">srio3</a>                        : 1;
<a name="l15818"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#a9d1238dcc92d842bda96a79cf8d15ba6">15818</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#a9d1238dcc92d842bda96a79cf8d15ba6">reserved_62_62</a>               : 1;
<a name="l15819"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#ad07c1db764f42af72fc7df8a1aa72c72">15819</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__s.html#ad07c1db764f42af72fc7df8a1aa72c72">rst</a>                          : 1;
<a name="l15820"></a>15820 <span class="preprocessor">#endif</span>
<a name="l15821"></a>15821 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__sum1__ppx__ip4.html#a2a18b3bdad426da015dc2fee82db8a21">s</a>;
<a name="l15822"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html">15822</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html">cvmx_ciu_sum1_ppx_ip4_cn61xx</a> {
<a name="l15823"></a>15823 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l15824"></a>15824 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#aed4342c897c43f2a3fdadd2c5ceb6da4">rst</a>                          : 1;  <span class="comment">/**&lt; MIO RST interrupt</span>
<a name="l15825"></a>15825 <span class="comment">                                                         See MIO_RST_INT */</span>
<a name="l15826"></a>15826     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#ac98b6647361fde639bcf886687af920d">reserved_53_62</a>               : 10;
<a name="l15827"></a>15827     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#a8eaf1e99a119882259f9de6df99adda4">lmc0</a>                         : 1;  <span class="comment">/**&lt; LMC0 interrupt</span>
<a name="l15828"></a>15828 <span class="comment">                                                         See LMC0_INT */</span>
<a name="l15829"></a>15829     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#a9e2f246f214d11183db97724eafbd8c5">reserved_50_51</a>               : 2;
<a name="l15830"></a>15830     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#ab380f677bd92ec19a350dc24c07bb7a6">pem1</a>                         : 1;  <span class="comment">/**&lt; PEM1 interrupt</span>
<a name="l15831"></a>15831 <span class="comment">                                                         See PEM1_INT_SUM (enabled by PEM1_INT_ENB) */</span>
<a name="l15832"></a>15832     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#a1a4468887fee7c79519af3523dff850f">pem0</a>                         : 1;  <span class="comment">/**&lt; PEM0 interrupt</span>
<a name="l15833"></a>15833 <span class="comment">                                                         See PEM0_INT_SUM (enabled by PEM0_INT_ENB) */</span>
<a name="l15834"></a>15834     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#a358068e717b6842a11951f8347ca2440">ptp</a>                          : 1;  <span class="comment">/**&lt; PTP interrupt</span>
<a name="l15835"></a>15835 <span class="comment">                                                         Set when HW decrements MIO_PTP_EVT_CNT to zero */</span>
<a name="l15836"></a>15836     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#a77a2708b6a9b3a1e822eb36e8ddeb33b">agl</a>                          : 1;  <span class="comment">/**&lt; AGL interrupt</span>
<a name="l15837"></a>15837 <span class="comment">                                                         See AGL_GMX_RX*_INT_REG, AGL_GMX_TX_INT_REG */</span>
<a name="l15838"></a>15838     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#a983a728fd8c7b260c51e7545fe54c01f">reserved_41_45</a>               : 5;
<a name="l15839"></a>15839     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#ac2fa869acf5d4a4f9001a182cb026358">dpi_dma</a>                      : 1;  <span class="comment">/**&lt; DPI DMA instruction completion  interrupt</span>
<a name="l15840"></a>15840 <span class="comment">                                                         TBD, See DPI DMA instruction completion */</span>
<a name="l15841"></a>15841     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#abfa708589e285ee999f73b5dadf0964a">reserved_38_39</a>               : 2;
<a name="l15842"></a>15842     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#a0f55324b079427c19012b2b46869d7c5">agx1</a>                         : 1;  <span class="comment">/**&lt; GMX1 interrupt</span>
<a name="l15843"></a>15843 <span class="comment">                                                         See GMX1_RX*_INT_REG, GMX1_TX_INT_REG,</span>
<a name="l15844"></a>15844 <span class="comment">                                                         PCS1_INT*_REG, PCSX1_INT_REG */</span>
<a name="l15845"></a>15845     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#a6f78e25e2e908e3f6df3daa666661851">agx0</a>                         : 1;  <span class="comment">/**&lt; GMX0 interrupt</span>
<a name="l15846"></a>15846 <span class="comment">                                                         See GMX0_RX*_INT_REG, GMX0_TX_INT_REG,</span>
<a name="l15847"></a>15847 <span class="comment">                                                         PCS0_INT*_REG, PCSX0_INT_REG */</span>
<a name="l15848"></a>15848     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#a223b618bcf0fc36e941b05b74bef21d5">dpi</a>                          : 1;  <span class="comment">/**&lt; DPI interrupt</span>
<a name="l15849"></a>15849 <span class="comment">                                                         See DPI_INT_REG */</span>
<a name="l15850"></a>15850     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#a54ad7f8ef49853c0d93b87f89818d941">sli</a>                          : 1;  <span class="comment">/**&lt; SLI interrupt</span>
<a name="l15851"></a>15851 <span class="comment">                                                         See SLI_INT_SUM (enabled by SLI_INT_ENB_CIU) */</span>
<a name="l15852"></a>15852     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#a827a845615fbaf63a4f041792e168a2c">usb</a>                          : 1;  <span class="comment">/**&lt; USB UCTL0 interrupt</span>
<a name="l15853"></a>15853 <span class="comment">                                                         See UCTL0_INT_REG */</span>
<a name="l15854"></a>15854     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#a85ff2fcc71387420e75f31dc949abd22">dfa</a>                          : 1;  <span class="comment">/**&lt; DFA interrupt</span>
<a name="l15855"></a>15855 <span class="comment">                                                         See DFA_ERROR */</span>
<a name="l15856"></a>15856     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#a4dcc08880b2254ea95e60984e141d3d9">key</a>                          : 1;  <span class="comment">/**&lt; KEY interrupt</span>
<a name="l15857"></a>15857 <span class="comment">                                                         See KEY_INT_SUM */</span>
<a name="l15858"></a>15858     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#aa0ca6638605e7bf8ed1cc9035703acb9">rad</a>                          : 1;  <span class="comment">/**&lt; RAD interrupt</span>
<a name="l15859"></a>15859 <span class="comment">                                                         See RAD_REG_ERROR */</span>
<a name="l15860"></a>15860     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#a855b0d69178e0aa472661f1e00dfb93f">tim</a>                          : 1;  <span class="comment">/**&lt; TIM interrupt</span>
<a name="l15861"></a>15861 <span class="comment">                                                         See TIM_REG_ERROR */</span>
<a name="l15862"></a>15862     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#a6b8dcb5f90fdb41c4e49f8b7c883d815">zip</a>                          : 1;  <span class="comment">/**&lt; ZIP interrupt</span>
<a name="l15863"></a>15863 <span class="comment">                                                         See ZIP_ERROR */</span>
<a name="l15864"></a>15864     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#a6e51e9be6e8bc0af5cc415ac6925c858">pko</a>                          : 1;  <span class="comment">/**&lt; PKO interrupt</span>
<a name="l15865"></a>15865 <span class="comment">                                                         See PKO_REG_ERROR */</span>
<a name="l15866"></a>15866     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#a75b8702003ef4eafb880f86b264cdab3">pip</a>                          : 1;  <span class="comment">/**&lt; PIP interrupt</span>
<a name="l15867"></a>15867 <span class="comment">                                                         See PIP_INT_REG */</span>
<a name="l15868"></a>15868     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#aa9b50ff639001515beef63925d964ee3">ipd</a>                          : 1;  <span class="comment">/**&lt; IPD interrupt</span>
<a name="l15869"></a>15869 <span class="comment">                                                         See IPD_INT_SUM */</span>
<a name="l15870"></a>15870     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#a4aba260937cd22203ffc78ba510dca8d">l2c</a>                          : 1;  <span class="comment">/**&lt; L2C interrupt</span>
<a name="l15871"></a>15871 <span class="comment">                                                         See L2C_INT_REG */</span>
<a name="l15872"></a>15872     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#a2478ef3016de69d9a9da75ac6d7cd520">pow</a>                          : 1;  <span class="comment">/**&lt; POW err interrupt</span>
<a name="l15873"></a>15873 <span class="comment">                                                         See POW_ECC_ERR */</span>
<a name="l15874"></a>15874     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#a5c4a0a63aeeb0055a9fa95e284e8363c">fpa</a>                          : 1;  <span class="comment">/**&lt; FPA interrupt</span>
<a name="l15875"></a>15875 <span class="comment">                                                         See FPA_INT_SUM */</span>
<a name="l15876"></a>15876     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#a52d72afa6e68c066d265efabb9941757">iob</a>                          : 1;  <span class="comment">/**&lt; IOB interrupt</span>
<a name="l15877"></a>15877 <span class="comment">                                                         See IOB_INT_SUM */</span>
<a name="l15878"></a>15878     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#aeb92b9e1f877ed1345910ac6d6886a91">mio</a>                          : 1;  <span class="comment">/**&lt; MIO boot interrupt</span>
<a name="l15879"></a>15879 <span class="comment">                                                         See MIO_BOOT_ERR */</span>
<a name="l15880"></a>15880     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#aa176ded13a2a3cd1e29369de99fdf281">nand</a>                         : 1;  <span class="comment">/**&lt; EMMC Flash Controller interrupt</span>
<a name="l15881"></a>15881 <span class="comment">                                                         See EMMC interrupt */</span>
<a name="l15882"></a>15882     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#ad29a9f2d1d88451941f024dc0479d5eb">mii1</a>                         : 1;  <span class="comment">/**&lt; RGMII/MIX Interface 1 Interrupt</span>
<a name="l15883"></a>15883 <span class="comment">                                                         See MIX1_ISR */</span>
<a name="l15884"></a>15884     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#a810358004c8bf4a97ce1df1e14a86e6a">reserved_4_17</a>                : 14;
<a name="l15885"></a>15885     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#ae4be07042835d65ff9fa304ed58bbbc5">wdog</a>                         : 4;  <span class="comment">/**&lt; Per PP watchdog interrupts */</span>
<a name="l15886"></a>15886 <span class="preprocessor">#else</span>
<a name="l15887"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#ae4be07042835d65ff9fa304ed58bbbc5">15887</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#ae4be07042835d65ff9fa304ed58bbbc5">wdog</a>                         : 4;
<a name="l15888"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#a810358004c8bf4a97ce1df1e14a86e6a">15888</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#a810358004c8bf4a97ce1df1e14a86e6a">reserved_4_17</a>                : 14;
<a name="l15889"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#ad29a9f2d1d88451941f024dc0479d5eb">15889</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#ad29a9f2d1d88451941f024dc0479d5eb">mii1</a>                         : 1;
<a name="l15890"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#aa176ded13a2a3cd1e29369de99fdf281">15890</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#aa176ded13a2a3cd1e29369de99fdf281">nand</a>                         : 1;
<a name="l15891"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#aeb92b9e1f877ed1345910ac6d6886a91">15891</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#aeb92b9e1f877ed1345910ac6d6886a91">mio</a>                          : 1;
<a name="l15892"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#a52d72afa6e68c066d265efabb9941757">15892</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#a52d72afa6e68c066d265efabb9941757">iob</a>                          : 1;
<a name="l15893"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#a5c4a0a63aeeb0055a9fa95e284e8363c">15893</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#a5c4a0a63aeeb0055a9fa95e284e8363c">fpa</a>                          : 1;
<a name="l15894"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#a2478ef3016de69d9a9da75ac6d7cd520">15894</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#a2478ef3016de69d9a9da75ac6d7cd520">pow</a>                          : 1;
<a name="l15895"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#a4aba260937cd22203ffc78ba510dca8d">15895</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#a4aba260937cd22203ffc78ba510dca8d">l2c</a>                          : 1;
<a name="l15896"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#aa9b50ff639001515beef63925d964ee3">15896</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#aa9b50ff639001515beef63925d964ee3">ipd</a>                          : 1;
<a name="l15897"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#a75b8702003ef4eafb880f86b264cdab3">15897</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#a75b8702003ef4eafb880f86b264cdab3">pip</a>                          : 1;
<a name="l15898"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#a6e51e9be6e8bc0af5cc415ac6925c858">15898</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#a6e51e9be6e8bc0af5cc415ac6925c858">pko</a>                          : 1;
<a name="l15899"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#a6b8dcb5f90fdb41c4e49f8b7c883d815">15899</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#a6b8dcb5f90fdb41c4e49f8b7c883d815">zip</a>                          : 1;
<a name="l15900"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#a855b0d69178e0aa472661f1e00dfb93f">15900</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#a855b0d69178e0aa472661f1e00dfb93f">tim</a>                          : 1;
<a name="l15901"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#aa0ca6638605e7bf8ed1cc9035703acb9">15901</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#aa0ca6638605e7bf8ed1cc9035703acb9">rad</a>                          : 1;
<a name="l15902"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#a4dcc08880b2254ea95e60984e141d3d9">15902</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#a4dcc08880b2254ea95e60984e141d3d9">key</a>                          : 1;
<a name="l15903"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#a85ff2fcc71387420e75f31dc949abd22">15903</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#a85ff2fcc71387420e75f31dc949abd22">dfa</a>                          : 1;
<a name="l15904"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#a827a845615fbaf63a4f041792e168a2c">15904</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#a827a845615fbaf63a4f041792e168a2c">usb</a>                          : 1;
<a name="l15905"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#a54ad7f8ef49853c0d93b87f89818d941">15905</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#a54ad7f8ef49853c0d93b87f89818d941">sli</a>                          : 1;
<a name="l15906"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#a223b618bcf0fc36e941b05b74bef21d5">15906</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#a223b618bcf0fc36e941b05b74bef21d5">dpi</a>                          : 1;
<a name="l15907"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#a6f78e25e2e908e3f6df3daa666661851">15907</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#a6f78e25e2e908e3f6df3daa666661851">agx0</a>                         : 1;
<a name="l15908"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#a0f55324b079427c19012b2b46869d7c5">15908</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#a0f55324b079427c19012b2b46869d7c5">agx1</a>                         : 1;
<a name="l15909"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#abfa708589e285ee999f73b5dadf0964a">15909</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#abfa708589e285ee999f73b5dadf0964a">reserved_38_39</a>               : 2;
<a name="l15910"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#ac2fa869acf5d4a4f9001a182cb026358">15910</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#ac2fa869acf5d4a4f9001a182cb026358">dpi_dma</a>                      : 1;
<a name="l15911"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#a983a728fd8c7b260c51e7545fe54c01f">15911</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#a983a728fd8c7b260c51e7545fe54c01f">reserved_41_45</a>               : 5;
<a name="l15912"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#a77a2708b6a9b3a1e822eb36e8ddeb33b">15912</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#a77a2708b6a9b3a1e822eb36e8ddeb33b">agl</a>                          : 1;
<a name="l15913"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#a358068e717b6842a11951f8347ca2440">15913</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#a358068e717b6842a11951f8347ca2440">ptp</a>                          : 1;
<a name="l15914"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#a1a4468887fee7c79519af3523dff850f">15914</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#a1a4468887fee7c79519af3523dff850f">pem0</a>                         : 1;
<a name="l15915"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#ab380f677bd92ec19a350dc24c07bb7a6">15915</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#ab380f677bd92ec19a350dc24c07bb7a6">pem1</a>                         : 1;
<a name="l15916"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#a9e2f246f214d11183db97724eafbd8c5">15916</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#a9e2f246f214d11183db97724eafbd8c5">reserved_50_51</a>               : 2;
<a name="l15917"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#a8eaf1e99a119882259f9de6df99adda4">15917</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#a8eaf1e99a119882259f9de6df99adda4">lmc0</a>                         : 1;
<a name="l15918"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#ac98b6647361fde639bcf886687af920d">15918</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#ac98b6647361fde639bcf886687af920d">reserved_53_62</a>               : 10;
<a name="l15919"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#aed4342c897c43f2a3fdadd2c5ceb6da4">15919</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn61xx.html#aed4342c897c43f2a3fdadd2c5ceb6da4">rst</a>                          : 1;
<a name="l15920"></a>15920 <span class="preprocessor">#endif</span>
<a name="l15921"></a>15921 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__sum1__ppx__ip4.html#a36296327936814785b4aecebdee8917b">cn61xx</a>;
<a name="l15922"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html">15922</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html">cvmx_ciu_sum1_ppx_ip4_cn66xx</a> {
<a name="l15923"></a>15923 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l15924"></a>15924 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#a337d94595dcf18477aa8ecf0f0a3ae24">rst</a>                          : 1;  <span class="comment">/**&lt; MIO RST interrupt</span>
<a name="l15925"></a>15925 <span class="comment">                                                         See MIO_RST_INT */</span>
<a name="l15926"></a>15926     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#a9914a021d3b10a20fbf8c9f0db390a87">reserved_62_62</a>               : 1;
<a name="l15927"></a>15927     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#a4b727f4e74ad45a9d8bdaafd952eb06d">srio3</a>                        : 1;  <span class="comment">/**&lt; SRIO3 interrupt</span>
<a name="l15928"></a>15928 <span class="comment">                                                         See SRIO3_INT_REG, SRIO3_INT2_REG */</span>
<a name="l15929"></a>15929     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#a936bab80df61937aa88764d28a1f9b50">srio2</a>                        : 1;  <span class="comment">/**&lt; SRIO2 interrupt</span>
<a name="l15930"></a>15930 <span class="comment">                                                         See SRIO2_INT_REG, SRIO2_INT2_REG */</span>
<a name="l15931"></a>15931     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#a99b92162a49ec8df7ec818037942cd65">reserved_57_59</a>               : 3;
<a name="l15932"></a>15932     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#a9dba297687367b6f7cbbd599721fa4f4">dfm</a>                          : 1;  <span class="comment">/**&lt; DFM Interrupt</span>
<a name="l15933"></a>15933 <span class="comment">                                                         See DFM_FNT_STAT */</span>
<a name="l15934"></a>15934     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#a25a7840e576d0575e4ba6f7c4781d99e">reserved_53_55</a>               : 3;
<a name="l15935"></a>15935     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#a02cb6b48044f2cf7a396bf0457913584">lmc0</a>                         : 1;  <span class="comment">/**&lt; LMC0 interrupt</span>
<a name="l15936"></a>15936 <span class="comment">                                                         See LMC0_INT */</span>
<a name="l15937"></a>15937     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#a440773a79690c42a2aba14ad037b6e84">reserved_51_51</a>               : 1;
<a name="l15938"></a>15938     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#a88f2fdf1008eae9e3d4bd2d6fc472d99">srio0</a>                        : 1;  <span class="comment">/**&lt; SRIO0 interrupt</span>
<a name="l15939"></a>15939 <span class="comment">                                                         See SRIO0_INT_REG, SRIO0_INT2_REG */</span>
<a name="l15940"></a>15940     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#a47129cf52d2a2bf676428a285f67e4d0">pem1</a>                         : 1;  <span class="comment">/**&lt; PEM1 interrupt</span>
<a name="l15941"></a>15941 <span class="comment">                                                         See PEM1_INT_SUM (enabled by PEM1_INT_ENB) */</span>
<a name="l15942"></a>15942     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#a48ed12f74d40ffad13fc44e9c3e71041">pem0</a>                         : 1;  <span class="comment">/**&lt; PEM0 interrupt</span>
<a name="l15943"></a>15943 <span class="comment">                                                         See PEM0_INT_SUM (enabled by PEM0_INT_ENB) */</span>
<a name="l15944"></a>15944     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#ad2836defc949b70cd4dc289717ae2c60">ptp</a>                          : 1;  <span class="comment">/**&lt; PTP interrupt</span>
<a name="l15945"></a>15945 <span class="comment">                                                         Set when HW decrements MIO_PTP_EVT_CNT to zero */</span>
<a name="l15946"></a>15946     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#a583bc72cb73500281ba4d5e48d47bfbf">agl</a>                          : 1;  <span class="comment">/**&lt; AGL interrupt</span>
<a name="l15947"></a>15947 <span class="comment">                                                         See AGL_GMX_RX*_INT_REG, AGL_GMX_TX_INT_REG */</span>
<a name="l15948"></a>15948     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#a0629ed5de4a208435e2185a862e1abaf">reserved_38_45</a>               : 8;
<a name="l15949"></a>15949     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#abe198d9a1700b1482bc4614f309860e2">agx1</a>                         : 1;  <span class="comment">/**&lt; GMX1 interrupt</span>
<a name="l15950"></a>15950 <span class="comment">                                                         See GMX1_RX*_INT_REG, GMX1_TX_INT_REG,</span>
<a name="l15951"></a>15951 <span class="comment">                                                         PCS1_INT*_REG, PCSX1_INT_REG */</span>
<a name="l15952"></a>15952     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#aac7d705c2110daad6f0809c7a83ee80e">agx0</a>                         : 1;  <span class="comment">/**&lt; GMX0 interrupt</span>
<a name="l15953"></a>15953 <span class="comment">                                                         See GMX0_RX*_INT_REG, GMX0_TX_INT_REG,</span>
<a name="l15954"></a>15954 <span class="comment">                                                         PCS0_INT*_REG, PCSX0_INT_REG */</span>
<a name="l15955"></a>15955     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#afdb8c95a842645b69e9bda6b12e85332">dpi</a>                          : 1;  <span class="comment">/**&lt; DPI interrupt</span>
<a name="l15956"></a>15956 <span class="comment">                                                         See DPI_INT_REG */</span>
<a name="l15957"></a>15957     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#a548a1949d8e2dbf4e7736d8f8544a7fc">sli</a>                          : 1;  <span class="comment">/**&lt; SLI interrupt</span>
<a name="l15958"></a>15958 <span class="comment">                                                         See SLI_INT_SUM (enabled by SLI_INT_ENB_CIU) */</span>
<a name="l15959"></a>15959     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#a59256dbadee286cef62572052dcc16ee">usb</a>                          : 1;  <span class="comment">/**&lt; USB UCTL0 interrupt</span>
<a name="l15960"></a>15960 <span class="comment">                                                         See UCTL0_INT_REG */</span>
<a name="l15961"></a>15961     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#abe3f92a0240c5261b84ff252df6b7190">dfa</a>                          : 1;  <span class="comment">/**&lt; DFA interrupt</span>
<a name="l15962"></a>15962 <span class="comment">                                                         See DFA_ERROR */</span>
<a name="l15963"></a>15963     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#a99e34621e56b0bd841578bb7b1b84f6e">key</a>                          : 1;  <span class="comment">/**&lt; KEY interrupt</span>
<a name="l15964"></a>15964 <span class="comment">                                                         See KEY_INT_SUM */</span>
<a name="l15965"></a>15965     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#a728b570a4a1954e69516b65bd95b9cd2">rad</a>                          : 1;  <span class="comment">/**&lt; RAD interrupt</span>
<a name="l15966"></a>15966 <span class="comment">                                                         See RAD_REG_ERROR */</span>
<a name="l15967"></a>15967     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#ae4537893eccd14bf23e1321998dec13b">tim</a>                          : 1;  <span class="comment">/**&lt; TIM interrupt</span>
<a name="l15968"></a>15968 <span class="comment">                                                         See TIM_REG_ERROR */</span>
<a name="l15969"></a>15969     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#ad61c7698a0eff1d3b87d05ebff10f30c">zip</a>                          : 1;  <span class="comment">/**&lt; ZIP interrupt</span>
<a name="l15970"></a>15970 <span class="comment">                                                         See ZIP_ERROR */</span>
<a name="l15971"></a>15971     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#ad02c268455498c9b34c5cecfed3f8f0f">pko</a>                          : 1;  <span class="comment">/**&lt; PKO interrupt</span>
<a name="l15972"></a>15972 <span class="comment">                                                         See PKO_REG_ERROR */</span>
<a name="l15973"></a>15973     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#aa825830d05aa51c57ce1bcfce6741ce9">pip</a>                          : 1;  <span class="comment">/**&lt; PIP interrupt</span>
<a name="l15974"></a>15974 <span class="comment">                                                         See PIP_INT_REG */</span>
<a name="l15975"></a>15975     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#a1247b2f2b2f8a1829788fadca2fdad7e">ipd</a>                          : 1;  <span class="comment">/**&lt; IPD interrupt</span>
<a name="l15976"></a>15976 <span class="comment">                                                         See IPD_INT_SUM */</span>
<a name="l15977"></a>15977     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#a8ce3bbf4b014fdd00f86f7b05dff1a78">l2c</a>                          : 1;  <span class="comment">/**&lt; L2C interrupt</span>
<a name="l15978"></a>15978 <span class="comment">                                                         See L2C_INT_REG */</span>
<a name="l15979"></a>15979     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#a31efc1419d1e9a548058b738279a9ee6">pow</a>                          : 1;  <span class="comment">/**&lt; POW err interrupt</span>
<a name="l15980"></a>15980 <span class="comment">                                                         See POW_ECC_ERR */</span>
<a name="l15981"></a>15981     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#abfec45eecb8d26a60d1017d6db2eb45a">fpa</a>                          : 1;  <span class="comment">/**&lt; FPA interrupt</span>
<a name="l15982"></a>15982 <span class="comment">                                                         See FPA_INT_SUM */</span>
<a name="l15983"></a>15983     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#adb8eeeafad1857ab44d361a48095143e">iob</a>                          : 1;  <span class="comment">/**&lt; IOB interrupt</span>
<a name="l15984"></a>15984 <span class="comment">                                                         See IOB_INT_SUM */</span>
<a name="l15985"></a>15985     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#af0ccc3faa2a4a520e24699a4893f4b28">mio</a>                          : 1;  <span class="comment">/**&lt; MIO boot interrupt</span>
<a name="l15986"></a>15986 <span class="comment">                                                         See MIO_BOOT_ERR */</span>
<a name="l15987"></a>15987     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#ab37e7a7d2695c782b6694fd1feb2b1b8">nand</a>                         : 1;  <span class="comment">/**&lt; NAND Flash Controller interrupt</span>
<a name="l15988"></a>15988 <span class="comment">                                                         See NDF_INT */</span>
<a name="l15989"></a>15989     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#a07adac1e47ecc4ad54d9cdae32d59f26">mii1</a>                         : 1;  <span class="comment">/**&lt; RGMII/MII/MIX Interface 1 Interrupt</span>
<a name="l15990"></a>15990 <span class="comment">                                                         See MIX1_ISR */</span>
<a name="l15991"></a>15991     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#a0611e85dfa1e7fd53cd167a754231296">reserved_10_17</a>               : 8;
<a name="l15992"></a>15992     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#aba87028926450f62605d3d2bec3e5b44">wdog</a>                         : 10; <span class="comment">/**&lt; 10 watchdog interrupts */</span>
<a name="l15993"></a>15993 <span class="preprocessor">#else</span>
<a name="l15994"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#aba87028926450f62605d3d2bec3e5b44">15994</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#aba87028926450f62605d3d2bec3e5b44">wdog</a>                         : 10;
<a name="l15995"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#a0611e85dfa1e7fd53cd167a754231296">15995</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#a0611e85dfa1e7fd53cd167a754231296">reserved_10_17</a>               : 8;
<a name="l15996"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#a07adac1e47ecc4ad54d9cdae32d59f26">15996</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#a07adac1e47ecc4ad54d9cdae32d59f26">mii1</a>                         : 1;
<a name="l15997"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#ab37e7a7d2695c782b6694fd1feb2b1b8">15997</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#ab37e7a7d2695c782b6694fd1feb2b1b8">nand</a>                         : 1;
<a name="l15998"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#af0ccc3faa2a4a520e24699a4893f4b28">15998</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#af0ccc3faa2a4a520e24699a4893f4b28">mio</a>                          : 1;
<a name="l15999"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#adb8eeeafad1857ab44d361a48095143e">15999</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#adb8eeeafad1857ab44d361a48095143e">iob</a>                          : 1;
<a name="l16000"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#abfec45eecb8d26a60d1017d6db2eb45a">16000</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#abfec45eecb8d26a60d1017d6db2eb45a">fpa</a>                          : 1;
<a name="l16001"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#a31efc1419d1e9a548058b738279a9ee6">16001</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#a31efc1419d1e9a548058b738279a9ee6">pow</a>                          : 1;
<a name="l16002"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#a8ce3bbf4b014fdd00f86f7b05dff1a78">16002</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#a8ce3bbf4b014fdd00f86f7b05dff1a78">l2c</a>                          : 1;
<a name="l16003"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#a1247b2f2b2f8a1829788fadca2fdad7e">16003</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#a1247b2f2b2f8a1829788fadca2fdad7e">ipd</a>                          : 1;
<a name="l16004"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#aa825830d05aa51c57ce1bcfce6741ce9">16004</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#aa825830d05aa51c57ce1bcfce6741ce9">pip</a>                          : 1;
<a name="l16005"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#ad02c268455498c9b34c5cecfed3f8f0f">16005</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#ad02c268455498c9b34c5cecfed3f8f0f">pko</a>                          : 1;
<a name="l16006"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#ad61c7698a0eff1d3b87d05ebff10f30c">16006</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#ad61c7698a0eff1d3b87d05ebff10f30c">zip</a>                          : 1;
<a name="l16007"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#ae4537893eccd14bf23e1321998dec13b">16007</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#ae4537893eccd14bf23e1321998dec13b">tim</a>                          : 1;
<a name="l16008"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#a728b570a4a1954e69516b65bd95b9cd2">16008</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#a728b570a4a1954e69516b65bd95b9cd2">rad</a>                          : 1;
<a name="l16009"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#a99e34621e56b0bd841578bb7b1b84f6e">16009</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#a99e34621e56b0bd841578bb7b1b84f6e">key</a>                          : 1;
<a name="l16010"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#abe3f92a0240c5261b84ff252df6b7190">16010</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#abe3f92a0240c5261b84ff252df6b7190">dfa</a>                          : 1;
<a name="l16011"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#a59256dbadee286cef62572052dcc16ee">16011</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#a59256dbadee286cef62572052dcc16ee">usb</a>                          : 1;
<a name="l16012"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#a548a1949d8e2dbf4e7736d8f8544a7fc">16012</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#a548a1949d8e2dbf4e7736d8f8544a7fc">sli</a>                          : 1;
<a name="l16013"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#afdb8c95a842645b69e9bda6b12e85332">16013</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#afdb8c95a842645b69e9bda6b12e85332">dpi</a>                          : 1;
<a name="l16014"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#aac7d705c2110daad6f0809c7a83ee80e">16014</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#aac7d705c2110daad6f0809c7a83ee80e">agx0</a>                         : 1;
<a name="l16015"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#abe198d9a1700b1482bc4614f309860e2">16015</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#abe198d9a1700b1482bc4614f309860e2">agx1</a>                         : 1;
<a name="l16016"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#a0629ed5de4a208435e2185a862e1abaf">16016</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#a0629ed5de4a208435e2185a862e1abaf">reserved_38_45</a>               : 8;
<a name="l16017"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#a583bc72cb73500281ba4d5e48d47bfbf">16017</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#a583bc72cb73500281ba4d5e48d47bfbf">agl</a>                          : 1;
<a name="l16018"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#ad2836defc949b70cd4dc289717ae2c60">16018</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#ad2836defc949b70cd4dc289717ae2c60">ptp</a>                          : 1;
<a name="l16019"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#a48ed12f74d40ffad13fc44e9c3e71041">16019</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#a48ed12f74d40ffad13fc44e9c3e71041">pem0</a>                         : 1;
<a name="l16020"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#a47129cf52d2a2bf676428a285f67e4d0">16020</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#a47129cf52d2a2bf676428a285f67e4d0">pem1</a>                         : 1;
<a name="l16021"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#a88f2fdf1008eae9e3d4bd2d6fc472d99">16021</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#a88f2fdf1008eae9e3d4bd2d6fc472d99">srio0</a>                        : 1;
<a name="l16022"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#a440773a79690c42a2aba14ad037b6e84">16022</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#a440773a79690c42a2aba14ad037b6e84">reserved_51_51</a>               : 1;
<a name="l16023"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#a02cb6b48044f2cf7a396bf0457913584">16023</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#a02cb6b48044f2cf7a396bf0457913584">lmc0</a>                         : 1;
<a name="l16024"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#a25a7840e576d0575e4ba6f7c4781d99e">16024</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#a25a7840e576d0575e4ba6f7c4781d99e">reserved_53_55</a>               : 3;
<a name="l16025"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#a9dba297687367b6f7cbbd599721fa4f4">16025</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#a9dba297687367b6f7cbbd599721fa4f4">dfm</a>                          : 1;
<a name="l16026"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#a99b92162a49ec8df7ec818037942cd65">16026</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#a99b92162a49ec8df7ec818037942cd65">reserved_57_59</a>               : 3;
<a name="l16027"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#a936bab80df61937aa88764d28a1f9b50">16027</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#a936bab80df61937aa88764d28a1f9b50">srio2</a>                        : 1;
<a name="l16028"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#a4b727f4e74ad45a9d8bdaafd952eb06d">16028</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#a4b727f4e74ad45a9d8bdaafd952eb06d">srio3</a>                        : 1;
<a name="l16029"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#a9914a021d3b10a20fbf8c9f0db390a87">16029</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#a9914a021d3b10a20fbf8c9f0db390a87">reserved_62_62</a>               : 1;
<a name="l16030"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#a337d94595dcf18477aa8ecf0f0a3ae24">16030</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn66xx.html#a337d94595dcf18477aa8ecf0f0a3ae24">rst</a>                          : 1;
<a name="l16031"></a>16031 <span class="preprocessor">#endif</span>
<a name="l16032"></a>16032 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__sum1__ppx__ip4.html#a26dd9c9a595f6d0043a2b5e540db2919">cn66xx</a>;
<a name="l16033"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html">16033</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html">cvmx_ciu_sum1_ppx_ip4_cn70xx</a> {
<a name="l16034"></a>16034 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l16035"></a>16035 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#a5f163ccc1e6fc1977a065602003c693e">rst</a>                          : 1;  <span class="comment">/**&lt; RST interrupt. Value equals ((CIU_CIB_RST_RAW &amp; CIU_CIB_RST_EN) != 0).</span>
<a name="l16036"></a>16036 <span class="comment">                                                         See CIU_CIB_RST_RAW and CIU_CIB_RST_EN. */</span>
<a name="l16037"></a>16037     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#ad9a374b5abae687808c7de24497ebda2">reserved_53_62</a>               : 10;
<a name="l16038"></a>16038     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#a4c51287786c7c46fb48db234e1718374">lmc0</a>                         : 1;  <span class="comment">/**&lt; LMC0 interrupt. Value equals ((CIU_CIB_LMC(0)_RAW &amp; CIU_CIB_LMC(0)_EN) != 0).</span>
<a name="l16039"></a>16039 <span class="comment">                                                         See CIU_CIB_LMC(0)_RAW and CIU_CIB_LMC(0)_EN. */</span>
<a name="l16040"></a>16040     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#a0ecf7d4c2910e94e82f6c3c2ed07d3dd">reserved_51_51</a>               : 1;
<a name="l16041"></a>16041     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#a410112a324ad920ff67843c27c627c8b">pem2</a>                         : 1;  <span class="comment">/**&lt; PEM2 interrupt</span>
<a name="l16042"></a>16042 <span class="comment">                                                         See PEM2_INT_SUM (enabled by PEM2_INT_ENB) */</span>
<a name="l16043"></a>16043     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#af30ce41037cb8ba3db61b664f65412f7">pem1</a>                         : 1;  <span class="comment">/**&lt; PEM1 interrupt</span>
<a name="l16044"></a>16044 <span class="comment">                                                         See PEM1_INT_SUM (enabled by PEM1_INT_ENB) */</span>
<a name="l16045"></a>16045     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#a548be940beb8805c46cb517d9570ed9e">pem0</a>                         : 1;  <span class="comment">/**&lt; PEM0 interrupt</span>
<a name="l16046"></a>16046 <span class="comment">                                                         See PEM0_INT_SUM (enabled by PEM0_INT_ENB) */</span>
<a name="l16047"></a>16047     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#a804b90cf2ec7842b1aa81105b765ad84">ptp</a>                          : 1;  <span class="comment">/**&lt; PTP interrupt</span>
<a name="l16048"></a>16048 <span class="comment">                                                         Set when HW decrements MIO_PTP_EVT_CNT to zero.</span>
<a name="l16049"></a>16049 <span class="comment">                                                         See MIO_PTP_EVT_CNT for details. */</span>
<a name="l16050"></a>16050     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#adbc124a4bd241942af5cb9619b9b4184">agl</a>                          : 1;  <span class="comment">/**&lt; AGL interrupt</span>
<a name="l16051"></a>16051 <span class="comment">                                                         See AGL_GMX_RX*_INT_REG, AGL_GMX_TX_INT_REG */</span>
<a name="l16052"></a>16052     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#a7412db866825fed0dbc5fb50fbf4d73f">reserved_41_45</a>               : 5;
<a name="l16053"></a>16053     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#a64a1824f66cbbbc1bc905441f2ebef61">dpi_dma</a>                      : 1;  <span class="comment">/**&lt; DPI DMA instruction completion interrupt.</span>
<a name="l16054"></a>16054 <span class="comment">                                                         This bit is different for each CIU_SUM1_PPx.</span>
<a name="l16055"></a>16055 <span class="comment">                                                         See DPI_DMA_PP*_CNT. */</span>
<a name="l16056"></a>16056     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#a40b0f94156c4414d7ba7b4520a905c91">reserved_38_39</a>               : 2;
<a name="l16057"></a>16057     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#ac172becb165d331d6b7fc28909c972ff">agx1</a>                         : 1;  <span class="comment">/**&lt; GMX1 interrupt</span>
<a name="l16058"></a>16058 <span class="comment">                                                         See GMX1_RX*_INT_REG, GMX1_TX_INT_REG,</span>
<a name="l16059"></a>16059 <span class="comment">                                                         PCS1_INT*_REG, PCSX1_INT_REG */</span>
<a name="l16060"></a>16060     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#a67dba5c4219b243cee94a6b2f6207966">agx0</a>                         : 1;  <span class="comment">/**&lt; GMX0 interrupt</span>
<a name="l16061"></a>16061 <span class="comment">                                                         See GMX0_RX*_INT_REG, GMX0_TX_INT_REG,</span>
<a name="l16062"></a>16062 <span class="comment">                                                         PCS0_INT*_REG, PCSX0_INT_REG */</span>
<a name="l16063"></a>16063     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#aa92f01067b76fbf6f6f711166abd7e20">dpi</a>                          : 1;  <span class="comment">/**&lt; DPI interrupt</span>
<a name="l16064"></a>16064 <span class="comment">                                                         See DPI_INT_REG */</span>
<a name="l16065"></a>16065     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#aeb747ad103df6cebe5227bd782575e0d">sli</a>                          : 1;  <span class="comment">/**&lt; SLI interrupt</span>
<a name="l16066"></a>16066 <span class="comment">                                                         See SLI_INT_SUM (enabled by SLI_INT_ENB_CIU) */</span>
<a name="l16067"></a>16067     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#a0b167b73b06bb7748a103643660acc54">usb</a>                          : 1;  <span class="comment">/**&lt; USBDRD0 interrupt.  Value equals ((CIU_CIB_USBDRD(0)_RAW &amp; CIU_CIB_USBDRD(0)_EN) != 0).</span>
<a name="l16068"></a>16068 <span class="comment">                                                         See CIU_CIB_USBDRD(0)_RAW and CIU_CIB_USBDRD(0)_EN. */</span>
<a name="l16069"></a>16069     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#ae137251372e63ec770546c44578593a9">dfa</a>                          : 1;  <span class="comment">/**&lt; DFA interrupt</span>
<a name="l16070"></a>16070 <span class="comment">                                                         See DFA_ERROR */</span>
<a name="l16071"></a>16071     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#acaa7d19d0e57fbce10800ff3e0f22bf3">key</a>                          : 1;  <span class="comment">/**&lt; KEY interrupt</span>
<a name="l16072"></a>16072 <span class="comment">                                                         See KEY_INT_SUM */</span>
<a name="l16073"></a>16073     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#a3bc9b25c920b33a7a4945119a3d20bfe">rad</a>                          : 1;  <span class="comment">/**&lt; RAD interrupt</span>
<a name="l16074"></a>16074 <span class="comment">                                                         See RAD_REG_ERROR */</span>
<a name="l16075"></a>16075     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#a027098307a56e9c9855243b05bfd6f66">tim</a>                          : 1;  <span class="comment">/**&lt; TIM interrupt</span>
<a name="l16076"></a>16076 <span class="comment">                                                         See TIM_REG_ERROR */</span>
<a name="l16077"></a>16077     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#ac9826afb351d8575ce889a904623c870">reserved_28_28</a>               : 1;
<a name="l16078"></a>16078     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#ad7d8f013e658fd10094d76d0a701a720">pko</a>                          : 1;  <span class="comment">/**&lt; PKO interrupt</span>
<a name="l16079"></a>16079 <span class="comment">                                                         See PKO_REG_ERROR */</span>
<a name="l16080"></a>16080     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#aa6203cf545f14daa2b54ea70a38aa024">pip</a>                          : 1;  <span class="comment">/**&lt; PIP interrupt</span>
<a name="l16081"></a>16081 <span class="comment">                                                         See PIP_INT_REG */</span>
<a name="l16082"></a>16082     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#a5573b813ab7618e901b3b9428bb06f02">ipd</a>                          : 1;  <span class="comment">/**&lt; IPD interrupt</span>
<a name="l16083"></a>16083 <span class="comment">                                                         See IPD_INT_SUM */</span>
<a name="l16084"></a>16084     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#af82f213fa6225b86ef65332a0634b9ac">l2c</a>                          : 1;  <span class="comment">/**&lt; L2C interrupt. Value equals ((CIU_CIB_L2C_RAW &amp; CIU_CIB_L2C_EN) != 0).</span>
<a name="l16085"></a>16085 <span class="comment">                                                         See CIU_CIB_L2C_RAW and CIU_CIB_L2C_EN. */</span>
<a name="l16086"></a>16086     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#a69533804aaa4fef131e5875cfe9625e0">pow</a>                          : 1;  <span class="comment">/**&lt; POW err interrupt</span>
<a name="l16087"></a>16087 <span class="comment">                                                         See POW_ECC_ERR */</span>
<a name="l16088"></a>16088     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#a98003fc32abfc49285ce227cca8127ea">fpa</a>                          : 1;  <span class="comment">/**&lt; FPA interrupt</span>
<a name="l16089"></a>16089 <span class="comment">                                                         See FPA_INT_SUM */</span>
<a name="l16090"></a>16090     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#afe0c597d0de16edcc1b97adb08c0799e">iob</a>                          : 1;  <span class="comment">/**&lt; IOB interrupt</span>
<a name="l16091"></a>16091 <span class="comment">                                                         See IOB_INT_SUM */</span>
<a name="l16092"></a>16092     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#adef2789086db86996a570e0278798708">mio</a>                          : 1;  <span class="comment">/**&lt; MIO boot interrupt</span>
<a name="l16093"></a>16093 <span class="comment">                                                         See MIO_BOOT_ERR */</span>
<a name="l16094"></a>16094     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#a776e5a584471895274692bc644e02ead">nand</a>                         : 1;  <span class="comment">/**&lt; NAND / EMMC Controller interrupt</span>
<a name="l16095"></a>16095 <span class="comment">                                                         See NAND / EMMC interrupt */</span>
<a name="l16096"></a>16096     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#a5ad42455f3658ca721772372f66374ea">reserved_18_18</a>               : 1;
<a name="l16097"></a>16097     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#a50c658f4b7670404e0de1e29b4faf71b">usb1</a>                         : 1;  <span class="comment">/**&lt; USBDRD1 interrupt.  Value equals ((CIU_CIB_USBDRD(1)_RAW &amp; CIU_CIB_USBDRD(1)_EN) != 0).</span>
<a name="l16098"></a>16098 <span class="comment">                                                         See CIU_CIB_USBDRD(1)_RAW and CIU_CIB_USBDRD(1)_EN. */</span>
<a name="l16099"></a>16099     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#a7111b9597e43c8b3373edae9e71c90a9">reserved_4_16</a>                : 13;
<a name="l16100"></a>16100     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#a514f450df6340b50bc897364cb9efae8">wdog</a>                         : 4;  <span class="comment">/**&lt; Watchdog interrupts, bit 0 is watchdog for PP0, ..., bit x for PPx. */</span>
<a name="l16101"></a>16101 <span class="preprocessor">#else</span>
<a name="l16102"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#a514f450df6340b50bc897364cb9efae8">16102</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#a514f450df6340b50bc897364cb9efae8">wdog</a>                         : 4;
<a name="l16103"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#a7111b9597e43c8b3373edae9e71c90a9">16103</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#a7111b9597e43c8b3373edae9e71c90a9">reserved_4_16</a>                : 13;
<a name="l16104"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#a50c658f4b7670404e0de1e29b4faf71b">16104</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#a50c658f4b7670404e0de1e29b4faf71b">usb1</a>                         : 1;
<a name="l16105"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#a5ad42455f3658ca721772372f66374ea">16105</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#a5ad42455f3658ca721772372f66374ea">reserved_18_18</a>               : 1;
<a name="l16106"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#a776e5a584471895274692bc644e02ead">16106</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#a776e5a584471895274692bc644e02ead">nand</a>                         : 1;
<a name="l16107"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#adef2789086db86996a570e0278798708">16107</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#adef2789086db86996a570e0278798708">mio</a>                          : 1;
<a name="l16108"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#afe0c597d0de16edcc1b97adb08c0799e">16108</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#afe0c597d0de16edcc1b97adb08c0799e">iob</a>                          : 1;
<a name="l16109"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#a98003fc32abfc49285ce227cca8127ea">16109</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#a98003fc32abfc49285ce227cca8127ea">fpa</a>                          : 1;
<a name="l16110"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#a69533804aaa4fef131e5875cfe9625e0">16110</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#a69533804aaa4fef131e5875cfe9625e0">pow</a>                          : 1;
<a name="l16111"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#af82f213fa6225b86ef65332a0634b9ac">16111</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#af82f213fa6225b86ef65332a0634b9ac">l2c</a>                          : 1;
<a name="l16112"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#a5573b813ab7618e901b3b9428bb06f02">16112</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#a5573b813ab7618e901b3b9428bb06f02">ipd</a>                          : 1;
<a name="l16113"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#aa6203cf545f14daa2b54ea70a38aa024">16113</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#aa6203cf545f14daa2b54ea70a38aa024">pip</a>                          : 1;
<a name="l16114"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#ad7d8f013e658fd10094d76d0a701a720">16114</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#ad7d8f013e658fd10094d76d0a701a720">pko</a>                          : 1;
<a name="l16115"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#ac9826afb351d8575ce889a904623c870">16115</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#ac9826afb351d8575ce889a904623c870">reserved_28_28</a>               : 1;
<a name="l16116"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#a027098307a56e9c9855243b05bfd6f66">16116</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#a027098307a56e9c9855243b05bfd6f66">tim</a>                          : 1;
<a name="l16117"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#a3bc9b25c920b33a7a4945119a3d20bfe">16117</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#a3bc9b25c920b33a7a4945119a3d20bfe">rad</a>                          : 1;
<a name="l16118"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#acaa7d19d0e57fbce10800ff3e0f22bf3">16118</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#acaa7d19d0e57fbce10800ff3e0f22bf3">key</a>                          : 1;
<a name="l16119"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#ae137251372e63ec770546c44578593a9">16119</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#ae137251372e63ec770546c44578593a9">dfa</a>                          : 1;
<a name="l16120"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#a0b167b73b06bb7748a103643660acc54">16120</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#a0b167b73b06bb7748a103643660acc54">usb</a>                          : 1;
<a name="l16121"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#aeb747ad103df6cebe5227bd782575e0d">16121</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#aeb747ad103df6cebe5227bd782575e0d">sli</a>                          : 1;
<a name="l16122"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#aa92f01067b76fbf6f6f711166abd7e20">16122</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#aa92f01067b76fbf6f6f711166abd7e20">dpi</a>                          : 1;
<a name="l16123"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#a67dba5c4219b243cee94a6b2f6207966">16123</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#a67dba5c4219b243cee94a6b2f6207966">agx0</a>                         : 1;
<a name="l16124"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#ac172becb165d331d6b7fc28909c972ff">16124</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#ac172becb165d331d6b7fc28909c972ff">agx1</a>                         : 1;
<a name="l16125"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#a40b0f94156c4414d7ba7b4520a905c91">16125</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#a40b0f94156c4414d7ba7b4520a905c91">reserved_38_39</a>               : 2;
<a name="l16126"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#a64a1824f66cbbbc1bc905441f2ebef61">16126</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#a64a1824f66cbbbc1bc905441f2ebef61">dpi_dma</a>                      : 1;
<a name="l16127"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#a7412db866825fed0dbc5fb50fbf4d73f">16127</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#a7412db866825fed0dbc5fb50fbf4d73f">reserved_41_45</a>               : 5;
<a name="l16128"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#adbc124a4bd241942af5cb9619b9b4184">16128</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#adbc124a4bd241942af5cb9619b9b4184">agl</a>                          : 1;
<a name="l16129"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#a804b90cf2ec7842b1aa81105b765ad84">16129</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#a804b90cf2ec7842b1aa81105b765ad84">ptp</a>                          : 1;
<a name="l16130"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#a548be940beb8805c46cb517d9570ed9e">16130</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#a548be940beb8805c46cb517d9570ed9e">pem0</a>                         : 1;
<a name="l16131"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#af30ce41037cb8ba3db61b664f65412f7">16131</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#af30ce41037cb8ba3db61b664f65412f7">pem1</a>                         : 1;
<a name="l16132"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#a410112a324ad920ff67843c27c627c8b">16132</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#a410112a324ad920ff67843c27c627c8b">pem2</a>                         : 1;
<a name="l16133"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#a0ecf7d4c2910e94e82f6c3c2ed07d3dd">16133</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#a0ecf7d4c2910e94e82f6c3c2ed07d3dd">reserved_51_51</a>               : 1;
<a name="l16134"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#a4c51287786c7c46fb48db234e1718374">16134</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#a4c51287786c7c46fb48db234e1718374">lmc0</a>                         : 1;
<a name="l16135"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#ad9a374b5abae687808c7de24497ebda2">16135</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#ad9a374b5abae687808c7de24497ebda2">reserved_53_62</a>               : 10;
<a name="l16136"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#a5f163ccc1e6fc1977a065602003c693e">16136</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html#a5f163ccc1e6fc1977a065602003c693e">rst</a>                          : 1;
<a name="l16137"></a>16137 <span class="preprocessor">#endif</span>
<a name="l16138"></a>16138 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__sum1__ppx__ip4.html#acaed4386f9f0131f7d24e33171daac4a">cn70xx</a>;
<a name="l16139"></a><a class="code" href="unioncvmx__ciu__sum1__ppx__ip4.html#ad77bcc5b45acde636b6668d94f9aca32">16139</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cn70xx.html">cvmx_ciu_sum1_ppx_ip4_cn70xx</a>   <a class="code" href="unioncvmx__ciu__sum1__ppx__ip4.html#ad77bcc5b45acde636b6668d94f9aca32">cn70xxp1</a>;
<a name="l16140"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html">16140</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html">cvmx_ciu_sum1_ppx_ip4_cnf71xx</a> {
<a name="l16141"></a>16141 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l16142"></a>16142 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#abdcc1d0ae1d6f93ebec3e809b2f0ffd1">rst</a>                          : 1;  <span class="comment">/**&lt; MIO RST interrupt</span>
<a name="l16143"></a>16143 <span class="comment">                                                         See MIO_RST_INT */</span>
<a name="l16144"></a>16144     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#a8f5b918eb323e88748170375dcdf36a5">reserved_53_62</a>               : 10;
<a name="l16145"></a>16145     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#aa7903fd2bfef7a6c0d9843e74f9707fe">lmc0</a>                         : 1;  <span class="comment">/**&lt; LMC0 interrupt</span>
<a name="l16146"></a>16146 <span class="comment">                                                         See LMC0_INT */</span>
<a name="l16147"></a>16147     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#afecc92e8d425b63ec8cac65194155cd1">reserved_50_51</a>               : 2;
<a name="l16148"></a>16148     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#a1b2b332931a61040e1fc8e3520349bb9">pem1</a>                         : 1;  <span class="comment">/**&lt; PEM1 interrupt</span>
<a name="l16149"></a>16149 <span class="comment">                                                         See PEM1_INT_SUM (enabled by PEM1_INT_ENB) */</span>
<a name="l16150"></a>16150     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#a2591a0cba2497c552ee05bcfcb312702">pem0</a>                         : 1;  <span class="comment">/**&lt; PEM0 interrupt</span>
<a name="l16151"></a>16151 <span class="comment">                                                         See PEM0_INT_SUM (enabled by PEM0_INT_ENB) */</span>
<a name="l16152"></a>16152     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#a86880e8e49c9b0468206d0898dcadb5d">ptp</a>                          : 1;  <span class="comment">/**&lt; PTP interrupt</span>
<a name="l16153"></a>16153 <span class="comment">                                                         Set when HW decrements MIO_PTP_EVT_CNT to zero */</span>
<a name="l16154"></a>16154     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#a88c627bb7a564b1353cc80fb4d64a5bc">reserved_41_46</a>               : 6;
<a name="l16155"></a>16155     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#adc7ee282a3694b21dc58895b6a5fba9e">dpi_dma</a>                      : 1;  <span class="comment">/**&lt; DPI DMA instruction completion  interrupt</span>
<a name="l16156"></a>16156 <span class="comment">                                                         TBD, See DPI DMA instruction completion */</span>
<a name="l16157"></a>16157     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#a2a1029e7421918f72db549a3a4558d90">reserved_37_39</a>               : 3;
<a name="l16158"></a>16158     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#af165bde2b1cba6ebb9ac3a0bead76ebd">agx0</a>                         : 1;  <span class="comment">/**&lt; GMX0 interrupt</span>
<a name="l16159"></a>16159 <span class="comment">                                                         See GMX0_RX*_INT_REG, GMX0_TX_INT_REG,</span>
<a name="l16160"></a>16160 <span class="comment">                                                         PCS0_INT*_REG, PCSX0_INT_REG */</span>
<a name="l16161"></a>16161     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#a6fd8511bb3f15384c43ebf01fe92a8c1">dpi</a>                          : 1;  <span class="comment">/**&lt; DPI interrupt</span>
<a name="l16162"></a>16162 <span class="comment">                                                         See DPI_INT_REG */</span>
<a name="l16163"></a>16163     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#ab678b48aede827a6465348eb9f723e33">sli</a>                          : 1;  <span class="comment">/**&lt; SLI interrupt</span>
<a name="l16164"></a>16164 <span class="comment">                                                         See SLI_INT_SUM (enabled by SLI_INT_ENB_CIU) */</span>
<a name="l16165"></a>16165     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#a78c0fcc09f6b0ffb91258985b90985e3">usb</a>                          : 1;  <span class="comment">/**&lt; USB UCTL0 interrupt</span>
<a name="l16166"></a>16166 <span class="comment">                                                         See UCTL0_INT_REG */</span>
<a name="l16167"></a>16167     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#ad7cc9477950d0b2dde1a3b1820bfbbe5">reserved_32_32</a>               : 1;
<a name="l16168"></a>16168     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#ae78b41a97b854c3a480c24982c6f1dde">key</a>                          : 1;  <span class="comment">/**&lt; KEY interrupt</span>
<a name="l16169"></a>16169 <span class="comment">                                                         See KEY_INT_SUM */</span>
<a name="l16170"></a>16170     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#acc74245df31f375504d241bc7544a90d">rad</a>                          : 1;  <span class="comment">/**&lt; RAD interrupt</span>
<a name="l16171"></a>16171 <span class="comment">                                                         See RAD_REG_ERROR */</span>
<a name="l16172"></a>16172     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#a62bf9d1513aa62d5405828908b33fd52">tim</a>                          : 1;  <span class="comment">/**&lt; TIM interrupt</span>
<a name="l16173"></a>16173 <span class="comment">                                                         See TIM_REG_ERROR */</span>
<a name="l16174"></a>16174     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#a76b7db6cc8f27d4db75237a729cbeaf1">reserved_28_28</a>               : 1;
<a name="l16175"></a>16175     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#a908407652d18692fc20509e93d557081">pko</a>                          : 1;  <span class="comment">/**&lt; PKO interrupt</span>
<a name="l16176"></a>16176 <span class="comment">                                                         See PKO_REG_ERROR */</span>
<a name="l16177"></a>16177     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#ab3bdecaa5b4219139bd467a38c8997ac">pip</a>                          : 1;  <span class="comment">/**&lt; PIP interrupt</span>
<a name="l16178"></a>16178 <span class="comment">                                                         See PIP_INT_REG */</span>
<a name="l16179"></a>16179     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#ab7017849d5026c26e6f4a0232af7ddd7">ipd</a>                          : 1;  <span class="comment">/**&lt; IPD interrupt</span>
<a name="l16180"></a>16180 <span class="comment">                                                         See IPD_INT_SUM */</span>
<a name="l16181"></a>16181     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#a654f4b072d43e87368ae3d52cfbccad5">l2c</a>                          : 1;  <span class="comment">/**&lt; L2C interrupt</span>
<a name="l16182"></a>16182 <span class="comment">                                                         See L2C_INT_REG */</span>
<a name="l16183"></a>16183     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#aea5d1bdbe5dd39e911cca23eff9aadde">pow</a>                          : 1;  <span class="comment">/**&lt; POW err interrupt</span>
<a name="l16184"></a>16184 <span class="comment">                                                         See POW_ECC_ERR */</span>
<a name="l16185"></a>16185     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#a6bd6072a7a976ea113cabf7637b41b18">fpa</a>                          : 1;  <span class="comment">/**&lt; FPA interrupt</span>
<a name="l16186"></a>16186 <span class="comment">                                                         See FPA_INT_SUM */</span>
<a name="l16187"></a>16187     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#ace6cb3a425dc90d56c255b82565f57b6">iob</a>                          : 1;  <span class="comment">/**&lt; IOB interrupt</span>
<a name="l16188"></a>16188 <span class="comment">                                                         See IOB_INT_SUM */</span>
<a name="l16189"></a>16189     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#a94712ce5190dd5affb3a1dc6c8c08f0f">mio</a>                          : 1;  <span class="comment">/**&lt; MIO boot interrupt</span>
<a name="l16190"></a>16190 <span class="comment">                                                         See MIO_BOOT_ERR */</span>
<a name="l16191"></a>16191     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#afc39d4d7021fb7f9c3c1de01f7b4c3e1">nand</a>                         : 1;  <span class="comment">/**&lt; EMMC Flash Controller interrupt</span>
<a name="l16192"></a>16192 <span class="comment">                                                         See EMMC interrupt */</span>
<a name="l16193"></a>16193     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#aa21c581c897482b1ba46505df7db513a">reserved_4_18</a>                : 15;
<a name="l16194"></a>16194     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#ac80c06abb1e6fed054321090d906e2ce">wdog</a>                         : 4;  <span class="comment">/**&lt; Per PP watchdog interrupts */</span>
<a name="l16195"></a>16195 <span class="preprocessor">#else</span>
<a name="l16196"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#ac80c06abb1e6fed054321090d906e2ce">16196</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#ac80c06abb1e6fed054321090d906e2ce">wdog</a>                         : 4;
<a name="l16197"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#aa21c581c897482b1ba46505df7db513a">16197</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#aa21c581c897482b1ba46505df7db513a">reserved_4_18</a>                : 15;
<a name="l16198"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#afc39d4d7021fb7f9c3c1de01f7b4c3e1">16198</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#afc39d4d7021fb7f9c3c1de01f7b4c3e1">nand</a>                         : 1;
<a name="l16199"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#a94712ce5190dd5affb3a1dc6c8c08f0f">16199</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#a94712ce5190dd5affb3a1dc6c8c08f0f">mio</a>                          : 1;
<a name="l16200"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#ace6cb3a425dc90d56c255b82565f57b6">16200</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#ace6cb3a425dc90d56c255b82565f57b6">iob</a>                          : 1;
<a name="l16201"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#a6bd6072a7a976ea113cabf7637b41b18">16201</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#a6bd6072a7a976ea113cabf7637b41b18">fpa</a>                          : 1;
<a name="l16202"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#aea5d1bdbe5dd39e911cca23eff9aadde">16202</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#aea5d1bdbe5dd39e911cca23eff9aadde">pow</a>                          : 1;
<a name="l16203"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#a654f4b072d43e87368ae3d52cfbccad5">16203</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#a654f4b072d43e87368ae3d52cfbccad5">l2c</a>                          : 1;
<a name="l16204"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#ab7017849d5026c26e6f4a0232af7ddd7">16204</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#ab7017849d5026c26e6f4a0232af7ddd7">ipd</a>                          : 1;
<a name="l16205"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#ab3bdecaa5b4219139bd467a38c8997ac">16205</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#ab3bdecaa5b4219139bd467a38c8997ac">pip</a>                          : 1;
<a name="l16206"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#a908407652d18692fc20509e93d557081">16206</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#a908407652d18692fc20509e93d557081">pko</a>                          : 1;
<a name="l16207"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#a76b7db6cc8f27d4db75237a729cbeaf1">16207</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#a76b7db6cc8f27d4db75237a729cbeaf1">reserved_28_28</a>               : 1;
<a name="l16208"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#a62bf9d1513aa62d5405828908b33fd52">16208</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#a62bf9d1513aa62d5405828908b33fd52">tim</a>                          : 1;
<a name="l16209"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#acc74245df31f375504d241bc7544a90d">16209</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#acc74245df31f375504d241bc7544a90d">rad</a>                          : 1;
<a name="l16210"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#ae78b41a97b854c3a480c24982c6f1dde">16210</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#ae78b41a97b854c3a480c24982c6f1dde">key</a>                          : 1;
<a name="l16211"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#ad7cc9477950d0b2dde1a3b1820bfbbe5">16211</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#ad7cc9477950d0b2dde1a3b1820bfbbe5">reserved_32_32</a>               : 1;
<a name="l16212"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#a78c0fcc09f6b0ffb91258985b90985e3">16212</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#a78c0fcc09f6b0ffb91258985b90985e3">usb</a>                          : 1;
<a name="l16213"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#ab678b48aede827a6465348eb9f723e33">16213</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#ab678b48aede827a6465348eb9f723e33">sli</a>                          : 1;
<a name="l16214"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#a6fd8511bb3f15384c43ebf01fe92a8c1">16214</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#a6fd8511bb3f15384c43ebf01fe92a8c1">dpi</a>                          : 1;
<a name="l16215"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#af165bde2b1cba6ebb9ac3a0bead76ebd">16215</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#af165bde2b1cba6ebb9ac3a0bead76ebd">agx0</a>                         : 1;
<a name="l16216"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#a2a1029e7421918f72db549a3a4558d90">16216</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#a2a1029e7421918f72db549a3a4558d90">reserved_37_39</a>               : 3;
<a name="l16217"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#adc7ee282a3694b21dc58895b6a5fba9e">16217</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#adc7ee282a3694b21dc58895b6a5fba9e">dpi_dma</a>                      : 1;
<a name="l16218"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#a88c627bb7a564b1353cc80fb4d64a5bc">16218</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#a88c627bb7a564b1353cc80fb4d64a5bc">reserved_41_46</a>               : 6;
<a name="l16219"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#a86880e8e49c9b0468206d0898dcadb5d">16219</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#a86880e8e49c9b0468206d0898dcadb5d">ptp</a>                          : 1;
<a name="l16220"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#a2591a0cba2497c552ee05bcfcb312702">16220</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#a2591a0cba2497c552ee05bcfcb312702">pem0</a>                         : 1;
<a name="l16221"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#a1b2b332931a61040e1fc8e3520349bb9">16221</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#a1b2b332931a61040e1fc8e3520349bb9">pem1</a>                         : 1;
<a name="l16222"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#afecc92e8d425b63ec8cac65194155cd1">16222</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#afecc92e8d425b63ec8cac65194155cd1">reserved_50_51</a>               : 2;
<a name="l16223"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#aa7903fd2bfef7a6c0d9843e74f9707fe">16223</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#aa7903fd2bfef7a6c0d9843e74f9707fe">lmc0</a>                         : 1;
<a name="l16224"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#a8f5b918eb323e88748170375dcdf36a5">16224</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#a8f5b918eb323e88748170375dcdf36a5">reserved_53_62</a>               : 10;
<a name="l16225"></a><a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#abdcc1d0ae1d6f93ebec3e809b2f0ffd1">16225</a>     uint64_t <a class="code" href="structcvmx__ciu__sum1__ppx__ip4_1_1cvmx__ciu__sum1__ppx__ip4__cnf71xx.html#abdcc1d0ae1d6f93ebec3e809b2f0ffd1">rst</a>                          : 1;
<a name="l16226"></a>16226 <span class="preprocessor">#endif</span>
<a name="l16227"></a>16227 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__sum1__ppx__ip4.html#aa74ac48d9ca97dfb17bc41b172a93f2f">cnf71xx</a>;
<a name="l16228"></a>16228 };
<a name="l16229"></a><a class="code" href="cvmx-ciu-defs_8h.html#a8c6d2664146fd3626a82933858b5cc5c">16229</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__sum1__ppx__ip4.html" title="cvmx_ciu_sum1_pp::_ip4">cvmx_ciu_sum1_ppx_ip4</a> <a class="code" href="unioncvmx__ciu__sum1__ppx__ip4.html" title="cvmx_ciu_sum1_pp::_ip4">cvmx_ciu_sum1_ppx_ip4_t</a>;
<a name="l16230"></a>16230 <span class="comment"></span>
<a name="l16231"></a>16231 <span class="comment">/**</span>
<a name="l16232"></a>16232 <span class="comment"> * cvmx_ciu_sum2_io#_int</span>
<a name="l16233"></a>16233 <span class="comment"> *</span>
<a name="l16234"></a>16234 <span class="comment"> * CIU_SUM2_IO0_INT is for PEM0, CIU_SUM2_IO1_INT is reserved.</span>
<a name="l16235"></a>16235 <span class="comment"> *</span>
<a name="l16236"></a>16236 <span class="comment"> */</span>
<a name="l16237"></a><a class="code" href="unioncvmx__ciu__sum2__iox__int.html">16237</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__sum2__iox__int.html" title="cvmx_ciu_sum2_io::_int">cvmx_ciu_sum2_iox_int</a> {
<a name="l16238"></a><a class="code" href="unioncvmx__ciu__sum2__iox__int.html#abc0e08efc835ab8e8c4449c90c022d1e">16238</a>     uint64_t <a class="code" href="unioncvmx__ciu__sum2__iox__int.html#abc0e08efc835ab8e8c4449c90c022d1e">u64</a>;
<a name="l16239"></a><a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__s.html">16239</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__s.html">cvmx_ciu_sum2_iox_int_s</a> {
<a name="l16240"></a>16240 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l16241"></a>16241 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__s.html#a705eb09c285eb5e6f9e56c41dbbd40fd">reserved_20_63</a>               : 44;
<a name="l16242"></a>16242     uint64_t <a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__s.html#ab73bc06b1da1905c8317cd0db2cf9d0d">bch</a>                          : 1;  <span class="comment">/**&lt; BCH interrupt. See BCH_GEN_INT. */</span>
<a name="l16243"></a>16243     uint64_t <a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__s.html#ae058b24a64f588f2b8a4e193beb81066">agl_drp</a>                      : 1;  <span class="comment">/**&lt; AGL parket drop interrupt. Set any time AGL drops a packet. */</span>
<a name="l16244"></a>16244     uint64_t <a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__s.html#a26e5ee19677f6ce3beb08ef35735c0fe">ocla</a>                         : 1;  <span class="comment">/**&lt; OCLA interrupt summary. Value equals ((CIU_CIB_OCLA(0)_RAW &amp; CIU_CIB_OCLA(0)_EN) != 0).</span>
<a name="l16245"></a>16245 <span class="comment">                                                         See CIU_CIB_OCLA(0)_RAW and CIU_CIB_OCLA(0)_EN. */</span>
<a name="l16246"></a>16246     uint64_t <a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__s.html#ae64edceb7047ff98c4e6fbaa9ffc4861">sata</a>                         : 1;  <span class="comment">/**&lt; SATA interrupt summary. Value equals ((CIU_CIB_SATA(0)_RAW &amp; CIU_CIB_SATA(0)_EN) != 0).</span>
<a name="l16247"></a>16247 <span class="comment">                                                         See CIU_CIB_SATA(0)_RAW and CIU_CIB_SATA(0)_EN. */</span>
<a name="l16248"></a>16248     uint64_t <a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__s.html#a59ea30439407fac23cb4e39b159a3f5c">reserved_15_15</a>               : 1;
<a name="l16249"></a>16249     uint64_t <a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__s.html#aa42a21f5b2f114dde7043d6ceefc4670">endor</a>                        : 2;  <span class="comment">/**&lt; ENDOR PHY interrupts, see ENDOR interrupt status</span>
<a name="l16250"></a>16250 <span class="comment">                                                         register ENDOR_RSTCLK_INTR0(1)_STATUS for details */</span>
<a name="l16251"></a>16251     uint64_t <a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__s.html#a548ca6612f4c4d08a2b55e7759e0eec3">eoi</a>                          : 1;  <span class="comment">/**&lt; EOI rsl interrupt, see EOI_INT_STA */</span>
<a name="l16252"></a>16252     uint64_t <a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__s.html#ab164378e74cdca6205e73823b7354250">reserved_10_11</a>               : 2;
<a name="l16253"></a>16253     uint64_t <a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__s.html#ae30a5054b064dac671016660d0888165">timer</a>                        : 6;  <span class="comment">/**&lt; General timer 4-9 interrupts.</span>
<a name="l16254"></a>16254 <span class="comment">                                                         When CIU_TIM_MULTI_CAST[EN] == 0, this interrupt is</span>
<a name="l16255"></a>16255 <span class="comment">                                                         common for all PP/IRQs, writing &apos;1&apos; to any PP/IRQ</span>
<a name="l16256"></a>16256 <span class="comment">                                                         will clear all TIMERx(x=0..9) interrupts.</span>
<a name="l16257"></a>16257 <span class="comment">                                                         When CIU_TIM_MULTI_CAST[EN] == 1, TIMERx(x=0..9)</span>
<a name="l16258"></a>16258 <span class="comment">                                                         are set at the same time, but clearing are based on</span>
<a name="l16259"></a>16259 <span class="comment">                                                         per cnMIPS core. See CIU_TIM_MULTI_CAST for detail.</span>
<a name="l16260"></a>16260 <span class="comment">                                                         The combination of this field and the</span>
<a name="l16261"></a>16261 <span class="comment">                                                         CIU_INT*_SUM0/4[TIMER] field implement all 10</span>
<a name="l16262"></a>16262 <span class="comment">                                                         CIU_TIM* interrupts. */</span>
<a name="l16263"></a>16263     uint64_t <a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__s.html#a491af0a11816cd9877410c9ed7a18121">reserved_0_3</a>                 : 4;
<a name="l16264"></a>16264 <span class="preprocessor">#else</span>
<a name="l16265"></a><a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__s.html#a491af0a11816cd9877410c9ed7a18121">16265</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__s.html#a491af0a11816cd9877410c9ed7a18121">reserved_0_3</a>                 : 4;
<a name="l16266"></a><a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__s.html#ae30a5054b064dac671016660d0888165">16266</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__s.html#ae30a5054b064dac671016660d0888165">timer</a>                        : 6;
<a name="l16267"></a><a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__s.html#ab164378e74cdca6205e73823b7354250">16267</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__s.html#ab164378e74cdca6205e73823b7354250">reserved_10_11</a>               : 2;
<a name="l16268"></a><a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__s.html#a548ca6612f4c4d08a2b55e7759e0eec3">16268</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__s.html#a548ca6612f4c4d08a2b55e7759e0eec3">eoi</a>                          : 1;
<a name="l16269"></a><a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__s.html#aa42a21f5b2f114dde7043d6ceefc4670">16269</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__s.html#aa42a21f5b2f114dde7043d6ceefc4670">endor</a>                        : 2;
<a name="l16270"></a><a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__s.html#a59ea30439407fac23cb4e39b159a3f5c">16270</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__s.html#a59ea30439407fac23cb4e39b159a3f5c">reserved_15_15</a>               : 1;
<a name="l16271"></a><a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__s.html#ae64edceb7047ff98c4e6fbaa9ffc4861">16271</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__s.html#ae64edceb7047ff98c4e6fbaa9ffc4861">sata</a>                         : 1;
<a name="l16272"></a><a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__s.html#a26e5ee19677f6ce3beb08ef35735c0fe">16272</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__s.html#a26e5ee19677f6ce3beb08ef35735c0fe">ocla</a>                         : 1;
<a name="l16273"></a><a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__s.html#ae058b24a64f588f2b8a4e193beb81066">16273</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__s.html#ae058b24a64f588f2b8a4e193beb81066">agl_drp</a>                      : 1;
<a name="l16274"></a><a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__s.html#ab73bc06b1da1905c8317cd0db2cf9d0d">16274</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__s.html#ab73bc06b1da1905c8317cd0db2cf9d0d">bch</a>                          : 1;
<a name="l16275"></a><a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__s.html#a705eb09c285eb5e6f9e56c41dbbd40fd">16275</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__s.html#a705eb09c285eb5e6f9e56c41dbbd40fd">reserved_20_63</a>               : 44;
<a name="l16276"></a>16276 <span class="preprocessor">#endif</span>
<a name="l16277"></a>16277 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__sum2__iox__int.html#a6c85b65fdb67e99ef2849fcd65debb95">s</a>;
<a name="l16278"></a><a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__cn61xx.html">16278</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__cn61xx.html">cvmx_ciu_sum2_iox_int_cn61xx</a> {
<a name="l16279"></a>16279 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l16280"></a>16280 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__cn61xx.html#a4c9e476b08068b6d268bf6fe092c1b37">reserved_10_63</a>               : 54;
<a name="l16281"></a>16281     uint64_t <a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__cn61xx.html#a3e38eb5c63737203a60b38053157a7ee">timer</a>                        : 6;  <span class="comment">/**&lt; General timer 4-9 interrupts.</span>
<a name="l16282"></a>16282 <span class="comment">                                                         When CIU_TIM_MULTI_CAST[EN] == 0, this interrupt is</span>
<a name="l16283"></a>16283 <span class="comment">                                                         common for all PP/IRQs, writing &apos;1&apos; to any PP/IRQ</span>
<a name="l16284"></a>16284 <span class="comment">                                                         will clear all TIMERx(x=0..9) interrupts.</span>
<a name="l16285"></a>16285 <span class="comment">                                                         When CIU_TIM_MULTI_CAST[EN] == 1, TIMERx(x=0..9)</span>
<a name="l16286"></a>16286 <span class="comment">                                                         are set at the same time, but clearing are based on</span>
<a name="l16287"></a>16287 <span class="comment">                                                         per cnMIPS core. See CIU_TIM_MULTI_CAST for detail.</span>
<a name="l16288"></a>16288 <span class="comment">                                                         The combination of this field and the</span>
<a name="l16289"></a>16289 <span class="comment">                                                         CIU_INT*_SUM0/4[TIMER] field implement all 10</span>
<a name="l16290"></a>16290 <span class="comment">                                                         CIU_TIM* interrupts. */</span>
<a name="l16291"></a>16291     uint64_t <a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__cn61xx.html#a8ecd1c816c9420c564e2a93ab79c044f">reserved_0_3</a>                 : 4;
<a name="l16292"></a>16292 <span class="preprocessor">#else</span>
<a name="l16293"></a><a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__cn61xx.html#a8ecd1c816c9420c564e2a93ab79c044f">16293</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__cn61xx.html#a8ecd1c816c9420c564e2a93ab79c044f">reserved_0_3</a>                 : 4;
<a name="l16294"></a><a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__cn61xx.html#a3e38eb5c63737203a60b38053157a7ee">16294</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__cn61xx.html#a3e38eb5c63737203a60b38053157a7ee">timer</a>                        : 6;
<a name="l16295"></a><a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__cn61xx.html#a4c9e476b08068b6d268bf6fe092c1b37">16295</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__cn61xx.html#a4c9e476b08068b6d268bf6fe092c1b37">reserved_10_63</a>               : 54;
<a name="l16296"></a>16296 <span class="preprocessor">#endif</span>
<a name="l16297"></a>16297 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__sum2__iox__int.html#a1f5c0e656ec291b0826401f826ed083e">cn61xx</a>;
<a name="l16298"></a><a class="code" href="unioncvmx__ciu__sum2__iox__int.html#a5559af80479f9f54ea0b34d53a24034c">16298</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__cn61xx.html">cvmx_ciu_sum2_iox_int_cn61xx</a>   <a class="code" href="unioncvmx__ciu__sum2__iox__int.html#a5559af80479f9f54ea0b34d53a24034c">cn66xx</a>;
<a name="l16299"></a><a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__cn70xx.html">16299</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__cn70xx.html">cvmx_ciu_sum2_iox_int_cn70xx</a> {
<a name="l16300"></a>16300 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l16301"></a>16301 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__cn70xx.html#a99a1902115cfcf2815a3b36403b584d9">reserved_20_63</a>               : 44;
<a name="l16302"></a>16302     uint64_t <a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__cn70xx.html#a0d554a1abf788edbab700c22303cb651">bch</a>                          : 1;  <span class="comment">/**&lt; BCH interrupt. See BCH_GEN_INT. */</span>
<a name="l16303"></a>16303     uint64_t <a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__cn70xx.html#a12d39a99b3b614d0f766aa5a1d9d824c">agl_drp</a>                      : 1;  <span class="comment">/**&lt; AGL parket drop interrupt. Set any time AGL drops a packet. */</span>
<a name="l16304"></a>16304     uint64_t <a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__cn70xx.html#a3ba96f20f9b9170a3476209af50c472c">ocla</a>                         : 1;  <span class="comment">/**&lt; OCLA interrupt summary. Value equals ((CIU_CIB_OCLA(0)_RAW &amp; CIU_CIB_OCLA(0)_EN) != 0).</span>
<a name="l16305"></a>16305 <span class="comment">                                                         See CIU_CIB_OCLA(0)_RAW and CIU_CIB_OCLA(0)_EN. */</span>
<a name="l16306"></a>16306     uint64_t <a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__cn70xx.html#a5a5ad0e48bba6a305d83adaf803a0ede">sata</a>                         : 1;  <span class="comment">/**&lt; SATA interrupt summary. Value equals ((CIU_CIB_SATA(0)_RAW &amp; CIU_CIB_SATA(0)_EN) != 0).</span>
<a name="l16307"></a>16307 <span class="comment">                                                         See CIU_CIB_SATA(0)_RAW and CIU_CIB_SATA(0)_EN. */</span>
<a name="l16308"></a>16308     uint64_t <a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__cn70xx.html#ae14ec04f6270ff2a0d24b1a292d7a176">reserved_10_15</a>               : 6;
<a name="l16309"></a>16309     uint64_t <a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__cn70xx.html#a9380648e1a2b185fa2e3b6961c04cc41">timer</a>                        : 6;  <span class="comment">/**&lt; General timer 4-9 interrupts.</span>
<a name="l16310"></a>16310 <span class="comment">                                                         When CIU_TIM_MULTI_CAST[EN] == 0, this interrupt is</span>
<a name="l16311"></a>16311 <span class="comment">                                                         common for all PP/IRQs, writing &apos;1&apos; to any PP/IRQ</span>
<a name="l16312"></a>16312 <span class="comment">                                                         will clear all TIMERx(x=0..9) interrupts.</span>
<a name="l16313"></a>16313 <span class="comment">                                                         When CIU_TIM_MULTI_CAST[EN] == 1, TIMERx(x=0..9)</span>
<a name="l16314"></a>16314 <span class="comment">                                                         are set at the same time, but clearing are based on</span>
<a name="l16315"></a>16315 <span class="comment">                                                         per cnMIPS core. See CIU_TIM_MULTI_CAST for detail.</span>
<a name="l16316"></a>16316 <span class="comment">                                                         The combination of this field and the</span>
<a name="l16317"></a>16317 <span class="comment">                                                         CIU_INT*_SUM0/4[TIMER] field implement all 10</span>
<a name="l16318"></a>16318 <span class="comment">                                                         CIU_TIM* interrupts. */</span>
<a name="l16319"></a>16319     uint64_t <a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__cn70xx.html#a5f102c45f48e39d77102a6a214c3c142">reserved_0_3</a>                 : 4;
<a name="l16320"></a>16320 <span class="preprocessor">#else</span>
<a name="l16321"></a><a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__cn70xx.html#a5f102c45f48e39d77102a6a214c3c142">16321</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__cn70xx.html#a5f102c45f48e39d77102a6a214c3c142">reserved_0_3</a>                 : 4;
<a name="l16322"></a><a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__cn70xx.html#a9380648e1a2b185fa2e3b6961c04cc41">16322</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__cn70xx.html#a9380648e1a2b185fa2e3b6961c04cc41">timer</a>                        : 6;
<a name="l16323"></a><a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__cn70xx.html#ae14ec04f6270ff2a0d24b1a292d7a176">16323</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__cn70xx.html#ae14ec04f6270ff2a0d24b1a292d7a176">reserved_10_15</a>               : 6;
<a name="l16324"></a><a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__cn70xx.html#a5a5ad0e48bba6a305d83adaf803a0ede">16324</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__cn70xx.html#a5a5ad0e48bba6a305d83adaf803a0ede">sata</a>                         : 1;
<a name="l16325"></a><a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__cn70xx.html#a3ba96f20f9b9170a3476209af50c472c">16325</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__cn70xx.html#a3ba96f20f9b9170a3476209af50c472c">ocla</a>                         : 1;
<a name="l16326"></a><a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__cn70xx.html#a12d39a99b3b614d0f766aa5a1d9d824c">16326</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__cn70xx.html#a12d39a99b3b614d0f766aa5a1d9d824c">agl_drp</a>                      : 1;
<a name="l16327"></a><a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__cn70xx.html#a0d554a1abf788edbab700c22303cb651">16327</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__cn70xx.html#a0d554a1abf788edbab700c22303cb651">bch</a>                          : 1;
<a name="l16328"></a><a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__cn70xx.html#a99a1902115cfcf2815a3b36403b584d9">16328</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__cn70xx.html#a99a1902115cfcf2815a3b36403b584d9">reserved_20_63</a>               : 44;
<a name="l16329"></a>16329 <span class="preprocessor">#endif</span>
<a name="l16330"></a>16330 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__sum2__iox__int.html#a5e3af2e46c3ebc6ccf17c87866d2e666">cn70xx</a>;
<a name="l16331"></a><a class="code" href="unioncvmx__ciu__sum2__iox__int.html#a9854907eb2eb3844798e135db2528e76">16331</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__cn70xx.html">cvmx_ciu_sum2_iox_int_cn70xx</a>   <a class="code" href="unioncvmx__ciu__sum2__iox__int.html#a9854907eb2eb3844798e135db2528e76">cn70xxp1</a>;
<a name="l16332"></a><a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__cnf71xx.html">16332</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__cnf71xx.html">cvmx_ciu_sum2_iox_int_cnf71xx</a> {
<a name="l16333"></a>16333 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l16334"></a>16334 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__cnf71xx.html#a75a3300b91a712b0b122242a9e6214bf">reserved_15_63</a>               : 49;
<a name="l16335"></a>16335     uint64_t <a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__cnf71xx.html#ad628229be4f6e66ea35c2c0048e0f717">endor</a>                        : 2;  <span class="comment">/**&lt; ENDOR PHY interrupts, see ENDOR interrupt status</span>
<a name="l16336"></a>16336 <span class="comment">                                                         register ENDOR_RSTCLK_INTR0(1)_STATUS for details */</span>
<a name="l16337"></a>16337     uint64_t <a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__cnf71xx.html#a9491ac49d2eaced59e9fe7879084a057">eoi</a>                          : 1;  <span class="comment">/**&lt; EOI rsl interrupt, see EOI_INT_STA */</span>
<a name="l16338"></a>16338     uint64_t <a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__cnf71xx.html#a7a79444ee5cd5d67862df6d4170d354a">reserved_10_11</a>               : 2;
<a name="l16339"></a>16339     uint64_t <a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__cnf71xx.html#a6bb47f5d888a40adef1a24d5dbdfd241">timer</a>                        : 6;  <span class="comment">/**&lt; General timer 4-9 interrupts.</span>
<a name="l16340"></a>16340 <span class="comment">                                                         When CIU_TIM_MULTI_CAST[EN] == 0, this interrupt is</span>
<a name="l16341"></a>16341 <span class="comment">                                                         common for all PP/IRQs, writing &apos;1&apos; to any PP/IRQ</span>
<a name="l16342"></a>16342 <span class="comment">                                                         will clear all TIMERx(x=0..9) interrupts.</span>
<a name="l16343"></a>16343 <span class="comment">                                                         When CIU_TIM_MULTI_CAST[EN] == 1, TIMERx(x=0..9)</span>
<a name="l16344"></a>16344 <span class="comment">                                                         are set at the same time, but clearing are based on</span>
<a name="l16345"></a>16345 <span class="comment">                                                         per cnMIPS core. See CIU_TIM_MULTI_CAST for detail.</span>
<a name="l16346"></a>16346 <span class="comment">                                                         The combination of this field and the</span>
<a name="l16347"></a>16347 <span class="comment">                                                         CIU_INT*_SUM0/4[TIMER] field implement all 10</span>
<a name="l16348"></a>16348 <span class="comment">                                                         CIU_TIM* interrupts. */</span>
<a name="l16349"></a>16349     uint64_t <a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__cnf71xx.html#ad6f6a47b2a1a30ab1a4e559aca91a14d">reserved_0_3</a>                 : 4;
<a name="l16350"></a>16350 <span class="preprocessor">#else</span>
<a name="l16351"></a><a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__cnf71xx.html#ad6f6a47b2a1a30ab1a4e559aca91a14d">16351</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__cnf71xx.html#ad6f6a47b2a1a30ab1a4e559aca91a14d">reserved_0_3</a>                 : 4;
<a name="l16352"></a><a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__cnf71xx.html#a6bb47f5d888a40adef1a24d5dbdfd241">16352</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__cnf71xx.html#a6bb47f5d888a40adef1a24d5dbdfd241">timer</a>                        : 6;
<a name="l16353"></a><a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__cnf71xx.html#a7a79444ee5cd5d67862df6d4170d354a">16353</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__cnf71xx.html#a7a79444ee5cd5d67862df6d4170d354a">reserved_10_11</a>               : 2;
<a name="l16354"></a><a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__cnf71xx.html#a9491ac49d2eaced59e9fe7879084a057">16354</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__cnf71xx.html#a9491ac49d2eaced59e9fe7879084a057">eoi</a>                          : 1;
<a name="l16355"></a><a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__cnf71xx.html#ad628229be4f6e66ea35c2c0048e0f717">16355</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__cnf71xx.html#ad628229be4f6e66ea35c2c0048e0f717">endor</a>                        : 2;
<a name="l16356"></a><a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__cnf71xx.html#a75a3300b91a712b0b122242a9e6214bf">16356</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__iox__int_1_1cvmx__ciu__sum2__iox__int__cnf71xx.html#a75a3300b91a712b0b122242a9e6214bf">reserved_15_63</a>               : 49;
<a name="l16357"></a>16357 <span class="preprocessor">#endif</span>
<a name="l16358"></a>16358 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__sum2__iox__int.html#adcc0d31c059ec88dbb2665287f8b2134">cnf71xx</a>;
<a name="l16359"></a>16359 };
<a name="l16360"></a><a class="code" href="cvmx-ciu-defs_8h.html#aa932c3ef591ed47f4b1cba498ebc7fc6">16360</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__sum2__iox__int.html" title="cvmx_ciu_sum2_io::_int">cvmx_ciu_sum2_iox_int</a> <a class="code" href="unioncvmx__ciu__sum2__iox__int.html" title="cvmx_ciu_sum2_io::_int">cvmx_ciu_sum2_iox_int_t</a>;
<a name="l16361"></a>16361 <span class="comment"></span>
<a name="l16362"></a>16362 <span class="comment">/**</span>
<a name="l16363"></a>16363 <span class="comment"> * cvmx_ciu_sum2_pp#_ip2</span>
<a name="l16364"></a>16364 <span class="comment"> *</span>
<a name="l16365"></a>16365 <span class="comment"> * Only TIMER field may have different value per PP(IP).</span>
<a name="l16366"></a>16366 <span class="comment"> * All other fields  values  are idential for different PPs.</span>
<a name="l16367"></a>16367 <span class="comment"> */</span>
<a name="l16368"></a><a class="code" href="unioncvmx__ciu__sum2__ppx__ip2.html">16368</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__sum2__ppx__ip2.html" title="cvmx_ciu_sum2_pp::_ip2">cvmx_ciu_sum2_ppx_ip2</a> {
<a name="l16369"></a><a class="code" href="unioncvmx__ciu__sum2__ppx__ip2.html#a8fb7ecd34e76c433023c70ad7862b2e9">16369</a>     uint64_t <a class="code" href="unioncvmx__ciu__sum2__ppx__ip2.html#a8fb7ecd34e76c433023c70ad7862b2e9">u64</a>;
<a name="l16370"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__s.html">16370</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__s.html">cvmx_ciu_sum2_ppx_ip2_s</a> {
<a name="l16371"></a>16371 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l16372"></a>16372 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__s.html#a8a9bd91cc20f66aa557b6bee5211d473">reserved_20_63</a>               : 44;
<a name="l16373"></a>16373     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__s.html#a0c677af8275b4dd39daee1e892a83e55">bch</a>                          : 1;  <span class="comment">/**&lt; BCH interrupt. See BCH_GEN_INT. */</span>
<a name="l16374"></a>16374     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__s.html#a9989a3bbd452cb9f67e05cbb2ecc0e8a">agl_drp</a>                      : 1;  <span class="comment">/**&lt; AGL parket drop interrupt. Set any time AGL drops a packet. */</span>
<a name="l16375"></a>16375     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__s.html#a29ca0e7e560f210f87dca9fbe5287ab2">ocla</a>                         : 1;  <span class="comment">/**&lt; OCLA interrupt summary. Value equals ((CIU_CIB_OCLA(0)_RAW &amp; CIU_CIB_OCLA(0)_EN) != 0).</span>
<a name="l16376"></a>16376 <span class="comment">                                                         See CIU_CIB_OCLA(0)_RAW and CIU_CIB_OCLA(0)_EN. */</span>
<a name="l16377"></a>16377     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__s.html#ac840acf487bb7760edba9725684203f9">sata</a>                         : 1;  <span class="comment">/**&lt; SATA interrupt summary. Value equals ((CIU_CIB_SATA(0)_RAW &amp; CIU_CIB_SATA(0)_EN) != 0).</span>
<a name="l16378"></a>16378 <span class="comment">                                                         See CIU_CIB_SATA(0)_RAW and CIU_CIB_SATA(0)_EN. */</span>
<a name="l16379"></a>16379     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__s.html#a58893a73debfbe398d1337ea50e9eea8">reserved_15_15</a>               : 1;
<a name="l16380"></a>16380     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__s.html#ace48a17152ad561b3364d9044422ccac">endor</a>                        : 2;  <span class="comment">/**&lt; ENDOR PHY interrupts, see ENDOR interrupt status</span>
<a name="l16381"></a>16381 <span class="comment">                                                         register ENDOR_RSTCLK_INTR0(1)_STATUS for details */</span>
<a name="l16382"></a>16382     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__s.html#ada90e3720750991dc1e0437206b05059">eoi</a>                          : 1;  <span class="comment">/**&lt; EOI rsl interrupt, see EOI_INT_STA */</span>
<a name="l16383"></a>16383     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__s.html#abde8e0b660e405b63e2b4a9d6cad29f9">reserved_10_11</a>               : 2;
<a name="l16384"></a>16384     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__s.html#a9fb4e20fd40b6b6b43e5b4ad70a8d5da">timer</a>                        : 6;  <span class="comment">/**&lt; General timer 4-9 interrupts.</span>
<a name="l16385"></a>16385 <span class="comment">                                                         When CIU_TIM_MULTI_CAST[EN] == 0, this interrupt is</span>
<a name="l16386"></a>16386 <span class="comment">                                                         common for all PP/IRQs, writing &apos;1&apos; to any PP/IRQ</span>
<a name="l16387"></a>16387 <span class="comment">                                                         will clear all TIMERx(x=0..9) interrupts.</span>
<a name="l16388"></a>16388 <span class="comment">                                                         When CIU_TIM_MULTI_CAST[EN] == 1, TIMERx(x=0..9)</span>
<a name="l16389"></a>16389 <span class="comment">                                                         are set at the same time, but clearing are based on</span>
<a name="l16390"></a>16390 <span class="comment">                                                         per cnMIPS core. See CIU_TIM_MULTI_CAST for detail.</span>
<a name="l16391"></a>16391 <span class="comment">                                                         The combination of this field and the</span>
<a name="l16392"></a>16392 <span class="comment">                                                         CIU_INT*_SUM0/4[TIMER] field implement all 10</span>
<a name="l16393"></a>16393 <span class="comment">                                                         CIU_TIM* interrupts. */</span>
<a name="l16394"></a>16394     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__s.html#a8a22c536a572bd3c6be627fa81ae0b2e">reserved_0_3</a>                 : 4;
<a name="l16395"></a>16395 <span class="preprocessor">#else</span>
<a name="l16396"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__s.html#a8a22c536a572bd3c6be627fa81ae0b2e">16396</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__s.html#a8a22c536a572bd3c6be627fa81ae0b2e">reserved_0_3</a>                 : 4;
<a name="l16397"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__s.html#a9fb4e20fd40b6b6b43e5b4ad70a8d5da">16397</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__s.html#a9fb4e20fd40b6b6b43e5b4ad70a8d5da">timer</a>                        : 6;
<a name="l16398"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__s.html#abde8e0b660e405b63e2b4a9d6cad29f9">16398</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__s.html#abde8e0b660e405b63e2b4a9d6cad29f9">reserved_10_11</a>               : 2;
<a name="l16399"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__s.html#ada90e3720750991dc1e0437206b05059">16399</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__s.html#ada90e3720750991dc1e0437206b05059">eoi</a>                          : 1;
<a name="l16400"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__s.html#ace48a17152ad561b3364d9044422ccac">16400</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__s.html#ace48a17152ad561b3364d9044422ccac">endor</a>                        : 2;
<a name="l16401"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__s.html#a58893a73debfbe398d1337ea50e9eea8">16401</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__s.html#a58893a73debfbe398d1337ea50e9eea8">reserved_15_15</a>               : 1;
<a name="l16402"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__s.html#ac840acf487bb7760edba9725684203f9">16402</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__s.html#ac840acf487bb7760edba9725684203f9">sata</a>                         : 1;
<a name="l16403"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__s.html#a29ca0e7e560f210f87dca9fbe5287ab2">16403</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__s.html#a29ca0e7e560f210f87dca9fbe5287ab2">ocla</a>                         : 1;
<a name="l16404"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__s.html#a9989a3bbd452cb9f67e05cbb2ecc0e8a">16404</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__s.html#a9989a3bbd452cb9f67e05cbb2ecc0e8a">agl_drp</a>                      : 1;
<a name="l16405"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__s.html#a0c677af8275b4dd39daee1e892a83e55">16405</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__s.html#a0c677af8275b4dd39daee1e892a83e55">bch</a>                          : 1;
<a name="l16406"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__s.html#a8a9bd91cc20f66aa557b6bee5211d473">16406</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__s.html#a8a9bd91cc20f66aa557b6bee5211d473">reserved_20_63</a>               : 44;
<a name="l16407"></a>16407 <span class="preprocessor">#endif</span>
<a name="l16408"></a>16408 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__sum2__ppx__ip2.html#a9835f2b84ba2937c3682f6ab29d8f110">s</a>;
<a name="l16409"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__cn61xx.html">16409</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__cn61xx.html">cvmx_ciu_sum2_ppx_ip2_cn61xx</a> {
<a name="l16410"></a>16410 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l16411"></a>16411 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__cn61xx.html#ab7aa8d80643091223bb63f7f5b62c1ea">reserved_10_63</a>               : 54;
<a name="l16412"></a>16412     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__cn61xx.html#a33c50eeddd2a057778f396f75c87fb66">timer</a>                        : 6;  <span class="comment">/**&lt; General timer 4-9 interrupts.</span>
<a name="l16413"></a>16413 <span class="comment">                                                         When CIU_TIM_MULTI_CAST[EN] == 0, this interrupt is</span>
<a name="l16414"></a>16414 <span class="comment">                                                         common for all PP/IRQs, writing &apos;1&apos; to any PP/IRQ</span>
<a name="l16415"></a>16415 <span class="comment">                                                         will clear all TIMERx(x=0..9) interrupts.</span>
<a name="l16416"></a>16416 <span class="comment">                                                         When CIU_TIM_MULTI_CAST[EN] == 1, TIMERx(x=0..9)</span>
<a name="l16417"></a>16417 <span class="comment">                                                         are set at the same time, but clearing are based on</span>
<a name="l16418"></a>16418 <span class="comment">                                                         per cnMIPS core. See CIU_TIM_MULTI_CAST for detail.</span>
<a name="l16419"></a>16419 <span class="comment">                                                         The combination of this field and the</span>
<a name="l16420"></a>16420 <span class="comment">                                                         CIU_INT*_SUM0/4[TIMER] field implement all 10</span>
<a name="l16421"></a>16421 <span class="comment">                                                         CIU_TIM* interrupts. */</span>
<a name="l16422"></a>16422     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__cn61xx.html#a4e193e26c7786360f8955c56fec661b7">reserved_0_3</a>                 : 4;
<a name="l16423"></a>16423 <span class="preprocessor">#else</span>
<a name="l16424"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__cn61xx.html#a4e193e26c7786360f8955c56fec661b7">16424</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__cn61xx.html#a4e193e26c7786360f8955c56fec661b7">reserved_0_3</a>                 : 4;
<a name="l16425"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__cn61xx.html#a33c50eeddd2a057778f396f75c87fb66">16425</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__cn61xx.html#a33c50eeddd2a057778f396f75c87fb66">timer</a>                        : 6;
<a name="l16426"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__cn61xx.html#ab7aa8d80643091223bb63f7f5b62c1ea">16426</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__cn61xx.html#ab7aa8d80643091223bb63f7f5b62c1ea">reserved_10_63</a>               : 54;
<a name="l16427"></a>16427 <span class="preprocessor">#endif</span>
<a name="l16428"></a>16428 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__sum2__ppx__ip2.html#a4a0e3f5fbb4154539af61f9b02e5b398">cn61xx</a>;
<a name="l16429"></a><a class="code" href="unioncvmx__ciu__sum2__ppx__ip2.html#a446761abe4a5a3faecbecba08b6cd1ea">16429</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__cn61xx.html">cvmx_ciu_sum2_ppx_ip2_cn61xx</a>   <a class="code" href="unioncvmx__ciu__sum2__ppx__ip2.html#a446761abe4a5a3faecbecba08b6cd1ea">cn66xx</a>;
<a name="l16430"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__cn70xx.html">16430</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__cn70xx.html">cvmx_ciu_sum2_ppx_ip2_cn70xx</a> {
<a name="l16431"></a>16431 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l16432"></a>16432 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__cn70xx.html#adff6b3639577dedf15793e9f0ca36b9d">reserved_20_63</a>               : 44;
<a name="l16433"></a>16433     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__cn70xx.html#a65d2f5e3faadcead160898e3a5b12cb3">bch</a>                          : 1;  <span class="comment">/**&lt; BCH interrupt. See BCH_GEN_INT. */</span>
<a name="l16434"></a>16434     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__cn70xx.html#a7530f966b20da1ed4a05cf2f4eae78dc">agl_drp</a>                      : 1;  <span class="comment">/**&lt; AGL parket drop interrupt. Set any time AGL drops a packet. */</span>
<a name="l16435"></a>16435     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__cn70xx.html#a360e124a902b03215756503190948f96">ocla</a>                         : 1;  <span class="comment">/**&lt; OCLA interrupt summary. Value equals ((CIU_CIB_OCLA(0)_RAW &amp; CIU_CIB_OCLA(0)_EN) != 0).</span>
<a name="l16436"></a>16436 <span class="comment">                                                         See CIU_CIB_OCLA(0)_RAW and CIU_CIB_OCLA(0)_EN. */</span>
<a name="l16437"></a>16437     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__cn70xx.html#aebdaea9f5f49081ad8c802f9bf5d5cb1">sata</a>                         : 1;  <span class="comment">/**&lt; SATA interrupt summary. Value equals ((CIU_CIB_SATA(0)_RAW &amp; CIU_CIB_SATA(0)_EN) != 0).</span>
<a name="l16438"></a>16438 <span class="comment">                                                         See CIU_CIB_SATA(0)_RAW and CIU_CIB_SATA(0)_EN. */</span>
<a name="l16439"></a>16439     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__cn70xx.html#a21578794a6f66358d53d15c5f6eea917">reserved_10_15</a>               : 6;
<a name="l16440"></a>16440     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__cn70xx.html#aee1bba9d78b595d5bb88ec01e9f32d95">timer</a>                        : 6;  <span class="comment">/**&lt; General timer 4-9 interrupts.</span>
<a name="l16441"></a>16441 <span class="comment">                                                         When CIU_TIM_MULTI_CAST[EN] == 0, this interrupt is</span>
<a name="l16442"></a>16442 <span class="comment">                                                         common for all PP/IRQs, writing &apos;1&apos; to any PP/IRQ</span>
<a name="l16443"></a>16443 <span class="comment">                                                         will clear all TIMERx(x=0..9) interrupts.</span>
<a name="l16444"></a>16444 <span class="comment">                                                         When CIU_TIM_MULTI_CAST[EN] == 1, TIMERx(x=0..9)</span>
<a name="l16445"></a>16445 <span class="comment">                                                         are set at the same time, but clearing are based on</span>
<a name="l16446"></a>16446 <span class="comment">                                                         per cnMIPS core. See CIU_TIM_MULTI_CAST for detail.</span>
<a name="l16447"></a>16447 <span class="comment">                                                         The combination of this field and the</span>
<a name="l16448"></a>16448 <span class="comment">                                                         CIU_INT*_SUM0/4[TIMER] field implement all 10</span>
<a name="l16449"></a>16449 <span class="comment">                                                         CIU_TIM* interrupts. */</span>
<a name="l16450"></a>16450     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__cn70xx.html#ab6056b37357e849a5f18d93f5397d180">reserved_0_3</a>                 : 4;
<a name="l16451"></a>16451 <span class="preprocessor">#else</span>
<a name="l16452"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__cn70xx.html#ab6056b37357e849a5f18d93f5397d180">16452</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__cn70xx.html#ab6056b37357e849a5f18d93f5397d180">reserved_0_3</a>                 : 4;
<a name="l16453"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__cn70xx.html#aee1bba9d78b595d5bb88ec01e9f32d95">16453</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__cn70xx.html#aee1bba9d78b595d5bb88ec01e9f32d95">timer</a>                        : 6;
<a name="l16454"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__cn70xx.html#a21578794a6f66358d53d15c5f6eea917">16454</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__cn70xx.html#a21578794a6f66358d53d15c5f6eea917">reserved_10_15</a>               : 6;
<a name="l16455"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__cn70xx.html#aebdaea9f5f49081ad8c802f9bf5d5cb1">16455</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__cn70xx.html#aebdaea9f5f49081ad8c802f9bf5d5cb1">sata</a>                         : 1;
<a name="l16456"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__cn70xx.html#a360e124a902b03215756503190948f96">16456</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__cn70xx.html#a360e124a902b03215756503190948f96">ocla</a>                         : 1;
<a name="l16457"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__cn70xx.html#a7530f966b20da1ed4a05cf2f4eae78dc">16457</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__cn70xx.html#a7530f966b20da1ed4a05cf2f4eae78dc">agl_drp</a>                      : 1;
<a name="l16458"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__cn70xx.html#a65d2f5e3faadcead160898e3a5b12cb3">16458</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__cn70xx.html#a65d2f5e3faadcead160898e3a5b12cb3">bch</a>                          : 1;
<a name="l16459"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__cn70xx.html#adff6b3639577dedf15793e9f0ca36b9d">16459</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__cn70xx.html#adff6b3639577dedf15793e9f0ca36b9d">reserved_20_63</a>               : 44;
<a name="l16460"></a>16460 <span class="preprocessor">#endif</span>
<a name="l16461"></a>16461 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__sum2__ppx__ip2.html#aa7633a0823b08d41bdca4abfaf78d39f">cn70xx</a>;
<a name="l16462"></a><a class="code" href="unioncvmx__ciu__sum2__ppx__ip2.html#a6c9b5f9225ad1af5a5649cb49457fce1">16462</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__cn70xx.html">cvmx_ciu_sum2_ppx_ip2_cn70xx</a>   <a class="code" href="unioncvmx__ciu__sum2__ppx__ip2.html#a6c9b5f9225ad1af5a5649cb49457fce1">cn70xxp1</a>;
<a name="l16463"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__cnf71xx.html">16463</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__cnf71xx.html">cvmx_ciu_sum2_ppx_ip2_cnf71xx</a> {
<a name="l16464"></a>16464 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l16465"></a>16465 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__cnf71xx.html#aca72392ad0ee31a3f71eed4ec8fdd663">reserved_15_63</a>               : 49;
<a name="l16466"></a>16466     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__cnf71xx.html#a9a4a38cbdfe84c1d85d7a266177c0889">endor</a>                        : 2;  <span class="comment">/**&lt; ENDOR PHY interrupts, see ENDOR interrupt status</span>
<a name="l16467"></a>16467 <span class="comment">                                                         register ENDOR_RSTCLK_INTR0(1)_STATUS for details */</span>
<a name="l16468"></a>16468     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__cnf71xx.html#a2a895dc0bd3d4e8f40b9a1e18eff63b1">eoi</a>                          : 1;  <span class="comment">/**&lt; EOI rsl interrupt, see EOI_INT_STA */</span>
<a name="l16469"></a>16469     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__cnf71xx.html#a9f860b64aba049a553e63d0103890089">reserved_10_11</a>               : 2;
<a name="l16470"></a>16470     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__cnf71xx.html#a8d7355b0dfcce3cb23188cdcd4a62f7e">timer</a>                        : 6;  <span class="comment">/**&lt; General timer 4-9 interrupts.</span>
<a name="l16471"></a>16471 <span class="comment">                                                         When CIU_TIM_MULTI_CAST[EN] == 0, this interrupt is</span>
<a name="l16472"></a>16472 <span class="comment">                                                         common for all PP/IRQs, writing &apos;1&apos; to any PP/IRQ</span>
<a name="l16473"></a>16473 <span class="comment">                                                         will clear all TIMERx(x=0..9) interrupts.</span>
<a name="l16474"></a>16474 <span class="comment">                                                         When CIU_TIM_MULTI_CAST[EN] == 1, TIMERx(x=0..9)</span>
<a name="l16475"></a>16475 <span class="comment">                                                         are set at the same time, but clearing are based on</span>
<a name="l16476"></a>16476 <span class="comment">                                                         per cnMIPS core. See CIU_TIM_MULTI_CAST for detail.</span>
<a name="l16477"></a>16477 <span class="comment">                                                         The combination of this field and the</span>
<a name="l16478"></a>16478 <span class="comment">                                                         CIU_INT*_SUM0/4[TIMER] field implement all 10</span>
<a name="l16479"></a>16479 <span class="comment">                                                         CIU_TIM* interrupts. */</span>
<a name="l16480"></a>16480     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__cnf71xx.html#ada561ab21778ef20607235a8e34e624b">reserved_0_3</a>                 : 4;
<a name="l16481"></a>16481 <span class="preprocessor">#else</span>
<a name="l16482"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__cnf71xx.html#ada561ab21778ef20607235a8e34e624b">16482</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__cnf71xx.html#ada561ab21778ef20607235a8e34e624b">reserved_0_3</a>                 : 4;
<a name="l16483"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__cnf71xx.html#a8d7355b0dfcce3cb23188cdcd4a62f7e">16483</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__cnf71xx.html#a8d7355b0dfcce3cb23188cdcd4a62f7e">timer</a>                        : 6;
<a name="l16484"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__cnf71xx.html#a9f860b64aba049a553e63d0103890089">16484</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__cnf71xx.html#a9f860b64aba049a553e63d0103890089">reserved_10_11</a>               : 2;
<a name="l16485"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__cnf71xx.html#a2a895dc0bd3d4e8f40b9a1e18eff63b1">16485</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__cnf71xx.html#a2a895dc0bd3d4e8f40b9a1e18eff63b1">eoi</a>                          : 1;
<a name="l16486"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__cnf71xx.html#a9a4a38cbdfe84c1d85d7a266177c0889">16486</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__cnf71xx.html#a9a4a38cbdfe84c1d85d7a266177c0889">endor</a>                        : 2;
<a name="l16487"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__cnf71xx.html#aca72392ad0ee31a3f71eed4ec8fdd663">16487</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip2_1_1cvmx__ciu__sum2__ppx__ip2__cnf71xx.html#aca72392ad0ee31a3f71eed4ec8fdd663">reserved_15_63</a>               : 49;
<a name="l16488"></a>16488 <span class="preprocessor">#endif</span>
<a name="l16489"></a>16489 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__sum2__ppx__ip2.html#ad77520b9569d815161397ba4b5048902">cnf71xx</a>;
<a name="l16490"></a>16490 };
<a name="l16491"></a><a class="code" href="cvmx-ciu-defs_8h.html#ab2c41eca77274e9131259c4e4d658596">16491</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__sum2__ppx__ip2.html" title="cvmx_ciu_sum2_pp::_ip2">cvmx_ciu_sum2_ppx_ip2</a> <a class="code" href="unioncvmx__ciu__sum2__ppx__ip2.html" title="cvmx_ciu_sum2_pp::_ip2">cvmx_ciu_sum2_ppx_ip2_t</a>;
<a name="l16492"></a>16492 <span class="comment"></span>
<a name="l16493"></a>16493 <span class="comment">/**</span>
<a name="l16494"></a>16494 <span class="comment"> * cvmx_ciu_sum2_pp#_ip3</span>
<a name="l16495"></a>16495 <span class="comment"> *</span>
<a name="l16496"></a>16496 <span class="comment"> * Notes:</span>
<a name="l16497"></a>16497 <span class="comment"> * These SUM2 CSR&apos;s did not exist prior to pass 1.2. CIU_TIM4-9 did not exist prior to pass 1.2.</span>
<a name="l16498"></a>16498 <span class="comment"> *</span>
<a name="l16499"></a>16499 <span class="comment"> */</span>
<a name="l16500"></a><a class="code" href="unioncvmx__ciu__sum2__ppx__ip3.html">16500</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__sum2__ppx__ip3.html" title="cvmx_ciu_sum2_pp::_ip3">cvmx_ciu_sum2_ppx_ip3</a> {
<a name="l16501"></a><a class="code" href="unioncvmx__ciu__sum2__ppx__ip3.html#ad72eb7b61533bba2f9e85409f962fc17">16501</a>     uint64_t <a class="code" href="unioncvmx__ciu__sum2__ppx__ip3.html#ad72eb7b61533bba2f9e85409f962fc17">u64</a>;
<a name="l16502"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__s.html">16502</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__s.html">cvmx_ciu_sum2_ppx_ip3_s</a> {
<a name="l16503"></a>16503 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l16504"></a>16504 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__s.html#a6d65a60926442093f6edff14a2ea9339">reserved_20_63</a>               : 44;
<a name="l16505"></a>16505     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__s.html#a900026df058e04e5f9f411ea52a54b83">bch</a>                          : 1;  <span class="comment">/**&lt; BCH interrupt. See BCH_GEN_INT. */</span>
<a name="l16506"></a>16506     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__s.html#a5fb0ef4a7f88fa45d083ee8d591b1dd1">agl_drp</a>                      : 1;  <span class="comment">/**&lt; AGL parket drop interrupt. Set any time AGL drops a packet. */</span>
<a name="l16507"></a>16507     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__s.html#a4035d03e57323c5caea63a4a8384701d">ocla</a>                         : 1;  <span class="comment">/**&lt; OCLA interrupt summary. Value equals ((CIU_CIB_OCLA(0)_RAW &amp; CIU_CIB_OCLA(0)_EN) != 0).</span>
<a name="l16508"></a>16508 <span class="comment">                                                         See CIU_CIB_OCLA(0)_RAW and CIU_CIB_OCLA(0)_EN. */</span>
<a name="l16509"></a>16509     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__s.html#a51c56b7f3475dc4abb9bb73c824a4e03">sata</a>                         : 1;  <span class="comment">/**&lt; SATA interrupt summary. Value equals ((CIU_CIB_SATA(0)_RAW &amp; CIU_CIB_SATA(0)_EN) != 0).</span>
<a name="l16510"></a>16510 <span class="comment">                                                         See CIU_CIB_SATA(0)_RAW and CIU_CIB_SATA(0)_EN. */</span>
<a name="l16511"></a>16511     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__s.html#ac65f4eb73eaea9ef108fd0e5e9908110">reserved_15_15</a>               : 1;
<a name="l16512"></a>16512     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__s.html#af0296ec63f9724738b2b9eb8d245b74d">endor</a>                        : 2;  <span class="comment">/**&lt; ENDOR PHY interrupts, see ENDOR interrupt status</span>
<a name="l16513"></a>16513 <span class="comment">                                                         register ENDOR_RSTCLK_INTR0(1)_STATUS for details */</span>
<a name="l16514"></a>16514     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__s.html#a4b365487a5df176d0a6f52d098f1d693">eoi</a>                          : 1;  <span class="comment">/**&lt; EOI rsl interrupt, see EOI_INT_STA */</span>
<a name="l16515"></a>16515     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__s.html#a7ca73e252b25cddd7f867138a20190ff">reserved_10_11</a>               : 2;
<a name="l16516"></a>16516     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__s.html#a0d175c940231be5da646bbd2bcbdbd08">timer</a>                        : 6;  <span class="comment">/**&lt; General timer 4-9 interrupts.</span>
<a name="l16517"></a>16517 <span class="comment">                                                         When CIU_TIM_MULTI_CAST[EN] == 0, this interrupt is</span>
<a name="l16518"></a>16518 <span class="comment">                                                         common for all PP/IRQs, writing &apos;1&apos; to any PP/IRQ</span>
<a name="l16519"></a>16519 <span class="comment">                                                         will clear all TIMERx(x=0..9) interrupts.</span>
<a name="l16520"></a>16520 <span class="comment">                                                         When CIU_TIM_MULTI_CAST[EN] == 1, TIMERx(x=0..9)</span>
<a name="l16521"></a>16521 <span class="comment">                                                         are set at the same time, but clearing are based on</span>
<a name="l16522"></a>16522 <span class="comment">                                                         per cnMIPS core. See CIU_TIM_MULTI_CAST for detail.</span>
<a name="l16523"></a>16523 <span class="comment">                                                         The combination of this field and the</span>
<a name="l16524"></a>16524 <span class="comment">                                                         CIU_INT*_SUM0/4[TIMER] field implement all 10</span>
<a name="l16525"></a>16525 <span class="comment">                                                         CIU_TIM* interrupts. */</span>
<a name="l16526"></a>16526     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__s.html#a497ad8d800c2896bd13dd8ad3438afc4">reserved_0_3</a>                 : 4;
<a name="l16527"></a>16527 <span class="preprocessor">#else</span>
<a name="l16528"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__s.html#a497ad8d800c2896bd13dd8ad3438afc4">16528</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__s.html#a497ad8d800c2896bd13dd8ad3438afc4">reserved_0_3</a>                 : 4;
<a name="l16529"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__s.html#a0d175c940231be5da646bbd2bcbdbd08">16529</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__s.html#a0d175c940231be5da646bbd2bcbdbd08">timer</a>                        : 6;
<a name="l16530"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__s.html#a7ca73e252b25cddd7f867138a20190ff">16530</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__s.html#a7ca73e252b25cddd7f867138a20190ff">reserved_10_11</a>               : 2;
<a name="l16531"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__s.html#a4b365487a5df176d0a6f52d098f1d693">16531</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__s.html#a4b365487a5df176d0a6f52d098f1d693">eoi</a>                          : 1;
<a name="l16532"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__s.html#af0296ec63f9724738b2b9eb8d245b74d">16532</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__s.html#af0296ec63f9724738b2b9eb8d245b74d">endor</a>                        : 2;
<a name="l16533"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__s.html#ac65f4eb73eaea9ef108fd0e5e9908110">16533</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__s.html#ac65f4eb73eaea9ef108fd0e5e9908110">reserved_15_15</a>               : 1;
<a name="l16534"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__s.html#a51c56b7f3475dc4abb9bb73c824a4e03">16534</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__s.html#a51c56b7f3475dc4abb9bb73c824a4e03">sata</a>                         : 1;
<a name="l16535"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__s.html#a4035d03e57323c5caea63a4a8384701d">16535</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__s.html#a4035d03e57323c5caea63a4a8384701d">ocla</a>                         : 1;
<a name="l16536"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__s.html#a5fb0ef4a7f88fa45d083ee8d591b1dd1">16536</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__s.html#a5fb0ef4a7f88fa45d083ee8d591b1dd1">agl_drp</a>                      : 1;
<a name="l16537"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__s.html#a900026df058e04e5f9f411ea52a54b83">16537</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__s.html#a900026df058e04e5f9f411ea52a54b83">bch</a>                          : 1;
<a name="l16538"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__s.html#a6d65a60926442093f6edff14a2ea9339">16538</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__s.html#a6d65a60926442093f6edff14a2ea9339">reserved_20_63</a>               : 44;
<a name="l16539"></a>16539 <span class="preprocessor">#endif</span>
<a name="l16540"></a>16540 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__sum2__ppx__ip3.html#a5da8aa6673f6b8221030dc0ea3c51565">s</a>;
<a name="l16541"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__cn61xx.html">16541</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__cn61xx.html">cvmx_ciu_sum2_ppx_ip3_cn61xx</a> {
<a name="l16542"></a>16542 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l16543"></a>16543 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__cn61xx.html#a301f6a98cda1f1274ae2a6f671dbb6f7">reserved_10_63</a>               : 54;
<a name="l16544"></a>16544     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__cn61xx.html#ab15259339d89f9e8f229a0d46b6aec6c">timer</a>                        : 6;  <span class="comment">/**&lt; General timer 4-9 interrupts.</span>
<a name="l16545"></a>16545 <span class="comment">                                                         When CIU_TIM_MULTI_CAST[EN] == 0, this interrupt is</span>
<a name="l16546"></a>16546 <span class="comment">                                                         common for all PP/IRQs, writing &apos;1&apos; to any PP/IRQ</span>
<a name="l16547"></a>16547 <span class="comment">                                                         will clear all TIMERx(x=0..9) interrupts.</span>
<a name="l16548"></a>16548 <span class="comment">                                                         When CIU_TIM_MULTI_CAST[EN] == 1, TIMERx(x=0..9)</span>
<a name="l16549"></a>16549 <span class="comment">                                                         are set at the same time, but clearing are based on</span>
<a name="l16550"></a>16550 <span class="comment">                                                         per cnMIPS core. See CIU_TIM_MULTI_CAST for detail.</span>
<a name="l16551"></a>16551 <span class="comment">                                                         The combination of this field and the</span>
<a name="l16552"></a>16552 <span class="comment">                                                         CIU_INT*_SUM0/4[TIMER] field implement all 10</span>
<a name="l16553"></a>16553 <span class="comment">                                                         CIU_TIM* interrupts. */</span>
<a name="l16554"></a>16554     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__cn61xx.html#ade87efb6ea54ca66ebcb5689099faa77">reserved_0_3</a>                 : 4;
<a name="l16555"></a>16555 <span class="preprocessor">#else</span>
<a name="l16556"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__cn61xx.html#ade87efb6ea54ca66ebcb5689099faa77">16556</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__cn61xx.html#ade87efb6ea54ca66ebcb5689099faa77">reserved_0_3</a>                 : 4;
<a name="l16557"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__cn61xx.html#ab15259339d89f9e8f229a0d46b6aec6c">16557</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__cn61xx.html#ab15259339d89f9e8f229a0d46b6aec6c">timer</a>                        : 6;
<a name="l16558"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__cn61xx.html#a301f6a98cda1f1274ae2a6f671dbb6f7">16558</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__cn61xx.html#a301f6a98cda1f1274ae2a6f671dbb6f7">reserved_10_63</a>               : 54;
<a name="l16559"></a>16559 <span class="preprocessor">#endif</span>
<a name="l16560"></a>16560 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__sum2__ppx__ip3.html#a80cc9b3df56b16ff2ab23831fa8a40dc">cn61xx</a>;
<a name="l16561"></a><a class="code" href="unioncvmx__ciu__sum2__ppx__ip3.html#a72bd96e361f67494ef00a6049fd46297">16561</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__cn61xx.html">cvmx_ciu_sum2_ppx_ip3_cn61xx</a>   <a class="code" href="unioncvmx__ciu__sum2__ppx__ip3.html#a72bd96e361f67494ef00a6049fd46297">cn66xx</a>;
<a name="l16562"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__cn70xx.html">16562</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__cn70xx.html">cvmx_ciu_sum2_ppx_ip3_cn70xx</a> {
<a name="l16563"></a>16563 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l16564"></a>16564 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__cn70xx.html#a585f4b323af0e495b5ef95a716ed4a0f">reserved_20_63</a>               : 44;
<a name="l16565"></a>16565     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__cn70xx.html#a28b40aab8d68b6d7b32d01463ecbbba7">bch</a>                          : 1;  <span class="comment">/**&lt; BCH interrupt. See BCH_GEN_INT. */</span>
<a name="l16566"></a>16566     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__cn70xx.html#a27628c9333ac5e9a64e10b56efa02fe8">agl_drp</a>                      : 1;  <span class="comment">/**&lt; AGL parket drop interrupt. Set any time AGL drops a packet. */</span>
<a name="l16567"></a>16567     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__cn70xx.html#a875619a046c543dd57d222e9099358f5">ocla</a>                         : 1;  <span class="comment">/**&lt; OCLA interrupt summary. Value equals ((CIU_CIB_OCLA(0)_RAW &amp; CIU_CIB_OCLA(0)_EN) != 0).</span>
<a name="l16568"></a>16568 <span class="comment">                                                         See CIU_CIB_OCLA(0)_RAW and CIU_CIB_OCLA(0)_EN. */</span>
<a name="l16569"></a>16569     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__cn70xx.html#a8bf34e2961c104c86a55c21f8ce6c72d">sata</a>                         : 1;  <span class="comment">/**&lt; SATA interrupt summary. Value equals ((CIU_CIB_SATA(0)_RAW &amp; CIU_CIB_SATA(0)_EN) != 0).</span>
<a name="l16570"></a>16570 <span class="comment">                                                         See CIU_CIB_SATA(0)_RAW and CIU_CIB_SATA(0)_EN. */</span>
<a name="l16571"></a>16571     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__cn70xx.html#abf1de661596829087bed55598bc2dd8b">reserved_10_15</a>               : 6;
<a name="l16572"></a>16572     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__cn70xx.html#ab01d0d558a0ae242ffa5ee1b67b49e03">timer</a>                        : 6;  <span class="comment">/**&lt; General timer 4-9 interrupts.</span>
<a name="l16573"></a>16573 <span class="comment">                                                         When CIU_TIM_MULTI_CAST[EN] == 0, this interrupt is</span>
<a name="l16574"></a>16574 <span class="comment">                                                         common for all PP/IRQs, writing &apos;1&apos; to any PP/IRQ</span>
<a name="l16575"></a>16575 <span class="comment">                                                         will clear all TIMERx(x=0..9) interrupts.</span>
<a name="l16576"></a>16576 <span class="comment">                                                         When CIU_TIM_MULTI_CAST[EN] == 1, TIMERx(x=0..9)</span>
<a name="l16577"></a>16577 <span class="comment">                                                         are set at the same time, but clearing are based on</span>
<a name="l16578"></a>16578 <span class="comment">                                                         per cnMIPS core. See CIU_TIM_MULTI_CAST for detail.</span>
<a name="l16579"></a>16579 <span class="comment">                                                         The combination of this field and the</span>
<a name="l16580"></a>16580 <span class="comment">                                                         CIU_INT*_SUM0/4[TIMER] field implement all 10</span>
<a name="l16581"></a>16581 <span class="comment">                                                         CIU_TIM* interrupts. */</span>
<a name="l16582"></a>16582     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__cn70xx.html#a23013d9a9993da76859fb7d842e68197">reserved_0_3</a>                 : 4;
<a name="l16583"></a>16583 <span class="preprocessor">#else</span>
<a name="l16584"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__cn70xx.html#a23013d9a9993da76859fb7d842e68197">16584</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__cn70xx.html#a23013d9a9993da76859fb7d842e68197">reserved_0_3</a>                 : 4;
<a name="l16585"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__cn70xx.html#ab01d0d558a0ae242ffa5ee1b67b49e03">16585</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__cn70xx.html#ab01d0d558a0ae242ffa5ee1b67b49e03">timer</a>                        : 6;
<a name="l16586"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__cn70xx.html#abf1de661596829087bed55598bc2dd8b">16586</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__cn70xx.html#abf1de661596829087bed55598bc2dd8b">reserved_10_15</a>               : 6;
<a name="l16587"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__cn70xx.html#a8bf34e2961c104c86a55c21f8ce6c72d">16587</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__cn70xx.html#a8bf34e2961c104c86a55c21f8ce6c72d">sata</a>                         : 1;
<a name="l16588"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__cn70xx.html#a875619a046c543dd57d222e9099358f5">16588</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__cn70xx.html#a875619a046c543dd57d222e9099358f5">ocla</a>                         : 1;
<a name="l16589"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__cn70xx.html#a27628c9333ac5e9a64e10b56efa02fe8">16589</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__cn70xx.html#a27628c9333ac5e9a64e10b56efa02fe8">agl_drp</a>                      : 1;
<a name="l16590"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__cn70xx.html#a28b40aab8d68b6d7b32d01463ecbbba7">16590</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__cn70xx.html#a28b40aab8d68b6d7b32d01463ecbbba7">bch</a>                          : 1;
<a name="l16591"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__cn70xx.html#a585f4b323af0e495b5ef95a716ed4a0f">16591</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__cn70xx.html#a585f4b323af0e495b5ef95a716ed4a0f">reserved_20_63</a>               : 44;
<a name="l16592"></a>16592 <span class="preprocessor">#endif</span>
<a name="l16593"></a>16593 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__sum2__ppx__ip3.html#adee85c3580d967bd86f2038eedbf075b">cn70xx</a>;
<a name="l16594"></a><a class="code" href="unioncvmx__ciu__sum2__ppx__ip3.html#ab5e8a9914fdad21143be4df2939ec5de">16594</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__cn70xx.html">cvmx_ciu_sum2_ppx_ip3_cn70xx</a>   <a class="code" href="unioncvmx__ciu__sum2__ppx__ip3.html#ab5e8a9914fdad21143be4df2939ec5de">cn70xxp1</a>;
<a name="l16595"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__cnf71xx.html">16595</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__cnf71xx.html">cvmx_ciu_sum2_ppx_ip3_cnf71xx</a> {
<a name="l16596"></a>16596 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l16597"></a>16597 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__cnf71xx.html#ab89589e368528ac894d5f6e984489ea6">reserved_15_63</a>               : 49;
<a name="l16598"></a>16598     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__cnf71xx.html#acf23287ab5b07da062a4a76221ae92b6">endor</a>                        : 2;  <span class="comment">/**&lt; ENDOR PHY interrupts, see ENDOR interrupt status</span>
<a name="l16599"></a>16599 <span class="comment">                                                         register ENDOR_RSTCLK_INTR0(1)_STATUS for details */</span>
<a name="l16600"></a>16600     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__cnf71xx.html#a84c9c848e78eb5deed24e318dd5c1830">eoi</a>                          : 1;  <span class="comment">/**&lt; EOI rsl interrupt, see EOI_INT_STA */</span>
<a name="l16601"></a>16601     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__cnf71xx.html#ab21bb9a4d4767a0803d5ebe0b1cddafe">reserved_10_11</a>               : 2;
<a name="l16602"></a>16602     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__cnf71xx.html#adf287bfaa69c89aaa5984f64a88760de">timer</a>                        : 6;  <span class="comment">/**&lt; General timer 4-9 interrupts.</span>
<a name="l16603"></a>16603 <span class="comment">                                                         When CIU_TIM_MULTI_CAST[EN] == 0, this interrupt is</span>
<a name="l16604"></a>16604 <span class="comment">                                                         common for all PP/IRQs, writing &apos;1&apos; to any PP/IRQ</span>
<a name="l16605"></a>16605 <span class="comment">                                                         will clear all TIMERx(x=0..9) interrupts.</span>
<a name="l16606"></a>16606 <span class="comment">                                                         When CIU_TIM_MULTI_CAST[EN] == 1, TIMERx(x=0..9)</span>
<a name="l16607"></a>16607 <span class="comment">                                                         are set at the same time, but clearing are based on</span>
<a name="l16608"></a>16608 <span class="comment">                                                         per cnMIPS core. See CIU_TIM_MULTI_CAST for detail.</span>
<a name="l16609"></a>16609 <span class="comment">                                                         The combination of this field and the</span>
<a name="l16610"></a>16610 <span class="comment">                                                         CIU_INT*_SUM0/4[TIMER] field implement all 10</span>
<a name="l16611"></a>16611 <span class="comment">                                                         CIU_TIM* interrupts. */</span>
<a name="l16612"></a>16612     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__cnf71xx.html#af6349d9a09ce5a5d40335bc49b767b94">reserved_0_3</a>                 : 4;
<a name="l16613"></a>16613 <span class="preprocessor">#else</span>
<a name="l16614"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__cnf71xx.html#af6349d9a09ce5a5d40335bc49b767b94">16614</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__cnf71xx.html#af6349d9a09ce5a5d40335bc49b767b94">reserved_0_3</a>                 : 4;
<a name="l16615"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__cnf71xx.html#adf287bfaa69c89aaa5984f64a88760de">16615</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__cnf71xx.html#adf287bfaa69c89aaa5984f64a88760de">timer</a>                        : 6;
<a name="l16616"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__cnf71xx.html#ab21bb9a4d4767a0803d5ebe0b1cddafe">16616</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__cnf71xx.html#ab21bb9a4d4767a0803d5ebe0b1cddafe">reserved_10_11</a>               : 2;
<a name="l16617"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__cnf71xx.html#a84c9c848e78eb5deed24e318dd5c1830">16617</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__cnf71xx.html#a84c9c848e78eb5deed24e318dd5c1830">eoi</a>                          : 1;
<a name="l16618"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__cnf71xx.html#acf23287ab5b07da062a4a76221ae92b6">16618</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__cnf71xx.html#acf23287ab5b07da062a4a76221ae92b6">endor</a>                        : 2;
<a name="l16619"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__cnf71xx.html#ab89589e368528ac894d5f6e984489ea6">16619</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip3_1_1cvmx__ciu__sum2__ppx__ip3__cnf71xx.html#ab89589e368528ac894d5f6e984489ea6">reserved_15_63</a>               : 49;
<a name="l16620"></a>16620 <span class="preprocessor">#endif</span>
<a name="l16621"></a>16621 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__sum2__ppx__ip3.html#a46cb54beeace337cb772ac946d9f9ea4">cnf71xx</a>;
<a name="l16622"></a>16622 };
<a name="l16623"></a><a class="code" href="cvmx-ciu-defs_8h.html#affa54fd9b7c8fbe7db8e9467411cae45">16623</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__sum2__ppx__ip3.html" title="cvmx_ciu_sum2_pp::_ip3">cvmx_ciu_sum2_ppx_ip3</a> <a class="code" href="unioncvmx__ciu__sum2__ppx__ip3.html" title="cvmx_ciu_sum2_pp::_ip3">cvmx_ciu_sum2_ppx_ip3_t</a>;
<a name="l16624"></a>16624 <span class="comment"></span>
<a name="l16625"></a>16625 <span class="comment">/**</span>
<a name="l16626"></a>16626 <span class="comment"> * cvmx_ciu_sum2_pp#_ip4</span>
<a name="l16627"></a>16627 <span class="comment"> *</span>
<a name="l16628"></a>16628 <span class="comment"> * Notes:</span>
<a name="l16629"></a>16629 <span class="comment"> * These SUM2 CSR&apos;s did not exist prior to pass 1.2. CIU_TIM4-9 did not exist prior to pass 1.2.</span>
<a name="l16630"></a>16630 <span class="comment"> *</span>
<a name="l16631"></a>16631 <span class="comment"> */</span>
<a name="l16632"></a><a class="code" href="unioncvmx__ciu__sum2__ppx__ip4.html">16632</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__sum2__ppx__ip4.html" title="cvmx_ciu_sum2_pp::_ip4">cvmx_ciu_sum2_ppx_ip4</a> {
<a name="l16633"></a><a class="code" href="unioncvmx__ciu__sum2__ppx__ip4.html#a7152c0b417af87aa6c3a7dfd17493535">16633</a>     uint64_t <a class="code" href="unioncvmx__ciu__sum2__ppx__ip4.html#a7152c0b417af87aa6c3a7dfd17493535">u64</a>;
<a name="l16634"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__s.html">16634</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__s.html">cvmx_ciu_sum2_ppx_ip4_s</a> {
<a name="l16635"></a>16635 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l16636"></a>16636 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__s.html#ab04c6899f0a46675f5da73704532d73c">reserved_20_63</a>               : 44;
<a name="l16637"></a>16637     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__s.html#ae7f9b957a3d9ad9337d0809705d9e879">bch</a>                          : 1;  <span class="comment">/**&lt; BCH interrupt. See BCH_GEN_INT. */</span>
<a name="l16638"></a>16638     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__s.html#af4b05314b2b116d030fb4b720331da01">agl_drp</a>                      : 1;  <span class="comment">/**&lt; AGL parket drop interrupt. Set any time AGL drops a packet. */</span>
<a name="l16639"></a>16639     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__s.html#a5c01ecd17857d254ca9551bd4858d7fb">ocla</a>                         : 1;  <span class="comment">/**&lt; OCLA interrupt summary. Value equals ((CIU_CIB_OCLA(0)_RAW &amp; CIU_CIB_OCLA(0)_EN) != 0).</span>
<a name="l16640"></a>16640 <span class="comment">                                                         See CIU_CIB_OCLA(0)_RAW and CIU_CIB_OCLA(0)_EN. */</span>
<a name="l16641"></a>16641     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__s.html#aa021b01658cfaddd029258c8bbccde89">sata</a>                         : 1;  <span class="comment">/**&lt; SATA interrupt summary. Value equals ((CIU_CIB_SATA(0)_RAW &amp; CIU_CIB_SATA(0)_EN) != 0).</span>
<a name="l16642"></a>16642 <span class="comment">                                                         See CIU_CIB_SATA(0)_RAW and CIU_CIB_SATA(0)_EN. */</span>
<a name="l16643"></a>16643     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__s.html#a3166f36be675ff1c71cd5d6480c0bff4">reserved_15_15</a>               : 1;
<a name="l16644"></a>16644     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__s.html#a2453cd927e41410bceb7e8296c64e18d">endor</a>                        : 2;  <span class="comment">/**&lt; ENDOR PHY interrupts, see ENDOR interrupt status</span>
<a name="l16645"></a>16645 <span class="comment">                                                         register ENDOR_RSTCLK_INTR0(1)_STATUS for details */</span>
<a name="l16646"></a>16646     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__s.html#a3a128b35c7701dbee3a66ce208c2afb3">eoi</a>                          : 1;  <span class="comment">/**&lt; EOI rsl interrupt, see EOI_INT_STA */</span>
<a name="l16647"></a>16647     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__s.html#aa131445a450735bb1f804b0c2f689d05">reserved_10_11</a>               : 2;
<a name="l16648"></a>16648     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__s.html#ad30d67d5b21d2f3f61278ea6e8be70fa">timer</a>                        : 6;  <span class="comment">/**&lt; General timer 4-9 interrupts.</span>
<a name="l16649"></a>16649 <span class="comment">                                                         When CIU_TIM_MULTI_CAST[EN] == 0, this interrupt is</span>
<a name="l16650"></a>16650 <span class="comment">                                                         common for all PP/IRQs, writing &apos;1&apos; to any PP/IRQ</span>
<a name="l16651"></a>16651 <span class="comment">                                                         will clear all TIMERx(x=0..9) interrupts.</span>
<a name="l16652"></a>16652 <span class="comment">                                                         When CIU_TIM_MULTI_CAST[EN] == 1, TIMERx(x=0..9)</span>
<a name="l16653"></a>16653 <span class="comment">                                                         are set at the same time, but clearing are based on</span>
<a name="l16654"></a>16654 <span class="comment">                                                         per cnMIPS core. See CIU_TIM_MULTI_CAST for detail.</span>
<a name="l16655"></a>16655 <span class="comment">                                                         The combination of this field and the</span>
<a name="l16656"></a>16656 <span class="comment">                                                         CIU_INT*_SUM0/4[TIMER] field implement all 10</span>
<a name="l16657"></a>16657 <span class="comment">                                                         CIU_TIM* interrupts. */</span>
<a name="l16658"></a>16658     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__s.html#a9fb5f87c8e2b697f632e6e92709051bc">reserved_0_3</a>                 : 4;
<a name="l16659"></a>16659 <span class="preprocessor">#else</span>
<a name="l16660"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__s.html#a9fb5f87c8e2b697f632e6e92709051bc">16660</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__s.html#a9fb5f87c8e2b697f632e6e92709051bc">reserved_0_3</a>                 : 4;
<a name="l16661"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__s.html#ad30d67d5b21d2f3f61278ea6e8be70fa">16661</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__s.html#ad30d67d5b21d2f3f61278ea6e8be70fa">timer</a>                        : 6;
<a name="l16662"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__s.html#aa131445a450735bb1f804b0c2f689d05">16662</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__s.html#aa131445a450735bb1f804b0c2f689d05">reserved_10_11</a>               : 2;
<a name="l16663"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__s.html#a3a128b35c7701dbee3a66ce208c2afb3">16663</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__s.html#a3a128b35c7701dbee3a66ce208c2afb3">eoi</a>                          : 1;
<a name="l16664"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__s.html#a2453cd927e41410bceb7e8296c64e18d">16664</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__s.html#a2453cd927e41410bceb7e8296c64e18d">endor</a>                        : 2;
<a name="l16665"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__s.html#a3166f36be675ff1c71cd5d6480c0bff4">16665</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__s.html#a3166f36be675ff1c71cd5d6480c0bff4">reserved_15_15</a>               : 1;
<a name="l16666"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__s.html#aa021b01658cfaddd029258c8bbccde89">16666</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__s.html#aa021b01658cfaddd029258c8bbccde89">sata</a>                         : 1;
<a name="l16667"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__s.html#a5c01ecd17857d254ca9551bd4858d7fb">16667</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__s.html#a5c01ecd17857d254ca9551bd4858d7fb">ocla</a>                         : 1;
<a name="l16668"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__s.html#af4b05314b2b116d030fb4b720331da01">16668</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__s.html#af4b05314b2b116d030fb4b720331da01">agl_drp</a>                      : 1;
<a name="l16669"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__s.html#ae7f9b957a3d9ad9337d0809705d9e879">16669</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__s.html#ae7f9b957a3d9ad9337d0809705d9e879">bch</a>                          : 1;
<a name="l16670"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__s.html#ab04c6899f0a46675f5da73704532d73c">16670</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__s.html#ab04c6899f0a46675f5da73704532d73c">reserved_20_63</a>               : 44;
<a name="l16671"></a>16671 <span class="preprocessor">#endif</span>
<a name="l16672"></a>16672 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__sum2__ppx__ip4.html#a749747c1e920110c3c0943f4957f7326">s</a>;
<a name="l16673"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__cn61xx.html">16673</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__cn61xx.html">cvmx_ciu_sum2_ppx_ip4_cn61xx</a> {
<a name="l16674"></a>16674 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l16675"></a>16675 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__cn61xx.html#a3d991c776c1ca7c58e0c3a4392b30ad4">reserved_10_63</a>               : 54;
<a name="l16676"></a>16676     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__cn61xx.html#a353a86f66eba4cddde4295d4b025b37c">timer</a>                        : 6;  <span class="comment">/**&lt; General timer 4-9 interrupts.</span>
<a name="l16677"></a>16677 <span class="comment">                                                         When CIU_TIM_MULTI_CAST[EN] == 0, this interrupt is</span>
<a name="l16678"></a>16678 <span class="comment">                                                         common for all PP/IRQs, writing &apos;1&apos; to any PP/IRQ</span>
<a name="l16679"></a>16679 <span class="comment">                                                         will clear all TIMERx(x=0..9) interrupts.</span>
<a name="l16680"></a>16680 <span class="comment">                                                         When CIU_TIM_MULTI_CAST[EN] == 1, TIMERx(x=0..9)</span>
<a name="l16681"></a>16681 <span class="comment">                                                         are set at the same time, but clearing are based on</span>
<a name="l16682"></a>16682 <span class="comment">                                                         per cnMIPS core. See CIU_TIM_MULTI_CAST for detail.</span>
<a name="l16683"></a>16683 <span class="comment">                                                         The combination of this field and the</span>
<a name="l16684"></a>16684 <span class="comment">                                                         CIU_INT*_SUM0/4[TIMER] field implement all 10</span>
<a name="l16685"></a>16685 <span class="comment">                                                         CIU_TIM* interrupts. */</span>
<a name="l16686"></a>16686     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__cn61xx.html#a3a5cb97268b4ef90408e57b7854b887a">reserved_0_3</a>                 : 4;
<a name="l16687"></a>16687 <span class="preprocessor">#else</span>
<a name="l16688"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__cn61xx.html#a3a5cb97268b4ef90408e57b7854b887a">16688</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__cn61xx.html#a3a5cb97268b4ef90408e57b7854b887a">reserved_0_3</a>                 : 4;
<a name="l16689"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__cn61xx.html#a353a86f66eba4cddde4295d4b025b37c">16689</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__cn61xx.html#a353a86f66eba4cddde4295d4b025b37c">timer</a>                        : 6;
<a name="l16690"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__cn61xx.html#a3d991c776c1ca7c58e0c3a4392b30ad4">16690</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__cn61xx.html#a3d991c776c1ca7c58e0c3a4392b30ad4">reserved_10_63</a>               : 54;
<a name="l16691"></a>16691 <span class="preprocessor">#endif</span>
<a name="l16692"></a>16692 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__sum2__ppx__ip4.html#aed11bfd431101b07189cbc6d6f61d643">cn61xx</a>;
<a name="l16693"></a><a class="code" href="unioncvmx__ciu__sum2__ppx__ip4.html#a19cea7d6c653701000a317ed7bcf0724">16693</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__cn61xx.html">cvmx_ciu_sum2_ppx_ip4_cn61xx</a>   <a class="code" href="unioncvmx__ciu__sum2__ppx__ip4.html#a19cea7d6c653701000a317ed7bcf0724">cn66xx</a>;
<a name="l16694"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__cn70xx.html">16694</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__cn70xx.html">cvmx_ciu_sum2_ppx_ip4_cn70xx</a> {
<a name="l16695"></a>16695 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l16696"></a>16696 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__cn70xx.html#ab6377b7c44ae15c449b93a2127e6b4f9">reserved_20_63</a>               : 44;
<a name="l16697"></a>16697     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__cn70xx.html#a7cdcd9946aef8120d47803c61f2bea67">bch</a>                          : 1;  <span class="comment">/**&lt; BCH interrupt. See BCH_GEN_INT. */</span>
<a name="l16698"></a>16698     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__cn70xx.html#add6a04c6409200f5b8f054bf89c8c106">agl_drp</a>                      : 1;  <span class="comment">/**&lt; AGL parket drop interrupt. Set any time AGL drops a packet. */</span>
<a name="l16699"></a>16699     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__cn70xx.html#ac42d74e5ee61a6866ba3d7e247c2ad44">ocla</a>                         : 1;  <span class="comment">/**&lt; OCLA interrupt summary. Value equals ((CIU_CIB_OCLA(0)_RAW &amp; CIU_CIB_OCLA(0)_EN) != 0).</span>
<a name="l16700"></a>16700 <span class="comment">                                                         See CIU_CIB_OCLA(0)_RAW and CIU_CIB_OCLA(0)_EN. */</span>
<a name="l16701"></a>16701     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__cn70xx.html#aadf5b643f8fa67f7ee7fddea6f07525c">sata</a>                         : 1;  <span class="comment">/**&lt; SATA interrupt summary. Value equals ((CIU_CIB_SATA(0)_RAW &amp; CIU_CIB_SATA(0)_EN) != 0).</span>
<a name="l16702"></a>16702 <span class="comment">                                                         See CIU_CIB_SATA(0)_RAW and CIU_CIB_SATA(0)_EN. */</span>
<a name="l16703"></a>16703     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__cn70xx.html#a3cf0b9f0514995170ecea474269fedd5">reserved_10_15</a>               : 6;
<a name="l16704"></a>16704     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__cn70xx.html#a9d5f84884c2a6fc3e48e13ffff405dcd">timer</a>                        : 6;  <span class="comment">/**&lt; General timer 4-9 interrupts.</span>
<a name="l16705"></a>16705 <span class="comment">                                                         When CIU_TIM_MULTI_CAST[EN] == 0, this interrupt is</span>
<a name="l16706"></a>16706 <span class="comment">                                                         common for all PP/IRQs, writing &apos;1&apos; to any PP/IRQ</span>
<a name="l16707"></a>16707 <span class="comment">                                                         will clear all TIMERx(x=0..9) interrupts.</span>
<a name="l16708"></a>16708 <span class="comment">                                                         When CIU_TIM_MULTI_CAST[EN] == 1, TIMERx(x=0..9)</span>
<a name="l16709"></a>16709 <span class="comment">                                                         are set at the same time, but clearing are based on</span>
<a name="l16710"></a>16710 <span class="comment">                                                         per cnMIPS core. See CIU_TIM_MULTI_CAST for detail.</span>
<a name="l16711"></a>16711 <span class="comment">                                                         The combination of this field and the</span>
<a name="l16712"></a>16712 <span class="comment">                                                         CIU_INT*_SUM0/4[TIMER] field implement all 10</span>
<a name="l16713"></a>16713 <span class="comment">                                                         CIU_TIM* interrupts. */</span>
<a name="l16714"></a>16714     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__cn70xx.html#a4695d489d0aa88ef10ec36c339276edb">reserved_0_3</a>                 : 4;
<a name="l16715"></a>16715 <span class="preprocessor">#else</span>
<a name="l16716"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__cn70xx.html#a4695d489d0aa88ef10ec36c339276edb">16716</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__cn70xx.html#a4695d489d0aa88ef10ec36c339276edb">reserved_0_3</a>                 : 4;
<a name="l16717"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__cn70xx.html#a9d5f84884c2a6fc3e48e13ffff405dcd">16717</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__cn70xx.html#a9d5f84884c2a6fc3e48e13ffff405dcd">timer</a>                        : 6;
<a name="l16718"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__cn70xx.html#a3cf0b9f0514995170ecea474269fedd5">16718</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__cn70xx.html#a3cf0b9f0514995170ecea474269fedd5">reserved_10_15</a>               : 6;
<a name="l16719"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__cn70xx.html#aadf5b643f8fa67f7ee7fddea6f07525c">16719</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__cn70xx.html#aadf5b643f8fa67f7ee7fddea6f07525c">sata</a>                         : 1;
<a name="l16720"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__cn70xx.html#ac42d74e5ee61a6866ba3d7e247c2ad44">16720</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__cn70xx.html#ac42d74e5ee61a6866ba3d7e247c2ad44">ocla</a>                         : 1;
<a name="l16721"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__cn70xx.html#add6a04c6409200f5b8f054bf89c8c106">16721</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__cn70xx.html#add6a04c6409200f5b8f054bf89c8c106">agl_drp</a>                      : 1;
<a name="l16722"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__cn70xx.html#a7cdcd9946aef8120d47803c61f2bea67">16722</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__cn70xx.html#a7cdcd9946aef8120d47803c61f2bea67">bch</a>                          : 1;
<a name="l16723"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__cn70xx.html#ab6377b7c44ae15c449b93a2127e6b4f9">16723</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__cn70xx.html#ab6377b7c44ae15c449b93a2127e6b4f9">reserved_20_63</a>               : 44;
<a name="l16724"></a>16724 <span class="preprocessor">#endif</span>
<a name="l16725"></a>16725 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__sum2__ppx__ip4.html#a73b0cfb540eca5d5ad53661eea14e803">cn70xx</a>;
<a name="l16726"></a><a class="code" href="unioncvmx__ciu__sum2__ppx__ip4.html#ae5563e6bef046201cef9b4350b6c155d">16726</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__cn70xx.html">cvmx_ciu_sum2_ppx_ip4_cn70xx</a>   <a class="code" href="unioncvmx__ciu__sum2__ppx__ip4.html#ae5563e6bef046201cef9b4350b6c155d">cn70xxp1</a>;
<a name="l16727"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__cnf71xx.html">16727</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__cnf71xx.html">cvmx_ciu_sum2_ppx_ip4_cnf71xx</a> {
<a name="l16728"></a>16728 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l16729"></a>16729 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__cnf71xx.html#a46bd1b5b427d183e49bcc384d36542e0">reserved_15_63</a>               : 49;
<a name="l16730"></a>16730     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__cnf71xx.html#aa8def6c04e101442df094d1ebc66aec0">endor</a>                        : 2;  <span class="comment">/**&lt; ENDOR PHY interrupts, see ENDOR interrupt status</span>
<a name="l16731"></a>16731 <span class="comment">                                                         register ENDOR_RSTCLK_INTR0(1)_STATUS for details */</span>
<a name="l16732"></a>16732     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__cnf71xx.html#ae0ecebbe43630fd480aa0889bb7f284a">eoi</a>                          : 1;  <span class="comment">/**&lt; EOI rsl interrupt, see EOI_INT_STA */</span>
<a name="l16733"></a>16733     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__cnf71xx.html#a0edb364d620c54384248aad810c5bb79">reserved_10_11</a>               : 2;
<a name="l16734"></a>16734     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__cnf71xx.html#a62db16c28841bba83a691b383cf6f76c">timer</a>                        : 6;  <span class="comment">/**&lt; General timer 4-9 interrupts.</span>
<a name="l16735"></a>16735 <span class="comment">                                                         When CIU_TIM_MULTI_CAST[EN] == 0, this interrupt is</span>
<a name="l16736"></a>16736 <span class="comment">                                                         common for all PP/IRQs, writing &apos;1&apos; to any PP/IRQ</span>
<a name="l16737"></a>16737 <span class="comment">                                                         will clear all TIMERx(x=0..9) interrupts.</span>
<a name="l16738"></a>16738 <span class="comment">                                                         When CIU_TIM_MULTI_CAST[EN] == 1, TIMERx(x=0..9)</span>
<a name="l16739"></a>16739 <span class="comment">                                                         are set at the same time, but clearing are based on</span>
<a name="l16740"></a>16740 <span class="comment">                                                         per cnMIPS core. See CIU_TIM_MULTI_CAST for detail.</span>
<a name="l16741"></a>16741 <span class="comment">                                                         The combination of this field and the</span>
<a name="l16742"></a>16742 <span class="comment">                                                         CIU_INT*_SUM0/4[TIMER] field implement all 10</span>
<a name="l16743"></a>16743 <span class="comment">                                                         CIU_TIM* interrupts. */</span>
<a name="l16744"></a>16744     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__cnf71xx.html#a3bc876ce2db2a1d606264f152ee8d80d">reserved_0_3</a>                 : 4;
<a name="l16745"></a>16745 <span class="preprocessor">#else</span>
<a name="l16746"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__cnf71xx.html#a3bc876ce2db2a1d606264f152ee8d80d">16746</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__cnf71xx.html#a3bc876ce2db2a1d606264f152ee8d80d">reserved_0_3</a>                 : 4;
<a name="l16747"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__cnf71xx.html#a62db16c28841bba83a691b383cf6f76c">16747</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__cnf71xx.html#a62db16c28841bba83a691b383cf6f76c">timer</a>                        : 6;
<a name="l16748"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__cnf71xx.html#a0edb364d620c54384248aad810c5bb79">16748</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__cnf71xx.html#a0edb364d620c54384248aad810c5bb79">reserved_10_11</a>               : 2;
<a name="l16749"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__cnf71xx.html#ae0ecebbe43630fd480aa0889bb7f284a">16749</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__cnf71xx.html#ae0ecebbe43630fd480aa0889bb7f284a">eoi</a>                          : 1;
<a name="l16750"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__cnf71xx.html#aa8def6c04e101442df094d1ebc66aec0">16750</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__cnf71xx.html#aa8def6c04e101442df094d1ebc66aec0">endor</a>                        : 2;
<a name="l16751"></a><a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__cnf71xx.html#a46bd1b5b427d183e49bcc384d36542e0">16751</a>     uint64_t <a class="code" href="structcvmx__ciu__sum2__ppx__ip4_1_1cvmx__ciu__sum2__ppx__ip4__cnf71xx.html#a46bd1b5b427d183e49bcc384d36542e0">reserved_15_63</a>               : 49;
<a name="l16752"></a>16752 <span class="preprocessor">#endif</span>
<a name="l16753"></a>16753 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__sum2__ppx__ip4.html#a71ef60c139f2f1d32d95269573f1efec">cnf71xx</a>;
<a name="l16754"></a>16754 };
<a name="l16755"></a><a class="code" href="cvmx-ciu-defs_8h.html#ad186111f6cb8792f6bfd0e4d12d95fcc">16755</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__sum2__ppx__ip4.html" title="cvmx_ciu_sum2_pp::_ip4">cvmx_ciu_sum2_ppx_ip4</a> <a class="code" href="unioncvmx__ciu__sum2__ppx__ip4.html" title="cvmx_ciu_sum2_pp::_ip4">cvmx_ciu_sum2_ppx_ip4_t</a>;
<a name="l16756"></a>16756 <span class="comment"></span>
<a name="l16757"></a>16757 <span class="comment">/**</span>
<a name="l16758"></a>16758 <span class="comment"> * cvmx_ciu_tim#</span>
<a name="l16759"></a>16759 <span class="comment"> *</span>
<a name="l16760"></a>16760 <span class="comment"> * Notes:</span>
<a name="l16761"></a>16761 <span class="comment"> * CIU_TIM4-9 did not exist prior to pass 1.2</span>
<a name="l16762"></a>16762 <span class="comment"> *</span>
<a name="l16763"></a>16763 <span class="comment"> */</span>
<a name="l16764"></a><a class="code" href="unioncvmx__ciu__timx.html">16764</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__timx.html" title="cvmx_ciu_tim#">cvmx_ciu_timx</a> {
<a name="l16765"></a><a class="code" href="unioncvmx__ciu__timx.html#a999bedfb3e1a7c2190d22e17508b1674">16765</a>     uint64_t <a class="code" href="unioncvmx__ciu__timx.html#a999bedfb3e1a7c2190d22e17508b1674">u64</a>;
<a name="l16766"></a><a class="code" href="structcvmx__ciu__timx_1_1cvmx__ciu__timx__s.html">16766</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__timx_1_1cvmx__ciu__timx__s.html">cvmx_ciu_timx_s</a> {
<a name="l16767"></a>16767 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l16768"></a>16768 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__timx_1_1cvmx__ciu__timx__s.html#aee1af968889cebfbb5f2085d392e24be">reserved_37_63</a>               : 27;
<a name="l16769"></a>16769     uint64_t <a class="code" href="structcvmx__ciu__timx_1_1cvmx__ciu__timx__s.html#acd1ed72db94259d7acfdbe76cb1987eb">one_shot</a>                     : 1;  <span class="comment">/**&lt; One-shot mode */</span>
<a name="l16770"></a>16770     uint64_t <a class="code" href="structcvmx__ciu__timx_1_1cvmx__ciu__timx__s.html#a2eebee51b9b8c1679c4183dfbf28db49">len</a>                          : 36; <span class="comment">/**&lt; Timeout length in core clock cycles</span>
<a name="l16771"></a>16771 <span class="comment">                                                         Periodic interrupts will occur every LEN+1 core</span>
<a name="l16772"></a>16772 <span class="comment">                                                         clock cycles when ONE_SHOT==0</span>
<a name="l16773"></a>16773 <span class="comment">                                                         Timer disabled when LEN==0 */</span>
<a name="l16774"></a>16774 <span class="preprocessor">#else</span>
<a name="l16775"></a><a class="code" href="structcvmx__ciu__timx_1_1cvmx__ciu__timx__s.html#a2eebee51b9b8c1679c4183dfbf28db49">16775</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__timx_1_1cvmx__ciu__timx__s.html#a2eebee51b9b8c1679c4183dfbf28db49">len</a>                          : 36;
<a name="l16776"></a><a class="code" href="structcvmx__ciu__timx_1_1cvmx__ciu__timx__s.html#acd1ed72db94259d7acfdbe76cb1987eb">16776</a>     uint64_t <a class="code" href="structcvmx__ciu__timx_1_1cvmx__ciu__timx__s.html#acd1ed72db94259d7acfdbe76cb1987eb">one_shot</a>                     : 1;
<a name="l16777"></a><a class="code" href="structcvmx__ciu__timx_1_1cvmx__ciu__timx__s.html#aee1af968889cebfbb5f2085d392e24be">16777</a>     uint64_t <a class="code" href="structcvmx__ciu__timx_1_1cvmx__ciu__timx__s.html#aee1af968889cebfbb5f2085d392e24be">reserved_37_63</a>               : 27;
<a name="l16778"></a>16778 <span class="preprocessor">#endif</span>
<a name="l16779"></a>16779 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__timx.html#abeb6099c6604b49d6389d7df6eff08be">s</a>;
<a name="l16780"></a><a class="code" href="unioncvmx__ciu__timx.html#a2fc6aa31a05ff1124ea52e81c0a340b6">16780</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__timx_1_1cvmx__ciu__timx__s.html">cvmx_ciu_timx_s</a>                <a class="code" href="unioncvmx__ciu__timx.html#a2fc6aa31a05ff1124ea52e81c0a340b6">cn30xx</a>;
<a name="l16781"></a><a class="code" href="unioncvmx__ciu__timx.html#a960fe5595999c5b40b1f1d80138ef74e">16781</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__timx_1_1cvmx__ciu__timx__s.html">cvmx_ciu_timx_s</a>                <a class="code" href="unioncvmx__ciu__timx.html#a960fe5595999c5b40b1f1d80138ef74e">cn31xx</a>;
<a name="l16782"></a><a class="code" href="unioncvmx__ciu__timx.html#aabb4ca0a9640ba0fe2419133ef93a5a6">16782</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__timx_1_1cvmx__ciu__timx__s.html">cvmx_ciu_timx_s</a>                <a class="code" href="unioncvmx__ciu__timx.html#aabb4ca0a9640ba0fe2419133ef93a5a6">cn38xx</a>;
<a name="l16783"></a><a class="code" href="unioncvmx__ciu__timx.html#a55299a24d47f8056c3f4ac30f7acfc6e">16783</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__timx_1_1cvmx__ciu__timx__s.html">cvmx_ciu_timx_s</a>                <a class="code" href="unioncvmx__ciu__timx.html#a55299a24d47f8056c3f4ac30f7acfc6e">cn38xxp2</a>;
<a name="l16784"></a><a class="code" href="unioncvmx__ciu__timx.html#a364ae7be23d6993f6ec7f6f54c725ebc">16784</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__timx_1_1cvmx__ciu__timx__s.html">cvmx_ciu_timx_s</a>                <a class="code" href="unioncvmx__ciu__timx.html#a364ae7be23d6993f6ec7f6f54c725ebc">cn50xx</a>;
<a name="l16785"></a><a class="code" href="unioncvmx__ciu__timx.html#ae217b742ffcb0ca127aa71445cac94ee">16785</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__timx_1_1cvmx__ciu__timx__s.html">cvmx_ciu_timx_s</a>                <a class="code" href="unioncvmx__ciu__timx.html#ae217b742ffcb0ca127aa71445cac94ee">cn52xx</a>;
<a name="l16786"></a><a class="code" href="unioncvmx__ciu__timx.html#aaac0c1d3c83969755f13ab6e540036ac">16786</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__timx_1_1cvmx__ciu__timx__s.html">cvmx_ciu_timx_s</a>                <a class="code" href="unioncvmx__ciu__timx.html#aaac0c1d3c83969755f13ab6e540036ac">cn52xxp1</a>;
<a name="l16787"></a><a class="code" href="unioncvmx__ciu__timx.html#ae384eaada5e62ff02413bf2c9aa30707">16787</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__timx_1_1cvmx__ciu__timx__s.html">cvmx_ciu_timx_s</a>                <a class="code" href="unioncvmx__ciu__timx.html#ae384eaada5e62ff02413bf2c9aa30707">cn56xx</a>;
<a name="l16788"></a><a class="code" href="unioncvmx__ciu__timx.html#abcb5e2f03f08a058c641ffb4ba249b2f">16788</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__timx_1_1cvmx__ciu__timx__s.html">cvmx_ciu_timx_s</a>                <a class="code" href="unioncvmx__ciu__timx.html#abcb5e2f03f08a058c641ffb4ba249b2f">cn56xxp1</a>;
<a name="l16789"></a><a class="code" href="unioncvmx__ciu__timx.html#aeac837ea7238fd195a86a26207360ce3">16789</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__timx_1_1cvmx__ciu__timx__s.html">cvmx_ciu_timx_s</a>                <a class="code" href="unioncvmx__ciu__timx.html#aeac837ea7238fd195a86a26207360ce3">cn58xx</a>;
<a name="l16790"></a><a class="code" href="unioncvmx__ciu__timx.html#accb0f6cb5510314d74a7bcbe076a0960">16790</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__timx_1_1cvmx__ciu__timx__s.html">cvmx_ciu_timx_s</a>                <a class="code" href="unioncvmx__ciu__timx.html#accb0f6cb5510314d74a7bcbe076a0960">cn58xxp1</a>;
<a name="l16791"></a><a class="code" href="unioncvmx__ciu__timx.html#a9ed0e779cc887d0e6a2ad3343e13b49d">16791</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__timx_1_1cvmx__ciu__timx__s.html">cvmx_ciu_timx_s</a>                <a class="code" href="unioncvmx__ciu__timx.html#a9ed0e779cc887d0e6a2ad3343e13b49d">cn61xx</a>;
<a name="l16792"></a><a class="code" href="unioncvmx__ciu__timx.html#a870f66afcf410ac2d336280e59ec63f1">16792</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__timx_1_1cvmx__ciu__timx__s.html">cvmx_ciu_timx_s</a>                <a class="code" href="unioncvmx__ciu__timx.html#a870f66afcf410ac2d336280e59ec63f1">cn63xx</a>;
<a name="l16793"></a><a class="code" href="unioncvmx__ciu__timx.html#ac841d06bc856bd56b7e260f8c6bbb430">16793</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__timx_1_1cvmx__ciu__timx__s.html">cvmx_ciu_timx_s</a>                <a class="code" href="unioncvmx__ciu__timx.html#ac841d06bc856bd56b7e260f8c6bbb430">cn63xxp1</a>;
<a name="l16794"></a><a class="code" href="unioncvmx__ciu__timx.html#af5bc7061e054b1d55b847b6148c175a6">16794</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__timx_1_1cvmx__ciu__timx__s.html">cvmx_ciu_timx_s</a>                <a class="code" href="unioncvmx__ciu__timx.html#af5bc7061e054b1d55b847b6148c175a6">cn66xx</a>;
<a name="l16795"></a><a class="code" href="unioncvmx__ciu__timx.html#a35188f4a103fbe7793ee8c83e28e33e2">16795</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__timx_1_1cvmx__ciu__timx__s.html">cvmx_ciu_timx_s</a>                <a class="code" href="unioncvmx__ciu__timx.html#a35188f4a103fbe7793ee8c83e28e33e2">cn68xx</a>;
<a name="l16796"></a><a class="code" href="unioncvmx__ciu__timx.html#ae2085d64498992d969e3a0a60a58b641">16796</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__timx_1_1cvmx__ciu__timx__s.html">cvmx_ciu_timx_s</a>                <a class="code" href="unioncvmx__ciu__timx.html#ae2085d64498992d969e3a0a60a58b641">cn68xxp1</a>;
<a name="l16797"></a><a class="code" href="unioncvmx__ciu__timx.html#aabfd9573ff96118e8c24b0b3eb390b25">16797</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__timx_1_1cvmx__ciu__timx__s.html">cvmx_ciu_timx_s</a>                <a class="code" href="unioncvmx__ciu__timx.html#aabfd9573ff96118e8c24b0b3eb390b25">cn70xx</a>;
<a name="l16798"></a><a class="code" href="unioncvmx__ciu__timx.html#a318e1d75bcf52ad1a2220ca28d40b072">16798</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__timx_1_1cvmx__ciu__timx__s.html">cvmx_ciu_timx_s</a>                <a class="code" href="unioncvmx__ciu__timx.html#a318e1d75bcf52ad1a2220ca28d40b072">cn70xxp1</a>;
<a name="l16799"></a><a class="code" href="unioncvmx__ciu__timx.html#a58e2c8e8a2a36dd8d5fb17626749f37d">16799</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__timx_1_1cvmx__ciu__timx__s.html">cvmx_ciu_timx_s</a>                <a class="code" href="unioncvmx__ciu__timx.html#a58e2c8e8a2a36dd8d5fb17626749f37d">cnf71xx</a>;
<a name="l16800"></a>16800 };
<a name="l16801"></a><a class="code" href="cvmx-ciu-defs_8h.html#a9ff11420314236feba98f90a014700cd">16801</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__timx.html" title="cvmx_ciu_tim#">cvmx_ciu_timx</a> <a class="code" href="unioncvmx__ciu__timx.html" title="cvmx_ciu_tim#">cvmx_ciu_timx_t</a>;
<a name="l16802"></a>16802 <span class="comment"></span>
<a name="l16803"></a>16803 <span class="comment">/**</span>
<a name="l16804"></a>16804 <span class="comment"> * cvmx_ciu_tim_multi_cast</span>
<a name="l16805"></a>16805 <span class="comment"> *</span>
<a name="l16806"></a>16806 <span class="comment"> * Notes:</span>
<a name="l16807"></a>16807 <span class="comment"> * This register does not exist prior to pass 1.2 silicon. Those earlier chip passes operate as if</span>
<a name="l16808"></a>16808 <span class="comment"> * EN==0.</span>
<a name="l16809"></a>16809 <span class="comment"> */</span>
<a name="l16810"></a><a class="code" href="unioncvmx__ciu__tim__multi__cast.html">16810</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__tim__multi__cast.html" title="cvmx_ciu_tim_multi_cast">cvmx_ciu_tim_multi_cast</a> {
<a name="l16811"></a><a class="code" href="unioncvmx__ciu__tim__multi__cast.html#aa91bd4504108380ba4f2e12d20ab788f">16811</a>     uint64_t <a class="code" href="unioncvmx__ciu__tim__multi__cast.html#aa91bd4504108380ba4f2e12d20ab788f">u64</a>;
<a name="l16812"></a><a class="code" href="structcvmx__ciu__tim__multi__cast_1_1cvmx__ciu__tim__multi__cast__s.html">16812</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__tim__multi__cast_1_1cvmx__ciu__tim__multi__cast__s.html">cvmx_ciu_tim_multi_cast_s</a> {
<a name="l16813"></a>16813 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l16814"></a>16814 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__tim__multi__cast_1_1cvmx__ciu__tim__multi__cast__s.html#a47b6cb15432cc66871c17baff95aa520">reserved_1_63</a>                : 63;
<a name="l16815"></a>16815     uint64_t <a class="code" href="structcvmx__ciu__tim__multi__cast_1_1cvmx__ciu__tim__multi__cast__s.html#a232f4814c4eeaf20061f68eae0d79451">en</a>                           : 1;  <span class="comment">/**&lt; General Timer Interrupt Mutli-Cast mode:</span>
<a name="l16816"></a>16816 <span class="comment">                                                         - 0: Timer interrupt is common for all PP/IRQs.</span>
<a name="l16817"></a>16817 <span class="comment">                                                         - 1: Timer interrupts are set at the same time for</span>
<a name="l16818"></a>16818 <span class="comment">                                                            all PP/IRQs, but interrupt clearings can/need</span>
<a name="l16819"></a>16819 <span class="comment">                                                            to be done Individually based on per cnMIPS core.</span>
<a name="l16820"></a>16820 <span class="comment">                                                          Timer interrupts for IOs (X=32,33) will always use</span>
<a name="l16821"></a>16821 <span class="comment">                                                          common interrupts. Clear any of the I/O interrupts</span>
<a name="l16822"></a>16822 <span class="comment">                                                          will clear the common interrupt. */</span>
<a name="l16823"></a>16823 <span class="preprocessor">#else</span>
<a name="l16824"></a><a class="code" href="structcvmx__ciu__tim__multi__cast_1_1cvmx__ciu__tim__multi__cast__s.html#a232f4814c4eeaf20061f68eae0d79451">16824</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__tim__multi__cast_1_1cvmx__ciu__tim__multi__cast__s.html#a232f4814c4eeaf20061f68eae0d79451">en</a>                           : 1;
<a name="l16825"></a><a class="code" href="structcvmx__ciu__tim__multi__cast_1_1cvmx__ciu__tim__multi__cast__s.html#a47b6cb15432cc66871c17baff95aa520">16825</a>     uint64_t <a class="code" href="structcvmx__ciu__tim__multi__cast_1_1cvmx__ciu__tim__multi__cast__s.html#a47b6cb15432cc66871c17baff95aa520">reserved_1_63</a>                : 63;
<a name="l16826"></a>16826 <span class="preprocessor">#endif</span>
<a name="l16827"></a>16827 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__tim__multi__cast.html#a1558a288714e46385241e9a69264a393">s</a>;
<a name="l16828"></a><a class="code" href="unioncvmx__ciu__tim__multi__cast.html#aaf41c655aaee91294f72fe570c4a4924">16828</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__tim__multi__cast_1_1cvmx__ciu__tim__multi__cast__s.html">cvmx_ciu_tim_multi_cast_s</a>      <a class="code" href="unioncvmx__ciu__tim__multi__cast.html#aaf41c655aaee91294f72fe570c4a4924">cn61xx</a>;
<a name="l16829"></a><a class="code" href="unioncvmx__ciu__tim__multi__cast.html#a2a1b2c088ee6600f1dc7b374ad419355">16829</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__tim__multi__cast_1_1cvmx__ciu__tim__multi__cast__s.html">cvmx_ciu_tim_multi_cast_s</a>      <a class="code" href="unioncvmx__ciu__tim__multi__cast.html#a2a1b2c088ee6600f1dc7b374ad419355">cn66xx</a>;
<a name="l16830"></a><a class="code" href="unioncvmx__ciu__tim__multi__cast.html#aad83901cdd7d19906f1fd2947ea0ec36">16830</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__tim__multi__cast_1_1cvmx__ciu__tim__multi__cast__s.html">cvmx_ciu_tim_multi_cast_s</a>      <a class="code" href="unioncvmx__ciu__tim__multi__cast.html#aad83901cdd7d19906f1fd2947ea0ec36">cn70xx</a>;
<a name="l16831"></a><a class="code" href="unioncvmx__ciu__tim__multi__cast.html#ae19767e3416f1600f99f100de4036a1d">16831</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__tim__multi__cast_1_1cvmx__ciu__tim__multi__cast__s.html">cvmx_ciu_tim_multi_cast_s</a>      <a class="code" href="unioncvmx__ciu__tim__multi__cast.html#ae19767e3416f1600f99f100de4036a1d">cn70xxp1</a>;
<a name="l16832"></a><a class="code" href="unioncvmx__ciu__tim__multi__cast.html#ab7d0074b5bee1bbf4fa872b590daa83e">16832</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__tim__multi__cast_1_1cvmx__ciu__tim__multi__cast__s.html">cvmx_ciu_tim_multi_cast_s</a>      <a class="code" href="unioncvmx__ciu__tim__multi__cast.html#ab7d0074b5bee1bbf4fa872b590daa83e">cnf71xx</a>;
<a name="l16833"></a>16833 };
<a name="l16834"></a><a class="code" href="cvmx-ciu-defs_8h.html#a7c3d9505f615e50b68deb2b3b7618b11">16834</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__tim__multi__cast.html" title="cvmx_ciu_tim_multi_cast">cvmx_ciu_tim_multi_cast</a> <a class="code" href="unioncvmx__ciu__tim__multi__cast.html" title="cvmx_ciu_tim_multi_cast">cvmx_ciu_tim_multi_cast_t</a>;
<a name="l16835"></a>16835 <span class="comment"></span>
<a name="l16836"></a>16836 <span class="comment">/**</span>
<a name="l16837"></a>16837 <span class="comment"> * cvmx_ciu_wdog#</span>
<a name="l16838"></a>16838 <span class="comment"> */</span>
<a name="l16839"></a><a class="code" href="unioncvmx__ciu__wdogx.html">16839</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__wdogx.html" title="cvmx_ciu_wdog#">cvmx_ciu_wdogx</a> {
<a name="l16840"></a><a class="code" href="unioncvmx__ciu__wdogx.html#a4e043d7440b385d3701725ecbb9b17ed">16840</a>     uint64_t <a class="code" href="unioncvmx__ciu__wdogx.html#a4e043d7440b385d3701725ecbb9b17ed">u64</a>;
<a name="l16841"></a><a class="code" href="structcvmx__ciu__wdogx_1_1cvmx__ciu__wdogx__s.html">16841</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__wdogx_1_1cvmx__ciu__wdogx__s.html">cvmx_ciu_wdogx_s</a> {
<a name="l16842"></a>16842 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l16843"></a>16843 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__wdogx_1_1cvmx__ciu__wdogx__s.html#af80751e3a5b3da1a253f32d61fc96b6e">reserved_46_63</a>               : 18;
<a name="l16844"></a>16844     uint64_t <a class="code" href="structcvmx__ciu__wdogx_1_1cvmx__ciu__wdogx__s.html#ade6361dea40cbec2388af22ec6f8d0ca">gstopen</a>                      : 1;  <span class="comment">/**&lt; Global-stop enable. */</span>
<a name="l16845"></a>16845     uint64_t <a class="code" href="structcvmx__ciu__wdogx_1_1cvmx__ciu__wdogx__s.html#a91c31a041ccfe5854d74546aa661a673">dstop</a>                        : 1;  <span class="comment">/**&lt; Debug-stop enable. */</span>
<a name="l16846"></a>16846     uint64_t <a class="code" href="structcvmx__ciu__wdogx_1_1cvmx__ciu__wdogx__s.html#afb8e6a978cbe9a6cd2950572776d0a04">cnt</a>                          : 24; <span class="comment">/**&lt; Number of 1024-cycle intervals until next watchdog expiration. Cleared on write to</span>
<a name="l16847"></a>16847 <span class="comment">                                                         associated CIU_PP_POKE() register. */</span>
<a name="l16848"></a>16848     uint64_t <a class="code" href="structcvmx__ciu__wdogx_1_1cvmx__ciu__wdogx__s.html#a87276f5e1076f76abc8a11be65b3c7bb">len</a>                          : 16; <span class="comment">/**&lt; Watchdog time-expiration length. The most-significant 16 bits of a 24-bit decrementer that</span>
<a name="l16849"></a>16849 <span class="comment">                                                         decrements every 1024 cycles. Must be set &gt; 0. */</span>
<a name="l16850"></a>16850     uint64_t <a class="code" href="structcvmx__ciu__wdogx_1_1cvmx__ciu__wdogx__s.html#a7e3e7f06342eed38ed367af2a5cd26fe">state</a>                        : 2;  <span class="comment">/**&lt; Watchdog state. The number of watchdog time expirations since last core poke. Cleared on</span>
<a name="l16851"></a>16851 <span class="comment">                                                         write to associated CIU_PP_POKE() register. */</span>
<a name="l16852"></a>16852     uint64_t <a class="code" href="structcvmx__ciu__wdogx_1_1cvmx__ciu__wdogx__s.html#a5c61f35d8e3ea294b955c4a1faa589a7">mode</a>                         : 2;  <span class="comment">/**&lt; Watchdog mode:</span>
<a name="l16853"></a>16853 <span class="comment">                                                         0x0 = Off.</span>
<a name="l16854"></a>16854 <span class="comment">                                                         0x1 = Interrupt only.</span>
<a name="l16855"></a>16855 <span class="comment">                                                         0x2 = Interrupt + NMI.</span>
<a name="l16856"></a>16856 <span class="comment">                                                         0x3 = Interrupt + NMI + soft reset. */</span>
<a name="l16857"></a>16857 <span class="preprocessor">#else</span>
<a name="l16858"></a><a class="code" href="structcvmx__ciu__wdogx_1_1cvmx__ciu__wdogx__s.html#a5c61f35d8e3ea294b955c4a1faa589a7">16858</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu__wdogx_1_1cvmx__ciu__wdogx__s.html#a5c61f35d8e3ea294b955c4a1faa589a7">mode</a>                         : 2;
<a name="l16859"></a><a class="code" href="structcvmx__ciu__wdogx_1_1cvmx__ciu__wdogx__s.html#a7e3e7f06342eed38ed367af2a5cd26fe">16859</a>     uint64_t <a class="code" href="structcvmx__ciu__wdogx_1_1cvmx__ciu__wdogx__s.html#a7e3e7f06342eed38ed367af2a5cd26fe">state</a>                        : 2;
<a name="l16860"></a><a class="code" href="structcvmx__ciu__wdogx_1_1cvmx__ciu__wdogx__s.html#a87276f5e1076f76abc8a11be65b3c7bb">16860</a>     uint64_t <a class="code" href="structcvmx__ciu__wdogx_1_1cvmx__ciu__wdogx__s.html#a87276f5e1076f76abc8a11be65b3c7bb">len</a>                          : 16;
<a name="l16861"></a><a class="code" href="structcvmx__ciu__wdogx_1_1cvmx__ciu__wdogx__s.html#afb8e6a978cbe9a6cd2950572776d0a04">16861</a>     uint64_t <a class="code" href="structcvmx__ciu__wdogx_1_1cvmx__ciu__wdogx__s.html#afb8e6a978cbe9a6cd2950572776d0a04">cnt</a>                          : 24;
<a name="l16862"></a><a class="code" href="structcvmx__ciu__wdogx_1_1cvmx__ciu__wdogx__s.html#a91c31a041ccfe5854d74546aa661a673">16862</a>     uint64_t <a class="code" href="structcvmx__ciu__wdogx_1_1cvmx__ciu__wdogx__s.html#a91c31a041ccfe5854d74546aa661a673">dstop</a>                        : 1;
<a name="l16863"></a><a class="code" href="structcvmx__ciu__wdogx_1_1cvmx__ciu__wdogx__s.html#ade6361dea40cbec2388af22ec6f8d0ca">16863</a>     uint64_t <a class="code" href="structcvmx__ciu__wdogx_1_1cvmx__ciu__wdogx__s.html#ade6361dea40cbec2388af22ec6f8d0ca">gstopen</a>                      : 1;
<a name="l16864"></a><a class="code" href="structcvmx__ciu__wdogx_1_1cvmx__ciu__wdogx__s.html#af80751e3a5b3da1a253f32d61fc96b6e">16864</a>     uint64_t <a class="code" href="structcvmx__ciu__wdogx_1_1cvmx__ciu__wdogx__s.html#af80751e3a5b3da1a253f32d61fc96b6e">reserved_46_63</a>               : 18;
<a name="l16865"></a>16865 <span class="preprocessor">#endif</span>
<a name="l16866"></a>16866 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu__wdogx.html#afc6ffb7bc3bcb155d730b46d68b5a388">s</a>;
<a name="l16867"></a><a class="code" href="unioncvmx__ciu__wdogx.html#a25407335afeba9df5a20d055d4e80836">16867</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__wdogx_1_1cvmx__ciu__wdogx__s.html">cvmx_ciu_wdogx_s</a>               <a class="code" href="unioncvmx__ciu__wdogx.html#a25407335afeba9df5a20d055d4e80836">cn30xx</a>;
<a name="l16868"></a><a class="code" href="unioncvmx__ciu__wdogx.html#ade7f1fc0fab141962d03c3439c720759">16868</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__wdogx_1_1cvmx__ciu__wdogx__s.html">cvmx_ciu_wdogx_s</a>               <a class="code" href="unioncvmx__ciu__wdogx.html#ade7f1fc0fab141962d03c3439c720759">cn31xx</a>;
<a name="l16869"></a><a class="code" href="unioncvmx__ciu__wdogx.html#a9dbf0cff95ef87cb4cc912f9a847043a">16869</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__wdogx_1_1cvmx__ciu__wdogx__s.html">cvmx_ciu_wdogx_s</a>               <a class="code" href="unioncvmx__ciu__wdogx.html#a9dbf0cff95ef87cb4cc912f9a847043a">cn38xx</a>;
<a name="l16870"></a><a class="code" href="unioncvmx__ciu__wdogx.html#a42b996382a06d1dfea7195385815884b">16870</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__wdogx_1_1cvmx__ciu__wdogx__s.html">cvmx_ciu_wdogx_s</a>               <a class="code" href="unioncvmx__ciu__wdogx.html#a42b996382a06d1dfea7195385815884b">cn38xxp2</a>;
<a name="l16871"></a><a class="code" href="unioncvmx__ciu__wdogx.html#a841207718f4f6911369259f1f9eb94e2">16871</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__wdogx_1_1cvmx__ciu__wdogx__s.html">cvmx_ciu_wdogx_s</a>               <a class="code" href="unioncvmx__ciu__wdogx.html#a841207718f4f6911369259f1f9eb94e2">cn50xx</a>;
<a name="l16872"></a><a class="code" href="unioncvmx__ciu__wdogx.html#aa3c09dba6b886cd31cdbe23fc4c31ba1">16872</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__wdogx_1_1cvmx__ciu__wdogx__s.html">cvmx_ciu_wdogx_s</a>               <a class="code" href="unioncvmx__ciu__wdogx.html#aa3c09dba6b886cd31cdbe23fc4c31ba1">cn52xx</a>;
<a name="l16873"></a><a class="code" href="unioncvmx__ciu__wdogx.html#ae13e1341bfc826c5c95ce8a699d2d8cd">16873</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__wdogx_1_1cvmx__ciu__wdogx__s.html">cvmx_ciu_wdogx_s</a>               <a class="code" href="unioncvmx__ciu__wdogx.html#ae13e1341bfc826c5c95ce8a699d2d8cd">cn52xxp1</a>;
<a name="l16874"></a><a class="code" href="unioncvmx__ciu__wdogx.html#a99501c048a75821e1a487d8b91d201e3">16874</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__wdogx_1_1cvmx__ciu__wdogx__s.html">cvmx_ciu_wdogx_s</a>               <a class="code" href="unioncvmx__ciu__wdogx.html#a99501c048a75821e1a487d8b91d201e3">cn56xx</a>;
<a name="l16875"></a><a class="code" href="unioncvmx__ciu__wdogx.html#a86715ae292b15fd32c5fa82582c1b3eb">16875</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__wdogx_1_1cvmx__ciu__wdogx__s.html">cvmx_ciu_wdogx_s</a>               <a class="code" href="unioncvmx__ciu__wdogx.html#a86715ae292b15fd32c5fa82582c1b3eb">cn56xxp1</a>;
<a name="l16876"></a><a class="code" href="unioncvmx__ciu__wdogx.html#a8913eee03d32571a5dd2a7cc0ec91b34">16876</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__wdogx_1_1cvmx__ciu__wdogx__s.html">cvmx_ciu_wdogx_s</a>               <a class="code" href="unioncvmx__ciu__wdogx.html#a8913eee03d32571a5dd2a7cc0ec91b34">cn58xx</a>;
<a name="l16877"></a><a class="code" href="unioncvmx__ciu__wdogx.html#a98fdf817367aebb12ed8ea1bebc20bac">16877</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__wdogx_1_1cvmx__ciu__wdogx__s.html">cvmx_ciu_wdogx_s</a>               <a class="code" href="unioncvmx__ciu__wdogx.html#a98fdf817367aebb12ed8ea1bebc20bac">cn58xxp1</a>;
<a name="l16878"></a><a class="code" href="unioncvmx__ciu__wdogx.html#a3c619d90495f0006760f37b4f3467988">16878</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__wdogx_1_1cvmx__ciu__wdogx__s.html">cvmx_ciu_wdogx_s</a>               <a class="code" href="unioncvmx__ciu__wdogx.html#a3c619d90495f0006760f37b4f3467988">cn61xx</a>;
<a name="l16879"></a><a class="code" href="unioncvmx__ciu__wdogx.html#aa62d1c5721d11db737757b7640fd8f1e">16879</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__wdogx_1_1cvmx__ciu__wdogx__s.html">cvmx_ciu_wdogx_s</a>               <a class="code" href="unioncvmx__ciu__wdogx.html#aa62d1c5721d11db737757b7640fd8f1e">cn63xx</a>;
<a name="l16880"></a><a class="code" href="unioncvmx__ciu__wdogx.html#a2460eceab8cc57eec98378e87d792179">16880</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__wdogx_1_1cvmx__ciu__wdogx__s.html">cvmx_ciu_wdogx_s</a>               <a class="code" href="unioncvmx__ciu__wdogx.html#a2460eceab8cc57eec98378e87d792179">cn63xxp1</a>;
<a name="l16881"></a><a class="code" href="unioncvmx__ciu__wdogx.html#a14d918767b22b48198678ce4a967bf34">16881</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__wdogx_1_1cvmx__ciu__wdogx__s.html">cvmx_ciu_wdogx_s</a>               <a class="code" href="unioncvmx__ciu__wdogx.html#a14d918767b22b48198678ce4a967bf34">cn66xx</a>;
<a name="l16882"></a><a class="code" href="unioncvmx__ciu__wdogx.html#af24322b81cac230b65750287347fb26a">16882</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__wdogx_1_1cvmx__ciu__wdogx__s.html">cvmx_ciu_wdogx_s</a>               <a class="code" href="unioncvmx__ciu__wdogx.html#af24322b81cac230b65750287347fb26a">cn68xx</a>;
<a name="l16883"></a><a class="code" href="unioncvmx__ciu__wdogx.html#a7750fc21713cc5982732d04fa1cf89d5">16883</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__wdogx_1_1cvmx__ciu__wdogx__s.html">cvmx_ciu_wdogx_s</a>               <a class="code" href="unioncvmx__ciu__wdogx.html#a7750fc21713cc5982732d04fa1cf89d5">cn68xxp1</a>;
<a name="l16884"></a><a class="code" href="unioncvmx__ciu__wdogx.html#a187dff3e04299f698acf4755ca36f12a">16884</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__wdogx_1_1cvmx__ciu__wdogx__s.html">cvmx_ciu_wdogx_s</a>               <a class="code" href="unioncvmx__ciu__wdogx.html#a187dff3e04299f698acf4755ca36f12a">cn70xx</a>;
<a name="l16885"></a><a class="code" href="unioncvmx__ciu__wdogx.html#ab79f2cb496b1db739e616ce81fc1a1da">16885</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__wdogx_1_1cvmx__ciu__wdogx__s.html">cvmx_ciu_wdogx_s</a>               <a class="code" href="unioncvmx__ciu__wdogx.html#ab79f2cb496b1db739e616ce81fc1a1da">cn70xxp1</a>;
<a name="l16886"></a><a class="code" href="unioncvmx__ciu__wdogx.html#a7d16cfa39d8eebf89993e9f5b215b3c3">16886</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__wdogx_1_1cvmx__ciu__wdogx__s.html">cvmx_ciu_wdogx_s</a>               <a class="code" href="unioncvmx__ciu__wdogx.html#a7d16cfa39d8eebf89993e9f5b215b3c3">cn73xx</a>;
<a name="l16887"></a><a class="code" href="unioncvmx__ciu__wdogx.html#a1f068806e243b3b4e222b5816e1b4e5c">16887</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__wdogx_1_1cvmx__ciu__wdogx__s.html">cvmx_ciu_wdogx_s</a>               <a class="code" href="unioncvmx__ciu__wdogx.html#a1f068806e243b3b4e222b5816e1b4e5c">cn78xx</a>;
<a name="l16888"></a><a class="code" href="unioncvmx__ciu__wdogx.html#a1de8de5db2606d2040c39a7ea7599ea7">16888</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__wdogx_1_1cvmx__ciu__wdogx__s.html">cvmx_ciu_wdogx_s</a>               <a class="code" href="unioncvmx__ciu__wdogx.html#a1de8de5db2606d2040c39a7ea7599ea7">cn78xxp1</a>;
<a name="l16889"></a><a class="code" href="unioncvmx__ciu__wdogx.html#a82269101bda79421c224ca8748558cfc">16889</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__wdogx_1_1cvmx__ciu__wdogx__s.html">cvmx_ciu_wdogx_s</a>               <a class="code" href="unioncvmx__ciu__wdogx.html#a82269101bda79421c224ca8748558cfc">cnf71xx</a>;
<a name="l16890"></a><a class="code" href="unioncvmx__ciu__wdogx.html#a074b5f4bb2212498799551f1db9bbe69">16890</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu__wdogx_1_1cvmx__ciu__wdogx__s.html">cvmx_ciu_wdogx_s</a>               <a class="code" href="unioncvmx__ciu__wdogx.html#a074b5f4bb2212498799551f1db9bbe69">cnf75xx</a>;
<a name="l16891"></a>16891 };
<a name="l16892"></a><a class="code" href="cvmx-ciu-defs_8h.html#a41b973ef1e5e9e7092cebdec58f3888d">16892</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu__wdogx.html" title="cvmx_ciu_wdog#">cvmx_ciu_wdogx</a> <a class="code" href="unioncvmx__ciu__wdogx.html" title="cvmx_ciu_wdog#">cvmx_ciu_wdogx_t</a>;
<a name="l16893"></a>16893 
<a name="l16894"></a>16894 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
