vlib questa_lib/work
vlib questa_lib/msim

vlib questa_lib/msim/xilinx_vip
vlib questa_lib/msim/xil_defaultlib
vlib questa_lib/msim/xpm
vlib questa_lib/msim/axi_lite_ipif_v3_0_4
vlib questa_lib/msim/axi_intc_v4_1_12
vlib questa_lib/msim/generic_baseblocks_v2_1_0
vlib questa_lib/msim/axi_infrastructure_v1_1_0
vlib questa_lib/msim/axi_register_slice_v2_1_18
vlib questa_lib/msim/fifo_generator_v13_2_3
vlib questa_lib/msim/axi_data_fifo_v2_1_17
vlib questa_lib/msim/axi_crossbar_v2_1_19
vlib questa_lib/msim/xlslice_v1_0_1
vlib questa_lib/msim/lib_cdc_v1_0_2
vlib questa_lib/msim/interrupt_control_v3_1_4
vlib questa_lib/msim/axi_gpio_v2_0_20
vlib questa_lib/msim/lib_pkg_v1_0_2
vlib questa_lib/msim/axi_iic_v2_0_21
vlib questa_lib/msim/xlconstant_v1_1_5
vlib questa_lib/msim/microblaze_v11_0_0
vlib questa_lib/msim/blk_mem_gen_v8_3_6
vlib questa_lib/msim/axi_bram_ctrl_v4_1_0
vlib questa_lib/msim/lmb_bram_if_cntlr_v4_0_15
vlib questa_lib/msim/lmb_v10_v3_0_9
vlib questa_lib/msim/blk_mem_gen_v8_4_2
vlib questa_lib/msim/proc_sys_reset_v5_0_13
vlib questa_lib/msim/axi_timer_v2_0_20
vlib questa_lib/msim/xlconcat_v2_1_1
vlib questa_lib/msim/lib_fifo_v1_0_12
vlib questa_lib/msim/lib_srl_fifo_v1_0_2
vlib questa_lib/msim/axi_datamover_v5_1_20
vlib questa_lib/msim/axi_sg_v4_1_11
vlib questa_lib/msim/axi_dma_v7_1_19
vlib questa_lib/msim/axis_infrastructure_v1_1_0
vlib questa_lib/msim/axis_register_slice_v1_1_18
vlib questa_lib/msim/axis_switch_v1_1_18
vlib questa_lib/msim/axis_subset_converter_v1_1_18
vlib questa_lib/msim/mdm_v3_2_15
vlib questa_lib/msim/v_demosaic_v1_0_4
vlib questa_lib/msim/lib_bmg_v1_0_11
vlib questa_lib/msim/axi_vdma_v6_3_6
vlib questa_lib/msim/v_vid_in_axi4s_v4_0_9
vlib questa_lib/msim/axi_vip_v1_1_4
vlib questa_lib/msim/processing_system7_vip_v1_0_6
vlib questa_lib/msim/smartconnect_v1_0
vlib questa_lib/msim/util_vector_logic_v2_0_1
vlib questa_lib/msim/v_tc_v6_1_13
vlib questa_lib/msim/v_axi4s_vid_out_v4_0_10
vlib questa_lib/msim/axi_protocol_converter_v2_1_18

vmap xilinx_vip questa_lib/msim/xilinx_vip
vmap xil_defaultlib questa_lib/msim/xil_defaultlib
vmap xpm questa_lib/msim/xpm
vmap axi_lite_ipif_v3_0_4 questa_lib/msim/axi_lite_ipif_v3_0_4
vmap axi_intc_v4_1_12 questa_lib/msim/axi_intc_v4_1_12
vmap generic_baseblocks_v2_1_0 questa_lib/msim/generic_baseblocks_v2_1_0
vmap axi_infrastructure_v1_1_0 questa_lib/msim/axi_infrastructure_v1_1_0
vmap axi_register_slice_v2_1_18 questa_lib/msim/axi_register_slice_v2_1_18
vmap fifo_generator_v13_2_3 questa_lib/msim/fifo_generator_v13_2_3
vmap axi_data_fifo_v2_1_17 questa_lib/msim/axi_data_fifo_v2_1_17
vmap axi_crossbar_v2_1_19 questa_lib/msim/axi_crossbar_v2_1_19
vmap xlslice_v1_0_1 questa_lib/msim/xlslice_v1_0_1
vmap lib_cdc_v1_0_2 questa_lib/msim/lib_cdc_v1_0_2
vmap interrupt_control_v3_1_4 questa_lib/msim/interrupt_control_v3_1_4
vmap axi_gpio_v2_0_20 questa_lib/msim/axi_gpio_v2_0_20
vmap lib_pkg_v1_0_2 questa_lib/msim/lib_pkg_v1_0_2
vmap axi_iic_v2_0_21 questa_lib/msim/axi_iic_v2_0_21
vmap xlconstant_v1_1_5 questa_lib/msim/xlconstant_v1_1_5
vmap microblaze_v11_0_0 questa_lib/msim/microblaze_v11_0_0
vmap blk_mem_gen_v8_3_6 questa_lib/msim/blk_mem_gen_v8_3_6
vmap axi_bram_ctrl_v4_1_0 questa_lib/msim/axi_bram_ctrl_v4_1_0
vmap lmb_bram_if_cntlr_v4_0_15 questa_lib/msim/lmb_bram_if_cntlr_v4_0_15
vmap lmb_v10_v3_0_9 questa_lib/msim/lmb_v10_v3_0_9
vmap blk_mem_gen_v8_4_2 questa_lib/msim/blk_mem_gen_v8_4_2
vmap proc_sys_reset_v5_0_13 questa_lib/msim/proc_sys_reset_v5_0_13
vmap axi_timer_v2_0_20 questa_lib/msim/axi_timer_v2_0_20
vmap xlconcat_v2_1_1 questa_lib/msim/xlconcat_v2_1_1
vmap lib_fifo_v1_0_12 questa_lib/msim/lib_fifo_v1_0_12
vmap lib_srl_fifo_v1_0_2 questa_lib/msim/lib_srl_fifo_v1_0_2
vmap axi_datamover_v5_1_20 questa_lib/msim/axi_datamover_v5_1_20
vmap axi_sg_v4_1_11 questa_lib/msim/axi_sg_v4_1_11
vmap axi_dma_v7_1_19 questa_lib/msim/axi_dma_v7_1_19
vmap axis_infrastructure_v1_1_0 questa_lib/msim/axis_infrastructure_v1_1_0
vmap axis_register_slice_v1_1_18 questa_lib/msim/axis_register_slice_v1_1_18
vmap axis_switch_v1_1_18 questa_lib/msim/axis_switch_v1_1_18
vmap axis_subset_converter_v1_1_18 questa_lib/msim/axis_subset_converter_v1_1_18
vmap mdm_v3_2_15 questa_lib/msim/mdm_v3_2_15
vmap v_demosaic_v1_0_4 questa_lib/msim/v_demosaic_v1_0_4
vmap lib_bmg_v1_0_11 questa_lib/msim/lib_bmg_v1_0_11
vmap axi_vdma_v6_3_6 questa_lib/msim/axi_vdma_v6_3_6
vmap v_vid_in_axi4s_v4_0_9 questa_lib/msim/v_vid_in_axi4s_v4_0_9
vmap axi_vip_v1_1_4 questa_lib/msim/axi_vip_v1_1_4
vmap processing_system7_vip_v1_0_6 questa_lib/msim/processing_system7_vip_v1_0_6
vmap smartconnect_v1_0 questa_lib/msim/smartconnect_v1_0
vmap util_vector_logic_v2_0_1 questa_lib/msim/util_vector_logic_v2_0_1
vmap v_tc_v6_1_13 questa_lib/msim/v_tc_v6_1_13
vmap v_axi4s_vid_out_v4_0_10 questa_lib/msim/v_axi4s_vid_out_v4_0_10
vmap axi_protocol_converter_v2_1_18 questa_lib/msim/axi_protocol_converter_v2_1_18

vlog -work xilinx_vip -64 -sv -L axi_vip_v1_1_4 -L processing_system7_vip_v1_0_6 -L smartconnect_v1_0 -L xilinx_vip "+incdir+H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"H:/Xilinx/Vivado/2018.3/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv" \
"H:/Xilinx/Vivado/2018.3/data/xilinx_vip/hdl/axi_vip_axi4pc.sv" \
"H:/Xilinx/Vivado/2018.3/data/xilinx_vip/hdl/xil_common_vip_pkg.sv" \
"H:/Xilinx/Vivado/2018.3/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv" \
"H:/Xilinx/Vivado/2018.3/data/xilinx_vip/hdl/axi_vip_pkg.sv" \
"H:/Xilinx/Vivado/2018.3/data/xilinx_vip/hdl/axi4stream_vip_if.sv" \
"H:/Xilinx/Vivado/2018.3/data/xilinx_vip/hdl/axi_vip_if.sv" \
"H:/Xilinx/Vivado/2018.3/data/xilinx_vip/hdl/clk_vip_if.sv" \
"H:/Xilinx/Vivado/2018.3/data/xilinx_vip/hdl/rst_vip_if.sv" \

vlog -work xil_defaultlib -64 -sv -L axi_vip_v1_1_4 -L processing_system7_vip_v1_0_6 -L smartconnect_v1_0 -L xilinx_vip "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/58e2/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/85a3" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" "+incdir+H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"H:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
"H:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" \
"H:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \

vcom -work xpm -64 -93 \
"H:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_VCOMP.vhd" \

vcom -work axi_lite_ipif_v3_0_4 -64 -93 \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd" \

vcom -work axi_intc_v4_1_12 -64 -93 \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/31e4/hdl/axi_intc_v4_1_vh_rfs.vhd" \

vcom -work xil_defaultlib -64 -93 \
"../../../bd/design_1/ip/design_1_axi_intc_0/sim/design_1_axi_intc_0.vhd" \

vlog -work generic_baseblocks_v2_1_0 -64 "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/58e2/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/85a3" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" "+incdir+H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v" \

vlog -work axi_infrastructure_v1_1_0 -64 "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/58e2/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/85a3" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" "+incdir+H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \

vlog -work axi_register_slice_v2_1_18 -64 "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/58e2/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/85a3" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" "+incdir+H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v" \

vlog -work fifo_generator_v13_2_3 -64 "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/58e2/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/85a3" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" "+incdir+H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/64f4/simulation/fifo_generator_vlog_beh.v" \

vcom -work fifo_generator_v13_2_3 -64 -93 \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/64f4/hdl/fifo_generator_v13_2_rfs.vhd" \

vlog -work fifo_generator_v13_2_3 -64 "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/58e2/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/85a3" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" "+incdir+H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/64f4/hdl/fifo_generator_v13_2_rfs.v" \

vlog -work axi_data_fifo_v2_1_17 -64 "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/58e2/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/85a3" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" "+incdir+H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v" \

vlog -work axi_crossbar_v2_1_19 -64 "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/58e2/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/85a3" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" "+incdir+H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v" \

vlog -work xil_defaultlib -64 "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/58e2/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/85a3" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" "+incdir+H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \

vlog -work xlslice_v1_0_1 -64 "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/58e2/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/85a3" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" "+incdir+H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v" \

vlog -work xil_defaultlib -64 "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/58e2/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/85a3" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" "+incdir+H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../bd/design_1/ip/design_1_camera_reset_0/sim/design_1_camera_reset_0.v" \
"../../../bd/design_1/ipshared/8daf/hdl/AXI_Encoder_v1_0_S_AXI.v" \
"../../../bd/design_1/ipshared/8daf/src/Encoder.v" \
"../../../bd/design_1/ipshared/8daf/hdl/AXI_Encoder_v1_0.v" \
"../../../bd/design_1/ip/design_1_AXI_Encoder_0_0/sim/design_1_AXI_Encoder_0_0.v" \
"../../../bd/design_1/ip/design_1_AXI_Encoder_1_0/sim/design_1_AXI_Encoder_1_0.v" \
"../../../bd/design_1/ipshared/c7cf/hdl/AXI_PWM_v1_0_S_AXI.v" \
"../../../bd/design_1/ipshared/c7cf/src/PWM_Generator.v" \
"../../../bd/design_1/ipshared/c7cf/hdl/AXI_PWM_v1_0.v" \
"../../../bd/design_1/ip/design_1_AXI_PWM_Servo_0/sim/design_1_AXI_PWM_Servo_0.v" \
"../../../bd/design_1/ipshared/da78/hdl/AXI_ultrasonic_ranger_v1_0_S_AXI.v" \
"../../../bd/design_1/ipshared/da78/src/ultrasonic_ranger.v" \
"../../../bd/design_1/ipshared/da78/hdl/AXI_ultrasonic_ranger_v1_0.v" \
"../../../bd/design_1/ip/design_1_AXI_ultrasonic_ranger_0_0/sim/design_1_AXI_ultrasonic_ranger_0_0.v" \
"../../../bd/design_1/ipshared/f546/src/analog2digital.v" \
"../../../bd/design_1/ip/design_1_analog2digital_0_0/sim/design_1_analog2digital_0_0.v" \

vcom -work lib_cdc_v1_0_2 -64 -93 \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd" \

vcom -work interrupt_control_v3_1_4 -64 -93 \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd" \

vcom -work axi_gpio_v2_0_20 -64 -93 \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd" \

vcom -work xil_defaultlib -64 -93 \
"../../../bd/design_1/ip/design_1_arduino_gpio_0/sim/design_1_arduino_gpio_0.vhd" \

vcom -work lib_pkg_v1_0_2 -64 -93 \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/0513/hdl/lib_pkg_v1_0_rfs.vhd" \

vcom -work axi_iic_v2_0_21 -64 -93 \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd" \

vcom -work xil_defaultlib -64 -93 \
"../../../bd/design_1/ip/design_1_axi_iic_0_0/sim/design_1_axi_iic_0_0.vhd" \

vlog -work xil_defaultlib -64 "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/58e2/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/85a3" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" "+incdir+H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v" \
"../../../bd/design_1/ipshared/10e3/dff_en_reset_vector.v" \
"../../../bd/design_1/ip/design_1_dff_en_reset_vector_0_0/sim/design_1_dff_en_reset_vector_0_0.v" \

vcom -work xil_defaultlib -64 -93 \
"../../../bd/design_1/ip/design_1_intr_0/sim/design_1_intr_0.vhd" \

vlog -work xil_defaultlib -64 "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/58e2/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/85a3" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" "+incdir+H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../bd/design_1/ipshared/6c92/src/io_switch.v" \
"../../../bd/design_1/ipshared/6c92/src/io_switch_bit.v" \
"../../../bd/design_1/ipshared/6c92/hdl/io_switch_v1_1_S_AXI.v" \
"../../../bd/design_1/ipshared/6c92/hdl/io_switch_v1_1.v" \
"../../../bd/design_1/ip/design_1_io_switch_0/sim/design_1_io_switch_0.v" \

vlog -work xlconstant_v1_1_5 -64 "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/58e2/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/85a3" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" "+incdir+H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v" \

vlog -work xil_defaultlib -64 "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/58e2/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/85a3" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" "+incdir+H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../bd/design_1/ip/design_1_logic_1_0/sim/design_1_logic_1_0.v" \

vcom -work microblaze_v11_0_0 -64 -93 \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/2ed1/hdl/microblaze_v11_0_vh_rfs.vhd" \

vcom -work xil_defaultlib -64 -93 \
"../../../bd/design_1/ip/design_1_mb_0/sim/design_1_mb_0.vhd" \

vlog -work blk_mem_gen_v8_3_6 -64 "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/58e2/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/85a3" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" "+incdir+H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/2751/simulation/blk_mem_gen_v8_3.v" \

vcom -work axi_bram_ctrl_v4_1_0 -64 -93 \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd" \

vcom -work xil_defaultlib -64 -93 \
"../../../bd/design_1/ip/design_1_mb_bram_ctrl_0/sim/design_1_mb_bram_ctrl_0.vhd" \
"../../../bd/design_1/ip/design_1_mb_intc_0/sim/design_1_mb_intc_0.vhd" \

vcom -work lmb_bram_if_cntlr_v4_0_15 -64 -93 \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd" \

vcom -work xil_defaultlib -64 -93 \
"../../../bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/sim/design_1_dlmb_bram_if_cntlr_0.vhd" \

vcom -work lmb_v10_v3_0_9 -64 -93 \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd" \

vcom -work xil_defaultlib -64 -93 \
"../../../bd/design_1/ip/design_1_dlmb_v10_0/sim/design_1_dlmb_v10_0.vhd" \
"../../../bd/design_1/ip/design_1_ilmb_v10_0/sim/design_1_ilmb_v10_0.vhd" \

vlog -work blk_mem_gen_v8_4_2 -64 "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/58e2/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/85a3" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" "+incdir+H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/37c2/simulation/blk_mem_gen_v8_4.v" \

vlog -work xil_defaultlib -64 "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/58e2/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/85a3" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" "+incdir+H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v" \
"../../../bd/design_1/ip/design_1_AXI_PWM_Motor_0/sim/design_1_AXI_PWM_Motor_0.v" \
"../../../bd/design_1/ip/design_1_xbar_2/sim/design_1_xbar_2.v" \
"../../../bd/design_1/ipshared/bf8c/hdl/axi_motor_ctrl_sel_v1_0_S_AXI.v" \
"../../../bd/design_1/ipshared/bf8c/src/motor_ctrl_sel.v" \
"../../../bd/design_1/ipshared/bf8c/hdl/axi_motor_ctrl_sel_v1_0.v" \
"../../../bd/design_1/ip/design_1_axi_motor_ctrl_sel_0_0/sim/design_1_axi_motor_ctrl_sel_0_0.v" \
"../../../bd/design_1/ip/design_1_AXI_PWM_Motor_1/sim/design_1_AXI_PWM_Motor_1.v" \
"../../../bd/design_1/ip/design_1_xbar_3/sim/design_1_xbar_3.v" \
"../../../bd/design_1/ip/design_1_axi_motor_ctrl_sel_0_1/sim/design_1_axi_motor_ctrl_sel_0_1.v" \

vcom -work proc_sys_reset_v5_0_13 -64 -93 \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd" \

vcom -work xil_defaultlib -64 -93 \
"../../../bd/design_1/ip/design_1_proc_sys_reset_0/sim/design_1_proc_sys_reset_0.vhd" \

vcom -work axi_timer_v2_0_20 -64 -93 \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/e9c1/hdl/axi_timer_v2_0_vh_rfs.vhd" \

vcom -work xil_defaultlib -64 -93 \
"../../../bd/design_1/ip/design_1_timer_0_0/sim/design_1_timer_0_0.vhd" \
"../../../bd/design_1/ip/design_1_timer_1_0/sim/design_1_timer_1_0.vhd" \

vlog -work xlconcat_v2_1_1 -64 "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/58e2/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/85a3" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" "+incdir+H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v" \

vlog -work xil_defaultlib -64 "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/58e2/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/85a3" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" "+incdir+H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../bd/design_1/ip/design_1_timer_intr_0/sim/design_1_timer_intr_0.v" \

vcom -work xil_defaultlib -64 -93 \
"../../../bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0_drp_to_axi_stream.vhd" \
"../../../bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0_xadc_core_drp.vhd" \
"../../../bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0_axi_xadc.vhd" \

vlog -work xil_defaultlib -64 "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/58e2/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/85a3" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" "+incdir+H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconcat_PWM_0/sim/design_1_xlconcat_PWM_0.v" \
"../../../bd/design_1/ip/design_1_image_process_reset_0/sim/design_1_image_process_reset_0.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/Canny_accel_AXILiteS_s_axi.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/Canny_accel_mul_mg8j.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/Canny_accel_mux_3eOg.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/Canny_accel_mux_3fYi.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/Canny_accel_mux_3mb6.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/fifo_w2_d2_A.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/fifo_w8_d2_A.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/fifo_w8_d2_A_x.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/fifo_w8_d5_A.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/fifo_w16_d2_A.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/fifo_w16_d3840_A.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/post_process.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/pre_process211.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/start_for_post_prtde.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/start_for_xFAnglercU.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/start_for_xFCannysc4.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/start_for_xFDuplipcA.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/start_for_xFMagniqcK.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/start_for_xFSobelncg.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/start_for_xFSupprocq.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFAngleKernel.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFAverageGaussianbkb.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFAverageGaussianMas.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFCannyEdgeDetector.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFCannyKernel.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFDuplicate_rows.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xfExtractPixels.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xfExtractPixels_1.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFMagnitudeKernel.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSobel.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSobel3x3.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSuppression3x3.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSuppression3x3_hbi.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSuppression3x3_jbC.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/Canny_accel.v" \
"../../../bd/design_1/ip/design_1_Canny_accel_0_0/sim/design_1_Canny_accel_0_0.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/a05b/hdl/verilog/Block_proc.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/a05b/hdl/verilog/fifo_w8_d2_A.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/a05b/hdl/verilog/fifo_w11_d2_A.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/a05b/hdl/verilog/fifo_w12_d2_A.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/a05b/hdl/verilog/Filter2D.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/a05b/hdl/verilog/Filter2D_k_buf_0_bkb.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/a05b/hdl/verilog/hlsMat2plainStream_g.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/a05b/hdl/verilog/plainStream2hlsMat_g.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/a05b/hdl/verilog/Sobel.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/a05b/hdl/verilog/SobelX_accel_mux_eOg.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/a05b/hdl/verilog/start_for_hlsMat2fYi.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/a05b/hdl/verilog/start_for_Sobel_U0.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/a05b/hdl/verilog/SobelX_accel.v" \
"../../../bd/design_1/ip/design_1_SobelX_accel_0_0/sim/design_1_SobelX_accel_0_0.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/fifo_w8_d2_A.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/fifo_w11_d2_A.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/fifo_w12_d2_A.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/Filter2D.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/Filter2D_k_buf_0_bkb.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/SobelY_accel_mux_eOg.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/start_for_hlsMat2fYi.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/start_for_Sobel_U0.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/fa68/hdl/verilog/SobelY_accel.v" \
"../../../bd/design_1/ip/design_1_SobelY_accel_0_0/sim/design_1_SobelY_accel_0_0.v" \

vcom -work lib_fifo_v1_0_12 -64 -93 \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/544a/hdl/lib_fifo_v1_0_rfs.vhd" \

vcom -work lib_srl_fifo_v1_0_2 -64 -93 \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd" \

vcom -work axi_datamover_v5_1_20 -64 -93 \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd" \

vcom -work axi_sg_v4_1_11 -64 -93 \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd" \

vcom -work axi_dma_v7_1_19 -64 -93 \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd" \

vcom -work xil_defaultlib -64 -93 \
"../../../bd/design_1/ip/design_1_axi_dma_proc_0/sim/design_1_axi_dma_proc_0.vhd" \

vlog -work xil_defaultlib -64 "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/58e2/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/85a3" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" "+incdir+H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../bd/design_1/ip/design_1_xbar_4/sim/design_1_xbar_4.v" \

vlog -work axis_infrastructure_v1_1_0 -64 "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/58e2/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/85a3" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" "+incdir+H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v" \

vlog -work axis_register_slice_v1_1_18 -64 "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/58e2/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/85a3" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" "+incdir+H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/af00/hdl/axis_register_slice_v1_1_vl_rfs.v" \

vlog -work axis_switch_v1_1_18 -64 "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/58e2/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/85a3" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" "+incdir+H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/2576/hdl/axis_switch_v1_1_vl_rfs.v" \

vlog -work xil_defaultlib -64 "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/58e2/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/85a3" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" "+incdir+H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../bd/design_1/ip/design_1_xbar_5/sim/design_1_xbar_5.v" \
"../../../bd/design_1/ip/design_1_xbar_6/sim/design_1_xbar_6.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tdata_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tuser_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tstrb_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tkeep_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tid_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tdest_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tlast_design_1_axis_subset_converter_0_0.v" \

vlog -work axis_subset_converter_v1_1_18 -64 "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/58e2/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/85a3" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" "+incdir+H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/33dd/hdl/axis_subset_converter_v1_1_vl_rfs.v" \

vlog -work xil_defaultlib -64 "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/58e2/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/85a3" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" "+incdir+H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/top_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/sim/design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_1_0/hdl/tdata_design_1_axis_subset_converter_1_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_1_0/hdl/tuser_design_1_axis_subset_converter_1_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_1_0/hdl/tstrb_design_1_axis_subset_converter_1_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_1_0/hdl/tkeep_design_1_axis_subset_converter_1_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_1_0/hdl/tid_design_1_axis_subset_converter_1_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_1_0/hdl/tdest_design_1_axis_subset_converter_1_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_1_0/hdl/tlast_design_1_axis_subset_converter_1_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_1_0/hdl/top_design_1_axis_subset_converter_1_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_1_0/sim/design_1_axis_subset_converter_1_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_2_0/hdl/tdata_design_1_axis_subset_converter_2_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_2_0/hdl/tuser_design_1_axis_subset_converter_2_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_2_0/hdl/tstrb_design_1_axis_subset_converter_2_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_2_0/hdl/tkeep_design_1_axis_subset_converter_2_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_2_0/hdl/tid_design_1_axis_subset_converter_2_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_2_0/hdl/tdest_design_1_axis_subset_converter_2_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_2_0/hdl/tlast_design_1_axis_subset_converter_2_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_2_0/hdl/top_design_1_axis_subset_converter_2_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_2_0/sim/design_1_axis_subset_converter_2_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_3_0/hdl/tdata_design_1_axis_subset_converter_3_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_3_0/hdl/tuser_design_1_axis_subset_converter_3_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_3_0/hdl/tstrb_design_1_axis_subset_converter_3_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_3_0/hdl/tkeep_design_1_axis_subset_converter_3_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_3_0/hdl/tid_design_1_axis_subset_converter_3_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_3_0/hdl/tdest_design_1_axis_subset_converter_3_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_3_0/hdl/tlast_design_1_axis_subset_converter_3_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_3_0/hdl/top_design_1_axis_subset_converter_3_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_3_0/sim/design_1_axis_subset_converter_3_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_4_0/hdl/tdata_design_1_axis_subset_converter_4_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_4_0/hdl/tuser_design_1_axis_subset_converter_4_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_4_0/hdl/tstrb_design_1_axis_subset_converter_4_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_4_0/hdl/tkeep_design_1_axis_subset_converter_4_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_4_0/hdl/tid_design_1_axis_subset_converter_4_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_4_0/hdl/tdest_design_1_axis_subset_converter_4_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_4_0/hdl/tlast_design_1_axis_subset_converter_4_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_4_0/hdl/top_design_1_axis_subset_converter_4_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_4_0/sim/design_1_axis_subset_converter_4_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_5_0/hdl/tdata_design_1_axis_subset_converter_5_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_5_0/hdl/tuser_design_1_axis_subset_converter_5_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_5_0/hdl/tstrb_design_1_axis_subset_converter_5_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_5_0/hdl/tkeep_design_1_axis_subset_converter_5_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_5_0/hdl/tid_design_1_axis_subset_converter_5_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_5_0/hdl/tdest_design_1_axis_subset_converter_5_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_5_0/hdl/tlast_design_1_axis_subset_converter_5_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_5_0/hdl/top_design_1_axis_subset_converter_5_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_5_0/sim/design_1_axis_subset_converter_5_0.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/158f/hdl/verilog/Block_codeRepl1_proc.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/158f/hdl/verilog/Block_codeRepl17_pro.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/158f/hdl/verilog/color_detect_AXILiteS_s_axi.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/158f/hdl/verilog/color_detect_entry3.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/158f/hdl/verilog/color_detect_entry13.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/158f/hdl/verilog/color_detect_mul_cud.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/158f/hdl/verilog/color_detect_mul_dEe.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/158f/hdl/verilog/color_detect_udivbkb.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/158f/hdl/verilog/count_720u_1280u_eOg.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/158f/hdl/verilog/count_720u_1280u_fYi.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/158f/hdl/verilog/count_720u_1280u_s.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/158f/hdl/verilog/CvtColor.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/158f/hdl/verilog/doublethres.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/158f/hdl/verilog/fifo_w8_d2_A.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/158f/hdl/verilog/fifo_w12_d2_A.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/158f/hdl/verilog/fifo_w16_d2_A.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/158f/hdl/verilog/fifo_w16_d3_A.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/158f/hdl/verilog/fifo_w32_d2_A.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/158f/hdl/verilog/findMaxRegion.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/158f/hdl/verilog/strm2mat.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/158f/hdl/verilog/color_detect.v" \
"../../../bd/design_1/ip/design_1_color_detect_0/sim/design_1_color_detect_0.v" \
"../../../bd/design_1/ip/design_1_logic_1_1/sim/design_1_logic_1_1.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/9ab9/hdl/verilog/pixel_pack_AXILiteS_s_axi.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/9ab9/hdl/verilog/pixel_pack.v" \
"../../../bd/design_1/ip/design_1_pixel_pack_0/sim/design_1_pixel_pack_0.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/302b/hdl/verilog/pixel_unpack_AXILiteS_s_axi.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/302b/hdl/verilog/pixel_unpack.v" \
"../../../bd/design_1/ip/design_1_pixel_unpack_0/sim/design_1_pixel_unpack_0.v" \

vcom -work xil_defaultlib -64 -93 \
"../../../bd/design_1/ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd" \

vlog -work xil_defaultlib -64 "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/58e2/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/85a3" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" "+incdir+H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" \
"../../../bd/design_1/ip/design_1_interrupt_0/sim/design_1_interrupt_0.v" \
"../../../bd/design_1/ip/design_1_mb_car_iop_arduino_intr_ack_0/sim/design_1_mb_car_iop_arduino_intr_ack_0.v" \
"../../../bd/design_1/ip/design_1_mb_car_iop_arduino_reset_0/sim/design_1_mb_car_iop_arduino_reset_0.v" \

vcom -work mdm_v3_2_15 -64 -93 \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd" \

vcom -work xil_defaultlib -64 -93 \
"../../../bd/design_1/ip/design_1_mdm_0_0/sim/design_1_mdm_0_0.vhd" \

vlog -work xil_defaultlib -64 "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/58e2/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/85a3" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" "+incdir+H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../bd/design_1/ip/design_1_a0_demosaic_0/hdl/verilog/design_1_a0_demosaic_0_AXIvideo2MultiBayer2.v" \
"../../../bd/design_1/ip/design_1_a0_demosaic_0/hdl/verilog/design_1_a0_demosaic_0_Debayer.v" \
"../../../bd/design_1/ip/design_1_a0_demosaic_0/hdl/verilog/design_1_a0_demosaic_0_DebayerG.v" \
"../../../bd/design_1/ip/design_1_a0_demosaic_0/hdl/verilog/design_1_a0_demosaic_0_DebayerG_DIV1_TABLE.v" \
"../../../bd/design_1/ip/design_1_a0_demosaic_0/hdl/verilog/design_1_a0_demosaic_0_DebayerG_DIV2_TABLE.v" \
"../../../bd/design_1/ip/design_1_a0_demosaic_0/hdl/verilog/design_1_a0_demosaic_0_DebayerG_linebuf_bkb.v" \
"../../../bd/design_1/ip/design_1_a0_demosaic_0/hdl/verilog/design_1_a0_demosaic_0_DebayerRandBatG.v" \
"../../../bd/design_1/ip/design_1_a0_demosaic_0/hdl/verilog/design_1_a0_demosaic_0_DebayerRatBorBatR.v" \
"../../../bd/design_1/ip/design_1_a0_demosaic_0/hdl/verilog/design_1_a0_demosaic_0_DebayerRatBorBatRkbM.v" \
"../../../bd/design_1/ip/design_1_a0_demosaic_0/hdl/verilog/design_1_a0_demosaic_0_fifo_w8_d2_A.v" \
"../../../bd/design_1/ip/design_1_a0_demosaic_0/hdl/verilog/design_1_a0_demosaic_0_fifo_w8_d2_A_x.v" \
"../../../bd/design_1/ip/design_1_a0_demosaic_0/hdl/verilog/design_1_a0_demosaic_0_fifo_w16_d2_A.v" \
"../../../bd/design_1/ip/design_1_a0_demosaic_0/hdl/verilog/design_1_a0_demosaic_0_fifo_w16_d2_A_x.v" \
"../../../bd/design_1/ip/design_1_a0_demosaic_0/hdl/verilog/design_1_a0_demosaic_0_MultiPixStream2AXIvi.v" \
"../../../bd/design_1/ip/design_1_a0_demosaic_0/hdl/verilog/design_1_a0_demosaic_0_reg_unsigned_short_s.v" \
"../../../bd/design_1/ip/design_1_a0_demosaic_0/hdl/verilog/design_1_a0_demosaic_0_start_for_DebayerpcA.v" \
"../../../bd/design_1/ip/design_1_a0_demosaic_0/hdl/verilog/design_1_a0_demosaic_0_start_for_MultiPircU.v" \
"../../../bd/design_1/ip/design_1_a0_demosaic_0/hdl/verilog/design_1_a0_demosaic_0_start_for_ZipperRqcK.v" \
"../../../bd/design_1/ip/design_1_a0_demosaic_0/hdl/verilog/design_1_a0_demosaic_0_v_demosaic_CTRL_s_axi.v" \
"../../../bd/design_1/ip/design_1_a0_demosaic_0/hdl/verilog/design_1_a0_demosaic_0_v_demosaic_mac_mujbC.v" \
"../../../bd/design_1/ip/design_1_a0_demosaic_0/hdl/verilog/design_1_a0_demosaic_0_v_demosaic_mul_mug8j.v" \
"../../../bd/design_1/ip/design_1_a0_demosaic_0/hdl/verilog/design_1_a0_demosaic_0_v_demosaic_mul_muhbi.v" \
"../../../bd/design_1/ip/design_1_a0_demosaic_0/hdl/verilog/design_1_a0_demosaic_0_v_demosaic_mul_muibs.v" \
"../../../bd/design_1/ip/design_1_a0_demosaic_0/hdl/verilog/design_1_a0_demosaic_0_v_demosaic_mux_32mb6.v" \
"../../../bd/design_1/ip/design_1_a0_demosaic_0/hdl/verilog/design_1_a0_demosaic_0_v_demosaic_mux_53fYi.v" \
"../../../bd/design_1/ip/design_1_a0_demosaic_0/hdl/verilog/design_1_a0_demosaic_0_ZipperRemoval.v" \
"../../../bd/design_1/ip/design_1_a0_demosaic_0/hdl/verilog/design_1_a0_demosaic_0_v_demosaic.v" \

vlog -work v_demosaic_v1_0_4 -64 "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/58e2/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/85a3" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" "+incdir+H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_a0_demosaic_0/hdl/v_demosaic_v1_0_rfs.v" \

vlog -work xil_defaultlib -64 "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/58e2/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/85a3" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" "+incdir+H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../bd/design_1/ip/design_1_a0_demosaic_0/sim/design_1_a0_demosaic_0.v" \
"../../../bd/design_1/ip/design_1_xbar_7/sim/design_1_xbar_7.v" \

vcom -work xil_defaultlib -64 -93 \
"../../../bd/design_1/ip/design_1_axi_sccb_0/sim/design_1_axi_sccb_0.vhd" \

vcom -work lib_bmg_v1_0_11 -64 -93 \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/556c/hdl/lib_bmg_v1_0_rfs.vhd" \

vlog -work axi_vdma_v6_3_6 -64 "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/58e2/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/85a3" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" "+incdir+H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.v" \

vcom -work axi_vdma_v6_3_6 -64 -93 \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd" \

vcom -work xil_defaultlib -64 -93 \
"../../../bd/design_1/ip/design_1_axi_vdma_cam_0/sim/design_1_axi_vdma_cam_0.vhd" \

vlog -work xil_defaultlib -64 "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/58e2/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/85a3" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" "+incdir+H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../bd/design_1/ip/design_1_xbar_8/sim/design_1_xbar_8.v" \
"../../../bd/design_1/ip/design_1_xbar_9/sim/design_1_xbar_9.v" \
"../../../bd/design_1/ip/design_1_gbr2rgb_0/hdl/tdata_design_1_gbr2rgb_0.v" \
"../../../bd/design_1/ip/design_1_gbr2rgb_0/hdl/tuser_design_1_gbr2rgb_0.v" \
"../../../bd/design_1/ip/design_1_gbr2rgb_0/hdl/tstrb_design_1_gbr2rgb_0.v" \
"../../../bd/design_1/ip/design_1_gbr2rgb_0/hdl/tkeep_design_1_gbr2rgb_0.v" \
"../../../bd/design_1/ip/design_1_gbr2rgb_0/hdl/tid_design_1_gbr2rgb_0.v" \
"../../../bd/design_1/ip/design_1_gbr2rgb_0/hdl/tdest_design_1_gbr2rgb_0.v" \
"../../../bd/design_1/ip/design_1_gbr2rgb_0/hdl/tlast_design_1_gbr2rgb_0.v" \
"../../../bd/design_1/ip/design_1_gbr2rgb_0/hdl/top_design_1_gbr2rgb_0.v" \
"../../../bd/design_1/ip/design_1_gbr2rgb_0/sim/design_1_gbr2rgb_0.v" \
"../../../bd/design_1/ip/design_1_logic0_0/sim/design_1_logic0_0.v" \
"../../../bd/design_1/ip/design_1_logic1_0/sim/design_1_logic1_0.v" \
"../../../bd/design_1/ip/design_1_pixel_pack_1/sim/design_1_pixel_pack_1.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/AXIvideo2Mat.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/Block_proc.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/CvtColor.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/fifo_w8_d2_A.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/fifo_w11_d2_A.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/fifo_w12_d2_A.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/Mat2AXIvideo.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/rgb2gray_mac_mulacud.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/rgb2gray_mac_muladEe.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/rgb2gray_mul_mul_bkb.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/start_for_CvtColoeOg.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/start_for_Mat2AXIfYi.v" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/rgb2gray.v" \
"../../../bd/design_1/ip/design_1_rgb2gray_0_0/sim/design_1_rgb2gray_0_0.v" \
"../../../bd/design_1/ip/design_1_subset_cvt_0/hdl/tdata_design_1_subset_cvt_0.v" \
"../../../bd/design_1/ip/design_1_subset_cvt_0/hdl/tuser_design_1_subset_cvt_0.v" \
"../../../bd/design_1/ip/design_1_subset_cvt_0/hdl/tstrb_design_1_subset_cvt_0.v" \
"../../../bd/design_1/ip/design_1_subset_cvt_0/hdl/tkeep_design_1_subset_cvt_0.v" \
"../../../bd/design_1/ip/design_1_subset_cvt_0/hdl/tid_design_1_subset_cvt_0.v" \
"../../../bd/design_1/ip/design_1_subset_cvt_0/hdl/tdest_design_1_subset_cvt_0.v" \
"../../../bd/design_1/ip/design_1_subset_cvt_0/hdl/tlast_design_1_subset_cvt_0.v" \
"../../../bd/design_1/ip/design_1_subset_cvt_0/hdl/top_design_1_subset_cvt_0.v" \
"../../../bd/design_1/ip/design_1_subset_cvt_0/sim/design_1_subset_cvt_0.v" \

vlog -work v_vid_in_axi4s_v4_0_9 -64 "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/58e2/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/85a3" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" "+incdir+H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/b2aa/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v" \

vlog -work xil_defaultlib -64 "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/58e2/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/85a3" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" "+incdir+H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/sim/design_1_v_vid_in_axi4s_0_0.v" \

vcom -work xil_defaultlib -64 -93 \
"../../../bd/design_1/ip/design_1_proc_sys_reset_100m_0/sim/design_1_proc_sys_reset_100m_0.vhd" \

vlog -work axi_vip_v1_1_4 -64 -sv -L axi_vip_v1_1_4 -L processing_system7_vip_v1_0_6 -L smartconnect_v1_0 -L xilinx_vip "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/58e2/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/85a3" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" "+incdir+H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/98af/hdl/axi_vip_v1_1_vl_rfs.sv" \

vlog -work processing_system7_vip_v1_0_6 -64 -sv -L axi_vip_v1_1_4 -L processing_system7_vip_v1_0_6 -L smartconnect_v1_0 -L xilinx_vip "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/58e2/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/85a3" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" "+incdir+H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/70cf/hdl/processing_system7_vip_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib -64 "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/58e2/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/85a3" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" "+incdir+H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_48ac_one_0.v" \

vcom -work xil_defaultlib -64 -93 \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/sim/bd_48ac_psr_aclk_0.vhd" \

vlog -work smartconnect_v1_0 -64 -sv -L axi_vip_v1_1_4 -L processing_system7_vip_v1_0_6 -L smartconnect_v1_0 -L xilinx_vip "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/58e2/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/85a3" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" "+incdir+H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/979d/hdl/sc_util_v1_0_vl_rfs.sv" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/c012/hdl/sc_switchboard_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib -64 -sv -L axi_vip_v1_1_4 -L processing_system7_vip_v1_0_6 -L smartconnect_v1_0 -L xilinx_vip "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/58e2/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/85a3" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" "+incdir+H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_48ac_arsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_48ac_rsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_48ac_awsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_48ac_wsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_48ac_bsw_0.sv" \

vlog -work smartconnect_v1_0 -64 -sv -L axi_vip_v1_1_4 -L processing_system7_vip_v1_0_6 -L smartconnect_v1_0 -L xilinx_vip "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/58e2/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/85a3" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" "+incdir+H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/f85e/hdl/sc_mmu_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib -64 -sv -L axi_vip_v1_1_4 -L processing_system7_vip_v1_0_6 -L smartconnect_v1_0 -L xilinx_vip "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/58e2/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/85a3" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" "+incdir+H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_48ac_s00mmu_0.sv" \

vlog -work smartconnect_v1_0 -64 -sv -L axi_vip_v1_1_4 -L processing_system7_vip_v1_0_6 -L smartconnect_v1_0 -L xilinx_vip "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/58e2/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/85a3" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" "+incdir+H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/ca72/hdl/sc_transaction_regulator_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib -64 -sv -L axi_vip_v1_1_4 -L processing_system7_vip_v1_0_6 -L smartconnect_v1_0 -L xilinx_vip "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/58e2/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/85a3" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" "+incdir+H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_48ac_s00tr_0.sv" \

vlog -work smartconnect_v1_0 -64 -sv -L axi_vip_v1_1_4 -L processing_system7_vip_v1_0_6 -L smartconnect_v1_0 -L xilinx_vip "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/58e2/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/85a3" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" "+incdir+H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/9ade/hdl/sc_si_converter_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib -64 -sv -L axi_vip_v1_1_4 -L processing_system7_vip_v1_0_6 -L smartconnect_v1_0 -L xilinx_vip "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/58e2/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/85a3" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" "+incdir+H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_48ac_s00sic_0.sv" \

vlog -work smartconnect_v1_0 -64 -sv -L axi_vip_v1_1_4 -L processing_system7_vip_v1_0_6 -L smartconnect_v1_0 -L xilinx_vip "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/58e2/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/85a3" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" "+incdir+H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/b89e/hdl/sc_axi2sc_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib -64 -sv -L axi_vip_v1_1_4 -L processing_system7_vip_v1_0_6 -L smartconnect_v1_0 -L xilinx_vip "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/58e2/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/85a3" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" "+incdir+H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_48ac_s00a2s_0.sv" \

vlog -work smartconnect_v1_0 -64 -sv -L axi_vip_v1_1_4 -L processing_system7_vip_v1_0_6 -L smartconnect_v1_0 -L xilinx_vip "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/58e2/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/85a3" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" "+incdir+H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/sc_node_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib -64 -sv -L axi_vip_v1_1_4 -L processing_system7_vip_v1_0_6 -L smartconnect_v1_0 -L xilinx_vip "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/58e2/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/85a3" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" "+incdir+H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_48ac_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_48ac_swn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_13/sim/bd_48ac_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_14/sim/bd_48ac_s01mmu_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_15/sim/bd_48ac_s01tr_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_16/sim/bd_48ac_s01sic_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_17/sim/bd_48ac_s01a2s_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_18/sim/bd_48ac_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_19/sim/bd_48ac_srn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_20/sim/bd_48ac_s02mmu_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_21/sim/bd_48ac_s02tr_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_22/sim/bd_48ac_s02sic_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_23/sim/bd_48ac_s02a2s_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_24/sim/bd_48ac_sawn_1.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_25/sim/bd_48ac_swn_1.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_26/sim/bd_48ac_sbn_1.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_27/sim/bd_48ac_s03mmu_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_28/sim/bd_48ac_s03tr_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_29/sim/bd_48ac_s03sic_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_30/sim/bd_48ac_s03a2s_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_31/sim/bd_48ac_sarn_1.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_32/sim/bd_48ac_srn_1.sv" \

vlog -work smartconnect_v1_0 -64 -sv -L axi_vip_v1_1_4 -L processing_system7_vip_v1_0_6 -L smartconnect_v1_0 -L xilinx_vip "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/58e2/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/85a3" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" "+incdir+H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/7005/hdl/sc_sc2axi_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib -64 -sv -L axi_vip_v1_1_4 -L processing_system7_vip_v1_0_6 -L smartconnect_v1_0 -L xilinx_vip "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/58e2/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/85a3" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" "+incdir+H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_33/sim/bd_48ac_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_34/sim/bd_48ac_m00arn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_35/sim/bd_48ac_m00rn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_36/sim/bd_48ac_m00awn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_37/sim/bd_48ac_m00wn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_38/sim/bd_48ac_m00bn_0.sv" \

vlog -work smartconnect_v1_0 -64 -sv -L axi_vip_v1_1_4 -L processing_system7_vip_v1_0_6 -L smartconnect_v1_0 -L xilinx_vip "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/58e2/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/85a3" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" "+incdir+H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/b387/hdl/sc_exit_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib -64 -sv -L axi_vip_v1_1_4 -L processing_system7_vip_v1_0_6 -L smartconnect_v1_0 -L xilinx_vip "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/58e2/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/85a3" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" "+incdir+H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_39/sim/bd_48ac_m00e_0.sv" \

vlog -work xil_defaultlib -64 "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/58e2/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/85a3" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" "+incdir+H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/sim/bd_48ac.v" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/sim/design_1_smartconnect_0_0.v" \

vlog -work util_vector_logic_v2_0_1 -64 "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/58e2/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/85a3" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" "+incdir+H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

vlog -work xil_defaultlib -64 "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/58e2/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/85a3" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" "+incdir+H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" \
"../../../bd/design_1/ip/design_1_RGBA2GBR_0/hdl/tdata_design_1_RGBA2GBR_0.v" \
"../../../bd/design_1/ip/design_1_RGBA2GBR_0/hdl/tuser_design_1_RGBA2GBR_0.v" \
"../../../bd/design_1/ip/design_1_RGBA2GBR_0/hdl/tstrb_design_1_RGBA2GBR_0.v" \
"../../../bd/design_1/ip/design_1_RGBA2GBR_0/hdl/tkeep_design_1_RGBA2GBR_0.v" \
"../../../bd/design_1/ip/design_1_RGBA2GBR_0/hdl/tid_design_1_RGBA2GBR_0.v" \
"../../../bd/design_1/ip/design_1_RGBA2GBR_0/hdl/tdest_design_1_RGBA2GBR_0.v" \
"../../../bd/design_1/ip/design_1_RGBA2GBR_0/hdl/tlast_design_1_RGBA2GBR_0.v" \
"../../../bd/design_1/ip/design_1_RGBA2GBR_0/hdl/top_design_1_RGBA2GBR_0.v" \
"../../../bd/design_1/ip/design_1_RGBA2GBR_0/sim/design_1_RGBA2GBR_0.v" \
"../../../bd/design_1/ip/design_1_xbar_10/sim/design_1_xbar_10.v" \

vcom -work xil_defaultlib -64 -93 \
"../../../bd/design_1/ip/design_1_axi_vdma_0/sim/design_1_axi_vdma_0.vhd" \

vlog -work xil_defaultlib -64 "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/58e2/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/85a3" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" "+incdir+H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../bd/design_1/ip/design_1_pixel_unpack_1/sim/design_1_pixel_unpack_1.v" \

vcom -work xil_defaultlib -64 -93 \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/bd5a/src/ClockGen.vhd" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/bd5a/src/SyncAsync.vhd" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/bd5a/src/SyncAsyncReset.vhd" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/bd5a/src/DVI_Constants.vhd" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/bd5a/src/OutputSERDES.vhd" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/bd5a/src/TMDS_Encoder.vhd" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/bd5a/src/rgb2dvi.vhd" \
"../../../bd/design_1/ip/design_1_rgb2dvi_0/sim/design_1_rgb2dvi_0.vhd" \

vcom -work v_tc_v6_1_13 -64 -93 \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/a92c/hdl/v_tc_v6_1_vh_rfs.vhd" \

vlog -work v_axi4s_vid_out_v4_0_10 -64 "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/58e2/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/85a3" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" "+incdir+H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/a87e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v" \

vlog -work xil_defaultlib -64 "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/58e2/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/85a3" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" "+incdir+H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/sim/design_1_v_axi4s_vid_out_0_0.v" \

vcom -work xil_defaultlib -64 -93 \
"../../../bd/design_1/ip/design_1_v_tc_0_0/sim/design_1_v_tc_0_0.vhd" \

vlog -work axi_protocol_converter_v2_1_18 -64 "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/58e2/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/85a3" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" "+incdir+H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../Car.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v" \

vlog -work xil_defaultlib -64 "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/58e2/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ipshared/85a3" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_a0_demosaic_0/src" "+incdir+../../../../Car.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" "+incdir+H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../bd/design_1/ip/design_1_auto_pc_4/sim/design_1_auto_pc_4.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_2/sim/design_1_auto_pc_2.v" \
"../../../bd/design_1/ip/design_1_auto_pc_3/sim/design_1_auto_pc_3.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_1/hdl/tdata_design_1_auto_ss_k_1.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_1/hdl/tuser_design_1_auto_ss_k_1.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_1/hdl/tstrb_design_1_auto_ss_k_1.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_1/hdl/tkeep_design_1_auto_ss_k_1.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_1/hdl/tid_design_1_auto_ss_k_1.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_1/hdl/tdest_design_1_auto_ss_k_1.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_1/hdl/tlast_design_1_auto_ss_k_1.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_1/hdl/top_design_1_auto_ss_k_1.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_1/sim/design_1_auto_ss_k_1.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_0/hdl/tdata_design_1_auto_ss_slid_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_0/hdl/tuser_design_1_auto_ss_slid_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_0/hdl/tstrb_design_1_auto_ss_slid_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_0/hdl/tkeep_design_1_auto_ss_slid_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_0/hdl/tid_design_1_auto_ss_slid_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_0/hdl/tdest_design_1_auto_ss_slid_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_0/hdl/tlast_design_1_auto_ss_slid_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_0/hdl/top_design_1_auto_ss_slid_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_0/sim/design_1_auto_ss_slid_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_0/hdl/tdata_design_1_auto_ss_u_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_0/hdl/tuser_design_1_auto_ss_u_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_0/hdl/tstrb_design_1_auto_ss_u_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_0/hdl/tkeep_design_1_auto_ss_u_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_0/hdl/tid_design_1_auto_ss_u_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_0/hdl/tdest_design_1_auto_ss_u_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_0/hdl/tlast_design_1_auto_ss_u_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_0/hdl/top_design_1_auto_ss_u_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_0/sim/design_1_auto_ss_u_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_1/hdl/tdata_design_1_auto_ss_slid_1.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_1/hdl/tuser_design_1_auto_ss_slid_1.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_1/hdl/tstrb_design_1_auto_ss_slid_1.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_1/hdl/tkeep_design_1_auto_ss_slid_1.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_1/hdl/tid_design_1_auto_ss_slid_1.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_1/hdl/tdest_design_1_auto_ss_slid_1.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_1/hdl/tlast_design_1_auto_ss_slid_1.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_1/hdl/top_design_1_auto_ss_slid_1.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_1/sim/design_1_auto_ss_slid_1.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_1/hdl/tdata_design_1_auto_ss_u_1.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_1/hdl/tuser_design_1_auto_ss_u_1.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_1/hdl/tstrb_design_1_auto_ss_u_1.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_1/hdl/tkeep_design_1_auto_ss_u_1.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_1/hdl/tid_design_1_auto_ss_u_1.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_1/hdl/tdest_design_1_auto_ss_u_1.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_1/hdl/tlast_design_1_auto_ss_u_1.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_1/hdl/top_design_1_auto_ss_u_1.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_1/sim/design_1_auto_ss_u_1.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_2/hdl/tdata_design_1_auto_ss_slid_2.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_2/hdl/tuser_design_1_auto_ss_slid_2.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_2/hdl/tstrb_design_1_auto_ss_slid_2.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_2/hdl/tkeep_design_1_auto_ss_slid_2.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_2/hdl/tid_design_1_auto_ss_slid_2.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_2/hdl/tdest_design_1_auto_ss_slid_2.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_2/hdl/tlast_design_1_auto_ss_slid_2.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_2/hdl/top_design_1_auto_ss_slid_2.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_2/sim/design_1_auto_ss_slid_2.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_2/hdl/tdata_design_1_auto_ss_u_2.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_2/hdl/tuser_design_1_auto_ss_u_2.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_2/hdl/tstrb_design_1_auto_ss_u_2.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_2/hdl/tkeep_design_1_auto_ss_u_2.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_2/hdl/tid_design_1_auto_ss_u_2.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_2/hdl/tdest_design_1_auto_ss_u_2.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_2/hdl/tlast_design_1_auto_ss_u_2.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_2/hdl/top_design_1_auto_ss_u_2.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_2/sim/design_1_auto_ss_u_2.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_0/hdl/tdata_design_1_auto_ss_k_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_0/hdl/tuser_design_1_auto_ss_k_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_0/hdl/tstrb_design_1_auto_ss_k_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_0/hdl/tkeep_design_1_auto_ss_k_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_0/hdl/tid_design_1_auto_ss_k_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_0/hdl/tdest_design_1_auto_ss_k_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_0/hdl/tlast_design_1_auto_ss_k_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_0/hdl/top_design_1_auto_ss_k_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_0/sim/design_1_auto_ss_k_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_2/hdl/tdata_design_1_auto_ss_k_2.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_2/hdl/tuser_design_1_auto_ss_k_2.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_2/hdl/tstrb_design_1_auto_ss_k_2.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_2/hdl/tkeep_design_1_auto_ss_k_2.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_2/hdl/tid_design_1_auto_ss_k_2.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_2/hdl/tdest_design_1_auto_ss_k_2.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_2/hdl/tlast_design_1_auto_ss_k_2.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_2/hdl/top_design_1_auto_ss_k_2.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_2/sim/design_1_auto_ss_k_2.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_0/hdl/tdata_design_1_auto_ss_slidr_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_0/hdl/tuser_design_1_auto_ss_slidr_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_0/hdl/tstrb_design_1_auto_ss_slidr_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_0/hdl/tkeep_design_1_auto_ss_slidr_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_0/hdl/tid_design_1_auto_ss_slidr_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_0/hdl/tdest_design_1_auto_ss_slidr_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_0/hdl/tlast_design_1_auto_ss_slidr_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_0/hdl/top_design_1_auto_ss_slidr_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_0/sim/design_1_auto_ss_slidr_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_3/hdl/tdata_design_1_auto_ss_u_3.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_3/hdl/tuser_design_1_auto_ss_u_3.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_3/hdl/tstrb_design_1_auto_ss_u_3.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_3/hdl/tkeep_design_1_auto_ss_u_3.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_3/hdl/tid_design_1_auto_ss_u_3.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_3/hdl/tdest_design_1_auto_ss_u_3.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_3/hdl/tlast_design_1_auto_ss_u_3.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_3/hdl/top_design_1_auto_ss_u_3.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_3/sim/design_1_auto_ss_u_3.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_3/hdl/tdata_design_1_auto_ss_k_3.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_3/hdl/tuser_design_1_auto_ss_k_3.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_3/hdl/tstrb_design_1_auto_ss_k_3.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_3/hdl/tkeep_design_1_auto_ss_k_3.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_3/hdl/tid_design_1_auto_ss_k_3.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_3/hdl/tdest_design_1_auto_ss_k_3.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_3/hdl/tlast_design_1_auto_ss_k_3.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_3/hdl/top_design_1_auto_ss_k_3.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_3/sim/design_1_auto_ss_k_3.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_1/hdl/tdata_design_1_auto_ss_slidr_1.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_1/hdl/tuser_design_1_auto_ss_slidr_1.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_1/hdl/tstrb_design_1_auto_ss_slidr_1.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_1/hdl/tkeep_design_1_auto_ss_slidr_1.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_1/hdl/tid_design_1_auto_ss_slidr_1.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_1/hdl/tdest_design_1_auto_ss_slidr_1.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_1/hdl/tlast_design_1_auto_ss_slidr_1.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_1/hdl/top_design_1_auto_ss_slidr_1.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_1/sim/design_1_auto_ss_slidr_1.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_4/hdl/tdata_design_1_auto_ss_u_4.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_4/hdl/tuser_design_1_auto_ss_u_4.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_4/hdl/tstrb_design_1_auto_ss_u_4.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_4/hdl/tkeep_design_1_auto_ss_u_4.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_4/hdl/tid_design_1_auto_ss_u_4.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_4/hdl/tdest_design_1_auto_ss_u_4.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_4/hdl/tlast_design_1_auto_ss_u_4.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_4/hdl/top_design_1_auto_ss_u_4.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_4/sim/design_1_auto_ss_u_4.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_4/hdl/tdata_design_1_auto_ss_k_4.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_4/hdl/tuser_design_1_auto_ss_k_4.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_4/hdl/tstrb_design_1_auto_ss_k_4.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_4/hdl/tkeep_design_1_auto_ss_k_4.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_4/hdl/tid_design_1_auto_ss_k_4.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_4/hdl/tdest_design_1_auto_ss_k_4.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_4/hdl/tlast_design_1_auto_ss_k_4.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_4/hdl/top_design_1_auto_ss_k_4.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_4/sim/design_1_auto_ss_k_4.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_2/hdl/tdata_design_1_auto_ss_slidr_2.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_2/hdl/tuser_design_1_auto_ss_slidr_2.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_2/hdl/tstrb_design_1_auto_ss_slidr_2.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_2/hdl/tkeep_design_1_auto_ss_slidr_2.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_2/hdl/tid_design_1_auto_ss_slidr_2.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_2/hdl/tdest_design_1_auto_ss_slidr_2.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_2/hdl/tlast_design_1_auto_ss_slidr_2.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_2/hdl/top_design_1_auto_ss_slidr_2.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_2/sim/design_1_auto_ss_slidr_2.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_5/hdl/tdata_design_1_auto_ss_u_5.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_5/hdl/tuser_design_1_auto_ss_u_5.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_5/hdl/tstrb_design_1_auto_ss_u_5.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_5/hdl/tkeep_design_1_auto_ss_u_5.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_5/hdl/tid_design_1_auto_ss_u_5.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_5/hdl/tdest_design_1_auto_ss_u_5.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_5/hdl/tlast_design_1_auto_ss_u_5.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_5/hdl/top_design_1_auto_ss_u_5.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_5/sim/design_1_auto_ss_u_5.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_5/hdl/tdata_design_1_auto_ss_k_5.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_5/hdl/tuser_design_1_auto_ss_k_5.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_5/hdl/tstrb_design_1_auto_ss_k_5.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_5/hdl/tkeep_design_1_auto_ss_k_5.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_5/hdl/tid_design_1_auto_ss_k_5.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_5/hdl/tdest_design_1_auto_ss_k_5.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_5/hdl/tlast_design_1_auto_ss_k_5.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_5/hdl/top_design_1_auto_ss_k_5.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_5/sim/design_1_auto_ss_k_5.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_3/hdl/tdata_design_1_auto_ss_slidr_3.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_3/hdl/tuser_design_1_auto_ss_slidr_3.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_3/hdl/tstrb_design_1_auto_ss_slidr_3.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_3/hdl/tkeep_design_1_auto_ss_slidr_3.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_3/hdl/tid_design_1_auto_ss_slidr_3.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_3/hdl/tdest_design_1_auto_ss_slidr_3.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_3/hdl/tlast_design_1_auto_ss_slidr_3.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_3/hdl/top_design_1_auto_ss_slidr_3.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_3/sim/design_1_auto_ss_slidr_3.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_3/hdl/tdata_design_1_auto_ss_slid_3.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_3/hdl/tuser_design_1_auto_ss_slid_3.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_3/hdl/tstrb_design_1_auto_ss_slid_3.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_3/hdl/tkeep_design_1_auto_ss_slid_3.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_3/hdl/tid_design_1_auto_ss_slid_3.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_3/hdl/tdest_design_1_auto_ss_slid_3.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_3/hdl/tlast_design_1_auto_ss_slid_3.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_3/hdl/top_design_1_auto_ss_slid_3.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_3/sim/design_1_auto_ss_slid_3.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_6/hdl/tdata_design_1_auto_ss_k_6.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_6/hdl/tuser_design_1_auto_ss_k_6.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_6/hdl/tstrb_design_1_auto_ss_k_6.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_6/hdl/tkeep_design_1_auto_ss_k_6.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_6/hdl/tid_design_1_auto_ss_k_6.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_6/hdl/tdest_design_1_auto_ss_k_6.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_6/hdl/tlast_design_1_auto_ss_k_6.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_6/hdl/top_design_1_auto_ss_k_6.v" \
"../../../bd/design_1/ip/design_1_auto_ss_k_6/sim/design_1_auto_ss_k_6.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_4/hdl/tdata_design_1_auto_ss_slid_4.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_4/hdl/tuser_design_1_auto_ss_slid_4.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_4/hdl/tstrb_design_1_auto_ss_slid_4.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_4/hdl/tkeep_design_1_auto_ss_slid_4.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_4/hdl/tid_design_1_auto_ss_slid_4.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_4/hdl/tdest_design_1_auto_ss_slid_4.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_4/hdl/tlast_design_1_auto_ss_slid_4.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_4/hdl/top_design_1_auto_ss_slid_4.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_4/sim/design_1_auto_ss_slid_4.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_4/hdl/tdata_design_1_auto_ss_slidr_4.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_4/hdl/tuser_design_1_auto_ss_slidr_4.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_4/hdl/tstrb_design_1_auto_ss_slidr_4.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_4/hdl/tkeep_design_1_auto_ss_slidr_4.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_4/hdl/tid_design_1_auto_ss_slidr_4.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_4/hdl/tdest_design_1_auto_ss_slidr_4.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_4/hdl/tlast_design_1_auto_ss_slidr_4.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_4/hdl/top_design_1_auto_ss_slidr_4.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slidr_4/sim/design_1_auto_ss_slidr_4.v" \
"../../../bd/design_1/sim/design_1.v" \

vlog -work xil_defaultlib \
"glbl.v"

