
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1784924                       # Simulator instruction rate (inst/s)
host_mem_usage                              201485844                       # Number of bytes of host memory used
host_op_rate                                  1988397                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1609.12                       # Real time elapsed on the host
host_tick_rate                              665496201                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2872150183                       # Number of instructions simulated
sim_ops                                    3199561503                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.070861                       # Number of seconds simulated
sim_ticks                                1070860736513                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    40                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       952074                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1904125                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 130283950                       # Number of branches fetched
system.switch_cpus.committedInsts           872150182                       # Number of instructions committed
system.switch_cpus.committedOps             971615028                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               2568011358                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         2568011358                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    250905270                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    245646565                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    111214077                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            10562640                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses     831290900                       # Number of integer alu accesses
system.switch_cpus.num_int_insts            831290900                       # number of integer instructions
system.switch_cpus.num_int_register_reads   1318066449                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes    768249495                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           206075553                       # Number of load instructions
system.switch_cpus.num_mem_refs             289250085                       # number of memory refs
system.switch_cpus.num_store_insts           83174532                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses      87053064                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts             87053064                       # number of vector instructions
system.switch_cpus.num_vec_register_reads    113821993                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     68921760                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu         590758804     60.80%     60.80% # Class of executed instruction
system.switch_cpus.op_class::IntMult         34187397      3.52%     64.32% # Class of executed instruction
system.switch_cpus.op_class::IntDiv            657313      0.07%     64.39% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd        10928273      1.12%     65.51% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp         7230802      0.74%     66.26% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt         2975179      0.31%     66.56% # Class of executed instruction
system.switch_cpus.op_class::FloatMult        9860089      1.01%     67.58% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc     11864588      1.22%     68.80% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv         1659785      0.17%     68.97% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc       11585441      1.19%     70.16% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     70.16% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     70.16% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     70.16% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu           657312      0.07%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::MemRead        206075553     21.21%     91.44% # Class of executed instruction
system.switch_cpus.op_class::MemWrite        83174532      8.56%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total          971615068                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests           25                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2527264                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1800                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5054528                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1803                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             924731                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       313025                       # Transaction distribution
system.membus.trans_dist::CleanEvict           639026                       # Transaction distribution
system.membus.trans_dist::ReadExReq             27343                       # Transaction distribution
system.membus.trans_dist::ReadExResp            27343                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        924731                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      1428895                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      1427304                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2856199                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2856199                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port     80977152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port     80955520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    161932672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               161932672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            952074                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  952074    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              952074                       # Request fanout histogram
system.membus.reqLayer0.occupancy          2662693861                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          2663715666                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         9018907690                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2482970                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       895558                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2584968                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            44294                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           44294                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2482970                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      7581792                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7581792                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    398054016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              398054016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          953262                       # Total snoops (count)
system.tol2bus.snoopTraffic                  40067200                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3480526                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000526                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.022968                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3478698     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1825      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3480526                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3079403220                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5269345440                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data     60966272                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          60966272                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     20010880                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       20010880                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       476299                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             476299                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       156335                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            156335                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data     56932027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             56932027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      18686725                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            18686725                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      18686725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data     56932027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            75618752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    312670.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples    949904.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000922671256                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        17491                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        17491                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            1854804                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            295353                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     476299                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    156335                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   952598                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  312670                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                  2694                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            64309                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            57880                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            52884                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            51476                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            53419                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            52667                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            53538                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            49905                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            45700                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            44403                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           59587                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           76019                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           85801                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           79988                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           63360                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           58968                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            24896                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            17484                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            14004                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            15178                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            13806                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            14796                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            19042                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            17734                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            13946                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            13258                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           28046                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           32232                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           25316                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           29048                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           15229                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           18628                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.06                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 18560939672                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                4749520000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            36371639672                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    19539.81                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               38289.81                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  561854                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 166817                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                59.15                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               53.35                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               952598                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              312670                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 475019                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 474885                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 16375                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 16382                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 17500                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 17500                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 17494                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 17493                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 17492                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 17492                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 17493                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 17493                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 17492                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 17493                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 17493                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 17492                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 17491                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 17491                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 17491                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 17491                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     7                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       533873                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   151.351771                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   137.135998                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   100.221997                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        25973      4.87%      4.87% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       457415     85.68%     90.54% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        26540      4.97%     95.51% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         7760      1.45%     96.97% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         5406      1.01%     97.98% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         4546      0.85%     98.83% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895         6196      1.16%     99.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023           32      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151            5      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       533873                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        17491                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     54.305300                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    51.543889                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    17.443424                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-15            10      0.06%      0.06% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-23          209      1.19%      1.25% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31          972      5.56%      6.81% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39         2194     12.54%     19.35% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47         3069     17.55%     36.90% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55         3402     19.45%     56.35% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63         2739     15.66%     72.01% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71         2045     11.69%     83.70% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79         1294      7.40%     91.10% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87          782      4.47%     95.57% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95          373      2.13%     97.70% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103          221      1.26%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111          109      0.62%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119           44      0.25%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127           17      0.10%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135            7      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::136-143            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::152-159            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::168-175            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        17491                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        17491                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.874507                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.867273                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.491991                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            1111      6.35%      6.35% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17               6      0.03%      6.39% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           16354     93.50%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               7      0.04%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20              13      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        17491                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              60793856                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                 172416                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               20009152                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               60966272                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            20010880                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       56.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       18.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    56.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    18.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.59                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.44                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.15                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1070856979950                       # Total gap between requests
system.mem_ctrls0.avgGap                   1692695.90                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data     60793856                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     20009152                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 56771019.729381941259                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 18685111.254666954279                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data       952598                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       312670                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  36371639672                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24727967201409                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     38181.52                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  79086472.00                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   57.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          2039790900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          1084170780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         3668717640                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy         917169660                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    253770071070                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    197508127200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      543520715730                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       507.554995                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 510882981457                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 524219435056                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          1772083740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy           941877255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         3113596920                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy         714826800                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    230945952090                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    216726731040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      538747736325                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       503.097852                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 561044759414                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 474057657099                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data     60899200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          60899200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     20056320                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       20056320                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       475775                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             475775                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       156690                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            156690                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data     56869393                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             56869393                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      18729158                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            18729158                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      18729158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data     56869393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            75598551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    313380.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples    948773.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000884268048                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        17523                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        17523                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            1853533                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            296061                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     475775                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    156690                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   951550                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  313380                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                  2777                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            62700                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            61410                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            50787                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            51503                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            51032                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            51952                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            52918                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            49626                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            45792                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            45005                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           58385                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           77324                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           89659                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           78694                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           63130                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           58856                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            24952                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            17750                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            14010                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            15186                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            13638                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            15070                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            19053                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            17658                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            14046                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            13088                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           28030                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           31776                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           25800                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           29630                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           15110                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           18554                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.06                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 18528561284                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                4743865000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            36318055034                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    19528.97                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               38278.97                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  561361                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 167289                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                59.17                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               53.38                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               951550                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              313380                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 474453                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 474320                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 16481                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 16484                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 17526                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 17527                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 17528                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 17527                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 17525                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 17524                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 17524                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 17524                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 17525                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 17525                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 17525                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 17525                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 17523                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 17523                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 17523                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 17523                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       533471                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   151.415076                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   137.172246                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   100.237269                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        26091      4.89%      4.89% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       456576     85.59%     90.48% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        26884      5.04%     95.52% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         7810      1.46%     96.98% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         5239      0.98%     97.96% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         4713      0.88%     98.85% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895         6127      1.15%     99.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023           26      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151            5      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       533471                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        17523                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     54.141814                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    51.385234                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    17.414570                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-15            10      0.06%      0.06% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-23          201      1.15%      1.20% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31         1007      5.75%      6.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39         2174     12.41%     19.36% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47         3189     18.20%     37.56% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55         3309     18.88%     56.44% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63         2814     16.06%     72.50% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71         1983     11.32%     83.82% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79         1321      7.54%     91.35% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87          734      4.19%     95.54% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95          405      2.31%     97.85% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103          205      1.17%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111           97      0.55%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119           39      0.22%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127           16      0.09%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135           10      0.06%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::136-143            7      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-151            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::160-167            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        17523                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        17523                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.882269                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.875506                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.475524                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            1041      5.94%      5.94% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17               2      0.01%      5.95% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           16468     93.98%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               3      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20               9      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        17523                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              60721472                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                 177728                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               20054464                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               60899200                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            20056320                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       56.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       18.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    56.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    18.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.59                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.44                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.15                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1070856310248                       # Total gap between requests
system.mem_ctrls1.avgGap                   1693147.15                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data     60721472                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     20054464                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 56703425.505845740438                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 18727424.880010567605                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data       951550                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       313380                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  36318055034                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24697483200912                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     38167.26                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  78810017.23                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   57.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          2052314460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          1090823415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         3690273300                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy         918897480                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    253476952560                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    197753256960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      543515186655                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       507.549832                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 511531112631                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 523571303882                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          1756689900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy           933699030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         3083965920                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy         716794740                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    230230855170                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    217330496160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      538585169400                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       502.946042                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 562623401939                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 472479014574                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      1575190                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1575190                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      1575190                       # number of overall hits
system.l2.overall_hits::total                 1575190                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data       952074                       # number of demand (read+write) misses
system.l2.demand_misses::total                 952074                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data       952074                       # number of overall misses
system.l2.overall_misses::total                952074                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data  84701400288                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      84701400288                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  84701400288                       # number of overall miss cycles
system.l2.overall_miss_latency::total     84701400288                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      2527264                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2527264                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2527264                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2527264                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.376721                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.376721                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.376721                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.376721                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 88965.143768                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88965.143768                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 88965.143768                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88965.143768                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              313025                       # number of writebacks
system.l2.writebacks::total                    313025                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data       952074                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            952074                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       952074                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           952074                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data  76556703405                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  76556703405                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  76556703405                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  76556703405                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.376721                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.376721                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.376721                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.376721                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 80410.454865                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80410.454865                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 80410.454865                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80410.454865                       # average overall mshr miss latency
system.l2.replacements                         953262                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       582533                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           582533                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       582533                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       582533                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          592                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           592                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        16951                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 16951                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        27343                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               27343                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2503519548                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2503519548                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        44294                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             44294                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.617307                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.617307                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 91559.797681                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91559.797681                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        27343                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          27343                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2269679458                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2269679458                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.617307                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.617307                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 83007.696961                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83007.696961                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1558239                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1558239                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       924731                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          924731                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  82197880740                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  82197880740                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2482970                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2482970                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.372429                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.372429                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 88888.423487                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88888.423487                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       924731                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       924731                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  74287023947                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  74287023947                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.372429                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.372429                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 80333.658055                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80333.658055                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                     9093623                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    955310                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.519028                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      12.341685                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       173.782472                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1861.875843                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.084855                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.909119                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           84                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          783                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          918                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          248                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  81825310                       # Number of tag accesses
system.l2.tags.data_accesses                 81825310                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    929139263487                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1070860736513                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204366                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    872150223                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2872354589                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204366                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    872150223                       # number of overall hits
system.cpu.icache.overall_hits::total      2872354589                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          872                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            872                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          872                       # number of overall misses
system.cpu.icache.overall_misses::total           872                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2000205238                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    872150223                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2872355461                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205238                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    872150223                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2872355461                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          248                       # number of writebacks
system.cpu.icache.writebacks::total               248                       # number of writebacks
system.cpu.icache.replacements                    248                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204366                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    872150223                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2872354589                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          872                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           872                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205238                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    872150223                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2872355461                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.935379                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2872355461                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               872                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3293985.620413                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.935379                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999896                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999896                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      112021863851                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     112021863851                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    633437558                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    276319608                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        909757166                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    633437558                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    276319608                       # number of overall hits
system.cpu.dcache.overall_hits::total       909757166                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6104164                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2527231                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8631395                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6104164                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2527231                       # number of overall misses
system.cpu.dcache.overall_misses::total       8631395                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 103764428103                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 103764428103                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 103764428103                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 103764428103                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    639541722                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    278846839                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    918388561                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    639541722                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    278846839                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    918388561                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009545                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.009063                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009398                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009545                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.009063                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009398                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 41058.545144                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12021.744817                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 41058.545144                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12021.744817                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2252245                       # number of writebacks
system.cpu.dcache.writebacks::total           2252245                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2527231                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2527231                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2527231                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2527231                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 101656717449                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 101656717449                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 101656717449                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 101656717449                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.009063                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002752                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.009063                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002752                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 40224.545144                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 40224.545144                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 40224.545144                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 40224.545144                       # average overall mshr miss latency
system.cpu.dcache.replacements                8631249                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    453548561                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    199067411                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       652615972                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5768968                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2482937                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       8251905                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 101020072290                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 101020072290                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    459317529                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    201550348                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    660867877                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012560                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.012319                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012486                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 40685.717072                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12242.030451                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2482937                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2482937                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  98949302832                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  98949302832                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.012319                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003757                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 39851.717072                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39851.717072                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    179888997                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     77252197                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      257141194                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       335196                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        44294                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       379490                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2744355813                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2744355813                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    180224193                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     77296491                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    257520684                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001860                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000573                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001474                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 61957.732718                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  7231.694677                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        44294                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        44294                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2707414617                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2707414617                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000573                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000172                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 61123.732718                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61123.732718                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     13495614                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data      5916015                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     19411629                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           77                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           33                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          110                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data       359037                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       359037                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     13495691                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data      5916048                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     19411739                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 10879.909091                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  3263.972727                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           33                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           33                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data       331515                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       331515                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000006                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 10045.909091                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10045.909091                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     13495691                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data      5916048                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     19411739                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     13495691                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data      5916048                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     19411739                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999299                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           957212039                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8631505                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            110.897467                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   136.564274                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   119.435025                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.533454                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.466543                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          148                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           42                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       30639416753                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      30639416753                       # Number of data accesses

---------- End Simulation Statistics   ----------
