<h1>ğŸ”¹ AXI4-Lite Protocol Verification (UVM) - Project Overview</h1> <h2>ğŸ“ Project Structure</h2> <p>This repository contains a complete <strong>UVM-based AXI4-Lite Slave Verification Environment</strong>.</p> <pre> AXI4Lite_Verification/ â”‚â”€â”€ docs/ â†’ Project document (detailed) â”‚â”€â”€ dut/ â†’ axi_lite_slave.sv (DUT) â”‚â”€â”€ interface/ â†’ axi_lite_if.sv (signals + assertions) â”‚â”€â”€ tb/ â”‚ â”œâ”€â”€ seq_item/ â†’ axi_txn.sv â”‚ â”œâ”€â”€ sequences/ â†’ smoke, write_read, back_to_back, random sequences â”‚ â”œâ”€â”€ driver/ â†’ axi_driver.sv â”‚ â”œâ”€â”€ monitor/ â†’ axi_monitor.sv â”‚ â”œâ”€â”€ agent/ â†’ axi_agent.sv â”‚ â”œâ”€â”€ scoreboard/ â†’ axi_scoreboard.sv â”‚ â”œâ”€â”€ coverage/ â†’ axi_coverage.sv â”‚ â””â”€â”€ env/ â†’ axi_env.sv â”‚ â”‚â”€â”€ tests/ â”‚ â”œâ”€â”€ base_test.sv â”‚ â”œâ”€â”€ smoke_test.sv â”‚ â”œâ”€â”€ write_read_test.sv â”‚ â”œâ”€â”€ back_to_back_test.sv â”‚ â””â”€â”€ random_test.sv â”‚ â””â”€â”€ top/ â†’ tb_top.sv (DUT + interface + UVM environment) </pre> <h2>ğŸ“Œ Project Summary</h2> <p> This project verifies an <strong>AXI4-Lite Slave</strong> using <strong>SystemVerilog and UVM methodology</strong>. It includes complete stimulus, checking, coverage, scoreboard, and assertions. </p> <ul> <li>AXI4-Lite Write + Read protocol verification</li> <li>Assertions inside interface (protocol timing checks)</li> <li>Scoreboard compares expected vs actual reads</li> <li>Monitor publishes transactions via analysis ports</li> <li>Functional + code coverage goals</li> <li>Random and directed tests for full sign-off</li> </ul> <h2>ğŸ¯ Features Verified</h2> <ul> <li>Correct AXI handshake (AWVALID/AWREADY, WVALID/WREADY, BVALID/BREADY, ARVALID/ARREADY, RVALID/RREADY)</li> <li>Address + data stability rules</li> <li>Write â†’ Response timing</li> <li>Read/Write data correctness</li> <li>Register behavior validation (partial writes supported)</li> <li>Back-to-back AXI4-Lite transfers</li> </ul> <h2>ğŸ§© UVM Components Included</h2> <ul> <li><strong>Sequence Item</strong> â€“ addr, wdata, rdata, read/write type, idle cycles</li> <li><strong>Driver</strong> â€“ Drives AXI protocol (AW/W/AR channels, B/R responses)</li> <li><strong>Monitor</strong> â€“ Collects bus activity, tracks transactions, handles ARâ†’R pairing</li> <li><strong>Scoreboard</strong> â€“ Reference model register map, checks read data</li> <li><strong>Coverage</strong> â€“ Channel signals, addresses, data, byte-enable, response, handshake, cross coverage</li> <li><strong>Agent</strong> â€“ Driver + Monitor + Sequencer</li> <li><strong>Environment</strong> â€“ Agent + Scoreboard + Coverage</li> <li><strong>Tests</strong> â€“ smoke / write_read / back_to_back / random</li> </ul> <h2>ğŸ“ Testcases Implemented</h2> <ul> <li>âœ” smoke_test â€” basic connectivity</li> <li>âœ” write_read_test â€” directed writes and reads</li> <li>âœ” back_to_back_test â€” continuous transactions</li> <li>âœ” random_test â€” random addr/data operations</li> </ul> <h2>ğŸ“Š Sign-off Flow</h2> <p>The verification flow used here matches industry standards:</p> <ol> <li>Smoke tests</li> <li>Directed write/read tests</li> <li>Back-to-back transfers</li> <li>Random AXI4-Lite transactions</li> <li>Functional coverage measurement</li> <li>Assertions + Scoreboard checking</li> <li>Regression and sign-off</li> </ol> <h2>ğŸ Conclusion</h2> <p> This project demonstrates a clean, modular, and fully reusable AXI4-Lite UVM testbench. It verifies the AXI4-Lite protocol behavior thoroughly using a combination of: </p> <p><strong>âœ” Assertions + âœ” Scoreboard + âœ” Coverage + âœ” Random Tests</strong></p>
