{
    "ltx_root": {
        "version": 4,
        "minor": 0,
        "ltx_data": [
            {
                "name": "EDA_PROBESET",
                "active": true,
                "debug_cores": [
                    {
                        "type": "XSDB_V3",
                        "name": "dbg_hub",
                        "spec": "labtools_xsdbm_v3",
                        "clk_input_freq_hz": "100000000"
                    },
                    {
                        "type": "ILA_V3",
                        "name": "DMA_ADDER_i/system_ila_0/inst/ila_lib",
                        "spec": "labtools_ila_v6",
                        "ipName": "ila",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 0,
                            "bscan_switch_index": 0
                        },
                        "uuid": "5BC47ED653D1586B9203283B8F28CFE6",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 0,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "DMA_ADDER_i/system_ila_0/inst/probe0_1",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 1,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "DMA_ADDER_i/system_ila_0/inst/probe1_1",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 2,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_0_axis_tdata",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_0_axis_tdata[31]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_0_axis_tdata[30]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_0_axis_tdata[29]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_0_axis_tdata[28]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_0_axis_tdata[27]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_0_axis_tdata[26]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_0_axis_tdata[25]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_0_axis_tdata[24]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_0_axis_tdata[23]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_0_axis_tdata[22]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_0_axis_tdata[21]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_0_axis_tdata[20]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_0_axis_tdata[19]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_0_axis_tdata[18]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_0_axis_tdata[17]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_0_axis_tdata[16]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_0_axis_tdata[15]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_0_axis_tdata[14]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_0_axis_tdata[13]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_0_axis_tdata[12]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_0_axis_tdata[11]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_0_axis_tdata[10]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_0_axis_tdata[9]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_0_axis_tdata[8]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_0_axis_tdata[7]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_0_axis_tdata[6]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_0_axis_tdata[5]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_0_axis_tdata[4]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_0_axis_tdata[3]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_0_axis_tdata[2]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_0_axis_tdata[1]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_0_axis_tdata[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 3,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 3,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_0_axis_tstrb",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_0_axis_tstrb[3]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_0_axis_tstrb[2]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_0_axis_tstrb[1]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_0_axis_tstrb[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 4,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_0_axis_tvalid",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe5",
                                "id": 5,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 5,
                                "nets": [
                                    {
                                        "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_0_axis_tready",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe6",
                                "id": 6,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 6,
                                "nets": [
                                    {
                                        "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_0_axis_tlast",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe7",
                                "id": 7,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 7,
                                "nets": [
                                    {
                                        "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_ar_cnt",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_ar_cnt[1]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_ar_cnt[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe8",
                                "id": 8,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 8,
                                "nets": [
                                    {
                                        "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_araddr",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_araddr[31]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_araddr[30]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_araddr[29]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_araddr[28]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_araddr[27]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_araddr[26]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_araddr[25]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_araddr[24]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_araddr[23]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_araddr[22]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_araddr[21]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_araddr[20]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_araddr[19]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_araddr[18]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_araddr[17]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_araddr[16]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_araddr[15]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_araddr[14]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_araddr[13]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_araddr[12]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_araddr[11]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_araddr[10]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_araddr[9]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_araddr[8]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_araddr[7]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_araddr[6]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_araddr[5]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_araddr[4]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_araddr[3]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_araddr[2]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_araddr[1]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_araddr[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe9",
                                "id": 9,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 3,
                                "portIndex": 9,
                                "nets": [
                                    {
                                        "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_arcache",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_arcache[3]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_arcache[2]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_arcache[1]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_arcache[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe10",
                                "id": 10,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 7,
                                "portIndex": 10,
                                "nets": [
                                    {
                                        "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_arlen",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_arlen[7]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_arlen[6]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_arlen[5]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_arlen[4]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_arlen[3]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_arlen[2]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_arlen[1]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_arlen[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe11",
                                "id": 11,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 2,
                                "portIndex": 11,
                                "nets": [
                                    {
                                        "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_arprot",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_arprot[2]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_arprot[1]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_arprot[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe12",
                                "id": 12,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 2,
                                "portIndex": 12,
                                "nets": [
                                    {
                                        "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_arsize",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_arsize[2]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_arsize[1]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_arsize[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe13",
                                "id": 13,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 13,
                                "nets": [
                                    {
                                        "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_aw_cnt",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_aw_cnt[1]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_aw_cnt[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe14",
                                "id": 14,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 14,
                                "nets": [
                                    {
                                        "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_b_cnt",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_b_cnt[1]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_b_cnt[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 15,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_r_cnt",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_r_cnt[1]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_r_cnt[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe16",
                                "id": 16,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 16,
                                "nets": [
                                    {
                                        "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_rdata",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_rdata[31]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_rdata[30]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_rdata[29]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_rdata[28]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_rdata[27]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_rdata[26]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_rdata[25]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_rdata[24]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_rdata[23]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_rdata[22]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_rdata[21]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_rdata[20]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_rdata[19]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_rdata[18]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_rdata[17]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_rdata[16]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_rdata[15]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_rdata[14]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_rdata[13]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_rdata[12]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_rdata[11]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_rdata[10]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_rdata[9]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_rdata[8]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_rdata[7]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_rdata[6]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_rdata[5]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_rdata[4]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_rdata[3]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_rdata[2]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_rdata[1]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_rdata[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe17",
                                "id": 17,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 17,
                                "nets": [
                                    {
                                        "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_rresp",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_rresp[1]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_rresp[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe18",
                                "id": 18,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 18,
                                "nets": [
                                    {
                                        "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_aw_ctrl",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_aw_ctrl[1]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_aw_ctrl[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe19",
                                "id": 19,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 2,
                                "portIndex": 19,
                                "nets": [
                                    {
                                        "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_w_ctrl",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_w_ctrl[2]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_w_ctrl[1]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_w_ctrl[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe20",
                                "id": 20,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 20,
                                "nets": [
                                    {
                                        "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_b_ctrl",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_b_ctrl[1]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_b_ctrl[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe21",
                                "id": 21,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 21,
                                "nets": [
                                    {
                                        "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_ar_ctrl",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_ar_ctrl[1]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_ar_ctrl[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe22",
                                "id": 22,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 2,
                                "portIndex": 22,
                                "nets": [
                                    {
                                        "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_r_ctrl",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_r_ctrl[2]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_r_ctrl[1]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_1_axi_r_ctrl[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe23",
                                "id": 23,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 23,
                                "nets": [
                                    {
                                        "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_ar_cnt",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_ar_cnt[1]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_ar_cnt[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe24",
                                "id": 24,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 24,
                                "nets": [
                                    {
                                        "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_aw_cnt",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_aw_cnt[1]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_aw_cnt[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe25",
                                "id": 25,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 25,
                                "nets": [
                                    {
                                        "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_awaddr",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_awaddr[31]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_awaddr[30]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_awaddr[29]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_awaddr[28]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_awaddr[27]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_awaddr[26]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_awaddr[25]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_awaddr[24]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_awaddr[23]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_awaddr[22]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_awaddr[21]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_awaddr[20]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_awaddr[19]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_awaddr[18]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_awaddr[17]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_awaddr[16]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_awaddr[15]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_awaddr[14]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_awaddr[13]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_awaddr[12]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_awaddr[11]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_awaddr[10]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_awaddr[9]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_awaddr[8]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_awaddr[7]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_awaddr[6]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_awaddr[5]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_awaddr[4]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_awaddr[3]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_awaddr[2]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_awaddr[1]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_awaddr[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe26",
                                "id": 26,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 3,
                                "portIndex": 26,
                                "nets": [
                                    {
                                        "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_awcache",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_awcache[3]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_awcache[2]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_awcache[1]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_awcache[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe27",
                                "id": 27,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 7,
                                "portIndex": 27,
                                "nets": [
                                    {
                                        "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_awlen",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_awlen[7]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_awlen[6]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_awlen[5]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_awlen[4]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_awlen[3]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_awlen[2]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_awlen[1]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_awlen[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe28",
                                "id": 28,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 2,
                                "portIndex": 28,
                                "nets": [
                                    {
                                        "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_awprot",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_awprot[2]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_awprot[1]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_awprot[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe29",
                                "id": 29,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 2,
                                "portIndex": 29,
                                "nets": [
                                    {
                                        "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_awsize",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_awsize[2]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_awsize[1]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_awsize[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe30",
                                "id": 30,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 30,
                                "nets": [
                                    {
                                        "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_b_cnt",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_b_cnt[1]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_b_cnt[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe31",
                                "id": 31,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 31,
                                "nets": [
                                    {
                                        "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_bresp",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_bresp[1]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_bresp[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe32",
                                "id": 32,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 32,
                                "nets": [
                                    {
                                        "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_r_cnt",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_r_cnt[1]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_r_cnt[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe33",
                                "id": 33,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 33,
                                "nets": [
                                    {
                                        "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_wdata",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_wdata[31]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_wdata[30]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_wdata[29]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_wdata[28]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_wdata[27]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_wdata[26]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_wdata[25]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_wdata[24]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_wdata[23]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_wdata[22]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_wdata[21]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_wdata[20]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_wdata[19]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_wdata[18]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_wdata[17]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_wdata[16]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_wdata[15]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_wdata[14]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_wdata[13]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_wdata[12]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_wdata[11]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_wdata[10]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_wdata[9]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_wdata[8]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_wdata[7]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_wdata[6]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_wdata[5]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_wdata[4]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_wdata[3]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_wdata[2]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_wdata[1]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_wdata[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe34",
                                "id": 34,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 3,
                                "portIndex": 34,
                                "nets": [
                                    {
                                        "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_wstrb",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_wstrb[3]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_wstrb[2]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_wstrb[1]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_wstrb[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe35",
                                "id": 35,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 35,
                                "nets": [
                                    {
                                        "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_aw_ctrl",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_aw_ctrl[1]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_aw_ctrl[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe36",
                                "id": 36,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 2,
                                "portIndex": 36,
                                "nets": [
                                    {
                                        "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_w_ctrl",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_w_ctrl[2]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_w_ctrl[1]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_w_ctrl[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe37",
                                "id": 37,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 37,
                                "nets": [
                                    {
                                        "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_b_ctrl",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_b_ctrl[1]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_b_ctrl[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe38",
                                "id": 38,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 38,
                                "nets": [
                                    {
                                        "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_ar_ctrl",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_ar_ctrl[1]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_ar_ctrl[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe39",
                                "id": 39,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 2,
                                "portIndex": 39,
                                "nets": [
                                    {
                                        "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_r_ctrl",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_r_ctrl[2]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_r_ctrl[1]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_2_axi_r_ctrl[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe40",
                                "id": 40,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 40,
                                "nets": [
                                    {
                                        "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_3_axis_tdata",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_3_axis_tdata[31]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_3_axis_tdata[30]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_3_axis_tdata[29]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_3_axis_tdata[28]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_3_axis_tdata[27]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_3_axis_tdata[26]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_3_axis_tdata[25]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_3_axis_tdata[24]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_3_axis_tdata[23]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_3_axis_tdata[22]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_3_axis_tdata[21]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_3_axis_tdata[20]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_3_axis_tdata[19]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_3_axis_tdata[18]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_3_axis_tdata[17]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_3_axis_tdata[16]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_3_axis_tdata[15]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_3_axis_tdata[14]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_3_axis_tdata[13]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_3_axis_tdata[12]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_3_axis_tdata[11]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_3_axis_tdata[10]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_3_axis_tdata[9]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_3_axis_tdata[8]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_3_axis_tdata[7]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_3_axis_tdata[6]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_3_axis_tdata[5]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_3_axis_tdata[4]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_3_axis_tdata[3]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_3_axis_tdata[2]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_3_axis_tdata[1]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_3_axis_tdata[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe41",
                                "id": 41,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 3,
                                "portIndex": 41,
                                "nets": [
                                    {
                                        "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_3_axis_tkeep",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_3_axis_tkeep[3]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_3_axis_tkeep[2]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_3_axis_tkeep[1]"
                                            },
                                            {
                                                "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_3_axis_tkeep[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe42",
                                "id": 42,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 42,
                                "nets": [
                                    {
                                        "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_3_axis_tvalid",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe43",
                                "id": 43,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 43,
                                "nets": [
                                    {
                                        "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_3_axis_tready",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe44",
                                "id": 44,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 44,
                                "nets": [
                                    {
                                        "name": "DMA_ADDER_i/system_ila_0/inst/net_slot_3_axis_tlast",
                                        "isBus": false
                                    }
                                ]
                            }
                        ],
                        "bus_interfaces": [
                            {
                                "name": "SLOT_0_AXIS",
                                "vlnv": "xilinx.com:interface:axis:1.0",
                                "connectedBus": "ADDER_0_M00_AXIS",
                                "port_maps": [
                                    {
                                        "logical_port": "TDATA",
                                        "physical_pin": {
                                            "id": 2,
                                            "name": "probe2",
                                            "leftBit": 0,
                                            "width": 32
                                        }
                                    },
                                    {
                                        "logical_port": "TLAST",
                                        "physical_pin": {
                                            "id": 6,
                                            "name": "probe6",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "TREADY",
                                        "physical_pin": {
                                            "id": 5,
                                            "name": "probe5",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "TSTRB",
                                        "physical_pin": {
                                            "id": 3,
                                            "name": "probe3",
                                            "leftBit": 0,
                                            "width": 4
                                        }
                                    },
                                    {
                                        "logical_port": "TVALID",
                                        "physical_pin": {
                                            "id": 4,
                                            "name": "probe4",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    }
                                ]
                            },
                            {
                                "name": "SLOT_1_AXI",
                                "vlnv": "xilinx.com:interface:aximm:1.0",
                                "connectedBus": "axi_dma_0_M_AXI_MM2S",
                                "protocol": "AXI4",
                                "port_maps": [
                                    {
                                        "logical_port": "ARADDR",
                                        "physical_pin": {
                                            "id": 8,
                                            "name": "probe8",
                                            "leftBit": 0,
                                            "width": 32
                                        }
                                    },
                                    {
                                        "logical_port": "ARCACHE",
                                        "physical_pin": {
                                            "id": 9,
                                            "name": "probe9",
                                            "leftBit": 0,
                                            "width": 4
                                        }
                                    },
                                    {
                                        "logical_port": "ARLEN",
                                        "physical_pin": {
                                            "id": 10,
                                            "name": "probe10",
                                            "leftBit": 0,
                                            "width": 8
                                        }
                                    },
                                    {
                                        "logical_port": "ARPROT",
                                        "physical_pin": {
                                            "id": 11,
                                            "name": "probe11",
                                            "leftBit": 0,
                                            "width": 3
                                        }
                                    },
                                    {
                                        "logical_port": "ARREADY",
                                        "physical_pin": {
                                            "id": 21,
                                            "name": "probe21",
                                            "leftBit": 1,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "ARSIZE",
                                        "physical_pin": {
                                            "id": 12,
                                            "name": "probe12",
                                            "leftBit": 0,
                                            "width": 3
                                        }
                                    },
                                    {
                                        "logical_port": "ARVALID",
                                        "physical_pin": {
                                            "id": 21,
                                            "name": "probe21",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "AWREADY",
                                        "physical_pin": {
                                            "id": 18,
                                            "name": "probe18",
                                            "leftBit": 1,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "AWVALID",
                                        "physical_pin": {
                                            "id": 18,
                                            "name": "probe18",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "BREADY",
                                        "physical_pin": {
                                            "id": 20,
                                            "name": "probe20",
                                            "leftBit": 1,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "BVALID",
                                        "physical_pin": {
                                            "id": 20,
                                            "name": "probe20",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "RDATA",
                                        "physical_pin": {
                                            "id": 16,
                                            "name": "probe16",
                                            "leftBit": 0,
                                            "width": 32
                                        }
                                    },
                                    {
                                        "logical_port": "RLAST",
                                        "physical_pin": {
                                            "id": 22,
                                            "name": "probe22",
                                            "leftBit": 2,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "RREADY",
                                        "physical_pin": {
                                            "id": 22,
                                            "name": "probe22",
                                            "leftBit": 1,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "RRESP",
                                        "physical_pin": {
                                            "id": 17,
                                            "name": "probe17",
                                            "leftBit": 0,
                                            "width": 2
                                        }
                                    },
                                    {
                                        "logical_port": "RVALID",
                                        "physical_pin": {
                                            "id": 22,
                                            "name": "probe22",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "WLAST",
                                        "physical_pin": {
                                            "id": 19,
                                            "name": "probe19",
                                            "leftBit": 2,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "WREADY",
                                        "physical_pin": {
                                            "id": 19,
                                            "name": "probe19",
                                            "leftBit": 1,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "WVALID",
                                        "physical_pin": {
                                            "id": 19,
                                            "name": "probe19",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    }
                                ]
                            },
                            {
                                "name": "SLOT_2_AXI",
                                "vlnv": "xilinx.com:interface:aximm:1.0",
                                "connectedBus": "axi_dma_0_M_AXI_S2MM",
                                "protocol": "AXI4",
                                "port_maps": [
                                    {
                                        "logical_port": "ARREADY",
                                        "physical_pin": {
                                            "id": 38,
                                            "name": "probe38",
                                            "leftBit": 1,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "ARVALID",
                                        "physical_pin": {
                                            "id": 38,
                                            "name": "probe38",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "AWADDR",
                                        "physical_pin": {
                                            "id": 25,
                                            "name": "probe25",
                                            "leftBit": 0,
                                            "width": 32
                                        }
                                    },
                                    {
                                        "logical_port": "AWCACHE",
                                        "physical_pin": {
                                            "id": 26,
                                            "name": "probe26",
                                            "leftBit": 0,
                                            "width": 4
                                        }
                                    },
                                    {
                                        "logical_port": "AWLEN",
                                        "physical_pin": {
                                            "id": 27,
                                            "name": "probe27",
                                            "leftBit": 0,
                                            "width": 8
                                        }
                                    },
                                    {
                                        "logical_port": "AWPROT",
                                        "physical_pin": {
                                            "id": 28,
                                            "name": "probe28",
                                            "leftBit": 0,
                                            "width": 3
                                        }
                                    },
                                    {
                                        "logical_port": "AWREADY",
                                        "physical_pin": {
                                            "id": 35,
                                            "name": "probe35",
                                            "leftBit": 1,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "AWSIZE",
                                        "physical_pin": {
                                            "id": 29,
                                            "name": "probe29",
                                            "leftBit": 0,
                                            "width": 3
                                        }
                                    },
                                    {
                                        "logical_port": "AWVALID",
                                        "physical_pin": {
                                            "id": 35,
                                            "name": "probe35",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "BREADY",
                                        "physical_pin": {
                                            "id": 37,
                                            "name": "probe37",
                                            "leftBit": 1,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "BRESP",
                                        "physical_pin": {
                                            "id": 31,
                                            "name": "probe31",
                                            "leftBit": 0,
                                            "width": 2
                                        }
                                    },
                                    {
                                        "logical_port": "BVALID",
                                        "physical_pin": {
                                            "id": 37,
                                            "name": "probe37",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "RLAST",
                                        "physical_pin": {
                                            "id": 39,
                                            "name": "probe39",
                                            "leftBit": 2,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "RREADY",
                                        "physical_pin": {
                                            "id": 39,
                                            "name": "probe39",
                                            "leftBit": 1,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "RVALID",
                                        "physical_pin": {
                                            "id": 39,
                                            "name": "probe39",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "WDATA",
                                        "physical_pin": {
                                            "id": 33,
                                            "name": "probe33",
                                            "leftBit": 0,
                                            "width": 32
                                        }
                                    },
                                    {
                                        "logical_port": "WLAST",
                                        "physical_pin": {
                                            "id": 36,
                                            "name": "probe36",
                                            "leftBit": 2,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "WREADY",
                                        "physical_pin": {
                                            "id": 36,
                                            "name": "probe36",
                                            "leftBit": 1,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "WSTRB",
                                        "physical_pin": {
                                            "id": 34,
                                            "name": "probe34",
                                            "leftBit": 0,
                                            "width": 4
                                        }
                                    },
                                    {
                                        "logical_port": "WVALID",
                                        "physical_pin": {
                                            "id": 36,
                                            "name": "probe36",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    }
                                ]
                            },
                            {
                                "name": "SLOT_3_AXIS",
                                "vlnv": "xilinx.com:interface:axis:1.0",
                                "connectedBus": "axi_dma_0_M_AXIS_MM2S",
                                "port_maps": [
                                    {
                                        "logical_port": "TDATA",
                                        "physical_pin": {
                                            "id": 40,
                                            "name": "probe40",
                                            "leftBit": 0,
                                            "width": 32
                                        }
                                    },
                                    {
                                        "logical_port": "TKEEP",
                                        "physical_pin": {
                                            "id": 41,
                                            "name": "probe41",
                                            "leftBit": 0,
                                            "width": 4
                                        }
                                    },
                                    {
                                        "logical_port": "TLAST",
                                        "physical_pin": {
                                            "id": 44,
                                            "name": "probe44",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "TREADY",
                                        "physical_pin": {
                                            "id": 43,
                                            "name": "probe43",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "TVALID",
                                        "physical_pin": {
                                            "id": 42,
                                            "name": "probe42",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    }
                                ]
                            }
                        ],
                        "native_ports": [
                            {
                                "name": "probe0",
                                "connectedBus": "axi_dma_0_s2mm_introut",
                                "protocol": "PROBE",
                                "port_maps": [
                                    {
                                        "logical_port": "probe0",
                                        "physical_pin": {
                                            "id": 0,
                                            "name": "probe0",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "connectedBus": "axi_dma_0_mm2s_introut",
                                "protocol": "PROBE",
                                "port_maps": [
                                    {
                                        "logical_port": "probe1",
                                        "physical_pin": {
                                            "id": 1,
                                            "name": "probe1",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    }
                                ]
                            }
                        ]
                    }
                ]
            }
        ]
    }
}