{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 04 22:19:24 2014 " "Info: Processing started: Fri Apr 04 22:19:24 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off g20_lab_4 -c g20_lab_4 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off g20_lab_4 -c g20_lab_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g20_basic_timer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g20_basic_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g20_Basic_Timer-Behavior " "Info: Found design unit 1: g20_Basic_Timer-Behavior" {  } { { "g20_Basic_Timer.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_Basic_Timer.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g20_Basic_Timer " "Info: Found entity 1: g20_Basic_Timer" {  } { { "g20_Basic_Timer.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_Basic_Timer.vhd" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g20_binary_to_bcd.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g20_binary_to_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g20_binary_to_BCD-behavior " "Info: Found design unit 1: g20_binary_to_BCD-behavior" {  } { { "g20_binary_to_BCD.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_binary_to_BCD.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g20_binary_to_BCD " "Info: Found entity 1: g20_binary_to_BCD" {  } { { "g20_binary_to_BCD.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_binary_to_BCD.vhd" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g20_hms_counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g20_hms_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g20_HMS_Counter-Behavior " "Info: Found design unit 1: g20_HMS_Counter-Behavior" {  } { { "g20_HMS_Counter.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_HMS_Counter.vhd" 41 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g20_HMS_Counter " "Info: Found entity 1: g20_HMS_Counter" {  } { { "g20_HMS_Counter.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_HMS_Counter.vhd" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g20_hms_to_sec.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g20_hms_to_sec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g20_HMS_to_sec-behaviour " "Info: Found design unit 1: g20_HMS_to_sec-behaviour" {  } { { "g20_HMS_to_sec.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_HMS_to_sec.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g20_HMS_to_sec " "Info: Found entity 1: g20_HMS_to_sec" {  } { { "g20_HMS_to_sec.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_HMS_to_sec.vhd" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g20_lab2_7_segment_decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g20_lab2_7_segment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g20_lab2_7_segment_decoder-behavior " "Info: Found design unit 1: g20_lab2_7_segment_decoder-behavior" {  } { { "g20_lab2_7_segment_decoder.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_lab2_7_segment_decoder.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g20_lab2_7_segment_decoder " "Info: Found entity 1: g20_lab2_7_segment_decoder" {  } { { "g20_lab2_7_segment_decoder.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_lab2_7_segment_decoder.vhd" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g20_seconds_to_days.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g20_seconds_to_days.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g20_Seconds_to_Days-behavior1 " "Info: Found design unit 1: g20_Seconds_to_Days-behavior1" {  } { { "g20_Seconds_to_Days.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_Seconds_to_Days.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g20_Seconds_to_Days " "Info: Found entity 1: g20_Seconds_to_Days" {  } { { "g20_Seconds_to_Days.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_Seconds_to_Days.vhd" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g20_utc_to_mtc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g20_utc_to_mtc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g20_UTC_to_MTC-rtl " "Info: Found design unit 1: g20_UTC_to_MTC-rtl" {  } { { "g20_UTC_to_MTC.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_UTC_to_MTC.vhd" 42 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g20_UTC_to_MTC " "Info: Found entity 1: g20_UTC_to_MTC" {  } { { "g20_UTC_to_MTC.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_UTC_to_MTC.vhd" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g20_ymd_counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g20_ymd_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g20_YMD_counter-rtl " "Info: Found design unit 1: g20_YMD_counter-rtl" {  } { { "g20_YMD_counter.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_counter.vhd" 35 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g20_YMD_counter " "Info: Found entity 1: g20_YMD_counter" {  } { { "g20_YMD_counter.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_counter.vhd" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g20_ymd_testbed.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g20_ymd_testbed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g20_YMD_testbed-structural " "Info: Found design unit 1: g20_YMD_testbed-structural" {  } { { "g20_YMD_testbed.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_testbed.vhd" 45 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g20_YMD_testbed " "Info: Found entity 1: g20_YMD_testbed" {  } { { "g20_YMD_testbed.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_testbed.vhd" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "package.vhd 2 0 " "Info: Found 2 design units, including 0 entities, in source file package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mypackage " "Info: Found design unit 1: mypackage" {  } { { "package.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/package.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mypackage-body " "Info: Found design unit 2: mypackage-body" {  } { { "package.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/package.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "g20_YMD_testbed " "Info: Elaborating entity \"g20_YMD_testbed\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset g20_YMD_testbed.vhd(82) " "Warning (10036): Verilog HDL or VHDL warning at g20_YMD_testbed.vhd(82): object \"reset\" assigned a value but never read" {  } { { "g20_YMD_testbed.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_testbed.vhd" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g20_Basic_Timer g20_Basic_Timer:pulse_gen " "Info: Elaborating entity \"g20_Basic_Timer\" for hierarchy \"g20_Basic_Timer:pulse_gen\"" {  } { { "g20_YMD_testbed.vhd" "pulse_gen" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_testbed.vhd" 99 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT g20_Basic_Timer:pulse_gen\|LPM_CONSTANT:lpm_constant_mars " "Info: Elaborating entity \"LPM_CONSTANT\" for hierarchy \"g20_Basic_Timer:pulse_gen\|LPM_CONSTANT:lpm_constant_mars\"" {  } { { "g20_Basic_Timer.vhd" "lpm_constant_mars" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_Basic_Timer.vhd" 43 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "g20_Basic_Timer:pulse_gen\|LPM_CONSTANT:lpm_constant_mars " "Info: Elaborated megafunction instantiation \"g20_Basic_Timer:pulse_gen\|LPM_CONSTANT:lpm_constant_mars\"" {  } { { "g20_Basic_Timer.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_Basic_Timer.vhd" 43 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "g20_Basic_Timer:pulse_gen\|LPM_CONSTANT:lpm_constant_mars " "Info: Instantiated megafunction \"g20_Basic_Timer:pulse_gen\|LPM_CONSTANT:lpm_constant_mars\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 26 " "Info: Parameter \"LPM_WIDTH\" = \"26\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 51374562 " "Info: Parameter \"LPM_CVALUE\" = \"51374562\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_STRENGTH UNUSED " "Info: Parameter \"LPM_STRENGTH\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_CONSTANT " "Info: Parameter \"LPM_TYPE\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"LPM_HINT\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "g20_Basic_Timer.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_Basic_Timer.vhd" 43 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT g20_Basic_Timer:pulse_gen\|LPM_CONSTANT:lpm_constant_earth " "Info: Elaborating entity \"LPM_CONSTANT\" for hierarchy \"g20_Basic_Timer:pulse_gen\|LPM_CONSTANT:lpm_constant_earth\"" {  } { { "g20_Basic_Timer.vhd" "lpm_constant_earth" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_Basic_Timer.vhd" 54 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "g20_Basic_Timer:pulse_gen\|LPM_CONSTANT:lpm_constant_earth " "Info: Elaborated megafunction instantiation \"g20_Basic_Timer:pulse_gen\|LPM_CONSTANT:lpm_constant_earth\"" {  } { { "g20_Basic_Timer.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_Basic_Timer.vhd" 54 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "g20_Basic_Timer:pulse_gen\|LPM_CONSTANT:lpm_constant_earth " "Info: Instantiated megafunction \"g20_Basic_Timer:pulse_gen\|LPM_CONSTANT:lpm_constant_earth\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 26 " "Info: Parameter \"LPM_WIDTH\" = \"26\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 49999999 " "Info: Parameter \"LPM_CVALUE\" = \"49999999\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_STRENGTH UNUSED " "Info: Parameter \"LPM_STRENGTH\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_CONSTANT " "Info: Parameter \"LPM_TYPE\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"LPM_HINT\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "g20_Basic_Timer.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_Basic_Timer.vhd" 54 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER g20_Basic_Timer:pulse_gen\|LPM_COUNTER:lpm_counter_earth " "Info: Elaborating entity \"LPM_COUNTER\" for hierarchy \"g20_Basic_Timer:pulse_gen\|LPM_COUNTER:lpm_counter_earth\"" {  } { { "g20_Basic_Timer.vhd" "lpm_counter_earth" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_Basic_Timer.vhd" 65 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "g20_Basic_Timer:pulse_gen\|LPM_COUNTER:lpm_counter_earth " "Info: Elaborated megafunction instantiation \"g20_Basic_Timer:pulse_gen\|LPM_COUNTER:lpm_counter_earth\"" {  } { { "g20_Basic_Timer.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_Basic_Timer.vhd" 65 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "g20_Basic_Timer:pulse_gen\|LPM_COUNTER:lpm_counter_earth " "Info: Instantiated megafunction \"g20_Basic_Timer:pulse_gen\|LPM_COUNTER:lpm_counter_earth\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 26 " "Info: Parameter \"LPM_WIDTH\" = \"26\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 0 " "Info: Parameter \"LPM_MODULUS\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DOWN " "Info: Parameter \"LPM_DIRECTION\" = \"DOWN\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE UNUSED " "Info: Parameter \"LPM_AVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE UNUSED " "Info: Parameter \"LPM_SVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_UNUSED " "Info: Parameter \"LPM_PORT_UPDOWN\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Info: Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "g20_Basic_Timer.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_Basic_Timer.vhd" 65 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1rk.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_1rk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1rk " "Info: Found entity 1: cntr_1rk" {  } { { "db/cntr_1rk.tdf" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/db/cntr_1rk.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1rk g20_Basic_Timer:pulse_gen\|LPM_COUNTER:lpm_counter_earth\|cntr_1rk:auto_generated " "Info: Elaborating entity \"cntr_1rk\" for hierarchy \"g20_Basic_Timer:pulse_gen\|LPM_COUNTER:lpm_counter_earth\|cntr_1rk:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g20_YMD_counter g20_YMD_counter:YMD_counter " "Info: Elaborating entity \"g20_YMD_counter\" for hierarchy \"g20_YMD_counter:YMD_counter\"" {  } { { "g20_YMD_testbed.vhd" "YMD_counter" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_testbed.vhd" 110 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g20_lab2_7_segment_decoder g20_lab2_7_segment_decoder:ones " "Info: Elaborating entity \"g20_lab2_7_segment_decoder\" for hierarchy \"g20_lab2_7_segment_decoder:ones\"" {  } { { "g20_YMD_testbed.vhd" "ones" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_testbed.vhd" 133 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "g20_YMD_counter.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_counter.vhd" 110 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "26 26 " "Info: 26 registers lost all their fanouts during netlist optimizations. The first 26 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g20_Basic_Timer:pulse_gen\|lpm_counter:lpm_counter_mars\|cntr_1rk:auto_generated\|safe_q\[25\] " "Info: Register \"g20_Basic_Timer:pulse_gen\|lpm_counter:lpm_counter_mars\|cntr_1rk:auto_generated\|safe_q\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g20_Basic_Timer:pulse_gen\|lpm_counter:lpm_counter_mars\|cntr_1rk:auto_generated\|safe_q\[24\] " "Info: Register \"g20_Basic_Timer:pulse_gen\|lpm_counter:lpm_counter_mars\|cntr_1rk:auto_generated\|safe_q\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g20_Basic_Timer:pulse_gen\|lpm_counter:lpm_counter_mars\|cntr_1rk:auto_generated\|safe_q\[23\] " "Info: Register \"g20_Basic_Timer:pulse_gen\|lpm_counter:lpm_counter_mars\|cntr_1rk:auto_generated\|safe_q\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g20_Basic_Timer:pulse_gen\|lpm_counter:lpm_counter_mars\|cntr_1rk:auto_generated\|safe_q\[22\] " "Info: Register \"g20_Basic_Timer:pulse_gen\|lpm_counter:lpm_counter_mars\|cntr_1rk:auto_generated\|safe_q\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g20_Basic_Timer:pulse_gen\|lpm_counter:lpm_counter_mars\|cntr_1rk:auto_generated\|safe_q\[21\] " "Info: Register \"g20_Basic_Timer:pulse_gen\|lpm_counter:lpm_counter_mars\|cntr_1rk:auto_generated\|safe_q\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g20_Basic_Timer:pulse_gen\|lpm_counter:lpm_counter_mars\|cntr_1rk:auto_generated\|safe_q\[20\] " "Info: Register \"g20_Basic_Timer:pulse_gen\|lpm_counter:lpm_counter_mars\|cntr_1rk:auto_generated\|safe_q\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g20_Basic_Timer:pulse_gen\|lpm_counter:lpm_counter_mars\|cntr_1rk:auto_generated\|safe_q\[19\] " "Info: Register \"g20_Basic_Timer:pulse_gen\|lpm_counter:lpm_counter_mars\|cntr_1rk:auto_generated\|safe_q\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g20_Basic_Timer:pulse_gen\|lpm_counter:lpm_counter_mars\|cntr_1rk:auto_generated\|safe_q\[18\] " "Info: Register \"g20_Basic_Timer:pulse_gen\|lpm_counter:lpm_counter_mars\|cntr_1rk:auto_generated\|safe_q\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g20_Basic_Timer:pulse_gen\|lpm_counter:lpm_counter_mars\|cntr_1rk:auto_generated\|safe_q\[17\] " "Info: Register \"g20_Basic_Timer:pulse_gen\|lpm_counter:lpm_counter_mars\|cntr_1rk:auto_generated\|safe_q\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g20_Basic_Timer:pulse_gen\|lpm_counter:lpm_counter_mars\|cntr_1rk:auto_generated\|safe_q\[16\] " "Info: Register \"g20_Basic_Timer:pulse_gen\|lpm_counter:lpm_counter_mars\|cntr_1rk:auto_generated\|safe_q\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g20_Basic_Timer:pulse_gen\|lpm_counter:lpm_counter_mars\|cntr_1rk:auto_generated\|safe_q\[15\] " "Info: Register \"g20_Basic_Timer:pulse_gen\|lpm_counter:lpm_counter_mars\|cntr_1rk:auto_generated\|safe_q\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g20_Basic_Timer:pulse_gen\|lpm_counter:lpm_counter_mars\|cntr_1rk:auto_generated\|safe_q\[14\] " "Info: Register \"g20_Basic_Timer:pulse_gen\|lpm_counter:lpm_counter_mars\|cntr_1rk:auto_generated\|safe_q\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g20_Basic_Timer:pulse_gen\|lpm_counter:lpm_counter_mars\|cntr_1rk:auto_generated\|safe_q\[13\] " "Info: Register \"g20_Basic_Timer:pulse_gen\|lpm_counter:lpm_counter_mars\|cntr_1rk:auto_generated\|safe_q\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g20_Basic_Timer:pulse_gen\|lpm_counter:lpm_counter_mars\|cntr_1rk:auto_generated\|safe_q\[12\] " "Info: Register \"g20_Basic_Timer:pulse_gen\|lpm_counter:lpm_counter_mars\|cntr_1rk:auto_generated\|safe_q\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g20_Basic_Timer:pulse_gen\|lpm_counter:lpm_counter_mars\|cntr_1rk:auto_generated\|safe_q\[11\] " "Info: Register \"g20_Basic_Timer:pulse_gen\|lpm_counter:lpm_counter_mars\|cntr_1rk:auto_generated\|safe_q\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g20_Basic_Timer:pulse_gen\|lpm_counter:lpm_counter_mars\|cntr_1rk:auto_generated\|safe_q\[10\] " "Info: Register \"g20_Basic_Timer:pulse_gen\|lpm_counter:lpm_counter_mars\|cntr_1rk:auto_generated\|safe_q\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g20_Basic_Timer:pulse_gen\|lpm_counter:lpm_counter_mars\|cntr_1rk:auto_generated\|safe_q\[9\] " "Info: Register \"g20_Basic_Timer:pulse_gen\|lpm_counter:lpm_counter_mars\|cntr_1rk:auto_generated\|safe_q\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g20_Basic_Timer:pulse_gen\|lpm_counter:lpm_counter_mars\|cntr_1rk:auto_generated\|safe_q\[8\] " "Info: Register \"g20_Basic_Timer:pulse_gen\|lpm_counter:lpm_counter_mars\|cntr_1rk:auto_generated\|safe_q\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g20_Basic_Timer:pulse_gen\|lpm_counter:lpm_counter_mars\|cntr_1rk:auto_generated\|safe_q\[7\] " "Info: Register \"g20_Basic_Timer:pulse_gen\|lpm_counter:lpm_counter_mars\|cntr_1rk:auto_generated\|safe_q\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g20_Basic_Timer:pulse_gen\|lpm_counter:lpm_counter_mars\|cntr_1rk:auto_generated\|safe_q\[6\] " "Info: Register \"g20_Basic_Timer:pulse_gen\|lpm_counter:lpm_counter_mars\|cntr_1rk:auto_generated\|safe_q\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g20_Basic_Timer:pulse_gen\|lpm_counter:lpm_counter_mars\|cntr_1rk:auto_generated\|safe_q\[5\] " "Info: Register \"g20_Basic_Timer:pulse_gen\|lpm_counter:lpm_counter_mars\|cntr_1rk:auto_generated\|safe_q\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g20_Basic_Timer:pulse_gen\|lpm_counter:lpm_counter_mars\|cntr_1rk:auto_generated\|safe_q\[4\] " "Info: Register \"g20_Basic_Timer:pulse_gen\|lpm_counter:lpm_counter_mars\|cntr_1rk:auto_generated\|safe_q\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g20_Basic_Timer:pulse_gen\|lpm_counter:lpm_counter_mars\|cntr_1rk:auto_generated\|safe_q\[3\] " "Info: Register \"g20_Basic_Timer:pulse_gen\|lpm_counter:lpm_counter_mars\|cntr_1rk:auto_generated\|safe_q\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g20_Basic_Timer:pulse_gen\|lpm_counter:lpm_counter_mars\|cntr_1rk:auto_generated\|safe_q\[2\] " "Info: Register \"g20_Basic_Timer:pulse_gen\|lpm_counter:lpm_counter_mars\|cntr_1rk:auto_generated\|safe_q\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g20_Basic_Timer:pulse_gen\|lpm_counter:lpm_counter_mars\|cntr_1rk:auto_generated\|safe_q\[1\] " "Info: Register \"g20_Basic_Timer:pulse_gen\|lpm_counter:lpm_counter_mars\|cntr_1rk:auto_generated\|safe_q\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g20_Basic_Timer:pulse_gen\|lpm_counter:lpm_counter_mars\|cntr_1rk:auto_generated\|safe_q\[0\] " "Info: Register \"g20_Basic_Timer:pulse_gen\|lpm_counter:lpm_counter_mars\|cntr_1rk:auto_generated\|safe_q\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "g20_lab_4 " "Warning: Ignored assignments for entity \"g20_lab_4\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity g20_lab_4 -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity g20_lab_4 -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity g20_lab_4 -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity g20_lab_4 -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "297 " "Info: Implemented 297 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Info: Implemented 26 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Info: Implemented 28 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "243 " "Info: Implemented 243 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "324 " "Info: Peak virtual memory: 324 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 04 22:19:27 2014 " "Info: Processing ended: Fri Apr 04 22:19:27 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 04 22:19:31 2014 " "Info: Processing started: Fri Apr 04 22:19:31 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off g20_lab_4 -c g20_lab_4 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off g20_lab_4 -c g20_lab_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "g20_lab_4 EP2C20F484C7 " "Info: Selected device EP2C20F484C7 for design \"g20_lab_4\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info: Device EP2C50F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/g20_lab_4/" 0 { } { { 0 { 0 ""} 0 512 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/g20_lab_4/" 0 { } { { 0 { 0 ""} 0 513 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/g20_lab_4/" 0 { } { { 0 { 0 ""} 0 514 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "17 54 " "Critical Warning: No exact pin location assignment(s) for 17 pins of 54 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d_set\[1\] " "Info: Pin d_set\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { d_set[1] } } } { "g20_YMD_testbed.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_testbed.vhd" 33 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { d_set[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/g20_lab_4/" 0 { } { { 0 { 0 ""} 0 196 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y_set\[1\] " "Info: Pin y_set\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { y_set[1] } } } { "g20_YMD_testbed.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_testbed.vhd" 35 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y_set[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/g20_lab_4/" 0 { } { { 0 { 0 ""} 0 205 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y_set\[11\] " "Info: Pin y_set\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { y_set[11] } } } { "g20_YMD_testbed.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_testbed.vhd" 35 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y_set[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/g20_lab_4/" 0 { } { { 0 { 0 ""} 0 215 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y_set\[9\] " "Info: Pin y_set\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { y_set[9] } } } { "g20_YMD_testbed.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_testbed.vhd" 35 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y_set[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/g20_lab_4/" 0 { } { { 0 { 0 ""} 0 213 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y_set\[10\] " "Info: Pin y_set\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { y_set[10] } } } { "g20_YMD_testbed.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_testbed.vhd" 35 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y_set[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/g20_lab_4/" 0 { } { { 0 { 0 ""} 0 214 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y_set\[8\] " "Info: Pin y_set\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { y_set[8] } } } { "g20_YMD_testbed.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_testbed.vhd" 35 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y_set[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/g20_lab_4/" 0 { } { { 0 { 0 ""} 0 212 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y_set\[7\] " "Info: Pin y_set\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { y_set[7] } } } { "g20_YMD_testbed.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_testbed.vhd" 35 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y_set[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/g20_lab_4/" 0 { } { { 0 { 0 ""} 0 211 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y_set\[6\] " "Info: Pin y_set\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { y_set[6] } } } { "g20_YMD_testbed.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_testbed.vhd" 35 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y_set[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/g20_lab_4/" 0 { } { { 0 { 0 ""} 0 210 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y_set\[5\] " "Info: Pin y_set\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { y_set[5] } } } { "g20_YMD_testbed.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_testbed.vhd" 35 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y_set[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/g20_lab_4/" 0 { } { { 0 { 0 ""} 0 209 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y_set\[4\] " "Info: Pin y_set\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { y_set[4] } } } { "g20_YMD_testbed.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_testbed.vhd" 35 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y_set[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/g20_lab_4/" 0 { } { { 0 { 0 ""} 0 208 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d_set\[4\] " "Info: Pin d_set\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { d_set[4] } } } { "g20_YMD_testbed.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_testbed.vhd" 33 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { d_set[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/g20_lab_4/" 0 { } { { 0 { 0 ""} 0 199 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d_set\[3\] " "Info: Pin d_set\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { d_set[3] } } } { "g20_YMD_testbed.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_testbed.vhd" 33 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { d_set[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/g20_lab_4/" 0 { } { { 0 { 0 ""} 0 198 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y_set\[3\] " "Info: Pin y_set\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { y_set[3] } } } { "g20_YMD_testbed.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_testbed.vhd" 35 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y_set[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/g20_lab_4/" 0 { } { { 0 { 0 ""} 0 207 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d_set\[2\] " "Info: Pin d_set\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { d_set[2] } } } { "g20_YMD_testbed.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_testbed.vhd" 33 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { d_set[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/g20_lab_4/" 0 { } { { 0 { 0 ""} 0 197 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y_set\[2\] " "Info: Pin y_set\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { y_set[2] } } } { "g20_YMD_testbed.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_testbed.vhd" 35 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y_set[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/g20_lab_4/" 0 { } { { 0 { 0 ""} 0 206 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d_set\[0\] " "Info: Pin d_set\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { d_set[0] } } } { "g20_YMD_testbed.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_testbed.vhd" 33 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { d_set[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/g20_lab_4/" 0 { } { { 0 { 0 ""} 0 195 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y_set\[0\] " "Info: Pin y_set\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { y_set[0] } } } { "g20_YMD_testbed.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_testbed.vhd" 35 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y_set[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/g20_lab_4/" 0 { } { { 0 { 0 ""} 0 204 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "g20_YMD_testbed.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_testbed.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/g20_lab_4/" 0 { } { { 0 { 0 ""} 0 251 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst (placed in PIN L22 (CLK4, LVDSCLK2p, Input)) " "Info: Automatically promoted node rst (placed in PIN L22 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g20_Basic_Timer:pulse_gen\|earth_counter_load " "Info: Destination node g20_Basic_Timer:pulse_gen\|earth_counter_load" {  } { { "g20_Basic_Timer.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_Basic_Timer.vhd" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g20_Basic_Timer:pulse_gen|earth_counter_load } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/g20_lab_4/" 0 { } { { 0 { 0 ""} 0 159 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { rst } } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst" } } } } { "g20_YMD_testbed.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_testbed.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/g20_lab_4/" 0 { } { { 0 { 0 ""} 0 252 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "17 unused 3.3V 17 0 0 " "Info: Number of I/O pins in group: 17 (unused VREF, 3.3V VCCIO, 17 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 40 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 32 1 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 32 total pin(s) used --  1 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 37 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  37 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 34 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 2 38 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  38 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 1 42 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "7.363 ns register register " "Info: Estimated most critical path is register to register delay of 7.363 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns g20_YMD_counter:YMD_counter\|day_count\[2\] 1 REG LAB_X25_Y18 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X25_Y18; Fanout = 4; REG Node = 'g20_YMD_counter:YMD_counter\|day_count\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g20_YMD_counter:YMD_counter|day_count[2] } "NODE_NAME" } } { "g20_YMD_counter.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_counter.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.322 ns) 1.336 ns g20_YMD_counter:YMD_counter\|day_rst~0 2 COMB LAB_X24_Y19 2 " "Info: 2: + IC(1.014 ns) + CELL(0.322 ns) = 1.336 ns; Loc. = LAB_X24_Y19; Fanout = 2; COMB Node = 'g20_YMD_counter:YMD_counter\|day_rst~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.336 ns" { g20_YMD_counter:YMD_counter|day_count[2] g20_YMD_counter:YMD_counter|day_rst~0 } "NODE_NAME" } } { "g20_YMD_counter.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_counter.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.709 ns) + CELL(0.178 ns) 3.223 ns g20_YMD_counter:YMD_counter\|month_rst~1 3 COMB LAB_X19_Y15 7 " "Info: 3: + IC(1.709 ns) + CELL(0.178 ns) = 3.223 ns; Loc. = LAB_X19_Y15; Fanout = 7; COMB Node = 'g20_YMD_counter:YMD_counter\|month_rst~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.887 ns" { g20_YMD_counter:YMD_counter|day_rst~0 g20_YMD_counter:YMD_counter|month_rst~1 } "NODE_NAME" } } { "g20_YMD_counter.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_counter.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.033 ns) + CELL(0.516 ns) 5.772 ns g20_YMD_counter:YMD_counter\|year_count\[7\]~2 4 COMB LAB_X40_Y24 12 " "Info: 4: + IC(2.033 ns) + CELL(0.516 ns) = 5.772 ns; Loc. = LAB_X40_Y24; Fanout = 12; COMB Node = 'g20_YMD_counter:YMD_counter\|year_count\[7\]~2'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.549 ns" { g20_YMD_counter:YMD_counter|month_rst~1 g20_YMD_counter:YMD_counter|year_count[7]~2 } "NODE_NAME" } } { "g20_YMD_counter.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_counter.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.833 ns) + CELL(0.758 ns) 7.363 ns g20_YMD_counter:YMD_counter\|year_count\[9\] 5 REG LAB_X42_Y24 11 " "Info: 5: + IC(0.833 ns) + CELL(0.758 ns) = 7.363 ns; Loc. = LAB_X42_Y24; Fanout = 11; REG Node = 'g20_YMD_counter:YMD_counter\|year_count\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.591 ns" { g20_YMD_counter:YMD_counter|year_count[7]~2 g20_YMD_counter:YMD_counter|year_count[9] } "NODE_NAME" } } { "g20_YMD_counter.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_counter.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.774 ns ( 24.09 % ) " "Info: Total cell delay = 1.774 ns ( 24.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.589 ns ( 75.91 % ) " "Info: Total interconnect delay = 5.589 ns ( 75.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.363 ns" { g20_YMD_counter:YMD_counter|day_count[2] g20_YMD_counter:YMD_counter|day_rst~0 g20_YMD_counter:YMD_counter|month_rst~1 g20_YMD_counter:YMD_counter|year_count[7]~2 g20_YMD_counter:YMD_counter|year_count[9] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X12_Y14 X24_Y27 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "28 " "Warning: Found 28 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[0\] 0 " "Info: Pin \"hex0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[1\] 0 " "Info: Pin \"hex0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[2\] 0 " "Info: Pin \"hex0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[3\] 0 " "Info: Pin \"hex0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[4\] 0 " "Info: Pin \"hex0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[5\] 0 " "Info: Pin \"hex0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[6\] 0 " "Info: Pin \"hex0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[0\] 0 " "Info: Pin \"hex1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[1\] 0 " "Info: Pin \"hex1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[2\] 0 " "Info: Pin \"hex1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[3\] 0 " "Info: Pin \"hex1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[4\] 0 " "Info: Pin \"hex1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[5\] 0 " "Info: Pin \"hex1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[6\] 0 " "Info: Pin \"hex1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[0\] 0 " "Info: Pin \"hex2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[1\] 0 " "Info: Pin \"hex2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[2\] 0 " "Info: Pin \"hex2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[3\] 0 " "Info: Pin \"hex2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[4\] 0 " "Info: Pin \"hex2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[5\] 0 " "Info: Pin \"hex2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[6\] 0 " "Info: Pin \"hex2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[0\] 0 " "Info: Pin \"hex3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[1\] 0 " "Info: Pin \"hex3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[2\] 0 " "Info: Pin \"hex3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[3\] 0 " "Info: Pin \"hex3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[4\] 0 " "Info: Pin \"hex3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[5\] 0 " "Info: Pin \"hex3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[6\] 0 " "Info: Pin \"hex3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/91sp2/quartus/g20_lab_4/g20_lab_4.fit.smsg " "Info: Generated suppressed messages file C:/altera/91sp2/quartus/g20_lab_4/g20_lab_4.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "358 " "Info: Peak virtual memory: 358 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 04 22:19:34 2014 " "Info: Processing ended: Fri Apr 04 22:19:34 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 04 22:19:38 2014 " "Info: Processing started: Fri Apr 04 22:19:38 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off g20_lab_4 -c g20_lab_4 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off g20_lab_4 -c g20_lab_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "271 " "Info: Peak virtual memory: 271 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 04 22:19:39 2014 " "Info: Processing ended: Fri Apr 04 22:19:39 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 04 22:19:43 2014 " "Info: Processing started: Fri Apr 04 22:19:43 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off g20_lab_4 -c g20_lab_4 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off g20_lab_4 -c g20_lab_4 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "g20_YMD_testbed.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_testbed.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register g20_YMD_counter:YMD_counter\|day_count\[3\] register g20_YMD_counter:YMD_counter\|year_count\[10\] 139.24 MHz 7.182 ns Internal " "Info: Clock \"clk\" has Internal fmax of 139.24 MHz between source register \"g20_YMD_counter:YMD_counter\|day_count\[3\]\" and destination register \"g20_YMD_counter:YMD_counter\|year_count\[10\]\" (period= 7.182 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.956 ns + Longest register register " "Info: + Longest register to register delay is 6.956 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns g20_YMD_counter:YMD_counter\|day_count\[3\] 1 REG LCFF_X25_Y18_N5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y18_N5; Fanout = 4; REG Node = 'g20_YMD_counter:YMD_counter\|day_count\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g20_YMD_counter:YMD_counter|day_count[3] } "NODE_NAME" } } { "g20_YMD_counter.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_counter.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.962 ns) + CELL(0.491 ns) 1.453 ns g20_YMD_counter:YMD_counter\|day_rst~0 2 COMB LCCOMB_X24_Y19_N20 2 " "Info: 2: + IC(0.962 ns) + CELL(0.491 ns) = 1.453 ns; Loc. = LCCOMB_X24_Y19_N20; Fanout = 2; COMB Node = 'g20_YMD_counter:YMD_counter\|day_rst~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.453 ns" { g20_YMD_counter:YMD_counter|day_count[3] g20_YMD_counter:YMD_counter|day_rst~0 } "NODE_NAME" } } { "g20_YMD_counter.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_counter.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.157 ns) + CELL(0.178 ns) 2.788 ns g20_YMD_counter:YMD_counter\|month_rst~1 3 COMB LCCOMB_X19_Y15_N4 7 " "Info: 3: + IC(1.157 ns) + CELL(0.178 ns) = 2.788 ns; Loc. = LCCOMB_X19_Y15_N4; Fanout = 7; COMB Node = 'g20_YMD_counter:YMD_counter\|month_rst~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.335 ns" { g20_YMD_counter:YMD_counter|day_rst~0 g20_YMD_counter:YMD_counter|month_rst~1 } "NODE_NAME" } } { "g20_YMD_counter.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_counter.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.422 ns) + CELL(0.178 ns) 5.388 ns g20_YMD_counter:YMD_counter\|year_count\[7\]~2 4 COMB LCCOMB_X40_Y24_N20 12 " "Info: 4: + IC(2.422 ns) + CELL(0.178 ns) = 5.388 ns; Loc. = LCCOMB_X40_Y24_N20; Fanout = 12; COMB Node = 'g20_YMD_counter:YMD_counter\|year_count\[7\]~2'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.600 ns" { g20_YMD_counter:YMD_counter|month_rst~1 g20_YMD_counter:YMD_counter|year_count[7]~2 } "NODE_NAME" } } { "g20_YMD_counter.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_counter.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.810 ns) + CELL(0.758 ns) 6.956 ns g20_YMD_counter:YMD_counter\|year_count\[10\] 5 REG LCFF_X42_Y24_N19 11 " "Info: 5: + IC(0.810 ns) + CELL(0.758 ns) = 6.956 ns; Loc. = LCFF_X42_Y24_N19; Fanout = 11; REG Node = 'g20_YMD_counter:YMD_counter\|year_count\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.568 ns" { g20_YMD_counter:YMD_counter|year_count[7]~2 g20_YMD_counter:YMD_counter|year_count[10] } "NODE_NAME" } } { "g20_YMD_counter.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_counter.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.605 ns ( 23.07 % ) " "Info: Total cell delay = 1.605 ns ( 23.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.351 ns ( 76.93 % ) " "Info: Total interconnect delay = 5.351 ns ( 76.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.956 ns" { g20_YMD_counter:YMD_counter|day_count[3] g20_YMD_counter:YMD_counter|day_rst~0 g20_YMD_counter:YMD_counter|month_rst~1 g20_YMD_counter:YMD_counter|year_count[7]~2 g20_YMD_counter:YMD_counter|year_count[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.956 ns" { g20_YMD_counter:YMD_counter|day_count[3] {} g20_YMD_counter:YMD_counter|day_rst~0 {} g20_YMD_counter:YMD_counter|month_rst~1 {} g20_YMD_counter:YMD_counter|year_count[7]~2 {} g20_YMD_counter:YMD_counter|year_count[10] {} } { 0.000ns 0.962ns 1.157ns 2.422ns 0.810ns } { 0.000ns 0.491ns 0.178ns 0.178ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.013 ns - Smallest " "Info: - Smallest clock skew is 0.013 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.864 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.864 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "g20_YMD_testbed.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_testbed.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 47 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 47; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "g20_YMD_testbed.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_testbed.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.602 ns) 2.864 ns g20_YMD_counter:YMD_counter\|year_count\[10\] 3 REG LCFF_X42_Y24_N19 11 " "Info: 3: + IC(0.998 ns) + CELL(0.602 ns) = 2.864 ns; Loc. = LCFF_X42_Y24_N19; Fanout = 11; REG Node = 'g20_YMD_counter:YMD_counter\|year_count\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.600 ns" { clk~clkctrl g20_YMD_counter:YMD_counter|year_count[10] } "NODE_NAME" } } { "g20_YMD_counter.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_counter.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.84 % ) " "Info: Total cell delay = 1.628 ns ( 56.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.236 ns ( 43.16 % ) " "Info: Total interconnect delay = 1.236 ns ( 43.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.864 ns" { clk clk~clkctrl g20_YMD_counter:YMD_counter|year_count[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.864 ns" { clk {} clk~combout {} clk~clkctrl {} g20_YMD_counter:YMD_counter|year_count[10] {} } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.851 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "g20_YMD_testbed.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_testbed.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 47 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 47; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "g20_YMD_testbed.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_testbed.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.602 ns) 2.851 ns g20_YMD_counter:YMD_counter\|day_count\[3\] 3 REG LCFF_X25_Y18_N5 4 " "Info: 3: + IC(0.985 ns) + CELL(0.602 ns) = 2.851 ns; Loc. = LCFF_X25_Y18_N5; Fanout = 4; REG Node = 'g20_YMD_counter:YMD_counter\|day_count\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.587 ns" { clk~clkctrl g20_YMD_counter:YMD_counter|day_count[3] } "NODE_NAME" } } { "g20_YMD_counter.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_counter.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.10 % ) " "Info: Total cell delay = 1.628 ns ( 57.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.223 ns ( 42.90 % ) " "Info: Total interconnect delay = 1.223 ns ( 42.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.851 ns" { clk clk~clkctrl g20_YMD_counter:YMD_counter|day_count[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.851 ns" { clk {} clk~combout {} clk~clkctrl {} g20_YMD_counter:YMD_counter|day_count[3] {} } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.864 ns" { clk clk~clkctrl g20_YMD_counter:YMD_counter|year_count[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.864 ns" { clk {} clk~combout {} clk~clkctrl {} g20_YMD_counter:YMD_counter|year_count[10] {} } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.851 ns" { clk clk~clkctrl g20_YMD_counter:YMD_counter|day_count[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.851 ns" { clk {} clk~combout {} clk~clkctrl {} g20_YMD_counter:YMD_counter|day_count[3] {} } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "g20_YMD_counter.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_counter.vhd" 110 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "g20_YMD_counter.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_counter.vhd" 110 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.956 ns" { g20_YMD_counter:YMD_counter|day_count[3] g20_YMD_counter:YMD_counter|day_rst~0 g20_YMD_counter:YMD_counter|month_rst~1 g20_YMD_counter:YMD_counter|year_count[7]~2 g20_YMD_counter:YMD_counter|year_count[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.956 ns" { g20_YMD_counter:YMD_counter|day_count[3] {} g20_YMD_counter:YMD_counter|day_rst~0 {} g20_YMD_counter:YMD_counter|month_rst~1 {} g20_YMD_counter:YMD_counter|year_count[7]~2 {} g20_YMD_counter:YMD_counter|year_count[10] {} } { 0.000ns 0.962ns 1.157ns 2.422ns 0.810ns } { 0.000ns 0.491ns 0.178ns 0.178ns 0.758ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.864 ns" { clk clk~clkctrl g20_YMD_counter:YMD_counter|year_count[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.864 ns" { clk {} clk~combout {} clk~clkctrl {} g20_YMD_counter:YMD_counter|year_count[10] {} } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.851 ns" { clk clk~clkctrl g20_YMD_counter:YMD_counter|day_count[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.851 ns" { clk {} clk~combout {} clk~clkctrl {} g20_YMD_counter:YMD_counter|day_count[3] {} } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "g20_YMD_counter:YMD_counter\|day_count\[3\] d_set\[3\] clk 5.422 ns register " "Info: tsu for register \"g20_YMD_counter:YMD_counter\|day_count\[3\]\" (data pin = \"d_set\[3\]\", clock pin = \"clk\") is 5.422 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.311 ns + Longest pin register " "Info: + Longest pin to register delay is 8.311 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns d_set\[3\] 1 PIN PIN_N15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N15; Fanout = 1; PIN Node = 'd_set\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { d_set[3] } "NODE_NAME" } } { "g20_YMD_testbed.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_testbed.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.816 ns) + CELL(0.545 ns) 8.215 ns g20_YMD_counter:YMD_counter\|day_count~2 2 COMB LCCOMB_X25_Y18_N4 1 " "Info: 2: + IC(6.816 ns) + CELL(0.545 ns) = 8.215 ns; Loc. = LCCOMB_X25_Y18_N4; Fanout = 1; COMB Node = 'g20_YMD_counter:YMD_counter\|day_count~2'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.361 ns" { d_set[3] g20_YMD_counter:YMD_counter|day_count~2 } "NODE_NAME" } } { "g20_YMD_counter.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_counter.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 8.311 ns g20_YMD_counter:YMD_counter\|day_count\[3\] 3 REG LCFF_X25_Y18_N5 4 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 8.311 ns; Loc. = LCFF_X25_Y18_N5; Fanout = 4; REG Node = 'g20_YMD_counter:YMD_counter\|day_count\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.096 ns" { g20_YMD_counter:YMD_counter|day_count~2 g20_YMD_counter:YMD_counter|day_count[3] } "NODE_NAME" } } { "g20_YMD_counter.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_counter.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.495 ns ( 17.99 % ) " "Info: Total cell delay = 1.495 ns ( 17.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.816 ns ( 82.01 % ) " "Info: Total interconnect delay = 6.816 ns ( 82.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.311 ns" { d_set[3] g20_YMD_counter:YMD_counter|day_count~2 g20_YMD_counter:YMD_counter|day_count[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.311 ns" { d_set[3] {} d_set[3]~combout {} g20_YMD_counter:YMD_counter|day_count~2 {} g20_YMD_counter:YMD_counter|day_count[3] {} } { 0.000ns 0.000ns 6.816ns 0.000ns } { 0.000ns 0.854ns 0.545ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "g20_YMD_counter.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_counter.vhd" 110 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.851 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "g20_YMD_testbed.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_testbed.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 47 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 47; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "g20_YMD_testbed.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_testbed.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.602 ns) 2.851 ns g20_YMD_counter:YMD_counter\|day_count\[3\] 3 REG LCFF_X25_Y18_N5 4 " "Info: 3: + IC(0.985 ns) + CELL(0.602 ns) = 2.851 ns; Loc. = LCFF_X25_Y18_N5; Fanout = 4; REG Node = 'g20_YMD_counter:YMD_counter\|day_count\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.587 ns" { clk~clkctrl g20_YMD_counter:YMD_counter|day_count[3] } "NODE_NAME" } } { "g20_YMD_counter.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_counter.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.10 % ) " "Info: Total cell delay = 1.628 ns ( 57.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.223 ns ( 42.90 % ) " "Info: Total interconnect delay = 1.223 ns ( 42.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.851 ns" { clk clk~clkctrl g20_YMD_counter:YMD_counter|day_count[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.851 ns" { clk {} clk~combout {} clk~clkctrl {} g20_YMD_counter:YMD_counter|day_count[3] {} } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.311 ns" { d_set[3] g20_YMD_counter:YMD_counter|day_count~2 g20_YMD_counter:YMD_counter|day_count[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.311 ns" { d_set[3] {} d_set[3]~combout {} g20_YMD_counter:YMD_counter|day_count~2 {} g20_YMD_counter:YMD_counter|day_count[3] {} } { 0.000ns 0.000ns 6.816ns 0.000ns } { 0.000ns 0.854ns 0.545ns 0.096ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.851 ns" { clk clk~clkctrl g20_YMD_counter:YMD_counter|day_count[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.851 ns" { clk {} clk~combout {} clk~clkctrl {} g20_YMD_counter:YMD_counter|day_count[3] {} } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk hex0\[5\] g20_YMD_counter:YMD_counter\|year_count\[11\] 33.116 ns register " "Info: tco from clock \"clk\" to destination pin \"hex0\[5\]\" through register \"g20_YMD_counter:YMD_counter\|year_count\[11\]\" is 33.116 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.857 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "g20_YMD_testbed.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_testbed.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 47 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 47; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "g20_YMD_testbed.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_testbed.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.602 ns) 2.857 ns g20_YMD_counter:YMD_counter\|year_count\[11\] 3 REG LCFF_X39_Y24_N1 11 " "Info: 3: + IC(0.991 ns) + CELL(0.602 ns) = 2.857 ns; Loc. = LCFF_X39_Y24_N1; Fanout = 11; REG Node = 'g20_YMD_counter:YMD_counter\|year_count\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.593 ns" { clk~clkctrl g20_YMD_counter:YMD_counter|year_count[11] } "NODE_NAME" } } { "g20_YMD_counter.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_counter.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.98 % ) " "Info: Total cell delay = 1.628 ns ( 56.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.229 ns ( 43.02 % ) " "Info: Total interconnect delay = 1.229 ns ( 43.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.857 ns" { clk clk~clkctrl g20_YMD_counter:YMD_counter|year_count[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.857 ns" { clk {} clk~combout {} clk~clkctrl {} g20_YMD_counter:YMD_counter|year_count[11] {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "g20_YMD_counter.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_counter.vhd" 110 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "29.982 ns + Longest register pin " "Info: + Longest register to pin delay is 29.982 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns g20_YMD_counter:YMD_counter\|year_count\[11\] 1 REG LCFF_X39_Y24_N1 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X39_Y24_N1; Fanout = 11; REG Node = 'g20_YMD_counter:YMD_counter\|year_count\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g20_YMD_counter:YMD_counter|year_count[11] } "NODE_NAME" } } { "g20_YMD_counter.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_counter.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.542 ns) 1.548 ns g20_lab2_7_segment_decoder:ones~8 2 COMB LCCOMB_X42_Y24_N8 1 " "Info: 2: + IC(1.006 ns) + CELL(0.542 ns) = 1.548 ns; Loc. = LCCOMB_X42_Y24_N8; Fanout = 1; COMB Node = 'g20_lab2_7_segment_decoder:ones~8'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.548 ns" { g20_YMD_counter:YMD_counter|year_count[11] g20_lab2_7_segment_decoder:ones~8 } "NODE_NAME" } } { "g20_YMD_testbed.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_testbed.vhd" 133 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.176 ns) + CELL(0.178 ns) 2.902 ns g20_lab2_7_segment_decoder:ones~9 3 COMB LCCOMB_X39_Y21_N10 3 " "Info: 3: + IC(1.176 ns) + CELL(0.178 ns) = 2.902 ns; Loc. = LCCOMB_X39_Y21_N10; Fanout = 3; COMB Node = 'g20_lab2_7_segment_decoder:ones~9'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.354 ns" { g20_lab2_7_segment_decoder:ones~8 g20_lab2_7_segment_decoder:ones~9 } "NODE_NAME" } } { "g20_YMD_testbed.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_testbed.vhd" 133 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.915 ns) + CELL(0.521 ns) 4.338 ns LessThan2~0 4 COMB LCCOMB_X40_Y24_N30 3 " "Info: 4: + IC(0.915 ns) + CELL(0.521 ns) = 4.338 ns; Loc. = LCCOMB_X40_Y24_N30; Fanout = 3; COMB Node = 'LessThan2~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.436 ns" { g20_lab2_7_segment_decoder:ones~9 LessThan2~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.545 ns) 5.772 ns LessThan4~3 5 COMB LCCOMB_X40_Y24_N22 4 " "Info: 5: + IC(0.889 ns) + CELL(0.545 ns) = 5.772 ns; Loc. = LCCOMB_X40_Y24_N22; Fanout = 4; COMB Node = 'LessThan4~3'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.434 ns" { LessThan2~0 LessThan4~3 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.228 ns) + CELL(0.319 ns) 7.319 ns LessThan4~2 6 COMB LCCOMB_X39_Y22_N16 2 " "Info: 6: + IC(1.228 ns) + CELL(0.319 ns) = 7.319 ns; Loc. = LCCOMB_X39_Y22_N16; Fanout = 2; COMB Node = 'LessThan4~2'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.547 ns" { LessThan4~3 LessThan4~2 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.544 ns) 8.790 ns g20_lab2_7_segment_decoder:ones~14 7 COMB LCCOMB_X40_Y24_N6 3 " "Info: 7: + IC(0.927 ns) + CELL(0.544 ns) = 8.790 ns; Loc. = LCCOMB_X40_Y24_N6; Fanout = 3; COMB Node = 'g20_lab2_7_segment_decoder:ones~14'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.471 ns" { LessThan4~2 g20_lab2_7_segment_decoder:ones~14 } "NODE_NAME" } } { "g20_YMD_testbed.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_testbed.vhd" 133 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.366 ns) + CELL(0.319 ns) 11.475 ns LessThan6~0 8 COMB LCCOMB_X24_Y19_N28 3 " "Info: 8: + IC(2.366 ns) + CELL(0.319 ns) = 11.475 ns; Loc. = LCCOMB_X24_Y19_N28; Fanout = 3; COMB Node = 'LessThan6~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.685 ns" { g20_lab2_7_segment_decoder:ones~14 LessThan6~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.521 ns) 12.313 ns g20_lab2_7_segment_decoder:ones~16 9 COMB LCCOMB_X24_Y19_N6 4 " "Info: 9: + IC(0.317 ns) + CELL(0.521 ns) = 12.313 ns; Loc. = LCCOMB_X24_Y19_N6; Fanout = 4; COMB Node = 'g20_lab2_7_segment_decoder:ones~16'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.838 ns" { LessThan6~0 g20_lab2_7_segment_decoder:ones~16 } "NODE_NAME" } } { "g20_YMD_testbed.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_testbed.vhd" 133 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.542 ns) 13.209 ns g20_lab2_7_segment_decoder:ones~30 10 COMB LCCOMB_X24_Y19_N18 4 " "Info: 10: + IC(0.354 ns) + CELL(0.542 ns) = 13.209 ns; Loc. = LCCOMB_X24_Y19_N18; Fanout = 4; COMB Node = 'g20_lab2_7_segment_decoder:ones~30'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.896 ns" { g20_lab2_7_segment_decoder:ones~16 g20_lab2_7_segment_decoder:ones~30 } "NODE_NAME" } } { "g20_YMD_testbed.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_testbed.vhd" 133 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.078 ns) + CELL(0.521 ns) 15.808 ns g20_lab2_7_segment_decoder:tens~11 11 COMB LCCOMB_X39_Y21_N14 4 " "Info: 11: + IC(2.078 ns) + CELL(0.521 ns) = 15.808 ns; Loc. = LCCOMB_X39_Y21_N14; Fanout = 4; COMB Node = 'g20_lab2_7_segment_decoder:tens~11'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.599 ns" { g20_lab2_7_segment_decoder:ones~30 g20_lab2_7_segment_decoder:tens~11 } "NODE_NAME" } } { "g20_YMD_testbed.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_testbed.vhd" 141 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.043 ns) + CELL(0.507 ns) 18.358 ns g20_lab2_7_segment_decoder:tens~13 12 COMB LCCOMB_X20_Y21_N12 5 " "Info: 12: + IC(2.043 ns) + CELL(0.507 ns) = 18.358 ns; Loc. = LCCOMB_X20_Y21_N12; Fanout = 5; COMB Node = 'g20_lab2_7_segment_decoder:tens~13'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.550 ns" { g20_lab2_7_segment_decoder:tens~11 g20_lab2_7_segment_decoder:tens~13 } "NODE_NAME" } } { "g20_YMD_testbed.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_testbed.vhd" 141 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.739 ns) + CELL(0.322 ns) 20.419 ns display_bcd\[8\]~4 13 COMB LCCOMB_X11_Y20_N26 10 " "Info: 13: + IC(1.739 ns) + CELL(0.322 ns) = 20.419 ns; Loc. = LCCOMB_X11_Y20_N26; Fanout = 10; COMB Node = 'display_bcd\[8\]~4'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.061 ns" { g20_lab2_7_segment_decoder:tens~13 display_bcd[8]~4 } "NODE_NAME" } } { "g20_YMD_testbed.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_testbed.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.110 ns) + CELL(0.512 ns) 22.041 ns g20_lab2_7_segment_decoder:hundreds\|Mux0~2 14 COMB LCCOMB_X16_Y20_N22 7 " "Info: 14: + IC(1.110 ns) + CELL(0.512 ns) = 22.041 ns; Loc. = LCCOMB_X16_Y20_N22; Fanout = 7; COMB Node = 'g20_lab2_7_segment_decoder:hundreds\|Mux0~2'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.622 ns" { display_bcd[8]~4 g20_lab2_7_segment_decoder:hundreds|Mux0~2 } "NODE_NAME" } } { "g20_lab2_7_segment_decoder.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_lab2_7_segment_decoder.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.754 ns) + CELL(0.322 ns) 24.117 ns g20_lab2_7_segment_decoder:tens\|Mux0~1 15 COMB LCCOMB_X4_Y21_N16 6 " "Info: 15: + IC(1.754 ns) + CELL(0.322 ns) = 24.117 ns; Loc. = LCCOMB_X4_Y21_N16; Fanout = 6; COMB Node = 'g20_lab2_7_segment_decoder:tens\|Mux0~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.076 ns" { g20_lab2_7_segment_decoder:hundreds|Mux0~2 g20_lab2_7_segment_decoder:tens|Mux0~1 } "NODE_NAME" } } { "g20_lab2_7_segment_decoder.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_lab2_7_segment_decoder.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.195 ns) + CELL(0.178 ns) 25.490 ns g20_lab2_7_segment_decoder:ones\|Mux2~0 16 COMB LCCOMB_X1_Y19_N2 1 " "Info: 16: + IC(1.195 ns) + CELL(0.178 ns) = 25.490 ns; Loc. = LCCOMB_X1_Y19_N2; Fanout = 1; COMB Node = 'g20_lab2_7_segment_decoder:ones\|Mux2~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.373 ns" { g20_lab2_7_segment_decoder:tens|Mux0~1 g20_lab2_7_segment_decoder:ones|Mux2~0 } "NODE_NAME" } } { "g20_lab2_7_segment_decoder.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_lab2_7_segment_decoder.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.491 ns) 26.274 ns g20_lab2_7_segment_decoder:ones\|Mux2~1 17 COMB LCCOMB_X1_Y19_N4 1 " "Info: 17: + IC(0.293 ns) + CELL(0.491 ns) = 26.274 ns; Loc. = LCCOMB_X1_Y19_N4; Fanout = 1; COMB Node = 'g20_lab2_7_segment_decoder:ones\|Mux2~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.784 ns" { g20_lab2_7_segment_decoder:ones|Mux2~0 g20_lab2_7_segment_decoder:ones|Mux2~1 } "NODE_NAME" } } { "g20_lab2_7_segment_decoder.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_lab2_7_segment_decoder.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(2.850 ns) 29.982 ns hex0\[5\] 18 PIN PIN_F1 0 " "Info: 18: + IC(0.858 ns) + CELL(2.850 ns) = 29.982 ns; Loc. = PIN_F1; Fanout = 0; PIN Node = 'hex0\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.708 ns" { g20_lab2_7_segment_decoder:ones|Mux2~1 hex0[5] } "NODE_NAME" } } { "g20_YMD_testbed.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_testbed.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.734 ns ( 32.47 % ) " "Info: Total cell delay = 9.734 ns ( 32.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "20.248 ns ( 67.53 % ) " "Info: Total interconnect delay = 20.248 ns ( 67.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "29.982 ns" { g20_YMD_counter:YMD_counter|year_count[11] g20_lab2_7_segment_decoder:ones~8 g20_lab2_7_segment_decoder:ones~9 LessThan2~0 LessThan4~3 LessThan4~2 g20_lab2_7_segment_decoder:ones~14 LessThan6~0 g20_lab2_7_segment_decoder:ones~16 g20_lab2_7_segment_decoder:ones~30 g20_lab2_7_segment_decoder:tens~11 g20_lab2_7_segment_decoder:tens~13 display_bcd[8]~4 g20_lab2_7_segment_decoder:hundreds|Mux0~2 g20_lab2_7_segment_decoder:tens|Mux0~1 g20_lab2_7_segment_decoder:ones|Mux2~0 g20_lab2_7_segment_decoder:ones|Mux2~1 hex0[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "29.982 ns" { g20_YMD_counter:YMD_counter|year_count[11] {} g20_lab2_7_segment_decoder:ones~8 {} g20_lab2_7_segment_decoder:ones~9 {} LessThan2~0 {} LessThan4~3 {} LessThan4~2 {} g20_lab2_7_segment_decoder:ones~14 {} LessThan6~0 {} g20_lab2_7_segment_decoder:ones~16 {} g20_lab2_7_segment_decoder:ones~30 {} g20_lab2_7_segment_decoder:tens~11 {} g20_lab2_7_segment_decoder:tens~13 {} display_bcd[8]~4 {} g20_lab2_7_segment_decoder:hundreds|Mux0~2 {} g20_lab2_7_segment_decoder:tens|Mux0~1 {} g20_lab2_7_segment_decoder:ones|Mux2~0 {} g20_lab2_7_segment_decoder:ones|Mux2~1 {} hex0[5] {} } { 0.000ns 1.006ns 1.176ns 0.915ns 0.889ns 1.228ns 0.927ns 2.366ns 0.317ns 0.354ns 2.078ns 2.043ns 1.739ns 1.110ns 1.754ns 1.195ns 0.293ns 0.858ns } { 0.000ns 0.542ns 0.178ns 0.521ns 0.545ns 0.319ns 0.544ns 0.319ns 0.521ns 0.542ns 0.521ns 0.507ns 0.322ns 0.512ns 0.322ns 0.178ns 0.491ns 2.850ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.857 ns" { clk clk~clkctrl g20_YMD_counter:YMD_counter|year_count[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.857 ns" { clk {} clk~combout {} clk~clkctrl {} g20_YMD_counter:YMD_counter|year_count[11] {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "29.982 ns" { g20_YMD_counter:YMD_counter|year_count[11] g20_lab2_7_segment_decoder:ones~8 g20_lab2_7_segment_decoder:ones~9 LessThan2~0 LessThan4~3 LessThan4~2 g20_lab2_7_segment_decoder:ones~14 LessThan6~0 g20_lab2_7_segment_decoder:ones~16 g20_lab2_7_segment_decoder:ones~30 g20_lab2_7_segment_decoder:tens~11 g20_lab2_7_segment_decoder:tens~13 display_bcd[8]~4 g20_lab2_7_segment_decoder:hundreds|Mux0~2 g20_lab2_7_segment_decoder:tens|Mux0~1 g20_lab2_7_segment_decoder:ones|Mux2~0 g20_lab2_7_segment_decoder:ones|Mux2~1 hex0[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "29.982 ns" { g20_YMD_counter:YMD_counter|year_count[11] {} g20_lab2_7_segment_decoder:ones~8 {} g20_lab2_7_segment_decoder:ones~9 {} LessThan2~0 {} LessThan4~3 {} LessThan4~2 {} g20_lab2_7_segment_decoder:ones~14 {} LessThan6~0 {} g20_lab2_7_segment_decoder:ones~16 {} g20_lab2_7_segment_decoder:ones~30 {} g20_lab2_7_segment_decoder:tens~11 {} g20_lab2_7_segment_decoder:tens~13 {} display_bcd[8]~4 {} g20_lab2_7_segment_decoder:hundreds|Mux0~2 {} g20_lab2_7_segment_decoder:tens|Mux0~1 {} g20_lab2_7_segment_decoder:ones|Mux2~0 {} g20_lab2_7_segment_decoder:ones|Mux2~1 {} hex0[5] {} } { 0.000ns 1.006ns 1.176ns 0.915ns 0.889ns 1.228ns 0.927ns 2.366ns 0.317ns 0.354ns 2.078ns 2.043ns 1.739ns 1.110ns 1.754ns 1.195ns 0.293ns 0.858ns } { 0.000ns 0.542ns 0.178ns 0.521ns 0.545ns 0.319ns 0.544ns 0.319ns 0.521ns 0.542ns 0.521ns 0.507ns 0.322ns 0.512ns 0.322ns 0.178ns 0.491ns 2.850ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "display_sel\[1\] hex0\[5\] 32.212 ns Longest " "Info: Longest tpd from source pin \"display_sel\[1\]\" to destination pin \"hex0\[5\]\" is 32.212 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns display_sel\[1\] 1 PIN PIN_L2 31 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L2; Fanout = 31; PIN Node = 'display_sel\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { display_sel[1] } "NODE_NAME" } } { "g20_YMD_testbed.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_testbed.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.326 ns) + CELL(0.491 ns) 3.843 ns g20_lab2_7_segment_decoder:ones~5 2 COMB LCCOMB_X42_Y24_N28 3 " "Info: 2: + IC(2.326 ns) + CELL(0.491 ns) = 3.843 ns; Loc. = LCCOMB_X42_Y24_N28; Fanout = 3; COMB Node = 'g20_lab2_7_segment_decoder:ones~5'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.817 ns" { display_sel[1] g20_lab2_7_segment_decoder:ones~5 } "NODE_NAME" } } { "g20_YMD_testbed.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_testbed.vhd" 133 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.853 ns) + CELL(0.516 ns) 5.212 ns g20_lab2_7_segment_decoder:ones~7 3 COMB LCCOMB_X42_Y23_N0 4 " "Info: 3: + IC(0.853 ns) + CELL(0.516 ns) = 5.212 ns; Loc. = LCCOMB_X42_Y23_N0; Fanout = 4; COMB Node = 'g20_lab2_7_segment_decoder:ones~7'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.369 ns" { g20_lab2_7_segment_decoder:ones~5 g20_lab2_7_segment_decoder:ones~7 } "NODE_NAME" } } { "g20_YMD_testbed.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_testbed.vhd" 133 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.178 ns) + CELL(0.178 ns) 6.568 ns LessThan2~0 4 COMB LCCOMB_X40_Y24_N30 3 " "Info: 4: + IC(1.178 ns) + CELL(0.178 ns) = 6.568 ns; Loc. = LCCOMB_X40_Y24_N30; Fanout = 3; COMB Node = 'LessThan2~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.356 ns" { g20_lab2_7_segment_decoder:ones~7 LessThan2~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.545 ns) 8.002 ns LessThan4~3 5 COMB LCCOMB_X40_Y24_N22 4 " "Info: 5: + IC(0.889 ns) + CELL(0.545 ns) = 8.002 ns; Loc. = LCCOMB_X40_Y24_N22; Fanout = 4; COMB Node = 'LessThan4~3'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.434 ns" { LessThan2~0 LessThan4~3 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.228 ns) + CELL(0.319 ns) 9.549 ns LessThan4~2 6 COMB LCCOMB_X39_Y22_N16 2 " "Info: 6: + IC(1.228 ns) + CELL(0.319 ns) = 9.549 ns; Loc. = LCCOMB_X39_Y22_N16; Fanout = 2; COMB Node = 'LessThan4~2'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.547 ns" { LessThan4~3 LessThan4~2 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.544 ns) 11.020 ns g20_lab2_7_segment_decoder:ones~14 7 COMB LCCOMB_X40_Y24_N6 3 " "Info: 7: + IC(0.927 ns) + CELL(0.544 ns) = 11.020 ns; Loc. = LCCOMB_X40_Y24_N6; Fanout = 3; COMB Node = 'g20_lab2_7_segment_decoder:ones~14'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.471 ns" { LessThan4~2 g20_lab2_7_segment_decoder:ones~14 } "NODE_NAME" } } { "g20_YMD_testbed.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_testbed.vhd" 133 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.366 ns) + CELL(0.319 ns) 13.705 ns LessThan6~0 8 COMB LCCOMB_X24_Y19_N28 3 " "Info: 8: + IC(2.366 ns) + CELL(0.319 ns) = 13.705 ns; Loc. = LCCOMB_X24_Y19_N28; Fanout = 3; COMB Node = 'LessThan6~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.685 ns" { g20_lab2_7_segment_decoder:ones~14 LessThan6~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.521 ns) 14.543 ns g20_lab2_7_segment_decoder:ones~16 9 COMB LCCOMB_X24_Y19_N6 4 " "Info: 9: + IC(0.317 ns) + CELL(0.521 ns) = 14.543 ns; Loc. = LCCOMB_X24_Y19_N6; Fanout = 4; COMB Node = 'g20_lab2_7_segment_decoder:ones~16'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.838 ns" { LessThan6~0 g20_lab2_7_segment_decoder:ones~16 } "NODE_NAME" } } { "g20_YMD_testbed.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_testbed.vhd" 133 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.542 ns) 15.439 ns g20_lab2_7_segment_decoder:ones~30 10 COMB LCCOMB_X24_Y19_N18 4 " "Info: 10: + IC(0.354 ns) + CELL(0.542 ns) = 15.439 ns; Loc. = LCCOMB_X24_Y19_N18; Fanout = 4; COMB Node = 'g20_lab2_7_segment_decoder:ones~30'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.896 ns" { g20_lab2_7_segment_decoder:ones~16 g20_lab2_7_segment_decoder:ones~30 } "NODE_NAME" } } { "g20_YMD_testbed.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_testbed.vhd" 133 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.078 ns) + CELL(0.521 ns) 18.038 ns g20_lab2_7_segment_decoder:tens~11 11 COMB LCCOMB_X39_Y21_N14 4 " "Info: 11: + IC(2.078 ns) + CELL(0.521 ns) = 18.038 ns; Loc. = LCCOMB_X39_Y21_N14; Fanout = 4; COMB Node = 'g20_lab2_7_segment_decoder:tens~11'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.599 ns" { g20_lab2_7_segment_decoder:ones~30 g20_lab2_7_segment_decoder:tens~11 } "NODE_NAME" } } { "g20_YMD_testbed.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_testbed.vhd" 141 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.043 ns) + CELL(0.507 ns) 20.588 ns g20_lab2_7_segment_decoder:tens~13 12 COMB LCCOMB_X20_Y21_N12 5 " "Info: 12: + IC(2.043 ns) + CELL(0.507 ns) = 20.588 ns; Loc. = LCCOMB_X20_Y21_N12; Fanout = 5; COMB Node = 'g20_lab2_7_segment_decoder:tens~13'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.550 ns" { g20_lab2_7_segment_decoder:tens~11 g20_lab2_7_segment_decoder:tens~13 } "NODE_NAME" } } { "g20_YMD_testbed.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_testbed.vhd" 141 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.739 ns) + CELL(0.322 ns) 22.649 ns display_bcd\[8\]~4 13 COMB LCCOMB_X11_Y20_N26 10 " "Info: 13: + IC(1.739 ns) + CELL(0.322 ns) = 22.649 ns; Loc. = LCCOMB_X11_Y20_N26; Fanout = 10; COMB Node = 'display_bcd\[8\]~4'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.061 ns" { g20_lab2_7_segment_decoder:tens~13 display_bcd[8]~4 } "NODE_NAME" } } { "g20_YMD_testbed.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_testbed.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.110 ns) + CELL(0.512 ns) 24.271 ns g20_lab2_7_segment_decoder:hundreds\|Mux0~2 14 COMB LCCOMB_X16_Y20_N22 7 " "Info: 14: + IC(1.110 ns) + CELL(0.512 ns) = 24.271 ns; Loc. = LCCOMB_X16_Y20_N22; Fanout = 7; COMB Node = 'g20_lab2_7_segment_decoder:hundreds\|Mux0~2'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.622 ns" { display_bcd[8]~4 g20_lab2_7_segment_decoder:hundreds|Mux0~2 } "NODE_NAME" } } { "g20_lab2_7_segment_decoder.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_lab2_7_segment_decoder.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.754 ns) + CELL(0.322 ns) 26.347 ns g20_lab2_7_segment_decoder:tens\|Mux0~1 15 COMB LCCOMB_X4_Y21_N16 6 " "Info: 15: + IC(1.754 ns) + CELL(0.322 ns) = 26.347 ns; Loc. = LCCOMB_X4_Y21_N16; Fanout = 6; COMB Node = 'g20_lab2_7_segment_decoder:tens\|Mux0~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.076 ns" { g20_lab2_7_segment_decoder:hundreds|Mux0~2 g20_lab2_7_segment_decoder:tens|Mux0~1 } "NODE_NAME" } } { "g20_lab2_7_segment_decoder.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_lab2_7_segment_decoder.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.195 ns) + CELL(0.178 ns) 27.720 ns g20_lab2_7_segment_decoder:ones\|Mux2~0 16 COMB LCCOMB_X1_Y19_N2 1 " "Info: 16: + IC(1.195 ns) + CELL(0.178 ns) = 27.720 ns; Loc. = LCCOMB_X1_Y19_N2; Fanout = 1; COMB Node = 'g20_lab2_7_segment_decoder:ones\|Mux2~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.373 ns" { g20_lab2_7_segment_decoder:tens|Mux0~1 g20_lab2_7_segment_decoder:ones|Mux2~0 } "NODE_NAME" } } { "g20_lab2_7_segment_decoder.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_lab2_7_segment_decoder.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.491 ns) 28.504 ns g20_lab2_7_segment_decoder:ones\|Mux2~1 17 COMB LCCOMB_X1_Y19_N4 1 " "Info: 17: + IC(0.293 ns) + CELL(0.491 ns) = 28.504 ns; Loc. = LCCOMB_X1_Y19_N4; Fanout = 1; COMB Node = 'g20_lab2_7_segment_decoder:ones\|Mux2~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.784 ns" { g20_lab2_7_segment_decoder:ones|Mux2~0 g20_lab2_7_segment_decoder:ones|Mux2~1 } "NODE_NAME" } } { "g20_lab2_7_segment_decoder.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_lab2_7_segment_decoder.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(2.850 ns) 32.212 ns hex0\[5\] 18 PIN PIN_F1 0 " "Info: 18: + IC(0.858 ns) + CELL(2.850 ns) = 32.212 ns; Loc. = PIN_F1; Fanout = 0; PIN Node = 'hex0\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.708 ns" { g20_lab2_7_segment_decoder:ones|Mux2~1 hex0[5] } "NODE_NAME" } } { "g20_YMD_testbed.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_testbed.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.704 ns ( 33.23 % ) " "Info: Total cell delay = 10.704 ns ( 33.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "21.508 ns ( 66.77 % ) " "Info: Total interconnect delay = 21.508 ns ( 66.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "32.212 ns" { display_sel[1] g20_lab2_7_segment_decoder:ones~5 g20_lab2_7_segment_decoder:ones~7 LessThan2~0 LessThan4~3 LessThan4~2 g20_lab2_7_segment_decoder:ones~14 LessThan6~0 g20_lab2_7_segment_decoder:ones~16 g20_lab2_7_segment_decoder:ones~30 g20_lab2_7_segment_decoder:tens~11 g20_lab2_7_segment_decoder:tens~13 display_bcd[8]~4 g20_lab2_7_segment_decoder:hundreds|Mux0~2 g20_lab2_7_segment_decoder:tens|Mux0~1 g20_lab2_7_segment_decoder:ones|Mux2~0 g20_lab2_7_segment_decoder:ones|Mux2~1 hex0[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "32.212 ns" { display_sel[1] {} display_sel[1]~combout {} g20_lab2_7_segment_decoder:ones~5 {} g20_lab2_7_segment_decoder:ones~7 {} LessThan2~0 {} LessThan4~3 {} LessThan4~2 {} g20_lab2_7_segment_decoder:ones~14 {} LessThan6~0 {} g20_lab2_7_segment_decoder:ones~16 {} g20_lab2_7_segment_decoder:ones~30 {} g20_lab2_7_segment_decoder:tens~11 {} g20_lab2_7_segment_decoder:tens~13 {} display_bcd[8]~4 {} g20_lab2_7_segment_decoder:hundreds|Mux0~2 {} g20_lab2_7_segment_decoder:tens|Mux0~1 {} g20_lab2_7_segment_decoder:ones|Mux2~0 {} g20_lab2_7_segment_decoder:ones|Mux2~1 {} hex0[5] {} } { 0.000ns 0.000ns 2.326ns 0.853ns 1.178ns 0.889ns 1.228ns 0.927ns 2.366ns 0.317ns 0.354ns 2.078ns 2.043ns 1.739ns 1.110ns 1.754ns 1.195ns 0.293ns 0.858ns } { 0.000ns 1.026ns 0.491ns 0.516ns 0.178ns 0.545ns 0.319ns 0.544ns 0.319ns 0.521ns 0.542ns 0.521ns 0.507ns 0.322ns 0.512ns 0.322ns 0.178ns 0.491ns 2.850ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "g20_YMD_counter:YMD_counter\|month_count\[0\] m_set\[0\] clk 0.069 ns register " "Info: th for register \"g20_YMD_counter:YMD_counter\|month_count\[0\]\" (data pin = \"m_set\[0\]\", clock pin = \"clk\") is 0.069 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.858 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.858 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "g20_YMD_testbed.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_testbed.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 47 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 47; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "g20_YMD_testbed.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_testbed.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.602 ns) 2.858 ns g20_YMD_counter:YMD_counter\|month_count\[0\] 3 REG LCFF_X19_Y15_N25 8 " "Info: 3: + IC(0.992 ns) + CELL(0.602 ns) = 2.858 ns; Loc. = LCFF_X19_Y15_N25; Fanout = 8; REG Node = 'g20_YMD_counter:YMD_counter\|month_count\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.594 ns" { clk~clkctrl g20_YMD_counter:YMD_counter|month_count[0] } "NODE_NAME" } } { "g20_YMD_counter.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_counter.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.96 % ) " "Info: Total cell delay = 1.628 ns ( 56.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.230 ns ( 43.04 % ) " "Info: Total interconnect delay = 1.230 ns ( 43.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.858 ns" { clk clk~clkctrl g20_YMD_counter:YMD_counter|month_count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.858 ns" { clk {} clk~combout {} clk~clkctrl {} g20_YMD_counter:YMD_counter|month_count[0] {} } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "g20_YMD_counter.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_counter.vhd" 110 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.075 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.075 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.036 ns) 1.036 ns m_set\[0\] 1 PIN PIN_M22 1 " "Info: 1: + IC(0.000 ns) + CELL(1.036 ns) = 1.036 ns; Loc. = PIN_M22; Fanout = 1; PIN Node = 'm_set\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_set[0] } "NODE_NAME" } } { "g20_YMD_testbed.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_testbed.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.765 ns) + CELL(0.178 ns) 2.979 ns g20_YMD_counter:YMD_counter\|month_count~5 2 COMB LCCOMB_X19_Y15_N24 1 " "Info: 2: + IC(1.765 ns) + CELL(0.178 ns) = 2.979 ns; Loc. = LCCOMB_X19_Y15_N24; Fanout = 1; COMB Node = 'g20_YMD_counter:YMD_counter\|month_count~5'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.943 ns" { m_set[0] g20_YMD_counter:YMD_counter|month_count~5 } "NODE_NAME" } } { "g20_YMD_counter.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_counter.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.075 ns g20_YMD_counter:YMD_counter\|month_count\[0\] 3 REG LCFF_X19_Y15_N25 8 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 3.075 ns; Loc. = LCFF_X19_Y15_N25; Fanout = 8; REG Node = 'g20_YMD_counter:YMD_counter\|month_count\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.096 ns" { g20_YMD_counter:YMD_counter|month_count~5 g20_YMD_counter:YMD_counter|month_count[0] } "NODE_NAME" } } { "g20_YMD_counter.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab_4/g20_YMD_counter.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.310 ns ( 42.60 % ) " "Info: Total cell delay = 1.310 ns ( 42.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.765 ns ( 57.40 % ) " "Info: Total interconnect delay = 1.765 ns ( 57.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.075 ns" { m_set[0] g20_YMD_counter:YMD_counter|month_count~5 g20_YMD_counter:YMD_counter|month_count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.075 ns" { m_set[0] {} m_set[0]~combout {} g20_YMD_counter:YMD_counter|month_count~5 {} g20_YMD_counter:YMD_counter|month_count[0] {} } { 0.000ns 0.000ns 1.765ns 0.000ns } { 0.000ns 1.036ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.858 ns" { clk clk~clkctrl g20_YMD_counter:YMD_counter|month_count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.858 ns" { clk {} clk~combout {} clk~clkctrl {} g20_YMD_counter:YMD_counter|month_count[0] {} } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.075 ns" { m_set[0] g20_YMD_counter:YMD_counter|month_count~5 g20_YMD_counter:YMD_counter|month_count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.075 ns" { m_set[0] {} m_set[0]~combout {} g20_YMD_counter:YMD_counter|month_count~5 {} g20_YMD_counter:YMD_counter|month_count[0] {} } { 0.000ns 0.000ns 1.765ns 0.000ns } { 0.000ns 1.036ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "220 " "Info: Peak virtual memory: 220 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 04 22:19:44 2014 " "Info: Processing ended: Fri Apr 04 22:19:44 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 8 s " "Info: Quartus II Full Compilation was successful. 0 errors, 8 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
