// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module vid_oe1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        bckgndYUV_din,
        bckgndYUV_num_data_valid,
        bckgndYUV_fifo_cap,
        bckgndYUV_full_n,
        bckgndYUV_write,
        rampVal_3_flag_0,
        hdata_flag_0,
        rampVal_2_flag_0,
        loopWidth,
        pix_val_V_5,
        pix_val_V,
        conv2_i_i_i351,
        conv2_i_i_i333_cast_cast,
        conv2_i_i_i_cast,
        select_ln214,
        conv2_i_i10_i349_cast_cast_cast_cast,
        conv2_i_i10_i331,
        conv2_i_i10_i326,
        rampStart_1,
        Zplate_Hor_Control_Start,
        bckgndId_load,
        cmp2_i321,
        zext_ln1032,
        y,
        colorFormatLocal,
        cmp141_i,
        icmp_ln1217,
        barWidth_cast,
        barWidth,
        shl_ln,
        Zplate_Hor_Control_Delta,
        Zplate_Ver_Control_Start,
        cmp12_i,
        Zplate_Ver_Control_Delta,
        sub_i_i_i,
        barWidthMinSamples,
        icmp_ln1404_1,
        icmp_ln1404,
        sub40_i,
        add_ln1488,
        cmp35_i526,
        or_ln1592,
        or_ln1592_1,
        or_ln1592_2,
        cmp59_i,
        cmp126_i,
        rampVal_3_flag_1_out,
        rampVal_3_flag_1_out_ap_vld,
        rampVal_3_new_1_out,
        rampVal_3_new_1_out_ap_vld,
        rampVal_3_loc_1_out_i,
        rampVal_3_loc_1_out_o,
        rampVal_3_loc_1_out_o_ap_vld,
        rampVal_loc_1_out_i,
        rampVal_loc_1_out_o,
        rampVal_loc_1_out_o_ap_vld,
        hBarSel_4_loc_1_out_i,
        hBarSel_4_loc_1_out_o,
        hBarSel_4_loc_1_out_o_ap_vld,
        zonePlateVAddr_loc_1_out_i,
        zonePlateVAddr_loc_1_out_o,
        zonePlateVAddr_loc_1_out_o_ap_vld,
        vBarSel_loc_1_out_i,
        vBarSel_loc_1_out_o,
        vBarSel_loc_1_out_o_ap_vld,
        hBarSel_loc_1_out_i,
        hBarSel_loc_1_out_o,
        hBarSel_loc_1_out_o_ap_vld,
        hdata_flag_1_out,
        hdata_flag_1_out_ap_vld,
        hdata_new_1_out,
        hdata_new_1_out_ap_vld,
        hdata_loc_1_out_i,
        hdata_loc_1_out_o,
        hdata_loc_1_out_o_ap_vld,
        vBarSel_2_loc_1_out_i,
        vBarSel_2_loc_1_out_o,
        vBarSel_2_loc_1_out_o_ap_vld,
        hBarSel_3_loc_1_out_i,
        hBarSel_3_loc_1_out_o,
        hBarSel_3_loc_1_out_o_ap_vld,
        rampVal_2_flag_1_out,
        rampVal_2_flag_1_out_ap_vld,
        rampVal_2_new_1_out,
        rampVal_2_new_1_out_ap_vld,
        rampVal_2_loc_1_out_i,
        rampVal_2_loc_1_out_o,
        rampVal_2_loc_1_out_o_ap_vld,
        vBarSel_3_loc_1_out_i,
        vBarSel_3_loc_1_out_o,
        vBarSel_3_loc_1_out_o_ap_vld,
        hBarSel_5_loc_1_out_i,
        hBarSel_5_loc_1_out_o,
        hBarSel_5_loc_1_out_o_ap_vld,
        p_0_2_0_0_0557_out_i,
        p_0_2_0_0_0557_out_o,
        p_0_2_0_0_0557_out_o_ap_vld,
        p_0_1_0_0_0555_out_i,
        p_0_1_0_0_0555_out_o,
        p_0_1_0_0_0555_out_o_ap_vld,
        p_0_0_0_0_0553_out_i,
        p_0_0_0_0_0553_out_o,
        p_0_0_0_0_0553_out_o_ap_vld,
        rampVal,
        rampVal_ap_vld,
        hBarSel_2,
        hBarSel_2_ap_vld,
        s,
        zonePlateVAddr,
        zonePlateVAddr_ap_vld,
        hBarSel,
        hBarSel_ap_vld,
        vBarSel,
        vBarSel_ap_vld,
        hBarSel_3,
        hBarSel_3_ap_vld,
        vBarSel_2,
        vBarSel_2_ap_vld,
        hBarSel_1,
        hBarSel_1_ap_vld,
        vBarSel_1,
        vBarSel_1_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [23:0] bckgndYUV_din;
input  [4:0] bckgndYUV_num_data_valid;
input  [4:0] bckgndYUV_fifo_cap;
input   bckgndYUV_full_n;
output   bckgndYUV_write;
input  [0:0] rampVal_3_flag_0;
input  [0:0] hdata_flag_0;
input  [0:0] rampVal_2_flag_0;
input  [15:0] loopWidth;
input  [7:0] pix_val_V_5;
input  [7:0] pix_val_V;
input  [7:0] conv2_i_i_i351;
input  [4:0] conv2_i_i_i333_cast_cast;
input  [0:0] conv2_i_i_i_cast;
input  [7:0] select_ln214;
input  [2:0] conv2_i_i10_i349_cast_cast_cast_cast;
input  [7:0] conv2_i_i10_i331;
input  [7:0] conv2_i_i10_i326;
input  [7:0] rampStart_1;
input  [15:0] Zplate_Hor_Control_Start;
input  [7:0] bckgndId_load;
input  [0:0] cmp2_i321;
input  [7:0] zext_ln1032;
input  [15:0] y;
input  [7:0] colorFormatLocal;
input  [0:0] cmp141_i;
input  [0:0] icmp_ln1217;
input  [10:0] barWidth_cast;
input  [10:0] barWidth;
input  [15:0] shl_ln;
input  [15:0] Zplate_Hor_Control_Delta;
input  [15:0] Zplate_Ver_Control_Start;
input  [0:0] cmp12_i;
input  [15:0] Zplate_Ver_Control_Delta;
input  [10:0] sub_i_i_i;
input  [9:0] barWidthMinSamples;
input  [0:0] icmp_ln1404_1;
input  [0:0] icmp_ln1404;
input  [16:0] sub40_i;
input  [7:0] add_ln1488;
input  [0:0] cmp35_i526;
input  [0:0] or_ln1592;
input  [0:0] or_ln1592_1;
input  [0:0] or_ln1592_2;
input  [0:0] cmp59_i;
input  [0:0] cmp126_i;
output  [0:0] rampVal_3_flag_1_out;
output   rampVal_3_flag_1_out_ap_vld;
output  [15:0] rampVal_3_new_1_out;
output   rampVal_3_new_1_out_ap_vld;
input  [15:0] rampVal_3_loc_1_out_i;
output  [15:0] rampVal_3_loc_1_out_o;
output   rampVal_3_loc_1_out_o_ap_vld;
input  [15:0] rampVal_loc_1_out_i;
output  [15:0] rampVal_loc_1_out_o;
output   rampVal_loc_1_out_o_ap_vld;
input  [7:0] hBarSel_4_loc_1_out_i;
output  [7:0] hBarSel_4_loc_1_out_o;
output   hBarSel_4_loc_1_out_o_ap_vld;
input  [15:0] zonePlateVAddr_loc_1_out_i;
output  [15:0] zonePlateVAddr_loc_1_out_o;
output   zonePlateVAddr_loc_1_out_o_ap_vld;
input  [7:0] vBarSel_loc_1_out_i;
output  [7:0] vBarSel_loc_1_out_o;
output   vBarSel_loc_1_out_o_ap_vld;
input  [7:0] hBarSel_loc_1_out_i;
output  [7:0] hBarSel_loc_1_out_o;
output   hBarSel_loc_1_out_o_ap_vld;
output  [0:0] hdata_flag_1_out;
output   hdata_flag_1_out_ap_vld;
output  [15:0] hdata_new_1_out;
output   hdata_new_1_out_ap_vld;
input  [15:0] hdata_loc_1_out_i;
output  [15:0] hdata_loc_1_out_o;
output   hdata_loc_1_out_o_ap_vld;
input  [7:0] vBarSel_2_loc_1_out_i;
output  [7:0] vBarSel_2_loc_1_out_o;
output   vBarSel_2_loc_1_out_o_ap_vld;
input  [7:0] hBarSel_3_loc_1_out_i;
output  [7:0] hBarSel_3_loc_1_out_o;
output   hBarSel_3_loc_1_out_o_ap_vld;
output  [0:0] rampVal_2_flag_1_out;
output   rampVal_2_flag_1_out_ap_vld;
output  [15:0] rampVal_2_new_1_out;
output   rampVal_2_new_1_out_ap_vld;
input  [15:0] rampVal_2_loc_1_out_i;
output  [15:0] rampVal_2_loc_1_out_o;
output   rampVal_2_loc_1_out_o_ap_vld;
input  [7:0] vBarSel_3_loc_1_out_i;
output  [7:0] vBarSel_3_loc_1_out_o;
output   vBarSel_3_loc_1_out_o_ap_vld;
input  [7:0] hBarSel_5_loc_1_out_i;
output  [7:0] hBarSel_5_loc_1_out_o;
output   hBarSel_5_loc_1_out_o_ap_vld;
input  [7:0] p_0_2_0_0_0557_out_i;
output  [7:0] p_0_2_0_0_0557_out_o;
output   p_0_2_0_0_0557_out_o_ap_vld;
input  [7:0] p_0_1_0_0_0555_out_i;
output  [7:0] p_0_1_0_0_0555_out_o;
output   p_0_1_0_0_0555_out_o_ap_vld;
input  [7:0] p_0_0_0_0_0553_out_i;
output  [7:0] p_0_0_0_0_0553_out_o;
output   p_0_0_0_0_0553_out_o_ap_vld;
output  [7:0] rampVal;
output   rampVal_ap_vld;
output  [7:0] hBarSel_2;
output   hBarSel_2_ap_vld;
input  [31:0] s;
output  [15:0] zonePlateVAddr;
output   zonePlateVAddr_ap_vld;
output  [2:0] hBarSel;
output   hBarSel_ap_vld;
output  [2:0] vBarSel;
output   vBarSel_ap_vld;
output  [2:0] hBarSel_3;
output   hBarSel_3_ap_vld;
output  [7:0] vBarSel_2;
output   vBarSel_2_ap_vld;
output  [2:0] hBarSel_1;
output   hBarSel_1_ap_vld;
output  [0:0] vBarSel_1;
output   vBarSel_1_ap_vld;

reg ap_idle;
reg bckgndYUV_write;
reg rampVal_3_flag_1_out_ap_vld;
reg rampVal_3_new_1_out_ap_vld;
reg[15:0] rampVal_3_loc_1_out_o;
reg rampVal_3_loc_1_out_o_ap_vld;
reg[15:0] rampVal_loc_1_out_o;
reg rampVal_loc_1_out_o_ap_vld;
reg[7:0] hBarSel_4_loc_1_out_o;
reg hBarSel_4_loc_1_out_o_ap_vld;
reg[15:0] zonePlateVAddr_loc_1_out_o;
reg zonePlateVAddr_loc_1_out_o_ap_vld;
reg[7:0] vBarSel_loc_1_out_o;
reg vBarSel_loc_1_out_o_ap_vld;
reg[7:0] hBarSel_loc_1_out_o;
reg hBarSel_loc_1_out_o_ap_vld;
reg hdata_flag_1_out_ap_vld;
reg hdata_new_1_out_ap_vld;
reg[15:0] hdata_loc_1_out_o;
reg hdata_loc_1_out_o_ap_vld;
reg[7:0] vBarSel_2_loc_1_out_o;
reg vBarSel_2_loc_1_out_o_ap_vld;
reg[7:0] hBarSel_3_loc_1_out_o;
reg hBarSel_3_loc_1_out_o_ap_vld;
reg rampVal_2_flag_1_out_ap_vld;
reg rampVal_2_new_1_out_ap_vld;
reg[15:0] rampVal_2_loc_1_out_o;
reg rampVal_2_loc_1_out_o_ap_vld;
reg[7:0] vBarSel_3_loc_1_out_o;
reg vBarSel_3_loc_1_out_o_ap_vld;
reg[7:0] hBarSel_5_loc_1_out_o;
reg hBarSel_5_loc_1_out_o_ap_vld;
reg[7:0] p_0_2_0_0_0557_out_o;
reg p_0_2_0_0_0557_out_o_ap_vld;
reg[7:0] p_0_1_0_0_0555_out_o;
reg p_0_1_0_0_0555_out_o_ap_vld;
reg[7:0] p_0_0_0_0_0553_out_o;
reg p_0_0_0_0_0553_out_o_ap_vld;
reg[7:0] rampVal;
reg rampVal_ap_vld;
reg[7:0] hBarSel_2;
reg hBarSel_2_ap_vld;
reg[15:0] zonePlateVAddr;
reg zonePlateVAddr_ap_vld;
reg[2:0] hBarSel;
reg hBarSel_ap_vld;
reg[2:0] vBarSel;
reg vBarSel_ap_vld;
reg[2:0] hBarSel_3;
reg hBarSel_3_ap_vld;
reg[7:0] vBarSel_2;
reg vBarSel_2_ap_vld;
reg[2:0] hBarSel_1;
reg hBarSel_1_ap_vld;
reg[0:0] vBarSel_1;
reg vBarSel_1_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
reg    ap_block_state22_pp0_stage0_iter21;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln520_fu_1635_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [1:0] redYuv_address0;
reg    redYuv_ce0;
wire   [7:0] redYuv_q0;
wire   [1:0] grnYuv_address0;
reg    grnYuv_ce0;
wire   [7:0] grnYuv_q0;
wire   [1:0] bluYuv_address0;
reg    bluYuv_ce0;
wire   [7:0] bluYuv_q0;
wire   [1:0] blkYuv_address0;
reg    blkYuv_ce0;
wire   [7:0] blkYuv_q0;
wire   [1:0] whiYuv_address0;
reg    whiYuv_ce0;
wire   [7:0] whiYuv_q0;
reg   [2:0] tpgBarSelRgb_r_address0;
reg    tpgBarSelRgb_r_ce0;
wire   [1:0] tpgBarSelRgb_r_q0;
reg   [2:0] tpgBarSelYuv_y_address0;
reg    tpgBarSelYuv_y_ce0;
wire   [7:0] tpgBarSelYuv_y_q0;
reg   [2:0] tpgBarSelRgb_g_address0;
reg    tpgBarSelRgb_g_ce0;
wire   [1:0] tpgBarSelRgb_g_q0;
reg   [2:0] tpgBarSelYuv_u_address0;
reg    tpgBarSelYuv_u_ce0;
wire   [7:0] tpgBarSelYuv_u_q0;
reg   [2:0] tpgBarSelYuv_v_address0;
reg    tpgBarSelYuv_v_ce0;
wire   [7:0] tpgBarSelYuv_v_q0;
reg   [10:0] xBar_V;
reg   [2:0] tpgBarSelRgb_b_address0;
reg    tpgBarSelRgb_b_ce0;
wire   [1:0] tpgBarSelRgb_b_q0;
wire   [10:0] tpgSinTableArray_address0;
reg    tpgSinTableArray_ce0;
wire  signed [19:0] tpgSinTableArray_q0;
reg   [15:0] zonePlateVDelta;
wire   [5:0] tpgTartanBarArray_address0;
reg    tpgTartanBarArray_ce0;
wire   [2:0] tpgTartanBarArray_q0;
reg   [9:0] xCount_V;
reg   [9:0] yCount_V;
reg   [9:0] xCount_V_2;
reg   [0:0] vHatch;
reg   [9:0] yCount_V_2;
wire   [1:0] whiYuv_1_address0;
reg    whiYuv_1_ce0;
wire   [7:0] whiYuv_1_q0;
wire   [1:0] blkYuv_1_address0;
reg    blkYuv_1_ce0;
wire   [7:0] blkYuv_1_q0;
wire   [8:0] tpgSinTableArray_9bit_0_address0;
reg    tpgSinTableArray_9bit_0_ce0;
wire   [7:0] tpgSinTableArray_9bit_0_q0;
wire   [8:0] tpgSinTableArray_9bit_0_address1;
reg    tpgSinTableArray_9bit_0_ce1;
wire   [7:0] tpgSinTableArray_9bit_0_q1;
wire   [8:0] tpgSinTableArray_9bit_0_address2;
reg    tpgSinTableArray_9bit_0_ce2;
wire   [7:0] tpgSinTableArray_9bit_0_q2;
wire   [8:0] tpgSinTableArray_9bit_1_address0;
reg    tpgSinTableArray_9bit_1_ce0;
wire   [7:0] tpgSinTableArray_9bit_1_q0;
wire   [8:0] tpgSinTableArray_9bit_1_address1;
reg    tpgSinTableArray_9bit_1_ce1;
wire   [7:0] tpgSinTableArray_9bit_1_q1;
wire   [8:0] tpgSinTableArray_9bit_1_address2;
reg    tpgSinTableArray_9bit_1_ce2;
wire   [7:0] tpgSinTableArray_9bit_1_q2;
wire   [8:0] tpgSinTableArray_9bit_2_address0;
reg    tpgSinTableArray_9bit_2_ce0;
wire   [8:0] tpgSinTableArray_9bit_2_q0;
wire   [8:0] tpgSinTableArray_9bit_2_address1;
reg    tpgSinTableArray_9bit_2_ce1;
wire   [8:0] tpgSinTableArray_9bit_2_q1;
wire   [8:0] tpgSinTableArray_9bit_2_address2;
reg    tpgSinTableArray_9bit_2_ce2;
wire   [8:0] tpgSinTableArray_9bit_2_q2;
wire   [8:0] tpgSinTableArray_9bit_3_address0;
reg    tpgSinTableArray_9bit_3_ce0;
wire   [7:0] tpgSinTableArray_9bit_3_q0;
wire   [8:0] tpgSinTableArray_9bit_3_address1;
reg    tpgSinTableArray_9bit_3_ce1;
wire   [7:0] tpgSinTableArray_9bit_3_q1;
wire   [8:0] tpgSinTableArray_9bit_3_address2;
reg    tpgSinTableArray_9bit_3_ce2;
wire   [7:0] tpgSinTableArray_9bit_3_q2;
wire   [8:0] tpgSinTableArray_9bit_4_address0;
reg    tpgSinTableArray_9bit_4_ce0;
wire   [7:0] tpgSinTableArray_9bit_4_q0;
wire   [8:0] tpgSinTableArray_9bit_4_address1;
reg    tpgSinTableArray_9bit_4_ce1;
wire   [7:0] tpgSinTableArray_9bit_4_q1;
wire   [8:0] tpgSinTableArray_9bit_4_address2;
reg    tpgSinTableArray_9bit_4_ce2;
wire   [7:0] tpgSinTableArray_9bit_4_q2;
wire   [4:0] tpgCheckerBoardArray_address0;
reg    tpgCheckerBoardArray_ce0;
wire   [1:0] tpgCheckerBoardArray_q0;
reg   [9:0] xCount_V_3;
reg   [9:0] yCount_V_3;
reg   [27:0] rSerie_V;
reg   [27:0] gSerie_V;
reg   [27:0] bSerie_V;
wire   [2:0] DPtpgBarSelRgb_VESA_r_address0;
reg    DPtpgBarSelRgb_VESA_r_ce0;
wire   [1:0] DPtpgBarSelRgb_VESA_r_q0;
wire   [2:0] DPtpgBarSelRgb_VESA_g_address0;
reg    DPtpgBarSelRgb_VESA_g_ce0;
wire   [1:0] DPtpgBarSelRgb_VESA_g_q0;
wire   [2:0] DPtpgBarSelRgb_VESA_b_address0;
reg    DPtpgBarSelRgb_VESA_b_ce0;
wire   [1:0] DPtpgBarSelRgb_VESA_b_q0;
wire   [3:0] DPtpgBarArray_address0;
reg    DPtpgBarArray_ce0;
wire   [2:0] DPtpgBarArray_q0;
reg   [9:0] xCount_V_1;
reg   [5:0] yCount_V_1;
wire   [2:0] DPtpgBarSelRgb_CEA_r_address0;
reg    DPtpgBarSelRgb_CEA_r_ce0;
wire   [5:0] DPtpgBarSelRgb_CEA_r_q0;
wire   [2:0] DPtpgBarSelRgb_CEA_g_address0;
reg    DPtpgBarSelRgb_CEA_g_ce0;
wire   [5:0] DPtpgBarSelRgb_CEA_g_q0;
wire   [2:0] DPtpgBarSelRgb_CEA_b_address0;
reg    DPtpgBarSelRgb_CEA_b_ce0;
wire   [5:0] DPtpgBarSelRgb_CEA_b_q0;
wire   [2:0] DPtpgBarSelYuv_601_y_address0;
reg    DPtpgBarSelYuv_601_y_ce0;
wire   [7:0] DPtpgBarSelYuv_601_y_q0;
wire   [2:0] DPtpgBarSelYuv_601_v_address0;
reg    DPtpgBarSelYuv_601_v_ce0;
wire   [7:0] DPtpgBarSelYuv_601_v_q0;
wire   [2:0] DPtpgBarSelYuv_601_u_address0;
reg    DPtpgBarSelYuv_601_u_ce0;
wire   [7:0] DPtpgBarSelYuv_601_u_q0;
wire   [2:0] DPtpgBarSelYuv_709_y_address0;
reg    DPtpgBarSelYuv_709_y_ce0;
wire   [7:0] DPtpgBarSelYuv_709_y_q0;
wire   [2:0] DPtpgBarSelYuv_709_v_address0;
reg    DPtpgBarSelYuv_709_v_ce0;
wire   [7:0] DPtpgBarSelYuv_709_v_q0;
wire   [2:0] DPtpgBarSelYuv_709_u_address0;
reg    DPtpgBarSelYuv_709_u_ce0;
wire   [7:0] DPtpgBarSelYuv_709_u_q0;
reg    bckgndYUV_blk_n;
wire    ap_block_pp0_stage0;
wire   [1:0] grp_fu_1545_p3;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln520_reg_4969;
reg   [0:0] icmp_ln520_reg_4969_pp0_iter17_reg;
reg   [7:0] bckgndId_load_read_reg_4897;
reg   [7:0] colorFormatLocal_read_reg_4876;
reg   [0:0] or_ln1449_reg_5067;
reg   [0:0] or_ln1449_reg_5067_pp0_iter17_reg;
reg   [0:0] cmp126_i_read_reg_4786;
reg   [0:0] cmp59_i_read_reg_4790;
reg   [0:0] cmp35_i526_read_reg_4809;
wire   [0:0] icmp_ln1404_read_read_fu_562_p2;
wire   [0:0] icmp_ln1404_read_reg_4820;
reg   [9:0] barWidthMinSamples_read_reg_4824;
reg   [10:0] sub_i_i_i_read_reg_4833;
reg   [15:0] Zplate_Ver_Control_Delta_read_reg_4840;
reg  signed [15:0] Zplate_Hor_Control_Delta_read_reg_4845;
reg   [10:0] barWidth_read_reg_4856;
reg   [0:0] icmp_ln1217_read_reg_4861;
reg   [0:0] cmp141_i_read_reg_4868;
wire   [7:0] colorFormatLocal_read_read_fu_640_p2;
reg   [0:0] cmp2_i321_read_reg_4880;
wire   [7:0] bckgndId_load_read_read_fu_664_p2;
reg   [15:0] Zplate_Hor_Control_Start_read_reg_4901;
reg   [7:0] pix_val_V_read_reg_4919;
reg   [7:0] pix_val_V_5_read_reg_4927;
wire   [11:0] barWidth_cast_cast_fu_1563_p1;
reg   [11:0] barWidth_cast_cast_reg_4935;
wire   [15:0] zext_ln1032_cast_fu_1567_p1;
reg   [15:0] zext_ln1032_cast_reg_4940;
wire   [16:0] zext_ln1302_fu_1619_p1;
wire   [0:0] trunc_ln520_fu_1623_p1;
reg   [0:0] trunc_ln520_reg_4950;
reg   [0:0] trunc_ln520_reg_4950_pp0_iter1_reg;
reg   [0:0] trunc_ln520_reg_4950_pp0_iter2_reg;
reg   [0:0] trunc_ln520_reg_4950_pp0_iter3_reg;
reg   [0:0] trunc_ln520_reg_4950_pp0_iter4_reg;
reg   [0:0] trunc_ln520_reg_4950_pp0_iter5_reg;
reg   [0:0] trunc_ln520_reg_4950_pp0_iter6_reg;
reg   [0:0] trunc_ln520_reg_4950_pp0_iter7_reg;
reg   [0:0] trunc_ln520_reg_4950_pp0_iter8_reg;
reg   [0:0] trunc_ln520_reg_4950_pp0_iter9_reg;
reg   [0:0] trunc_ln520_reg_4950_pp0_iter10_reg;
reg   [0:0] trunc_ln520_reg_4950_pp0_iter11_reg;
reg   [0:0] trunc_ln520_reg_4950_pp0_iter12_reg;
reg   [0:0] trunc_ln520_reg_4950_pp0_iter13_reg;
reg   [0:0] trunc_ln520_reg_4950_pp0_iter14_reg;
reg   [0:0] trunc_ln520_reg_4950_pp0_iter15_reg;
reg   [0:0] trunc_ln520_reg_4950_pp0_iter16_reg;
reg   [0:0] trunc_ln520_reg_4950_pp0_iter17_reg;
reg   [0:0] trunc_ln520_reg_4950_pp0_iter18_reg;
reg   [0:0] trunc_ln520_reg_4950_pp0_iter19_reg;
wire   [10:0] trunc_ln520_2_fu_1631_p1;
reg   [10:0] trunc_ln520_2_reg_4962;
reg   [10:0] trunc_ln520_2_reg_4962_pp0_iter1_reg;
reg   [10:0] trunc_ln520_2_reg_4962_pp0_iter2_reg;
reg   [10:0] trunc_ln520_2_reg_4962_pp0_iter3_reg;
reg   [10:0] trunc_ln520_2_reg_4962_pp0_iter4_reg;
reg   [10:0] trunc_ln520_2_reg_4962_pp0_iter5_reg;
reg   [10:0] trunc_ln520_2_reg_4962_pp0_iter6_reg;
reg   [10:0] trunc_ln520_2_reg_4962_pp0_iter7_reg;
reg   [10:0] trunc_ln520_2_reg_4962_pp0_iter8_reg;
reg   [10:0] trunc_ln520_2_reg_4962_pp0_iter9_reg;
reg   [0:0] icmp_ln520_reg_4969_pp0_iter1_reg;
reg   [0:0] icmp_ln520_reg_4969_pp0_iter2_reg;
reg   [0:0] icmp_ln520_reg_4969_pp0_iter3_reg;
reg   [0:0] icmp_ln520_reg_4969_pp0_iter4_reg;
reg   [0:0] icmp_ln520_reg_4969_pp0_iter5_reg;
reg   [0:0] icmp_ln520_reg_4969_pp0_iter6_reg;
reg   [0:0] icmp_ln520_reg_4969_pp0_iter7_reg;
reg   [0:0] icmp_ln520_reg_4969_pp0_iter8_reg;
reg   [0:0] icmp_ln520_reg_4969_pp0_iter9_reg;
reg   [0:0] icmp_ln520_reg_4969_pp0_iter10_reg;
reg   [0:0] icmp_ln520_reg_4969_pp0_iter11_reg;
reg   [0:0] icmp_ln520_reg_4969_pp0_iter12_reg;
reg   [0:0] icmp_ln520_reg_4969_pp0_iter13_reg;
reg   [0:0] icmp_ln520_reg_4969_pp0_iter14_reg;
reg   [0:0] icmp_ln520_reg_4969_pp0_iter15_reg;
reg   [0:0] icmp_ln520_reg_4969_pp0_iter16_reg;
reg   [0:0] icmp_ln520_reg_4969_pp0_iter18_reg;
reg   [0:0] icmp_ln520_reg_4969_pp0_iter19_reg;
wire   [0:0] icmp_ln1027_fu_1641_p2;
reg   [0:0] icmp_ln1027_reg_4973;
reg   [0:0] icmp_ln1027_reg_4973_pp0_iter1_reg;
reg   [0:0] icmp_ln1027_reg_4973_pp0_iter2_reg;
reg   [0:0] icmp_ln1027_reg_4973_pp0_iter3_reg;
reg   [0:0] icmp_ln1027_reg_4973_pp0_iter4_reg;
reg   [0:0] icmp_ln1027_reg_4973_pp0_iter5_reg;
reg   [0:0] icmp_ln1027_reg_4973_pp0_iter6_reg;
reg   [0:0] icmp_ln1027_reg_4973_pp0_iter7_reg;
reg   [0:0] icmp_ln1027_reg_4973_pp0_iter8_reg;
reg   [0:0] icmp_ln1027_reg_4973_pp0_iter9_reg;
reg   [0:0] icmp_ln1027_reg_4973_pp0_iter10_reg;
reg   [0:0] icmp_ln1027_reg_4973_pp0_iter11_reg;
reg   [0:0] icmp_ln1027_reg_4973_pp0_iter12_reg;
reg   [0:0] icmp_ln1027_reg_4973_pp0_iter13_reg;
reg   [0:0] icmp_ln1027_reg_4973_pp0_iter14_reg;
reg   [0:0] icmp_ln1027_reg_4973_pp0_iter15_reg;
reg   [0:0] icmp_ln1027_reg_4973_pp0_iter16_reg;
reg   [0:0] icmp_ln1027_reg_4973_pp0_iter17_reg;
reg   [0:0] icmp_ln1027_reg_4973_pp0_iter18_reg;
reg   [0:0] icmp_ln1027_reg_4973_pp0_iter19_reg;
wire   [0:0] icmp_ln1701_fu_1659_p2;
reg   [0:0] icmp_ln1701_reg_4983;
reg   [0:0] icmp_ln1701_reg_4983_pp0_iter1_reg;
reg   [0:0] icmp_ln1701_reg_4983_pp0_iter2_reg;
reg   [0:0] icmp_ln1701_reg_4983_pp0_iter3_reg;
reg   [0:0] icmp_ln1701_reg_4983_pp0_iter4_reg;
reg   [0:0] icmp_ln1701_reg_4983_pp0_iter5_reg;
reg   [0:0] icmp_ln1701_reg_4983_pp0_iter6_reg;
reg   [0:0] icmp_ln1701_reg_4983_pp0_iter7_reg;
reg   [0:0] icmp_ln1701_reg_4983_pp0_iter8_reg;
reg   [0:0] icmp_ln1701_reg_4983_pp0_iter9_reg;
reg   [0:0] icmp_ln1701_reg_4983_pp0_iter10_reg;
reg   [0:0] icmp_ln1701_reg_4983_pp0_iter11_reg;
reg   [0:0] icmp_ln1701_reg_4983_pp0_iter12_reg;
reg   [0:0] icmp_ln1701_reg_4983_pp0_iter13_reg;
reg   [0:0] icmp_ln1701_reg_4983_pp0_iter14_reg;
reg   [0:0] icmp_ln1701_reg_4983_pp0_iter15_reg;
reg   [0:0] icmp_ln1701_reg_4983_pp0_iter16_reg;
wire   [0:0] icmp_ln1584_fu_1671_p2;
reg   [0:0] icmp_ln1584_reg_4987;
reg   [0:0] icmp_ln1584_reg_4987_pp0_iter1_reg;
reg   [0:0] icmp_ln1584_reg_4987_pp0_iter2_reg;
reg   [0:0] icmp_ln1584_reg_4987_pp0_iter3_reg;
reg   [0:0] icmp_ln1584_reg_4987_pp0_iter4_reg;
reg   [0:0] icmp_ln1584_reg_4987_pp0_iter5_reg;
reg   [0:0] icmp_ln1584_reg_4987_pp0_iter6_reg;
reg   [0:0] icmp_ln1584_reg_4987_pp0_iter7_reg;
reg   [0:0] icmp_ln1584_reg_4987_pp0_iter8_reg;
reg   [0:0] icmp_ln1584_reg_4987_pp0_iter9_reg;
reg   [0:0] icmp_ln1584_reg_4987_pp0_iter10_reg;
reg   [0:0] icmp_ln1584_reg_4987_pp0_iter11_reg;
reg   [0:0] icmp_ln1584_reg_4987_pp0_iter12_reg;
reg   [0:0] icmp_ln1584_reg_4987_pp0_iter13_reg;
reg   [0:0] icmp_ln1584_reg_4987_pp0_iter14_reg;
reg   [0:0] icmp_ln1584_reg_4987_pp0_iter15_reg;
reg   [0:0] icmp_ln1584_reg_4987_pp0_iter16_reg;
reg   [0:0] icmp_ln1584_reg_4987_pp0_iter17_reg;
reg   [0:0] icmp_ln1584_reg_4987_pp0_iter18_reg;
reg   [0:0] icmp_ln1584_reg_4987_pp0_iter19_reg;
wire   [0:0] icmp_ln1518_fu_1683_p2;
reg   [0:0] icmp_ln1518_reg_4992;
reg   [0:0] icmp_ln1518_reg_4992_pp0_iter1_reg;
reg   [0:0] icmp_ln1518_reg_4992_pp0_iter2_reg;
reg   [0:0] icmp_ln1518_reg_4992_pp0_iter3_reg;
reg   [0:0] icmp_ln1518_reg_4992_pp0_iter4_reg;
reg   [0:0] icmp_ln1518_reg_4992_pp0_iter5_reg;
reg   [0:0] icmp_ln1518_reg_4992_pp0_iter6_reg;
reg   [0:0] icmp_ln1518_reg_4992_pp0_iter7_reg;
reg   [0:0] icmp_ln1518_reg_4992_pp0_iter8_reg;
reg   [0:0] icmp_ln1518_reg_4992_pp0_iter9_reg;
reg   [0:0] icmp_ln1518_reg_4992_pp0_iter10_reg;
reg   [0:0] icmp_ln1518_reg_4992_pp0_iter11_reg;
reg   [0:0] icmp_ln1518_reg_4992_pp0_iter12_reg;
reg   [0:0] icmp_ln1518_reg_4992_pp0_iter13_reg;
reg   [0:0] icmp_ln1518_reg_4992_pp0_iter14_reg;
reg   [0:0] icmp_ln1518_reg_4992_pp0_iter15_reg;
reg   [0:0] icmp_ln1518_reg_4992_pp0_iter16_reg;
wire   [10:0] add_ln1240_fu_1707_p2;
reg   [10:0] add_ln1240_reg_4996;
reg   [10:0] add_ln1240_reg_4996_pp0_iter1_reg;
reg   [10:0] add_ln1240_reg_4996_pp0_iter2_reg;
reg   [10:0] add_ln1240_reg_4996_pp0_iter3_reg;
reg   [10:0] add_ln1240_reg_4996_pp0_iter4_reg;
reg   [10:0] add_ln1240_reg_4996_pp0_iter5_reg;
reg   [10:0] add_ln1240_reg_4996_pp0_iter6_reg;
reg   [10:0] add_ln1240_reg_4996_pp0_iter7_reg;
reg   [10:0] add_ln1240_reg_4996_pp0_iter8_reg;
reg   [10:0] add_ln1240_reg_4996_pp0_iter9_reg;
wire   [0:0] and_ln1404_fu_1725_p2;
reg   [0:0] and_ln1404_reg_5002;
wire   [0:0] icmp_ln1428_fu_1737_p2;
reg   [0:0] icmp_ln1428_reg_5006;
wire   [0:0] icmp_ln1336_fu_1761_p2;
reg   [0:0] icmp_ln1336_reg_5010;
reg   [0:0] icmp_ln1336_reg_5010_pp0_iter1_reg;
reg   [0:0] icmp_ln1336_reg_5010_pp0_iter2_reg;
reg   [0:0] icmp_ln1336_reg_5010_pp0_iter3_reg;
reg   [0:0] icmp_ln1336_reg_5010_pp0_iter4_reg;
reg   [0:0] icmp_ln1336_reg_5010_pp0_iter5_reg;
reg   [0:0] icmp_ln1336_reg_5010_pp0_iter6_reg;
reg   [0:0] icmp_ln1336_reg_5010_pp0_iter7_reg;
reg   [0:0] icmp_ln1336_reg_5010_pp0_iter8_reg;
reg   [0:0] icmp_ln1336_reg_5010_pp0_iter9_reg;
reg   [0:0] icmp_ln1336_reg_5010_pp0_iter10_reg;
reg   [0:0] icmp_ln1336_reg_5010_pp0_iter11_reg;
reg   [0:0] icmp_ln1336_reg_5010_pp0_iter12_reg;
reg   [0:0] icmp_ln1336_reg_5010_pp0_iter13_reg;
reg   [0:0] icmp_ln1336_reg_5010_pp0_iter14_reg;
reg   [0:0] icmp_ln1336_reg_5010_pp0_iter15_reg;
reg   [0:0] icmp_ln1336_reg_5010_pp0_iter16_reg;
wire   [0:0] icmp_ln1285_fu_1785_p2;
reg   [0:0] icmp_ln1285_reg_5014;
reg   [0:0] icmp_ln1285_reg_5014_pp0_iter1_reg;
reg   [0:0] icmp_ln1285_reg_5014_pp0_iter2_reg;
reg   [0:0] icmp_ln1285_reg_5014_pp0_iter3_reg;
reg   [0:0] icmp_ln1285_reg_5014_pp0_iter4_reg;
wire   [0:0] and_ln1292_fu_1791_p2;
reg   [0:0] and_ln1292_reg_5018;
reg   [0:0] and_ln1292_reg_5018_pp0_iter1_reg;
reg   [0:0] and_ln1292_reg_5018_pp0_iter2_reg;
reg   [0:0] and_ln1292_reg_5018_pp0_iter3_reg;
reg   [0:0] and_ln1292_reg_5018_pp0_iter4_reg;
wire   [0:0] icmp_ln1050_fu_1887_p2;
reg   [0:0] icmp_ln1050_reg_5022;
reg   [0:0] icmp_ln1050_reg_5022_pp0_iter1_reg;
reg   [0:0] icmp_ln1050_reg_5022_pp0_iter2_reg;
reg   [0:0] icmp_ln1050_reg_5022_pp0_iter3_reg;
reg   [0:0] icmp_ln1050_reg_5022_pp0_iter4_reg;
reg   [0:0] icmp_ln1050_reg_5022_pp0_iter5_reg;
reg   [0:0] icmp_ln1050_reg_5022_pp0_iter6_reg;
reg   [0:0] icmp_ln1050_reg_5022_pp0_iter7_reg;
reg   [0:0] icmp_ln1050_reg_5022_pp0_iter8_reg;
reg   [0:0] icmp_ln1050_reg_5022_pp0_iter9_reg;
reg   [0:0] icmp_ln1050_reg_5022_pp0_iter10_reg;
reg   [0:0] icmp_ln1050_reg_5022_pp0_iter11_reg;
reg   [0:0] icmp_ln1050_reg_5022_pp0_iter12_reg;
reg   [0:0] icmp_ln1050_reg_5022_pp0_iter13_reg;
reg   [0:0] icmp_ln1050_reg_5022_pp0_iter14_reg;
reg   [0:0] icmp_ln1050_reg_5022_pp0_iter15_reg;
reg   [0:0] icmp_ln1050_reg_5022_pp0_iter16_reg;
reg   [0:0] icmp_ln1050_reg_5022_pp0_iter17_reg;
reg   [0:0] icmp_ln1050_reg_5022_pp0_iter18_reg;
wire   [0:0] and_ln1706_fu_1908_p2;
reg   [0:0] and_ln1706_reg_5026;
reg   [0:0] and_ln1706_reg_5026_pp0_iter2_reg;
reg   [0:0] and_ln1706_reg_5026_pp0_iter3_reg;
reg   [0:0] and_ln1706_reg_5026_pp0_iter4_reg;
reg   [0:0] and_ln1706_reg_5026_pp0_iter5_reg;
reg   [0:0] and_ln1706_reg_5026_pp0_iter6_reg;
reg   [0:0] and_ln1706_reg_5026_pp0_iter7_reg;
reg   [0:0] and_ln1706_reg_5026_pp0_iter8_reg;
reg   [0:0] and_ln1706_reg_5026_pp0_iter9_reg;
reg   [0:0] and_ln1706_reg_5026_pp0_iter10_reg;
reg   [0:0] and_ln1706_reg_5026_pp0_iter11_reg;
reg   [0:0] and_ln1706_reg_5026_pp0_iter12_reg;
reg   [0:0] and_ln1706_reg_5026_pp0_iter13_reg;
reg   [0:0] and_ln1706_reg_5026_pp0_iter14_reg;
reg   [0:0] and_ln1706_reg_5026_pp0_iter15_reg;
reg   [0:0] and_ln1706_reg_5026_pp0_iter16_reg;
wire   [0:0] and_ln1523_fu_1944_p2;
reg   [0:0] and_ln1523_reg_5030;
reg   [0:0] and_ln1523_reg_5030_pp0_iter2_reg;
reg   [0:0] and_ln1523_reg_5030_pp0_iter3_reg;
reg   [0:0] and_ln1523_reg_5030_pp0_iter4_reg;
reg   [0:0] and_ln1523_reg_5030_pp0_iter5_reg;
reg   [0:0] and_ln1523_reg_5030_pp0_iter6_reg;
reg   [0:0] and_ln1523_reg_5030_pp0_iter7_reg;
reg   [0:0] and_ln1523_reg_5030_pp0_iter8_reg;
reg   [0:0] and_ln1523_reg_5030_pp0_iter9_reg;
reg   [0:0] and_ln1523_reg_5030_pp0_iter10_reg;
reg   [0:0] and_ln1523_reg_5030_pp0_iter11_reg;
reg   [0:0] and_ln1523_reg_5030_pp0_iter12_reg;
reg   [0:0] and_ln1523_reg_5030_pp0_iter13_reg;
reg   [0:0] and_ln1523_reg_5030_pp0_iter14_reg;
reg   [0:0] and_ln1523_reg_5030_pp0_iter15_reg;
reg   [0:0] and_ln1523_reg_5030_pp0_iter16_reg;
wire   [0:0] icmp_ln1027_6_fu_1971_p2;
reg   [0:0] icmp_ln1027_6_reg_5034;
reg   [0:0] icmp_ln1027_6_reg_5034_pp0_iter2_reg;
reg   [0:0] icmp_ln1027_6_reg_5034_pp0_iter3_reg;
reg   [0:0] icmp_ln1027_6_reg_5034_pp0_iter4_reg;
reg   [0:0] icmp_ln1027_6_reg_5034_pp0_iter5_reg;
reg   [0:0] icmp_ln1027_6_reg_5034_pp0_iter6_reg;
reg   [0:0] icmp_ln1027_6_reg_5034_pp0_iter7_reg;
reg   [0:0] icmp_ln1027_6_reg_5034_pp0_iter8_reg;
reg   [0:0] icmp_ln1027_6_reg_5034_pp0_iter9_reg;
reg   [0:0] icmp_ln1027_6_reg_5034_pp0_iter10_reg;
reg   [0:0] icmp_ln1027_6_reg_5034_pp0_iter11_reg;
reg   [0:0] icmp_ln1027_6_reg_5034_pp0_iter12_reg;
reg   [0:0] icmp_ln1027_6_reg_5034_pp0_iter13_reg;
reg   [0:0] icmp_ln1027_6_reg_5034_pp0_iter14_reg;
reg   [0:0] icmp_ln1027_6_reg_5034_pp0_iter15_reg;
reg   [0:0] icmp_ln1027_6_reg_5034_pp0_iter16_reg;
wire   [10:0] add_ln1244_fu_1999_p2;
reg   [10:0] add_ln1244_reg_5038;
reg   [10:0] add_ln1244_reg_5038_pp0_iter2_reg;
reg   [10:0] add_ln1244_reg_5038_pp0_iter3_reg;
reg   [10:0] add_ln1244_reg_5038_pp0_iter4_reg;
reg   [10:0] add_ln1244_reg_5038_pp0_iter5_reg;
reg   [10:0] add_ln1244_reg_5038_pp0_iter6_reg;
reg   [10:0] add_ln1244_reg_5038_pp0_iter7_reg;
reg   [10:0] add_ln1244_reg_5038_pp0_iter8_reg;
reg   [10:0] add_ln1244_reg_5038_pp0_iter9_reg;
reg   [10:0] add_ln1244_reg_5038_pp0_iter10_reg;
wire   [0:0] icmp_ln1027_8_fu_2068_p2;
wire   [0:0] icmp_ln1019_1_fu_2074_p2;
wire   [0:0] and_ln1341_fu_2123_p2;
reg   [0:0] and_ln1341_reg_5055;
reg   [0:0] and_ln1341_reg_5055_pp0_iter2_reg;
reg   [0:0] and_ln1341_reg_5055_pp0_iter3_reg;
reg   [0:0] and_ln1341_reg_5055_pp0_iter4_reg;
reg   [0:0] and_ln1341_reg_5055_pp0_iter5_reg;
reg   [0:0] and_ln1341_reg_5055_pp0_iter6_reg;
reg   [0:0] and_ln1341_reg_5055_pp0_iter7_reg;
reg   [0:0] and_ln1341_reg_5055_pp0_iter8_reg;
reg   [0:0] and_ln1341_reg_5055_pp0_iter9_reg;
reg   [0:0] and_ln1341_reg_5055_pp0_iter10_reg;
reg   [0:0] and_ln1341_reg_5055_pp0_iter11_reg;
reg   [0:0] and_ln1341_reg_5055_pp0_iter12_reg;
reg   [0:0] and_ln1341_reg_5055_pp0_iter13_reg;
reg   [0:0] and_ln1341_reg_5055_pp0_iter14_reg;
reg   [0:0] and_ln1341_reg_5055_pp0_iter15_reg;
reg   [0:0] and_ln1341_reg_5055_pp0_iter16_reg;
wire   [0:0] icmp_ln1027_5_fu_2150_p2;
reg   [0:0] icmp_ln1027_5_reg_5059;
reg   [0:0] icmp_ln1027_5_reg_5059_pp0_iter2_reg;
reg   [0:0] icmp_ln1027_5_reg_5059_pp0_iter3_reg;
reg   [0:0] icmp_ln1027_5_reg_5059_pp0_iter4_reg;
reg   [0:0] icmp_ln1027_5_reg_5059_pp0_iter5_reg;
reg   [0:0] icmp_ln1027_5_reg_5059_pp0_iter6_reg;
reg   [0:0] icmp_ln1027_5_reg_5059_pp0_iter7_reg;
reg   [0:0] icmp_ln1027_5_reg_5059_pp0_iter8_reg;
reg   [0:0] icmp_ln1027_5_reg_5059_pp0_iter9_reg;
reg   [0:0] icmp_ln1027_5_reg_5059_pp0_iter10_reg;
reg   [0:0] icmp_ln1027_5_reg_5059_pp0_iter11_reg;
reg   [0:0] icmp_ln1027_5_reg_5059_pp0_iter12_reg;
reg   [0:0] icmp_ln1027_5_reg_5059_pp0_iter13_reg;
reg   [0:0] icmp_ln1027_5_reg_5059_pp0_iter14_reg;
reg   [0:0] icmp_ln1027_5_reg_5059_pp0_iter15_reg;
reg   [0:0] icmp_ln1027_5_reg_5059_pp0_iter16_reg;
wire   [0:0] icmp_ln1027_1_fu_2192_p2;
reg   [0:0] icmp_ln1027_1_reg_5063;
reg   [0:0] icmp_ln1027_1_reg_5063_pp0_iter2_reg;
reg   [0:0] icmp_ln1027_1_reg_5063_pp0_iter3_reg;
reg   [0:0] icmp_ln1027_1_reg_5063_pp0_iter4_reg;
reg   [0:0] icmp_ln1027_1_reg_5063_pp0_iter5_reg;
reg   [0:0] icmp_ln1027_1_reg_5063_pp0_iter6_reg;
reg   [0:0] icmp_ln1027_1_reg_5063_pp0_iter7_reg;
reg   [0:0] icmp_ln1027_1_reg_5063_pp0_iter8_reg;
reg   [0:0] icmp_ln1027_1_reg_5063_pp0_iter9_reg;
reg   [0:0] icmp_ln1027_1_reg_5063_pp0_iter10_reg;
reg   [0:0] icmp_ln1027_1_reg_5063_pp0_iter11_reg;
reg   [0:0] icmp_ln1027_1_reg_5063_pp0_iter12_reg;
reg   [0:0] icmp_ln1027_1_reg_5063_pp0_iter13_reg;
reg   [0:0] icmp_ln1027_1_reg_5063_pp0_iter14_reg;
reg   [0:0] icmp_ln1027_1_reg_5063_pp0_iter15_reg;
reg   [0:0] icmp_ln1027_1_reg_5063_pp0_iter16_reg;
reg   [0:0] icmp_ln1027_1_reg_5063_pp0_iter17_reg;
wire   [0:0] or_ln1449_fu_2224_p2;
reg   [0:0] or_ln1449_reg_5067_pp0_iter3_reg;
reg   [0:0] or_ln1449_reg_5067_pp0_iter4_reg;
reg   [0:0] or_ln1449_reg_5067_pp0_iter5_reg;
reg   [0:0] or_ln1449_reg_5067_pp0_iter6_reg;
reg   [0:0] or_ln1449_reg_5067_pp0_iter7_reg;
reg   [0:0] or_ln1449_reg_5067_pp0_iter8_reg;
reg   [0:0] or_ln1449_reg_5067_pp0_iter9_reg;
reg   [0:0] or_ln1449_reg_5067_pp0_iter10_reg;
reg   [0:0] or_ln1449_reg_5067_pp0_iter11_reg;
reg   [0:0] or_ln1449_reg_5067_pp0_iter12_reg;
reg   [0:0] or_ln1449_reg_5067_pp0_iter13_reg;
reg   [0:0] or_ln1449_reg_5067_pp0_iter14_reg;
reg   [0:0] or_ln1449_reg_5067_pp0_iter15_reg;
reg   [0:0] or_ln1449_reg_5067_pp0_iter16_reg;
reg   [0:0] or_ln1449_reg_5067_pp0_iter18_reg;
reg   [0:0] or_ln1449_reg_5067_pp0_iter19_reg;
wire  signed [15:0] grp_reg_int_s_fu_2279_ap_return;
reg   [10:0] lshr_ln1_reg_5081;
reg   [10:0] lshr_ln1_reg_5081_pp0_iter8_reg;
reg   [10:0] lshr_ln1_reg_5081_pp0_iter9_reg;
reg   [10:0] lshr_ln1_reg_5081_pp0_iter10_reg;
reg   [10:0] lshr_ln1_reg_5081_pp0_iter11_reg;
reg   [10:0] lshr_ln1_reg_5081_pp0_iter12_reg;
reg   [10:0] lshr_ln1_reg_5081_pp0_iter13_reg;
reg   [10:0] lshr_ln1_reg_5081_pp0_iter14_reg;
wire   [15:0] trunc_ln1236_1_fu_2452_p1;
reg   [15:0] trunc_ln1236_1_reg_5151;
reg   [23:0] tmp_13_reg_5156;
wire   [15:0] trunc_ln1240_1_fu_2512_p1;
reg   [15:0] trunc_ln1240_1_reg_5161;
reg   [23:0] tmp_15_reg_5166;
wire   [15:0] r_fu_2560_p3;
reg   [15:0] r_reg_5196;
reg   [15:0] r_reg_5196_pp0_iter16_reg;
reg   [15:0] r_reg_5196_pp0_iter17_reg;
reg   [15:0] r_reg_5196_pp0_iter18_reg;
wire   [15:0] g_fu_2578_p3;
reg   [15:0] g_reg_5202;
reg   [15:0] g_reg_5202_pp0_iter16_reg;
reg   [15:0] g_reg_5202_pp0_iter17_reg;
reg   [15:0] g_reg_5202_pp0_iter18_reg;
reg   [15:0] g_reg_5202_pp0_iter19_reg;
wire   [15:0] trunc_ln1244_1_fu_2626_p1;
reg   [15:0] trunc_ln1244_1_reg_5207;
reg   [23:0] tmp_17_reg_5212;
wire   [22:0] zext_ln1257_fu_2646_p1;
wire   [23:0] zext_ln1257_1_fu_2650_p1;
reg   [23:0] zext_ln1257_1_reg_5223;
wire   [15:0] b_fu_2698_p3;
reg   [15:0] b_reg_5235;
reg   [15:0] b_reg_5235_pp0_iter17_reg;
reg   [15:0] b_reg_5235_pp0_iter18_reg;
reg   [15:0] b_reg_5235_pp0_iter19_reg;
wire  signed [23:0] grp_fu_4701_p2;
wire   [0:0] and_ln1756_fu_3157_p2;
reg   [0:0] and_ln1756_reg_5289;
reg   [16:0] u_reg_5383;
reg   [16:0] v_reg_5388;
wire   [0:0] icmp_ln1261_fu_3316_p2;
reg   [0:0] icmp_ln1261_reg_5393;
wire   [0:0] icmp_ln1262_fu_3332_p2;
reg   [0:0] icmp_ln1262_reg_5398;
wire   [7:0] r_2_fu_3338_p3;
reg   [7:0] r_2_reg_5403;
wire   [7:0] add_ln1314_fu_3414_p2;
reg   [7:0] add_ln1314_reg_5450;
wire   [9:0] grp_reg_ap_uint_10_s_fu_1719_ap_return;
reg    grp_reg_ap_uint_10_s_fu_1719_ap_ce;
reg    ap_predicate_op112_call_state1;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call0;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call0;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call0;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call0;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call0;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call0;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call0;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call0;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call0;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call0;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call0;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call0;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call0;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call0;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call0;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call0;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call0;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call0;
wire    ap_block_state19_pp0_stage0_iter18_ignore_call0;
wire    ap_block_state20_pp0_stage0_iter19_ignore_call0;
wire    ap_block_state21_pp0_stage0_iter20_ignore_call0;
reg    ap_block_state22_pp0_stage0_iter21_ignore_call0;
reg    ap_block_pp0_stage0_11001_ignoreCallOp112;
wire   [15:0] grp_reg_int_s_fu_2279_d;
reg    grp_reg_int_s_fu_2279_ap_ce;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call5;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call5;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call5;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call5;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call5;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call5;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call5;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call5;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call5;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call5;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call5;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call5;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call5;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call5;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call5;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call5;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call5;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call5;
wire    ap_block_state19_pp0_stage0_iter18_ignore_call5;
wire    ap_block_state20_pp0_stage0_iter19_ignore_call5;
wire    ap_block_state21_pp0_stage0_iter20_ignore_call5;
reg    ap_block_state22_pp0_stage0_iter21_ignore_call5;
reg    ap_block_pp0_stage0_11001_ignoreCallOp275;
wire   [0:0] ap_phi_reg_pp0_iter0_hHatch_reg_1446;
reg   [0:0] ap_phi_reg_pp0_iter1_hHatch_reg_1446;
reg   [0:0] ap_phi_reg_pp0_iter2_hHatch_reg_1446;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1474_reg_1468;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1474_reg_1468;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1474_reg_1468;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1474_reg_1468;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1474_reg_1468;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1474_reg_1468;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1474_reg_1468;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1474_reg_1468;
reg   [1:0] ap_phi_reg_pp0_iter8_phi_ln1474_reg_1468;
reg   [1:0] ap_phi_reg_pp0_iter9_phi_ln1474_reg_1468;
reg   [1:0] ap_phi_reg_pp0_iter10_phi_ln1474_reg_1468;
reg   [1:0] ap_phi_reg_pp0_iter11_phi_ln1474_reg_1468;
reg   [1:0] ap_phi_reg_pp0_iter12_phi_ln1474_reg_1468;
reg   [1:0] ap_phi_reg_pp0_iter13_phi_ln1474_reg_1468;
reg   [1:0] ap_phi_reg_pp0_iter14_phi_ln1474_reg_1468;
reg   [1:0] ap_phi_reg_pp0_iter15_phi_ln1474_reg_1468;
reg   [1:0] ap_phi_reg_pp0_iter16_phi_ln1474_reg_1468;
reg   [1:0] ap_phi_reg_pp0_iter17_phi_ln1474_reg_1468;
reg   [1:0] ap_phi_reg_pp0_iter18_phi_ln1474_reg_1468;
reg   [1:0] ap_phi_reg_pp0_iter19_phi_ln1474_reg_1468;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1459_reg_1479;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1459_reg_1479;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1459_reg_1479;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1459_reg_1479;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1459_reg_1479;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1459_reg_1479;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1459_reg_1479;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1459_reg_1479;
reg   [1:0] ap_phi_reg_pp0_iter8_phi_ln1459_reg_1479;
reg   [1:0] ap_phi_reg_pp0_iter9_phi_ln1459_reg_1479;
reg   [1:0] ap_phi_reg_pp0_iter10_phi_ln1459_reg_1479;
reg   [1:0] ap_phi_reg_pp0_iter11_phi_ln1459_reg_1479;
reg   [1:0] ap_phi_reg_pp0_iter12_phi_ln1459_reg_1479;
reg   [1:0] ap_phi_reg_pp0_iter13_phi_ln1459_reg_1479;
reg   [1:0] ap_phi_reg_pp0_iter14_phi_ln1459_reg_1479;
reg   [1:0] ap_phi_reg_pp0_iter15_phi_ln1459_reg_1479;
reg   [1:0] ap_phi_reg_pp0_iter16_phi_ln1459_reg_1479;
reg   [1:0] ap_phi_reg_pp0_iter17_phi_ln1459_reg_1479;
reg   [1:0] ap_phi_reg_pp0_iter18_phi_ln1459_reg_1479;
reg   [1:0] ap_phi_reg_pp0_iter19_phi_ln1459_reg_1479;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1183_reg_1490;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1183_reg_1490;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1183_reg_1490;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1183_reg_1490;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1183_reg_1490;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1183_reg_1490;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1183_reg_1490;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1183_reg_1490;
reg   [1:0] ap_phi_reg_pp0_iter8_phi_ln1183_reg_1490;
reg   [1:0] ap_phi_reg_pp0_iter9_phi_ln1183_reg_1490;
reg   [1:0] ap_phi_reg_pp0_iter10_phi_ln1183_reg_1490;
reg   [1:0] ap_phi_reg_pp0_iter11_phi_ln1183_reg_1490;
reg   [1:0] ap_phi_reg_pp0_iter12_phi_ln1183_reg_1490;
reg   [1:0] ap_phi_reg_pp0_iter13_phi_ln1183_reg_1490;
reg   [1:0] ap_phi_reg_pp0_iter14_phi_ln1183_reg_1490;
reg   [1:0] ap_phi_reg_pp0_iter15_phi_ln1183_reg_1490;
reg   [1:0] ap_phi_reg_pp0_iter16_phi_ln1183_reg_1490;
reg   [1:0] ap_phi_reg_pp0_iter17_phi_ln1183_reg_1490;
reg   [1:0] ap_phi_reg_pp0_iter18_phi_ln1183_reg_1490;
reg   [1:0] ap_phi_reg_pp0_iter19_phi_ln1183_reg_1490;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1162_reg_1501;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1162_reg_1501;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1162_reg_1501;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1162_reg_1501;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1162_reg_1501;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1162_reg_1501;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1162_reg_1501;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1162_reg_1501;
reg   [1:0] ap_phi_reg_pp0_iter8_phi_ln1162_reg_1501;
reg   [1:0] ap_phi_reg_pp0_iter9_phi_ln1162_reg_1501;
reg   [1:0] ap_phi_reg_pp0_iter10_phi_ln1162_reg_1501;
reg   [1:0] ap_phi_reg_pp0_iter11_phi_ln1162_reg_1501;
reg   [1:0] ap_phi_reg_pp0_iter12_phi_ln1162_reg_1501;
reg   [1:0] ap_phi_reg_pp0_iter13_phi_ln1162_reg_1501;
reg   [1:0] ap_phi_reg_pp0_iter14_phi_ln1162_reg_1501;
reg   [1:0] ap_phi_reg_pp0_iter15_phi_ln1162_reg_1501;
reg   [1:0] ap_phi_reg_pp0_iter16_phi_ln1162_reg_1501;
reg   [1:0] ap_phi_reg_pp0_iter17_phi_ln1162_reg_1501;
reg   [1:0] ap_phi_reg_pp0_iter18_phi_ln1162_reg_1501;
reg   [1:0] ap_phi_reg_pp0_iter19_phi_ln1162_reg_1501;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1141_reg_1512;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1141_reg_1512;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1141_reg_1512;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1141_reg_1512;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1141_reg_1512;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1141_reg_1512;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1141_reg_1512;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1141_reg_1512;
reg   [1:0] ap_phi_reg_pp0_iter8_phi_ln1141_reg_1512;
reg   [1:0] ap_phi_reg_pp0_iter9_phi_ln1141_reg_1512;
reg   [1:0] ap_phi_reg_pp0_iter10_phi_ln1141_reg_1512;
reg   [1:0] ap_phi_reg_pp0_iter11_phi_ln1141_reg_1512;
reg   [1:0] ap_phi_reg_pp0_iter12_phi_ln1141_reg_1512;
reg   [1:0] ap_phi_reg_pp0_iter13_phi_ln1141_reg_1512;
reg   [1:0] ap_phi_reg_pp0_iter14_phi_ln1141_reg_1512;
reg   [1:0] ap_phi_reg_pp0_iter15_phi_ln1141_reg_1512;
reg   [1:0] ap_phi_reg_pp0_iter16_phi_ln1141_reg_1512;
reg   [1:0] ap_phi_reg_pp0_iter17_phi_ln1141_reg_1512;
reg   [1:0] ap_phi_reg_pp0_iter18_phi_ln1141_reg_1512;
reg   [1:0] ap_phi_reg_pp0_iter19_phi_ln1141_reg_1512;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1120_reg_1523;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1120_reg_1523;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1120_reg_1523;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1120_reg_1523;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1120_reg_1523;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1120_reg_1523;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1120_reg_1523;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1120_reg_1523;
reg   [1:0] ap_phi_reg_pp0_iter8_phi_ln1120_reg_1523;
reg   [1:0] ap_phi_reg_pp0_iter9_phi_ln1120_reg_1523;
reg   [1:0] ap_phi_reg_pp0_iter10_phi_ln1120_reg_1523;
reg   [1:0] ap_phi_reg_pp0_iter11_phi_ln1120_reg_1523;
reg   [1:0] ap_phi_reg_pp0_iter12_phi_ln1120_reg_1523;
reg   [1:0] ap_phi_reg_pp0_iter13_phi_ln1120_reg_1523;
reg   [1:0] ap_phi_reg_pp0_iter14_phi_ln1120_reg_1523;
reg   [1:0] ap_phi_reg_pp0_iter15_phi_ln1120_reg_1523;
reg   [1:0] ap_phi_reg_pp0_iter16_phi_ln1120_reg_1523;
reg   [1:0] ap_phi_reg_pp0_iter17_phi_ln1120_reg_1523;
reg   [1:0] ap_phi_reg_pp0_iter18_phi_ln1120_reg_1523;
reg   [1:0] ap_phi_reg_pp0_iter19_phi_ln1120_reg_1523;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1099_reg_1534;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1099_reg_1534;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1099_reg_1534;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1099_reg_1534;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1099_reg_1534;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1099_reg_1534;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1099_reg_1534;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1099_reg_1534;
reg   [1:0] ap_phi_reg_pp0_iter8_phi_ln1099_reg_1534;
reg   [1:0] ap_phi_reg_pp0_iter9_phi_ln1099_reg_1534;
reg   [1:0] ap_phi_reg_pp0_iter10_phi_ln1099_reg_1534;
reg   [1:0] ap_phi_reg_pp0_iter11_phi_ln1099_reg_1534;
reg   [1:0] ap_phi_reg_pp0_iter12_phi_ln1099_reg_1534;
reg   [1:0] ap_phi_reg_pp0_iter13_phi_ln1099_reg_1534;
reg   [1:0] ap_phi_reg_pp0_iter14_phi_ln1099_reg_1534;
reg   [1:0] ap_phi_reg_pp0_iter15_phi_ln1099_reg_1534;
reg   [1:0] ap_phi_reg_pp0_iter16_phi_ln1099_reg_1534;
reg   [1:0] ap_phi_reg_pp0_iter17_phi_ln1099_reg_1534;
reg   [1:0] ap_phi_reg_pp0_iter18_phi_ln1099_reg_1534;
reg   [1:0] ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534;
wire   [63:0] zext_ln1236_fu_2385_p1;
wire   [63:0] zext_ln1240_fu_2403_p1;
wire   [63:0] zext_ln1244_fu_2541_p1;
wire   [63:0] zext_ln1310_fu_2654_p1;
wire   [63:0] zext_ln1739_fu_3010_p1;
wire   [63:0] zext_ln1555_fu_3045_p1;
wire   [63:0] zext_ln1374_fu_3086_p1;
wire   [63:0] zext_ln1739_1_fu_3141_p1;
wire   [63:0] zext_ln1555_1_fu_3165_p1;
wire   [63:0] zext_ln1474_fu_3345_p1;
wire   [63:0] zext_ln1459_fu_3350_p1;
wire   [63:0] zext_ln1374_1_fu_3355_p1;
wire   [63:0] zext_ln1215_fu_3424_p1;
wire   [63:0] zext_ln1183_fu_3434_p1;
wire   [63:0] zext_ln1162_fu_3439_p1;
wire   [63:0] zext_ln1141_fu_3444_p1;
wire   [63:0] zext_ln1120_fu_3449_p1;
wire   [63:0] zext_ln1099_fu_3454_p1;
wire   [15:0] zext_ln544_fu_4571_p1;
wire   [15:0] zext_ln1056_fu_3473_p1;
wire   [7:0] zext_ln1212_fu_3113_p1;
wire   [7:0] empty_71_fu_3095_p1;
wire   [15:0] add_ln1296_fu_2298_p2;
wire   [7:0] zext_ln1348_fu_2922_p1;
wire   [7:0] zext_ln1367_fu_2958_p1;
wire   [15:0] zext_ln648_fu_4049_p1;
wire   [7:0] add_ln1530_fu_2848_p2;
wire   [7:0] zext_ln1548_fu_2886_p1;
wire   [15:0] add_ln1619_fu_3692_p2;
wire   [7:0] zext_ln1713_fu_2744_p1;
wire   [7:0] zext_ln1730_fu_2806_p1;
wire   [0:0] icmp_ln1027_7_fu_2774_p2;
wire  signed [7:0] pix_val_V_11_cast_fu_3555_p1;
wire  signed [7:0] sext_ln213_2_fu_3585_p1;
wire   [7:0] select_ln673_fu_3607_p3;
wire   [7:0] tmp_val_1_fu_3661_p3;
wire   [7:0] tmp_9_fu_3903_p3;
wire  signed [7:0] tpgBarSelRgb_b_load_2_cast_fu_4012_p1;
wire   [7:0] select_ln214_2_fu_4036_p3;
wire   [7:0] b_2_fu_4149_p3;
wire  signed [7:0] tpgBarSelRgb_b_load_1_cast_fu_4312_p1;
wire   [7:0] select_ln214_4_fu_4322_p3;
wire  signed [7:0] tpgBarSelRgb_b_load_cast_fu_4402_p1;
wire   [7:0] select_ln214_3_fu_4519_p3;
wire   [7:0] select_ln214_1_fu_4558_p3;
wire   [7:0] conv2_i_i_i333_cast_cast_cast_fu_1587_p1;
wire   [7:0] conv2_i_i_i_cast_cast_fu_1579_p3;
wire  signed [7:0] pix_val_V_10_cast_fu_3551_p1;
wire  signed [7:0] sext_ln213_1_fu_3581_p1;
wire   [7:0] tmp_5_fu_3680_p5;
wire   [7:0] select_ln1817_fu_3929_p3;
wire   [7:0] select_ln520_2_fu_3986_p3;
wire   [7:0] g_2_fu_4142_p3;
wire   [7:0] select_ln520_1_fu_4286_p3;
wire   [7:0] select_ln520_fu_4376_p3;
wire  signed [7:0] pix_val_V_9_cast_fu_3547_p1;
wire  signed [7:0] sext_ln213_fu_3577_p1;
wire   [7:0] tmp_val_3_fu_3647_p3;
wire   [7:0] trunc_ln_fu_3881_p3;
wire   [7:0] op_assign_8_fu_3959_p3;
wire   [7:0] select_ln1487_fu_4030_p3;
wire   [7:0] op_assign_7_fu_4259_p3;
wire   [7:0] op_assign_5_fu_4349_p3;
wire   [7:0] empty_70_fu_4515_p1;
wire   [7:0] select_ln1027_fu_4552_p3;
wire   [7:0] conv2_i_i10_i349_cast_cast_cast_cast_cast_cast_fu_1575_p1;
wire   [7:0] add_ln1056_fu_3467_p2;
wire   [10:0] sub_ln186_fu_2203_p2;
wire   [10:0] add_ln186_fu_2197_p2;
wire   [15:0] add_ln1298_fu_2310_p2;
wire   [2:0] add_ln1367_fu_2952_p2;
wire   [9:0] sub_ln841_fu_2155_p2;
wire   [9:0] add_ln840_4_fu_2166_p2;
wire   [9:0] add_ln840_fu_2134_p2;
wire   [2:0] add_ln1348_fu_2916_p2;
wire   [9:0] sub_ln841_2_fu_2080_p2;
wire   [9:0] add_ln840_7_fu_2098_p2;
wire   [0:0] and_ln1409_fu_2023_p2;
wire   [9:0] add_ln840_3_fu_2028_p2;
wire   [2:0] add_ln1548_fu_2880_p2;
wire   [9:0] sub_ln841_1_fu_1976_p2;
wire   [9:0] add_ln840_5_fu_1987_p2;
wire   [9:0] add_ln840_1_fu_1955_p2;
wire   [27:0] ret_V_4_fu_3765_p3;
wire   [27:0] ret_V_5_fu_3811_p3;
wire   [27:0] ret_V_6_fu_3857_p3;
wire   [2:0] add_ln1730_fu_2800_p2;
wire   [9:0] add_ln841_fu_2784_p2;
wire   [9:0] zext_ln840_fu_2828_p1;
wire   [5:0] add_ln840_2_fu_1919_p2;
wire   [0:0] xor_ln1713_fu_2738_p2;
reg   [15:0] phi_mul_fu_494;
wire   [15:0] add_ln528_fu_2335_p2;
wire    ap_loop_init;
reg   [15:0] x_fu_498;
wire   [15:0] add_ln520_fu_1647_p2;
reg   [15:0] ap_sig_allocacmp_x_4;
reg   [0:0] rampVal_2_flag_1_fu_502;
reg   [0:0] hdata_flag_1_fu_506;
reg   [0:0] rampVal_3_flag_1_fu_510;
reg    ap_block_pp0_stage0_01001;
wire  signed [4:0] conv2_i_i10_i349_cast_cast_cast_cast_cast_fu_1571_p1;
wire   [15:0] or_ln1701_fu_1653_p2;
wire   [7:0] trunc_ln520_1_fu_1627_p1;
wire   [15:0] or_ln1518_fu_1677_p2;
wire   [3:0] grp_fu_1701_p1;
wire   [10:0] grp_fu_1713_p0;
wire   [3:0] grp_fu_1713_p1;
wire   [15:0] or_ln1336_fu_1755_p2;
wire   [15:0] or_ln1285_fu_1779_p2;
wire   [15:0] or_ln1050_fu_1881_p2;
wire   [0:0] icmp_ln1027_4_fu_1902_p2;
wire   [10:0] zext_ln1027_1_fu_1935_p1;
wire   [0:0] icmp_ln1027_3_fu_1939_p2;
wire   [10:0] grp_fu_2004_p0;
wire   [3:0] grp_fu_2004_p1;
wire   [10:0] zext_ln1019_fu_2014_p1;
wire   [0:0] icmp_ln1019_fu_2018_p2;
wire   [10:0] zext_ln1027_fu_2114_p1;
wire   [0:0] icmp_ln1027_2_fu_2118_p2;
wire   [11:0] zext_ln1495_fu_2182_p1;
wire   [11:0] ret_V_fu_2186_p2;
wire  signed [16:0] grp_fu_4645_p3;
wire  signed [15:0] lshr_ln1_fu_2358_p1;
wire   [15:0] grp_fu_4654_p3;
wire   [22:0] tmp_12_fu_2376_p1;
wire  signed [22:0] grp_fu_4662_p2;
wire   [8:0] tmp_12_fu_2376_p4;
wire   [22:0] tmp_14_fu_2394_p1;
wire  signed [22:0] grp_fu_4669_p2;
wire   [8:0] tmp_14_fu_2394_p4;
wire   [2:0] grp_fu_1701_p2;
wire  signed [31:0] tmp_fu_2436_p1;
wire  signed [31:0] tmp_fu_2436_p2;
wire  signed [31:0] tmp_fu_2436_p3;
wire  signed [31:0] tmp_fu_2436_p4;
wire  signed [31:0] tmp_fu_2436_p5;
wire   [2:0] tmp_fu_2436_p6;
wire   [31:0] tmp_fu_2436_p7;
wire   [31:0] add_ln1236_fu_2456_p2;
wire   [2:0] grp_fu_1713_p2;
wire  signed [31:0] tmp_3_fu_2496_p1;
wire  signed [31:0] tmp_3_fu_2496_p2;
wire  signed [31:0] tmp_3_fu_2496_p3;
wire  signed [31:0] tmp_3_fu_2496_p4;
wire  signed [31:0] tmp_3_fu_2496_p5;
wire   [2:0] tmp_3_fu_2496_p6;
wire   [31:0] tmp_3_fu_2496_p7;
wire   [31:0] add_ln1240_1_fu_2516_p2;
wire   [22:0] tmp_16_fu_2532_p1;
wire  signed [22:0] grp_fu_4676_p2;
wire   [8:0] tmp_16_fu_2532_p4;
wire   [0:0] icmp_ln1236_fu_2550_p2;
wire   [15:0] add_ln1236_1_fu_2555_p2;
wire   [0:0] icmp_ln1240_fu_2568_p2;
wire   [15:0] add_ln1240_2_fu_2573_p2;
wire   [2:0] grp_fu_2004_p2;
wire  signed [31:0] tmp_4_fu_2610_p1;
wire  signed [31:0] tmp_4_fu_2610_p2;
wire  signed [31:0] tmp_4_fu_2610_p3;
wire  signed [31:0] tmp_4_fu_2610_p4;
wire  signed [31:0] tmp_4_fu_2610_p5;
wire   [2:0] tmp_4_fu_2610_p6;
wire   [31:0] tmp_4_fu_2610_p7;
wire   [31:0] add_ln1244_1_fu_2630_p2;
wire   [0:0] icmp_ln1244_fu_2688_p2;
wire   [15:0] add_ln1244_2_fu_2693_p2;
wire   [0:0] trunc_ln520_8_fu_2734_p1;
wire   [2:0] trunc_ln520_11_fu_2796_p1;
wire   [5:0] trunc_ln1027_fu_2770_p1;
wire   [5:0] add_ln840_6_fu_2822_p2;
wire   [2:0] trunc_ln520_10_fu_2876_p1;
wire   [2:0] trunc_ln520_7_fu_2912_p1;
wire   [2:0] trunc_ln520_9_fu_2948_p1;
wire   [0:0] trunc_ln1733_fu_2984_p1;
wire   [3:0] shl_ln5_fu_2988_p3;
wire   [3:0] trunc_ln1733_1_fu_3000_p1;
wire   [3:0] or_ln1733_fu_3004_p2;
wire   [0:0] trunc_ln1551_fu_3019_p1;
wire   [4:0] trunc_ln1551_1_fu_3035_p1;
wire   [4:0] shl_ln4_fu_3023_p3;
wire   [4:0] tBarSel_fu_3039_p2;
wire   [22:0] grp_fu_4683_p3;
wire  signed [22:0] grp_fu_4692_p3;
wire   [2:0] trunc_ln1370_fu_3060_p1;
wire   [5:0] shl_ln3_fu_3064_p3;
wire   [5:0] trunc_ln1370_1_fu_3076_p1;
wire   [5:0] or_ln1370_fu_3080_p2;
wire   [2:0] trunc_ln520_6_fu_3103_p1;
wire   [2:0] add_ln1212_fu_3107_p2;
wire  signed [2:0] sext_ln1555_fu_3161_p1;
wire   [20:0] grp_fu_4716_p2;
wire   [23:0] grp_fu_4707_p3;
wire   [24:0] zext_ln1257_6_fu_3181_p1;
wire   [24:0] zext_ln1257_4_fu_3178_p1;
wire   [15:0] trunc_ln1257_1_fu_3187_p1;
wire   [15:0] trunc_ln1257_fu_3184_p1;
wire   [22:0] shl_ln1_fu_3202_p3;
wire  signed [23:0] grp_fu_4724_p3;
wire  signed [24:0] sext_ln1258_1_fu_3213_p1;
wire   [24:0] zext_ln1258_fu_3209_p1;
wire   [24:0] add_ln1258_2_fu_3216_p2;
wire   [22:0] shl_ln2_fu_3232_p3;
wire   [23:0] zext_ln1259_fu_3239_p1;
wire   [23:0] add_ln1259_fu_3243_p2;
wire  signed [23:0] grp_fu_4732_p3;
wire  signed [24:0] sext_ln1259_1_fu_3253_p1;
wire   [24:0] zext_ln1259_1_fu_3249_p1;
wire   [24:0] add_ln1259_2_fu_3256_p2;
wire   [24:0] add_ln1257_2_fu_3190_p2;
wire   [8:0] tmp_18_fu_3272_p4;
wire   [15:0] add_ln1257_3_fu_3196_p2;
wire   [0:0] icmp_ln1260_fu_3282_p2;
wire   [7:0] trunc_ln8_fu_3288_p4;
wire   [8:0] tmp_19_fu_3306_p4;
wire   [8:0] tmp_20_fu_3322_p4;
wire   [7:0] trunc_ln1235_fu_3175_p1;
wire   [7:0] r_1_fu_3298_p3;
wire  signed [27:0] grp_fu_4741_p2;
wire   [26:0] trunc_ln1311_fu_3365_p1;
wire   [26:0] sub_ln1311_fu_3375_p2;
wire   [7:0] trunc_ln1311_1_fu_3381_p4;
wire   [0:0] tmp_24_fu_3368_p3;
wire   [7:0] sub_ln1311_1_fu_3391_p2;
wire   [7:0] trunc_ln1311_2_fu_3397_p4;
wire   [7:0] select_ln1311_fu_3406_p3;
wire   [7:0] trunc_ln520_5_fu_3463_p1;
wire   [15:0] select_ln1584_fu_3636_p3;
wire   [7:0] tmp_val_fu_3643_p1;
wire   [0:0] and_ln1616_fu_3668_p2;
wire   [7:0] tmp_5_fu_3680_p2;
wire   [7:0] tmp_5_fu_3680_p3;
wire   [1:0] tmp_5_fu_3680_p4;
wire   [0:0] tmp_21_fu_3741_p3;
wire   [0:0] trunc_ln1499_fu_3737_p1;
wire   [0:0] xor_ln1498_fu_3759_p2;
wire   [26:0] lshr_ln_fu_3749_p4;
wire   [0:0] tmp_22_fu_3787_p3;
wire   [0:0] trunc_ln1499_1_fu_3783_p1;
wire   [0:0] xor_ln1498_1_fu_3805_p2;
wire   [26:0] lshr_ln1498_1_fu_3795_p4;
wire   [0:0] tmp_23_fu_3833_p3;
wire   [0:0] trunc_ln1499_2_fu_3829_p1;
wire   [0:0] xor_ln1498_2_fu_3851_p2;
wire   [26:0] lshr_ln1498_2_fu_3841_p4;
wire   [6:0] tmp_7_fu_3871_p4;
wire   [6:0] tmp_8_fu_3893_p4;
wire   [6:0] tmp_s_fu_3911_p4;
wire   [0:0] and_ln1817_fu_3889_p2;
wire   [7:0] tmp_1_fu_3921_p3;
wire  signed [7:0] tpgBarSelRgb_r_load_2_cast_fu_3955_p1;
wire  signed [7:0] tpgBarSelRgb_g_load_2_cast_fu_3966_p1;
wire   [0:0] and_ln520_4_fu_3977_p2;
wire   [0:0] and_ln520_5_fu_3981_p2;
wire   [7:0] select_ln1558_fu_3970_p3;
wire   [7:0] trunc_ln520_4_fu_4026_p1;
wire   [7:0] add_ln1500_fu_4043_p2;
wire   [16:0] select_ln1261_fu_4094_p3;
wire   [0:0] icmp_ln1261_1_fu_4100_p2;
wire   [7:0] trunc_ln1261_fu_4106_p1;
wire   [16:0] select_ln1262_fu_4118_p3;
wire   [0:0] icmp_ln1262_1_fu_4124_p2;
wire   [7:0] trunc_ln1262_fu_4130_p1;
wire   [7:0] trunc_ln1239_fu_4088_p1;
wire   [7:0] g_1_fu_4110_p3;
wire   [7:0] trunc_ln1243_fu_4091_p1;
wire   [7:0] b_1_fu_4134_p3;
wire  signed [7:0] tpgBarSelRgb_r_load_1_cast_fu_4255_p1;
wire  signed [7:0] tpgBarSelRgb_g_load_1_cast_fu_4266_p1;
wire   [0:0] and_ln520_2_fu_4277_p2;
wire   [0:0] and_ln520_3_fu_4281_p2;
wire   [7:0] select_ln1377_fu_4270_p3;
wire  signed [7:0] tpgBarSelRgb_r_load_cast_fu_4345_p1;
wire  signed [7:0] tpgBarSelRgb_g_load_cast_fu_4356_p1;
wire   [0:0] and_ln520_fu_4367_p2;
wire   [0:0] and_ln520_1_fu_4371_p2;
wire   [7:0] select_ln1217_fu_4360_p3;
wire   [7:0] trunc_ln520_3_fu_4548_p1;
wire   [7:0] add_ln1039_fu_4565_p2;
wire   [15:0] grp_fu_4645_p0;
wire  signed [0:0] grp_fu_4645_p1;
wire   [15:0] grp_fu_4645_p2;
wire   [15:0] grp_fu_4654_p2;
wire   [10:0] grp_fu_4662_p0;
wire   [11:0] grp_fu_4662_p1;
wire   [10:0] grp_fu_4669_p0;
wire   [11:0] grp_fu_4669_p1;
wire   [10:0] grp_fu_4676_p0;
wire   [11:0] grp_fu_4676_p1;
wire   [15:0] grp_fu_4683_p0;
wire   [6:0] grp_fu_4683_p1;
wire   [12:0] grp_fu_4683_p2;
wire   [15:0] grp_fu_4692_p0;
wire  signed [6:0] grp_fu_4692_p1;
wire   [15:0] grp_fu_4692_p2;
wire   [15:0] grp_fu_4701_p0;
wire  signed [7:0] grp_fu_4701_p1;
wire   [15:0] grp_fu_4707_p0;
wire   [7:0] grp_fu_4707_p1;
wire   [22:0] grp_fu_4707_p2;
wire   [15:0] grp_fu_4716_p0;
wire   [4:0] grp_fu_4716_p1;
wire   [15:0] grp_fu_4724_p0;
wire  signed [7:0] grp_fu_4724_p1;
wire   [15:0] grp_fu_4732_p0;
wire  signed [5:0] grp_fu_4732_p1;
wire   [7:0] grp_fu_4741_p1;
reg    grp_fu_1701_ce;
reg    grp_fu_1713_ce;
reg    grp_fu_2004_ce;
reg    grp_fu_4645_ce;
reg    grp_fu_4654_ce;
reg    grp_fu_4662_ce;
reg    grp_fu_4669_ce;
reg    grp_fu_4676_ce;
reg    grp_fu_4683_ce;
reg    grp_fu_4692_ce;
reg    grp_fu_4701_ce;
reg    grp_fu_4707_ce;
reg    grp_fu_4716_ce;
reg    grp_fu_4724_ce;
reg    grp_fu_4732_ce;
reg    grp_fu_4741_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [22:0] grp_fu_4662_p00;
wire   [22:0] grp_fu_4669_p00;
wire   [22:0] grp_fu_4676_p00;
wire   [23:0] grp_fu_4701_p00;
wire   [23:0] grp_fu_4707_p20;
wire   [20:0] grp_fu_4716_p00;
wire   [21:0] grp_fu_4732_p00;
reg    ap_condition_631;
reg    ap_condition_624;
reg    ap_condition_617;
reg    ap_condition_610;
reg    ap_condition_603;
reg    ap_condition_596;
reg    ap_condition_593;
reg    ap_condition_2136;
reg    ap_condition_1899;
reg    ap_condition_2111;
reg    ap_condition_2086;
reg    ap_condition_2061;
reg    ap_condition_2036;
reg    ap_condition_2010;
reg    ap_condition_1986;
reg    ap_condition_4424;
reg    ap_condition_4430;
reg    ap_condition_4433;
reg    ap_condition_4439;
reg    ap_condition_4442;
reg    ap_condition_4446;
reg    ap_condition_4450;
reg    ap_condition_4455;
reg    ap_condition_4462;
reg    ap_condition_4466;
reg    ap_condition_4471;
reg    ap_condition_4477;
reg    ap_condition_4483;
reg    ap_condition_4488;
reg    ap_condition_4492;
reg    ap_condition_4496;
reg    ap_condition_4501;
reg    ap_condition_4505;
reg    ap_condition_4510;
reg    ap_condition_4515;
reg    ap_condition_4519;
reg    ap_condition_4524;
reg    ap_condition_4528;
reg    ap_condition_4535;
reg    ap_condition_4541;
reg    ap_condition_4546;
reg    ap_condition_4552;
reg    ap_condition_4555;
reg    ap_condition_4560;
reg    ap_condition_4564;
reg    ap_condition_4569;
reg    ap_condition_4576;
reg    ap_condition_4580;
reg    ap_condition_4584;
reg    ap_condition_4590;
reg    ap_condition_4595;
reg    ap_condition_4600;
reg    ap_condition_4606;
reg    ap_condition_4610;
reg    ap_condition_4613;
reg    ap_condition_4618;
reg    ap_condition_4622;
reg    ap_condition_4628;
reg    ap_condition_4634;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 xBar_V = 11'd0;
#0 zonePlateVDelta = 16'd0;
#0 xCount_V = 10'd0;
#0 yCount_V = 10'd0;
#0 xCount_V_2 = 10'd0;
#0 vHatch = 1'd0;
#0 yCount_V_2 = 10'd0;
#0 xCount_V_3 = 10'd0;
#0 yCount_V_3 = 10'd0;
#0 rSerie_V = 28'd94741925;
#0 gSerie_V = 28'd178608805;
#0 bSerie_V = 28'd1044495;
#0 xCount_V_1 = 10'd0;
#0 yCount_V_1 = 6'd0;
#0 ap_done_reg = 1'b0;
end

vid_oe1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
redYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(redYuv_address0),
    .ce0(redYuv_ce0),
    .q0(redYuv_q0)
);

vid_oe1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
grnYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grnYuv_address0),
    .ce0(grnYuv_ce0),
    .q0(grnYuv_q0)
);

vid_oe1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
bluYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(bluYuv_address0),
    .ce0(bluYuv_ce0),
    .q0(bluYuv_q0)
);

vid_oe1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
blkYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(blkYuv_address0),
    .ce0(blkYuv_ce0),
    .q0(blkYuv_q0)
);

vid_oe1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
whiYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(whiYuv_address0),
    .ce0(whiYuv_ce0),
    .q0(whiYuv_q0)
);

vid_oe1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelRgb_r_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelRgb_r_address0),
    .ce0(tpgBarSelRgb_r_ce0),
    .q0(tpgBarSelRgb_r_q0)
);

vid_oe1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_y_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelYuv_y_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelYuv_y_address0),
    .ce0(tpgBarSelYuv_y_ce0),
    .q0(tpgBarSelYuv_y_q0)
);

vid_oe1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelRgb_g_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelRgb_g_address0),
    .ce0(tpgBarSelRgb_g_ce0),
    .q0(tpgBarSelRgb_g_q0)
);

vid_oe1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_u_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelYuv_u_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelYuv_u_address0),
    .ce0(tpgBarSelYuv_u_ce0),
    .q0(tpgBarSelYuv_u_q0)
);

vid_oe1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_v_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelYuv_v_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelYuv_v_address0),
    .ce0(tpgBarSelYuv_v_ce0),
    .q0(tpgBarSelYuv_v_q0)
);

vid_oe1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelRgb_b_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelRgb_b_address0),
    .ce0(tpgBarSelRgb_b_ce0),
    .q0(tpgBarSelRgb_b_q0)
);

vid_oe1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R #(
    .DataWidth( 20 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
tpgSinTableArray_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgSinTableArray_address0),
    .ce0(tpgSinTableArray_ce0),
    .q0(tpgSinTableArray_q0)
);

vid_oe1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgTartanBarArray_ROM_AUTO_1R #(
    .DataWidth( 3 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
tpgTartanBarArray_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgTartanBarArray_address0),
    .ce0(tpgTartanBarArray_ce0),
    .q0(tpgTartanBarArray_q0)
);

vid_oe1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
whiYuv_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(whiYuv_1_address0),
    .ce0(whiYuv_1_ce0),
    .q0(whiYuv_1_q0)
);

vid_oe1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
blkYuv_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(blkYuv_1_address0),
    .ce0(blkYuv_1_ce0),
    .q0(blkYuv_1_q0)
);

vid_oe1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 410 ),
    .AddressWidth( 9 ))
tpgSinTableArray_9bit_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgSinTableArray_9bit_0_address0),
    .ce0(tpgSinTableArray_9bit_0_ce0),
    .q0(tpgSinTableArray_9bit_0_q0),
    .address1(tpgSinTableArray_9bit_0_address1),
    .ce1(tpgSinTableArray_9bit_0_ce1),
    .q1(tpgSinTableArray_9bit_0_q1),
    .address2(tpgSinTableArray_9bit_0_address2),
    .ce2(tpgSinTableArray_9bit_0_ce2),
    .q2(tpgSinTableArray_9bit_0_q2)
);

vid_oe1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 410 ),
    .AddressWidth( 9 ))
tpgSinTableArray_9bit_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgSinTableArray_9bit_1_address0),
    .ce0(tpgSinTableArray_9bit_1_ce0),
    .q0(tpgSinTableArray_9bit_1_q0),
    .address1(tpgSinTableArray_9bit_1_address1),
    .ce1(tpgSinTableArray_9bit_1_ce1),
    .q1(tpgSinTableArray_9bit_1_q1),
    .address2(tpgSinTableArray_9bit_1_address2),
    .ce2(tpgSinTableArray_9bit_1_ce2),
    .q2(tpgSinTableArray_9bit_1_q2)
);

vid_oe1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 410 ),
    .AddressWidth( 9 ))
tpgSinTableArray_9bit_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgSinTableArray_9bit_2_address0),
    .ce0(tpgSinTableArray_9bit_2_ce0),
    .q0(tpgSinTableArray_9bit_2_q0),
    .address1(tpgSinTableArray_9bit_2_address1),
    .ce1(tpgSinTableArray_9bit_2_ce1),
    .q1(tpgSinTableArray_9bit_2_q1),
    .address2(tpgSinTableArray_9bit_2_address2),
    .ce2(tpgSinTableArray_9bit_2_ce2),
    .q2(tpgSinTableArray_9bit_2_q2)
);

vid_oe1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 410 ),
    .AddressWidth( 9 ))
tpgSinTableArray_9bit_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgSinTableArray_9bit_3_address0),
    .ce0(tpgSinTableArray_9bit_3_ce0),
    .q0(tpgSinTableArray_9bit_3_q0),
    .address1(tpgSinTableArray_9bit_3_address1),
    .ce1(tpgSinTableArray_9bit_3_ce1),
    .q1(tpgSinTableArray_9bit_3_q1),
    .address2(tpgSinTableArray_9bit_3_address2),
    .ce2(tpgSinTableArray_9bit_3_ce2),
    .q2(tpgSinTableArray_9bit_3_q2)
);

vid_oe1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 410 ),
    .AddressWidth( 9 ))
tpgSinTableArray_9bit_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgSinTableArray_9bit_4_address0),
    .ce0(tpgSinTableArray_9bit_4_ce0),
    .q0(tpgSinTableArray_9bit_4_q0),
    .address1(tpgSinTableArray_9bit_4_address1),
    .ce1(tpgSinTableArray_9bit_4_ce1),
    .q1(tpgSinTableArray_9bit_4_q1),
    .address2(tpgSinTableArray_9bit_4_address2),
    .ce2(tpgSinTableArray_9bit_4_ce2),
    .q2(tpgSinTableArray_9bit_4_q2)
);

vid_oe1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
tpgCheckerBoardArray_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgCheckerBoardArray_address0),
    .ce0(tpgCheckerBoardArray_ce0),
    .q0(tpgCheckerBoardArray_q0)
);

vid_oe1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelRgb_VESA_r_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelRgb_VESA_r_address0),
    .ce0(DPtpgBarSelRgb_VESA_r_ce0),
    .q0(DPtpgBarSelRgb_VESA_r_q0)
);

vid_oe1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelRgb_VESA_g_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelRgb_VESA_g_address0),
    .ce0(DPtpgBarSelRgb_VESA_g_ce0),
    .q0(DPtpgBarSelRgb_VESA_g_q0)
);

vid_oe1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelRgb_VESA_b_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelRgb_VESA_b_address0),
    .ce0(DPtpgBarSelRgb_VESA_b_ce0),
    .q0(DPtpgBarSelRgb_VESA_b_q0)
);

vid_oe1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarArray_ROM_AUTO_1R #(
    .DataWidth( 3 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
DPtpgBarArray_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarArray_address0),
    .ce0(DPtpgBarArray_ce0),
    .q0(DPtpgBarArray_q0)
);

vid_oe1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R #(
    .DataWidth( 6 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelRgb_CEA_r_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelRgb_CEA_r_address0),
    .ce0(DPtpgBarSelRgb_CEA_r_ce0),
    .q0(DPtpgBarSelRgb_CEA_r_q0)
);

vid_oe1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R #(
    .DataWidth( 6 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelRgb_CEA_g_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelRgb_CEA_g_address0),
    .ce0(DPtpgBarSelRgb_CEA_g_ce0),
    .q0(DPtpgBarSelRgb_CEA_g_q0)
);

vid_oe1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R #(
    .DataWidth( 6 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelRgb_CEA_b_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelRgb_CEA_b_address0),
    .ce0(DPtpgBarSelRgb_CEA_b_ce0),
    .q0(DPtpgBarSelRgb_CEA_b_q0)
);

vid_oe1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_601_y_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_601_y_address0),
    .ce0(DPtpgBarSelYuv_601_y_ce0),
    .q0(DPtpgBarSelYuv_601_y_q0)
);

vid_oe1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_601_v_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_601_v_address0),
    .ce0(DPtpgBarSelYuv_601_v_ce0),
    .q0(DPtpgBarSelYuv_601_v_q0)
);

vid_oe1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_601_u_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_601_u_address0),
    .ce0(DPtpgBarSelYuv_601_u_ce0),
    .q0(DPtpgBarSelYuv_601_u_q0)
);

vid_oe1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_709_y_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_709_y_address0),
    .ce0(DPtpgBarSelYuv_709_y_ce0),
    .q0(DPtpgBarSelYuv_709_y_q0)
);

vid_oe1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_709_v_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_709_v_address0),
    .ce0(DPtpgBarSelYuv_709_v_ce0),
    .q0(DPtpgBarSelYuv_709_v_q0)
);

vid_oe1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_709_u_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_709_u_address0),
    .ce0(DPtpgBarSelYuv_709_u_ce0),
    .q0(DPtpgBarSelYuv_709_u_q0)
);

vid_oe1_v_tpg_0_0_reg_ap_uint_10_s grp_reg_ap_uint_10_s_fu_1719(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .d(barWidthMinSamples),
    .ap_return(grp_reg_ap_uint_10_s_fu_1719_ap_return),
    .ap_ce(grp_reg_ap_uint_10_s_fu_1719_ap_ce)
);

vid_oe1_v_tpg_0_0_reg_int_s grp_reg_int_s_fu_2279(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .d(grp_reg_int_s_fu_2279_d),
    .ap_return(grp_reg_int_s_fu_2279_ap_return),
    .ap_ce(grp_reg_int_s_fu_2279_ap_ce)
);

vid_oe1_v_tpg_0_0_urem_11ns_4ns_3_15_1 #(
    .ID( 1 ),
    .NUM_STAGE( 15 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 3 ))
urem_11ns_4ns_3_15_1_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln520_2_fu_1631_p1),
    .din1(grp_fu_1701_p1),
    .ce(grp_fu_1701_ce),
    .dout(grp_fu_1701_p2)
);

vid_oe1_v_tpg_0_0_urem_11ns_4ns_3_15_1 #(
    .ID( 1 ),
    .NUM_STAGE( 15 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 3 ))
urem_11ns_4ns_3_15_1_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1713_p0),
    .din1(grp_fu_1713_p1),
    .ce(grp_fu_1713_ce),
    .dout(grp_fu_1713_p2)
);

vid_oe1_v_tpg_0_0_urem_11ns_4ns_3_15_1 #(
    .ID( 1 ),
    .NUM_STAGE( 15 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 3 ))
urem_11ns_4ns_3_15_1_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2004_p0),
    .din1(grp_fu_2004_p1),
    .ce(grp_fu_2004_ce),
    .dout(grp_fu_2004_p2)
);

vid_oe1_v_tpg_0_0_mux_53_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_53_32_1_1_U7(
    .din0(tmp_fu_2436_p1),
    .din1(tmp_fu_2436_p2),
    .din2(tmp_fu_2436_p3),
    .din3(tmp_fu_2436_p4),
    .din4(tmp_fu_2436_p5),
    .din5(tmp_fu_2436_p6),
    .dout(tmp_fu_2436_p7)
);

vid_oe1_v_tpg_0_0_mux_53_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_53_32_1_1_U8(
    .din0(tmp_3_fu_2496_p1),
    .din1(tmp_3_fu_2496_p2),
    .din2(tmp_3_fu_2496_p3),
    .din3(tmp_3_fu_2496_p4),
    .din4(tmp_3_fu_2496_p5),
    .din5(tmp_3_fu_2496_p6),
    .dout(tmp_3_fu_2496_p7)
);

vid_oe1_v_tpg_0_0_mux_53_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_53_32_1_1_U9(
    .din0(tmp_4_fu_2610_p1),
    .din1(tmp_4_fu_2610_p2),
    .din2(tmp_4_fu_2610_p3),
    .din3(tmp_4_fu_2610_p4),
    .din4(tmp_4_fu_2610_p5),
    .din5(tmp_4_fu_2610_p6),
    .dout(tmp_4_fu_2610_p7)
);

vid_oe1_v_tpg_0_0_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
mux_32_8_1_1_U10(
    .din0(8'd0),
    .din1(tmp_5_fu_3680_p2),
    .din2(tmp_5_fu_3680_p3),
    .din3(tmp_5_fu_3680_p4),
    .dout(tmp_5_fu_3680_p5)
);

vid_oe1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
am_addmul_16ns_1s_16ns_17_4_1_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4645_p0),
    .din1(grp_fu_4645_p1),
    .din2(grp_fu_4645_p2),
    .ce(grp_fu_4645_ce),
    .dout(grp_fu_4645_p3)
);

vid_oe1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(Zplate_Hor_Control_Delta_read_reg_4845),
    .din1(grp_reg_int_s_fu_2279_ap_return),
    .din2(grp_fu_4654_p2),
    .ce(grp_fu_4654_ce),
    .dout(grp_fu_4654_p3)
);

vid_oe1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 23 ))
mul_mul_11ns_12ns_23_4_1_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4662_p0),
    .din1(grp_fu_4662_p1),
    .ce(grp_fu_4662_ce),
    .dout(grp_fu_4662_p2)
);

vid_oe1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 23 ))
mul_mul_11ns_12ns_23_4_1_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4669_p0),
    .din1(grp_fu_4669_p1),
    .ce(grp_fu_4669_ce),
    .dout(grp_fu_4669_p2)
);

vid_oe1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 23 ))
mul_mul_11ns_12ns_23_4_1_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4676_p0),
    .din1(grp_fu_4676_p1),
    .ce(grp_fu_4676_ce),
    .dout(grp_fu_4676_p2)
);

vid_oe1_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 23 ))
mac_muladd_16ns_7ns_13ns_23_4_1_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4683_p0),
    .din1(grp_fu_4683_p1),
    .din2(grp_fu_4683_p2),
    .ce(grp_fu_4683_ce),
    .dout(grp_fu_4683_p3)
);

vid_oe1_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 23 ))
mac_muladd_16ns_7s_16ns_23_4_1_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4692_p0),
    .din1(grp_fu_4692_p1),
    .din2(grp_fu_4692_p2),
    .ce(grp_fu_4692_ce),
    .dout(grp_fu_4692_p3)
);

vid_oe1_v_tpg_0_0_mul_mul_16ns_8s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_mul_16ns_8s_24_4_1_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4701_p0),
    .din1(grp_fu_4701_p1),
    .ce(grp_fu_4701_ce),
    .dout(grp_fu_4701_p2)
);

vid_oe1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 24 ))
mac_muladd_16ns_8ns_23ns_24_4_1_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4707_p0),
    .din1(grp_fu_4707_p1),
    .din2(grp_fu_4707_p2),
    .ce(grp_fu_4707_ce),
    .dout(grp_fu_4707_p3)
);

vid_oe1_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 21 ))
mul_mul_16ns_5ns_21_4_1_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4716_p0),
    .din1(grp_fu_4716_p1),
    .ce(grp_fu_4716_ce),
    .dout(grp_fu_4716_p2)
);

vid_oe1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 24 ))
mac_muladd_16ns_8s_23s_24_4_1_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4724_p0),
    .din1(grp_fu_4724_p1),
    .din2(grp_fu_4692_p3),
    .ce(grp_fu_4724_ce),
    .dout(grp_fu_4724_p3)
);

vid_oe1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16ns_6s_24s_24_4_1_U22(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4732_p0),
    .din1(grp_fu_4732_p1),
    .din2(grp_fu_4701_p2),
    .ce(grp_fu_4732_ce),
    .dout(grp_fu_4732_p3)
);

vid_oe1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 28 ))
mul_mul_20s_8ns_28_4_1_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tpgSinTableArray_q0),
    .din1(grp_fu_4741_p1),
    .ce(grp_fu_4741_ce),
    .dout(grp_fu_4741_p2)
);

vid_oe1_v_tpg_0_0_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter20_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_631)) begin
            ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534 <= grp_fu_1545_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534 <= ap_phi_reg_pp0_iter18_phi_ln1099_reg_1534;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_624)) begin
            ap_phi_reg_pp0_iter19_phi_ln1120_reg_1523 <= grp_fu_1545_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1120_reg_1523 <= ap_phi_reg_pp0_iter18_phi_ln1120_reg_1523;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_617)) begin
            ap_phi_reg_pp0_iter19_phi_ln1141_reg_1512 <= grp_fu_1545_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1141_reg_1512 <= ap_phi_reg_pp0_iter18_phi_ln1141_reg_1512;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_610)) begin
            ap_phi_reg_pp0_iter19_phi_ln1162_reg_1501 <= grp_fu_1545_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1162_reg_1501 <= ap_phi_reg_pp0_iter18_phi_ln1162_reg_1501;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_603)) begin
            ap_phi_reg_pp0_iter19_phi_ln1183_reg_1490 <= grp_fu_1545_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1183_reg_1490 <= ap_phi_reg_pp0_iter18_phi_ln1183_reg_1490;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_596)) begin
            ap_phi_reg_pp0_iter19_phi_ln1459_reg_1479 <= grp_fu_1545_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1459_reg_1479 <= ap_phi_reg_pp0_iter18_phi_ln1459_reg_1479;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_593)) begin
            ap_phi_reg_pp0_iter19_phi_ln1474_reg_1468 <= grp_fu_1545_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1474_reg_1468 <= ap_phi_reg_pp0_iter18_phi_ln1474_reg_1468;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((bckgndId_load == 8'd12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1635_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_fu_1641_p2 == 1'd1)) | ((bckgndId_load == 8'd12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1635_p2 == 1'd0) & (icmp_ln1428_fu_1737_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_fu_1641_p2 == 1'd0)))) begin
        ap_phi_reg_pp0_iter1_hHatch_reg_1446 <= 1'd1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_hHatch_reg_1446 <= ap_phi_reg_pp0_iter0_hHatch_reg_1446;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1899)) begin
        if ((1'b1 == ap_condition_2136)) begin
            ap_phi_reg_pp0_iter1_phi_ln1099_reg_1534 <= 2'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_phi_ln1099_reg_1534 <= ap_phi_reg_pp0_iter0_phi_ln1099_reg_1534;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1899)) begin
        if ((1'b1 == ap_condition_2111)) begin
            ap_phi_reg_pp0_iter1_phi_ln1120_reg_1523 <= 2'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_phi_ln1120_reg_1523 <= ap_phi_reg_pp0_iter0_phi_ln1120_reg_1523;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1899)) begin
        if ((1'b1 == ap_condition_2086)) begin
            ap_phi_reg_pp0_iter1_phi_ln1141_reg_1512 <= 2'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_phi_ln1141_reg_1512 <= ap_phi_reg_pp0_iter0_phi_ln1141_reg_1512;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1899)) begin
        if ((1'b1 == ap_condition_2061)) begin
            ap_phi_reg_pp0_iter1_phi_ln1162_reg_1501 <= 2'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_phi_ln1162_reg_1501 <= ap_phi_reg_pp0_iter0_phi_ln1162_reg_1501;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1899)) begin
        if ((1'b1 == ap_condition_2036)) begin
            ap_phi_reg_pp0_iter1_phi_ln1183_reg_1490 <= 2'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_phi_ln1183_reg_1490 <= ap_phi_reg_pp0_iter0_phi_ln1183_reg_1490;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_reg_4897 == 8'd12) & (icmp_ln520_reg_4969 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1019_1_fu_2074_p2 == 1'd1) & (icmp_ln1027_8_fu_2068_p2 == 1'd0) & (icmp_ln1428_reg_5006 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_4973 == 1'd0))) begin
        ap_phi_reg_pp0_iter2_hHatch_reg_1446 <= 1'd1;
    end else if ((((bckgndId_load_read_reg_4897 == 8'd12) & (icmp_ln520_reg_4969 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1019_1_fu_2074_p2 == 1'd0) & (icmp_ln1027_8_fu_2068_p2 == 1'd0) & (icmp_ln1428_reg_5006 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_4973 == 1'd0)) | ((bckgndId_load_read_reg_4897 == 8'd12) & (icmp_ln520_reg_4969 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1027_8_fu_2068_p2 == 1'd1) & (icmp_ln1428_reg_5006 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_4973 == 1'd0)))) begin
        ap_phi_reg_pp0_iter2_hHatch_reg_1446 <= 1'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_hHatch_reg_1446 <= ap_phi_reg_pp0_iter1_hHatch_reg_1446;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_2010)) begin
            ap_phi_reg_pp0_iter3_phi_ln1459_reg_1479 <= 2'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_phi_ln1459_reg_1479 <= ap_phi_reg_pp0_iter2_phi_ln1459_reg_1479;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_1986)) begin
            ap_phi_reg_pp0_iter3_phi_ln1474_reg_1468 <= 2'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_phi_ln1474_reg_1468 <= ap_phi_reg_pp0_iter2_phi_ln1474_reg_1468;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            hdata_flag_1_fu_506 <= hdata_flag_0;
        end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd14))) begin
            hdata_flag_1_fu_506 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            phi_mul_fu_494 <= 16'd0;
        end else if ((ap_enable_reg_pp0_iter6 == 1'b1)) begin
            phi_mul_fu_494 <= add_ln528_fu_2335_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rampVal_2_flag_1_fu_502 <= rampVal_2_flag_0;
        end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd17))) begin
            rampVal_2_flag_1_fu_502 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rampVal_3_flag_1_fu_510 <= rampVal_3_flag_0;
        end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd1))) begin
            rampVal_3_flag_1_fu_510 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((icmp_ln1404_read_reg_4820 == 1'd1) & (bckgndId_load_read_reg_4897 == 8'd12) & (icmp_ln1027_reg_4973 == 1'd1)) | ((icmp_ln1404_read_reg_4820 == 1'd0) & (bckgndId_load_read_reg_4897 == 8'd12) & (1'd1 == and_ln1404_reg_5002)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((icmp_ln1404_read_reg_4820 == 1'd1) & (bckgndId_load_read_reg_4897 == 8'd12) & (1'd1 == and_ln1409_fu_2023_p2) & (icmp_ln1027_reg_4973 == 1'd0)) | ((icmp_ln1404_read_reg_4820 == 1'd0) & (bckgndId_load_read_reg_4897 == 8'd12) & (1'd0 == and_ln1404_reg_5002) & (1'd1 == and_ln1409_fu_2023_p2)))))) begin
        vHatch <= 1'd1;
    end else if (((icmp_ln1404_read_reg_4820 == 1'd0) & (bckgndId_load_read_reg_4897 == 8'd12) & (1'd0 == and_ln1409_fu_2023_p2) & (1'd0 == and_ln1404_reg_5002) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_4973 == 1'd1))) begin
        vHatch <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_4510)) begin
            xBar_V <= 11'd0;
        end else if ((1'b1 == ap_condition_4505)) begin
            xBar_V <= add_ln186_fu_2197_p2;
        end else if ((1'b1 == ap_condition_4501)) begin
            xBar_V <= sub_ln186_fu_2203_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_4524)) begin
            xCount_V <= 10'd0;
        end else if ((1'b1 == ap_condition_4519)) begin
            xCount_V <= add_ln840_4_fu_2166_p2;
        end else if ((1'b1 == ap_condition_4515)) begin
            xCount_V <= sub_ln841_fu_2155_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_reg_4897 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter16 == 1'b1) & (icmp_ln1027_reg_4973_pp0_iter15_reg == 1'd1))) begin
            xCount_V_1 <= 10'd0;
        end else if ((1'b1 == ap_condition_4528)) begin
            xCount_V_1 <= zext_ln840_fu_2828_p1;
        end else if ((1'b1 == ap_condition_4430)) begin
            xCount_V_1 <= add_ln841_fu_2784_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_4555)) begin
            xCount_V_2 <= 10'd0;
        end else if ((1'b1 == ap_condition_4552)) begin
            xCount_V_2 <= 10'd0;
        end else if ((1'b1 == ap_condition_4546)) begin
            xCount_V_2 <= add_ln840_7_fu_2098_p2;
        end else if ((1'b1 == ap_condition_4541)) begin
            xCount_V_2 <= 10'd0;
        end else if ((1'b1 == ap_condition_4535)) begin
            xCount_V_2 <= sub_ln841_2_fu_2080_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_4569)) begin
            xCount_V_3 <= 10'd0;
        end else if ((1'b1 == ap_condition_4564)) begin
            xCount_V_3 <= add_ln840_5_fu_1987_p2;
        end else if ((1'b1 == ap_condition_4560)) begin
            xCount_V_3 <= sub_ln841_1_fu_1976_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln520_fu_1635_p2 == 1'd0))) begin
            x_fu_498 <= add_ln520_fu_1647_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            x_fu_498 <= 16'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_4584)) begin
            yCount_V <= 10'd0;
        end else if ((1'b1 == ap_condition_4580)) begin
            yCount_V <= add_ln840_fu_2134_p2;
        end else if ((1'b1 == ap_condition_4576)) begin
            yCount_V <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_4600)) begin
            yCount_V_1 <= 6'd0;
        end else if ((1'b1 == ap_condition_4595)) begin
            yCount_V_1 <= add_ln840_2_fu_1919_p2;
        end else if ((1'b1 == ap_condition_4590)) begin
            yCount_V_1 <= 6'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((icmp_ln1404_read_reg_4820 == 1'd1) & (bckgndId_load_read_reg_4897 == 8'd12) & (1'd1 == and_ln1409_fu_2023_p2) & (icmp_ln1027_reg_4973 == 1'd0)) | ((icmp_ln1404_read_reg_4820 == 1'd0) & (bckgndId_load_read_reg_4897 == 8'd12) & (1'd0 == and_ln1404_reg_5002) & (1'd1 == and_ln1409_fu_2023_p2)))) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((bckgndId_load == 8'd12) & (icmp_ln1404_read_read_fu_562_p2 == 1'd1) & (icmp_ln520_fu_1635_p2 == 1'd0) & (icmp_ln1027_fu_1641_p2 == 1'd1)) | ((bckgndId_load == 8'd12) & (icmp_ln1404_read_read_fu_562_p2 == 1'd0) & (1'd1 == and_ln1404_fu_1725_p2) & (icmp_ln520_fu_1635_p2 == 1'd0)))))) begin
        yCount_V_2 <= 10'd0;
    end else if (((icmp_ln1404_read_reg_4820 == 1'd0) & (bckgndId_load_read_reg_4897 == 8'd12) & (1'd0 == and_ln1409_fu_2023_p2) & (1'd0 == and_ln1404_reg_5002) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_4973 == 1'd1))) begin
        yCount_V_2 <= add_ln840_3_fu_2028_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_4613)) begin
            yCount_V_3 <= 10'd0;
        end else if ((1'b1 == ap_condition_4610)) begin
            yCount_V_3 <= add_ln840_1_fu_1955_p2;
        end else if ((1'b1 == ap_condition_4606)) begin
            yCount_V_3 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_4634)) begin
            zonePlateVDelta <= Zplate_Ver_Control_Start;
        end else if ((1'b1 == ap_condition_4628)) begin
            zonePlateVDelta <= add_ln1298_fu_2310_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Zplate_Hor_Control_Delta_read_reg_4845 <= Zplate_Hor_Control_Delta;
        Zplate_Hor_Control_Start_read_reg_4901 <= Zplate_Hor_Control_Start;
        Zplate_Ver_Control_Delta_read_reg_4840 <= Zplate_Ver_Control_Delta;
        add_ln1240_reg_4996_pp0_iter1_reg <= add_ln1240_reg_4996;
        and_ln1292_reg_5018_pp0_iter1_reg <= and_ln1292_reg_5018;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        barWidthMinSamples_read_reg_4824 <= barWidthMinSamples;
        barWidth_cast_cast_reg_4935[10 : 0] <= barWidth_cast_cast_fu_1563_p1[10 : 0];
        barWidth_read_reg_4856 <= barWidth;
        bckgndId_load_read_reg_4897 <= bckgndId_load;
        cmp126_i_read_reg_4786 <= cmp126_i;
        cmp141_i_read_reg_4868 <= cmp141_i;
        cmp2_i321_read_reg_4880 <= cmp2_i321;
        cmp35_i526_read_reg_4809 <= cmp35_i526;
        cmp59_i_read_reg_4790 <= cmp59_i;
        colorFormatLocal_read_reg_4876 <= colorFormatLocal;
        icmp_ln1027_reg_4973 <= icmp_ln1027_fu_1641_p2;
        icmp_ln1027_reg_4973_pp0_iter1_reg <= icmp_ln1027_reg_4973;
        icmp_ln1050_reg_5022_pp0_iter1_reg <= icmp_ln1050_reg_5022;
        icmp_ln1217_read_reg_4861 <= icmp_ln1217;
        icmp_ln1285_reg_5014_pp0_iter1_reg <= icmp_ln1285_reg_5014;
        icmp_ln1336_reg_5010_pp0_iter1_reg <= icmp_ln1336_reg_5010;
        icmp_ln1518_reg_4992_pp0_iter1_reg <= icmp_ln1518_reg_4992;
        icmp_ln1584_reg_4987_pp0_iter1_reg <= icmp_ln1584_reg_4987;
        icmp_ln1701_reg_4983_pp0_iter1_reg <= icmp_ln1701_reg_4983;
        icmp_ln520_reg_4969 <= icmp_ln520_fu_1635_p2;
        icmp_ln520_reg_4969_pp0_iter1_reg <= icmp_ln520_reg_4969;
        pix_val_V_5_read_reg_4927 <= pix_val_V_5;
        pix_val_V_read_reg_4919 <= pix_val_V;
        sub_i_i_i_read_reg_4833 <= sub_i_i_i;
        trunc_ln520_2_reg_4962 <= trunc_ln520_2_fu_1631_p1;
        trunc_ln520_2_reg_4962_pp0_iter1_reg <= trunc_ln520_2_reg_4962;
        trunc_ln520_reg_4950 <= trunc_ln520_fu_1623_p1;
        trunc_ln520_reg_4950_pp0_iter1_reg <= trunc_ln520_reg_4950;
        zext_ln1032_cast_reg_4940[7 : 0] <= zext_ln1032_cast_fu_1567_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load == 8'd13) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1635_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln1240_reg_4996 <= add_ln1240_fu_1707_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln1240_reg_4996_pp0_iter2_reg <= add_ln1240_reg_4996_pp0_iter1_reg;
        add_ln1240_reg_4996_pp0_iter3_reg <= add_ln1240_reg_4996_pp0_iter2_reg;
        add_ln1240_reg_4996_pp0_iter4_reg <= add_ln1240_reg_4996_pp0_iter3_reg;
        add_ln1240_reg_4996_pp0_iter5_reg <= add_ln1240_reg_4996_pp0_iter4_reg;
        add_ln1240_reg_4996_pp0_iter6_reg <= add_ln1240_reg_4996_pp0_iter5_reg;
        add_ln1240_reg_4996_pp0_iter7_reg <= add_ln1240_reg_4996_pp0_iter6_reg;
        add_ln1240_reg_4996_pp0_iter8_reg <= add_ln1240_reg_4996_pp0_iter7_reg;
        add_ln1240_reg_4996_pp0_iter9_reg <= add_ln1240_reg_4996_pp0_iter8_reg;
        add_ln1244_reg_5038_pp0_iter10_reg <= add_ln1244_reg_5038_pp0_iter9_reg;
        add_ln1244_reg_5038_pp0_iter2_reg <= add_ln1244_reg_5038;
        add_ln1244_reg_5038_pp0_iter3_reg <= add_ln1244_reg_5038_pp0_iter2_reg;
        add_ln1244_reg_5038_pp0_iter4_reg <= add_ln1244_reg_5038_pp0_iter3_reg;
        add_ln1244_reg_5038_pp0_iter5_reg <= add_ln1244_reg_5038_pp0_iter4_reg;
        add_ln1244_reg_5038_pp0_iter6_reg <= add_ln1244_reg_5038_pp0_iter5_reg;
        add_ln1244_reg_5038_pp0_iter7_reg <= add_ln1244_reg_5038_pp0_iter6_reg;
        add_ln1244_reg_5038_pp0_iter8_reg <= add_ln1244_reg_5038_pp0_iter7_reg;
        add_ln1244_reg_5038_pp0_iter9_reg <= add_ln1244_reg_5038_pp0_iter8_reg;
        and_ln1292_reg_5018_pp0_iter2_reg <= and_ln1292_reg_5018_pp0_iter1_reg;
        and_ln1292_reg_5018_pp0_iter3_reg <= and_ln1292_reg_5018_pp0_iter2_reg;
        and_ln1292_reg_5018_pp0_iter4_reg <= and_ln1292_reg_5018_pp0_iter3_reg;
        and_ln1341_reg_5055_pp0_iter10_reg <= and_ln1341_reg_5055_pp0_iter9_reg;
        and_ln1341_reg_5055_pp0_iter11_reg <= and_ln1341_reg_5055_pp0_iter10_reg;
        and_ln1341_reg_5055_pp0_iter12_reg <= and_ln1341_reg_5055_pp0_iter11_reg;
        and_ln1341_reg_5055_pp0_iter13_reg <= and_ln1341_reg_5055_pp0_iter12_reg;
        and_ln1341_reg_5055_pp0_iter14_reg <= and_ln1341_reg_5055_pp0_iter13_reg;
        and_ln1341_reg_5055_pp0_iter15_reg <= and_ln1341_reg_5055_pp0_iter14_reg;
        and_ln1341_reg_5055_pp0_iter16_reg <= and_ln1341_reg_5055_pp0_iter15_reg;
        and_ln1341_reg_5055_pp0_iter2_reg <= and_ln1341_reg_5055;
        and_ln1341_reg_5055_pp0_iter3_reg <= and_ln1341_reg_5055_pp0_iter2_reg;
        and_ln1341_reg_5055_pp0_iter4_reg <= and_ln1341_reg_5055_pp0_iter3_reg;
        and_ln1341_reg_5055_pp0_iter5_reg <= and_ln1341_reg_5055_pp0_iter4_reg;
        and_ln1341_reg_5055_pp0_iter6_reg <= and_ln1341_reg_5055_pp0_iter5_reg;
        and_ln1341_reg_5055_pp0_iter7_reg <= and_ln1341_reg_5055_pp0_iter6_reg;
        and_ln1341_reg_5055_pp0_iter8_reg <= and_ln1341_reg_5055_pp0_iter7_reg;
        and_ln1341_reg_5055_pp0_iter9_reg <= and_ln1341_reg_5055_pp0_iter8_reg;
        and_ln1523_reg_5030_pp0_iter10_reg <= and_ln1523_reg_5030_pp0_iter9_reg;
        and_ln1523_reg_5030_pp0_iter11_reg <= and_ln1523_reg_5030_pp0_iter10_reg;
        and_ln1523_reg_5030_pp0_iter12_reg <= and_ln1523_reg_5030_pp0_iter11_reg;
        and_ln1523_reg_5030_pp0_iter13_reg <= and_ln1523_reg_5030_pp0_iter12_reg;
        and_ln1523_reg_5030_pp0_iter14_reg <= and_ln1523_reg_5030_pp0_iter13_reg;
        and_ln1523_reg_5030_pp0_iter15_reg <= and_ln1523_reg_5030_pp0_iter14_reg;
        and_ln1523_reg_5030_pp0_iter16_reg <= and_ln1523_reg_5030_pp0_iter15_reg;
        and_ln1523_reg_5030_pp0_iter2_reg <= and_ln1523_reg_5030;
        and_ln1523_reg_5030_pp0_iter3_reg <= and_ln1523_reg_5030_pp0_iter2_reg;
        and_ln1523_reg_5030_pp0_iter4_reg <= and_ln1523_reg_5030_pp0_iter3_reg;
        and_ln1523_reg_5030_pp0_iter5_reg <= and_ln1523_reg_5030_pp0_iter4_reg;
        and_ln1523_reg_5030_pp0_iter6_reg <= and_ln1523_reg_5030_pp0_iter5_reg;
        and_ln1523_reg_5030_pp0_iter7_reg <= and_ln1523_reg_5030_pp0_iter6_reg;
        and_ln1523_reg_5030_pp0_iter8_reg <= and_ln1523_reg_5030_pp0_iter7_reg;
        and_ln1523_reg_5030_pp0_iter9_reg <= and_ln1523_reg_5030_pp0_iter8_reg;
        and_ln1706_reg_5026_pp0_iter10_reg <= and_ln1706_reg_5026_pp0_iter9_reg;
        and_ln1706_reg_5026_pp0_iter11_reg <= and_ln1706_reg_5026_pp0_iter10_reg;
        and_ln1706_reg_5026_pp0_iter12_reg <= and_ln1706_reg_5026_pp0_iter11_reg;
        and_ln1706_reg_5026_pp0_iter13_reg <= and_ln1706_reg_5026_pp0_iter12_reg;
        and_ln1706_reg_5026_pp0_iter14_reg <= and_ln1706_reg_5026_pp0_iter13_reg;
        and_ln1706_reg_5026_pp0_iter15_reg <= and_ln1706_reg_5026_pp0_iter14_reg;
        and_ln1706_reg_5026_pp0_iter16_reg <= and_ln1706_reg_5026_pp0_iter15_reg;
        and_ln1706_reg_5026_pp0_iter2_reg <= and_ln1706_reg_5026;
        and_ln1706_reg_5026_pp0_iter3_reg <= and_ln1706_reg_5026_pp0_iter2_reg;
        and_ln1706_reg_5026_pp0_iter4_reg <= and_ln1706_reg_5026_pp0_iter3_reg;
        and_ln1706_reg_5026_pp0_iter5_reg <= and_ln1706_reg_5026_pp0_iter4_reg;
        and_ln1706_reg_5026_pp0_iter6_reg <= and_ln1706_reg_5026_pp0_iter5_reg;
        and_ln1706_reg_5026_pp0_iter7_reg <= and_ln1706_reg_5026_pp0_iter6_reg;
        and_ln1706_reg_5026_pp0_iter8_reg <= and_ln1706_reg_5026_pp0_iter7_reg;
        and_ln1706_reg_5026_pp0_iter9_reg <= and_ln1706_reg_5026_pp0_iter8_reg;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        b_reg_5235_pp0_iter17_reg <= b_reg_5235;
        b_reg_5235_pp0_iter18_reg <= b_reg_5235_pp0_iter17_reg;
        b_reg_5235_pp0_iter19_reg <= b_reg_5235_pp0_iter18_reg;
        g_reg_5202_pp0_iter16_reg <= g_reg_5202;
        g_reg_5202_pp0_iter17_reg <= g_reg_5202_pp0_iter16_reg;
        g_reg_5202_pp0_iter18_reg <= g_reg_5202_pp0_iter17_reg;
        g_reg_5202_pp0_iter19_reg <= g_reg_5202_pp0_iter18_reg;
        icmp_ln1027_1_reg_5063_pp0_iter10_reg <= icmp_ln1027_1_reg_5063_pp0_iter9_reg;
        icmp_ln1027_1_reg_5063_pp0_iter11_reg <= icmp_ln1027_1_reg_5063_pp0_iter10_reg;
        icmp_ln1027_1_reg_5063_pp0_iter12_reg <= icmp_ln1027_1_reg_5063_pp0_iter11_reg;
        icmp_ln1027_1_reg_5063_pp0_iter13_reg <= icmp_ln1027_1_reg_5063_pp0_iter12_reg;
        icmp_ln1027_1_reg_5063_pp0_iter14_reg <= icmp_ln1027_1_reg_5063_pp0_iter13_reg;
        icmp_ln1027_1_reg_5063_pp0_iter15_reg <= icmp_ln1027_1_reg_5063_pp0_iter14_reg;
        icmp_ln1027_1_reg_5063_pp0_iter16_reg <= icmp_ln1027_1_reg_5063_pp0_iter15_reg;
        icmp_ln1027_1_reg_5063_pp0_iter17_reg <= icmp_ln1027_1_reg_5063_pp0_iter16_reg;
        icmp_ln1027_1_reg_5063_pp0_iter2_reg <= icmp_ln1027_1_reg_5063;
        icmp_ln1027_1_reg_5063_pp0_iter3_reg <= icmp_ln1027_1_reg_5063_pp0_iter2_reg;
        icmp_ln1027_1_reg_5063_pp0_iter4_reg <= icmp_ln1027_1_reg_5063_pp0_iter3_reg;
        icmp_ln1027_1_reg_5063_pp0_iter5_reg <= icmp_ln1027_1_reg_5063_pp0_iter4_reg;
        icmp_ln1027_1_reg_5063_pp0_iter6_reg <= icmp_ln1027_1_reg_5063_pp0_iter5_reg;
        icmp_ln1027_1_reg_5063_pp0_iter7_reg <= icmp_ln1027_1_reg_5063_pp0_iter6_reg;
        icmp_ln1027_1_reg_5063_pp0_iter8_reg <= icmp_ln1027_1_reg_5063_pp0_iter7_reg;
        icmp_ln1027_1_reg_5063_pp0_iter9_reg <= icmp_ln1027_1_reg_5063_pp0_iter8_reg;
        icmp_ln1027_5_reg_5059_pp0_iter10_reg <= icmp_ln1027_5_reg_5059_pp0_iter9_reg;
        icmp_ln1027_5_reg_5059_pp0_iter11_reg <= icmp_ln1027_5_reg_5059_pp0_iter10_reg;
        icmp_ln1027_5_reg_5059_pp0_iter12_reg <= icmp_ln1027_5_reg_5059_pp0_iter11_reg;
        icmp_ln1027_5_reg_5059_pp0_iter13_reg <= icmp_ln1027_5_reg_5059_pp0_iter12_reg;
        icmp_ln1027_5_reg_5059_pp0_iter14_reg <= icmp_ln1027_5_reg_5059_pp0_iter13_reg;
        icmp_ln1027_5_reg_5059_pp0_iter15_reg <= icmp_ln1027_5_reg_5059_pp0_iter14_reg;
        icmp_ln1027_5_reg_5059_pp0_iter16_reg <= icmp_ln1027_5_reg_5059_pp0_iter15_reg;
        icmp_ln1027_5_reg_5059_pp0_iter2_reg <= icmp_ln1027_5_reg_5059;
        icmp_ln1027_5_reg_5059_pp0_iter3_reg <= icmp_ln1027_5_reg_5059_pp0_iter2_reg;
        icmp_ln1027_5_reg_5059_pp0_iter4_reg <= icmp_ln1027_5_reg_5059_pp0_iter3_reg;
        icmp_ln1027_5_reg_5059_pp0_iter5_reg <= icmp_ln1027_5_reg_5059_pp0_iter4_reg;
        icmp_ln1027_5_reg_5059_pp0_iter6_reg <= icmp_ln1027_5_reg_5059_pp0_iter5_reg;
        icmp_ln1027_5_reg_5059_pp0_iter7_reg <= icmp_ln1027_5_reg_5059_pp0_iter6_reg;
        icmp_ln1027_5_reg_5059_pp0_iter8_reg <= icmp_ln1027_5_reg_5059_pp0_iter7_reg;
        icmp_ln1027_5_reg_5059_pp0_iter9_reg <= icmp_ln1027_5_reg_5059_pp0_iter8_reg;
        icmp_ln1027_6_reg_5034_pp0_iter10_reg <= icmp_ln1027_6_reg_5034_pp0_iter9_reg;
        icmp_ln1027_6_reg_5034_pp0_iter11_reg <= icmp_ln1027_6_reg_5034_pp0_iter10_reg;
        icmp_ln1027_6_reg_5034_pp0_iter12_reg <= icmp_ln1027_6_reg_5034_pp0_iter11_reg;
        icmp_ln1027_6_reg_5034_pp0_iter13_reg <= icmp_ln1027_6_reg_5034_pp0_iter12_reg;
        icmp_ln1027_6_reg_5034_pp0_iter14_reg <= icmp_ln1027_6_reg_5034_pp0_iter13_reg;
        icmp_ln1027_6_reg_5034_pp0_iter15_reg <= icmp_ln1027_6_reg_5034_pp0_iter14_reg;
        icmp_ln1027_6_reg_5034_pp0_iter16_reg <= icmp_ln1027_6_reg_5034_pp0_iter15_reg;
        icmp_ln1027_6_reg_5034_pp0_iter2_reg <= icmp_ln1027_6_reg_5034;
        icmp_ln1027_6_reg_5034_pp0_iter3_reg <= icmp_ln1027_6_reg_5034_pp0_iter2_reg;
        icmp_ln1027_6_reg_5034_pp0_iter4_reg <= icmp_ln1027_6_reg_5034_pp0_iter3_reg;
        icmp_ln1027_6_reg_5034_pp0_iter5_reg <= icmp_ln1027_6_reg_5034_pp0_iter4_reg;
        icmp_ln1027_6_reg_5034_pp0_iter6_reg <= icmp_ln1027_6_reg_5034_pp0_iter5_reg;
        icmp_ln1027_6_reg_5034_pp0_iter7_reg <= icmp_ln1027_6_reg_5034_pp0_iter6_reg;
        icmp_ln1027_6_reg_5034_pp0_iter8_reg <= icmp_ln1027_6_reg_5034_pp0_iter7_reg;
        icmp_ln1027_6_reg_5034_pp0_iter9_reg <= icmp_ln1027_6_reg_5034_pp0_iter8_reg;
        icmp_ln1027_reg_4973_pp0_iter10_reg <= icmp_ln1027_reg_4973_pp0_iter9_reg;
        icmp_ln1027_reg_4973_pp0_iter11_reg <= icmp_ln1027_reg_4973_pp0_iter10_reg;
        icmp_ln1027_reg_4973_pp0_iter12_reg <= icmp_ln1027_reg_4973_pp0_iter11_reg;
        icmp_ln1027_reg_4973_pp0_iter13_reg <= icmp_ln1027_reg_4973_pp0_iter12_reg;
        icmp_ln1027_reg_4973_pp0_iter14_reg <= icmp_ln1027_reg_4973_pp0_iter13_reg;
        icmp_ln1027_reg_4973_pp0_iter15_reg <= icmp_ln1027_reg_4973_pp0_iter14_reg;
        icmp_ln1027_reg_4973_pp0_iter16_reg <= icmp_ln1027_reg_4973_pp0_iter15_reg;
        icmp_ln1027_reg_4973_pp0_iter17_reg <= icmp_ln1027_reg_4973_pp0_iter16_reg;
        icmp_ln1027_reg_4973_pp0_iter18_reg <= icmp_ln1027_reg_4973_pp0_iter17_reg;
        icmp_ln1027_reg_4973_pp0_iter19_reg <= icmp_ln1027_reg_4973_pp0_iter18_reg;
        icmp_ln1027_reg_4973_pp0_iter2_reg <= icmp_ln1027_reg_4973_pp0_iter1_reg;
        icmp_ln1027_reg_4973_pp0_iter3_reg <= icmp_ln1027_reg_4973_pp0_iter2_reg;
        icmp_ln1027_reg_4973_pp0_iter4_reg <= icmp_ln1027_reg_4973_pp0_iter3_reg;
        icmp_ln1027_reg_4973_pp0_iter5_reg <= icmp_ln1027_reg_4973_pp0_iter4_reg;
        icmp_ln1027_reg_4973_pp0_iter6_reg <= icmp_ln1027_reg_4973_pp0_iter5_reg;
        icmp_ln1027_reg_4973_pp0_iter7_reg <= icmp_ln1027_reg_4973_pp0_iter6_reg;
        icmp_ln1027_reg_4973_pp0_iter8_reg <= icmp_ln1027_reg_4973_pp0_iter7_reg;
        icmp_ln1027_reg_4973_pp0_iter9_reg <= icmp_ln1027_reg_4973_pp0_iter8_reg;
        icmp_ln1050_reg_5022_pp0_iter10_reg <= icmp_ln1050_reg_5022_pp0_iter9_reg;
        icmp_ln1050_reg_5022_pp0_iter11_reg <= icmp_ln1050_reg_5022_pp0_iter10_reg;
        icmp_ln1050_reg_5022_pp0_iter12_reg <= icmp_ln1050_reg_5022_pp0_iter11_reg;
        icmp_ln1050_reg_5022_pp0_iter13_reg <= icmp_ln1050_reg_5022_pp0_iter12_reg;
        icmp_ln1050_reg_5022_pp0_iter14_reg <= icmp_ln1050_reg_5022_pp0_iter13_reg;
        icmp_ln1050_reg_5022_pp0_iter15_reg <= icmp_ln1050_reg_5022_pp0_iter14_reg;
        icmp_ln1050_reg_5022_pp0_iter16_reg <= icmp_ln1050_reg_5022_pp0_iter15_reg;
        icmp_ln1050_reg_5022_pp0_iter17_reg <= icmp_ln1050_reg_5022_pp0_iter16_reg;
        icmp_ln1050_reg_5022_pp0_iter18_reg <= icmp_ln1050_reg_5022_pp0_iter17_reg;
        icmp_ln1050_reg_5022_pp0_iter2_reg <= icmp_ln1050_reg_5022_pp0_iter1_reg;
        icmp_ln1050_reg_5022_pp0_iter3_reg <= icmp_ln1050_reg_5022_pp0_iter2_reg;
        icmp_ln1050_reg_5022_pp0_iter4_reg <= icmp_ln1050_reg_5022_pp0_iter3_reg;
        icmp_ln1050_reg_5022_pp0_iter5_reg <= icmp_ln1050_reg_5022_pp0_iter4_reg;
        icmp_ln1050_reg_5022_pp0_iter6_reg <= icmp_ln1050_reg_5022_pp0_iter5_reg;
        icmp_ln1050_reg_5022_pp0_iter7_reg <= icmp_ln1050_reg_5022_pp0_iter6_reg;
        icmp_ln1050_reg_5022_pp0_iter8_reg <= icmp_ln1050_reg_5022_pp0_iter7_reg;
        icmp_ln1050_reg_5022_pp0_iter9_reg <= icmp_ln1050_reg_5022_pp0_iter8_reg;
        icmp_ln1285_reg_5014_pp0_iter2_reg <= icmp_ln1285_reg_5014_pp0_iter1_reg;
        icmp_ln1285_reg_5014_pp0_iter3_reg <= icmp_ln1285_reg_5014_pp0_iter2_reg;
        icmp_ln1285_reg_5014_pp0_iter4_reg <= icmp_ln1285_reg_5014_pp0_iter3_reg;
        icmp_ln1336_reg_5010_pp0_iter10_reg <= icmp_ln1336_reg_5010_pp0_iter9_reg;
        icmp_ln1336_reg_5010_pp0_iter11_reg <= icmp_ln1336_reg_5010_pp0_iter10_reg;
        icmp_ln1336_reg_5010_pp0_iter12_reg <= icmp_ln1336_reg_5010_pp0_iter11_reg;
        icmp_ln1336_reg_5010_pp0_iter13_reg <= icmp_ln1336_reg_5010_pp0_iter12_reg;
        icmp_ln1336_reg_5010_pp0_iter14_reg <= icmp_ln1336_reg_5010_pp0_iter13_reg;
        icmp_ln1336_reg_5010_pp0_iter15_reg <= icmp_ln1336_reg_5010_pp0_iter14_reg;
        icmp_ln1336_reg_5010_pp0_iter16_reg <= icmp_ln1336_reg_5010_pp0_iter15_reg;
        icmp_ln1336_reg_5010_pp0_iter2_reg <= icmp_ln1336_reg_5010_pp0_iter1_reg;
        icmp_ln1336_reg_5010_pp0_iter3_reg <= icmp_ln1336_reg_5010_pp0_iter2_reg;
        icmp_ln1336_reg_5010_pp0_iter4_reg <= icmp_ln1336_reg_5010_pp0_iter3_reg;
        icmp_ln1336_reg_5010_pp0_iter5_reg <= icmp_ln1336_reg_5010_pp0_iter4_reg;
        icmp_ln1336_reg_5010_pp0_iter6_reg <= icmp_ln1336_reg_5010_pp0_iter5_reg;
        icmp_ln1336_reg_5010_pp0_iter7_reg <= icmp_ln1336_reg_5010_pp0_iter6_reg;
        icmp_ln1336_reg_5010_pp0_iter8_reg <= icmp_ln1336_reg_5010_pp0_iter7_reg;
        icmp_ln1336_reg_5010_pp0_iter9_reg <= icmp_ln1336_reg_5010_pp0_iter8_reg;
        icmp_ln1518_reg_4992_pp0_iter10_reg <= icmp_ln1518_reg_4992_pp0_iter9_reg;
        icmp_ln1518_reg_4992_pp0_iter11_reg <= icmp_ln1518_reg_4992_pp0_iter10_reg;
        icmp_ln1518_reg_4992_pp0_iter12_reg <= icmp_ln1518_reg_4992_pp0_iter11_reg;
        icmp_ln1518_reg_4992_pp0_iter13_reg <= icmp_ln1518_reg_4992_pp0_iter12_reg;
        icmp_ln1518_reg_4992_pp0_iter14_reg <= icmp_ln1518_reg_4992_pp0_iter13_reg;
        icmp_ln1518_reg_4992_pp0_iter15_reg <= icmp_ln1518_reg_4992_pp0_iter14_reg;
        icmp_ln1518_reg_4992_pp0_iter16_reg <= icmp_ln1518_reg_4992_pp0_iter15_reg;
        icmp_ln1518_reg_4992_pp0_iter2_reg <= icmp_ln1518_reg_4992_pp0_iter1_reg;
        icmp_ln1518_reg_4992_pp0_iter3_reg <= icmp_ln1518_reg_4992_pp0_iter2_reg;
        icmp_ln1518_reg_4992_pp0_iter4_reg <= icmp_ln1518_reg_4992_pp0_iter3_reg;
        icmp_ln1518_reg_4992_pp0_iter5_reg <= icmp_ln1518_reg_4992_pp0_iter4_reg;
        icmp_ln1518_reg_4992_pp0_iter6_reg <= icmp_ln1518_reg_4992_pp0_iter5_reg;
        icmp_ln1518_reg_4992_pp0_iter7_reg <= icmp_ln1518_reg_4992_pp0_iter6_reg;
        icmp_ln1518_reg_4992_pp0_iter8_reg <= icmp_ln1518_reg_4992_pp0_iter7_reg;
        icmp_ln1518_reg_4992_pp0_iter9_reg <= icmp_ln1518_reg_4992_pp0_iter8_reg;
        icmp_ln1584_reg_4987_pp0_iter10_reg <= icmp_ln1584_reg_4987_pp0_iter9_reg;
        icmp_ln1584_reg_4987_pp0_iter11_reg <= icmp_ln1584_reg_4987_pp0_iter10_reg;
        icmp_ln1584_reg_4987_pp0_iter12_reg <= icmp_ln1584_reg_4987_pp0_iter11_reg;
        icmp_ln1584_reg_4987_pp0_iter13_reg <= icmp_ln1584_reg_4987_pp0_iter12_reg;
        icmp_ln1584_reg_4987_pp0_iter14_reg <= icmp_ln1584_reg_4987_pp0_iter13_reg;
        icmp_ln1584_reg_4987_pp0_iter15_reg <= icmp_ln1584_reg_4987_pp0_iter14_reg;
        icmp_ln1584_reg_4987_pp0_iter16_reg <= icmp_ln1584_reg_4987_pp0_iter15_reg;
        icmp_ln1584_reg_4987_pp0_iter17_reg <= icmp_ln1584_reg_4987_pp0_iter16_reg;
        icmp_ln1584_reg_4987_pp0_iter18_reg <= icmp_ln1584_reg_4987_pp0_iter17_reg;
        icmp_ln1584_reg_4987_pp0_iter19_reg <= icmp_ln1584_reg_4987_pp0_iter18_reg;
        icmp_ln1584_reg_4987_pp0_iter2_reg <= icmp_ln1584_reg_4987_pp0_iter1_reg;
        icmp_ln1584_reg_4987_pp0_iter3_reg <= icmp_ln1584_reg_4987_pp0_iter2_reg;
        icmp_ln1584_reg_4987_pp0_iter4_reg <= icmp_ln1584_reg_4987_pp0_iter3_reg;
        icmp_ln1584_reg_4987_pp0_iter5_reg <= icmp_ln1584_reg_4987_pp0_iter4_reg;
        icmp_ln1584_reg_4987_pp0_iter6_reg <= icmp_ln1584_reg_4987_pp0_iter5_reg;
        icmp_ln1584_reg_4987_pp0_iter7_reg <= icmp_ln1584_reg_4987_pp0_iter6_reg;
        icmp_ln1584_reg_4987_pp0_iter8_reg <= icmp_ln1584_reg_4987_pp0_iter7_reg;
        icmp_ln1584_reg_4987_pp0_iter9_reg <= icmp_ln1584_reg_4987_pp0_iter8_reg;
        icmp_ln1701_reg_4983_pp0_iter10_reg <= icmp_ln1701_reg_4983_pp0_iter9_reg;
        icmp_ln1701_reg_4983_pp0_iter11_reg <= icmp_ln1701_reg_4983_pp0_iter10_reg;
        icmp_ln1701_reg_4983_pp0_iter12_reg <= icmp_ln1701_reg_4983_pp0_iter11_reg;
        icmp_ln1701_reg_4983_pp0_iter13_reg <= icmp_ln1701_reg_4983_pp0_iter12_reg;
        icmp_ln1701_reg_4983_pp0_iter14_reg <= icmp_ln1701_reg_4983_pp0_iter13_reg;
        icmp_ln1701_reg_4983_pp0_iter15_reg <= icmp_ln1701_reg_4983_pp0_iter14_reg;
        icmp_ln1701_reg_4983_pp0_iter16_reg <= icmp_ln1701_reg_4983_pp0_iter15_reg;
        icmp_ln1701_reg_4983_pp0_iter2_reg <= icmp_ln1701_reg_4983_pp0_iter1_reg;
        icmp_ln1701_reg_4983_pp0_iter3_reg <= icmp_ln1701_reg_4983_pp0_iter2_reg;
        icmp_ln1701_reg_4983_pp0_iter4_reg <= icmp_ln1701_reg_4983_pp0_iter3_reg;
        icmp_ln1701_reg_4983_pp0_iter5_reg <= icmp_ln1701_reg_4983_pp0_iter4_reg;
        icmp_ln1701_reg_4983_pp0_iter6_reg <= icmp_ln1701_reg_4983_pp0_iter5_reg;
        icmp_ln1701_reg_4983_pp0_iter7_reg <= icmp_ln1701_reg_4983_pp0_iter6_reg;
        icmp_ln1701_reg_4983_pp0_iter8_reg <= icmp_ln1701_reg_4983_pp0_iter7_reg;
        icmp_ln1701_reg_4983_pp0_iter9_reg <= icmp_ln1701_reg_4983_pp0_iter8_reg;
        icmp_ln520_reg_4969_pp0_iter10_reg <= icmp_ln520_reg_4969_pp0_iter9_reg;
        icmp_ln520_reg_4969_pp0_iter11_reg <= icmp_ln520_reg_4969_pp0_iter10_reg;
        icmp_ln520_reg_4969_pp0_iter12_reg <= icmp_ln520_reg_4969_pp0_iter11_reg;
        icmp_ln520_reg_4969_pp0_iter13_reg <= icmp_ln520_reg_4969_pp0_iter12_reg;
        icmp_ln520_reg_4969_pp0_iter14_reg <= icmp_ln520_reg_4969_pp0_iter13_reg;
        icmp_ln520_reg_4969_pp0_iter15_reg <= icmp_ln520_reg_4969_pp0_iter14_reg;
        icmp_ln520_reg_4969_pp0_iter16_reg <= icmp_ln520_reg_4969_pp0_iter15_reg;
        icmp_ln520_reg_4969_pp0_iter17_reg <= icmp_ln520_reg_4969_pp0_iter16_reg;
        icmp_ln520_reg_4969_pp0_iter18_reg <= icmp_ln520_reg_4969_pp0_iter17_reg;
        icmp_ln520_reg_4969_pp0_iter19_reg <= icmp_ln520_reg_4969_pp0_iter18_reg;
        icmp_ln520_reg_4969_pp0_iter2_reg <= icmp_ln520_reg_4969_pp0_iter1_reg;
        icmp_ln520_reg_4969_pp0_iter3_reg <= icmp_ln520_reg_4969_pp0_iter2_reg;
        icmp_ln520_reg_4969_pp0_iter4_reg <= icmp_ln520_reg_4969_pp0_iter3_reg;
        icmp_ln520_reg_4969_pp0_iter5_reg <= icmp_ln520_reg_4969_pp0_iter4_reg;
        icmp_ln520_reg_4969_pp0_iter6_reg <= icmp_ln520_reg_4969_pp0_iter5_reg;
        icmp_ln520_reg_4969_pp0_iter7_reg <= icmp_ln520_reg_4969_pp0_iter6_reg;
        icmp_ln520_reg_4969_pp0_iter8_reg <= icmp_ln520_reg_4969_pp0_iter7_reg;
        icmp_ln520_reg_4969_pp0_iter9_reg <= icmp_ln520_reg_4969_pp0_iter8_reg;
        lshr_ln1_reg_5081_pp0_iter10_reg <= lshr_ln1_reg_5081_pp0_iter9_reg;
        lshr_ln1_reg_5081_pp0_iter11_reg <= lshr_ln1_reg_5081_pp0_iter10_reg;
        lshr_ln1_reg_5081_pp0_iter12_reg <= lshr_ln1_reg_5081_pp0_iter11_reg;
        lshr_ln1_reg_5081_pp0_iter13_reg <= lshr_ln1_reg_5081_pp0_iter12_reg;
        lshr_ln1_reg_5081_pp0_iter14_reg <= lshr_ln1_reg_5081_pp0_iter13_reg;
        lshr_ln1_reg_5081_pp0_iter8_reg <= lshr_ln1_reg_5081;
        lshr_ln1_reg_5081_pp0_iter9_reg <= lshr_ln1_reg_5081_pp0_iter8_reg;
        or_ln1449_reg_5067_pp0_iter10_reg <= or_ln1449_reg_5067_pp0_iter9_reg;
        or_ln1449_reg_5067_pp0_iter11_reg <= or_ln1449_reg_5067_pp0_iter10_reg;
        or_ln1449_reg_5067_pp0_iter12_reg <= or_ln1449_reg_5067_pp0_iter11_reg;
        or_ln1449_reg_5067_pp0_iter13_reg <= or_ln1449_reg_5067_pp0_iter12_reg;
        or_ln1449_reg_5067_pp0_iter14_reg <= or_ln1449_reg_5067_pp0_iter13_reg;
        or_ln1449_reg_5067_pp0_iter15_reg <= or_ln1449_reg_5067_pp0_iter14_reg;
        or_ln1449_reg_5067_pp0_iter16_reg <= or_ln1449_reg_5067_pp0_iter15_reg;
        or_ln1449_reg_5067_pp0_iter17_reg <= or_ln1449_reg_5067_pp0_iter16_reg;
        or_ln1449_reg_5067_pp0_iter18_reg <= or_ln1449_reg_5067_pp0_iter17_reg;
        or_ln1449_reg_5067_pp0_iter19_reg <= or_ln1449_reg_5067_pp0_iter18_reg;
        or_ln1449_reg_5067_pp0_iter3_reg <= or_ln1449_reg_5067;
        or_ln1449_reg_5067_pp0_iter4_reg <= or_ln1449_reg_5067_pp0_iter3_reg;
        or_ln1449_reg_5067_pp0_iter5_reg <= or_ln1449_reg_5067_pp0_iter4_reg;
        or_ln1449_reg_5067_pp0_iter6_reg <= or_ln1449_reg_5067_pp0_iter5_reg;
        or_ln1449_reg_5067_pp0_iter7_reg <= or_ln1449_reg_5067_pp0_iter6_reg;
        or_ln1449_reg_5067_pp0_iter8_reg <= or_ln1449_reg_5067_pp0_iter7_reg;
        or_ln1449_reg_5067_pp0_iter9_reg <= or_ln1449_reg_5067_pp0_iter8_reg;
        r_reg_5196_pp0_iter16_reg <= r_reg_5196;
        r_reg_5196_pp0_iter17_reg <= r_reg_5196_pp0_iter16_reg;
        r_reg_5196_pp0_iter18_reg <= r_reg_5196_pp0_iter17_reg;
        trunc_ln520_2_reg_4962_pp0_iter2_reg <= trunc_ln520_2_reg_4962_pp0_iter1_reg;
        trunc_ln520_2_reg_4962_pp0_iter3_reg <= trunc_ln520_2_reg_4962_pp0_iter2_reg;
        trunc_ln520_2_reg_4962_pp0_iter4_reg <= trunc_ln520_2_reg_4962_pp0_iter3_reg;
        trunc_ln520_2_reg_4962_pp0_iter5_reg <= trunc_ln520_2_reg_4962_pp0_iter4_reg;
        trunc_ln520_2_reg_4962_pp0_iter6_reg <= trunc_ln520_2_reg_4962_pp0_iter5_reg;
        trunc_ln520_2_reg_4962_pp0_iter7_reg <= trunc_ln520_2_reg_4962_pp0_iter6_reg;
        trunc_ln520_2_reg_4962_pp0_iter8_reg <= trunc_ln520_2_reg_4962_pp0_iter7_reg;
        trunc_ln520_2_reg_4962_pp0_iter9_reg <= trunc_ln520_2_reg_4962_pp0_iter8_reg;
        trunc_ln520_reg_4950_pp0_iter10_reg <= trunc_ln520_reg_4950_pp0_iter9_reg;
        trunc_ln520_reg_4950_pp0_iter11_reg <= trunc_ln520_reg_4950_pp0_iter10_reg;
        trunc_ln520_reg_4950_pp0_iter12_reg <= trunc_ln520_reg_4950_pp0_iter11_reg;
        trunc_ln520_reg_4950_pp0_iter13_reg <= trunc_ln520_reg_4950_pp0_iter12_reg;
        trunc_ln520_reg_4950_pp0_iter14_reg <= trunc_ln520_reg_4950_pp0_iter13_reg;
        trunc_ln520_reg_4950_pp0_iter15_reg <= trunc_ln520_reg_4950_pp0_iter14_reg;
        trunc_ln520_reg_4950_pp0_iter16_reg <= trunc_ln520_reg_4950_pp0_iter15_reg;
        trunc_ln520_reg_4950_pp0_iter17_reg <= trunc_ln520_reg_4950_pp0_iter16_reg;
        trunc_ln520_reg_4950_pp0_iter18_reg <= trunc_ln520_reg_4950_pp0_iter17_reg;
        trunc_ln520_reg_4950_pp0_iter19_reg <= trunc_ln520_reg_4950_pp0_iter18_reg;
        trunc_ln520_reg_4950_pp0_iter2_reg <= trunc_ln520_reg_4950_pp0_iter1_reg;
        trunc_ln520_reg_4950_pp0_iter3_reg <= trunc_ln520_reg_4950_pp0_iter2_reg;
        trunc_ln520_reg_4950_pp0_iter4_reg <= trunc_ln520_reg_4950_pp0_iter3_reg;
        trunc_ln520_reg_4950_pp0_iter5_reg <= trunc_ln520_reg_4950_pp0_iter4_reg;
        trunc_ln520_reg_4950_pp0_iter6_reg <= trunc_ln520_reg_4950_pp0_iter5_reg;
        trunc_ln520_reg_4950_pp0_iter7_reg <= trunc_ln520_reg_4950_pp0_iter6_reg;
        trunc_ln520_reg_4950_pp0_iter8_reg <= trunc_ln520_reg_4950_pp0_iter7_reg;
        trunc_ln520_reg_4950_pp0_iter9_reg <= trunc_ln520_reg_4950_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_reg_4897 == 8'd13) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln1244_reg_5038 <= add_ln1244_fu_1999_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_reg_4897 == 8'd10) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln1314_reg_5450 <= add_ln1314_fu_3414_p2;
        lshr_ln1_reg_5081 <= {{lshr_ln1_fu_2358_p1[15:5]}};
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load == 8'd10) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1285_fu_1785_p2 == 1'd0) & (icmp_ln520_fu_1635_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln1292_reg_5018 <= and_ln1292_fu_1791_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_reg_4897 == 8'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1336_reg_5010 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln1341_reg_5055 <= and_ln1341_fu_2123_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load == 8'd12) & (icmp_ln1404_read_read_fu_562_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1635_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln1404_reg_5002 <= and_ln1404_fu_1725_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_reg_4897 == 8'd15) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1518_reg_4992 == 1'd0))) begin
        and_ln1523_reg_5030 <= and_ln1523_fu_1944_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_reg_4897 == 8'd19) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1701_reg_4983 == 1'd0))) begin
        and_ln1706_reg_5026 <= and_ln1706_fu_1908_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((cmp2_i321_read_reg_4880 == 1'd0) & (bckgndId_load_read_reg_4897 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln1756_reg_5289 <= and_ln1756_fu_3157_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter10_phi_ln1099_reg_1534 <= ap_phi_reg_pp0_iter9_phi_ln1099_reg_1534;
        ap_phi_reg_pp0_iter10_phi_ln1120_reg_1523 <= ap_phi_reg_pp0_iter9_phi_ln1120_reg_1523;
        ap_phi_reg_pp0_iter10_phi_ln1141_reg_1512 <= ap_phi_reg_pp0_iter9_phi_ln1141_reg_1512;
        ap_phi_reg_pp0_iter10_phi_ln1162_reg_1501 <= ap_phi_reg_pp0_iter9_phi_ln1162_reg_1501;
        ap_phi_reg_pp0_iter10_phi_ln1183_reg_1490 <= ap_phi_reg_pp0_iter9_phi_ln1183_reg_1490;
        ap_phi_reg_pp0_iter10_phi_ln1459_reg_1479 <= ap_phi_reg_pp0_iter9_phi_ln1459_reg_1479;
        ap_phi_reg_pp0_iter10_phi_ln1474_reg_1468 <= ap_phi_reg_pp0_iter9_phi_ln1474_reg_1468;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter11_phi_ln1099_reg_1534 <= ap_phi_reg_pp0_iter10_phi_ln1099_reg_1534;
        ap_phi_reg_pp0_iter11_phi_ln1120_reg_1523 <= ap_phi_reg_pp0_iter10_phi_ln1120_reg_1523;
        ap_phi_reg_pp0_iter11_phi_ln1141_reg_1512 <= ap_phi_reg_pp0_iter10_phi_ln1141_reg_1512;
        ap_phi_reg_pp0_iter11_phi_ln1162_reg_1501 <= ap_phi_reg_pp0_iter10_phi_ln1162_reg_1501;
        ap_phi_reg_pp0_iter11_phi_ln1183_reg_1490 <= ap_phi_reg_pp0_iter10_phi_ln1183_reg_1490;
        ap_phi_reg_pp0_iter11_phi_ln1459_reg_1479 <= ap_phi_reg_pp0_iter10_phi_ln1459_reg_1479;
        ap_phi_reg_pp0_iter11_phi_ln1474_reg_1468 <= ap_phi_reg_pp0_iter10_phi_ln1474_reg_1468;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter12_phi_ln1099_reg_1534 <= ap_phi_reg_pp0_iter11_phi_ln1099_reg_1534;
        ap_phi_reg_pp0_iter12_phi_ln1120_reg_1523 <= ap_phi_reg_pp0_iter11_phi_ln1120_reg_1523;
        ap_phi_reg_pp0_iter12_phi_ln1141_reg_1512 <= ap_phi_reg_pp0_iter11_phi_ln1141_reg_1512;
        ap_phi_reg_pp0_iter12_phi_ln1162_reg_1501 <= ap_phi_reg_pp0_iter11_phi_ln1162_reg_1501;
        ap_phi_reg_pp0_iter12_phi_ln1183_reg_1490 <= ap_phi_reg_pp0_iter11_phi_ln1183_reg_1490;
        ap_phi_reg_pp0_iter12_phi_ln1459_reg_1479 <= ap_phi_reg_pp0_iter11_phi_ln1459_reg_1479;
        ap_phi_reg_pp0_iter12_phi_ln1474_reg_1468 <= ap_phi_reg_pp0_iter11_phi_ln1474_reg_1468;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter13_phi_ln1099_reg_1534 <= ap_phi_reg_pp0_iter12_phi_ln1099_reg_1534;
        ap_phi_reg_pp0_iter13_phi_ln1120_reg_1523 <= ap_phi_reg_pp0_iter12_phi_ln1120_reg_1523;
        ap_phi_reg_pp0_iter13_phi_ln1141_reg_1512 <= ap_phi_reg_pp0_iter12_phi_ln1141_reg_1512;
        ap_phi_reg_pp0_iter13_phi_ln1162_reg_1501 <= ap_phi_reg_pp0_iter12_phi_ln1162_reg_1501;
        ap_phi_reg_pp0_iter13_phi_ln1183_reg_1490 <= ap_phi_reg_pp0_iter12_phi_ln1183_reg_1490;
        ap_phi_reg_pp0_iter13_phi_ln1459_reg_1479 <= ap_phi_reg_pp0_iter12_phi_ln1459_reg_1479;
        ap_phi_reg_pp0_iter13_phi_ln1474_reg_1468 <= ap_phi_reg_pp0_iter12_phi_ln1474_reg_1468;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_phi_ln1099_reg_1534 <= ap_phi_reg_pp0_iter13_phi_ln1099_reg_1534;
        ap_phi_reg_pp0_iter14_phi_ln1120_reg_1523 <= ap_phi_reg_pp0_iter13_phi_ln1120_reg_1523;
        ap_phi_reg_pp0_iter14_phi_ln1141_reg_1512 <= ap_phi_reg_pp0_iter13_phi_ln1141_reg_1512;
        ap_phi_reg_pp0_iter14_phi_ln1162_reg_1501 <= ap_phi_reg_pp0_iter13_phi_ln1162_reg_1501;
        ap_phi_reg_pp0_iter14_phi_ln1183_reg_1490 <= ap_phi_reg_pp0_iter13_phi_ln1183_reg_1490;
        ap_phi_reg_pp0_iter14_phi_ln1459_reg_1479 <= ap_phi_reg_pp0_iter13_phi_ln1459_reg_1479;
        ap_phi_reg_pp0_iter14_phi_ln1474_reg_1468 <= ap_phi_reg_pp0_iter13_phi_ln1474_reg_1468;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter15_phi_ln1099_reg_1534 <= ap_phi_reg_pp0_iter14_phi_ln1099_reg_1534;
        ap_phi_reg_pp0_iter15_phi_ln1120_reg_1523 <= ap_phi_reg_pp0_iter14_phi_ln1120_reg_1523;
        ap_phi_reg_pp0_iter15_phi_ln1141_reg_1512 <= ap_phi_reg_pp0_iter14_phi_ln1141_reg_1512;
        ap_phi_reg_pp0_iter15_phi_ln1162_reg_1501 <= ap_phi_reg_pp0_iter14_phi_ln1162_reg_1501;
        ap_phi_reg_pp0_iter15_phi_ln1183_reg_1490 <= ap_phi_reg_pp0_iter14_phi_ln1183_reg_1490;
        ap_phi_reg_pp0_iter15_phi_ln1459_reg_1479 <= ap_phi_reg_pp0_iter14_phi_ln1459_reg_1479;
        ap_phi_reg_pp0_iter15_phi_ln1474_reg_1468 <= ap_phi_reg_pp0_iter14_phi_ln1474_reg_1468;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter16_phi_ln1099_reg_1534 <= ap_phi_reg_pp0_iter15_phi_ln1099_reg_1534;
        ap_phi_reg_pp0_iter16_phi_ln1120_reg_1523 <= ap_phi_reg_pp0_iter15_phi_ln1120_reg_1523;
        ap_phi_reg_pp0_iter16_phi_ln1141_reg_1512 <= ap_phi_reg_pp0_iter15_phi_ln1141_reg_1512;
        ap_phi_reg_pp0_iter16_phi_ln1162_reg_1501 <= ap_phi_reg_pp0_iter15_phi_ln1162_reg_1501;
        ap_phi_reg_pp0_iter16_phi_ln1183_reg_1490 <= ap_phi_reg_pp0_iter15_phi_ln1183_reg_1490;
        ap_phi_reg_pp0_iter16_phi_ln1459_reg_1479 <= ap_phi_reg_pp0_iter15_phi_ln1459_reg_1479;
        ap_phi_reg_pp0_iter16_phi_ln1474_reg_1468 <= ap_phi_reg_pp0_iter15_phi_ln1474_reg_1468;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter17_phi_ln1099_reg_1534 <= ap_phi_reg_pp0_iter16_phi_ln1099_reg_1534;
        ap_phi_reg_pp0_iter17_phi_ln1120_reg_1523 <= ap_phi_reg_pp0_iter16_phi_ln1120_reg_1523;
        ap_phi_reg_pp0_iter17_phi_ln1141_reg_1512 <= ap_phi_reg_pp0_iter16_phi_ln1141_reg_1512;
        ap_phi_reg_pp0_iter17_phi_ln1162_reg_1501 <= ap_phi_reg_pp0_iter16_phi_ln1162_reg_1501;
        ap_phi_reg_pp0_iter17_phi_ln1183_reg_1490 <= ap_phi_reg_pp0_iter16_phi_ln1183_reg_1490;
        ap_phi_reg_pp0_iter17_phi_ln1459_reg_1479 <= ap_phi_reg_pp0_iter16_phi_ln1459_reg_1479;
        ap_phi_reg_pp0_iter17_phi_ln1474_reg_1468 <= ap_phi_reg_pp0_iter16_phi_ln1474_reg_1468;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_phi_ln1099_reg_1534 <= ap_phi_reg_pp0_iter17_phi_ln1099_reg_1534;
        ap_phi_reg_pp0_iter18_phi_ln1120_reg_1523 <= ap_phi_reg_pp0_iter17_phi_ln1120_reg_1523;
        ap_phi_reg_pp0_iter18_phi_ln1141_reg_1512 <= ap_phi_reg_pp0_iter17_phi_ln1141_reg_1512;
        ap_phi_reg_pp0_iter18_phi_ln1162_reg_1501 <= ap_phi_reg_pp0_iter17_phi_ln1162_reg_1501;
        ap_phi_reg_pp0_iter18_phi_ln1183_reg_1490 <= ap_phi_reg_pp0_iter17_phi_ln1183_reg_1490;
        ap_phi_reg_pp0_iter18_phi_ln1459_reg_1479 <= ap_phi_reg_pp0_iter17_phi_ln1459_reg_1479;
        ap_phi_reg_pp0_iter18_phi_ln1474_reg_1468 <= ap_phi_reg_pp0_iter17_phi_ln1474_reg_1468;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_phi_ln1459_reg_1479 <= ap_phi_reg_pp0_iter0_phi_ln1459_reg_1479;
        ap_phi_reg_pp0_iter1_phi_ln1474_reg_1468 <= ap_phi_reg_pp0_iter0_phi_ln1474_reg_1468;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_phi_ln1099_reg_1534 <= ap_phi_reg_pp0_iter1_phi_ln1099_reg_1534;
        ap_phi_reg_pp0_iter2_phi_ln1120_reg_1523 <= ap_phi_reg_pp0_iter1_phi_ln1120_reg_1523;
        ap_phi_reg_pp0_iter2_phi_ln1141_reg_1512 <= ap_phi_reg_pp0_iter1_phi_ln1141_reg_1512;
        ap_phi_reg_pp0_iter2_phi_ln1162_reg_1501 <= ap_phi_reg_pp0_iter1_phi_ln1162_reg_1501;
        ap_phi_reg_pp0_iter2_phi_ln1183_reg_1490 <= ap_phi_reg_pp0_iter1_phi_ln1183_reg_1490;
        ap_phi_reg_pp0_iter2_phi_ln1459_reg_1479 <= ap_phi_reg_pp0_iter1_phi_ln1459_reg_1479;
        ap_phi_reg_pp0_iter2_phi_ln1474_reg_1468 <= ap_phi_reg_pp0_iter1_phi_ln1474_reg_1468;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_phi_ln1099_reg_1534 <= ap_phi_reg_pp0_iter2_phi_ln1099_reg_1534;
        ap_phi_reg_pp0_iter3_phi_ln1120_reg_1523 <= ap_phi_reg_pp0_iter2_phi_ln1120_reg_1523;
        ap_phi_reg_pp0_iter3_phi_ln1141_reg_1512 <= ap_phi_reg_pp0_iter2_phi_ln1141_reg_1512;
        ap_phi_reg_pp0_iter3_phi_ln1162_reg_1501 <= ap_phi_reg_pp0_iter2_phi_ln1162_reg_1501;
        ap_phi_reg_pp0_iter3_phi_ln1183_reg_1490 <= ap_phi_reg_pp0_iter2_phi_ln1183_reg_1490;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter4_phi_ln1099_reg_1534 <= ap_phi_reg_pp0_iter3_phi_ln1099_reg_1534;
        ap_phi_reg_pp0_iter4_phi_ln1120_reg_1523 <= ap_phi_reg_pp0_iter3_phi_ln1120_reg_1523;
        ap_phi_reg_pp0_iter4_phi_ln1141_reg_1512 <= ap_phi_reg_pp0_iter3_phi_ln1141_reg_1512;
        ap_phi_reg_pp0_iter4_phi_ln1162_reg_1501 <= ap_phi_reg_pp0_iter3_phi_ln1162_reg_1501;
        ap_phi_reg_pp0_iter4_phi_ln1183_reg_1490 <= ap_phi_reg_pp0_iter3_phi_ln1183_reg_1490;
        ap_phi_reg_pp0_iter4_phi_ln1459_reg_1479 <= ap_phi_reg_pp0_iter3_phi_ln1459_reg_1479;
        ap_phi_reg_pp0_iter4_phi_ln1474_reg_1468 <= ap_phi_reg_pp0_iter3_phi_ln1474_reg_1468;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_phi_ln1099_reg_1534 <= ap_phi_reg_pp0_iter4_phi_ln1099_reg_1534;
        ap_phi_reg_pp0_iter5_phi_ln1120_reg_1523 <= ap_phi_reg_pp0_iter4_phi_ln1120_reg_1523;
        ap_phi_reg_pp0_iter5_phi_ln1141_reg_1512 <= ap_phi_reg_pp0_iter4_phi_ln1141_reg_1512;
        ap_phi_reg_pp0_iter5_phi_ln1162_reg_1501 <= ap_phi_reg_pp0_iter4_phi_ln1162_reg_1501;
        ap_phi_reg_pp0_iter5_phi_ln1183_reg_1490 <= ap_phi_reg_pp0_iter4_phi_ln1183_reg_1490;
        ap_phi_reg_pp0_iter5_phi_ln1459_reg_1479 <= ap_phi_reg_pp0_iter4_phi_ln1459_reg_1479;
        ap_phi_reg_pp0_iter5_phi_ln1474_reg_1468 <= ap_phi_reg_pp0_iter4_phi_ln1474_reg_1468;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter6_phi_ln1099_reg_1534 <= ap_phi_reg_pp0_iter5_phi_ln1099_reg_1534;
        ap_phi_reg_pp0_iter6_phi_ln1120_reg_1523 <= ap_phi_reg_pp0_iter5_phi_ln1120_reg_1523;
        ap_phi_reg_pp0_iter6_phi_ln1141_reg_1512 <= ap_phi_reg_pp0_iter5_phi_ln1141_reg_1512;
        ap_phi_reg_pp0_iter6_phi_ln1162_reg_1501 <= ap_phi_reg_pp0_iter5_phi_ln1162_reg_1501;
        ap_phi_reg_pp0_iter6_phi_ln1183_reg_1490 <= ap_phi_reg_pp0_iter5_phi_ln1183_reg_1490;
        ap_phi_reg_pp0_iter6_phi_ln1459_reg_1479 <= ap_phi_reg_pp0_iter5_phi_ln1459_reg_1479;
        ap_phi_reg_pp0_iter6_phi_ln1474_reg_1468 <= ap_phi_reg_pp0_iter5_phi_ln1474_reg_1468;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter7_phi_ln1099_reg_1534 <= ap_phi_reg_pp0_iter6_phi_ln1099_reg_1534;
        ap_phi_reg_pp0_iter7_phi_ln1120_reg_1523 <= ap_phi_reg_pp0_iter6_phi_ln1120_reg_1523;
        ap_phi_reg_pp0_iter7_phi_ln1141_reg_1512 <= ap_phi_reg_pp0_iter6_phi_ln1141_reg_1512;
        ap_phi_reg_pp0_iter7_phi_ln1162_reg_1501 <= ap_phi_reg_pp0_iter6_phi_ln1162_reg_1501;
        ap_phi_reg_pp0_iter7_phi_ln1183_reg_1490 <= ap_phi_reg_pp0_iter6_phi_ln1183_reg_1490;
        ap_phi_reg_pp0_iter7_phi_ln1459_reg_1479 <= ap_phi_reg_pp0_iter6_phi_ln1459_reg_1479;
        ap_phi_reg_pp0_iter7_phi_ln1474_reg_1468 <= ap_phi_reg_pp0_iter6_phi_ln1474_reg_1468;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter8_phi_ln1099_reg_1534 <= ap_phi_reg_pp0_iter7_phi_ln1099_reg_1534;
        ap_phi_reg_pp0_iter8_phi_ln1120_reg_1523 <= ap_phi_reg_pp0_iter7_phi_ln1120_reg_1523;
        ap_phi_reg_pp0_iter8_phi_ln1141_reg_1512 <= ap_phi_reg_pp0_iter7_phi_ln1141_reg_1512;
        ap_phi_reg_pp0_iter8_phi_ln1162_reg_1501 <= ap_phi_reg_pp0_iter7_phi_ln1162_reg_1501;
        ap_phi_reg_pp0_iter8_phi_ln1183_reg_1490 <= ap_phi_reg_pp0_iter7_phi_ln1183_reg_1490;
        ap_phi_reg_pp0_iter8_phi_ln1459_reg_1479 <= ap_phi_reg_pp0_iter7_phi_ln1459_reg_1479;
        ap_phi_reg_pp0_iter8_phi_ln1474_reg_1468 <= ap_phi_reg_pp0_iter7_phi_ln1474_reg_1468;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter9_phi_ln1099_reg_1534 <= ap_phi_reg_pp0_iter8_phi_ln1099_reg_1534;
        ap_phi_reg_pp0_iter9_phi_ln1120_reg_1523 <= ap_phi_reg_pp0_iter8_phi_ln1120_reg_1523;
        ap_phi_reg_pp0_iter9_phi_ln1141_reg_1512 <= ap_phi_reg_pp0_iter8_phi_ln1141_reg_1512;
        ap_phi_reg_pp0_iter9_phi_ln1162_reg_1501 <= ap_phi_reg_pp0_iter8_phi_ln1162_reg_1501;
        ap_phi_reg_pp0_iter9_phi_ln1183_reg_1490 <= ap_phi_reg_pp0_iter8_phi_ln1183_reg_1490;
        ap_phi_reg_pp0_iter9_phi_ln1459_reg_1479 <= ap_phi_reg_pp0_iter8_phi_ln1459_reg_1479;
        ap_phi_reg_pp0_iter9_phi_ln1474_reg_1468 <= ap_phi_reg_pp0_iter8_phi_ln1474_reg_1468;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd16) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bSerie_V <= ret_V_6_fu_3857_p3;
        gSerie_V <= ret_V_5_fu_3811_p3;
        rSerie_V <= ret_V_4_fu_3765_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_reg_4897 == 8'd13) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_reg_5235 <= b_fu_2698_p3;
        g_reg_5202 <= g_fu_2578_p3;
        r_2_reg_5403 <= r_2_fu_3338_p3;
        r_reg_5196 <= r_fu_2560_p3;
        tmp_13_reg_5156 <= {{add_ln1236_fu_2456_p2[31:8]}};
        tmp_15_reg_5166 <= {{add_ln1240_1_fu_2516_p2[31:8]}};
        tmp_17_reg_5212 <= {{add_ln1244_1_fu_2630_p2[31:8]}};
        trunc_ln1236_1_reg_5151 <= trunc_ln1236_1_fu_2452_p1;
        trunc_ln1240_1_reg_5161 <= trunc_ln1240_1_fu_2512_p1;
        trunc_ln1244_1_reg_5207 <= trunc_ln1244_1_fu_2626_p1;
        zext_ln1257_1_reg_5223[15 : 0] <= zext_ln1257_1_fu_2650_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_reg_4897 == 8'd9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_4973 == 1'd0))) begin
        icmp_ln1027_1_reg_5063 <= icmp_ln1027_1_fu_2192_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_reg_4897 == 8'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_4973 == 1'd0))) begin
        icmp_ln1027_5_reg_5059 <= icmp_ln1027_5_fu_2150_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_reg_4897 == 8'd15) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_4973 == 1'd0))) begin
        icmp_ln1027_6_reg_5034 <= icmp_ln1027_6_fu_1971_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_read_fu_664_p2 == 8'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1635_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1050_reg_5022 <= icmp_ln1050_fu_1887_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((cmp2_i321_read_reg_4880 == 1'd0) & (bckgndId_load_read_reg_4897 == 8'd13) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1261_reg_5393 <= icmp_ln1261_fu_3316_p2;
        icmp_ln1262_reg_5398 <= icmp_ln1262_fu_3332_p2;
        u_reg_5383 <= {{add_ln1258_2_fu_3216_p2[24:8]}};
        v_reg_5388 <= {{add_ln1259_2_fu_3256_p2[24:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load == 8'd10) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1635_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1285_reg_5014 <= icmp_ln1285_fu_1785_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_read_fu_664_p2 == 8'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1635_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1336_reg_5010 <= icmp_ln1336_fu_1761_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load == 8'd12) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1635_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_fu_1641_p2 == 1'd0))) begin
        icmp_ln1428_reg_5006 <= icmp_ln1428_fu_1737_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_read_fu_664_p2 == 8'd15) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1635_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1518_reg_4992 <= icmp_ln1518_fu_1683_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_read_fu_664_p2 == 8'd17) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1635_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1584_reg_4987 <= icmp_ln1584_fu_1671_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_read_fu_664_p2 == 8'd19) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1635_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1701_reg_4983 <= icmp_ln1701_fu_1659_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_reg_4897 == 8'd12) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        or_ln1449_reg_5067 <= or_ln1449_fu_2224_p2;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarArray_ce0 = 1'b1;
    end else begin
        DPtpgBarArray_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelRgb_CEA_b_ce0 = 1'b1;
    end else begin
        DPtpgBarSelRgb_CEA_b_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelRgb_CEA_g_ce0 = 1'b1;
    end else begin
        DPtpgBarSelRgb_CEA_g_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelRgb_CEA_r_ce0 = 1'b1;
    end else begin
        DPtpgBarSelRgb_CEA_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelRgb_VESA_b_ce0 = 1'b1;
    end else begin
        DPtpgBarSelRgb_VESA_b_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelRgb_VESA_g_ce0 = 1'b1;
    end else begin
        DPtpgBarSelRgb_VESA_g_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelRgb_VESA_r_ce0 = 1'b1;
    end else begin
        DPtpgBarSelRgb_VESA_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelYuv_601_u_ce0 = 1'b1;
    end else begin
        DPtpgBarSelYuv_601_u_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelYuv_601_v_ce0 = 1'b1;
    end else begin
        DPtpgBarSelYuv_601_v_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelYuv_601_y_ce0 = 1'b1;
    end else begin
        DPtpgBarSelYuv_601_y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelYuv_709_u_ce0 = 1'b1;
    end else begin
        DPtpgBarSelYuv_709_u_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelYuv_709_v_ce0 = 1'b1;
    end else begin
        DPtpgBarSelYuv_709_v_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelYuv_709_y_ce0 = 1'b1;
    end else begin
        DPtpgBarSelYuv_709_y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1635_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter20_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_x_4 = 16'd0;
    end else begin
        ap_sig_allocacmp_x_4 = x_fu_498;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        bckgndYUV_blk_n = bckgndYUV_full_n;
    end else begin
        bckgndYUV_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bckgndYUV_write = 1'b1;
    end else begin
        bckgndYUV_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        blkYuv_1_ce0 = 1'b1;
    end else begin
        blkYuv_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        blkYuv_ce0 = 1'b1;
    end else begin
        blkYuv_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bluYuv_ce0 = 1'b1;
    end else begin
        bluYuv_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grnYuv_ce0 = 1'b1;
    end else begin
        grnYuv_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1701_ce = 1'b1;
    end else begin
        grp_fu_1701_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1713_ce = 1'b1;
    end else begin
        grp_fu_1713_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2004_ce = 1'b1;
    end else begin
        grp_fu_2004_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_4645_ce = 1'b1;
    end else begin
        grp_fu_4645_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_4654_ce = 1'b1;
    end else begin
        grp_fu_4654_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_4662_ce = 1'b1;
    end else begin
        grp_fu_4662_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_4669_ce = 1'b1;
    end else begin
        grp_fu_4669_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_4676_ce = 1'b1;
    end else begin
        grp_fu_4676_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_4683_ce = 1'b1;
    end else begin
        grp_fu_4683_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_4692_ce = 1'b1;
    end else begin
        grp_fu_4692_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_4701_ce = 1'b1;
    end else begin
        grp_fu_4701_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_4707_ce = 1'b1;
    end else begin
        grp_fu_4707_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_4716_ce = 1'b1;
    end else begin
        grp_fu_4716_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_4724_ce = 1'b1;
    end else begin
        grp_fu_4724_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_4732_ce = 1'b1;
    end else begin
        grp_fu_4732_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_4741_ce = 1'b1;
    end else begin
        grp_fu_4741_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp112))) begin
        grp_reg_ap_uint_10_s_fu_1719_ap_ce = 1'b1;
    end else begin
        grp_reg_ap_uint_10_s_fu_1719_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp275))) begin
        grp_reg_int_s_fu_2279_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_2279_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((bckgndId_load_read_reg_4897 == 8'd11) & (1'b0 == ap_block_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter16 == 1'b1) & (icmp_ln1027_reg_4973_pp0_iter15_reg == 1'd1))) begin
            hBarSel = 3'd0;
        end else if ((1'b1 == ap_condition_4424)) begin
            hBarSel = add_ln1367_fu_2952_p2;
        end else begin
            hBarSel = 'bx;
        end
    end else begin
        hBarSel = 'bx;
    end
end

always @ (*) begin
    if (((bckgndId_load_read_reg_4897 == 8'd19) & (1'b0 == ap_block_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter16 == 1'b1) & (icmp_ln1027_reg_4973_pp0_iter15_reg == 1'd1))) begin
            hBarSel_1 = 3'd0;
        end else if ((1'b1 == ap_condition_4430)) begin
            hBarSel_1 = add_ln1730_fu_2800_p2;
        end else begin
            hBarSel_1 = 'bx;
        end
    end else begin
        hBarSel_1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd19) & (icmp_ln1027_7_fu_2774_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_4973_pp0_iter16_reg == 1'd0)) | ((ap_enable_reg_pp0_iter16 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_4973_pp0_iter15_reg == 1'd1)))) begin
        hBarSel_1_ap_vld = 1'b1;
    end else begin
        hBarSel_1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4433)) begin
        if ((icmp_ln1027_reg_4973_pp0_iter17_reg == 1'd1)) begin
            hBarSel_2 = empty_71_fu_3095_p1;
        end else if (((icmp_ln1027_1_reg_5063_pp0_iter17_reg == 1'd0) & (icmp_ln1027_reg_4973_pp0_iter17_reg == 1'd0))) begin
            hBarSel_2 = zext_ln1212_fu_3113_p1;
        end else begin
            hBarSel_2 = 'bx;
        end
    end else begin
        hBarSel_2 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter18 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_4973_pp0_iter17_reg == 1'd1)) | ((ap_enable_reg_pp0_iter18 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd9) & (icmp_ln1027_1_reg_5063_pp0_iter17_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_4973_pp0_iter17_reg == 1'd0)))) begin
        hBarSel_2_ap_vld = 1'b1;
    end else begin
        hBarSel_2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((bckgndId_load_read_reg_4897 == 8'd15) & (1'b0 == ap_block_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter16 == 1'b1) & (icmp_ln1027_reg_4973_pp0_iter15_reg == 1'd1))) begin
            hBarSel_3 = 3'd0;
        end else if ((1'b1 == ap_condition_4439)) begin
            hBarSel_3 = add_ln1548_fu_2880_p2;
        end else begin
            hBarSel_3 = 'bx;
        end
    end else begin
        hBarSel_3 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd15) & (icmp_ln1027_6_reg_5034_pp0_iter16_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_4973_pp0_iter16_reg == 1'd0)) | ((ap_enable_reg_pp0_iter16 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_4973_pp0_iter15_reg == 1'd1)))) begin
        hBarSel_3_ap_vld = 1'b1;
    end else begin
        hBarSel_3_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4442)) begin
        if ((icmp_ln1027_reg_4973_pp0_iter16_reg == 1'd1)) begin
            hBarSel_3_loc_1_out_o = 8'd0;
        end else if (((icmp_ln1027_6_reg_5034_pp0_iter16_reg == 1'd0) & (icmp_ln1027_reg_4973_pp0_iter16_reg == 1'd0))) begin
            hBarSel_3_loc_1_out_o = zext_ln1548_fu_2886_p1;
        end else begin
            hBarSel_3_loc_1_out_o = hBarSel_3_loc_1_out_i;
        end
    end else begin
        hBarSel_3_loc_1_out_o = hBarSel_3_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_4973_pp0_iter16_reg == 1'd1)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd15) & (icmp_ln1027_6_reg_5034_pp0_iter16_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_4973_pp0_iter16_reg == 1'd0)))) begin
        hBarSel_3_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        hBarSel_3_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4433)) begin
        if ((icmp_ln1027_reg_4973_pp0_iter17_reg == 1'd1)) begin
            hBarSel_4_loc_1_out_o = empty_71_fu_3095_p1;
        end else if (((icmp_ln1027_1_reg_5063_pp0_iter17_reg == 1'd0) & (icmp_ln1027_reg_4973_pp0_iter17_reg == 1'd0))) begin
            hBarSel_4_loc_1_out_o = zext_ln1212_fu_3113_p1;
        end else begin
            hBarSel_4_loc_1_out_o = hBarSel_4_loc_1_out_i;
        end
    end else begin
        hBarSel_4_loc_1_out_o = hBarSel_4_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter18 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_4973_pp0_iter17_reg == 1'd1)) | ((ap_enable_reg_pp0_iter18 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd9) & (icmp_ln1027_1_reg_5063_pp0_iter17_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_4973_pp0_iter17_reg == 1'd0)))) begin
        hBarSel_4_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        hBarSel_4_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4446)) begin
        if ((icmp_ln1027_reg_4973_pp0_iter16_reg == 1'd1)) begin
            hBarSel_5_loc_1_out_o = 8'd0;
        end else if (((icmp_ln1027_7_fu_2774_p2 == 1'd0) & (icmp_ln1027_reg_4973_pp0_iter16_reg == 1'd0))) begin
            hBarSel_5_loc_1_out_o = zext_ln1730_fu_2806_p1;
        end else begin
            hBarSel_5_loc_1_out_o = hBarSel_5_loc_1_out_i;
        end
    end else begin
        hBarSel_5_loc_1_out_o = hBarSel_5_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_4973_pp0_iter16_reg == 1'd1)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd19) & (icmp_ln1027_7_fu_2774_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_4973_pp0_iter16_reg == 1'd0)))) begin
        hBarSel_5_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        hBarSel_5_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd11) & (icmp_ln1027_5_reg_5059_pp0_iter16_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_4973_pp0_iter16_reg == 1'd0)) | ((ap_enable_reg_pp0_iter16 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_4973_pp0_iter15_reg == 1'd1)))) begin
        hBarSel_ap_vld = 1'b1;
    end else begin
        hBarSel_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4450)) begin
        if ((icmp_ln1027_reg_4973_pp0_iter16_reg == 1'd1)) begin
            hBarSel_loc_1_out_o = 8'd0;
        end else if (((icmp_ln1027_5_reg_5059_pp0_iter16_reg == 1'd0) & (icmp_ln1027_reg_4973_pp0_iter16_reg == 1'd0))) begin
            hBarSel_loc_1_out_o = zext_ln1367_fu_2958_p1;
        end else begin
            hBarSel_loc_1_out_o = hBarSel_loc_1_out_i;
        end
    end else begin
        hBarSel_loc_1_out_o = hBarSel_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_4973_pp0_iter16_reg == 1'd1)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd11) & (icmp_ln1027_5_reg_5059_pp0_iter16_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_4973_pp0_iter16_reg == 1'd0)))) begin
        hBarSel_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        hBarSel_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_4969_pp0_iter19_reg == 1'd1))) begin
        hdata_flag_1_out_ap_vld = 1'b1;
    end else begin
        hdata_flag_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd14) & (1'b0 == ap_block_pp0_stage0))) begin
        hdata_loc_1_out_o = zext_ln648_fu_4049_p1;
    end else begin
        hdata_loc_1_out_o = hdata_loc_1_out_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd14) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hdata_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        hdata_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd14) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hdata_new_1_out_ap_vld = 1'b1;
    end else begin
        hdata_new_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((~(colorFormatLocal_read_read_fu_640_p2 == 8'd0) & (bckgndId_load_read_read_fu_664_p2 == 8'd4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1635_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((bckgndId_load_read_read_fu_664_p2 == 8'd4) & (colorFormatLocal_read_read_fu_640_p2 == 8'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1635_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        p_0_0_0_0_0553_out_o = conv2_i_i10_i326;
    end else if (((~(colorFormatLocal_read_read_fu_640_p2 == 8'd0) & (bckgndId_load_read_read_fu_664_p2 == 8'd5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1635_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((bckgndId_load_read_read_fu_664_p2 == 8'd5) & (colorFormatLocal_read_read_fu_640_p2 == 8'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1635_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        p_0_0_0_0_0553_out_o = conv2_i_i10_i331;
    end else if (((~(colorFormatLocal_read_read_fu_640_p2 == 8'd0) & (bckgndId_load_read_read_fu_664_p2 == 8'd6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1635_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((bckgndId_load_read_read_fu_664_p2 == 8'd6) & (colorFormatLocal_read_read_fu_640_p2 == 8'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1635_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        p_0_0_0_0_0553_out_o = conv2_i_i10_i349_cast_cast_cast_cast_cast_cast_fu_1575_p1;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0553_out_o = select_ln1027_fu_4552_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd2) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0553_out_o = empty_70_fu_4515_p1;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd3) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0553_out_o = rampStart_1;
    end else if ((~(colorFormatLocal_read_reg_4876 == 8'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd7) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0553_out_o = 8'd0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (colorFormatLocal_read_reg_4876 == 8'd0) & (bckgndId_load_read_reg_4897 == 8'd7) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0553_out_o = 8'd0;
    end else if ((~(colorFormatLocal_read_reg_4876 == 8'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd8) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0553_out_o = 8'd255;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (colorFormatLocal_read_reg_4876 == 8'd0) & (bckgndId_load_read_reg_4897 == 8'd8) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0553_out_o = 8'd255;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd9) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0553_out_o = op_assign_5_fu_4349_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd10) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0553_out_o = add_ln1314_reg_5450;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd11) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0553_out_o = op_assign_7_fu_4259_p3;
    end else if ((~(colorFormatLocal_read_reg_4876 == 8'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd12) & (or_ln1449_reg_5067_pp0_iter19_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0553_out_o = 8'd255;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (colorFormatLocal_read_reg_4876 == 8'd0) & (bckgndId_load_read_reg_4897 == 8'd12) & (or_ln1449_reg_5067_pp0_iter19_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0553_out_o = 8'd255;
    end else if ((~(colorFormatLocal_read_reg_4876 == 8'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd12) & (or_ln1449_reg_5067_pp0_iter19_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0553_out_o = 8'd0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (colorFormatLocal_read_reg_4876 == 8'd0) & (bckgndId_load_read_reg_4897 == 8'd12) & (or_ln1449_reg_5067_pp0_iter19_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0553_out_o = 8'd0;
    end else if (((~(colorFormatLocal_read_reg_4876 == 8'd1) & ~(colorFormatLocal_read_reg_4876 == 8'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd13) & (1'b0 == ap_block_pp0_stage0) & (trunc_ln520_reg_4950_pp0_iter19_reg == 1'd1)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (colorFormatLocal_read_reg_4876 == 8'd0) & (bckgndId_load_read_reg_4897 == 8'd13) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & ((~(colorFormatLocal_read_reg_4876 == 8'd0) & (colorFormatLocal_read_reg_4876 == 8'd1) & (bckgndId_load_read_reg_4897 == 8'd13)) | (~(colorFormatLocal_read_reg_4876 == 8'd0) & (bckgndId_load_read_reg_4897 == 8'd13) & (trunc_ln520_reg_4950_pp0_iter19_reg == 1'd0)))))) begin
        p_0_0_0_0_0553_out_o = r_2_reg_5403;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd14) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0553_out_o = select_ln1487_fu_4030_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd15) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0553_out_o = op_assign_8_fu_3959_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd16) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0553_out_o = trunc_ln_fu_3881_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd17) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0553_out_o = tmp_val_3_fu_3647_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd18) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0553_out_o = select_ln673_fu_3607_p3;
    end else if (((cmp2_i321_read_reg_4880 == 1'd1) & (ap_enable_reg_pp0_iter20 == 1'b1) & (cmp59_i_read_reg_4790 == 1'd1) & (bckgndId_load_read_reg_4897 == 8'd19) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0553_out_o = sext_ln213_fu_3577_p1;
    end else if (((cmp2_i321_read_reg_4880 == 1'd1) & (ap_enable_reg_pp0_iter20 == 1'b1) & (cmp59_i_read_reg_4790 == 1'd0) & (bckgndId_load_read_reg_4897 == 8'd19) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0553_out_o = pix_val_V_9_cast_fu_3547_p1;
    end else if (((cmp2_i321_read_reg_4880 == 1'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (cmp126_i_read_reg_4786 == 1'd1) & (bckgndId_load_read_reg_4897 == 8'd19) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0553_out_o = DPtpgBarSelYuv_601_y_q0;
    end else if (((cmp2_i321_read_reg_4880 == 1'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (cmp126_i_read_reg_4786 == 1'd0) & (bckgndId_load_read_reg_4897 == 8'd19) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0553_out_o = DPtpgBarSelYuv_709_y_q0;
    end else begin
        p_0_0_0_0_0553_out_o = p_0_0_0_0_0553_out_i;
    end
end

always @ (*) begin
    if (((~(colorFormatLocal_read_reg_4876 == 8'd1) & ~(colorFormatLocal_read_reg_4876 == 8'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln520_reg_4950_pp0_iter19_reg == 1'd1)) | (~(colorFormatLocal_read_reg_4876 == 8'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd7) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(colorFormatLocal_read_reg_4876 == 8'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd8) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(colorFormatLocal_read_reg_4876 == 8'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd12) & (or_ln1449_reg_5067_pp0_iter19_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(colorFormatLocal_read_reg_4876 == 8'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd12) & (or_ln1449_reg_5067_pp0_iter19_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(colorFormatLocal_read_read_fu_640_p2 == 8'd0) & (bckgndId_load_read_read_fu_664_p2 == 8'd4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1635_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(colorFormatLocal_read_read_fu_640_p2 == 8'd0) & (bckgndId_load_read_read_fu_664_p2 == 8'd5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1635_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(colorFormatLocal_read_read_fu_640_p2 == 8'd0) & (bckgndId_load_read_read_fu_664_p2 == 8'd6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1635_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (colorFormatLocal_read_reg_4876 == 8'd0) & (bckgndId_load_read_reg_4897 == 8'd7) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (colorFormatLocal_read_reg_4876 == 8'd0) & (bckgndId_load_read_reg_4897 == 8'd8) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (colorFormatLocal_read_reg_4876 == 8'd0) & (bckgndId_load_read_reg_4897 == 8'd12) & (or_ln1449_reg_5067_pp0_iter19_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (colorFormatLocal_read_reg_4876 == 8'd0) & (bckgndId_load_read_reg_4897 == 8'd12) & (or_ln1449_reg_5067_pp0_iter19_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (colorFormatLocal_read_reg_4876 == 8'd0) & (bckgndId_load_read_reg_4897 == 8'd13) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & ((~(colorFormatLocal_read_reg_4876 == 8'd0) & (colorFormatLocal_read_reg_4876 == 8'd1) & (bckgndId_load_read_reg_4897 == 8'd13)) | (~(colorFormatLocal_read_reg_4876 == 8'd0) & (bckgndId_load_read_reg_4897 == 8'd13) & (trunc_ln520_reg_4950_pp0_iter19_reg == 1'd0)))) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd3) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd16) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd18) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd17) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd14) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd2) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd10) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001)) | ((bckgndId_load_read_read_fu_664_p2 == 8'd4) & (colorFormatLocal_read_read_fu_640_p2 == 8'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1635_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((bckgndId_load_read_read_fu_664_p2 == 8'd5) & (colorFormatLocal_read_read_fu_640_p2 == 8'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1635_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((bckgndId_load_read_read_fu_664_p2 == 8'd6) & (colorFormatLocal_read_read_fu_640_p2 == 8'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1635_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((cmp2_i321_read_reg_4880 == 1'd1) & (ap_enable_reg_pp0_iter20 == 1'b1) & (cmp59_i_read_reg_4790 == 1'd1) & (bckgndId_load_read_reg_4897 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001)) | ((cmp2_i321_read_reg_4880 == 1'd1) & (ap_enable_reg_pp0_iter20 == 1'b1) & (cmp59_i_read_reg_4790 == 1'd0) & (bckgndId_load_read_reg_4897 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001)) | ((cmp2_i321_read_reg_4880 == 1'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (cmp126_i_read_reg_4786 == 1'd1) & (bckgndId_load_read_reg_4897 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001)) | ((cmp2_i321_read_reg_4880 == 1'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (cmp126_i_read_reg_4786 == 1'd0) & (bckgndId_load_read_reg_4897 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        p_0_0_0_0_0553_out_o_ap_vld = 1'b1;
    end else begin
        p_0_0_0_0_0553_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0555_out_o = select_ln214_1_fu_4558_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd2) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0555_out_o = select_ln214_3_fu_4519_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd3) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0555_out_o = select_ln214;
    end else if ((~(colorFormatLocal_read_reg_4876 == 8'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd4) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0555_out_o = redYuv_q0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (colorFormatLocal_read_reg_4876 == 8'd0) & (bckgndId_load_read_reg_4897 == 8'd4) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0555_out_o = 8'd0;
    end else if ((~(colorFormatLocal_read_reg_4876 == 8'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd5) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0555_out_o = grnYuv_q0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (colorFormatLocal_read_reg_4876 == 8'd0) & (bckgndId_load_read_reg_4897 == 8'd5) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0555_out_o = 8'd255;
    end else if ((~(colorFormatLocal_read_reg_4876 == 8'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd6) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0555_out_o = bluYuv_q0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (colorFormatLocal_read_reg_4876 == 8'd0) & (bckgndId_load_read_reg_4897 == 8'd6) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0555_out_o = 8'd0;
    end else if ((~(colorFormatLocal_read_reg_4876 == 8'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd7) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0555_out_o = blkYuv_q0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (colorFormatLocal_read_reg_4876 == 8'd0) & (bckgndId_load_read_reg_4897 == 8'd7) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0555_out_o = 8'd0;
    end else if ((~(colorFormatLocal_read_reg_4876 == 8'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd8) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0555_out_o = whiYuv_q0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (colorFormatLocal_read_reg_4876 == 8'd0) & (bckgndId_load_read_reg_4897 == 8'd8) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0555_out_o = 8'd255;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd9) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0555_out_o = select_ln520_fu_4376_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd10) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0555_out_o = select_ln214_4_fu_4322_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd11) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0555_out_o = select_ln520_1_fu_4286_p3;
    end else if ((~(colorFormatLocal_read_reg_4876 == 8'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd12) & (or_ln1449_reg_5067_pp0_iter19_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0555_out_o = whiYuv_1_q0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (colorFormatLocal_read_reg_4876 == 8'd0) & (bckgndId_load_read_reg_4897 == 8'd12) & (or_ln1449_reg_5067_pp0_iter19_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0555_out_o = 8'd255;
    end else if ((~(colorFormatLocal_read_reg_4876 == 8'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd12) & (or_ln1449_reg_5067_pp0_iter19_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0555_out_o = blkYuv_1_q0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (colorFormatLocal_read_reg_4876 == 8'd0) & (bckgndId_load_read_reg_4897 == 8'd12) & (or_ln1449_reg_5067_pp0_iter19_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0555_out_o = 8'd0;
    end else if ((~(colorFormatLocal_read_reg_4876 == 8'd1) & ~(colorFormatLocal_read_reg_4876 == 8'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd13) & (1'b0 == ap_block_pp0_stage0) & (trunc_ln520_reg_4950_pp0_iter19_reg == 1'd1))) begin
        p_0_1_0_0_0555_out_o = b_2_fu_4149_p3;
    end else if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (colorFormatLocal_read_reg_4876 == 8'd0) & (bckgndId_load_read_reg_4897 == 8'd13) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & ((~(colorFormatLocal_read_reg_4876 == 8'd0) & (colorFormatLocal_read_reg_4876 == 8'd1) & (bckgndId_load_read_reg_4897 == 8'd13)) | (~(colorFormatLocal_read_reg_4876 == 8'd0) & (bckgndId_load_read_reg_4897 == 8'd13) & (trunc_ln520_reg_4950_pp0_iter19_reg == 1'd0)))))) begin
        p_0_1_0_0_0555_out_o = g_2_fu_4142_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd14) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0555_out_o = select_ln214_2_fu_4036_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd15) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0555_out_o = select_ln520_2_fu_3986_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd16) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0555_out_o = select_ln1817_fu_3929_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd17) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0555_out_o = tmp_5_fu_3680_p5;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd18) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0555_out_o = select_ln673_fu_3607_p3;
    end else if (((cmp2_i321_read_reg_4880 == 1'd1) & (ap_enable_reg_pp0_iter20 == 1'b1) & (cmp59_i_read_reg_4790 == 1'd1) & (bckgndId_load_read_reg_4897 == 8'd19) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0555_out_o = sext_ln213_1_fu_3581_p1;
    end else if (((cmp2_i321_read_reg_4880 == 1'd1) & (ap_enable_reg_pp0_iter20 == 1'b1) & (cmp59_i_read_reg_4790 == 1'd0) & (bckgndId_load_read_reg_4897 == 8'd19) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0555_out_o = pix_val_V_10_cast_fu_3551_p1;
    end else if (((cmp2_i321_read_reg_4880 == 1'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (cmp126_i_read_reg_4786 == 1'd1) & (bckgndId_load_read_reg_4897 == 8'd19) & (1'd1 == and_ln1756_reg_5289) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0555_out_o = DPtpgBarSelYuv_601_v_q0;
    end else if (((cmp2_i321_read_reg_4880 == 1'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (cmp126_i_read_reg_4786 == 1'd1) & (bckgndId_load_read_reg_4897 == 8'd19) & (1'd0 == and_ln1756_reg_5289) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0555_out_o = DPtpgBarSelYuv_601_u_q0;
    end else if (((cmp2_i321_read_reg_4880 == 1'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (cmp126_i_read_reg_4786 == 1'd0) & (bckgndId_load_read_reg_4897 == 8'd19) & (1'd1 == and_ln1756_reg_5289) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0555_out_o = DPtpgBarSelYuv_709_v_q0;
    end else if (((cmp2_i321_read_reg_4880 == 1'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (cmp126_i_read_reg_4786 == 1'd0) & (bckgndId_load_read_reg_4897 == 8'd19) & (1'd0 == and_ln1756_reg_5289) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0555_out_o = DPtpgBarSelYuv_709_u_q0;
    end else begin
        p_0_1_0_0_0555_out_o = p_0_1_0_0_0555_out_i;
    end
end

always @ (*) begin
    if (((~(colorFormatLocal_read_reg_4876 == 8'd1) & ~(colorFormatLocal_read_reg_4876 == 8'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln520_reg_4950_pp0_iter19_reg == 1'd1)) | (~(colorFormatLocal_read_reg_4876 == 8'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd4) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(colorFormatLocal_read_reg_4876 == 8'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd5) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(colorFormatLocal_read_reg_4876 == 8'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd6) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(colorFormatLocal_read_reg_4876 == 8'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd7) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(colorFormatLocal_read_reg_4876 == 8'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd8) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(colorFormatLocal_read_reg_4876 == 8'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd12) & (or_ln1449_reg_5067_pp0_iter19_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(colorFormatLocal_read_reg_4876 == 8'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd12) & (or_ln1449_reg_5067_pp0_iter19_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (colorFormatLocal_read_reg_4876 == 8'd0) & (bckgndId_load_read_reg_4897 == 8'd4) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (colorFormatLocal_read_reg_4876 == 8'd0) & (bckgndId_load_read_reg_4897 == 8'd5) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (colorFormatLocal_read_reg_4876 == 8'd0) & (bckgndId_load_read_reg_4897 == 8'd6) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (colorFormatLocal_read_reg_4876 == 8'd0) & (bckgndId_load_read_reg_4897 == 8'd7) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (colorFormatLocal_read_reg_4876 == 8'd0) & (bckgndId_load_read_reg_4897 == 8'd8) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (colorFormatLocal_read_reg_4876 == 8'd0) & (bckgndId_load_read_reg_4897 == 8'd12) & (or_ln1449_reg_5067_pp0_iter19_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (colorFormatLocal_read_reg_4876 == 8'd0) & (bckgndId_load_read_reg_4897 == 8'd12) & (or_ln1449_reg_5067_pp0_iter19_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (colorFormatLocal_read_reg_4876 == 8'd0) & (bckgndId_load_read_reg_4897 == 8'd13) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & ((~(colorFormatLocal_read_reg_4876 == 8'd0) & (colorFormatLocal_read_reg_4876 == 8'd1) & (bckgndId_load_read_reg_4897 == 8'd13)) | (~(colorFormatLocal_read_reg_4876 == 8'd0) & (bckgndId_load_read_reg_4897 == 8'd13) & (trunc_ln520_reg_4950_pp0_iter19_reg == 1'd0)))) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd3) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd16) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd18) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd17) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd14) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd2) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd10) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001)) | ((cmp2_i321_read_reg_4880 == 1'd1) & (ap_enable_reg_pp0_iter20 == 1'b1) & (cmp59_i_read_reg_4790 == 1'd1) & (bckgndId_load_read_reg_4897 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001)) | ((cmp2_i321_read_reg_4880 == 1'd1) & (ap_enable_reg_pp0_iter20 == 1'b1) & (cmp59_i_read_reg_4790 == 1'd0) & (bckgndId_load_read_reg_4897 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001)) | ((cmp2_i321_read_reg_4880 == 1'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (cmp126_i_read_reg_4786 == 1'd1) & (bckgndId_load_read_reg_4897 == 8'd19) & (1'd1 == and_ln1756_reg_5289) & (1'b0 == ap_block_pp0_stage0_11001)) | ((cmp2_i321_read_reg_4880 == 1'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (cmp126_i_read_reg_4786 == 1'd1) & (bckgndId_load_read_reg_4897 == 8'd19) & (1'd0 == and_ln1756_reg_5289) & (1'b0 == ap_block_pp0_stage0_11001)) | ((cmp2_i321_read_reg_4880 == 1'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (cmp126_i_read_reg_4786 == 1'd0) & (bckgndId_load_read_reg_4897 == 8'd19) & (1'd1 == and_ln1756_reg_5289) & (1'b0 == ap_block_pp0_stage0_11001)) | ((cmp2_i321_read_reg_4880 == 1'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (cmp126_i_read_reg_4786 == 1'd0) & (bckgndId_load_read_reg_4897 == 8'd19) & (1'd0 == and_ln1756_reg_5289) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        p_0_1_0_0_0555_out_o_ap_vld = 1'b1;
    end else begin
        p_0_1_0_0_0555_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((~(colorFormatLocal_read_read_fu_640_p2 == 8'd0) & (bckgndId_load_read_read_fu_664_p2 == 8'd4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1635_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((bckgndId_load_read_read_fu_664_p2 == 8'd4) & (colorFormatLocal_read_read_fu_640_p2 == 8'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1635_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        p_0_2_0_0_0557_out_o = conv2_i_i_i_cast_cast_fu_1579_p3;
    end else if (((~(colorFormatLocal_read_read_fu_640_p2 == 8'd0) & (bckgndId_load_read_read_fu_664_p2 == 8'd5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1635_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((bckgndId_load_read_read_fu_664_p2 == 8'd5) & (colorFormatLocal_read_read_fu_640_p2 == 8'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1635_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        p_0_2_0_0_0557_out_o = conv2_i_i_i333_cast_cast_cast_fu_1587_p1;
    end else if (((~(colorFormatLocal_read_read_fu_640_p2 == 8'd0) & (bckgndId_load_read_read_fu_664_p2 == 8'd6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1635_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((bckgndId_load_read_read_fu_664_p2 == 8'd6) & (colorFormatLocal_read_read_fu_640_p2 == 8'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1635_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        p_0_2_0_0_0557_out_o = conv2_i_i_i351;
    end else if (((~(colorFormatLocal_read_reg_4876 == 8'd0) & (bckgndId_load_read_reg_4897 == 8'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | (~(colorFormatLocal_read_reg_4876 == 8'd0) & (bckgndId_load_read_reg_4897 == 8'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (or_ln1449_fu_2224_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((colorFormatLocal_read_reg_4876 == 8'd0) & (bckgndId_load_read_reg_4897 == 8'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((colorFormatLocal_read_reg_4876 == 8'd0) & (bckgndId_load_read_reg_4897 == 8'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (or_ln1449_fu_2224_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0)))) begin
        p_0_2_0_0_0557_out_o = pix_val_V_5_read_reg_4927;
    end else if (((~(colorFormatLocal_read_reg_4876 == 8'd0) & (bckgndId_load_read_reg_4897 == 8'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | (~(colorFormatLocal_read_reg_4876 == 8'd0) & (bckgndId_load_read_reg_4897 == 8'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (or_ln1449_fu_2224_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((colorFormatLocal_read_reg_4876 == 8'd0) & (bckgndId_load_read_reg_4897 == 8'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((colorFormatLocal_read_reg_4876 == 8'd0) & (bckgndId_load_read_reg_4897 == 8'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (or_ln1449_fu_2224_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        p_0_2_0_0_0557_out_o = pix_val_V_read_reg_4919;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0557_out_o = select_ln214_1_fu_4558_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd2) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0557_out_o = select_ln214_3_fu_4519_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd3) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0557_out_o = select_ln214;
    end else if (((cmp2_i321_read_reg_4880 == 1'd1) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd9) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0557_out_o = tpgBarSelRgb_b_load_cast_fu_4402_p1;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd10) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0557_out_o = select_ln214_4_fu_4322_p3;
    end else if (((cmp2_i321_read_reg_4880 == 1'd1) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd11) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0557_out_o = tpgBarSelRgb_b_load_1_cast_fu_4312_p1;
    end else if (((~(colorFormatLocal_read_reg_4876 == 8'd1) & ~(colorFormatLocal_read_reg_4876 == 8'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd13) & (1'b0 == ap_block_pp0_stage0) & (trunc_ln520_reg_4950_pp0_iter19_reg == 1'd1)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (colorFormatLocal_read_reg_4876 == 8'd0) & (bckgndId_load_read_reg_4897 == 8'd13) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & ((~(colorFormatLocal_read_reg_4876 == 8'd0) & (colorFormatLocal_read_reg_4876 == 8'd1) & (bckgndId_load_read_reg_4897 == 8'd13)) | (~(colorFormatLocal_read_reg_4876 == 8'd0) & (bckgndId_load_read_reg_4897 == 8'd13) & (trunc_ln520_reg_4950_pp0_iter19_reg == 1'd0)))))) begin
        p_0_2_0_0_0557_out_o = b_2_fu_4149_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd14) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0557_out_o = select_ln214_2_fu_4036_p3;
    end else if (((cmp2_i321_read_reg_4880 == 1'd1) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd15) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0557_out_o = tpgBarSelRgb_b_load_2_cast_fu_4012_p1;
    end else if ((((cmp2_i321_read_reg_4880 == 1'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd9) & (1'b0 == ap_block_pp0_stage0)) | ((cmp2_i321_read_reg_4880 == 1'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd11) & (1'b0 == ap_block_pp0_stage0)) | ((cmp2_i321_read_reg_4880 == 1'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd15) & (1'b0 == ap_block_pp0_stage0)))) begin
        p_0_2_0_0_0557_out_o = tpgBarSelYuv_v_q0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd16) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0557_out_o = tmp_9_fu_3903_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd17) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0557_out_o = tmp_val_1_fu_3661_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd18) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0557_out_o = select_ln673_fu_3607_p3;
    end else if (((cmp2_i321_read_reg_4880 == 1'd1) & (ap_enable_reg_pp0_iter20 == 1'b1) & (cmp59_i_read_reg_4790 == 1'd1) & (bckgndId_load_read_reg_4897 == 8'd19) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0557_out_o = sext_ln213_2_fu_3585_p1;
    end else if (((cmp2_i321_read_reg_4880 == 1'd1) & (ap_enable_reg_pp0_iter20 == 1'b1) & (cmp59_i_read_reg_4790 == 1'd0) & (bckgndId_load_read_reg_4897 == 8'd19) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0557_out_o = pix_val_V_11_cast_fu_3555_p1;
    end else if (((cmp2_i321_read_reg_4880 == 1'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (cmp126_i_read_reg_4786 == 1'd1) & (bckgndId_load_read_reg_4897 == 8'd19) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0557_out_o = DPtpgBarSelYuv_601_v_q0;
    end else if (((cmp2_i321_read_reg_4880 == 1'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (cmp126_i_read_reg_4786 == 1'd0) & (bckgndId_load_read_reg_4897 == 8'd19) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0557_out_o = DPtpgBarSelYuv_709_v_q0;
    end else begin
        p_0_2_0_0_0557_out_o = p_0_2_0_0_0557_out_i;
    end
end

always @ (*) begin
    if (((~(colorFormatLocal_read_reg_4876 == 8'd1) & ~(colorFormatLocal_read_reg_4876 == 8'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln520_reg_4950_pp0_iter19_reg == 1'd1)) | (~(colorFormatLocal_read_reg_4876 == 8'd0) & (bckgndId_load_read_reg_4897 == 8'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(colorFormatLocal_read_reg_4876 == 8'd0) & (bckgndId_load_read_reg_4897 == 8'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(colorFormatLocal_read_reg_4876 == 8'd0) & (bckgndId_load_read_reg_4897 == 8'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (or_ln1449_fu_2224_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(colorFormatLocal_read_reg_4876 == 8'd0) & (bckgndId_load_read_reg_4897 == 8'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (or_ln1449_fu_2224_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((colorFormatLocal_read_reg_4876 == 8'd0) & (bckgndId_load_read_reg_4897 == 8'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((colorFormatLocal_read_reg_4876 == 8'd0) & (bckgndId_load_read_reg_4897 == 8'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((colorFormatLocal_read_reg_4876 == 8'd0) & (bckgndId_load_read_reg_4897 == 8'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (or_ln1449_fu_2224_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((colorFormatLocal_read_reg_4876 == 8'd0) & (bckgndId_load_read_reg_4897 == 8'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (or_ln1449_fu_2224_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(colorFormatLocal_read_read_fu_640_p2 == 8'd0) & (bckgndId_load_read_read_fu_664_p2 == 8'd4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1635_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(colorFormatLocal_read_read_fu_640_p2 == 8'd0) & (bckgndId_load_read_read_fu_664_p2 == 8'd5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1635_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(colorFormatLocal_read_read_fu_640_p2 == 8'd0) & (bckgndId_load_read_read_fu_664_p2 == 8'd6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1635_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (colorFormatLocal_read_reg_4876 == 8'd0) & (bckgndId_load_read_reg_4897 == 8'd13) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & ((~(colorFormatLocal_read_reg_4876 == 8'd0) & (colorFormatLocal_read_reg_4876 == 8'd1) & (bckgndId_load_read_reg_4897 == 8'd13)) | (~(colorFormatLocal_read_reg_4876 == 8'd0) & (bckgndId_load_read_reg_4897 == 8'd13) & (trunc_ln520_reg_4950_pp0_iter19_reg == 1'd0)))) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd3) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd16) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd18) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd17) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd14) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd2) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd10) & (1'b0 == ap_block_pp0_stage0_11001)) | ((bckgndId_load_read_read_fu_664_p2 == 8'd4) & (colorFormatLocal_read_read_fu_640_p2 == 8'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1635_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((bckgndId_load_read_read_fu_664_p2 == 8'd5) & (colorFormatLocal_read_read_fu_640_p2 == 8'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1635_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((bckgndId_load_read_read_fu_664_p2 == 8'd6) & (colorFormatLocal_read_read_fu_640_p2 == 8'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1635_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((cmp2_i321_read_reg_4880 == 1'd1) & (ap_enable_reg_pp0_iter20 == 1'b1) & (cmp59_i_read_reg_4790 == 1'd1) & (bckgndId_load_read_reg_4897 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001)) | ((cmp2_i321_read_reg_4880 == 1'd1) & (ap_enable_reg_pp0_iter20 == 1'b1) & (cmp59_i_read_reg_4790 == 1'd0) & (bckgndId_load_read_reg_4897 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001)) | ((cmp2_i321_read_reg_4880 == 1'd1) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((cmp2_i321_read_reg_4880 == 1'd1) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001)) | ((cmp2_i321_read_reg_4880 == 1'd1) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001)) | ((cmp2_i321_read_reg_4880 == 1'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (cmp126_i_read_reg_4786 == 1'd1) & (bckgndId_load_read_reg_4897 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001)) | ((cmp2_i321_read_reg_4880 == 1'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (cmp126_i_read_reg_4786 == 1'd0) & (bckgndId_load_read_reg_4897 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001)) | ((cmp2_i321_read_reg_4880 == 1'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((cmp2_i321_read_reg_4880 == 1'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001)) | ((cmp2_i321_read_reg_4880 == 1'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        p_0_2_0_0_0557_out_o_ap_vld = 1'b1;
    end else begin
        p_0_2_0_0_0557_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4455)) begin
        if ((icmp_ln1050_reg_5022_pp0_iter18_reg == 1'd1)) begin
            rampVal = rampStart_1;
        end else if (((icmp_ln1050_reg_5022_pp0_iter18_reg == 1'd0) & (icmp_ln1027_reg_4973_pp0_iter18_reg == 1'd1))) begin
            rampVal = add_ln1056_fu_3467_p2;
        end else begin
            rampVal = 'bx;
        end
    end else begin
        rampVal = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_4969_pp0_iter19_reg == 1'd1))) begin
        rampVal_2_flag_1_out_ap_vld = 1'b1;
    end else begin
        rampVal_2_flag_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd17) & (1'b0 == ap_block_pp0_stage0))) begin
        rampVal_2_loc_1_out_o = add_ln1619_fu_3692_p2;
    end else begin
        rampVal_2_loc_1_out_o = rampVal_2_loc_1_out_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd17) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_2_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        rampVal_2_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd17) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_2_new_1_out_ap_vld = 1'b1;
    end else begin
        rampVal_2_new_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_4969_pp0_iter19_reg == 1'd1))) begin
        rampVal_3_flag_1_out_ap_vld = 1'b1;
    end else begin
        rampVal_3_flag_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        rampVal_3_loc_1_out_o = zext_ln544_fu_4571_p1;
    end else begin
        rampVal_3_loc_1_out_o = rampVal_3_loc_1_out_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_3_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        rampVal_3_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_3_new_1_out_ap_vld = 1'b1;
    end else begin
        rampVal_3_new_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter19 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd2) & (icmp_ln1050_reg_5022_pp0_iter18_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd2) & (icmp_ln1050_reg_5022_pp0_iter18_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_4973_pp0_iter18_reg == 1'd1)))) begin
        rampVal_ap_vld = 1'b1;
    end else begin
        rampVal_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4455)) begin
        if ((icmp_ln1050_reg_5022_pp0_iter18_reg == 1'd1)) begin
            rampVal_loc_1_out_o = zext_ln1032_cast_reg_4940;
        end else if (((icmp_ln1050_reg_5022_pp0_iter18_reg == 1'd0) & (icmp_ln1027_reg_4973_pp0_iter18_reg == 1'd1))) begin
            rampVal_loc_1_out_o = zext_ln1056_fu_3473_p1;
        end else begin
            rampVal_loc_1_out_o = rampVal_loc_1_out_i;
        end
    end else begin
        rampVal_loc_1_out_o = rampVal_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter19 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd2) & (icmp_ln1050_reg_5022_pp0_iter18_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd2) & (icmp_ln1050_reg_5022_pp0_iter18_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_4973_pp0_iter18_reg == 1'd1)))) begin
        rampVal_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        rampVal_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        redYuv_ce0 = 1'b1;
    end else begin
        redYuv_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4462)) begin
        if ((bckgndId_load_read_reg_4897 == 8'd9)) begin
            tpgBarSelRgb_b_address0 = zext_ln1215_fu_3424_p1;
        end else if ((bckgndId_load_read_reg_4897 == 8'd11)) begin
            tpgBarSelRgb_b_address0 = zext_ln1374_1_fu_3355_p1;
        end else if ((bckgndId_load_read_reg_4897 == 8'd15)) begin
            tpgBarSelRgb_b_address0 = zext_ln1555_1_fu_3165_p1;
        end else begin
            tpgBarSelRgb_b_address0 = 'bx;
        end
    end else begin
        tpgBarSelRgb_b_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((cmp2_i321_read_reg_4880 == 1'd1) & (ap_enable_reg_pp0_iter19 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((cmp2_i321_read_reg_4880 == 1'd1) & (ap_enable_reg_pp0_iter19 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001)) | ((cmp2_i321_read_reg_4880 == 1'd1) & (ap_enable_reg_pp0_iter19 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tpgBarSelRgb_b_ce0 = 1'b1;
    end else begin
        tpgBarSelRgb_b_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4462)) begin
        if ((bckgndId_load_read_reg_4897 == 8'd9)) begin
            tpgBarSelRgb_g_address0 = zext_ln1215_fu_3424_p1;
        end else if ((bckgndId_load_read_reg_4897 == 8'd11)) begin
            tpgBarSelRgb_g_address0 = zext_ln1374_1_fu_3355_p1;
        end else if ((bckgndId_load_read_reg_4897 == 8'd15)) begin
            tpgBarSelRgb_g_address0 = zext_ln1555_1_fu_3165_p1;
        end else begin
            tpgBarSelRgb_g_address0 = 'bx;
        end
    end else begin
        tpgBarSelRgb_g_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((cmp2_i321_read_reg_4880 == 1'd1) & (ap_enable_reg_pp0_iter19 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((cmp2_i321_read_reg_4880 == 1'd1) & (ap_enable_reg_pp0_iter19 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001)) | ((cmp2_i321_read_reg_4880 == 1'd1) & (ap_enable_reg_pp0_iter19 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tpgBarSelRgb_g_ce0 = 1'b1;
    end else begin
        tpgBarSelRgb_g_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4462)) begin
        if ((bckgndId_load_read_reg_4897 == 8'd9)) begin
            tpgBarSelRgb_r_address0 = zext_ln1215_fu_3424_p1;
        end else if ((bckgndId_load_read_reg_4897 == 8'd11)) begin
            tpgBarSelRgb_r_address0 = zext_ln1374_1_fu_3355_p1;
        end else if ((bckgndId_load_read_reg_4897 == 8'd15)) begin
            tpgBarSelRgb_r_address0 = zext_ln1555_1_fu_3165_p1;
        end else begin
            tpgBarSelRgb_r_address0 = 'bx;
        end
    end else begin
        tpgBarSelRgb_r_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((cmp2_i321_read_reg_4880 == 1'd1) & (ap_enable_reg_pp0_iter19 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((cmp2_i321_read_reg_4880 == 1'd1) & (ap_enable_reg_pp0_iter19 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001)) | ((cmp2_i321_read_reg_4880 == 1'd1) & (ap_enable_reg_pp0_iter19 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tpgBarSelRgb_r_ce0 = 1'b1;
    end else begin
        tpgBarSelRgb_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4466)) begin
        if ((bckgndId_load_read_reg_4897 == 8'd9)) begin
            tpgBarSelYuv_u_address0 = zext_ln1215_fu_3424_p1;
        end else if ((bckgndId_load_read_reg_4897 == 8'd11)) begin
            tpgBarSelYuv_u_address0 = zext_ln1374_1_fu_3355_p1;
        end else if ((bckgndId_load_read_reg_4897 == 8'd15)) begin
            tpgBarSelYuv_u_address0 = zext_ln1555_1_fu_3165_p1;
        end else begin
            tpgBarSelYuv_u_address0 = 'bx;
        end
    end else begin
        tpgBarSelYuv_u_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((cmp2_i321_read_reg_4880 == 1'd0) & (ap_enable_reg_pp0_iter19 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((cmp2_i321_read_reg_4880 == 1'd0) & (ap_enable_reg_pp0_iter19 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001)) | ((cmp2_i321_read_reg_4880 == 1'd0) & (ap_enable_reg_pp0_iter19 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tpgBarSelYuv_u_ce0 = 1'b1;
    end else begin
        tpgBarSelYuv_u_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((bckgndId_load_read_reg_4897 == 8'd9)) begin
            tpgBarSelYuv_v_address0 = zext_ln1215_fu_3424_p1;
        end else if ((bckgndId_load_read_reg_4897 == 8'd11)) begin
            tpgBarSelYuv_v_address0 = zext_ln1374_1_fu_3355_p1;
        end else if ((bckgndId_load_read_reg_4897 == 8'd15)) begin
            tpgBarSelYuv_v_address0 = zext_ln1555_1_fu_3165_p1;
        end else begin
            tpgBarSelYuv_v_address0 = 'bx;
        end
    end else begin
        tpgBarSelYuv_v_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter19 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tpgBarSelYuv_v_ce0 = 1'b1;
    end else begin
        tpgBarSelYuv_v_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4466)) begin
        if ((bckgndId_load_read_reg_4897 == 8'd9)) begin
            tpgBarSelYuv_y_address0 = zext_ln1215_fu_3424_p1;
        end else if ((bckgndId_load_read_reg_4897 == 8'd11)) begin
            tpgBarSelYuv_y_address0 = zext_ln1374_1_fu_3355_p1;
        end else if ((bckgndId_load_read_reg_4897 == 8'd15)) begin
            tpgBarSelYuv_y_address0 = zext_ln1555_1_fu_3165_p1;
        end else begin
            tpgBarSelYuv_y_address0 = 'bx;
        end
    end else begin
        tpgBarSelYuv_y_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((cmp2_i321_read_reg_4880 == 1'd0) & (ap_enable_reg_pp0_iter19 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((cmp2_i321_read_reg_4880 == 1'd0) & (ap_enable_reg_pp0_iter19 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001)) | ((cmp2_i321_read_reg_4880 == 1'd0) & (ap_enable_reg_pp0_iter19 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tpgBarSelYuv_y_ce0 = 1'b1;
    end else begin
        tpgBarSelYuv_y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgCheckerBoardArray_ce0 = 1'b1;
    end else begin
        tpgCheckerBoardArray_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_0_ce0 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_0_ce1 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_0_ce2 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_0_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_1_ce0 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_1_ce1 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_1_ce2 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_1_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_2_ce0 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_2_ce1 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_2_ce2 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_2_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_3_ce0 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_3_ce1 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_3_ce2 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_3_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_4_ce0 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_4_ce1 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_4_ce2 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_4_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_ce0 = 1'b1;
    end else begin
        tpgSinTableArray_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgTartanBarArray_ce0 = 1'b1;
    end else begin
        tpgTartanBarArray_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((bckgndId_load_read_reg_4897 == 8'd11) & (1'b0 == ap_block_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter16 == 1'b1) & (icmp_ln1336_reg_5010_pp0_iter15_reg == 1'd1))) begin
            vBarSel = 3'd0;
        end else if ((1'b1 == ap_condition_4471)) begin
            vBarSel = add_ln1348_fu_2916_p2;
        end else begin
            vBarSel = 'bx;
        end
    end else begin
        vBarSel = 'bx;
    end
end

always @ (*) begin
    if (((bckgndId_load_read_reg_4897 == 8'd19) & (1'b0 == ap_block_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter16 == 1'b1) & (icmp_ln1701_reg_4983_pp0_iter15_reg == 1'd1))) begin
            vBarSel_1 = 1'd0;
        end else if ((1'b1 == ap_condition_4477)) begin
            vBarSel_1 = xor_ln1713_fu_2738_p2;
        end else begin
            vBarSel_1 = 'bx;
        end
    end else begin
        vBarSel_1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd19) & (1'd0 == and_ln1706_reg_5026_pp0_iter16_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1701_reg_4983_pp0_iter16_reg == 1'd0) & (icmp_ln1027_reg_4973_pp0_iter16_reg == 1'd1)) | ((ap_enable_reg_pp0_iter16 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1701_reg_4983_pp0_iter15_reg == 1'd1)))) begin
        vBarSel_1_ap_vld = 1'b1;
    end else begin
        vBarSel_1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((bckgndId_load_read_reg_4897 == 8'd15) & (1'b0 == ap_block_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter16 == 1'b1) & (icmp_ln1518_reg_4992_pp0_iter15_reg == 1'd1))) begin
            vBarSel_2 = 8'd0;
        end else if ((1'b1 == ap_condition_4483)) begin
            vBarSel_2 = add_ln1530_fu_2848_p2;
        end else begin
            vBarSel_2 = 'bx;
        end
    end else begin
        vBarSel_2 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd15) & (1'd0 == and_ln1523_reg_5030_pp0_iter16_reg) & (icmp_ln1518_reg_4992_pp0_iter16_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_4973_pp0_iter16_reg == 1'd1)) | ((ap_enable_reg_pp0_iter16 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd15) & (icmp_ln1518_reg_4992_pp0_iter15_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        vBarSel_2_ap_vld = 1'b1;
    end else begin
        vBarSel_2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4442)) begin
        if ((icmp_ln1518_reg_4992_pp0_iter16_reg == 1'd1)) begin
            vBarSel_2_loc_1_out_o = 8'd0;
        end else if ((1'b1 == ap_condition_4488)) begin
            vBarSel_2_loc_1_out_o = add_ln1530_fu_2848_p2;
        end else begin
            vBarSel_2_loc_1_out_o = vBarSel_2_loc_1_out_i;
        end
    end else begin
        vBarSel_2_loc_1_out_o = vBarSel_2_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd15) & (icmp_ln1518_reg_4992_pp0_iter16_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd15) & (1'd0 == and_ln1523_reg_5030_pp0_iter16_reg) & (icmp_ln1518_reg_4992_pp0_iter16_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_4973_pp0_iter16_reg == 1'd1)))) begin
        vBarSel_2_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        vBarSel_2_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4446)) begin
        if ((icmp_ln1701_reg_4983_pp0_iter16_reg == 1'd1)) begin
            vBarSel_3_loc_1_out_o = 8'd0;
        end else if ((1'b1 == ap_condition_4492)) begin
            vBarSel_3_loc_1_out_o = zext_ln1713_fu_2744_p1;
        end else begin
            vBarSel_3_loc_1_out_o = vBarSel_3_loc_1_out_i;
        end
    end else begin
        vBarSel_3_loc_1_out_o = vBarSel_3_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1701_reg_4983_pp0_iter16_reg == 1'd1)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd19) & (1'd0 == and_ln1706_reg_5026_pp0_iter16_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1701_reg_4983_pp0_iter16_reg == 1'd0) & (icmp_ln1027_reg_4973_pp0_iter16_reg == 1'd1)))) begin
        vBarSel_3_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        vBarSel_3_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd11) & (1'd0 == and_ln1341_reg_5055_pp0_iter16_reg) & (icmp_ln1336_reg_5010_pp0_iter16_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_4973_pp0_iter16_reg == 1'd1)) | ((ap_enable_reg_pp0_iter16 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd11) & (icmp_ln1336_reg_5010_pp0_iter15_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        vBarSel_ap_vld = 1'b1;
    end else begin
        vBarSel_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4450)) begin
        if ((icmp_ln1336_reg_5010_pp0_iter16_reg == 1'd1)) begin
            vBarSel_loc_1_out_o = 8'd0;
        end else if ((1'b1 == ap_condition_4496)) begin
            vBarSel_loc_1_out_o = zext_ln1348_fu_2922_p1;
        end else begin
            vBarSel_loc_1_out_o = vBarSel_loc_1_out_i;
        end
    end else begin
        vBarSel_loc_1_out_o = vBarSel_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd11) & (icmp_ln1336_reg_5010_pp0_iter16_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd11) & (1'd0 == and_ln1341_reg_5055_pp0_iter16_reg) & (icmp_ln1336_reg_5010_pp0_iter16_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_4973_pp0_iter16_reg == 1'd1)))) begin
        vBarSel_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        vBarSel_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        whiYuv_1_ce0 = 1'b1;
    end else begin
        whiYuv_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        whiYuv_ce0 = 1'b1;
    end else begin
        whiYuv_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((bckgndId_load_read_reg_4897 == 8'd10) & (1'b0 == ap_block_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln1285_reg_5014_pp0_iter3_reg == 1'd1))) begin
            zonePlateVAddr = shl_ln;
        end else if ((1'b1 == ap_condition_4618)) begin
            zonePlateVAddr = add_ln1296_fu_2298_p2;
        end else begin
            zonePlateVAddr = 'bx;
        end
    end else begin
        zonePlateVAddr = 'bx;
    end
end

always @ (*) begin
    if ((((bckgndId_load_read_reg_4897 == 8'd10) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln1285_reg_5014_pp0_iter4_reg == 1'd0) & (1'd1 == and_ln1292_reg_5018_pp0_iter4_reg) & (1'b0 == ap_block_pp0_stage0_11001)) | ((bckgndId_load_read_reg_4897 == 8'd10) & (ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln1285_reg_5014_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        zonePlateVAddr_ap_vld = 1'b1;
    end else begin
        zonePlateVAddr_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4622)) begin
        if ((icmp_ln1285_reg_5014_pp0_iter4_reg == 1'd1)) begin
            zonePlateVAddr_loc_1_out_o = shl_ln;
        end else if (((icmp_ln1285_reg_5014_pp0_iter4_reg == 1'd0) & (1'd1 == and_ln1292_reg_5018_pp0_iter4_reg))) begin
            zonePlateVAddr_loc_1_out_o = add_ln1296_fu_2298_p2;
        end else begin
            zonePlateVAddr_loc_1_out_o = zonePlateVAddr_loc_1_out_i;
        end
    end else begin
        zonePlateVAddr_loc_1_out_o = zonePlateVAddr_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((bckgndId_load_read_reg_4897 == 8'd10) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln1285_reg_5014_pp0_iter4_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((bckgndId_load_read_reg_4897 == 8'd10) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln1285_reg_5014_pp0_iter4_reg == 1'd0) & (1'd1 == and_ln1292_reg_5018_pp0_iter4_reg) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        zonePlateVAddr_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        zonePlateVAddr_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign DPtpgBarArray_address0 = zext_ln1739_fu_3010_p1;

assign DPtpgBarSelRgb_CEA_b_address0 = zext_ln1739_1_fu_3141_p1;

assign DPtpgBarSelRgb_CEA_g_address0 = zext_ln1739_1_fu_3141_p1;

assign DPtpgBarSelRgb_CEA_r_address0 = zext_ln1739_1_fu_3141_p1;

assign DPtpgBarSelRgb_VESA_b_address0 = zext_ln1739_1_fu_3141_p1;

assign DPtpgBarSelRgb_VESA_g_address0 = zext_ln1739_1_fu_3141_p1;

assign DPtpgBarSelRgb_VESA_r_address0 = zext_ln1739_1_fu_3141_p1;

assign DPtpgBarSelYuv_601_u_address0 = zext_ln1739_1_fu_3141_p1;

assign DPtpgBarSelYuv_601_v_address0 = zext_ln1739_1_fu_3141_p1;

assign DPtpgBarSelYuv_601_y_address0 = zext_ln1739_1_fu_3141_p1;

assign DPtpgBarSelYuv_709_u_address0 = zext_ln1739_1_fu_3141_p1;

assign DPtpgBarSelYuv_709_v_address0 = zext_ln1739_1_fu_3141_p1;

assign DPtpgBarSelYuv_709_y_address0 = zext_ln1739_1_fu_3141_p1;

assign add_ln1039_fu_4565_p2 = (select_ln1027_fu_4552_p3 + 8'd1);

assign add_ln1056_fu_3467_p2 = (trunc_ln520_5_fu_3463_p1 + 8'd1);

assign add_ln1212_fu_3107_p2 = (trunc_ln520_6_fu_3103_p1 + 3'd1);

assign add_ln1236_1_fu_2555_p2 = (trunc_ln1236_1_reg_5151 + 16'd128);

assign add_ln1236_fu_2456_p2 = (tmp_fu_2436_p7 + 32'd128);

assign add_ln1240_1_fu_2516_p2 = (tmp_3_fu_2496_p7 + 32'd128);

assign add_ln1240_2_fu_2573_p2 = (trunc_ln1240_1_reg_5161 + 16'd128);

assign add_ln1240_fu_1707_p2 = (trunc_ln520_2_fu_1631_p1 + 11'd682);

assign add_ln1244_1_fu_2630_p2 = (tmp_4_fu_2610_p7 + 32'd128);

assign add_ln1244_2_fu_2693_p2 = (trunc_ln1244_1_reg_5207 + 16'd128);

assign add_ln1244_fu_1999_p2 = ($signed(trunc_ln520_2_reg_4962) + $signed(11'd1364));

assign add_ln1257_2_fu_3190_p2 = (zext_ln1257_6_fu_3181_p1 + zext_ln1257_4_fu_3178_p1);

assign add_ln1257_3_fu_3196_p2 = (trunc_ln1257_1_fu_3187_p1 + trunc_ln1257_fu_3184_p1);

assign add_ln1258_2_fu_3216_p2 = ($signed(sext_ln1258_1_fu_3213_p1) + $signed(zext_ln1258_fu_3209_p1));

assign add_ln1259_2_fu_3256_p2 = ($signed(sext_ln1259_1_fu_3253_p1) + $signed(zext_ln1259_1_fu_3249_p1));

assign add_ln1259_fu_3243_p2 = (zext_ln1259_fu_3239_p1 + 24'd32896);

assign add_ln1296_fu_2298_p2 = (zonePlateVDelta + zonePlateVAddr_loc_1_out_i);

assign add_ln1298_fu_2310_p2 = (zonePlateVDelta + Zplate_Ver_Control_Delta_read_reg_4840);

assign add_ln1314_fu_3414_p2 = ($signed(select_ln1311_fu_3406_p3) + $signed(8'd144));

assign add_ln1348_fu_2916_p2 = (trunc_ln520_7_fu_2912_p1 + 3'd1);

assign add_ln1367_fu_2952_p2 = (trunc_ln520_9_fu_2948_p1 + 3'd1);

assign add_ln1500_fu_4043_p2 = (select_ln1487_fu_4030_p3 + 8'd1);

assign add_ln1530_fu_2848_p2 = (vBarSel_2_loc_1_out_i + 8'd1);

assign add_ln1548_fu_2880_p2 = (trunc_ln520_10_fu_2876_p1 + 3'd1);

assign add_ln1619_fu_3692_p2 = (select_ln1584_fu_3636_p3 + 16'd1);

assign add_ln1730_fu_2800_p2 = (trunc_ln520_11_fu_2796_p1 + 3'd1);

assign add_ln186_fu_2197_p2 = (xBar_V + 11'd1);

assign add_ln520_fu_1647_p2 = (ap_sig_allocacmp_x_4 + 16'd1);

assign add_ln528_fu_2335_p2 = (phi_mul_fu_494 + Zplate_Hor_Control_Start_read_reg_4901);

assign add_ln840_1_fu_1955_p2 = (yCount_V_3 + 10'd1);

assign add_ln840_2_fu_1919_p2 = (yCount_V_1 + 6'd1);

assign add_ln840_3_fu_2028_p2 = (yCount_V_2 + 10'd1);

assign add_ln840_4_fu_2166_p2 = (xCount_V + 10'd1);

assign add_ln840_5_fu_1987_p2 = (xCount_V_3 + 10'd1);

assign add_ln840_6_fu_2822_p2 = (trunc_ln1027_fu_2770_p1 + 6'd1);

assign add_ln840_7_fu_2098_p2 = (xCount_V_2 + 10'd1);

assign add_ln840_fu_2134_p2 = (yCount_V + 10'd1);

assign add_ln841_fu_2784_p2 = ($signed(xCount_V_1) + $signed(10'd961));

assign and_ln1292_fu_1791_p2 = (icmp_ln1027_fu_1641_p2 & cmp12_i);

assign and_ln1341_fu_2123_p2 = (icmp_ln1027_reg_4973 & icmp_ln1027_2_fu_2118_p2);

assign and_ln1404_fu_1725_p2 = (icmp_ln1404_1 & icmp_ln1027_fu_1641_p2);

assign and_ln1409_fu_2023_p2 = (icmp_ln1027_reg_4973 & icmp_ln1019_fu_2018_p2);

assign and_ln1523_fu_1944_p2 = (icmp_ln1027_reg_4973 & icmp_ln1027_3_fu_1939_p2);

assign and_ln1616_fu_3668_p2 = (trunc_ln520_reg_4950_pp0_iter19_reg & cmp35_i526_read_reg_4809);

assign and_ln1706_fu_1908_p2 = (icmp_ln1027_reg_4973 & icmp_ln1027_4_fu_1902_p2);

assign and_ln1756_fu_3157_p2 = (trunc_ln520_reg_4950_pp0_iter18_reg & cmp141_i_read_reg_4868);

assign and_ln1817_fu_3889_p2 = (trunc_ln520_reg_4950_pp0_iter19_reg & cmp35_i526_read_reg_4809);

assign and_ln520_1_fu_4371_p2 = (icmp_ln1217_read_reg_4861 & and_ln520_fu_4367_p2);

assign and_ln520_2_fu_4277_p2 = (trunc_ln520_reg_4950_pp0_iter19_reg & cmp141_i_read_reg_4868);

assign and_ln520_3_fu_4281_p2 = (icmp_ln1217_read_reg_4861 & and_ln520_2_fu_4277_p2);

assign and_ln520_4_fu_3977_p2 = (trunc_ln520_reg_4950_pp0_iter19_reg & cmp141_i_read_reg_4868);

assign and_ln520_5_fu_3981_p2 = (icmp_ln1217_read_reg_4861 & and_ln520_4_fu_3977_p2);

assign and_ln520_fu_4367_p2 = (trunc_ln520_reg_4950_pp0_iter19_reg & cmp141_i_read_reg_4868);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter21 == 1'b1) & (bckgndYUV_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter21 == 1'b1) & (bckgndYUV_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp112 = ((ap_enable_reg_pp0_iter21 == 1'b1) & (bckgndYUV_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp275 = ((ap_enable_reg_pp0_iter21 == 1'b1) & (bckgndYUV_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter21 == 1'b1) & (bckgndYUV_full_n == 1'b0));
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20_ignore_call5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state22_pp0_stage0_iter21 = (bckgndYUV_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state22_pp0_stage0_iter21_ignore_call0 = (bckgndYUV_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state22_pp0_stage0_iter21_ignore_call5 = (bckgndYUV_full_n == 1'b0);
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1899 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_1986 = ((colorFormatLocal_read_reg_4876 == 8'd1) & (bckgndId_load_read_reg_4897 == 8'd12) & (or_ln1449_fu_2224_p2 == 1'd0) & (icmp_ln520_reg_4969_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_condition_2010 = ((colorFormatLocal_read_reg_4876 == 8'd1) & (bckgndId_load_read_reg_4897 == 8'd12) & (or_ln1449_fu_2224_p2 == 1'd1) & (icmp_ln520_reg_4969_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_condition_2036 = ((bckgndId_load_read_read_fu_664_p2 == 8'd8) & (colorFormatLocal_read_read_fu_640_p2 == 8'd1) & (icmp_ln520_fu_1635_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_2061 = ((bckgndId_load_read_read_fu_664_p2 == 8'd7) & (colorFormatLocal_read_read_fu_640_p2 == 8'd1) & (icmp_ln520_fu_1635_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_2086 = ((bckgndId_load_read_read_fu_664_p2 == 8'd6) & (colorFormatLocal_read_read_fu_640_p2 == 8'd1) & (icmp_ln520_fu_1635_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_2111 = ((bckgndId_load_read_read_fu_664_p2 == 8'd5) & (colorFormatLocal_read_read_fu_640_p2 == 8'd1) & (icmp_ln520_fu_1635_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_2136 = ((bckgndId_load_read_read_fu_664_p2 == 8'd4) & (colorFormatLocal_read_read_fu_640_p2 == 8'd1) & (icmp_ln520_fu_1635_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_4424 = ((ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln1027_5_reg_5059_pp0_iter16_reg == 1'd0) & (icmp_ln1027_reg_4973_pp0_iter16_reg == 1'd0));
end

always @ (*) begin
    ap_condition_4430 = ((ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln1027_7_fu_2774_p2 == 1'd0) & (icmp_ln1027_reg_4973_pp0_iter16_reg == 1'd0));
end

always @ (*) begin
    ap_condition_4433 = ((ap_enable_reg_pp0_iter18 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd9) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_4439 = ((ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln1027_6_reg_5034_pp0_iter16_reg == 1'd0) & (icmp_ln1027_reg_4973_pp0_iter16_reg == 1'd0));
end

always @ (*) begin
    ap_condition_4442 = ((ap_enable_reg_pp0_iter17 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd15) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_4446 = ((ap_enable_reg_pp0_iter17 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd19) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_4450 = ((ap_enable_reg_pp0_iter17 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd11) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_4455 = ((ap_enable_reg_pp0_iter19 == 1'b1) & (bckgndId_load_read_reg_4897 == 8'd2) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_4462 = ((cmp2_i321_read_reg_4880 == 1'd1) & (ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_4466 = ((cmp2_i321_read_reg_4880 == 1'd0) & (ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_4471 = ((ap_enable_reg_pp0_iter17 == 1'b1) & (1'd0 == and_ln1341_reg_5055_pp0_iter16_reg) & (icmp_ln1336_reg_5010_pp0_iter16_reg == 1'd0) & (icmp_ln1027_reg_4973_pp0_iter16_reg == 1'd1));
end

always @ (*) begin
    ap_condition_4477 = ((ap_enable_reg_pp0_iter17 == 1'b1) & (1'd0 == and_ln1706_reg_5026_pp0_iter16_reg) & (icmp_ln1701_reg_4983_pp0_iter16_reg == 1'd0) & (icmp_ln1027_reg_4973_pp0_iter16_reg == 1'd1));
end

always @ (*) begin
    ap_condition_4483 = ((ap_enable_reg_pp0_iter17 == 1'b1) & (1'd0 == and_ln1523_reg_5030_pp0_iter16_reg) & (icmp_ln1518_reg_4992_pp0_iter16_reg == 1'd0) & (icmp_ln1027_reg_4973_pp0_iter16_reg == 1'd1));
end

always @ (*) begin
    ap_condition_4488 = ((1'd0 == and_ln1523_reg_5030_pp0_iter16_reg) & (icmp_ln1518_reg_4992_pp0_iter16_reg == 1'd0) & (icmp_ln1027_reg_4973_pp0_iter16_reg == 1'd1));
end

always @ (*) begin
    ap_condition_4492 = ((1'd0 == and_ln1706_reg_5026_pp0_iter16_reg) & (icmp_ln1701_reg_4983_pp0_iter16_reg == 1'd0) & (icmp_ln1027_reg_4973_pp0_iter16_reg == 1'd1));
end

always @ (*) begin
    ap_condition_4496 = ((1'd0 == and_ln1341_reg_5055_pp0_iter16_reg) & (icmp_ln1336_reg_5010_pp0_iter16_reg == 1'd0) & (icmp_ln1027_reg_4973_pp0_iter16_reg == 1'd1));
end

always @ (*) begin
    ap_condition_4501 = ((bckgndId_load_read_reg_4897 == 8'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1027_1_fu_2192_p2 == 1'd0) & (icmp_ln1027_reg_4973 == 1'd0));
end

always @ (*) begin
    ap_condition_4505 = ((bckgndId_load_read_reg_4897 == 8'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1027_1_fu_2192_p2 == 1'd1) & (icmp_ln1027_reg_4973 == 1'd0));
end

always @ (*) begin
    ap_condition_4510 = ((bckgndId_load_read_read_fu_664_p2 == 8'd9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln520_fu_1635_p2 == 1'd0) & (icmp_ln1027_fu_1641_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_4515 = ((bckgndId_load_read_reg_4897 == 8'd11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1027_5_fu_2150_p2 == 1'd0) & (icmp_ln1027_reg_4973 == 1'd0));
end

always @ (*) begin
    ap_condition_4519 = ((bckgndId_load_read_reg_4897 == 8'd11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1027_5_fu_2150_p2 == 1'd1) & (icmp_ln1027_reg_4973 == 1'd0));
end

always @ (*) begin
    ap_condition_4524 = ((bckgndId_load_read_read_fu_664_p2 == 8'd11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln520_fu_1635_p2 == 1'd0) & (icmp_ln1027_fu_1641_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_4528 = ((ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln1027_7_fu_2774_p2 == 1'd1) & (icmp_ln1027_reg_4973_pp0_iter16_reg == 1'd0));
end

always @ (*) begin
    ap_condition_4535 = ((bckgndId_load_read_reg_4897 == 8'd12) & (icmp_ln520_reg_4969 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1019_1_fu_2074_p2 == 1'd0) & (icmp_ln1027_8_fu_2068_p2 == 1'd0) & (icmp_ln1428_reg_5006 == 1'd0) & (icmp_ln1027_reg_4973 == 1'd0));
end

always @ (*) begin
    ap_condition_4541 = ((bckgndId_load_read_reg_4897 == 8'd12) & (icmp_ln520_reg_4969 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1019_1_fu_2074_p2 == 1'd1) & (icmp_ln1027_8_fu_2068_p2 == 1'd0) & (icmp_ln1428_reg_5006 == 1'd0) & (icmp_ln1027_reg_4973 == 1'd0));
end

always @ (*) begin
    ap_condition_4546 = ((bckgndId_load_read_reg_4897 == 8'd12) & (icmp_ln520_reg_4969 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1027_8_fu_2068_p2 == 1'd1) & (icmp_ln1428_reg_5006 == 1'd0) & (icmp_ln1027_reg_4973 == 1'd0));
end

always @ (*) begin
    ap_condition_4552 = ((bckgndId_load == 8'd12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln520_fu_1635_p2 == 1'd0) & (icmp_ln1428_fu_1737_p2 == 1'd1) & (icmp_ln1027_fu_1641_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_4555 = ((bckgndId_load == 8'd12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln520_fu_1635_p2 == 1'd0) & (icmp_ln1027_fu_1641_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_4560 = ((bckgndId_load_read_reg_4897 == 8'd15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1027_6_fu_1971_p2 == 1'd0) & (icmp_ln1027_reg_4973 == 1'd0));
end

always @ (*) begin
    ap_condition_4564 = ((bckgndId_load_read_reg_4897 == 8'd15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1027_6_fu_1971_p2 == 1'd1) & (icmp_ln1027_reg_4973 == 1'd0));
end

always @ (*) begin
    ap_condition_4569 = ((bckgndId_load_read_read_fu_664_p2 == 8'd15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln520_fu_1635_p2 == 1'd0) & (icmp_ln1027_fu_1641_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_4576 = ((bckgndId_load_read_reg_4897 == 8'd11) & (1'd0 == and_ln1341_fu_2123_p2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1336_reg_5010 == 1'd0) & (icmp_ln1027_reg_4973 == 1'd1));
end

always @ (*) begin
    ap_condition_4580 = ((bckgndId_load_read_reg_4897 == 8'd11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1336_reg_5010 == 1'd0) & (1'd1 == and_ln1341_fu_2123_p2));
end

always @ (*) begin
    ap_condition_4584 = ((bckgndId_load_read_read_fu_664_p2 == 8'd11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln1336_fu_1761_p2 == 1'd1) & (icmp_ln520_fu_1635_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_4590 = ((bckgndId_load_read_reg_4897 == 8'd19) & (1'd0 == and_ln1706_fu_1908_p2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1701_reg_4983 == 1'd0) & (icmp_ln1027_reg_4973 == 1'd1));
end

always @ (*) begin
    ap_condition_4595 = ((bckgndId_load_read_reg_4897 == 8'd19) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'd1 == and_ln1706_fu_1908_p2) & (icmp_ln1701_reg_4983 == 1'd0));
end

always @ (*) begin
    ap_condition_4600 = ((bckgndId_load_read_read_fu_664_p2 == 8'd19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln520_fu_1635_p2 == 1'd0) & (icmp_ln1701_fu_1659_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_4606 = ((bckgndId_load_read_reg_4897 == 8'd15) & (1'd0 == and_ln1523_fu_1944_p2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1518_reg_4992 == 1'd0) & (icmp_ln1027_reg_4973 == 1'd1));
end

always @ (*) begin
    ap_condition_4610 = ((bckgndId_load_read_reg_4897 == 8'd15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'd1 == and_ln1523_fu_1944_p2) & (icmp_ln1518_reg_4992 == 1'd0));
end

always @ (*) begin
    ap_condition_4613 = ((bckgndId_load_read_read_fu_664_p2 == 8'd15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln520_fu_1635_p2 == 1'd0) & (icmp_ln1518_fu_1683_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_4618 = ((ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln1285_reg_5014_pp0_iter4_reg == 1'd0) & (1'd1 == and_ln1292_reg_5018_pp0_iter4_reg));
end

always @ (*) begin
    ap_condition_4622 = ((bckgndId_load_read_reg_4897 == 8'd10) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_4628 = ((bckgndId_load_read_reg_4897 == 8'd10) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln1285_reg_5014_pp0_iter4_reg == 1'd0) & (1'd1 == and_ln1292_reg_5018_pp0_iter4_reg));
end

always @ (*) begin
    ap_condition_4634 = ((bckgndId_load == 8'd10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1285_fu_1785_p2 == 1'd1) & (icmp_ln520_fu_1635_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_593 = (~(colorFormatLocal_read_reg_4876 == 8'd1) & ~(colorFormatLocal_read_reg_4876 == 8'd0) & (or_ln1449_reg_5067_pp0_iter17_reg == 1'd0) & (bckgndId_load_read_reg_4897 == 8'd12) & (icmp_ln520_reg_4969_pp0_iter17_reg == 1'd0));
end

always @ (*) begin
    ap_condition_596 = (~(colorFormatLocal_read_reg_4876 == 8'd1) & ~(colorFormatLocal_read_reg_4876 == 8'd0) & (or_ln1449_reg_5067_pp0_iter17_reg == 1'd1) & (bckgndId_load_read_reg_4897 == 8'd12) & (icmp_ln520_reg_4969_pp0_iter17_reg == 1'd0));
end

always @ (*) begin
    ap_condition_603 = (~(colorFormatLocal_read_reg_4876 == 8'd1) & ~(colorFormatLocal_read_reg_4876 == 8'd0) & (bckgndId_load_read_reg_4897 == 8'd8) & (icmp_ln520_reg_4969_pp0_iter17_reg == 1'd0));
end

always @ (*) begin
    ap_condition_610 = (~(colorFormatLocal_read_reg_4876 == 8'd1) & ~(colorFormatLocal_read_reg_4876 == 8'd0) & (bckgndId_load_read_reg_4897 == 8'd7) & (icmp_ln520_reg_4969_pp0_iter17_reg == 1'd0));
end

always @ (*) begin
    ap_condition_617 = (~(colorFormatLocal_read_reg_4876 == 8'd1) & ~(colorFormatLocal_read_reg_4876 == 8'd0) & (bckgndId_load_read_reg_4897 == 8'd6) & (icmp_ln520_reg_4969_pp0_iter17_reg == 1'd0));
end

always @ (*) begin
    ap_condition_624 = (~(colorFormatLocal_read_reg_4876 == 8'd1) & ~(colorFormatLocal_read_reg_4876 == 8'd0) & (bckgndId_load_read_reg_4897 == 8'd5) & (icmp_ln520_reg_4969_pp0_iter17_reg == 1'd0));
end

always @ (*) begin
    ap_condition_631 = (~(colorFormatLocal_read_reg_4876 == 8'd1) & ~(colorFormatLocal_read_reg_4876 == 8'd0) & (bckgndId_load_read_reg_4897 == 8'd4) & (icmp_ln520_reg_4969_pp0_iter17_reg == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_hHatch_reg_1446 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1099_reg_1534 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1120_reg_1523 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1141_reg_1512 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1162_reg_1501 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1183_reg_1490 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1459_reg_1479 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1474_reg_1468 = 'bx;

always @ (*) begin
    ap_predicate_op112_call_state1 = ((bckgndId_load == 8'd12) & (icmp_ln520_fu_1635_p2 == 1'd0));
end

assign b_1_fu_4134_p3 = ((icmp_ln1262_1_fu_4124_p2[0:0] == 1'b1) ? trunc_ln1262_fu_4130_p1 : 8'd0);

assign b_2_fu_4149_p3 = ((cmp2_i321_read_reg_4880[0:0] == 1'b1) ? trunc_ln1243_fu_4091_p1 : b_1_fu_4134_p3);

assign b_fu_2698_p3 = ((icmp_ln1244_fu_2688_p2[0:0] == 1'b1) ? 16'd255 : add_ln1244_2_fu_2693_p2);

assign barWidth_cast_cast_fu_1563_p1 = barWidth_cast;

assign bckgndId_load_read_read_fu_664_p2 = bckgndId_load;

assign bckgndYUV_din = {{{p_0_2_0_0_0557_out_i}, {p_0_1_0_0_0555_out_i}}, {p_0_0_0_0_0553_out_i}};

assign blkYuv_1_address0 = zext_ln1474_fu_3345_p1;

assign blkYuv_address0 = zext_ln1162_fu_3439_p1;

assign bluYuv_address0 = zext_ln1141_fu_3444_p1;

assign colorFormatLocal_read_read_fu_640_p2 = colorFormatLocal;

assign conv2_i_i10_i349_cast_cast_cast_cast_cast_cast_fu_1575_p1 = $unsigned(conv2_i_i10_i349_cast_cast_cast_cast_cast_fu_1571_p1);

assign conv2_i_i10_i349_cast_cast_cast_cast_cast_fu_1571_p1 = $signed(conv2_i_i10_i349_cast_cast_cast_cast);

assign conv2_i_i_i333_cast_cast_cast_fu_1587_p1 = conv2_i_i_i333_cast_cast;

assign conv2_i_i_i_cast_cast_fu_1579_p3 = ((conv2_i_i_i_cast[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign empty_70_fu_4515_p1 = rampVal_loc_1_out_i[7:0];

assign empty_71_fu_3095_p1 = s[7:0];

assign g_1_fu_4110_p3 = ((icmp_ln1261_1_fu_4100_p2[0:0] == 1'b1) ? trunc_ln1261_fu_4106_p1 : 8'd0);

assign g_2_fu_4142_p3 = ((cmp2_i321_read_reg_4880[0:0] == 1'b1) ? trunc_ln1239_fu_4088_p1 : g_1_fu_4110_p3);

assign g_fu_2578_p3 = ((icmp_ln1240_fu_2568_p2[0:0] == 1'b1) ? 16'd255 : add_ln1240_2_fu_2573_p2);

assign grnYuv_address0 = zext_ln1120_fu_3449_p1;

assign grp_fu_1545_p3 = ((trunc_ln520_reg_4950_pp0_iter17_reg[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign grp_fu_1701_p1 = 11'd5;

assign grp_fu_1713_p0 = (trunc_ln520_2_fu_1631_p1 + 11'd682);

assign grp_fu_1713_p1 = 11'd5;

assign grp_fu_2004_p0 = ($signed(trunc_ln520_2_reg_4962) + $signed(11'd1364));

assign grp_fu_2004_p1 = 11'd5;

assign grp_fu_4645_p0 = zext_ln1302_fu_1619_p1;

assign grp_fu_4645_p1 = 17'd131071;

assign grp_fu_4645_p2 = zext_ln1302_fu_1619_p1;

assign grp_fu_4654_p2 = (phi_mul_fu_494 + zonePlateVAddr_loc_1_out_i);

assign grp_fu_4662_p0 = grp_fu_4662_p00;

assign grp_fu_4662_p00 = trunc_ln520_2_reg_4962_pp0_iter9_reg;

assign grp_fu_4662_p1 = 23'd3277;

assign grp_fu_4669_p0 = grp_fu_4669_p00;

assign grp_fu_4669_p00 = add_ln1240_reg_4996_pp0_iter9_reg;

assign grp_fu_4669_p1 = 23'd3277;

assign grp_fu_4676_p0 = grp_fu_4676_p00;

assign grp_fu_4676_p00 = add_ln1244_reg_5038_pp0_iter10_reg;

assign grp_fu_4676_p1 = 23'd3277;

assign grp_fu_4683_p0 = zext_ln1257_fu_2646_p1;

assign grp_fu_4683_p1 = 23'd77;

assign grp_fu_4683_p2 = 23'd4224;

assign grp_fu_4692_p0 = zext_ln1257_fu_2646_p1;

assign grp_fu_4692_p1 = 23'd8388565;

assign grp_fu_4692_p2 = 23'd32896;

assign grp_fu_4701_p0 = grp_fu_4701_p00;

assign grp_fu_4701_p00 = g_fu_2578_p3;

assign grp_fu_4701_p1 = 24'd16777109;

assign grp_fu_4707_p0 = zext_ln1257_1_reg_5223;

assign grp_fu_4707_p1 = 24'd150;

assign grp_fu_4707_p2 = grp_fu_4707_p20;

assign grp_fu_4707_p20 = grp_fu_4683_p3;

assign grp_fu_4716_p0 = grp_fu_4716_p00;

assign grp_fu_4716_p00 = b_fu_2698_p3;

assign grp_fu_4716_p1 = 21'd29;

assign grp_fu_4724_p0 = zext_ln1257_1_reg_5223;

assign grp_fu_4724_p1 = 24'd16777131;

assign grp_fu_4732_p0 = grp_fu_4732_p00;

assign grp_fu_4732_p00 = b_fu_2698_p3;

assign grp_fu_4732_p1 = 22'd4194283;

assign grp_fu_4741_p1 = 28'd221;

assign grp_reg_int_s_fu_2279_d = {{grp_fu_4645_p3[16:1]}};

assign hdata_flag_1_out = hdata_flag_1_fu_506;

assign hdata_new_1_out = add_ln1500_fu_4043_p2;

assign icmp_ln1019_1_fu_2074_p2 = ((xCount_V_2 == grp_reg_ap_uint_10_s_fu_1719_ap_return) ? 1'b1 : 1'b0);

assign icmp_ln1019_fu_2018_p2 = ((sub_i_i_i_read_reg_4833 == zext_ln1019_fu_2014_p1) ? 1'b1 : 1'b0);

assign icmp_ln1027_1_fu_2192_p2 = ((ret_V_fu_2186_p2 < barWidth_cast_cast_reg_4935) ? 1'b1 : 1'b0);

assign icmp_ln1027_2_fu_2118_p2 = (($signed(sub_i_i_i_read_reg_4833) > $signed(zext_ln1027_fu_2114_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1027_3_fu_1939_p2 = (($signed(sub_i_i_i_read_reg_4833) > $signed(zext_ln1027_1_fu_1935_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1027_4_fu_1902_p2 = ((yCount_V_1 != 6'd63) ? 1'b1 : 1'b0);

assign icmp_ln1027_5_fu_2150_p2 = ((xCount_V < barWidthMinSamples_read_reg_4824) ? 1'b1 : 1'b0);

assign icmp_ln1027_6_fu_1971_p2 = ((xCount_V_3 < barWidthMinSamples_read_reg_4824) ? 1'b1 : 1'b0);

assign icmp_ln1027_7_fu_2774_p2 = ((xCount_V_1 < 10'd63) ? 1'b1 : 1'b0);

assign icmp_ln1027_8_fu_2068_p2 = ((grp_reg_ap_uint_10_s_fu_1719_ap_return > xCount_V_2) ? 1'b1 : 1'b0);

assign icmp_ln1027_fu_1641_p2 = ((ap_sig_allocacmp_x_4 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1050_fu_1887_p2 = ((or_ln1050_fu_1881_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1236_fu_2550_p2 = (($signed(tmp_13_reg_5156) > $signed(24'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1240_fu_2568_p2 = (($signed(tmp_15_reg_5166) > $signed(24'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1244_fu_2688_p2 = (($signed(tmp_17_reg_5212) > $signed(24'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1260_fu_3282_p2 = ((tmp_18_fu_3272_p4 != 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln1261_1_fu_4100_p2 = (($signed(select_ln1261_fu_4094_p3) > $signed(17'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1261_fu_3316_p2 = (($signed(tmp_19_fu_3306_p4) > $signed(9'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1262_1_fu_4124_p2 = (($signed(select_ln1262_fu_4118_p3) > $signed(17'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1262_fu_3332_p2 = (($signed(tmp_20_fu_3322_p4) > $signed(9'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1285_fu_1785_p2 = ((or_ln1285_fu_1779_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1336_fu_1761_p2 = ((or_ln1336_fu_1755_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1404_read_read_fu_562_p2 = icmp_ln1404;

assign icmp_ln1404_read_reg_4820 = icmp_ln1404;

assign icmp_ln1428_fu_1737_p2 = ((sub40_i == zext_ln1302_fu_1619_p1) ? 1'b1 : 1'b0);

assign icmp_ln1518_fu_1683_p2 = ((or_ln1518_fu_1677_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1584_fu_1671_p2 = ((trunc_ln520_1_fu_1627_p1 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln1701_fu_1659_p2 = ((or_ln1701_fu_1653_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln520_fu_1635_p2 = ((ap_sig_allocacmp_x_4 == loopWidth) ? 1'b1 : 1'b0);

assign lshr_ln1498_1_fu_3795_p4 = {{gSerie_V[27:1]}};

assign lshr_ln1498_2_fu_3841_p4 = {{bSerie_V[27:1]}};

assign lshr_ln1_fu_2358_p1 = grp_fu_4654_p3;

assign lshr_ln_fu_3749_p4 = {{rSerie_V[27:1]}};

assign op_assign_5_fu_4349_p3 = ((cmp2_i321_read_reg_4880[0:0] == 1'b1) ? tpgBarSelRgb_r_load_cast_fu_4345_p1 : tpgBarSelYuv_y_q0);

assign op_assign_7_fu_4259_p3 = ((cmp2_i321_read_reg_4880[0:0] == 1'b1) ? tpgBarSelRgb_r_load_1_cast_fu_4255_p1 : tpgBarSelYuv_y_q0);

assign op_assign_8_fu_3959_p3 = ((cmp2_i321_read_reg_4880[0:0] == 1'b1) ? tpgBarSelRgb_r_load_2_cast_fu_3955_p1 : tpgBarSelYuv_y_q0);

assign or_ln1050_fu_1881_p2 = (y | ap_sig_allocacmp_x_4);

assign or_ln1285_fu_1779_p2 = (y | ap_sig_allocacmp_x_4);

assign or_ln1336_fu_1755_p2 = (y | ap_sig_allocacmp_x_4);

assign or_ln1370_fu_3080_p2 = (trunc_ln1370_1_fu_3076_p1 | shl_ln3_fu_3064_p3);

assign or_ln1449_fu_2224_p2 = (vHatch | ap_phi_reg_pp0_iter2_hHatch_reg_1446);

assign or_ln1518_fu_1677_p2 = (y | ap_sig_allocacmp_x_4);

assign or_ln1701_fu_1653_p2 = (y | ap_sig_allocacmp_x_4);

assign or_ln1733_fu_3004_p2 = (trunc_ln1733_1_fu_3000_p1 | shl_ln5_fu_2988_p3);

assign pix_val_V_10_cast_fu_3551_p1 = $signed(DPtpgBarSelRgb_CEA_g_q0);

assign pix_val_V_11_cast_fu_3555_p1 = $signed(DPtpgBarSelRgb_CEA_b_q0);

assign pix_val_V_9_cast_fu_3547_p1 = $signed(DPtpgBarSelRgb_CEA_r_q0);

assign r_1_fu_3298_p3 = ((icmp_ln1260_fu_3282_p2[0:0] == 1'b1) ? 8'd255 : trunc_ln8_fu_3288_p4);

assign r_2_fu_3338_p3 = ((cmp2_i321_read_reg_4880[0:0] == 1'b1) ? trunc_ln1235_fu_3175_p1 : r_1_fu_3298_p3);

assign r_fu_2560_p3 = ((icmp_ln1236_fu_2550_p2[0:0] == 1'b1) ? 16'd255 : add_ln1236_1_fu_2555_p2);

assign rampVal_2_flag_1_out = rampVal_2_flag_1_fu_502;

assign rampVal_2_new_1_out = (select_ln1584_fu_3636_p3 + 16'd1);

assign rampVal_3_flag_1_out = rampVal_3_flag_1_fu_510;

assign rampVal_3_new_1_out = add_ln1039_fu_4565_p2;

assign redYuv_address0 = zext_ln1099_fu_3454_p1;

assign ret_V_4_fu_3765_p3 = {{xor_ln1498_fu_3759_p2}, {lshr_ln_fu_3749_p4}};

assign ret_V_5_fu_3811_p3 = {{xor_ln1498_1_fu_3805_p2}, {lshr_ln1498_1_fu_3795_p4}};

assign ret_V_6_fu_3857_p3 = {{xor_ln1498_2_fu_3851_p2}, {lshr_ln1498_2_fu_3841_p4}};

assign ret_V_fu_2186_p2 = (zext_ln1495_fu_2182_p1 + 12'd1);

assign select_ln1027_fu_4552_p3 = ((icmp_ln1027_reg_4973_pp0_iter19_reg[0:0] == 1'b1) ? rampStart_1 : trunc_ln520_3_fu_4548_p1);

assign select_ln1217_fu_4360_p3 = ((cmp2_i321_read_reg_4880[0:0] == 1'b1) ? tpgBarSelRgb_g_load_cast_fu_4356_p1 : tpgBarSelYuv_u_q0);

assign select_ln1261_fu_4094_p3 = ((icmp_ln1261_reg_5393[0:0] == 1'b1) ? 17'd255 : u_reg_5383);

assign select_ln1262_fu_4118_p3 = ((icmp_ln1262_reg_5398[0:0] == 1'b1) ? 17'd255 : v_reg_5388);

assign select_ln1311_fu_3406_p3 = ((tmp_24_fu_3368_p3[0:0] == 1'b1) ? sub_ln1311_1_fu_3391_p2 : trunc_ln1311_2_fu_3397_p4);

assign select_ln1377_fu_4270_p3 = ((cmp2_i321_read_reg_4880[0:0] == 1'b1) ? tpgBarSelRgb_g_load_1_cast_fu_4266_p1 : tpgBarSelYuv_u_q0);

assign select_ln1487_fu_4030_p3 = ((icmp_ln1027_reg_4973_pp0_iter19_reg[0:0] == 1'b1) ? add_ln1488 : trunc_ln520_4_fu_4026_p1);

assign select_ln1558_fu_3970_p3 = ((cmp2_i321_read_reg_4880[0:0] == 1'b1) ? tpgBarSelRgb_g_load_2_cast_fu_3966_p1 : tpgBarSelYuv_u_q0);

assign select_ln1584_fu_3636_p3 = ((icmp_ln1584_reg_4987_pp0_iter19_reg[0:0] == 1'b1) ? 16'd0 : rampVal_2_loc_1_out_i);

assign select_ln1817_fu_3929_p3 = ((and_ln1817_fu_3889_p2[0:0] == 1'b1) ? tmp_9_fu_3903_p3 : tmp_1_fu_3921_p3);

assign select_ln214_1_fu_4558_p3 = ((cmp2_i321_read_reg_4880[0:0] == 1'b1) ? select_ln1027_fu_4552_p3 : 8'd128);

assign select_ln214_2_fu_4036_p3 = ((cmp2_i321_read_reg_4880[0:0] == 1'b1) ? select_ln1487_fu_4030_p3 : 8'd128);

assign select_ln214_3_fu_4519_p3 = ((cmp2_i321_read_reg_4880[0:0] == 1'b1) ? empty_70_fu_4515_p1 : 8'd128);

assign select_ln214_4_fu_4322_p3 = ((cmp2_i321_read_reg_4880[0:0] == 1'b1) ? add_ln1314_reg_5450 : 8'd128);

assign select_ln520_1_fu_4286_p3 = ((and_ln520_3_fu_4281_p2[0:0] == 1'b1) ? tpgBarSelYuv_v_q0 : select_ln1377_fu_4270_p3);

assign select_ln520_2_fu_3986_p3 = ((and_ln520_5_fu_3981_p2[0:0] == 1'b1) ? tpgBarSelYuv_v_q0 : select_ln1558_fu_3970_p3);

assign select_ln520_fu_4376_p3 = ((and_ln520_1_fu_4371_p2[0:0] == 1'b1) ? tpgBarSelYuv_v_q0 : select_ln1217_fu_4360_p3);

assign select_ln673_fu_3607_p3 = ((trunc_ln520_reg_4950_pp0_iter19_reg[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign sext_ln1258_1_fu_3213_p1 = grp_fu_4724_p3;

assign sext_ln1259_1_fu_3253_p1 = grp_fu_4732_p3;

assign sext_ln1555_fu_3161_p1 = $signed(tpgCheckerBoardArray_q0);

assign sext_ln213_1_fu_3581_p1 = $signed(DPtpgBarSelRgb_VESA_g_q0);

assign sext_ln213_2_fu_3585_p1 = $signed(DPtpgBarSelRgb_VESA_b_q0);

assign sext_ln213_fu_3577_p1 = $signed(DPtpgBarSelRgb_VESA_r_q0);

assign shl_ln1_fu_3202_p3 = {{b_reg_5235_pp0_iter18_reg}, {7'd0}};

assign shl_ln2_fu_3232_p3 = {{r_reg_5196_pp0_iter18_reg}, {7'd0}};

assign shl_ln3_fu_3064_p3 = {{trunc_ln1370_fu_3060_p1}, {3'd0}};

assign shl_ln4_fu_3023_p3 = {{trunc_ln1551_fu_3019_p1}, {4'd0}};

assign shl_ln5_fu_2988_p3 = {{trunc_ln1733_fu_2984_p1}, {3'd0}};

assign sub_ln1311_1_fu_3391_p2 = (8'd0 - trunc_ln1311_1_fu_3381_p4);

assign sub_ln1311_fu_3375_p2 = (27'd0 - trunc_ln1311_fu_3365_p1);

assign sub_ln186_fu_2203_p2 = (add_ln186_fu_2197_p2 - barWidth_read_reg_4856);

assign sub_ln841_1_fu_1976_p2 = (xCount_V_3 - barWidthMinSamples_read_reg_4824);

assign sub_ln841_2_fu_2080_p2 = (xCount_V_2 - grp_reg_ap_uint_10_s_fu_1719_ap_return);

assign sub_ln841_fu_2155_p2 = (xCount_V - barWidthMinSamples_read_reg_4824);

assign tBarSel_fu_3039_p2 = (trunc_ln1551_1_fu_3035_p1 | shl_ln4_fu_3023_p3);

assign tmp_12_fu_2376_p1 = grp_fu_4662_p2;

assign tmp_12_fu_2376_p4 = {{tmp_12_fu_2376_p1[22:14]}};

assign tmp_14_fu_2394_p1 = grp_fu_4669_p2;

assign tmp_14_fu_2394_p4 = {{tmp_14_fu_2394_p1[22:14]}};

assign tmp_16_fu_2532_p1 = grp_fu_4676_p2;

assign tmp_16_fu_2532_p4 = {{tmp_16_fu_2532_p1[22:14]}};

assign tmp_18_fu_3272_p4 = {{add_ln1257_2_fu_3190_p2[24:16]}};

assign tmp_19_fu_3306_p4 = {{add_ln1258_2_fu_3216_p2[24:16]}};

assign tmp_1_fu_3921_p3 = {{xor_ln1498_1_fu_3805_p2}, {tmp_s_fu_3911_p4}};

assign tmp_20_fu_3322_p4 = {{add_ln1259_2_fu_3256_p2[24:16]}};

assign tmp_21_fu_3741_p3 = rSerie_V[32'd3];

assign tmp_22_fu_3787_p3 = gSerie_V[32'd3];

assign tmp_23_fu_3833_p3 = bSerie_V[32'd3];

assign tmp_24_fu_3368_p3 = grp_fu_4741_p2[32'd27];

assign tmp_3_fu_2496_p1 = $signed(tpgSinTableArray_9bit_0_q1);

assign tmp_3_fu_2496_p2 = $signed(tpgSinTableArray_9bit_1_q1);

assign tmp_3_fu_2496_p3 = $signed(tpgSinTableArray_9bit_2_q1);

assign tmp_3_fu_2496_p4 = $signed(tpgSinTableArray_9bit_3_q1);

assign tmp_3_fu_2496_p5 = $signed(tpgSinTableArray_9bit_4_q1);

assign tmp_3_fu_2496_p6 = grp_fu_1713_p2[2:0];

assign tmp_4_fu_2610_p1 = $signed(tpgSinTableArray_9bit_0_q0);

assign tmp_4_fu_2610_p2 = $signed(tpgSinTableArray_9bit_1_q0);

assign tmp_4_fu_2610_p3 = $signed(tpgSinTableArray_9bit_2_q0);

assign tmp_4_fu_2610_p4 = $signed(tpgSinTableArray_9bit_3_q0);

assign tmp_4_fu_2610_p5 = $signed(tpgSinTableArray_9bit_4_q0);

assign tmp_4_fu_2610_p6 = grp_fu_2004_p2[2:0];

assign tmp_5_fu_3680_p2 = ((or_ln1592_1[0:0] == 1'b1) ? 8'd0 : tmp_val_fu_3643_p1);

assign tmp_5_fu_3680_p3 = ((or_ln1592_2[0:0] == 1'b1) ? 8'd0 : tmp_val_fu_3643_p1);

assign tmp_5_fu_3680_p4 = ((and_ln1616_fu_3668_p2[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign tmp_7_fu_3871_p4 = {{rSerie_V[27:21]}};

assign tmp_8_fu_3893_p4 = {{bSerie_V[27:21]}};

assign tmp_9_fu_3903_p3 = {{xor_ln1498_2_fu_3851_p2}, {tmp_8_fu_3893_p4}};

assign tmp_fu_2436_p1 = $signed(tpgSinTableArray_9bit_0_q2);

assign tmp_fu_2436_p2 = $signed(tpgSinTableArray_9bit_1_q2);

assign tmp_fu_2436_p3 = $signed(tpgSinTableArray_9bit_2_q2);

assign tmp_fu_2436_p4 = $signed(tpgSinTableArray_9bit_3_q2);

assign tmp_fu_2436_p5 = $signed(tpgSinTableArray_9bit_4_q2);

assign tmp_fu_2436_p6 = grp_fu_1701_p2[2:0];

assign tmp_s_fu_3911_p4 = {{gSerie_V[27:21]}};

assign tmp_val_1_fu_3661_p3 = ((or_ln1592_2[0:0] == 1'b1) ? 8'd0 : tmp_val_fu_3643_p1);

assign tmp_val_3_fu_3647_p3 = ((or_ln1592[0:0] == 1'b1) ? 8'd0 : tmp_val_fu_3643_p1);

assign tmp_val_fu_3643_p1 = select_ln1584_fu_3636_p3[7:0];

assign tpgBarSelRgb_b_load_1_cast_fu_4312_p1 = $signed(tpgBarSelRgb_b_q0);

assign tpgBarSelRgb_b_load_2_cast_fu_4012_p1 = $signed(tpgBarSelRgb_b_q0);

assign tpgBarSelRgb_b_load_cast_fu_4402_p1 = $signed(tpgBarSelRgb_b_q0);

assign tpgBarSelRgb_g_load_1_cast_fu_4266_p1 = $signed(tpgBarSelRgb_g_q0);

assign tpgBarSelRgb_g_load_2_cast_fu_3966_p1 = $signed(tpgBarSelRgb_g_q0);

assign tpgBarSelRgb_g_load_cast_fu_4356_p1 = $signed(tpgBarSelRgb_g_q0);

assign tpgBarSelRgb_r_load_1_cast_fu_4255_p1 = $signed(tpgBarSelRgb_r_q0);

assign tpgBarSelRgb_r_load_2_cast_fu_3955_p1 = $signed(tpgBarSelRgb_r_q0);

assign tpgBarSelRgb_r_load_cast_fu_4345_p1 = $signed(tpgBarSelRgb_r_q0);

assign tpgCheckerBoardArray_address0 = zext_ln1555_fu_3045_p1;

assign tpgSinTableArray_9bit_0_address0 = zext_ln1244_fu_2541_p1;

assign tpgSinTableArray_9bit_0_address1 = zext_ln1240_fu_2403_p1;

assign tpgSinTableArray_9bit_0_address2 = zext_ln1236_fu_2385_p1;

assign tpgSinTableArray_9bit_1_address0 = zext_ln1244_fu_2541_p1;

assign tpgSinTableArray_9bit_1_address1 = zext_ln1240_fu_2403_p1;

assign tpgSinTableArray_9bit_1_address2 = zext_ln1236_fu_2385_p1;

assign tpgSinTableArray_9bit_2_address0 = zext_ln1244_fu_2541_p1;

assign tpgSinTableArray_9bit_2_address1 = zext_ln1240_fu_2403_p1;

assign tpgSinTableArray_9bit_2_address2 = zext_ln1236_fu_2385_p1;

assign tpgSinTableArray_9bit_3_address0 = zext_ln1244_fu_2541_p1;

assign tpgSinTableArray_9bit_3_address1 = zext_ln1240_fu_2403_p1;

assign tpgSinTableArray_9bit_3_address2 = zext_ln1236_fu_2385_p1;

assign tpgSinTableArray_9bit_4_address0 = zext_ln1244_fu_2541_p1;

assign tpgSinTableArray_9bit_4_address1 = zext_ln1240_fu_2403_p1;

assign tpgSinTableArray_9bit_4_address2 = zext_ln1236_fu_2385_p1;

assign tpgSinTableArray_address0 = zext_ln1310_fu_2654_p1;

assign tpgTartanBarArray_address0 = zext_ln1374_fu_3086_p1;

assign trunc_ln1027_fu_2770_p1 = xCount_V_1[5:0];

assign trunc_ln1235_fu_3175_p1 = r_reg_5196_pp0_iter18_reg[7:0];

assign trunc_ln1236_1_fu_2452_p1 = tmp_fu_2436_p7[15:0];

assign trunc_ln1239_fu_4088_p1 = g_reg_5202_pp0_iter19_reg[7:0];

assign trunc_ln1240_1_fu_2512_p1 = tmp_3_fu_2496_p7[15:0];

assign trunc_ln1243_fu_4091_p1 = b_reg_5235_pp0_iter19_reg[7:0];

assign trunc_ln1244_1_fu_2626_p1 = tmp_4_fu_2610_p7[15:0];

assign trunc_ln1257_1_fu_3187_p1 = grp_fu_4707_p3[15:0];

assign trunc_ln1257_fu_3184_p1 = grp_fu_4716_p2[15:0];

assign trunc_ln1261_fu_4106_p1 = select_ln1261_fu_4094_p3[7:0];

assign trunc_ln1262_fu_4130_p1 = select_ln1262_fu_4118_p3[7:0];

assign trunc_ln1311_1_fu_3381_p4 = {{sub_ln1311_fu_3375_p2[26:19]}};

assign trunc_ln1311_2_fu_3397_p4 = {{grp_fu_4741_p2[26:19]}};

assign trunc_ln1311_fu_3365_p1 = grp_fu_4741_p2[26:0];

assign trunc_ln1370_1_fu_3076_p1 = hBarSel_loc_1_out_i[5:0];

assign trunc_ln1370_fu_3060_p1 = vBarSel_loc_1_out_i[2:0];

assign trunc_ln1499_1_fu_3783_p1 = gSerie_V[0:0];

assign trunc_ln1499_2_fu_3829_p1 = bSerie_V[0:0];

assign trunc_ln1499_fu_3737_p1 = rSerie_V[0:0];

assign trunc_ln1551_1_fu_3035_p1 = hBarSel_3_loc_1_out_i[4:0];

assign trunc_ln1551_fu_3019_p1 = vBarSel_2_loc_1_out_i[0:0];

assign trunc_ln1733_1_fu_3000_p1 = hBarSel_5_loc_1_out_i[3:0];

assign trunc_ln1733_fu_2984_p1 = vBarSel_3_loc_1_out_i[0:0];

assign trunc_ln520_10_fu_2876_p1 = hBarSel_3_loc_1_out_i[2:0];

assign trunc_ln520_11_fu_2796_p1 = hBarSel_5_loc_1_out_i[2:0];

assign trunc_ln520_1_fu_1627_p1 = ap_sig_allocacmp_x_4[7:0];

assign trunc_ln520_2_fu_1631_p1 = ap_sig_allocacmp_x_4[10:0];

assign trunc_ln520_3_fu_4548_p1 = rampVal_3_loc_1_out_i[7:0];

assign trunc_ln520_4_fu_4026_p1 = hdata_loc_1_out_i[7:0];

assign trunc_ln520_5_fu_3463_p1 = rampVal_loc_1_out_i[7:0];

assign trunc_ln520_6_fu_3103_p1 = hBarSel_4_loc_1_out_i[2:0];

assign trunc_ln520_7_fu_2912_p1 = vBarSel_loc_1_out_i[2:0];

assign trunc_ln520_8_fu_2734_p1 = vBarSel_3_loc_1_out_i[0:0];

assign trunc_ln520_9_fu_2948_p1 = hBarSel_loc_1_out_i[2:0];

assign trunc_ln520_fu_1623_p1 = ap_sig_allocacmp_x_4[0:0];

assign trunc_ln8_fu_3288_p4 = {{add_ln1257_3_fu_3196_p2[15:8]}};

assign trunc_ln_fu_3881_p3 = {{xor_ln1498_fu_3759_p2}, {tmp_7_fu_3871_p4}};

assign whiYuv_1_address0 = zext_ln1459_fu_3350_p1;

assign whiYuv_address0 = zext_ln1183_fu_3434_p1;

assign xor_ln1498_1_fu_3805_p2 = (trunc_ln1499_1_fu_3783_p1 ^ tmp_22_fu_3787_p3);

assign xor_ln1498_2_fu_3851_p2 = (trunc_ln1499_2_fu_3829_p1 ^ tmp_23_fu_3833_p3);

assign xor_ln1498_fu_3759_p2 = (trunc_ln1499_fu_3737_p1 ^ tmp_21_fu_3741_p3);

assign xor_ln1713_fu_2738_p2 = (trunc_ln520_8_fu_2734_p1 ^ 1'd1);

assign zext_ln1019_fu_2014_p1 = yCount_V_2;

assign zext_ln1027_1_fu_1935_p1 = yCount_V_3;

assign zext_ln1027_fu_2114_p1 = yCount_V;

assign zext_ln1032_cast_fu_1567_p1 = zext_ln1032;

assign zext_ln1056_fu_3473_p1 = add_ln1056_fu_3467_p2;

assign zext_ln1099_fu_3454_p1 = ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534;

assign zext_ln1120_fu_3449_p1 = ap_phi_reg_pp0_iter19_phi_ln1120_reg_1523;

assign zext_ln1141_fu_3444_p1 = ap_phi_reg_pp0_iter19_phi_ln1141_reg_1512;

assign zext_ln1162_fu_3439_p1 = ap_phi_reg_pp0_iter19_phi_ln1162_reg_1501;

assign zext_ln1183_fu_3434_p1 = ap_phi_reg_pp0_iter19_phi_ln1183_reg_1490;

assign zext_ln1212_fu_3113_p1 = add_ln1212_fu_3107_p2;

assign zext_ln1215_fu_3424_p1 = hBarSel_4_loc_1_out_i;

assign zext_ln1236_fu_2385_p1 = tmp_12_fu_2376_p4;

assign zext_ln1240_fu_2403_p1 = tmp_14_fu_2394_p4;

assign zext_ln1244_fu_2541_p1 = tmp_16_fu_2532_p4;

assign zext_ln1257_1_fu_2650_p1 = g_fu_2578_p3;

assign zext_ln1257_4_fu_3178_p1 = grp_fu_4716_p2;

assign zext_ln1257_6_fu_3181_p1 = grp_fu_4707_p3;

assign zext_ln1257_fu_2646_p1 = r_fu_2560_p3;

assign zext_ln1258_fu_3209_p1 = shl_ln1_fu_3202_p3;

assign zext_ln1259_1_fu_3249_p1 = add_ln1259_fu_3243_p2;

assign zext_ln1259_fu_3239_p1 = shl_ln2_fu_3232_p3;

assign zext_ln1302_fu_1619_p1 = ap_sig_allocacmp_x_4;

assign zext_ln1310_fu_2654_p1 = lshr_ln1_reg_5081_pp0_iter14_reg;

assign zext_ln1348_fu_2922_p1 = add_ln1348_fu_2916_p2;

assign zext_ln1367_fu_2958_p1 = add_ln1367_fu_2952_p2;

assign zext_ln1374_1_fu_3355_p1 = tpgTartanBarArray_q0;

assign zext_ln1374_fu_3086_p1 = or_ln1370_fu_3080_p2;

assign zext_ln1459_fu_3350_p1 = ap_phi_reg_pp0_iter19_phi_ln1459_reg_1479;

assign zext_ln1474_fu_3345_p1 = ap_phi_reg_pp0_iter19_phi_ln1474_reg_1468;

assign zext_ln1495_fu_2182_p1 = xBar_V;

assign zext_ln1548_fu_2886_p1 = add_ln1548_fu_2880_p2;

assign zext_ln1555_1_fu_3165_p1 = $unsigned(sext_ln1555_fu_3161_p1);

assign zext_ln1555_fu_3045_p1 = tBarSel_fu_3039_p2;

assign zext_ln1713_fu_2744_p1 = xor_ln1713_fu_2738_p2;

assign zext_ln1730_fu_2806_p1 = add_ln1730_fu_2800_p2;

assign zext_ln1739_1_fu_3141_p1 = DPtpgBarArray_q0;

assign zext_ln1739_fu_3010_p1 = or_ln1733_fu_3004_p2;

assign zext_ln544_fu_4571_p1 = add_ln1039_fu_4565_p2;

assign zext_ln648_fu_4049_p1 = add_ln1500_fu_4043_p2;

assign zext_ln840_fu_2828_p1 = add_ln840_6_fu_2822_p2;

always @ (posedge ap_clk) begin
    barWidth_cast_cast_reg_4935[11] <= 1'b0;
    zext_ln1032_cast_reg_4940[15:8] <= 8'b00000000;
    zext_ln1257_1_reg_5223[23:16] <= 8'b00000000;
end

endmodule //vid_oe1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2
