{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1707762637748 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707762637749 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 12 13:30:37 2024 " "Processing started: Mon Feb 12 13:30:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707762637749 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1707762637749 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU-G2 -c CPU-G2 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU-G2 -c CPU-G2 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1707762637749 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1707762638314 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1707762638315 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "XOR " "Entity \"XOR\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "XOR.v" "" { Text "C:/Users/19cmb13/CPU-G2/XOR.v" 4 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Design Software" 0 -1 1707762646891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor.v 1 1 " "Found 1 design units, including 1 entities, in source file xor.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707762646891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thirtytwotoonemultiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file thirtytwotoonemultiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 thirtyTwoToOneMultiplexer " "Found entity 1: thirtyTwoToOneMultiplexer" {  } { { "thirtyTwoToOneMultiplexer.v" "" { Text "C:/Users/19cmb13/CPU-G2/thirtyTwoToOneMultiplexer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707762646896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707762646896 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ThirtyTwoToFiveEncoder.v(35) " "Verilog HDL warning at ThirtyTwoToFiveEncoder.v(35): extended using \"x\" or \"z\"" {  } { { "ThirtyTwoToFiveEncoder.v" "" { Text "C:/Users/19cmb13/CPU-G2/ThirtyTwoToFiveEncoder.v" 35 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1707762646900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thirtytwotofiveencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file thirtytwotofiveencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ThirtyTwoToFiveEncoder " "Found entity 1: ThirtyTwoToFiveEncoder" {  } { { "ThirtyTwoToFiveEncoder.v" "" { Text "C:/Users/19cmb13/CPU-G2/ThirtyTwoToFiveEncoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707762646901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707762646901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate_right.v 1 1 " "Found 1 design units, including 1 entities, in source file rotate_right.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotate_right " "Found entity 1: rotate_right" {  } { { "rotate_right.v" "" { Text "C:/Users/19cmb13/CPU-G2/rotate_right.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707762646905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707762646905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate_left.v 1 1 " "Found 1 design units, including 1 entities, in source file rotate_left.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotate_left " "Found entity 1: rotate_left" {  } { { "rotate_left.v" "" { Text "C:/Users/19cmb13/CPU-G2/rotate_left.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707762646909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707762646909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rcadder_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file rcadder_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RCAdder_tb " "Found entity 1: RCAdder_tb" {  } { { "RCAdder_tb.v" "" { Text "C:/Users/19cmb13/CPU-G2/RCAdder_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707762646913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707762646913 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "OR " "Entity \"OR\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "OR.v" "" { Text "C:/Users/19cmb13/CPU-G2/OR.v" 4 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Design Software" 0 -1 1707762646917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or.v 1 1 " "Found 1 design units, including 1 entities, in source file or.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707762646918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplication.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplication.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplicaion " "Found entity 1: Multiplicaion" {  } { { "Multiplication.v" "" { Text "C:/Users/19cmb13/CPU-G2/Multiplication.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707762646922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707762646922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder4.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder4.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder4 " "Found entity 1: FullAdder4" {  } { { "FullAdder4.v" "" { Text "C:/Users/19cmb13/CPU-G2/FullAdder4.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707762646926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707762646926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.v" "" { Text "C:/Users/19cmb13/CPU-G2/FullAdder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707762646930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707762646930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.v" "" { Text "C:/Users/19cmb13/CPU-G2/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707762646935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707762646935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus " "Found entity 1: bus" {  } { { "bus.v" "" { Text "C:/Users/19cmb13/CPU-G2/bus.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707762646939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707762646939 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "AND " "Entity \"AND\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "AND.v" "" { Text "C:/Users/19cmb13/CPU-G2/AND.v" 3 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Design Software" 0 -1 1707762646943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and.v 1 1 " "Found 1 design units, including 1 entities, in source file and.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707762646944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/19cmb13/CPU-G2/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707762646948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707762646948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rcadder.v 1 1 " "Found 1 design units, including 1 entities, in source file rcadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 RCAdder " "Found entity 1: RCAdder" {  } { { "RCAdder.v" "" { Text "C:/Users/19cmb13/CPU-G2/RCAdder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707762646953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707762646953 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busInPC Datapath.v(40) " "Verilog HDL Implicit Net warning at Datapath.v(40): created implicit net for \"busInPC\"" {  } { { "Datapath.v" "" { Text "C:/Users/19cmb13/CPU-G2/Datapath.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1707762646953 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busInMAR Datapath.v(42) " "Verilog HDL Implicit Net warning at Datapath.v(42): created implicit net for \"busInMAR\"" {  } { { "Datapath.v" "" { Text "C:/Users/19cmb13/CPU-G2/Datapath.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1707762646953 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busInMDR Datapath.v(43) " "Verilog HDL Implicit Net warning at Datapath.v(43): created implicit net for \"busInMDR\"" {  } { { "Datapath.v" "" { Text "C:/Users/19cmb13/CPU-G2/Datapath.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1707762646953 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MDRread Datapath.v(43) " "Verilog HDL Implicit Net warning at Datapath.v(43): created implicit net for \"MDRread\"" {  } { { "Datapath.v" "" { Text "C:/Users/19cmb13/CPU-G2/Datapath.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1707762646953 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "YData Datapath.v(47) " "Verilog HDL Implicit Net warning at Datapath.v(47): created implicit net for \"YData\"" {  } { { "Datapath.v" "" { Text "C:/Users/19cmb13/CPU-G2/Datapath.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1707762646953 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busInZ Datapath.v(48) " "Verilog HDL Implicit Net warning at Datapath.v(48): created implicit net for \"busInZ\"" {  } { { "Datapath.v" "" { Text "C:/Users/19cmb13/CPU-G2/Datapath.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1707762646953 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ZReg Datapath.v(48) " "Verilog HDL Implicit Net warning at Datapath.v(48): created implicit net for \"ZReg\"" {  } { { "Datapath.v" "" { Text "C:/Users/19cmb13/CPU-G2/Datapath.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1707762646953 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ZLowout Datapath.v(48) " "Verilog HDL Implicit Net warning at Datapath.v(48): created implicit net for \"ZLowout\"" {  } { { "Datapath.v" "" { Text "C:/Users/19cmb13/CPU-G2/Datapath.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1707762646953 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ZHighout Datapath.v(48) " "Verilog HDL Implicit Net warning at Datapath.v(48): created implicit net for \"ZHighout\"" {  } { { "Datapath.v" "" { Text "C:/Users/19cmb13/CPU-G2/Datapath.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1707762646954 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A Datapath.v(51) " "Verilog HDL Implicit Net warning at Datapath.v(51): created implicit net for \"A\"" {  } { { "Datapath.v" "" { Text "C:/Users/19cmb13/CPU-G2/Datapath.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1707762646954 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BusMuxOut Datapath.v(51) " "Verilog HDL Implicit Net warning at Datapath.v(51): created implicit net for \"BusMuxOut\"" {  } { { "Datapath.v" "" { Text "C:/Users/19cmb13/CPU-G2/Datapath.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1707762646954 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zregin Datapath.v(51) " "Verilog HDL Implicit Net warning at Datapath.v(51): created implicit net for \"zregin\"" {  } { { "Datapath.v" "" { Text "C:/Users/19cmb13/CPU-G2/Datapath.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1707762646954 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Rzin Datapath.v(52) " "Verilog HDL Implicit Net warning at Datapath.v(52): created implicit net for \"Rzin\"" {  } { { "Datapath.v" "" { Text "C:/Users/19cmb13/CPU-G2/Datapath.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1707762646954 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BusMuxInRz Datapath.v(52) " "Verilog HDL Implicit Net warning at Datapath.v(52): created implicit net for \"BusMuxInRz\"" {  } { { "Datapath.v" "" { Text "C:/Users/19cmb13/CPU-G2/Datapath.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1707762646954 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Pout Datapath.v(57) " "Verilog HDL Implicit Net warning at Datapath.v(57): created implicit net for \"Pout\"" {  } { { "Datapath.v" "" { Text "C:/Users/19cmb13/CPU-G2/Datapath.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1707762646954 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MDRout Datapath.v(57) " "Verilog HDL Implicit Net warning at Datapath.v(57): created implicit net for \"MDRout\"" {  } { { "Datapath.v" "" { Text "C:/Users/19cmb13/CPU-G2/Datapath.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1707762646954 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "In_Portout Datapath.v(57) " "Verilog HDL Implicit Net warning at Datapath.v(57): created implicit net for \"In_Portout\"" {  } { { "Datapath.v" "" { Text "C:/Users/19cmb13/CPU-G2/Datapath.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1707762646954 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cout Datapath.v(57) " "Verilog HDL Implicit Net warning at Datapath.v(57): created implicit net for \"Cout\"" {  } { { "Datapath.v" "" { Text "C:/Users/19cmb13/CPU-G2/Datapath.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1707762646954 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zlowin Datapath.v(59) " "Verilog HDL Implicit Net warning at Datapath.v(59): created implicit net for \"zlowin\"" {  } { { "Datapath.v" "" { Text "C:/Users/19cmb13/CPU-G2/Datapath.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1707762646954 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Pin Datapath.v(60) " "Verilog HDL Implicit Net warning at Datapath.v(60): created implicit net for \"Pin\"" {  } { { "Datapath.v" "" { Text "C:/Users/19cmb13/CPU-G2/Datapath.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1707762646954 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R0in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R0in\"" {  } { { "bus.v" "" { Text "C:/Users/19cmb13/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1707762646954 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R1in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R1in\"" {  } { { "bus.v" "" { Text "C:/Users/19cmb13/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1707762646954 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R2in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R2in\"" {  } { { "bus.v" "" { Text "C:/Users/19cmb13/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1707762646954 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R3in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R3in\"" {  } { { "bus.v" "" { Text "C:/Users/19cmb13/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1707762646954 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R4in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R4in\"" {  } { { "bus.v" "" { Text "C:/Users/19cmb13/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1707762646954 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R5in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R5in\"" {  } { { "bus.v" "" { Text "C:/Users/19cmb13/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1707762646954 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R6in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R6in\"" {  } { { "bus.v" "" { Text "C:/Users/19cmb13/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1707762646954 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R7in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R7in\"" {  } { { "bus.v" "" { Text "C:/Users/19cmb13/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1707762646954 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R8in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R8in\"" {  } { { "bus.v" "" { Text "C:/Users/19cmb13/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1707762646955 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R9in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R9in\"" {  } { { "bus.v" "" { Text "C:/Users/19cmb13/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1707762646955 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R10in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R10in\"" {  } { { "bus.v" "" { Text "C:/Users/19cmb13/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1707762646955 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R11in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R11in\"" {  } { { "bus.v" "" { Text "C:/Users/19cmb13/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1707762646955 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R12in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R12in\"" {  } { { "bus.v" "" { Text "C:/Users/19cmb13/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1707762646955 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R13in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R13in\"" {  } { { "bus.v" "" { Text "C:/Users/19cmb13/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1707762646955 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R14in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R14in\"" {  } { { "bus.v" "" { Text "C:/Users/19cmb13/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1707762646955 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R15in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R15in\"" {  } { { "bus.v" "" { Text "C:/Users/19cmb13/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1707762646955 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HIin bus.v(15) " "Verilog HDL Implicit Net warning at bus.v(15): created implicit net for \"HIin\"" {  } { { "bus.v" "" { Text "C:/Users/19cmb13/CPU-G2/bus.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1707762646955 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin bus.v(15) " "Verilog HDL Implicit Net warning at bus.v(15): created implicit net for \"LOin\"" {  } { { "bus.v" "" { Text "C:/Users/19cmb13/CPU-G2/bus.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1707762646955 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "FullAdder.v(8) " "Verilog HDL Instantiation warning at FullAdder.v(8): instance has no name" {  } { { "FullAdder.v" "" { Text "C:/Users/19cmb13/CPU-G2/FullAdder.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1707762646956 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "FullAdder.v(9) " "Verilog HDL Instantiation warning at FullAdder.v(9): instance has no name" {  } { { "FullAdder.v" "" { Text "C:/Users/19cmb13/CPU-G2/FullAdder.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1707762646956 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "FullAdder.v(10) " "Verilog HDL Instantiation warning at FullAdder.v(10): instance has no name" {  } { { "FullAdder.v" "" { Text "C:/Users/19cmb13/CPU-G2/FullAdder.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1707762646956 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "FullAdder.v(11) " "Verilog HDL Instantiation warning at FullAdder.v(11): instance has no name" {  } { { "FullAdder.v" "" { Text "C:/Users/19cmb13/CPU-G2/FullAdder.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1707762646956 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "FullAdder.v(12) " "Verilog HDL Instantiation warning at FullAdder.v(12): instance has no name" {  } { { "FullAdder.v" "" { Text "C:/Users/19cmb13/CPU-G2/FullAdder.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1707762646957 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Datapath " "Elaborating entity \"Datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1707762646991 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ZRegout Datapath.v(11) " "Output port \"ZRegout\" at Datapath.v(11) has no driver" {  } { { "Datapath.v" "" { Text "C:/Users/19cmb13/CPU-G2/Datapath.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1707762646993 "|Datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu " "Elaborating entity \"alu\" for hierarchy \"alu:alu\"" {  } { { "Datapath.v" "alu" { Text "C:/Users/19cmb13/CPU-G2/Datapath.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1707762647335 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "alu.v(47) " "Verilog HDL warning at alu.v(47): converting signed shift amount to unsigned" {  } { { "alu.v" "" { Text "C:/Users/19cmb13/CPU-G2/alu.v" 47 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1707762647337 "|Datapath|alu:alu"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "alu.v(49) " "Verilog HDL warning at alu.v(49): converting signed shift amount to unsigned" {  } { { "alu.v" "" { Text "C:/Users/19cmb13/CPU-G2/alu.v" 49 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1707762647337 "|Datapath|alu:alu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "carry alu.v(8) " "Output port \"carry\" at alu.v(8) has no driver" {  } { { "alu.v" "" { Text "C:/Users/19cmb13/CPU-G2/alu.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707762647337 "|Datapath|alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplicaion alu:alu\|Multiplicaion:multi " "Elaborating entity \"Multiplicaion\" for hierarchy \"alu:alu\|Multiplicaion:multi\"" {  } { { "alu.v" "multi" { Text "C:/Users/19cmb13/CPU-G2/alu.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1707762647338 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "i Multiplication.v(11) " "Verilog HDL warning at Multiplication.v(11): object i used but never assigned" {  } { { "Multiplication.v" "" { Text "C:/Users/19cmb13/CPU-G2/Multiplication.v" 11 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1707762647341 "|Datapath|alu:alu|Multiplicaion:multi"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "clk Multiplication.v(12) " "Verilog HDL warning at Multiplication.v(12): object clk used but never assigned" {  } { { "Multiplication.v" "" { Text "C:/Users/19cmb13/CPU-G2/Multiplication.v" 12 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1707762647341 "|Datapath|alu:alu|Multiplicaion:multi"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i 0 Multiplication.v(11) " "Net \"i\" at Multiplication.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "Multiplication.v" "" { Text "C:/Users/19cmb13/CPU-G2/Multiplication.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1707762647341 "|Datapath|alu:alu|Multiplicaion:multi"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "clk 0 Multiplication.v(12) " "Net \"clk\" at Multiplication.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "Multiplication.v" "" { Text "C:/Users/19cmb13/CPU-G2/Multiplication.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1707762647341 "|Datapath|alu:alu|Multiplicaion:multi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate_right alu:alu\|rotate_right:ror " "Elaborating entity \"rotate_right\" for hierarchy \"alu:alu\|rotate_right:ror\"" {  } { { "alu.v" "ror" { Text "C:/Users/19cmb13/CPU-G2/alu.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1707762647342 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rotate_right.v(7) " "Verilog HDL assignment warning at rotate_right.v(7): truncated value with size 32 to match size of target (5)" {  } { { "rotate_right.v" "" { Text "C:/Users/19cmb13/CPU-G2/rotate_right.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707762647344 "|Datapath|alu:alu|rotate_right:ror"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate_left alu:alu\|rotate_left:rol " "Elaborating entity \"rotate_left\" for hierarchy \"alu:alu\|rotate_left:rol\"" {  } { { "alu.v" "rol" { Text "C:/Users/19cmb13/CPU-G2/alu.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1707762647346 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rotate_left.v(7) " "Verilog HDL assignment warning at rotate_left.v(7): truncated value with size 32 to match size of target (5)" {  } { { "rotate_left.v" "" { Text "C:/Users/19cmb13/CPU-G2/rotate_left.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707762647348 "|Datapath|alu:alu|rotate_left:rol"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "R0 register " "Node instance \"R0\" instantiates undefined entity \"register\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Datapath.v" "R0" { Text "C:/Users/19cmb13/CPU-G2/Datapath.v" 22 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1707762647361 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "R1 register " "Node instance \"R1\" instantiates undefined entity \"register\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Datapath.v" "R1" { Text "C:/Users/19cmb13/CPU-G2/Datapath.v" 23 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1707762647361 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "R2 register " "Node instance \"R2\" instantiates undefined entity \"register\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Datapath.v" "R2" { Text "C:/Users/19cmb13/CPU-G2/Datapath.v" 24 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1707762647361 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "R3 register " "Node instance \"R3\" instantiates undefined entity \"register\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Datapath.v" "R3" { Text "C:/Users/19cmb13/CPU-G2/Datapath.v" 25 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1707762647361 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "R4 register " "Node instance \"R4\" instantiates undefined entity \"register\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Datapath.v" "R4" { Text "C:/Users/19cmb13/CPU-G2/Datapath.v" 26 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1707762647361 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "R5 register " "Node instance \"R5\" instantiates undefined entity \"register\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Datapath.v" "R5" { Text "C:/Users/19cmb13/CPU-G2/Datapath.v" 27 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1707762647361 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "R6 register " "Node instance \"R6\" instantiates undefined entity \"register\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Datapath.v" "R6" { Text "C:/Users/19cmb13/CPU-G2/Datapath.v" 28 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1707762647362 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "R7 register " "Node instance \"R7\" instantiates undefined entity \"register\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Datapath.v" "R7" { Text "C:/Users/19cmb13/CPU-G2/Datapath.v" 29 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1707762647362 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "R8 register " "Node instance \"R8\" instantiates undefined entity \"register\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Datapath.v" "R8" { Text "C:/Users/19cmb13/CPU-G2/Datapath.v" 30 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1707762647362 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "R9 register " "Node instance \"R9\" instantiates undefined entity \"register\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Datapath.v" "R9" { Text "C:/Users/19cmb13/CPU-G2/Datapath.v" 31 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1707762647362 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "R10 register " "Node instance \"R10\" instantiates undefined entity \"register\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Datapath.v" "R10" { Text "C:/Users/19cmb13/CPU-G2/Datapath.v" 32 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1707762647362 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "R11 register " "Node instance \"R11\" instantiates undefined entity \"register\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Datapath.v" "R11" { Text "C:/Users/19cmb13/CPU-G2/Datapath.v" 33 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1707762647362 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "R12 register " "Node instance \"R12\" instantiates undefined entity \"register\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Datapath.v" "R12" { Text "C:/Users/19cmb13/CPU-G2/Datapath.v" 34 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1707762647362 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "R13 register " "Node instance \"R13\" instantiates undefined entity \"register\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Datapath.v" "R13" { Text "C:/Users/19cmb13/CPU-G2/Datapath.v" 35 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1707762647362 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "R14 register " "Node instance \"R14\" instantiates undefined entity \"register\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Datapath.v" "R14" { Text "C:/Users/19cmb13/CPU-G2/Datapath.v" 36 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1707762647362 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "R15 register " "Node instance \"R15\" instantiates undefined entity \"register\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Datapath.v" "R15" { Text "C:/Users/19cmb13/CPU-G2/Datapath.v" 37 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1707762647362 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "IR register " "Node instance \"IR\" instantiates undefined entity \"register\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Datapath.v" "IR" { Text "C:/Users/19cmb13/CPU-G2/Datapath.v" 39 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1707762647362 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "PC pc_reg " "Node instance \"PC\" instantiates undefined entity \"pc_reg\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Datapath.v" "PC" { Text "C:/Users/19cmb13/CPU-G2/Datapath.v" 40 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1707762647362 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "MAR gen_reg " "Node instance \"MAR\" instantiates undefined entity \"gen_reg\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Datapath.v" "MAR" { Text "C:/Users/19cmb13/CPU-G2/Datapath.v" 42 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1707762647362 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "MDR mdr_reg " "Node instance \"MDR\" instantiates undefined entity \"mdr_reg\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Datapath.v" "MDR" { Text "C:/Users/19cmb13/CPU-G2/Datapath.v" 43 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1707762647362 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "HI gen_reg " "Node instance \"HI\" instantiates undefined entity \"gen_reg\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Datapath.v" "HI" { Text "C:/Users/19cmb13/CPU-G2/Datapath.v" 45 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1707762647362 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "LO gen_reg " "Node instance \"LO\" instantiates undefined entity \"gen_reg\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Datapath.v" "LO" { Text "C:/Users/19cmb13/CPU-G2/Datapath.v" 46 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1707762647362 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Y gen_reg " "Node instance \"Y\" instantiates undefined entity \"gen_reg\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Datapath.v" "Y" { Text "C:/Users/19cmb13/CPU-G2/Datapath.v" 47 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1707762647362 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Z z_reg_32 " "Node instance \"Z\" instantiates undefined entity \"z_reg_32\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Datapath.v" "Z" { Text "C:/Users/19cmb13/CPU-G2/Datapath.v" 48 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1707762647362 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "add adder " "Node instance \"add\" instantiates undefined entity \"adder\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Datapath.v" "add" { Text "C:/Users/19cmb13/CPU-G2/Datapath.v" 51 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1707762647363 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "RZ register " "Node instance \"RZ\" instantiates undefined entity \"register\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Datapath.v" "RZ" { Text "C:/Users/19cmb13/CPU-G2/Datapath.v" 52 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1707762647363 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "bus Bus " "Node instance \"bus\" instantiates undefined entity \"Bus\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Datapath.v" "bus" { Text "C:/Users/19cmb13/CPU-G2/Datapath.v" 60 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1707762647363 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/19cmb13/CPU-G2/output_files/CPU-G2.map.smsg " "Generated suppressed messages file C:/Users/19cmb13/CPU-G2/output_files/CPU-G2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1707762647398 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 27 s 57 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 27 errors, 57 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707762647406 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Feb 12 13:30:47 2024 " "Processing ended: Mon Feb 12 13:30:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707762647406 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707762647406 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707762647406 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1707762647406 ""}
