Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Nov 14 16:05:22 2023
| Host         : LAPTOP-FQ5SKUKF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab6_2_timing_summary_routed.rpt -pb lab6_2_timing_summary_routed.pb -rpx lab6_2_timing_summary_routed.rpx -warn_on_violation
| Design       : lab6_2
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 60 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kd/key_down_reg[18]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 471 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.521    -2289.387                    705                 1751        0.135        0.000                      0                 1751        4.500        0.000                       0                   646  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -4.521    -2289.387                    705                 1519        0.135        0.000                      0                 1519        4.500        0.000                       0                   646  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              3.774        0.000                      0                  232        0.720        0.000                      0                  232  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          705  Failing Endpoints,  Worst Slack       -4.521ns,  Total Violation    -2289.387ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.521ns  (required time - arrival time)
  Source:                 key_1_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_reg[-1111111110]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.488ns  (logic 4.071ns (28.099%)  route 10.417ns (71.901%))
  Logic Levels:           20  (LUT3=1 LUT5=1 LUT6=11 MUXF7=4 MUXF8=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         1.550     5.071    clk_IBUF_BUFG
    SLICE_X44Y22         FDRE                                         r  key_1_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  key_1_code_reg[1]/Q
                         net (fo=34, routed)          1.231     6.758    kd/key_1_code_reg[8]_0[1]
    SLICE_X41Y22         LUT6 (Prop_lut6_I2_O)        0.124     6.882 r  kd/key_1[4]_i_154/O
                         net (fo=1, routed)           0.000     6.882    kd/key_1[4]_i_154_n_0
    SLICE_X41Y22         MUXF7 (Prop_muxf7_I1_O)      0.245     7.127 r  kd/key_1_reg[4]_i_125/O
                         net (fo=1, routed)           0.000     7.127    kd/key_1_reg[4]_i_125_n_0
    SLICE_X41Y22         MUXF8 (Prop_muxf8_I0_O)      0.104     7.231 r  kd/key_1_reg[4]_i_62/O
                         net (fo=1, routed)           0.990     8.221    kd/key_1_reg[4]_i_62_n_0
    SLICE_X40Y22         LUT6 (Prop_lut6_I3_O)        0.316     8.537 r  kd/key_1[4]_i_27/O
                         net (fo=1, routed)           0.283     8.821    kd/key_1[4]_i_27_n_0
    SLICE_X43Y22         LUT3 (Prop_lut3_I2_O)        0.124     8.945 r  kd/key_1[4]_i_14/O
                         net (fo=77, routed)          1.021     9.966    kd/key_1[4]_i_14_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.090 f  kd/key_1[4]_i_94/O
                         net (fo=1, routed)           0.962    11.052    kd/key_1[4]_i_94_n_0
    SLICE_X40Y20         LUT6 (Prop_lut6_I1_O)        0.124    11.176 f  kd/key_1[4]_i_53/O
                         net (fo=1, routed)           0.000    11.176    kd/key_1[4]_i_53_n_0
    SLICE_X40Y20         MUXF7 (Prop_muxf7_I1_O)      0.245    11.421 f  kd/key_1_reg[4]_i_23/O
                         net (fo=1, routed)           0.000    11.421    kd/key_1_reg[4]_i_23_n_0
    SLICE_X40Y20         MUXF8 (Prop_muxf8_I0_O)      0.104    11.525 f  kd/key_1_reg[4]_i_11/O
                         net (fo=1, routed)           0.648    12.172    kd/key_1_reg[4]_i_11_n_0
    SLICE_X44Y20         LUT6 (Prop_lut6_I2_O)        0.316    12.488 r  kd/key_1[4]_i_3/O
                         net (fo=14, routed)          0.560    13.049    kd/key_1[4]_i_3_n_0
    SLICE_X46Y21         LUT6 (Prop_lut6_I4_O)        0.124    13.173 r  kd/key_1_code[0]_i_2/O
                         net (fo=33, routed)          0.929    14.102    kd/key_1_code_reg[8][0]
    SLICE_X46Y19         LUT6 (Prop_lut6_I4_O)        0.124    14.226 r  kd/pic[1]_i_105/O
                         net (fo=1, routed)           0.000    14.226    kd/pic[1]_i_105_n_0
    SLICE_X46Y19         MUXF7 (Prop_muxf7_I0_O)      0.241    14.467 r  kd/pic_reg[1]_i_49/O
                         net (fo=1, routed)           0.000    14.467    kd/pic_reg[1]_i_49_n_0
    SLICE_X46Y19         MUXF8 (Prop_muxf8_I0_O)      0.098    14.565 r  kd/pic_reg[1]_i_25/O
                         net (fo=1, routed)           0.801    15.365    kd/pic_reg[1]_i_25_n_0
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.319    15.684 r  kd/pic[1]_i_11/O
                         net (fo=3, routed)           0.000    15.684    kd/pic[1]_i_11_n_0
    SLICE_X48Y20         MUXF7 (Prop_muxf7_I0_O)      0.212    15.896 r  kd/pic_reg[11]_i_6/O
                         net (fo=17, routed)          0.757    16.654    kd/pic_reg[11]_i_6_n_0
    SLICE_X48Y25         LUT6 (Prop_lut6_I2_O)        0.299    16.953 r  kd/v[-1111111103]_i_67/O
                         net (fo=4, routed)           0.477    17.430    vga_inst/v[-1111111107]_i_6_0
    SLICE_X50Y26         LUT5 (Prop_lut5_I2_O)        0.124    17.554 r  vga_inst/v[-1111111110]_i_14/O
                         net (fo=1, routed)           0.997    18.551    vga_inst/v[-1111111110]_i_14_n_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I4_O)        0.124    18.675 r  vga_inst/v[-1111111110]_i_4/O
                         net (fo=1, routed)           0.760    19.435    vga_inst/v[-1111111110]_i_4_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I4_O)        0.124    19.559 r  vga_inst/v[-1111111110]_i_1/O
                         net (fo=1, routed)           0.000    19.559    v28_out[2]
    SLICE_X55Y28         FDRE                                         r  v_reg[-1111111110]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         1.440    14.781    clk_IBUF_BUFG
    SLICE_X55Y28         FDRE                                         r  v_reg[-1111111110]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X55Y28         FDRE (Setup_fdre_C_D)        0.032    15.038    v_reg[-1111111110]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                         -19.559    
  -------------------------------------------------------------------
                         slack                                 -4.521    

Slack (VIOLATED) :        -4.492ns  (required time - arrival time)
  Source:                 key_1_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_reg[-1111111109]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.457ns  (logic 3.537ns (24.465%)  route 10.920ns (75.535%))
  Logic Levels:           18  (LUT3=1 LUT5=2 LUT6=10 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         1.550     5.071    clk_IBUF_BUFG
    SLICE_X44Y22         FDRE                                         r  key_1_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  key_1_code_reg[1]/Q
                         net (fo=34, routed)          1.231     6.758    kd/key_1_code_reg[8]_0[1]
    SLICE_X41Y22         LUT6 (Prop_lut6_I2_O)        0.124     6.882 r  kd/key_1[4]_i_154/O
                         net (fo=1, routed)           0.000     6.882    kd/key_1[4]_i_154_n_0
    SLICE_X41Y22         MUXF7 (Prop_muxf7_I1_O)      0.245     7.127 r  kd/key_1_reg[4]_i_125/O
                         net (fo=1, routed)           0.000     7.127    kd/key_1_reg[4]_i_125_n_0
    SLICE_X41Y22         MUXF8 (Prop_muxf8_I0_O)      0.104     7.231 r  kd/key_1_reg[4]_i_62/O
                         net (fo=1, routed)           0.990     8.221    kd/key_1_reg[4]_i_62_n_0
    SLICE_X40Y22         LUT6 (Prop_lut6_I3_O)        0.316     8.537 r  kd/key_1[4]_i_27/O
                         net (fo=1, routed)           0.283     8.821    kd/key_1[4]_i_27_n_0
    SLICE_X43Y22         LUT3 (Prop_lut3_I2_O)        0.124     8.945 r  kd/key_1[4]_i_14/O
                         net (fo=77, routed)          1.021     9.966    kd/key_1[4]_i_14_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.090 f  kd/key_1[4]_i_94/O
                         net (fo=1, routed)           0.962    11.052    kd/key_1[4]_i_94_n_0
    SLICE_X40Y20         LUT6 (Prop_lut6_I1_O)        0.124    11.176 f  kd/key_1[4]_i_53/O
                         net (fo=1, routed)           0.000    11.176    kd/key_1[4]_i_53_n_0
    SLICE_X40Y20         MUXF7 (Prop_muxf7_I1_O)      0.245    11.421 f  kd/key_1_reg[4]_i_23/O
                         net (fo=1, routed)           0.000    11.421    kd/key_1_reg[4]_i_23_n_0
    SLICE_X40Y20         MUXF8 (Prop_muxf8_I0_O)      0.104    11.525 f  kd/key_1_reg[4]_i_11/O
                         net (fo=1, routed)           0.648    12.172    kd/key_1_reg[4]_i_11_n_0
    SLICE_X44Y20         LUT6 (Prop_lut6_I2_O)        0.316    12.488 r  kd/key_1[4]_i_3/O
                         net (fo=14, routed)          0.628    13.116    kd/key_1[4]_i_3_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I4_O)        0.124    13.240 r  kd/key_1[1]_i_1/O
                         net (fo=102, routed)         0.867    14.107    kd/key_1_reg[1]
    SLICE_X46Y18         LUT6 (Prop_lut6_I2_O)        0.124    14.231 f  kd/pic[5]_i_7/O
                         net (fo=1, routed)           0.680    14.911    kd/pic[5]_i_7_n_0
    SLICE_X46Y18         LUT6 (Prop_lut6_I3_O)        0.124    15.035 f  kd/pic[5]_i_4/O
                         net (fo=16, routed)          1.038    16.073    kd/pic[5]_i_4_n_0
    SLICE_X55Y19         LUT5 (Prop_lut5_I0_O)        0.124    16.197 r  kd/v[-1111111103]_i_152/O
                         net (fo=8, routed)           1.306    17.503    kd/v[-1111111103]_i_152_n_0
    SLICE_X35Y21         LUT6 (Prop_lut6_I1_O)        0.124    17.627 f  kd/v[-1111111109]_i_26/O
                         net (fo=1, routed)           0.000    17.627    kd/v[-1111111109]_i_26_n_0
    SLICE_X35Y21         MUXF7 (Prop_muxf7_I0_O)      0.212    17.839 f  kd/v_reg[-1111111109]_i_10/O
                         net (fo=1, routed)           0.433    18.272    vga_inst/v_reg[-1111111109]_4
    SLICE_X35Y21         LUT6 (Prop_lut6_I1_O)        0.299    18.571 r  vga_inst/v[-1111111109]_i_3/O
                         net (fo=1, routed)           0.834    19.405    vga_inst/v[-1111111109]_i_3_n_0
    SLICE_X49Y21         LUT5 (Prop_lut5_I1_O)        0.124    19.529 r  vga_inst/v[-1111111109]_i_1/O
                         net (fo=1, routed)           0.000    19.529    v28_out[3]
    SLICE_X49Y21         FDRE                                         r  v_reg[-1111111109]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         1.439    14.780    clk_IBUF_BUFG
    SLICE_X49Y21         FDRE                                         r  v_reg[-1111111109]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X49Y21         FDRE (Setup_fdre_C_D)        0.032    15.037    v_reg[-1111111109]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -19.529    
  -------------------------------------------------------------------
                         slack                                 -4.492    

Slack (VIOLATED) :        -4.487ns  (required time - arrival time)
  Source:                 key_1_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_reg[-1111111108]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.525ns  (logic 4.076ns (28.061%)  route 10.449ns (71.939%))
  Logic Levels:           20  (LUT3=1 LUT5=1 LUT6=11 MUXF7=4 MUXF8=3)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         1.550     5.071    clk_IBUF_BUFG
    SLICE_X44Y22         FDRE                                         r  key_1_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  key_1_code_reg[1]/Q
                         net (fo=34, routed)          1.231     6.758    kd/key_1_code_reg[8]_0[1]
    SLICE_X41Y22         LUT6 (Prop_lut6_I2_O)        0.124     6.882 r  kd/key_1[4]_i_154/O
                         net (fo=1, routed)           0.000     6.882    kd/key_1[4]_i_154_n_0
    SLICE_X41Y22         MUXF7 (Prop_muxf7_I1_O)      0.245     7.127 r  kd/key_1_reg[4]_i_125/O
                         net (fo=1, routed)           0.000     7.127    kd/key_1_reg[4]_i_125_n_0
    SLICE_X41Y22         MUXF8 (Prop_muxf8_I0_O)      0.104     7.231 r  kd/key_1_reg[4]_i_62/O
                         net (fo=1, routed)           0.990     8.221    kd/key_1_reg[4]_i_62_n_0
    SLICE_X40Y22         LUT6 (Prop_lut6_I3_O)        0.316     8.537 r  kd/key_1[4]_i_27/O
                         net (fo=1, routed)           0.283     8.821    kd/key_1[4]_i_27_n_0
    SLICE_X43Y22         LUT3 (Prop_lut3_I2_O)        0.124     8.945 r  kd/key_1[4]_i_14/O
                         net (fo=77, routed)          1.021     9.966    kd/key_1[4]_i_14_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.090 f  kd/key_1[4]_i_94/O
                         net (fo=1, routed)           0.962    11.052    kd/key_1[4]_i_94_n_0
    SLICE_X40Y20         LUT6 (Prop_lut6_I1_O)        0.124    11.176 f  kd/key_1[4]_i_53/O
                         net (fo=1, routed)           0.000    11.176    kd/key_1[4]_i_53_n_0
    SLICE_X40Y20         MUXF7 (Prop_muxf7_I1_O)      0.245    11.421 f  kd/key_1_reg[4]_i_23/O
                         net (fo=1, routed)           0.000    11.421    kd/key_1_reg[4]_i_23_n_0
    SLICE_X40Y20         MUXF8 (Prop_muxf8_I0_O)      0.104    11.525 f  kd/key_1_reg[4]_i_11/O
                         net (fo=1, routed)           0.648    12.172    kd/key_1_reg[4]_i_11_n_0
    SLICE_X44Y20         LUT6 (Prop_lut6_I2_O)        0.316    12.488 r  kd/key_1[4]_i_3/O
                         net (fo=14, routed)          0.560    13.049    kd/key_1[4]_i_3_n_0
    SLICE_X46Y21         LUT6 (Prop_lut6_I4_O)        0.124    13.173 r  kd/key_1_code[0]_i_2/O
                         net (fo=33, routed)          0.929    14.102    kd/key_1_code_reg[8][0]
    SLICE_X46Y19         LUT6 (Prop_lut6_I4_O)        0.124    14.226 f  kd/pic[1]_i_105/O
                         net (fo=1, routed)           0.000    14.226    kd/pic[1]_i_105_n_0
    SLICE_X46Y19         MUXF7 (Prop_muxf7_I0_O)      0.241    14.467 f  kd/pic_reg[1]_i_49/O
                         net (fo=1, routed)           0.000    14.467    kd/pic_reg[1]_i_49_n_0
    SLICE_X46Y19         MUXF8 (Prop_muxf8_I0_O)      0.098    14.565 f  kd/pic_reg[1]_i_25/O
                         net (fo=1, routed)           0.801    15.365    kd/pic_reg[1]_i_25_n_0
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.319    15.684 f  kd/pic[1]_i_11/O
                         net (fo=3, routed)           0.503    16.187    kd/pic[1]_i_11_n_0
    SLICE_X48Y20         LUT5 (Prop_lut5_I2_O)        0.124    16.311 r  kd/pic[1]_i_5/O
                         net (fo=114, routed)         1.353    17.664    kd/pic[1]_i_5_n_0
    SLICE_X59Y13         LUT6 (Prop_lut6_I4_O)        0.124    17.788 f  kd/v[-1111111108]_i_21/O
                         net (fo=1, routed)           0.000    17.788    kd/v[-1111111108]_i_21_n_0
    SLICE_X59Y13         MUXF7 (Prop_muxf7_I1_O)      0.217    18.005 f  kd/v_reg[-1111111108]_i_9/O
                         net (fo=1, routed)           0.578    18.583    vga_inst/v_reg[-1111111108]_2
    SLICE_X59Y14         LUT6 (Prop_lut6_I2_O)        0.299    18.882 r  vga_inst/v[-1111111108]_i_2/O
                         net (fo=1, routed)           0.591    19.473    vga_inst/v[-1111111108]_i_2_n_0
    SLICE_X63Y16         LUT6 (Prop_lut6_I0_O)        0.124    19.597 r  vga_inst/v[-1111111108]_i_1/O
                         net (fo=1, routed)           0.000    19.597    v28_out[4]
    SLICE_X63Y16         FDRE                                         r  v_reg[-1111111108]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         1.512    14.853    clk_IBUF_BUFG
    SLICE_X63Y16         FDRE                                         r  v_reg[-1111111108]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X63Y16         FDRE (Setup_fdre_C_D)        0.032    15.110    v_reg[-1111111108]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -19.597    
  -------------------------------------------------------------------
                         slack                                 -4.487    

Slack (VIOLATED) :        -4.421ns  (required time - arrival time)
  Source:                 key_1_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_reg[-1111111105]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.456ns  (logic 3.684ns (25.484%)  route 10.772ns (74.516%))
  Logic Levels:           19  (LUT3=1 LUT5=2 LUT6=10 MUXF7=3 MUXF8=3)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         1.550     5.071    clk_IBUF_BUFG
    SLICE_X44Y22         FDRE                                         r  key_1_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  key_1_code_reg[1]/Q
                         net (fo=34, routed)          1.231     6.758    kd/key_1_code_reg[8]_0[1]
    SLICE_X41Y22         LUT6 (Prop_lut6_I2_O)        0.124     6.882 r  kd/key_1[4]_i_154/O
                         net (fo=1, routed)           0.000     6.882    kd/key_1[4]_i_154_n_0
    SLICE_X41Y22         MUXF7 (Prop_muxf7_I1_O)      0.245     7.127 r  kd/key_1_reg[4]_i_125/O
                         net (fo=1, routed)           0.000     7.127    kd/key_1_reg[4]_i_125_n_0
    SLICE_X41Y22         MUXF8 (Prop_muxf8_I0_O)      0.104     7.231 r  kd/key_1_reg[4]_i_62/O
                         net (fo=1, routed)           0.990     8.221    kd/key_1_reg[4]_i_62_n_0
    SLICE_X40Y22         LUT6 (Prop_lut6_I3_O)        0.316     8.537 r  kd/key_1[4]_i_27/O
                         net (fo=1, routed)           0.283     8.821    kd/key_1[4]_i_27_n_0
    SLICE_X43Y22         LUT3 (Prop_lut3_I2_O)        0.124     8.945 r  kd/key_1[4]_i_14/O
                         net (fo=77, routed)          1.021     9.966    kd/key_1[4]_i_14_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.090 f  kd/key_1[4]_i_94/O
                         net (fo=1, routed)           0.962    11.052    kd/key_1[4]_i_94_n_0
    SLICE_X40Y20         LUT6 (Prop_lut6_I1_O)        0.124    11.176 f  kd/key_1[4]_i_53/O
                         net (fo=1, routed)           0.000    11.176    kd/key_1[4]_i_53_n_0
    SLICE_X40Y20         MUXF7 (Prop_muxf7_I1_O)      0.245    11.421 f  kd/key_1_reg[4]_i_23/O
                         net (fo=1, routed)           0.000    11.421    kd/key_1_reg[4]_i_23_n_0
    SLICE_X40Y20         MUXF8 (Prop_muxf8_I0_O)      0.104    11.525 f  kd/key_1_reg[4]_i_11/O
                         net (fo=1, routed)           0.648    12.172    kd/key_1_reg[4]_i_11_n_0
    SLICE_X44Y20         LUT6 (Prop_lut6_I2_O)        0.316    12.488 r  kd/key_1[4]_i_3/O
                         net (fo=14, routed)          0.560    13.049    kd/key_1[4]_i_3_n_0
    SLICE_X46Y21         LUT6 (Prop_lut6_I4_O)        0.124    13.173 r  kd/key_1_code[0]_i_2/O
                         net (fo=33, routed)          0.929    14.102    kd/key_1_code_reg[8][0]
    SLICE_X46Y19         LUT6 (Prop_lut6_I4_O)        0.124    14.226 f  kd/pic[1]_i_105/O
                         net (fo=1, routed)           0.000    14.226    kd/pic[1]_i_105_n_0
    SLICE_X46Y19         MUXF7 (Prop_muxf7_I0_O)      0.241    14.467 f  kd/pic_reg[1]_i_49/O
                         net (fo=1, routed)           0.000    14.467    kd/pic_reg[1]_i_49_n_0
    SLICE_X46Y19         MUXF8 (Prop_muxf8_I0_O)      0.098    14.565 f  kd/pic_reg[1]_i_25/O
                         net (fo=1, routed)           0.801    15.365    kd/pic_reg[1]_i_25_n_0
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.319    15.684 f  kd/pic[1]_i_11/O
                         net (fo=3, routed)           0.503    16.187    kd/pic[1]_i_11_n_0
    SLICE_X48Y20         LUT5 (Prop_lut5_I2_O)        0.124    16.311 r  kd/pic[1]_i_5/O
                         net (fo=114, routed)         0.854    17.166    kd/pic[1]_i_5_n_0
    SLICE_X48Y16         LUT6 (Prop_lut6_I4_O)        0.124    17.290 r  kd/v[-1111111105]_i_23/O
                         net (fo=1, routed)           1.002    18.292    vga_inst/v_reg[-1111111105]_7
    SLICE_X59Y16         LUT5 (Prop_lut5_I3_O)        0.124    18.416 r  vga_inst/v[-1111111105]_i_7/O
                         net (fo=1, routed)           0.987    19.403    vga_inst/v[-1111111105]_i_7_n_0
    SLICE_X59Y16         LUT6 (Prop_lut6_I5_O)        0.124    19.527 r  vga_inst/v[-1111111105]_i_1/O
                         net (fo=1, routed)           0.000    19.527    v28_out[7]
    SLICE_X59Y16         FDRE                                         r  v_reg[-1111111105]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         1.511    14.852    clk_IBUF_BUFG
    SLICE_X59Y16         FDRE                                         r  v_reg[-1111111105]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X59Y16         FDRE (Setup_fdre_C_D)        0.029    15.106    v_reg[-1111111105]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                         -19.527    
  -------------------------------------------------------------------
                         slack                                 -4.421    

Slack (VIOLATED) :        -4.406ns  (required time - arrival time)
  Source:                 key_1_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_reg[-1111111104]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.439ns  (logic 4.076ns (28.229%)  route 10.363ns (71.771%))
  Logic Levels:           20  (LUT3=1 LUT5=1 LUT6=11 MUXF7=4 MUXF8=3)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         1.550     5.071    clk_IBUF_BUFG
    SLICE_X44Y22         FDRE                                         r  key_1_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  key_1_code_reg[1]/Q
                         net (fo=34, routed)          1.231     6.758    kd/key_1_code_reg[8]_0[1]
    SLICE_X41Y22         LUT6 (Prop_lut6_I2_O)        0.124     6.882 r  kd/key_1[4]_i_154/O
                         net (fo=1, routed)           0.000     6.882    kd/key_1[4]_i_154_n_0
    SLICE_X41Y22         MUXF7 (Prop_muxf7_I1_O)      0.245     7.127 r  kd/key_1_reg[4]_i_125/O
                         net (fo=1, routed)           0.000     7.127    kd/key_1_reg[4]_i_125_n_0
    SLICE_X41Y22         MUXF8 (Prop_muxf8_I0_O)      0.104     7.231 r  kd/key_1_reg[4]_i_62/O
                         net (fo=1, routed)           0.990     8.221    kd/key_1_reg[4]_i_62_n_0
    SLICE_X40Y22         LUT6 (Prop_lut6_I3_O)        0.316     8.537 r  kd/key_1[4]_i_27/O
                         net (fo=1, routed)           0.283     8.821    kd/key_1[4]_i_27_n_0
    SLICE_X43Y22         LUT3 (Prop_lut3_I2_O)        0.124     8.945 r  kd/key_1[4]_i_14/O
                         net (fo=77, routed)          1.021     9.966    kd/key_1[4]_i_14_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.090 f  kd/key_1[4]_i_94/O
                         net (fo=1, routed)           0.962    11.052    kd/key_1[4]_i_94_n_0
    SLICE_X40Y20         LUT6 (Prop_lut6_I1_O)        0.124    11.176 f  kd/key_1[4]_i_53/O
                         net (fo=1, routed)           0.000    11.176    kd/key_1[4]_i_53_n_0
    SLICE_X40Y20         MUXF7 (Prop_muxf7_I1_O)      0.245    11.421 f  kd/key_1_reg[4]_i_23/O
                         net (fo=1, routed)           0.000    11.421    kd/key_1_reg[4]_i_23_n_0
    SLICE_X40Y20         MUXF8 (Prop_muxf8_I0_O)      0.104    11.525 f  kd/key_1_reg[4]_i_11/O
                         net (fo=1, routed)           0.648    12.172    kd/key_1_reg[4]_i_11_n_0
    SLICE_X44Y20         LUT6 (Prop_lut6_I2_O)        0.316    12.488 r  kd/key_1[4]_i_3/O
                         net (fo=14, routed)          0.560    13.049    kd/key_1[4]_i_3_n_0
    SLICE_X46Y21         LUT6 (Prop_lut6_I4_O)        0.124    13.173 r  kd/key_1_code[0]_i_2/O
                         net (fo=33, routed)          0.929    14.102    kd/key_1_code_reg[8][0]
    SLICE_X46Y19         LUT6 (Prop_lut6_I4_O)        0.124    14.226 f  kd/pic[1]_i_105/O
                         net (fo=1, routed)           0.000    14.226    kd/pic[1]_i_105_n_0
    SLICE_X46Y19         MUXF7 (Prop_muxf7_I0_O)      0.241    14.467 f  kd/pic_reg[1]_i_49/O
                         net (fo=1, routed)           0.000    14.467    kd/pic_reg[1]_i_49_n_0
    SLICE_X46Y19         MUXF8 (Prop_muxf8_I0_O)      0.098    14.565 f  kd/pic_reg[1]_i_25/O
                         net (fo=1, routed)           0.801    15.365    kd/pic_reg[1]_i_25_n_0
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.319    15.684 f  kd/pic[1]_i_11/O
                         net (fo=3, routed)           0.503    16.187    kd/pic[1]_i_11_n_0
    SLICE_X48Y20         LUT5 (Prop_lut5_I2_O)        0.124    16.311 r  kd/pic[1]_i_5/O
                         net (fo=114, routed)         1.176    17.488    kd/pic[1]_i_5_n_0
    SLICE_X58Y18         LUT6 (Prop_lut6_I4_O)        0.124    17.612 f  kd/v[-1111111104]_i_24/O
                         net (fo=1, routed)           0.000    17.612    kd/v[-1111111104]_i_24_n_0
    SLICE_X58Y18         MUXF7 (Prop_muxf7_I1_O)      0.217    17.829 f  kd/v_reg[-1111111104]_i_9/O
                         net (fo=1, routed)           0.719    18.547    vga_inst/v_reg[-1111111104]_2
    SLICE_X59Y20         LUT6 (Prop_lut6_I2_O)        0.299    18.846 r  vga_inst/v[-1111111104]_i_2/O
                         net (fo=1, routed)           0.540    19.386    vga_inst/v[-1111111104]_i_2_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I0_O)        0.124    19.510 r  vga_inst/v[-1111111104]_i_1/O
                         net (fo=1, routed)           0.000    19.510    v28_out[8]
    SLICE_X61Y20         FDRE                                         r  v_reg[-1111111104]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         1.507    14.848    clk_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  v_reg[-1111111104]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X61Y20         FDRE (Setup_fdre_C_D)        0.031    15.104    v_reg[-1111111104]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                         -19.510    
  -------------------------------------------------------------------
                         slack                                 -4.406    

Slack (VIOLATED) :        -4.311ns  (required time - arrival time)
  Source:                 key_1_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[12][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.087ns  (logic 3.560ns (25.272%)  route 10.527ns (74.728%))
  Logic Levels:           18  (LUT3=1 LUT5=2 LUT6=9 MUXF7=3 MUXF8=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         1.550     5.071    clk_IBUF_BUFG
    SLICE_X44Y22         FDRE                                         r  key_1_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  key_1_code_reg[1]/Q
                         net (fo=34, routed)          1.231     6.758    kd/key_1_code_reg[8]_0[1]
    SLICE_X41Y22         LUT6 (Prop_lut6_I2_O)        0.124     6.882 r  kd/key_1[4]_i_154/O
                         net (fo=1, routed)           0.000     6.882    kd/key_1[4]_i_154_n_0
    SLICE_X41Y22         MUXF7 (Prop_muxf7_I1_O)      0.245     7.127 r  kd/key_1_reg[4]_i_125/O
                         net (fo=1, routed)           0.000     7.127    kd/key_1_reg[4]_i_125_n_0
    SLICE_X41Y22         MUXF8 (Prop_muxf8_I0_O)      0.104     7.231 r  kd/key_1_reg[4]_i_62/O
                         net (fo=1, routed)           0.990     8.221    kd/key_1_reg[4]_i_62_n_0
    SLICE_X40Y22         LUT6 (Prop_lut6_I3_O)        0.316     8.537 r  kd/key_1[4]_i_27/O
                         net (fo=1, routed)           0.283     8.821    kd/key_1[4]_i_27_n_0
    SLICE_X43Y22         LUT3 (Prop_lut3_I2_O)        0.124     8.945 r  kd/key_1[4]_i_14/O
                         net (fo=77, routed)          1.021     9.966    kd/key_1[4]_i_14_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.090 f  kd/key_1[4]_i_94/O
                         net (fo=1, routed)           0.962    11.052    kd/key_1[4]_i_94_n_0
    SLICE_X40Y20         LUT6 (Prop_lut6_I1_O)        0.124    11.176 f  kd/key_1[4]_i_53/O
                         net (fo=1, routed)           0.000    11.176    kd/key_1[4]_i_53_n_0
    SLICE_X40Y20         MUXF7 (Prop_muxf7_I1_O)      0.245    11.421 f  kd/key_1_reg[4]_i_23/O
                         net (fo=1, routed)           0.000    11.421    kd/key_1_reg[4]_i_23_n_0
    SLICE_X40Y20         MUXF8 (Prop_muxf8_I0_O)      0.104    11.525 f  kd/key_1_reg[4]_i_11/O
                         net (fo=1, routed)           0.648    12.172    kd/key_1_reg[4]_i_11_n_0
    SLICE_X44Y20         LUT6 (Prop_lut6_I2_O)        0.316    12.488 r  kd/key_1[4]_i_3/O
                         net (fo=14, routed)          0.560    13.049    kd/key_1[4]_i_3_n_0
    SLICE_X46Y21         LUT6 (Prop_lut6_I4_O)        0.124    13.173 r  kd/key_1_code[0]_i_2/O
                         net (fo=33, routed)          0.929    14.102    kd/key_1_code_reg[8][0]
    SLICE_X46Y19         LUT6 (Prop_lut6_I4_O)        0.124    14.226 f  kd/pic[1]_i_105/O
                         net (fo=1, routed)           0.000    14.226    kd/pic[1]_i_105_n_0
    SLICE_X46Y19         MUXF7 (Prop_muxf7_I0_O)      0.241    14.467 f  kd/pic_reg[1]_i_49/O
                         net (fo=1, routed)           0.000    14.467    kd/pic_reg[1]_i_49_n_0
    SLICE_X46Y19         MUXF8 (Prop_muxf8_I0_O)      0.098    14.565 f  kd/pic_reg[1]_i_25/O
                         net (fo=1, routed)           0.801    15.365    kd/pic_reg[1]_i_25_n_0
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.319    15.684 f  kd/pic[1]_i_11/O
                         net (fo=3, routed)           0.534    16.218    kd/pic[1]_i_11_n_0
    SLICE_X46Y21         LUT6 (Prop_lut6_I1_O)        0.124    16.342 r  kd/pic[1]_i_8/O
                         net (fo=2, routed)           0.797    17.139    kd/pic[1]_i_8_n_0
    SLICE_X44Y15         LUT5 (Prop_lut5_I0_O)        0.124    17.263 r  kd/pic[1]_i_3/O
                         net (fo=37, routed)          0.910    18.173    kd/pic[1]_i_3_n_0
    SLICE_X48Y13         LUT5 (Prop_lut5_I2_O)        0.124    18.297 r  kd/x[12][9]_i_1/O
                         net (fo=18, routed)          0.861    19.158    kd_n_462
    SLICE_X54Y10         FDRE                                         r  y_reg[12][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         1.450    14.791    clk_IBUF_BUFG
    SLICE_X54Y10         FDRE                                         r  y_reg[12][4]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X54Y10         FDRE (Setup_fdre_C_CE)      -0.169    14.847    y_reg[12][4]
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                         -19.158    
  -------------------------------------------------------------------
                         slack                                 -4.311    

Slack (VIOLATED) :        -4.311ns  (required time - arrival time)
  Source:                 key_1_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[12][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.087ns  (logic 3.560ns (25.272%)  route 10.527ns (74.728%))
  Logic Levels:           18  (LUT3=1 LUT5=2 LUT6=9 MUXF7=3 MUXF8=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         1.550     5.071    clk_IBUF_BUFG
    SLICE_X44Y22         FDRE                                         r  key_1_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  key_1_code_reg[1]/Q
                         net (fo=34, routed)          1.231     6.758    kd/key_1_code_reg[8]_0[1]
    SLICE_X41Y22         LUT6 (Prop_lut6_I2_O)        0.124     6.882 r  kd/key_1[4]_i_154/O
                         net (fo=1, routed)           0.000     6.882    kd/key_1[4]_i_154_n_0
    SLICE_X41Y22         MUXF7 (Prop_muxf7_I1_O)      0.245     7.127 r  kd/key_1_reg[4]_i_125/O
                         net (fo=1, routed)           0.000     7.127    kd/key_1_reg[4]_i_125_n_0
    SLICE_X41Y22         MUXF8 (Prop_muxf8_I0_O)      0.104     7.231 r  kd/key_1_reg[4]_i_62/O
                         net (fo=1, routed)           0.990     8.221    kd/key_1_reg[4]_i_62_n_0
    SLICE_X40Y22         LUT6 (Prop_lut6_I3_O)        0.316     8.537 r  kd/key_1[4]_i_27/O
                         net (fo=1, routed)           0.283     8.821    kd/key_1[4]_i_27_n_0
    SLICE_X43Y22         LUT3 (Prop_lut3_I2_O)        0.124     8.945 r  kd/key_1[4]_i_14/O
                         net (fo=77, routed)          1.021     9.966    kd/key_1[4]_i_14_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.090 f  kd/key_1[4]_i_94/O
                         net (fo=1, routed)           0.962    11.052    kd/key_1[4]_i_94_n_0
    SLICE_X40Y20         LUT6 (Prop_lut6_I1_O)        0.124    11.176 f  kd/key_1[4]_i_53/O
                         net (fo=1, routed)           0.000    11.176    kd/key_1[4]_i_53_n_0
    SLICE_X40Y20         MUXF7 (Prop_muxf7_I1_O)      0.245    11.421 f  kd/key_1_reg[4]_i_23/O
                         net (fo=1, routed)           0.000    11.421    kd/key_1_reg[4]_i_23_n_0
    SLICE_X40Y20         MUXF8 (Prop_muxf8_I0_O)      0.104    11.525 f  kd/key_1_reg[4]_i_11/O
                         net (fo=1, routed)           0.648    12.172    kd/key_1_reg[4]_i_11_n_0
    SLICE_X44Y20         LUT6 (Prop_lut6_I2_O)        0.316    12.488 r  kd/key_1[4]_i_3/O
                         net (fo=14, routed)          0.560    13.049    kd/key_1[4]_i_3_n_0
    SLICE_X46Y21         LUT6 (Prop_lut6_I4_O)        0.124    13.173 r  kd/key_1_code[0]_i_2/O
                         net (fo=33, routed)          0.929    14.102    kd/key_1_code_reg[8][0]
    SLICE_X46Y19         LUT6 (Prop_lut6_I4_O)        0.124    14.226 f  kd/pic[1]_i_105/O
                         net (fo=1, routed)           0.000    14.226    kd/pic[1]_i_105_n_0
    SLICE_X46Y19         MUXF7 (Prop_muxf7_I0_O)      0.241    14.467 f  kd/pic_reg[1]_i_49/O
                         net (fo=1, routed)           0.000    14.467    kd/pic_reg[1]_i_49_n_0
    SLICE_X46Y19         MUXF8 (Prop_muxf8_I0_O)      0.098    14.565 f  kd/pic_reg[1]_i_25/O
                         net (fo=1, routed)           0.801    15.365    kd/pic_reg[1]_i_25_n_0
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.319    15.684 f  kd/pic[1]_i_11/O
                         net (fo=3, routed)           0.534    16.218    kd/pic[1]_i_11_n_0
    SLICE_X46Y21         LUT6 (Prop_lut6_I1_O)        0.124    16.342 r  kd/pic[1]_i_8/O
                         net (fo=2, routed)           0.797    17.139    kd/pic[1]_i_8_n_0
    SLICE_X44Y15         LUT5 (Prop_lut5_I0_O)        0.124    17.263 r  kd/pic[1]_i_3/O
                         net (fo=37, routed)          0.910    18.173    kd/pic[1]_i_3_n_0
    SLICE_X48Y13         LUT5 (Prop_lut5_I2_O)        0.124    18.297 r  kd/x[12][9]_i_1/O
                         net (fo=18, routed)          0.861    19.158    kd_n_462
    SLICE_X54Y10         FDRE                                         r  y_reg[12][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         1.450    14.791    clk_IBUF_BUFG
    SLICE_X54Y10         FDRE                                         r  y_reg[12][5]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X54Y10         FDRE (Setup_fdre_C_CE)      -0.169    14.847    y_reg[12][5]
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                         -19.158    
  -------------------------------------------------------------------
                         slack                                 -4.311    

Slack (VIOLATED) :        -4.311ns  (required time - arrival time)
  Source:                 key_1_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[12][6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.087ns  (logic 3.560ns (25.272%)  route 10.527ns (74.728%))
  Logic Levels:           18  (LUT3=1 LUT5=2 LUT6=9 MUXF7=3 MUXF8=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         1.550     5.071    clk_IBUF_BUFG
    SLICE_X44Y22         FDRE                                         r  key_1_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  key_1_code_reg[1]/Q
                         net (fo=34, routed)          1.231     6.758    kd/key_1_code_reg[8]_0[1]
    SLICE_X41Y22         LUT6 (Prop_lut6_I2_O)        0.124     6.882 r  kd/key_1[4]_i_154/O
                         net (fo=1, routed)           0.000     6.882    kd/key_1[4]_i_154_n_0
    SLICE_X41Y22         MUXF7 (Prop_muxf7_I1_O)      0.245     7.127 r  kd/key_1_reg[4]_i_125/O
                         net (fo=1, routed)           0.000     7.127    kd/key_1_reg[4]_i_125_n_0
    SLICE_X41Y22         MUXF8 (Prop_muxf8_I0_O)      0.104     7.231 r  kd/key_1_reg[4]_i_62/O
                         net (fo=1, routed)           0.990     8.221    kd/key_1_reg[4]_i_62_n_0
    SLICE_X40Y22         LUT6 (Prop_lut6_I3_O)        0.316     8.537 r  kd/key_1[4]_i_27/O
                         net (fo=1, routed)           0.283     8.821    kd/key_1[4]_i_27_n_0
    SLICE_X43Y22         LUT3 (Prop_lut3_I2_O)        0.124     8.945 r  kd/key_1[4]_i_14/O
                         net (fo=77, routed)          1.021     9.966    kd/key_1[4]_i_14_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.090 f  kd/key_1[4]_i_94/O
                         net (fo=1, routed)           0.962    11.052    kd/key_1[4]_i_94_n_0
    SLICE_X40Y20         LUT6 (Prop_lut6_I1_O)        0.124    11.176 f  kd/key_1[4]_i_53/O
                         net (fo=1, routed)           0.000    11.176    kd/key_1[4]_i_53_n_0
    SLICE_X40Y20         MUXF7 (Prop_muxf7_I1_O)      0.245    11.421 f  kd/key_1_reg[4]_i_23/O
                         net (fo=1, routed)           0.000    11.421    kd/key_1_reg[4]_i_23_n_0
    SLICE_X40Y20         MUXF8 (Prop_muxf8_I0_O)      0.104    11.525 f  kd/key_1_reg[4]_i_11/O
                         net (fo=1, routed)           0.648    12.172    kd/key_1_reg[4]_i_11_n_0
    SLICE_X44Y20         LUT6 (Prop_lut6_I2_O)        0.316    12.488 r  kd/key_1[4]_i_3/O
                         net (fo=14, routed)          0.560    13.049    kd/key_1[4]_i_3_n_0
    SLICE_X46Y21         LUT6 (Prop_lut6_I4_O)        0.124    13.173 r  kd/key_1_code[0]_i_2/O
                         net (fo=33, routed)          0.929    14.102    kd/key_1_code_reg[8][0]
    SLICE_X46Y19         LUT6 (Prop_lut6_I4_O)        0.124    14.226 f  kd/pic[1]_i_105/O
                         net (fo=1, routed)           0.000    14.226    kd/pic[1]_i_105_n_0
    SLICE_X46Y19         MUXF7 (Prop_muxf7_I0_O)      0.241    14.467 f  kd/pic_reg[1]_i_49/O
                         net (fo=1, routed)           0.000    14.467    kd/pic_reg[1]_i_49_n_0
    SLICE_X46Y19         MUXF8 (Prop_muxf8_I0_O)      0.098    14.565 f  kd/pic_reg[1]_i_25/O
                         net (fo=1, routed)           0.801    15.365    kd/pic_reg[1]_i_25_n_0
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.319    15.684 f  kd/pic[1]_i_11/O
                         net (fo=3, routed)           0.534    16.218    kd/pic[1]_i_11_n_0
    SLICE_X46Y21         LUT6 (Prop_lut6_I1_O)        0.124    16.342 r  kd/pic[1]_i_8/O
                         net (fo=2, routed)           0.797    17.139    kd/pic[1]_i_8_n_0
    SLICE_X44Y15         LUT5 (Prop_lut5_I0_O)        0.124    17.263 r  kd/pic[1]_i_3/O
                         net (fo=37, routed)          0.910    18.173    kd/pic[1]_i_3_n_0
    SLICE_X48Y13         LUT5 (Prop_lut5_I2_O)        0.124    18.297 r  kd/x[12][9]_i_1/O
                         net (fo=18, routed)          0.861    19.158    kd_n_462
    SLICE_X54Y10         FDRE                                         r  y_reg[12][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         1.450    14.791    clk_IBUF_BUFG
    SLICE_X54Y10         FDRE                                         r  y_reg[12][6]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X54Y10         FDRE (Setup_fdre_C_CE)      -0.169    14.847    y_reg[12][6]
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                         -19.158    
  -------------------------------------------------------------------
                         slack                                 -4.311    

Slack (VIOLATED) :        -4.311ns  (required time - arrival time)
  Source:                 key_1_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[12][8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.087ns  (logic 3.560ns (25.272%)  route 10.527ns (74.728%))
  Logic Levels:           18  (LUT3=1 LUT5=2 LUT6=9 MUXF7=3 MUXF8=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         1.550     5.071    clk_IBUF_BUFG
    SLICE_X44Y22         FDRE                                         r  key_1_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  key_1_code_reg[1]/Q
                         net (fo=34, routed)          1.231     6.758    kd/key_1_code_reg[8]_0[1]
    SLICE_X41Y22         LUT6 (Prop_lut6_I2_O)        0.124     6.882 r  kd/key_1[4]_i_154/O
                         net (fo=1, routed)           0.000     6.882    kd/key_1[4]_i_154_n_0
    SLICE_X41Y22         MUXF7 (Prop_muxf7_I1_O)      0.245     7.127 r  kd/key_1_reg[4]_i_125/O
                         net (fo=1, routed)           0.000     7.127    kd/key_1_reg[4]_i_125_n_0
    SLICE_X41Y22         MUXF8 (Prop_muxf8_I0_O)      0.104     7.231 r  kd/key_1_reg[4]_i_62/O
                         net (fo=1, routed)           0.990     8.221    kd/key_1_reg[4]_i_62_n_0
    SLICE_X40Y22         LUT6 (Prop_lut6_I3_O)        0.316     8.537 r  kd/key_1[4]_i_27/O
                         net (fo=1, routed)           0.283     8.821    kd/key_1[4]_i_27_n_0
    SLICE_X43Y22         LUT3 (Prop_lut3_I2_O)        0.124     8.945 r  kd/key_1[4]_i_14/O
                         net (fo=77, routed)          1.021     9.966    kd/key_1[4]_i_14_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.090 f  kd/key_1[4]_i_94/O
                         net (fo=1, routed)           0.962    11.052    kd/key_1[4]_i_94_n_0
    SLICE_X40Y20         LUT6 (Prop_lut6_I1_O)        0.124    11.176 f  kd/key_1[4]_i_53/O
                         net (fo=1, routed)           0.000    11.176    kd/key_1[4]_i_53_n_0
    SLICE_X40Y20         MUXF7 (Prop_muxf7_I1_O)      0.245    11.421 f  kd/key_1_reg[4]_i_23/O
                         net (fo=1, routed)           0.000    11.421    kd/key_1_reg[4]_i_23_n_0
    SLICE_X40Y20         MUXF8 (Prop_muxf8_I0_O)      0.104    11.525 f  kd/key_1_reg[4]_i_11/O
                         net (fo=1, routed)           0.648    12.172    kd/key_1_reg[4]_i_11_n_0
    SLICE_X44Y20         LUT6 (Prop_lut6_I2_O)        0.316    12.488 r  kd/key_1[4]_i_3/O
                         net (fo=14, routed)          0.560    13.049    kd/key_1[4]_i_3_n_0
    SLICE_X46Y21         LUT6 (Prop_lut6_I4_O)        0.124    13.173 r  kd/key_1_code[0]_i_2/O
                         net (fo=33, routed)          0.929    14.102    kd/key_1_code_reg[8][0]
    SLICE_X46Y19         LUT6 (Prop_lut6_I4_O)        0.124    14.226 f  kd/pic[1]_i_105/O
                         net (fo=1, routed)           0.000    14.226    kd/pic[1]_i_105_n_0
    SLICE_X46Y19         MUXF7 (Prop_muxf7_I0_O)      0.241    14.467 f  kd/pic_reg[1]_i_49/O
                         net (fo=1, routed)           0.000    14.467    kd/pic_reg[1]_i_49_n_0
    SLICE_X46Y19         MUXF8 (Prop_muxf8_I0_O)      0.098    14.565 f  kd/pic_reg[1]_i_25/O
                         net (fo=1, routed)           0.801    15.365    kd/pic_reg[1]_i_25_n_0
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.319    15.684 f  kd/pic[1]_i_11/O
                         net (fo=3, routed)           0.534    16.218    kd/pic[1]_i_11_n_0
    SLICE_X46Y21         LUT6 (Prop_lut6_I1_O)        0.124    16.342 r  kd/pic[1]_i_8/O
                         net (fo=2, routed)           0.797    17.139    kd/pic[1]_i_8_n_0
    SLICE_X44Y15         LUT5 (Prop_lut5_I0_O)        0.124    17.263 r  kd/pic[1]_i_3/O
                         net (fo=37, routed)          0.910    18.173    kd/pic[1]_i_3_n_0
    SLICE_X48Y13         LUT5 (Prop_lut5_I2_O)        0.124    18.297 r  kd/x[12][9]_i_1/O
                         net (fo=18, routed)          0.861    19.158    kd_n_462
    SLICE_X54Y10         FDRE                                         r  y_reg[12][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         1.450    14.791    clk_IBUF_BUFG
    SLICE_X54Y10         FDRE                                         r  y_reg[12][8]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X54Y10         FDRE (Setup_fdre_C_CE)      -0.169    14.847    y_reg[12][8]
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                         -19.158    
  -------------------------------------------------------------------
                         slack                                 -4.311    

Slack (VIOLATED) :        -4.309ns  (required time - arrival time)
  Source:                 key_1_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_reg[-1111111107]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.269ns  (logic 3.274ns (22.944%)  route 10.995ns (77.055%))
  Logic Levels:           18  (LUT3=1 LUT4=1 LUT5=1 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         1.550     5.071    clk_IBUF_BUFG
    SLICE_X44Y22         FDRE                                         r  key_1_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  key_1_code_reg[1]/Q
                         net (fo=34, routed)          1.231     6.758    kd/key_1_code_reg[8]_0[1]
    SLICE_X41Y22         LUT6 (Prop_lut6_I2_O)        0.124     6.882 r  kd/key_1[4]_i_154/O
                         net (fo=1, routed)           0.000     6.882    kd/key_1[4]_i_154_n_0
    SLICE_X41Y22         MUXF7 (Prop_muxf7_I1_O)      0.245     7.127 r  kd/key_1_reg[4]_i_125/O
                         net (fo=1, routed)           0.000     7.127    kd/key_1_reg[4]_i_125_n_0
    SLICE_X41Y22         MUXF8 (Prop_muxf8_I0_O)      0.104     7.231 r  kd/key_1_reg[4]_i_62/O
                         net (fo=1, routed)           0.990     8.221    kd/key_1_reg[4]_i_62_n_0
    SLICE_X40Y22         LUT6 (Prop_lut6_I3_O)        0.316     8.537 r  kd/key_1[4]_i_27/O
                         net (fo=1, routed)           0.283     8.821    kd/key_1[4]_i_27_n_0
    SLICE_X43Y22         LUT3 (Prop_lut3_I2_O)        0.124     8.945 r  kd/key_1[4]_i_14/O
                         net (fo=77, routed)          1.021     9.966    kd/key_1[4]_i_14_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.090 f  kd/key_1[4]_i_94/O
                         net (fo=1, routed)           0.962    11.052    kd/key_1[4]_i_94_n_0
    SLICE_X40Y20         LUT6 (Prop_lut6_I1_O)        0.124    11.176 f  kd/key_1[4]_i_53/O
                         net (fo=1, routed)           0.000    11.176    kd/key_1[4]_i_53_n_0
    SLICE_X40Y20         MUXF7 (Prop_muxf7_I1_O)      0.245    11.421 f  kd/key_1_reg[4]_i_23/O
                         net (fo=1, routed)           0.000    11.421    kd/key_1_reg[4]_i_23_n_0
    SLICE_X40Y20         MUXF8 (Prop_muxf8_I0_O)      0.104    11.525 f  kd/key_1_reg[4]_i_11/O
                         net (fo=1, routed)           0.648    12.172    kd/key_1_reg[4]_i_11_n_0
    SLICE_X44Y20         LUT6 (Prop_lut6_I2_O)        0.316    12.488 r  kd/key_1[4]_i_3/O
                         net (fo=14, routed)          0.628    13.116    kd/key_1[4]_i_3_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I4_O)        0.124    13.240 r  kd/key_1[1]_i_1/O
                         net (fo=102, routed)         0.867    14.107    kd/key_1_reg[1]
    SLICE_X46Y18         LUT6 (Prop_lut6_I2_O)        0.124    14.231 r  kd/pic[5]_i_7/O
                         net (fo=1, routed)           0.680    14.911    kd/pic[5]_i_7_n_0
    SLICE_X46Y18         LUT6 (Prop_lut6_I3_O)        0.124    15.035 r  kd/pic[5]_i_4/O
                         net (fo=16, routed)          0.876    15.911    kd/pic[5]_i_4_n_0
    SLICE_X48Y22         LUT5 (Prop_lut5_I0_O)        0.124    16.035 f  kd/v[-1111111104]_i_33/O
                         net (fo=7, routed)           0.916    16.952    kd/v[-1111111104]_i_33_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.124    17.076 r  kd/v[-1111111103]_i_33/O
                         net (fo=3, routed)           0.529    17.604    vga_inst/v[-1111111107]_i_2_0
    SLICE_X51Y26         LUT4 (Prop_lut4_I1_O)        0.124    17.728 r  vga_inst/v[-1111111107]_i_7/O
                         net (fo=1, routed)           0.742    18.470    vga_inst/v[-1111111107]_i_7_n_0
    SLICE_X54Y26         LUT6 (Prop_lut6_I0_O)        0.124    18.594 r  vga_inst/v[-1111111107]_i_2/O
                         net (fo=1, routed)           0.622    19.216    vga_inst/v[-1111111107]_i_2_n_0
    SLICE_X55Y26         LUT6 (Prop_lut6_I0_O)        0.124    19.340 r  vga_inst/v[-1111111107]_i_1/O
                         net (fo=1, routed)           0.000    19.340    v28_out[5]
    SLICE_X55Y26         FDRE                                         r  v_reg[-1111111107]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         1.437    14.778    clk_IBUF_BUFG
    SLICE_X55Y26         FDRE                                         r  v_reg[-1111111107]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X55Y26         FDRE (Setup_fdre_C_D)        0.029    15.032    v_reg[-1111111107]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -19.340    
  -------------------------------------------------------------------
                         slack                                 -4.309    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/ps2_clk_s_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/err_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.209ns (42.872%)  route 0.279ns (57.128%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         0.557     1.440    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X34Y33         FDPE                                         r  kd/inst/inst/Ps2Interface_i/ps2_clk_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDPE (Prop_fdpe_C_Q)         0.164     1.604 r  kd/inst/inst/Ps2Interface_i/ps2_clk_s_reg/Q
                         net (fo=20, routed)          0.279     1.883    kd/inst/inst/Ps2Interface_i/state_next1
    SLICE_X36Y32         LUT4 (Prop_lut4_I1_O)        0.045     1.928 r  kd/inst/inst/Ps2Interface_i/err_i_1/O
                         net (fo=1, routed)           0.000     1.928    kd/inst/inst/Ps2Interface_i/err_next
    SLICE_X36Y32         FDCE                                         r  kd/inst/inst/Ps2Interface_i/err_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         0.824     1.951    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X36Y32         FDCE                                         r  kd/inst/inst/Ps2Interface_i/err_reg/C
                         clock pessimism             -0.249     1.702    
    SLICE_X36Y32         FDCE (Hold_fdce_C_D)         0.091     1.793    kd/inst/inst/Ps2Interface_i/err_reg
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/frame_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.186ns (36.409%)  route 0.325ns (63.591%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         0.557     1.440    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X32Y32         FDPE                                         r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDPE (Prop_fdpe_C_Q)         0.141     1.581 r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/Q
                         net (fo=23, routed)          0.325     1.906    kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[1]
    SLICE_X37Y32         LUT5 (Prop_lut5_I2_O)        0.045     1.951 r  kd/inst/inst/Ps2Interface_i/frame[9]_i_1/O
                         net (fo=1, routed)           0.000     1.951    kd/inst/inst/Ps2Interface_i/p_1_in[9]
    SLICE_X37Y32         FDCE                                         r  kd/inst/inst/Ps2Interface_i/frame_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         0.824     1.951    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X37Y32         FDCE                                         r  kd/inst/inst/Ps2Interface_i/frame_reg[9]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X37Y32         FDCE (Hold_fdce_C_D)         0.092     1.794    kd/inst/inst/Ps2Interface_i/frame_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 kd/inst/inst/tx_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.227ns (43.831%)  route 0.291ns (56.169%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         0.556     1.439    kd/inst/inst/clk
    SLICE_X36Y31         FDCE                                         r  kd/inst/inst/tx_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDCE (Prop_fdce_C_Q)         0.128     1.567 f  kd/inst/inst/tx_valid_reg/Q
                         net (fo=15, routed)          0.291     1.858    kd/inst/inst/Ps2Interface_i/frame_reg[9]_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I4_O)        0.099     1.957 r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.957    kd/inst/inst/Ps2Interface_i/FSM_onehot_state[1]_i_1_n_0
    SLICE_X32Y32         FDPE                                         r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         0.824     1.951    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X32Y32         FDPE                                         r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X32Y32         FDPE (Hold_fdpe_C_D)         0.092     1.794    kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         0.558     1.441    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X31Y33         FDCE                                         r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[10]/Q
                         net (fo=5, routed)           0.110     1.693    kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[10]
    SLICE_X30Y33         LUT4 (Prop_lut4_I0_O)        0.045     1.738 r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state[11]_i_1/O
                         net (fo=1, routed)           0.000     1.738    kd/inst/inst/Ps2Interface_i/FSM_onehot_state[11]_i_1_n_0
    SLICE_X30Y33         FDCE                                         r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         0.825     1.952    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X30Y33         FDCE                                         r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[11]/C
                         clock pessimism             -0.498     1.454    
    SLICE_X30Y33         FDCE (Hold_fdce_C_D)         0.120     1.574    kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/frame_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/rx_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.979%)  route 0.111ns (44.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         0.557     1.440    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X37Y32         FDCE                                         r  kd/inst/inst/Ps2Interface_i/frame_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  kd/inst/inst/Ps2Interface_i/frame_reg[1]/Q
                         net (fo=4, routed)           0.111     1.692    kd/inst/inst/Ps2Interface_i/p_0_in[0]
    SLICE_X39Y32         FDCE                                         r  kd/inst/inst/Ps2Interface_i/rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         0.824     1.951    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X39Y32         FDCE                                         r  kd/inst/inst/Ps2Interface_i/rx_data_reg[0]/C
                         clock pessimism             -0.497     1.454    
    SLICE_X39Y32         FDCE (Hold_fdce_C_D)         0.070     1.524    kd/inst/inst/Ps2Interface_i/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/data_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/ps2_data_s_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.111%)  route 0.095ns (33.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         0.560     1.443    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X28Y37         FDCE                                         r  kd/inst/inst/Ps2Interface_i/data_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y37         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  kd/inst/inst/Ps2Interface_i/data_count_reg[3]/Q
                         net (fo=5, routed)           0.095     1.679    kd/inst/inst/Ps2Interface_i/data_count[3]
    SLICE_X29Y37         LUT6 (Prop_lut6_I0_O)        0.045     1.724 r  kd/inst/inst/Ps2Interface_i/ps2_data_s_i_1/O
                         net (fo=1, routed)           0.000     1.724    kd/inst/inst/Ps2Interface_i/ps2_data_s_i_1_n_0
    SLICE_X29Y37         FDPE                                         r  kd/inst/inst/Ps2Interface_i/ps2_data_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         0.829     1.956    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X29Y37         FDPE                                         r  kd/inst/inst/Ps2Interface_i/ps2_data_s_reg/C
                         clock pessimism             -0.500     1.456    
    SLICE_X29Y37         FDPE (Hold_fdpe_C_D)         0.092     1.548    kd/inst/inst/Ps2Interface_i/ps2_data_s_reg
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/rx_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/key_in_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         0.557     1.440    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X39Y32         FDCE                                         r  kd/inst/inst/Ps2Interface_i/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  kd/inst/inst/Ps2Interface_i/rx_data_reg[2]/Q
                         net (fo=3, routed)           0.122     1.703    kd/inst/inst/rx_data[2]
    SLICE_X39Y31         FDCE                                         r  kd/inst/inst/key_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         0.823     1.950    kd/inst/inst/clk
    SLICE_X39Y31         FDCE                                         r  kd/inst/inst/key_in_reg[2]/C
                         clock pessimism             -0.497     1.453    
    SLICE_X39Y31         FDCE (Hold_fdce_C_D)         0.066     1.519    kd/inst/inst/key_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/bits_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/bits_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.190ns (61.072%)  route 0.121ns (38.927%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         0.556     1.439    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X33Y31         FDCE                                         r  kd/inst/inst/Ps2Interface_i/bits_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  kd/inst/inst/Ps2Interface_i/bits_count_reg[0]/Q
                         net (fo=9, routed)           0.121     1.701    kd/inst/inst/Ps2Interface_i/bits_count_reg_n_0_[0]
    SLICE_X32Y31         LUT5 (Prop_lut5_I3_O)        0.049     1.750 r  kd/inst/inst/Ps2Interface_i/bits_count[3]_i_2/O
                         net (fo=1, routed)           0.000     1.750    kd/inst/inst/Ps2Interface_i/bits_count[3]_i_2_n_0
    SLICE_X32Y31         FDCE                                         r  kd/inst/inst/Ps2Interface_i/bits_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         0.823     1.950    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X32Y31         FDCE                                         r  kd/inst/inst/Ps2Interface_i/bits_count_reg[3]/C
                         clock pessimism             -0.498     1.452    
    SLICE_X32Y31         FDCE (Hold_fdce_C_D)         0.107     1.559    kd/inst/inst/Ps2Interface_i/bits_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/frame_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/rx_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.306%)  route 0.124ns (46.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         0.558     1.441    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X37Y33         FDCE                                         r  kd/inst/inst/Ps2Interface_i/frame_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  kd/inst/inst/Ps2Interface_i/frame_reg[4]/Q
                         net (fo=3, routed)           0.124     1.706    kd/inst/inst/Ps2Interface_i/p_0_in[3]
    SLICE_X38Y32         FDCE                                         r  kd/inst/inst/Ps2Interface_i/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         0.824     1.951    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X38Y32         FDCE                                         r  kd/inst/inst/Ps2Interface_i/rx_data_reg[3]/C
                         clock pessimism             -0.497     1.454    
    SLICE_X38Y32         FDCE (Hold_fdce_C_D)         0.059     1.513    kd/inst/inst/Ps2Interface_i/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.212ns (66.791%)  route 0.105ns (33.209%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         0.558     1.441    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X30Y33         FDCE                                         r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[11]/Q
                         net (fo=6, routed)           0.105     1.711    kd/inst/inst/Ps2Interface_i/p_1_in_0
    SLICE_X31Y33         LUT3 (Prop_lut3_I0_O)        0.048     1.759 r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state[13]_i_1/O
                         net (fo=1, routed)           0.000     1.759    kd/inst/inst/Ps2Interface_i/FSM_onehot_state[13]_i_1_n_0
    SLICE_X31Y33         FDCE                                         r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         0.825     1.952    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X31Y33         FDCE                                         r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[13]/C
                         clock pessimism             -0.498     1.454    
    SLICE_X31Y33         FDCE (Hold_fdce_C_D)         0.107     1.561    kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y13   a1/shift_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y13   a1/shift_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y13   a1/shift_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y13   a1/shift_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y13   a2/pb_in_delay_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y13   a2/pb_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y10   y_reg[15][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y16   y_reg[15][2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X50Y9    y_reg[15][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y13   a1/shift_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y13   a1/shift_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y13   a1/shift_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y13   a1/shift_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y13   a2/pb_in_delay_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y13   a2/pb_out_reg/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X48Y14   y_reg[15][6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y13   y_reg[15][7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y13   y_reg[15][9]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X48Y11   y_reg[2][4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y10   y_reg[15][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y16   y_reg[15][2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X50Y9    y_reg[15][3]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X50Y10   y_reg[15][4]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X50Y10   y_reg[15][5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y15   y_reg[1][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y16   y_reg[1][4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y16   y_reg[1][9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y8    y_reg[2][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y8    y_reg[2][1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.774ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.720ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.774ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/data_count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.745ns  (logic 0.518ns (9.017%)  route 5.227ns (90.983%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         1.564     5.085    a2/clk_IBUF_BUFG
    SLICE_X14Y13         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  a2/pb_out_reg/Q
                         net (fo=579, routed)         5.227    10.830    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X28Y37         FDCE                                         f  kd/inst/inst/Ps2Interface_i/data_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         1.443    14.784    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X28Y37         FDCE                                         r  kd/inst/inst/Ps2Interface_i/data_count_reg[2]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X28Y37         FDCE (Recov_fdce_C_CLR)     -0.405    14.604    kd/inst/inst/Ps2Interface_i/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                         -10.830    
  -------------------------------------------------------------------
                         slack                                  3.774    

Slack (MET) :             3.774ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/data_count_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.745ns  (logic 0.518ns (9.017%)  route 5.227ns (90.983%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         1.564     5.085    a2/clk_IBUF_BUFG
    SLICE_X14Y13         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  a2/pb_out_reg/Q
                         net (fo=579, routed)         5.227    10.830    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X28Y37         FDCE                                         f  kd/inst/inst/Ps2Interface_i/data_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         1.443    14.784    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X28Y37         FDCE                                         r  kd/inst/inst/Ps2Interface_i/data_count_reg[3]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X28Y37         FDCE (Recov_fdce_C_CLR)     -0.405    14.604    kd/inst/inst/Ps2Interface_i/data_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                         -10.830    
  -------------------------------------------------------------------
                         slack                                  3.774    

Slack (MET) :             3.778ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/data_count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.740ns  (logic 0.518ns (9.024%)  route 5.222ns (90.976%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         1.564     5.085    a2/clk_IBUF_BUFG
    SLICE_X14Y13         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  a2/pb_out_reg/Q
                         net (fo=579, routed)         5.222    10.826    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X29Y37         FDCE                                         f  kd/inst/inst/Ps2Interface_i/data_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         1.443    14.784    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X29Y37         FDCE                                         r  kd/inst/inst/Ps2Interface_i/data_count_reg[0]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X29Y37         FDCE (Recov_fdce_C_CLR)     -0.405    14.604    kd/inst/inst/Ps2Interface_i/data_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                         -10.826    
  -------------------------------------------------------------------
                         slack                                  3.778    

Slack (MET) :             3.778ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/data_count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.740ns  (logic 0.518ns (9.024%)  route 5.222ns (90.976%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         1.564     5.085    a2/clk_IBUF_BUFG
    SLICE_X14Y13         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  a2/pb_out_reg/Q
                         net (fo=579, routed)         5.222    10.826    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X29Y37         FDCE                                         f  kd/inst/inst/Ps2Interface_i/data_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         1.443    14.784    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X29Y37         FDCE                                         r  kd/inst/inst/Ps2Interface_i/data_count_reg[1]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X29Y37         FDCE (Recov_fdce_C_CLR)     -0.405    14.604    kd/inst/inst/Ps2Interface_i/data_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                         -10.826    
  -------------------------------------------------------------------
                         slack                                  3.778    

Slack (MET) :             3.824ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/data_inter_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.740ns  (logic 0.518ns (9.024%)  route 5.222ns (90.976%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         1.564     5.085    a2/clk_IBUF_BUFG
    SLICE_X14Y13         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  a2/pb_out_reg/Q
                         net (fo=579, routed)         5.222    10.826    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X29Y37         FDPE                                         f  kd/inst/inst/Ps2Interface_i/data_inter_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         1.443    14.784    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X29Y37         FDPE                                         r  kd/inst/inst/Ps2Interface_i/data_inter_reg/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X29Y37         FDPE (Recov_fdpe_C_PRE)     -0.359    14.650    kd/inst/inst/Ps2Interface_i/data_inter_reg
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                         -10.826    
  -------------------------------------------------------------------
                         slack                                  3.824    

Slack (MET) :             3.824ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/ps2_data_s_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.740ns  (logic 0.518ns (9.024%)  route 5.222ns (90.976%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         1.564     5.085    a2/clk_IBUF_BUFG
    SLICE_X14Y13         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  a2/pb_out_reg/Q
                         net (fo=579, routed)         5.222    10.826    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X29Y37         FDPE                                         f  kd/inst/inst/Ps2Interface_i/ps2_data_s_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         1.443    14.784    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X29Y37         FDPE                                         r  kd/inst/inst/Ps2Interface_i/ps2_data_s_reg/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X29Y37         FDPE (Recov_fdpe_C_PRE)     -0.359    14.650    kd/inst/inst/Ps2Interface_i/ps2_data_s_reg
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                         -10.826    
  -------------------------------------------------------------------
                         slack                                  3.824    

Slack (MET) :             4.211ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/ps2_clk_out_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.304ns  (logic 0.518ns (9.767%)  route 4.786ns (90.233%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         1.564     5.085    a2/clk_IBUF_BUFG
    SLICE_X14Y13         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  a2/pb_out_reg/Q
                         net (fo=579, routed)         4.786    10.389    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X31Y34         FDCE                                         f  kd/inst/inst/Ps2Interface_i/ps2_clk_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         1.439    14.780    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X31Y34         FDCE                                         r  kd/inst/inst/Ps2Interface_i/ps2_clk_out_reg/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X31Y34         FDCE (Recov_fdce_C_CLR)     -0.405    14.600    kd/inst/inst/Ps2Interface_i/ps2_clk_out_reg
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                         -10.389    
  -------------------------------------------------------------------
                         slack                                  4.211    

Slack (MET) :             4.211ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/ps2_data_out_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.304ns  (logic 0.518ns (9.767%)  route 4.786ns (90.233%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         1.564     5.085    a2/clk_IBUF_BUFG
    SLICE_X14Y13         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  a2/pb_out_reg/Q
                         net (fo=579, routed)         4.786    10.389    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X31Y34         FDCE                                         f  kd/inst/inst/Ps2Interface_i/ps2_data_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         1.439    14.780    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X31Y34         FDCE                                         r  kd/inst/inst/Ps2Interface_i/ps2_data_out_reg/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X31Y34         FDCE (Recov_fdce_C_CLR)     -0.405    14.600    kd/inst/inst/Ps2Interface_i/ps2_data_out_reg
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                         -10.389    
  -------------------------------------------------------------------
                         slack                                  4.211    

Slack (MET) :             4.228ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.367ns  (logic 0.518ns (9.651%)  route 4.849ns (90.349%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         1.564     5.085    a2/clk_IBUF_BUFG
    SLICE_X14Y13         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  a2/pb_out_reg/Q
                         net (fo=579, routed)         4.849    10.453    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X30Y29         FDCE                                         f  kd/inst/inst/Ps2Interface_i/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         1.434    14.775    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X30Y29         FDCE                                         r  kd/inst/inst/Ps2Interface_i/counter_reg[0]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X30Y29         FDCE (Recov_fdce_C_CLR)     -0.319    14.681    kd/inst/inst/Ps2Interface_i/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.681    
                         arrival time                         -10.453    
  -------------------------------------------------------------------
                         slack                                  4.228    

Slack (MET) :             4.253ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.259ns  (logic 0.518ns (9.850%)  route 4.741ns (90.150%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         1.564     5.085    a2/clk_IBUF_BUFG
    SLICE_X14Y13         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  a2/pb_out_reg/Q
                         net (fo=579, routed)         4.741    10.344    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X28Y29         FDCE                                         f  kd/inst/inst/Ps2Interface_i/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         1.436    14.777    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X28Y29         FDCE                                         r  kd/inst/inst/Ps2Interface_i/counter_reg[1]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X28Y29         FDCE (Recov_fdce_C_CLR)     -0.405    14.597    kd/inst/inst/Ps2Interface_i/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.344    
  -------------------------------------------------------------------
                         slack                                  4.253    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.164ns (18.095%)  route 0.742ns (81.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         0.562     1.445    a2/clk_IBUF_BUFG
    SLICE_X14Y13         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  a2/pb_out_reg/Q
                         net (fo=579, routed)         0.742     2.351    kd/rst2
    SLICE_X38Y21         FDCE                                         f  kd/key_down_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         0.820     1.947    kd/clk_IBUF_BUFG
    SLICE_X38Y21         FDCE                                         r  kd/key_down_reg[17]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X38Y21         FDCE (Remov_fdce_C_CLR)     -0.067     1.631    kd/key_down_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.164ns (18.095%)  route 0.742ns (81.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         0.562     1.445    a2/clk_IBUF_BUFG
    SLICE_X14Y13         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  a2/pb_out_reg/Q
                         net (fo=579, routed)         0.742     2.351    kd/rst2
    SLICE_X38Y21         FDCE                                         f  kd/key_down_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         0.820     1.947    kd/clk_IBUF_BUFG
    SLICE_X38Y21         FDCE                                         r  kd/key_down_reg[18]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X38Y21         FDCE (Remov_fdce_C_CLR)     -0.067     1.631    kd/key_down_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.164ns (18.095%)  route 0.742ns (81.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         0.562     1.445    a2/clk_IBUF_BUFG
    SLICE_X14Y13         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  a2/pb_out_reg/Q
                         net (fo=579, routed)         0.742     2.351    kd/rst2
    SLICE_X38Y21         FDCE                                         f  kd/key_down_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         0.820     1.947    kd/clk_IBUF_BUFG
    SLICE_X38Y21         FDCE                                         r  kd/key_down_reg[19]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X38Y21         FDCE (Remov_fdce_C_CLR)     -0.067     1.631    kd/key_down_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.752ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            finish_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.164ns (17.744%)  route 0.760ns (82.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         0.562     1.445    a2/clk_IBUF_BUFG
    SLICE_X14Y13         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  a2/pb_out_reg/Q
                         net (fo=579, routed)         0.760     2.369    rst2
    SLICE_X39Y9          FDCE                                         f  finish_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X39Y9          FDCE                                         r  finish_reg[0]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X39Y9          FDCE (Remov_fdce_C_CLR)     -0.092     1.617    finish_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           2.369    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.861ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[102]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.164ns (16.050%)  route 0.858ns (83.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         0.562     1.445    a2/clk_IBUF_BUFG
    SLICE_X14Y13         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  a2/pb_out_reg/Q
                         net (fo=579, routed)         0.858     2.467    kd/rst2
    SLICE_X43Y22         FDCE                                         f  kd/key_down_reg[102]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         0.820     1.947    kd/clk_IBUF_BUFG
    SLICE_X43Y22         FDCE                                         r  kd/key_down_reg[102]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X43Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.606    kd/key_down_reg[102]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           2.467    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.861ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[99]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.164ns (16.050%)  route 0.858ns (83.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         0.562     1.445    a2/clk_IBUF_BUFG
    SLICE_X14Y13         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  a2/pb_out_reg/Q
                         net (fo=579, routed)         0.858     2.467    kd/rst2
    SLICE_X43Y22         FDCE                                         f  kd/key_down_reg[99]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         0.820     1.947    kd/clk_IBUF_BUFG
    SLICE_X43Y22         FDCE                                         r  kd/key_down_reg[99]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X43Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.606    kd/key_down_reg[99]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           2.467    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.862ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.164ns (15.659%)  route 0.883ns (84.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         0.562     1.445    a2/clk_IBUF_BUFG
    SLICE_X14Y13         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  a2/pb_out_reg/Q
                         net (fo=579, routed)         0.883     2.492    kd/rst2
    SLICE_X38Y22         FDCE                                         f  kd/key_down_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         0.819     1.946    kd/clk_IBUF_BUFG
    SLICE_X38Y22         FDCE                                         r  kd/key_down_reg[22]/C
                         clock pessimism             -0.249     1.697    
    SLICE_X38Y22         FDCE (Remov_fdce_C_CLR)     -0.067     1.630    kd/key_down_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           2.492    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.862ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[27]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.164ns (15.659%)  route 0.883ns (84.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         0.562     1.445    a2/clk_IBUF_BUFG
    SLICE_X14Y13         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  a2/pb_out_reg/Q
                         net (fo=579, routed)         0.883     2.492    kd/rst2
    SLICE_X38Y22         FDCE                                         f  kd/key_down_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         0.819     1.946    kd/clk_IBUF_BUFG
    SLICE_X38Y22         FDCE                                         r  kd/key_down_reg[27]/C
                         clock pessimism             -0.249     1.697    
    SLICE_X38Y22         FDCE (Remov_fdce_C_CLR)     -0.067     1.630    kd/key_down_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           2.492    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.862ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[31]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.164ns (15.659%)  route 0.883ns (84.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         0.562     1.445    a2/clk_IBUF_BUFG
    SLICE_X14Y13         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  a2/pb_out_reg/Q
                         net (fo=579, routed)         0.883     2.492    kd/rst2
    SLICE_X38Y22         FDCE                                         f  kd/key_down_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         0.819     1.946    kd/clk_IBUF_BUFG
    SLICE_X38Y22         FDCE                                         r  kd/key_down_reg[31]/C
                         clock pessimism             -0.249     1.697    
    SLICE_X38Y22         FDCE (Remov_fdce_C_CLR)     -0.067     1.630    kd/key_down_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           2.492    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.934ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[33]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.164ns (14.690%)  route 0.952ns (85.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         0.562     1.445    a2/clk_IBUF_BUFG
    SLICE_X14Y13         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  a2/pb_out_reg/Q
                         net (fo=579, routed)         0.952     2.562    kd/rst2
    SLICE_X38Y24         FDCE                                         f  kd/key_down_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=645, routed)         0.816     1.943    kd/clk_IBUF_BUFG
    SLICE_X38Y24         FDCE                                         r  kd/key_down_reg[33]/C
                         clock pessimism             -0.249     1.694    
    SLICE_X38Y24         FDCE (Remov_fdce_C_CLR)     -0.067     1.627    kd/key_down_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           2.562    
  -------------------------------------------------------------------
                         slack                                  0.934    





