# do risac_soc_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying /home/saad/intelFPGA/13.0sub/modelsim_ase/linuxaloem/../modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/saad/trashcan/velox/risac_soc/sources {/home/saad/trashcan/velox/risac_soc/sources/risac_soc.v}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module risac_soc
# -- Compiling module risac_soc_tb
# ** Warning: /home/saad/trashcan/velox/risac_soc/sources/risac_soc.v(30): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	risac_soc_tb
# vlib risac_soc_system
# ** Warning: (vlib-34) Library already exists at "risac_soc_system".
# vmap risac_soc_system risac_soc_system
# Modifying /home/saad/intelFPGA/13.0sub/modelsim_ase/linuxaloem/../modelsim.ini
# vlog -vlog01compat -work risac_soc_system +incdir+/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis {/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/risac_soc_system.v}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module risac_soc_system
# ** Warning: /home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/risac_soc_system.v(1420): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	risac_soc_system
# vlog -vlog01compat -work risac_soc_system +incdir+/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules {/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/altera_reset_controller.v}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module altera_reset_controller
# ** Warning: /home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/altera_reset_controller.v(111): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	altera_reset_controller
# vlog -vlog01compat -work risac_soc_system +incdir+/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules {/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/altera_reset_synchronizer.v}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module altera_reset_synchronizer
# ** Warning: /home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/altera_reset_synchronizer.v(88): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	altera_reset_synchronizer
# vlog -vlog01compat -work risac_soc_system +incdir+/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules {/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/altera_avalon_sc_fifo.v}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module altera_avalon_sc_fifo
# ** Warning: /home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/altera_avalon_sc_fifo.v(878): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# vlog -vlog01compat -work risac_soc_system +incdir+/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules {/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_uart_0.v}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module risac_soc_system_uart_0_tx
# -- Compiling module risac_soc_system_uart_0_rx_stimulus_source
# -- Compiling module risac_soc_system_uart_0_rx
# -- Compiling module risac_soc_system_uart_0_regs
# -- Compiling module risac_soc_system_uart_0
# ** Warning: /home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_uart_0.v(917): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	risac_soc_system_uart_0
# vlog -vlog01compat -work risac_soc_system +incdir+/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules {/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_LEDR.v}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module risac_soc_system_LEDR
# ** Warning: /home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_LEDR.v(67): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	risac_soc_system_LEDR
# vlog -vlog01compat -work risac_soc_system +incdir+/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules {/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_Memory.v}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module risac_soc_system_Memory
# ** Warning: /home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_Memory.v(82): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	risac_soc_system_Memory
# vlog -vlog01compat -work risac_soc_system +incdir+/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules {/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac.v}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module risac
# ** Warning: /home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac.v(373): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	risac
# vlog -vlog01compat -work risac_soc_system +incdir+/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules {/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_avalon.v}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module risac_avalon
# ** Warning: /home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_avalon.v(39): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	risac_avalon
# vlog -sv -work risac_soc_system +incdir+/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules {/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/altera_merlin_arbitrator.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# vlog -sv -work risac_soc_system +incdir+/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules {/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_rsp_xbar_mux_001.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module risac_soc_system_rsp_xbar_mux_001
# 
# Top level modules:
# 	risac_soc_system_rsp_xbar_mux_001
# vlog -sv -work risac_soc_system +incdir+/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules {/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_rsp_xbar_demux.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module risac_soc_system_rsp_xbar_demux
# 
# Top level modules:
# 	risac_soc_system_rsp_xbar_demux
# vlog -sv -work risac_soc_system +incdir+/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules {/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_cmd_xbar_mux.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module risac_soc_system_cmd_xbar_mux
# 
# Top level modules:
# 	risac_soc_system_cmd_xbar_mux
# vlog -sv -work risac_soc_system +incdir+/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules {/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_cmd_xbar_demux_001.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module risac_soc_system_cmd_xbar_demux_001
# 
# Top level modules:
# 	risac_soc_system_cmd_xbar_demux_001
# vlog -sv -work risac_soc_system +incdir+/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules {/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_cmd_xbar_demux.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module risac_soc_system_cmd_xbar_demux
# 
# Top level modules:
# 	risac_soc_system_cmd_xbar_demux
# vlog -sv -work risac_soc_system +incdir+/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules {/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_id_router_001.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module risac_soc_system_id_router_001_default_decode
# -- Compiling module risac_soc_system_id_router_001
# 
# Top level modules:
# 	risac_soc_system_id_router_001
# vlog -sv -work risac_soc_system +incdir+/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules {/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_id_router.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module risac_soc_system_id_router_default_decode
# -- Compiling module risac_soc_system_id_router
# 
# Top level modules:
# 	risac_soc_system_id_router
# vlog -sv -work risac_soc_system +incdir+/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules {/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_addr_router_001.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module risac_soc_system_addr_router_001_default_decode
# -- Compiling module risac_soc_system_addr_router_001
# 
# Top level modules:
# 	risac_soc_system_addr_router_001
# vlog -sv -work risac_soc_system +incdir+/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules {/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_addr_router.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module risac_soc_system_addr_router_default_decode
# -- Compiling module risac_soc_system_addr_router
# 
# Top level modules:
# 	risac_soc_system_addr_router
# vlog -sv -work risac_soc_system +incdir+/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules {/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/altera_merlin_slave_agent.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_slave_agent
# ** Warning: /home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/altera_merlin_slave_agent.sv(584): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/altera_merlin_slave_agent.sv(469): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/altera_merlin_slave_agent.sv(470): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/altera_merlin_slave_agent.sv(471): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# vlog -sv -work risac_soc_system +incdir+/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules {/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# vlog -sv -work risac_soc_system +incdir+/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules {/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/altera_merlin_master_agent.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# vlog -sv -work risac_soc_system +incdir+/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules {/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/altera_merlin_slave_translator.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# vlog -sv -work risac_soc_system +incdir+/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules {/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/altera_merlin_master_translator.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# 
# vlog -vlog01compat -work work +incdir+/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis {/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/risac_soc_system.v}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module risac_soc_system
# ** Warning: /home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/risac_soc_system.v(1420): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	risac_soc_system
# vlog -vlog01compat -work work +incdir+/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules {/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/altera_avalon_sc_fifo.v}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module altera_avalon_sc_fifo
# ** Warning: /home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/altera_avalon_sc_fifo.v(878): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# vlog -vlog01compat -work work +incdir+/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules {/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module altera_avalon_st_clock_crosser
# ** Warning: /home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v(142): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	altera_avalon_st_clock_crosser
# vlog -vlog01compat -work work +incdir+/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules {/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module altera_avalon_st_handshake_clock_crosser
# ** Warning: /home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v(219): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	altera_avalon_st_handshake_clock_crosser
# vlog -vlog01compat -work work +incdir+/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules {/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module altera_avalon_st_pipeline_base
# ** Warning: /home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v(143): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# vlog -sv -work work +incdir+/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules {/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/altera_merlin_arbitrator.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# vlog -sv -work work +incdir+/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules {/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# vlog -sv -work work +incdir+/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules {/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/altera_merlin_master_agent.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# vlog -sv -work work +incdir+/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules {/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/altera_merlin_master_translator.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# vlog -sv -work work +incdir+/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules {/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/altera_merlin_slave_agent.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_slave_agent
# ** Warning: /home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/altera_merlin_slave_agent.sv(584): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/altera_merlin_slave_agent.sv(469): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/altera_merlin_slave_agent.sv(470): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/altera_merlin_slave_agent.sv(471): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# vlog -sv -work work +incdir+/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules {/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/altera_merlin_slave_translator.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# vlog -vlog01compat -work work +incdir+/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules {/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/altera_reset_controller.v}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module altera_reset_controller
# ** Warning: /home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/altera_reset_controller.v(111): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	altera_reset_controller
# vlog -vlog01compat -work work +incdir+/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules {/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/altera_reset_synchronizer.v}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module altera_reset_synchronizer
# ** Warning: /home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/altera_reset_synchronizer.v(88): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	altera_reset_synchronizer
# vlog -vlog01compat -work work +incdir+/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules {/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac.v}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module risac
# ** Warning: /home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac.v(373): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	risac
# vlog -vlog01compat -work work +incdir+/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules {/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_avalon.v}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module risac_avalon
# ** Warning: /home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_avalon.v(39): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	risac_avalon
# vlog -sv -work work +incdir+/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules {/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_addr_router.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module risac_soc_system_addr_router_default_decode
# -- Compiling module risac_soc_system_addr_router
# 
# Top level modules:
# 	risac_soc_system_addr_router
# vlog -sv -work work +incdir+/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules {/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_addr_router_001.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module risac_soc_system_addr_router_001_default_decode
# -- Compiling module risac_soc_system_addr_router_001
# 
# Top level modules:
# 	risac_soc_system_addr_router_001
# vlog -sv -work work +incdir+/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules {/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_cmd_xbar_demux.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module risac_soc_system_cmd_xbar_demux
# 
# Top level modules:
# 	risac_soc_system_cmd_xbar_demux
# vlog -sv -work work +incdir+/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules {/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_cmd_xbar_demux_001.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module risac_soc_system_cmd_xbar_demux_001
# 
# Top level modules:
# 	risac_soc_system_cmd_xbar_demux_001
# vlog -sv -work work +incdir+/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules {/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_cmd_xbar_mux.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module risac_soc_system_cmd_xbar_mux
# 
# Top level modules:
# 	risac_soc_system_cmd_xbar_mux
# vlog -sv -work work +incdir+/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules {/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_id_router.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module risac_soc_system_id_router_default_decode
# -- Compiling module risac_soc_system_id_router
# 
# Top level modules:
# 	risac_soc_system_id_router
# vlog -sv -work work +incdir+/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules {/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_id_router_001.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module risac_soc_system_id_router_001_default_decode
# -- Compiling module risac_soc_system_id_router_001
# 
# Top level modules:
# 	risac_soc_system_id_router_001
# vlog -vlog01compat -work work +incdir+/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules {/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_LEDR.v}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module risac_soc_system_LEDR
# ** Warning: /home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_LEDR.v(67): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	risac_soc_system_LEDR
# vlog -vlog01compat -work work +incdir+/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules {/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_Memory.v}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module risac_soc_system_Memory
# ** Warning: /home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_Memory.v(82): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	risac_soc_system_Memory
# vlog -vlog01compat -work work +incdir+/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules {/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_PLL.v}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module risac_soc_system_PLL_dffpipe_l2c
# -- Compiling module risac_soc_system_PLL_stdsync_sv6
# -- Compiling module risac_soc_system_PLL
# ** Warning: /home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_PLL.v(276): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	risac_soc_system_PLL
# vlog -sv -work work +incdir+/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules {/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_rsp_xbar_demux.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module risac_soc_system_rsp_xbar_demux
# 
# Top level modules:
# 	risac_soc_system_rsp_xbar_demux
# vlog -sv -work work +incdir+/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules {/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_rsp_xbar_mux_001.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module risac_soc_system_rsp_xbar_mux_001
# 
# Top level modules:
# 	risac_soc_system_rsp_xbar_mux_001
# vlog -vlog01compat -work work +incdir+/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules {/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_uart_0.v}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module risac_soc_system_uart_0_tx
# -- Compiling module risac_soc_system_uart_0_rx_stimulus_source
# -- Compiling module risac_soc_system_uart_0_rx
# -- Compiling module risac_soc_system_uart_0_regs
# -- Compiling module risac_soc_system_uart_0
# ** Warning: /home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_uart_0.v(917): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	risac_soc_system_uart_0
# vlog -vlog01compat -work work +incdir+/home/saad/trashcan/velox/risac_soc/sources {/home/saad/trashcan/velox/risac_soc/sources/risac_soc.v}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module risac_soc
# -- Compiling module risac_soc_tb
# ** Warning: /home/saad/trashcan/velox/risac_soc/sources/risac_soc.v(30): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	risac_soc_tb
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -L risac_soc_system -voptargs="+acc"  risac_soc_tb
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -L risac_soc_system -voptargs=\"+acc\" -t 1ps risac_soc_tb 
# Loading work.risac_soc_tb
# Loading work.risac_soc
# Loading work.risac_soc_system
# Loading work.risac_avalon
# Loading work.risac
# Loading work.risac_soc_system_Memory
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.risac_soc_system_LEDR
# Loading work.risac_soc_system_uart_0
# Loading work.risac_soc_system_uart_0_tx
# Loading work.risac_soc_system_uart_0_rx
# Loading work.risac_soc_system_uart_0_rx_stimulus_source
# Loading altera_mf_ver.altera_std_synchronizer
# Loading work.risac_soc_system_uart_0_regs
# Loading sv_std.std
# Loading work.altera_merlin_master_translator
# Loading work.altera_merlin_slave_translator
# Loading work.altera_merlin_master_agent
# Loading work.altera_merlin_slave_agent
# Loading work.altera_merlin_burst_uncompressor
# Loading work.altera_avalon_sc_fifo
# Loading work.risac_soc_system_addr_router
# Loading work.risac_soc_system_addr_router_default_decode
# Loading work.risac_soc_system_addr_router_001
# Loading work.risac_soc_system_addr_router_001_default_decode
# Loading work.risac_soc_system_id_router
# Loading work.risac_soc_system_id_router_default_decode
# Loading work.risac_soc_system_id_router_001
# Loading work.risac_soc_system_id_router_001_default_decode
# Loading work.altera_reset_controller
# Loading work.risac_soc_system_cmd_xbar_demux
# Loading work.risac_soc_system_cmd_xbar_demux_001
# Loading work.risac_soc_system_cmd_xbar_mux
# Loading work.altera_merlin_arbitrator
# Loading work.altera_merlin_arb_adder
# Loading work.risac_soc_system_rsp_xbar_demux
# Loading work.risac_soc_system_rsp_xbar_mux_001
# Loading work.altera_reset_synchronizer
# ** Warning: (vsim-8311) System Verilog assertions are supported only in Questasim.
# ** Warning: (vsim-3017) /home/saad/trashcan/velox/risac_soc/sources/risac_soc.v(13): [TFMPC] - Too few port connections. Expected 5, found 3.
#         Region: /risac_soc_tb/uut/soc_system
# ** Warning: (vsim-3722) /home/saad/trashcan/velox/risac_soc/sources/risac_soc.v(13): [TFMPC] - Missing connection for port 'uart_rxd'.
# ** Warning: (vsim-3722) /home/saad/trashcan/velox/risac_soc/sources/risac_soc.v(13): [TFMPC] - Missing connection for port 'uart_txd'.
# ** Warning: (vsim-3017) /home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_Memory.v(62): [TFMPC] - Too few port connections. Expected 23, found 7.
#         Region: /risac_soc_tb/uut/soc_system/memory/the_altsyncram
# ** Warning: (vsim-3722) /home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_Memory.v(62): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) /home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_Memory.v(62): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) /home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_Memory.v(62): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) /home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_Memory.v(62): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) /home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_Memory.v(62): [TFMPC] - Missing connection for port 'address_b'.
# ** Warning: (vsim-3722) /home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_Memory.v(62): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) /home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_Memory.v(62): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) /home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_Memory.v(62): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) /home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_Memory.v(62): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) /home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_Memory.v(62): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) /home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_Memory.v(62): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) /home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_Memory.v(62): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) /home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_Memory.v(62): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) /home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_Memory.v(62): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) /home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_Memory.v(62): [TFMPC] - Missing connection for port 'q_b'.
# ** Warning: (vsim-3722) /home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_Memory.v(62): [TFMPC] - Missing connection for port 'eccstatus'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#               350000: risac_soc_tb.uut.soc_system.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000010 --> 00000010
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#               490000: risac_soc_tb.uut.soc_system.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000014 --> 00000014
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#               710000: risac_soc_tb.uut.soc_system.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      0000001c --> 0000001c
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#               910000: risac_soc_tb.uut.soc_system.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000024 --> 00000024
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
# Break in Module risac_soc_tb at /home/saad/trashcan/velox/risac_soc/sources/risac_soc.v line 28
# Simulation Breakpoint: Break in Module risac_soc_tb at /home/saad/trashcan/velox/risac_soc/sources/risac_soc.v line 28
# MACRO ./risac_soc_run_msim_rtl_verilog.do PAUSED at line 71
do wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /risac_soc_tb/clk
# add wave -noupdate /risac_soc_tb/rstn
# add wave -noupdate -radix hexadecimal /risac_soc_tb/ledr
# add wave -noupdate -divider -height 20 RV32_AV_IBUS
# add wave -noupdate -label avIB_readdata -radix hexadecimal /risac_soc_tb/uut/soc_system/rv32i_core/avIB_readdata
# add wave -noupdate -label avIB_address -radix hexadecimal /risac_soc_tb/uut/soc_system/rv32i_core/avIB_address
# add wave -noupdate -label avIB_waitrequest -radix hexadecimal /risac_soc_tb/uut/soc_system/rv32i_core/avIB_waitrequest
# add wave -noupdate -label avIB_read /risac_soc_tb/uut/soc_system/rv32i_core/avIB_read
# add wave -noupdate -divider -height 20 RV32_AV_DBUS
# add wave -noupdate -label avDB_address -radix hexadecimal /risac_soc_tb/uut/soc_system/rv32i_core/avDB_address
# add wave -noupdate -label avDB_readdata -radix hexadecimal /risac_soc_tb/uut/soc_system/rv32i_core/avDB_readdata
# add wave -noupdate -label avDB_read /risac_soc_tb/uut/soc_system/rv32i_core/avDB_read
# add wave -noupdate -label avDB_writedata -radix hexadecimal /risac_soc_tb/uut/soc_system/rv32i_core/avDB_writedata
# add wave -noupdate -label avDB_byteenable -radix hexadecimal /risac_soc_tb/uut/soc_system/rv32i_core/avDB_byteenable
# add wave -noupdate -label avDB_write /risac_soc_tb/uut/soc_system/rv32i_core/avDB_write
# add wave -noupdate -label avDB_waitrequest /risac_soc_tb/uut/soc_system/rv32i_core/avDB_waitrequest
# add wave -noupdate -divider -height 20 RV32
# add wave -noupdate -label pc -radix hexadecimal /risac_soc_tb/uut/soc_system/rv32i_core/u_risac/pc
# add wave -noupdate -label iIbusWait /risac_soc_tb/uut/soc_system/rv32i_core/u_risac/iIbusWait
# add wave -noupdate -label stallPipe /risac_soc_tb/uut/soc_system/rv32i_core/u_risac/stallPipe
# add wave -noupdate -label dataHazard /risac_soc_tb/uut/soc_system/rv32i_core/u_risac/dataHazard
# add wave -noupdate -label lsuAddrOs /risac_soc_tb/uut/soc_system/rv32i_core/u_risac/lsuAddrOs
# add wave -noupdate -label rs1Data /risac_soc_tb/uut/soc_system/rv32i_core/u_risac/rs1Data
# add wave -noupdate -label rs2Data /risac_soc_tb/uut/soc_system/rv32i_core/u_risac/rs2Data
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {490000 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 192
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {267744 ps} {739324 ps}
restart
# Loading sv_std.std
# Loading work.altera_merlin_master_translator
# Loading work.altera_merlin_slave_translator
# Loading work.altera_merlin_master_agent
# Loading work.altera_merlin_slave_agent
# Loading work.altera_merlin_burst_uncompressor
# Loading work.risac_soc_system_addr_router
# Loading work.risac_soc_system_addr_router_default_decode
# Loading work.risac_soc_system_addr_router_001
# Loading work.risac_soc_system_addr_router_001_default_decode
# Loading work.risac_soc_system_id_router
# Loading work.risac_soc_system_id_router_default_decode
# Loading work.risac_soc_system_id_router_001
# Loading work.risac_soc_system_id_router_001_default_decode
# Loading work.risac_soc_system_cmd_xbar_demux
# Loading work.risac_soc_system_cmd_xbar_demux_001
# Loading work.risac_soc_system_cmd_xbar_mux
# Loading work.altera_merlin_arbitrator
# Loading work.altera_merlin_arb_adder
# Loading work.risac_soc_system_rsp_xbar_demux
# Loading work.risac_soc_system_rsp_xbar_mux_001
# ** Warning: (vsim-3017) /home/saad/trashcan/velox/risac_soc/sources/risac_soc.v(13): [TFMPC] - Too few port connections. Expected 5, found 3.
#         Region: /risac_soc_tb/uut/soc_system
# ** Warning: (vsim-3722) /home/saad/trashcan/velox/risac_soc/sources/risac_soc.v(13): [TFMPC] - Missing connection for port 'uart_rxd'.
# ** Warning: (vsim-3722) /home/saad/trashcan/velox/risac_soc/sources/risac_soc.v(13): [TFMPC] - Missing connection for port 'uart_txd'.
# ** Warning: (vsim-3017) /home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_Memory.v(62): [TFMPC] - Too few port connections. Expected 23, found 7.
#         Region: /risac_soc_tb/uut/soc_system/memory/the_altsyncram
# ** Warning: (vsim-3722) /home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_Memory.v(62): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) /home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_Memory.v(62): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) /home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_Memory.v(62): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) /home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_Memory.v(62): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) /home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_Memory.v(62): [TFMPC] - Missing connection for port 'address_b'.
# ** Warning: (vsim-3722) /home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_Memory.v(62): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) /home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_Memory.v(62): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) /home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_Memory.v(62): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) /home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_Memory.v(62): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) /home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_Memory.v(62): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) /home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_Memory.v(62): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) /home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_Memory.v(62): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) /home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_Memory.v(62): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) /home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_Memory.v(62): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) /home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_Memory.v(62): [TFMPC] - Missing connection for port 'q_b'.
# ** Warning: (vsim-3722) /home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_Memory.v(62): [TFMPC] - Missing connection for port 'eccstatus'.
run
run
run
run
#               350000: risac_soc_tb.uut.soc_system.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000010 --> 00000010
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
# WARNING: No extended dataflow license exists
add dataflow \
sim:/risac_soc_tb/uut/soc_system/rv32i_core/avIB_read 
# WARNING: No extended dataflow license exists
