
hello.elf:     file format elf32-littlearm


Disassembly of section .text:

82000000 <_start>:
82000000:	e59fd018 	ldr	sp, [pc, #24]	@ 82000020 <GET32+0x8>
82000004:	eb000027 	bl	820000a8 <main>
82000008:	eaffffff 	b	8200000c <hang>

8200000c <hang>:
8200000c:	eafffffe 	b	8200000c <hang>

82000010 <PUT32>:
82000010:	e5801000 	str	r1, [r0]
82000014:	e12fff1e 	bx	lr

82000018 <GET32>:
82000018:	e5900000 	ldr	r0, [r0]
8200001c:	e12fff1e 	bx	lr
82000020:	820010d0 	andhi	r1, r0, #208	@ 0xd0

82000024 <uart_send>:
82000024:	e92d4070 	push	{r4, r5, r6, lr}
82000028:	e3094014 	movw	r4, #36884	@ 0x9014
8200002c:	e34444e0 	movt	r4, #17632	@ 0x44e0
82000030:	e1a05000 	mov	r5, r0
82000034:	e1a00004 	mov	r0, r4
82000038:	ebfffff6 	bl	82000018 <GET32>
8200003c:	e3100020 	tst	r0, #32
82000040:	0afffffb 	beq	82000034 <uart_send+0x10>
82000044:	e3a00a09 	mov	r0, #36864	@ 0x9000
82000048:	e1a01005 	mov	r1, r5
8200004c:	e34404e0 	movt	r0, #17632	@ 0x44e0
82000050:	e8bd4070 	pop	{r4, r5, r6, lr}
82000054:	eaffffed 	b	82000010 <PUT32>

82000058 <uart_puts>:
82000058:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
8200005c:	e5d05000 	ldrb	r5, [r0]
82000060:	e3550000 	cmp	r5, #0
82000064:	08bd81f0 	popeq	{r4, r5, r6, r7, r8, pc}
82000068:	e3094014 	movw	r4, #36884	@ 0x9014
8200006c:	e3a07a09 	mov	r7, #36864	@ 0x9000
82000070:	e34444e0 	movt	r4, #17632	@ 0x44e0
82000074:	e34474e0 	movt	r7, #17632	@ 0x44e0
82000078:	e1a06000 	mov	r6, r0
8200007c:	e1a00004 	mov	r0, r4
82000080:	ebffffe4 	bl	82000018 <GET32>
82000084:	e3100020 	tst	r0, #32
82000088:	0afffffb 	beq	8200007c <uart_puts+0x24>
8200008c:	e1a01005 	mov	r1, r5
82000090:	e1a00007 	mov	r0, r7
82000094:	ebffffdd 	bl	82000010 <PUT32>
82000098:	e5f65001 	ldrb	r5, [r6, #1]!
8200009c:	e3550000 	cmp	r5, #0
820000a0:	1afffff5 	bne	8200007c <uart_puts+0x24>
820000a4:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

820000a8 <main>:
820000a8:	e30000bc 	movw	r0, #188	@ 0xbc
820000ac:	e3480200 	movt	r0, #33280	@ 0x8200
820000b0:	e92d4010 	push	{r4, lr}
820000b4:	ebffffe7 	bl	82000058 <uart_puts>
820000b8:	eafffffe 	b	820000b8 <main+0x10>
820000bc:	6c6c6548 	stclvs	5, cr6, [ip], #-288	@ 0xfffffee0
820000c0:	6f57206f 	svcvs	0x0057206f
820000c4:	0a646c72 	beq	8391b294 <_stack_top+0x18db294>
	...

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	412d3705 			@ <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	0c030a02 			@ <UNDEFINED> instruction: 0x0c030a02
  20:	14041201 	strne	r1, [r4], #-513	@ 0xfffffdff
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	1a011803 	bne	4603c <_start-0x81fb9fc4>
  2c:	22011c01 	andcs	r1, r1, #256	@ 0x100
  30:	Address 0x30 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <_start-0x80f2f2dc>
   4:	35312820 	ldrcc	r2, [r1, #-2080]!	@ 0xfffff7e0
   8:	2e34313a 	mrccs	1, 1, r3, cr4, cr10, {1}
   c:	65722e32 	ldrbvs	r2, [r2, #-3634]!	@ 0xfffff1ce
  10:	312d316c 			@ <UNDEFINED> instruction: 0x312d316c
  14:	34312029 	ldrtcc	r2, [r1], #-41	@ 0xffffffd7
  18:	312e322e 			@ <UNDEFINED> instruction: 0x312e322e
  1c:	32303220 	eorscc	r3, r0, #32, 4
  20:	31313134 	teqcc	r1, r4, lsr r1
  24:	Address 0x24 is out of bounds.

