
HexSense_STM32U585.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000238  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000033c4  08000238  08000238  00001238  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d0  080035fc  080035fc  000045fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080036cc  080036cc  000046cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  080036d0  080036d0  000046d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000009  20000000  080036d4  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000000b0  2000000c  080036dd  0000500c  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  200000bc  080036dd  000050bc  2**0
                  ALLOC
  8 .ARM.attributes 00000036  00000000  00000000  00005009  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000b29f  00000000  00000000  0000503f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 000019dd  00000000  00000000  000102de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00000a18  00000000  00000000  00011cc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 00000791  00000000  00000000  000126d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  0003170f  00000000  00000000  00012e69  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   0000c6a1  00000000  00000000  00044578  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    0013759d  00000000  00000000  00050c19  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  001881b6  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000028a4  00000000  00000000  001881fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 0000007e  00000000  00000000  0018aaa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000238 <__do_global_dtors_aux>:
 8000238:	b510      	push	{r4, lr}
 800023a:	4c05      	ldr	r4, [pc, #20]	@ (8000250 <__do_global_dtors_aux+0x18>)
 800023c:	7823      	ldrb	r3, [r4, #0]
 800023e:	b933      	cbnz	r3, 800024e <__do_global_dtors_aux+0x16>
 8000240:	4b04      	ldr	r3, [pc, #16]	@ (8000254 <__do_global_dtors_aux+0x1c>)
 8000242:	b113      	cbz	r3, 800024a <__do_global_dtors_aux+0x12>
 8000244:	4804      	ldr	r0, [pc, #16]	@ (8000258 <__do_global_dtors_aux+0x20>)
 8000246:	f3af 8000 	nop.w
 800024a:	2301      	movs	r3, #1
 800024c:	7023      	strb	r3, [r4, #0]
 800024e:	bd10      	pop	{r4, pc}
 8000250:	2000000c 	.word	0x2000000c
 8000254:	00000000 	.word	0x00000000
 8000258:	080035e4 	.word	0x080035e4

0800025c <frame_dummy>:
 800025c:	b508      	push	{r3, lr}
 800025e:	4b03      	ldr	r3, [pc, #12]	@ (800026c <frame_dummy+0x10>)
 8000260:	b11b      	cbz	r3, 800026a <frame_dummy+0xe>
 8000262:	4903      	ldr	r1, [pc, #12]	@ (8000270 <frame_dummy+0x14>)
 8000264:	4803      	ldr	r0, [pc, #12]	@ (8000274 <frame_dummy+0x18>)
 8000266:	f3af 8000 	nop.w
 800026a:	bd08      	pop	{r3, pc}
 800026c:	00000000 	.word	0x00000000
 8000270:	20000010 	.word	0x20000010
 8000274:	080035e4 	.word	0x080035e4

08000278 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000278:	b580      	push	{r7, lr}
 800027a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800027c:	f000 fa22 	bl	80006c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000280:	f000 f806 	bl	8000290 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000284:	f000 f8ca 	bl	800041c <MX_GPIO_Init>
  MX_SPI1_Init();
 8000288:	f000 f85a 	bl	8000340 <MX_SPI1_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800028c:	bf00      	nop
 800028e:	e7fd      	b.n	800028c <main+0x14>

08000290 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000290:	b580      	push	{r7, lr}
 8000292:	b09e      	sub	sp, #120	@ 0x78
 8000294:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000296:	f107 0318 	add.w	r3, r7, #24
 800029a:	2260      	movs	r2, #96	@ 0x60
 800029c:	2100      	movs	r1, #0
 800029e:	4618      	mov	r0, r3
 80002a0:	f003 f974 	bl	800358c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002a4:	463b      	mov	r3, r7
 80002a6:	2200      	movs	r2, #0
 80002a8:	601a      	str	r2, [r3, #0]
 80002aa:	605a      	str	r2, [r3, #4]
 80002ac:	609a      	str	r2, [r3, #8]
 80002ae:	60da      	str	r2, [r3, #12]
 80002b0:	611a      	str	r2, [r3, #16]
 80002b2:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80002b4:	f44f 3040 	mov.w	r0, #196608	@ 0x30000
 80002b8:	f000 fe0a 	bl	8000ed0 <HAL_PWREx_ControlVoltageScaling>
 80002bc:	4603      	mov	r3, r0
 80002be:	2b00      	cmp	r3, #0
 80002c0:	d001      	beq.n	80002c6 <SystemClock_Config+0x36>
  {
    Error_Handler();
 80002c2:	f000 f8e3 	bl	800048c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80002c6:	2301      	movs	r3, #1
 80002c8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80002ca:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80002ce:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002d0:	2302      	movs	r3, #2
 80002d2:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80002d4:	2303      	movs	r3, #3
 80002d6:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLMBOOST = RCC_PLLMBOOST_DIV1;
 80002d8:	2300      	movs	r3, #0
 80002da:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLM = 1;
 80002dc:	2301      	movs	r3, #1
 80002de:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLN = 8;
 80002e0:	2308      	movs	r3, #8
 80002e2:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLP = 2;
 80002e4:	2302      	movs	r3, #2
 80002e6:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80002e8:	2302      	movs	r3, #2
 80002ea:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLR = 1;
 80002ec:	2301      	movs	r3, #1
 80002ee:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLLVCIRANGE_1;
 80002f0:	230c      	movs	r3, #12
 80002f2:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80002f4:	2300      	movs	r3, #0
 80002f6:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002f8:	f107 0318 	add.w	r3, r7, #24
 80002fc:	4618      	mov	r0, r3
 80002fe:	f000 fe73 	bl	8000fe8 <HAL_RCC_OscConfig>
 8000302:	4603      	mov	r3, r0
 8000304:	2b00      	cmp	r3, #0
 8000306:	d001      	beq.n	800030c <SystemClock_Config+0x7c>
  {
    Error_Handler();
 8000308:	f000 f8c0 	bl	800048c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800030c:	231f      	movs	r3, #31
 800030e:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000310:	2303      	movs	r3, #3
 8000312:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000314:	2300      	movs	r3, #0
 8000316:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000318:	2300      	movs	r3, #0
 800031a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800031c:	2300      	movs	r3, #0
 800031e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8000320:	2300      	movs	r3, #0
 8000322:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000324:	463b      	mov	r3, r7
 8000326:	2103      	movs	r1, #3
 8000328:	4618      	mov	r0, r3
 800032a:	f001 fd39 	bl	8001da0 <HAL_RCC_ClockConfig>
 800032e:	4603      	mov	r3, r0
 8000330:	2b00      	cmp	r3, #0
 8000332:	d001      	beq.n	8000338 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 8000334:	f000 f8aa 	bl	800048c <Error_Handler>
  }
}
 8000338:	bf00      	nop
 800033a:	3778      	adds	r7, #120	@ 0x78
 800033c:	46bd      	mov	sp, r7
 800033e:	bd80      	pop	{r7, pc}

08000340 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000340:	b580      	push	{r7, lr}
 8000342:	b084      	sub	sp, #16
 8000344:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 0 */

  /* USER CODE END SPI1_Init 0 */

  SPI_AutonomousModeConfTypeDef HAL_SPI_AutonomousMode_Cfg_Struct = {0};
 8000346:	1d3b      	adds	r3, r7, #4
 8000348:	2200      	movs	r2, #0
 800034a:	601a      	str	r2, [r3, #0]
 800034c:	605a      	str	r2, [r3, #4]
 800034e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000350:	4b30      	ldr	r3, [pc, #192]	@ (8000414 <MX_SPI1_Init+0xd4>)
 8000352:	4a31      	ldr	r2, [pc, #196]	@ (8000418 <MX_SPI1_Init+0xd8>)
 8000354:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000356:	4b2f      	ldr	r3, [pc, #188]	@ (8000414 <MX_SPI1_Init+0xd4>)
 8000358:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800035c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800035e:	4b2d      	ldr	r3, [pc, #180]	@ (8000414 <MX_SPI1_Init+0xd4>)
 8000360:	2200      	movs	r2, #0
 8000362:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8000364:	4b2b      	ldr	r3, [pc, #172]	@ (8000414 <MX_SPI1_Init+0xd4>)
 8000366:	2203      	movs	r2, #3
 8000368:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800036a:	4b2a      	ldr	r3, [pc, #168]	@ (8000414 <MX_SPI1_Init+0xd4>)
 800036c:	2200      	movs	r2, #0
 800036e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000370:	4b28      	ldr	r3, [pc, #160]	@ (8000414 <MX_SPI1_Init+0xd4>)
 8000372:	2200      	movs	r2, #0
 8000374:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000376:	4b27      	ldr	r3, [pc, #156]	@ (8000414 <MX_SPI1_Init+0xd4>)
 8000378:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800037c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800037e:	4b25      	ldr	r3, [pc, #148]	@ (8000414 <MX_SPI1_Init+0xd4>)
 8000380:	2200      	movs	r2, #0
 8000382:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000384:	4b23      	ldr	r3, [pc, #140]	@ (8000414 <MX_SPI1_Init+0xd4>)
 8000386:	2200      	movs	r2, #0
 8000388:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800038a:	4b22      	ldr	r3, [pc, #136]	@ (8000414 <MX_SPI1_Init+0xd4>)
 800038c:	2200      	movs	r2, #0
 800038e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000390:	4b20      	ldr	r3, [pc, #128]	@ (8000414 <MX_SPI1_Init+0xd4>)
 8000392:	2200      	movs	r2, #0
 8000394:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x7;
 8000396:	4b1f      	ldr	r3, [pc, #124]	@ (8000414 <MX_SPI1_Init+0xd4>)
 8000398:	2207      	movs	r2, #7
 800039a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800039c:	4b1d      	ldr	r3, [pc, #116]	@ (8000414 <MX_SPI1_Init+0xd4>)
 800039e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80003a2:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80003a4:	4b1b      	ldr	r3, [pc, #108]	@ (8000414 <MX_SPI1_Init+0xd4>)
 80003a6:	2200      	movs	r2, #0
 80003a8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80003aa:	4b1a      	ldr	r3, [pc, #104]	@ (8000414 <MX_SPI1_Init+0xd4>)
 80003ac:	2200      	movs	r2, #0
 80003ae:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80003b0:	4b18      	ldr	r3, [pc, #96]	@ (8000414 <MX_SPI1_Init+0xd4>)
 80003b2:	2200      	movs	r2, #0
 80003b4:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80003b6:	4b17      	ldr	r3, [pc, #92]	@ (8000414 <MX_SPI1_Init+0xd4>)
 80003b8:	2200      	movs	r2, #0
 80003ba:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80003bc:	4b15      	ldr	r3, [pc, #84]	@ (8000414 <MX_SPI1_Init+0xd4>)
 80003be:	2200      	movs	r2, #0
 80003c0:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80003c2:	4b14      	ldr	r3, [pc, #80]	@ (8000414 <MX_SPI1_Init+0xd4>)
 80003c4:	2200      	movs	r2, #0
 80003c6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80003c8:	4b12      	ldr	r3, [pc, #72]	@ (8000414 <MX_SPI1_Init+0xd4>)
 80003ca:	2200      	movs	r2, #0
 80003cc:	659a      	str	r2, [r3, #88]	@ 0x58
  hspi1.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 80003ce:	4b11      	ldr	r3, [pc, #68]	@ (8000414 <MX_SPI1_Init+0xd4>)
 80003d0:	2200      	movs	r2, #0
 80003d2:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi1.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 80003d4:	4b0f      	ldr	r3, [pc, #60]	@ (8000414 <MX_SPI1_Init+0xd4>)
 80003d6:	2200      	movs	r2, #0
 80003d8:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80003da:	480e      	ldr	r0, [pc, #56]	@ (8000414 <MX_SPI1_Init+0xd4>)
 80003dc:	f002 ff64 	bl	80032a8 <HAL_SPI_Init>
 80003e0:	4603      	mov	r3, r0
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	d001      	beq.n	80003ea <MX_SPI1_Init+0xaa>
  {
    Error_Handler();
 80003e6:	f000 f851 	bl	800048c <Error_Handler>
  }
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerState = SPI_AUTO_MODE_DISABLE;
 80003ea:	2300      	movs	r3, #0
 80003ec:	607b      	str	r3, [r7, #4]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerSelection = SPI_GRP1_GPDMA_CH0_TCF_TRG;
 80003ee:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80003f2:	60bb      	str	r3, [r7, #8]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerPolarity = SPI_TRIG_POLARITY_RISING;
 80003f4:	2300      	movs	r3, #0
 80003f6:	60fb      	str	r3, [r7, #12]
  if (HAL_SPIEx_SetConfigAutonomousMode(&hspi1, &HAL_SPI_AutonomousMode_Cfg_Struct) != HAL_OK)
 80003f8:	1d3b      	adds	r3, r7, #4
 80003fa:	4619      	mov	r1, r3
 80003fc:	4805      	ldr	r0, [pc, #20]	@ (8000414 <MX_SPI1_Init+0xd4>)
 80003fe:	f003 f884 	bl	800350a <HAL_SPIEx_SetConfigAutonomousMode>
 8000402:	4603      	mov	r3, r0
 8000404:	2b00      	cmp	r3, #0
 8000406:	d001      	beq.n	800040c <MX_SPI1_Init+0xcc>
  {
    Error_Handler();
 8000408:	f000 f840 	bl	800048c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800040c:	bf00      	nop
 800040e:	3710      	adds	r7, #16
 8000410:	46bd      	mov	sp, r7
 8000412:	bd80      	pop	{r7, pc}
 8000414:	20000028 	.word	0x20000028
 8000418:	40013000 	.word	0x40013000

0800041c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800041c:	b480      	push	{r7}
 800041e:	b085      	sub	sp, #20
 8000420:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000422:	4b19      	ldr	r3, [pc, #100]	@ (8000488 <MX_GPIO_Init+0x6c>)
 8000424:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000428:	4a17      	ldr	r2, [pc, #92]	@ (8000488 <MX_GPIO_Init+0x6c>)
 800042a:	f043 0304 	orr.w	r3, r3, #4
 800042e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000432:	4b15      	ldr	r3, [pc, #84]	@ (8000488 <MX_GPIO_Init+0x6c>)
 8000434:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000438:	f003 0304 	and.w	r3, r3, #4
 800043c:	60fb      	str	r3, [r7, #12]
 800043e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000440:	4b11      	ldr	r3, [pc, #68]	@ (8000488 <MX_GPIO_Init+0x6c>)
 8000442:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000446:	4a10      	ldr	r2, [pc, #64]	@ (8000488 <MX_GPIO_Init+0x6c>)
 8000448:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800044c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000450:	4b0d      	ldr	r3, [pc, #52]	@ (8000488 <MX_GPIO_Init+0x6c>)
 8000452:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000456:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800045a:	60bb      	str	r3, [r7, #8]
 800045c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800045e:	4b0a      	ldr	r3, [pc, #40]	@ (8000488 <MX_GPIO_Init+0x6c>)
 8000460:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000464:	4a08      	ldr	r2, [pc, #32]	@ (8000488 <MX_GPIO_Init+0x6c>)
 8000466:	f043 0301 	orr.w	r3, r3, #1
 800046a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800046e:	4b06      	ldr	r3, [pc, #24]	@ (8000488 <MX_GPIO_Init+0x6c>)
 8000470:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000474:	f003 0301 	and.w	r3, r3, #1
 8000478:	607b      	str	r3, [r7, #4]
 800047a:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800047c:	bf00      	nop
 800047e:	3714      	adds	r7, #20
 8000480:	46bd      	mov	sp, r7
 8000482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000486:	4770      	bx	lr
 8000488:	46020c00 	.word	0x46020c00

0800048c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800048c:	b480      	push	{r7}
 800048e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000490:	b672      	cpsid	i
}
 8000492:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000494:	bf00      	nop
 8000496:	e7fd      	b.n	8000494 <Error_Handler+0x8>

08000498 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000498:	b480      	push	{r7}
 800049a:	b083      	sub	sp, #12
 800049c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800049e:	4b0a      	ldr	r3, [pc, #40]	@ (80004c8 <HAL_MspInit+0x30>)
 80004a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80004a4:	4a08      	ldr	r2, [pc, #32]	@ (80004c8 <HAL_MspInit+0x30>)
 80004a6:	f043 0304 	orr.w	r3, r3, #4
 80004aa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80004ae:	4b06      	ldr	r3, [pc, #24]	@ (80004c8 <HAL_MspInit+0x30>)
 80004b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80004b4:	f003 0304 	and.w	r3, r3, #4
 80004b8:	607b      	str	r3, [r7, #4]
 80004ba:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004bc:	bf00      	nop
 80004be:	370c      	adds	r7, #12
 80004c0:	46bd      	mov	sp, r7
 80004c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004c6:	4770      	bx	lr
 80004c8:	46020c00 	.word	0x46020c00

080004cc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80004cc:	b580      	push	{r7, lr}
 80004ce:	b0bc      	sub	sp, #240	@ 0xf0
 80004d0:	af00      	add	r7, sp, #0
 80004d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004d4:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80004d8:	2200      	movs	r2, #0
 80004da:	601a      	str	r2, [r3, #0]
 80004dc:	605a      	str	r2, [r3, #4]
 80004de:	609a      	str	r2, [r3, #8]
 80004e0:	60da      	str	r2, [r3, #12]
 80004e2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80004e4:	f107 0310 	add.w	r3, r7, #16
 80004e8:	22c8      	movs	r2, #200	@ 0xc8
 80004ea:	2100      	movs	r1, #0
 80004ec:	4618      	mov	r0, r3
 80004ee:	f003 f84d 	bl	800358c <memset>
  if(hspi->Instance==SPI1)
 80004f2:	687b      	ldr	r3, [r7, #4]
 80004f4:	681b      	ldr	r3, [r3, #0]
 80004f6:	4a27      	ldr	r2, [pc, #156]	@ (8000594 <HAL_SPI_MspInit+0xc8>)
 80004f8:	4293      	cmp	r3, r2
 80004fa:	d146      	bne.n	800058a <HAL_SPI_MspInit+0xbe>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 80004fc:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8000500:	f04f 0300 	mov.w	r3, #0
 8000504:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Spi1ClockSelection = RCC_SPI1CLKSOURCE_SYSCLK;
 8000508:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800050c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000510:	f107 0310 	add.w	r3, r7, #16
 8000514:	4618      	mov	r0, r3
 8000516:	f001 ffd7 	bl	80024c8 <HAL_RCCEx_PeriphCLKConfig>
 800051a:	4603      	mov	r3, r0
 800051c:	2b00      	cmp	r3, #0
 800051e:	d001      	beq.n	8000524 <HAL_SPI_MspInit+0x58>
    {
      Error_Handler();
 8000520:	f7ff ffb4 	bl	800048c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000524:	4b1c      	ldr	r3, [pc, #112]	@ (8000598 <HAL_SPI_MspInit+0xcc>)
 8000526:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800052a:	4a1b      	ldr	r2, [pc, #108]	@ (8000598 <HAL_SPI_MspInit+0xcc>)
 800052c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000530:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8000534:	4b18      	ldr	r3, [pc, #96]	@ (8000598 <HAL_SPI_MspInit+0xcc>)
 8000536:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800053a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800053e:	60fb      	str	r3, [r7, #12]
 8000540:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000542:	4b15      	ldr	r3, [pc, #84]	@ (8000598 <HAL_SPI_MspInit+0xcc>)
 8000544:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000548:	4a13      	ldr	r2, [pc, #76]	@ (8000598 <HAL_SPI_MspInit+0xcc>)
 800054a:	f043 0301 	orr.w	r3, r3, #1
 800054e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000552:	4b11      	ldr	r3, [pc, #68]	@ (8000598 <HAL_SPI_MspInit+0xcc>)
 8000554:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000558:	f003 0301 	and.w	r3, r3, #1
 800055c:	60bb      	str	r3, [r7, #8]
 800055e:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA1     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_6|GPIO_PIN_7;
 8000560:	23c2      	movs	r3, #194	@ 0xc2
 8000562:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000566:	2302      	movs	r3, #2
 8000568:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800056c:	2300      	movs	r3, #0
 800056e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000572:	2300      	movs	r3, #0
 8000574:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000578:	2305      	movs	r3, #5
 800057a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800057e:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000582:	4619      	mov	r1, r3
 8000584:	4805      	ldr	r0, [pc, #20]	@ (800059c <HAL_SPI_MspInit+0xd0>)
 8000586:	f000 facb 	bl	8000b20 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800058a:	bf00      	nop
 800058c:	37f0      	adds	r7, #240	@ 0xf0
 800058e:	46bd      	mov	sp, r7
 8000590:	bd80      	pop	{r7, pc}
 8000592:	bf00      	nop
 8000594:	40013000 	.word	0x40013000
 8000598:	46020c00 	.word	0x46020c00
 800059c:	42020000 	.word	0x42020000

080005a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80005a0:	b480      	push	{r7}
 80005a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80005a4:	bf00      	nop
 80005a6:	e7fd      	b.n	80005a4 <NMI_Handler+0x4>

080005a8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80005a8:	b480      	push	{r7}
 80005aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80005ac:	bf00      	nop
 80005ae:	e7fd      	b.n	80005ac <HardFault_Handler+0x4>

080005b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80005b0:	b480      	push	{r7}
 80005b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80005b4:	bf00      	nop
 80005b6:	e7fd      	b.n	80005b4 <MemManage_Handler+0x4>

080005b8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80005b8:	b480      	push	{r7}
 80005ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80005bc:	bf00      	nop
 80005be:	e7fd      	b.n	80005bc <BusFault_Handler+0x4>

080005c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80005c0:	b480      	push	{r7}
 80005c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80005c4:	bf00      	nop
 80005c6:	e7fd      	b.n	80005c4 <UsageFault_Handler+0x4>

080005c8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80005c8:	b480      	push	{r7}
 80005ca:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80005cc:	bf00      	nop
 80005ce:	46bd      	mov	sp, r7
 80005d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d4:	4770      	bx	lr

080005d6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80005d6:	b480      	push	{r7}
 80005d8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80005da:	bf00      	nop
 80005dc:	46bd      	mov	sp, r7
 80005de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e2:	4770      	bx	lr

080005e4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80005e4:	b480      	push	{r7}
 80005e6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80005e8:	bf00      	nop
 80005ea:	46bd      	mov	sp, r7
 80005ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f0:	4770      	bx	lr

080005f2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80005f2:	b580      	push	{r7, lr}
 80005f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80005f6:	f000 f90b 	bl	8000810 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80005fa:	bf00      	nop
 80005fc:	bd80      	pop	{r7, pc}
	...

08000600 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000600:	b480      	push	{r7}
 8000602:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000604:	4b18      	ldr	r3, [pc, #96]	@ (8000668 <SystemInit+0x68>)
 8000606:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800060a:	4a17      	ldr	r2, [pc, #92]	@ (8000668 <SystemInit+0x68>)
 800060c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000610:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
 8000614:	4b15      	ldr	r3, [pc, #84]	@ (800066c <SystemInit+0x6c>)
 8000616:	2201      	movs	r2, #1
 8000618:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 800061a:	4b14      	ldr	r3, [pc, #80]	@ (800066c <SystemInit+0x6c>)
 800061c:	2200      	movs	r2, #0
 800061e:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8000620:	4b12      	ldr	r3, [pc, #72]	@ (800066c <SystemInit+0x6c>)
 8000622:	2200      	movs	r2, #0
 8000624:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 8000626:	4b11      	ldr	r3, [pc, #68]	@ (800066c <SystemInit+0x6c>)
 8000628:	2200      	movs	r2, #0
 800062a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 800062c:	4b0f      	ldr	r3, [pc, #60]	@ (800066c <SystemInit+0x6c>)
 800062e:	681b      	ldr	r3, [r3, #0]
 8000630:	4a0e      	ldr	r2, [pc, #56]	@ (800066c <SystemInit+0x6c>)
 8000632:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 8000636:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 800063a:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
 800063c:	4b0b      	ldr	r3, [pc, #44]	@ (800066c <SystemInit+0x6c>)
 800063e:	2200      	movs	r2, #0
 8000640:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8000642:	4b0a      	ldr	r3, [pc, #40]	@ (800066c <SystemInit+0x6c>)
 8000644:	681b      	ldr	r3, [r3, #0]
 8000646:	4a09      	ldr	r2, [pc, #36]	@ (800066c <SystemInit+0x6c>)
 8000648:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800064c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 800064e:	4b07      	ldr	r3, [pc, #28]	@ (800066c <SystemInit+0x6c>)
 8000650:	2200      	movs	r2, #0
 8000652:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000654:	4b04      	ldr	r3, [pc, #16]	@ (8000668 <SystemInit+0x68>)
 8000656:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800065a:	609a      	str	r2, [r3, #8]
  #endif
}
 800065c:	bf00      	nop
 800065e:	46bd      	mov	sp, r7
 8000660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000664:	4770      	bx	lr
 8000666:	bf00      	nop
 8000668:	e000ed00 	.word	0xe000ed00
 800066c:	46020c00 	.word	0x46020c00

08000670 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8000670:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80006a8 <LoopForever+0x2>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000674:	f7ff ffc4 	bl	8000600 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000678:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800067a:	e003      	b.n	8000684 <LoopCopyDataInit>

0800067c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 800067c:	4b0b      	ldr	r3, [pc, #44]	@ (80006ac <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800067e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000680:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000682:	3104      	adds	r1, #4

08000684 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000684:	480a      	ldr	r0, [pc, #40]	@ (80006b0 <LoopForever+0xa>)
	ldr	r3, =_edata
 8000686:	4b0b      	ldr	r3, [pc, #44]	@ (80006b4 <LoopForever+0xe>)
	adds	r2, r0, r1
 8000688:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800068a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800068c:	d3f6      	bcc.n	800067c <CopyDataInit>
	ldr	r2, =_sbss
 800068e:	4a0a      	ldr	r2, [pc, #40]	@ (80006b8 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000690:	e002      	b.n	8000698 <LoopFillZerobss>

08000692 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000692:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000694:	f842 3b04 	str.w	r3, [r2], #4

08000698 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000698:	4b08      	ldr	r3, [pc, #32]	@ (80006bc <LoopForever+0x16>)
	cmp	r2, r3
 800069a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 800069c:	d3f9      	bcc.n	8000692 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800069e:	f002 ff7d 	bl	800359c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80006a2:	f7ff fde9 	bl	8000278 <main>

080006a6 <LoopForever>:

LoopForever:
    b LoopForever
 80006a6:	e7fe      	b.n	80006a6 <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 80006a8:	200c0000 	.word	0x200c0000
	ldr	r3, =_sidata
 80006ac:	080036d4 	.word	0x080036d4
	ldr	r0, =_sdata
 80006b0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80006b4:	20000009 	.word	0x20000009
	ldr	r2, =_sbss
 80006b8:	2000000c 	.word	0x2000000c
	ldr	r3, = _ebss
 80006bc:	200000bc 	.word	0x200000bc

080006c0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80006c0:	e7fe      	b.n	80006c0 <ADC1_IRQHandler>
	...

080006c4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80006c8:	4b12      	ldr	r3, [pc, #72]	@ (8000714 <HAL_Init+0x50>)
 80006ca:	681b      	ldr	r3, [r3, #0]
 80006cc:	4a11      	ldr	r2, [pc, #68]	@ (8000714 <HAL_Init+0x50>)
 80006ce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80006d2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80006d4:	2003      	movs	r0, #3
 80006d6:	f000 f94a 	bl	800096e <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80006da:	f001 fd53 	bl	8002184 <HAL_RCC_GetSysClockFreq>
 80006de:	4602      	mov	r2, r0
 80006e0:	4b0d      	ldr	r3, [pc, #52]	@ (8000718 <HAL_Init+0x54>)
 80006e2:	6a1b      	ldr	r3, [r3, #32]
 80006e4:	f003 030f 	and.w	r3, r3, #15
 80006e8:	490c      	ldr	r1, [pc, #48]	@ (800071c <HAL_Init+0x58>)
 80006ea:	5ccb      	ldrb	r3, [r1, r3]
 80006ec:	fa22 f303 	lsr.w	r3, r2, r3
 80006f0:	4a0b      	ldr	r2, [pc, #44]	@ (8000720 <HAL_Init+0x5c>)
 80006f2:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80006f4:	2004      	movs	r0, #4
 80006f6:	f000 f981 	bl	80009fc <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80006fa:	200f      	movs	r0, #15
 80006fc:	f000 f812 	bl	8000724 <HAL_InitTick>
 8000700:	4603      	mov	r3, r0
 8000702:	2b00      	cmp	r3, #0
 8000704:	d001      	beq.n	800070a <HAL_Init+0x46>
  {
    return HAL_ERROR;
 8000706:	2301      	movs	r3, #1
 8000708:	e002      	b.n	8000710 <HAL_Init+0x4c>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800070a:	f7ff fec5 	bl	8000498 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800070e:	2300      	movs	r3, #0
}
 8000710:	4618      	mov	r0, r3
 8000712:	bd80      	pop	{r7, pc}
 8000714:	40022000 	.word	0x40022000
 8000718:	46020c00 	.word	0x46020c00
 800071c:	080035fc 	.word	0x080035fc
 8000720:	20000000 	.word	0x20000000

08000724 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	b084      	sub	sp, #16
 8000728:	af00      	add	r7, sp, #0
 800072a:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 800072c:	2300      	movs	r3, #0
 800072e:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8000730:	4b33      	ldr	r3, [pc, #204]	@ (8000800 <HAL_InitTick+0xdc>)
 8000732:	781b      	ldrb	r3, [r3, #0]
 8000734:	2b00      	cmp	r3, #0
 8000736:	d101      	bne.n	800073c <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8000738:	2301      	movs	r3, #1
 800073a:	e05c      	b.n	80007f6 <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 800073c:	4b31      	ldr	r3, [pc, #196]	@ (8000804 <HAL_InitTick+0xe0>)
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	f003 0304 	and.w	r3, r3, #4
 8000744:	2b04      	cmp	r3, #4
 8000746:	d10c      	bne.n	8000762 <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8000748:	4b2f      	ldr	r3, [pc, #188]	@ (8000808 <HAL_InitTick+0xe4>)
 800074a:	681a      	ldr	r2, [r3, #0]
 800074c:	4b2c      	ldr	r3, [pc, #176]	@ (8000800 <HAL_InitTick+0xdc>)
 800074e:	781b      	ldrb	r3, [r3, #0]
 8000750:	4619      	mov	r1, r3
 8000752:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000756:	fbb3 f3f1 	udiv	r3, r3, r1
 800075a:	fbb2 f3f3 	udiv	r3, r2, r3
 800075e:	60fb      	str	r3, [r7, #12]
 8000760:	e037      	b.n	80007d2 <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 8000762:	f000 f9a3 	bl	8000aac <HAL_SYSTICK_GetCLKSourceConfig>
 8000766:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8000768:	68bb      	ldr	r3, [r7, #8]
 800076a:	2b02      	cmp	r3, #2
 800076c:	d023      	beq.n	80007b6 <HAL_InitTick+0x92>
 800076e:	68bb      	ldr	r3, [r7, #8]
 8000770:	2b02      	cmp	r3, #2
 8000772:	d82d      	bhi.n	80007d0 <HAL_InitTick+0xac>
 8000774:	68bb      	ldr	r3, [r7, #8]
 8000776:	2b00      	cmp	r3, #0
 8000778:	d003      	beq.n	8000782 <HAL_InitTick+0x5e>
 800077a:	68bb      	ldr	r3, [r7, #8]
 800077c:	2b01      	cmp	r3, #1
 800077e:	d00d      	beq.n	800079c <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8000780:	e026      	b.n	80007d0 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8000782:	4b21      	ldr	r3, [pc, #132]	@ (8000808 <HAL_InitTick+0xe4>)
 8000784:	681a      	ldr	r2, [r3, #0]
 8000786:	4b1e      	ldr	r3, [pc, #120]	@ (8000800 <HAL_InitTick+0xdc>)
 8000788:	781b      	ldrb	r3, [r3, #0]
 800078a:	4619      	mov	r1, r3
 800078c:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8000790:	fbb3 f3f1 	udiv	r3, r3, r1
 8000794:	fbb2 f3f3 	udiv	r3, r2, r3
 8000798:	60fb      	str	r3, [r7, #12]
        break;
 800079a:	e01a      	b.n	80007d2 <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 800079c:	4b18      	ldr	r3, [pc, #96]	@ (8000800 <HAL_InitTick+0xdc>)
 800079e:	781b      	ldrb	r3, [r3, #0]
 80007a0:	461a      	mov	r2, r3
 80007a2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80007a6:	fbb3 f3f2 	udiv	r3, r3, r2
 80007aa:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 80007ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80007b2:	60fb      	str	r3, [r7, #12]
        break;
 80007b4:	e00d      	b.n	80007d2 <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 80007b6:	4b12      	ldr	r3, [pc, #72]	@ (8000800 <HAL_InitTick+0xdc>)
 80007b8:	781b      	ldrb	r3, [r3, #0]
 80007ba:	461a      	mov	r2, r3
 80007bc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80007c0:	fbb3 f3f2 	udiv	r3, r3, r2
 80007c4:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80007c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80007cc:	60fb      	str	r3, [r7, #12]
        break;
 80007ce:	e000      	b.n	80007d2 <HAL_InitTick+0xae>
        break;
 80007d0:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 80007d2:	68f8      	ldr	r0, [r7, #12]
 80007d4:	f000 f8f0 	bl	80009b8 <HAL_SYSTICK_Config>
 80007d8:	4603      	mov	r3, r0
 80007da:	2b00      	cmp	r3, #0
 80007dc:	d001      	beq.n	80007e2 <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 80007de:	2301      	movs	r3, #1
 80007e0:	e009      	b.n	80007f6 <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80007e2:	2200      	movs	r2, #0
 80007e4:	6879      	ldr	r1, [r7, #4]
 80007e6:	f04f 30ff 	mov.w	r0, #4294967295
 80007ea:	f000 f8cb 	bl	8000984 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 80007ee:	4a07      	ldr	r2, [pc, #28]	@ (800080c <HAL_InitTick+0xe8>)
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 80007f4:	2300      	movs	r3, #0
}
 80007f6:	4618      	mov	r0, r3
 80007f8:	3710      	adds	r7, #16
 80007fa:	46bd      	mov	sp, r7
 80007fc:	bd80      	pop	{r7, pc}
 80007fe:	bf00      	nop
 8000800:	20000008 	.word	0x20000008
 8000804:	e000e010 	.word	0xe000e010
 8000808:	20000000 	.word	0x20000000
 800080c:	20000004 	.word	0x20000004

08000810 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000810:	b480      	push	{r7}
 8000812:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000814:	4b06      	ldr	r3, [pc, #24]	@ (8000830 <HAL_IncTick+0x20>)
 8000816:	781b      	ldrb	r3, [r3, #0]
 8000818:	461a      	mov	r2, r3
 800081a:	4b06      	ldr	r3, [pc, #24]	@ (8000834 <HAL_IncTick+0x24>)
 800081c:	681b      	ldr	r3, [r3, #0]
 800081e:	4413      	add	r3, r2
 8000820:	4a04      	ldr	r2, [pc, #16]	@ (8000834 <HAL_IncTick+0x24>)
 8000822:	6013      	str	r3, [r2, #0]
}
 8000824:	bf00      	nop
 8000826:	46bd      	mov	sp, r7
 8000828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800082c:	4770      	bx	lr
 800082e:	bf00      	nop
 8000830:	20000008 	.word	0x20000008
 8000834:	200000b8 	.word	0x200000b8

08000838 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000838:	b480      	push	{r7}
 800083a:	af00      	add	r7, sp, #0
  return uwTick;
 800083c:	4b03      	ldr	r3, [pc, #12]	@ (800084c <HAL_GetTick+0x14>)
 800083e:	681b      	ldr	r3, [r3, #0]
}
 8000840:	4618      	mov	r0, r3
 8000842:	46bd      	mov	sp, r7
 8000844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000848:	4770      	bx	lr
 800084a:	bf00      	nop
 800084c:	200000b8 	.word	0x200000b8

08000850 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000850:	b480      	push	{r7}
 8000852:	b085      	sub	sp, #20
 8000854:	af00      	add	r7, sp, #0
 8000856:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	f003 0307 	and.w	r3, r3, #7
 800085e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000860:	4b0c      	ldr	r3, [pc, #48]	@ (8000894 <__NVIC_SetPriorityGrouping+0x44>)
 8000862:	68db      	ldr	r3, [r3, #12]
 8000864:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000866:	68ba      	ldr	r2, [r7, #8]
 8000868:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800086c:	4013      	ands	r3, r2
 800086e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000870:	68fb      	ldr	r3, [r7, #12]
 8000872:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000874:	68bb      	ldr	r3, [r7, #8]
 8000876:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000878:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800087c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000880:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000882:	4a04      	ldr	r2, [pc, #16]	@ (8000894 <__NVIC_SetPriorityGrouping+0x44>)
 8000884:	68bb      	ldr	r3, [r7, #8]
 8000886:	60d3      	str	r3, [r2, #12]
}
 8000888:	bf00      	nop
 800088a:	3714      	adds	r7, #20
 800088c:	46bd      	mov	sp, r7
 800088e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000892:	4770      	bx	lr
 8000894:	e000ed00 	.word	0xe000ed00

08000898 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000898:	b480      	push	{r7}
 800089a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800089c:	4b04      	ldr	r3, [pc, #16]	@ (80008b0 <__NVIC_GetPriorityGrouping+0x18>)
 800089e:	68db      	ldr	r3, [r3, #12]
 80008a0:	0a1b      	lsrs	r3, r3, #8
 80008a2:	f003 0307 	and.w	r3, r3, #7
}
 80008a6:	4618      	mov	r0, r3
 80008a8:	46bd      	mov	sp, r7
 80008aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ae:	4770      	bx	lr
 80008b0:	e000ed00 	.word	0xe000ed00

080008b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80008b4:	b480      	push	{r7}
 80008b6:	b083      	sub	sp, #12
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	4603      	mov	r3, r0
 80008bc:	6039      	str	r1, [r7, #0]
 80008be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	db0a      	blt.n	80008de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008c8:	683b      	ldr	r3, [r7, #0]
 80008ca:	b2da      	uxtb	r2, r3
 80008cc:	490c      	ldr	r1, [pc, #48]	@ (8000900 <__NVIC_SetPriority+0x4c>)
 80008ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008d2:	0112      	lsls	r2, r2, #4
 80008d4:	b2d2      	uxtb	r2, r2
 80008d6:	440b      	add	r3, r1
 80008d8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80008dc:	e00a      	b.n	80008f4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008de:	683b      	ldr	r3, [r7, #0]
 80008e0:	b2da      	uxtb	r2, r3
 80008e2:	4908      	ldr	r1, [pc, #32]	@ (8000904 <__NVIC_SetPriority+0x50>)
 80008e4:	79fb      	ldrb	r3, [r7, #7]
 80008e6:	f003 030f 	and.w	r3, r3, #15
 80008ea:	3b04      	subs	r3, #4
 80008ec:	0112      	lsls	r2, r2, #4
 80008ee:	b2d2      	uxtb	r2, r2
 80008f0:	440b      	add	r3, r1
 80008f2:	761a      	strb	r2, [r3, #24]
}
 80008f4:	bf00      	nop
 80008f6:	370c      	adds	r7, #12
 80008f8:	46bd      	mov	sp, r7
 80008fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008fe:	4770      	bx	lr
 8000900:	e000e100 	.word	0xe000e100
 8000904:	e000ed00 	.word	0xe000ed00

08000908 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000908:	b480      	push	{r7}
 800090a:	b089      	sub	sp, #36	@ 0x24
 800090c:	af00      	add	r7, sp, #0
 800090e:	60f8      	str	r0, [r7, #12]
 8000910:	60b9      	str	r1, [r7, #8]
 8000912:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000914:	68fb      	ldr	r3, [r7, #12]
 8000916:	f003 0307 	and.w	r3, r3, #7
 800091a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800091c:	69fb      	ldr	r3, [r7, #28]
 800091e:	f1c3 0307 	rsb	r3, r3, #7
 8000922:	2b04      	cmp	r3, #4
 8000924:	bf28      	it	cs
 8000926:	2304      	movcs	r3, #4
 8000928:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800092a:	69fb      	ldr	r3, [r7, #28]
 800092c:	3304      	adds	r3, #4
 800092e:	2b06      	cmp	r3, #6
 8000930:	d902      	bls.n	8000938 <NVIC_EncodePriority+0x30>
 8000932:	69fb      	ldr	r3, [r7, #28]
 8000934:	3b03      	subs	r3, #3
 8000936:	e000      	b.n	800093a <NVIC_EncodePriority+0x32>
 8000938:	2300      	movs	r3, #0
 800093a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800093c:	f04f 32ff 	mov.w	r2, #4294967295
 8000940:	69bb      	ldr	r3, [r7, #24]
 8000942:	fa02 f303 	lsl.w	r3, r2, r3
 8000946:	43da      	mvns	r2, r3
 8000948:	68bb      	ldr	r3, [r7, #8]
 800094a:	401a      	ands	r2, r3
 800094c:	697b      	ldr	r3, [r7, #20]
 800094e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000950:	f04f 31ff 	mov.w	r1, #4294967295
 8000954:	697b      	ldr	r3, [r7, #20]
 8000956:	fa01 f303 	lsl.w	r3, r1, r3
 800095a:	43d9      	mvns	r1, r3
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000960:	4313      	orrs	r3, r2
         );
}
 8000962:	4618      	mov	r0, r3
 8000964:	3724      	adds	r7, #36	@ 0x24
 8000966:	46bd      	mov	sp, r7
 8000968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800096c:	4770      	bx	lr

0800096e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800096e:	b580      	push	{r7, lr}
 8000970:	b082      	sub	sp, #8
 8000972:	af00      	add	r7, sp, #0
 8000974:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000976:	6878      	ldr	r0, [r7, #4]
 8000978:	f7ff ff6a 	bl	8000850 <__NVIC_SetPriorityGrouping>
}
 800097c:	bf00      	nop
 800097e:	3708      	adds	r7, #8
 8000980:	46bd      	mov	sp, r7
 8000982:	bd80      	pop	{r7, pc}

08000984 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	b086      	sub	sp, #24
 8000988:	af00      	add	r7, sp, #0
 800098a:	4603      	mov	r3, r0
 800098c:	60b9      	str	r1, [r7, #8]
 800098e:	607a      	str	r2, [r7, #4]
 8000990:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000992:	f7ff ff81 	bl	8000898 <__NVIC_GetPriorityGrouping>
 8000996:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000998:	687a      	ldr	r2, [r7, #4]
 800099a:	68b9      	ldr	r1, [r7, #8]
 800099c:	6978      	ldr	r0, [r7, #20]
 800099e:	f7ff ffb3 	bl	8000908 <NVIC_EncodePriority>
 80009a2:	4602      	mov	r2, r0
 80009a4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80009a8:	4611      	mov	r1, r2
 80009aa:	4618      	mov	r0, r3
 80009ac:	f7ff ff82 	bl	80008b4 <__NVIC_SetPriority>
}
 80009b0:	bf00      	nop
 80009b2:	3718      	adds	r7, #24
 80009b4:	46bd      	mov	sp, r7
 80009b6:	bd80      	pop	{r7, pc}

080009b8 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80009b8:	b480      	push	{r7}
 80009ba:	b083      	sub	sp, #12
 80009bc:	af00      	add	r7, sp, #0
 80009be:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	3b01      	subs	r3, #1
 80009c4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80009c8:	d301      	bcc.n	80009ce <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 80009ca:	2301      	movs	r3, #1
 80009cc:	e00d      	b.n	80009ea <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 80009ce:	4a0a      	ldr	r2, [pc, #40]	@ (80009f8 <HAL_SYSTICK_Config+0x40>)
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	3b01      	subs	r3, #1
 80009d4:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 80009d6:	4b08      	ldr	r3, [pc, #32]	@ (80009f8 <HAL_SYSTICK_Config+0x40>)
 80009d8:	2200      	movs	r2, #0
 80009da:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 80009dc:	4b06      	ldr	r3, [pc, #24]	@ (80009f8 <HAL_SYSTICK_Config+0x40>)
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	4a05      	ldr	r2, [pc, #20]	@ (80009f8 <HAL_SYSTICK_Config+0x40>)
 80009e2:	f043 0303 	orr.w	r3, r3, #3
 80009e6:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 80009e8:	2300      	movs	r3, #0
}
 80009ea:	4618      	mov	r0, r3
 80009ec:	370c      	adds	r7, #12
 80009ee:	46bd      	mov	sp, r7
 80009f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f4:	4770      	bx	lr
 80009f6:	bf00      	nop
 80009f8:	e000e010 	.word	0xe000e010

080009fc <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80009fc:	b480      	push	{r7}
 80009fe:	b083      	sub	sp, #12
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	2b04      	cmp	r3, #4
 8000a08:	d844      	bhi.n	8000a94 <HAL_SYSTICK_CLKSourceConfig+0x98>
 8000a0a:	a201      	add	r2, pc, #4	@ (adr r2, 8000a10 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8000a0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a10:	08000a33 	.word	0x08000a33
 8000a14:	08000a51 	.word	0x08000a51
 8000a18:	08000a73 	.word	0x08000a73
 8000a1c:	08000a95 	.word	0x08000a95
 8000a20:	08000a25 	.word	0x08000a25
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8000a24:	4b1f      	ldr	r3, [pc, #124]	@ (8000aa4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	4a1e      	ldr	r2, [pc, #120]	@ (8000aa4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000a2a:	f043 0304 	orr.w	r3, r3, #4
 8000a2e:	6013      	str	r3, [r2, #0]
      break;
 8000a30:	e031      	b.n	8000a96 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8000a32:	4b1c      	ldr	r3, [pc, #112]	@ (8000aa4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000a34:	681b      	ldr	r3, [r3, #0]
 8000a36:	4a1b      	ldr	r2, [pc, #108]	@ (8000aa4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000a38:	f023 0304 	bic.w	r3, r3, #4
 8000a3c:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
 8000a3e:	4b1a      	ldr	r3, [pc, #104]	@ (8000aa8 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000a40:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a44:	4a18      	ldr	r2, [pc, #96]	@ (8000aa8 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000a46:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8000a4a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8000a4e:	e022      	b.n	8000a96 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8000a50:	4b14      	ldr	r3, [pc, #80]	@ (8000aa4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000a52:	681b      	ldr	r3, [r3, #0]
 8000a54:	4a13      	ldr	r2, [pc, #76]	@ (8000aa4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000a56:	f023 0304 	bic.w	r3, r3, #4
 8000a5a:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 8000a5c:	4b12      	ldr	r3, [pc, #72]	@ (8000aa8 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000a5e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a62:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8000a66:	4a10      	ldr	r2, [pc, #64]	@ (8000aa8 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000a68:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000a6c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8000a70:	e011      	b.n	8000a96 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8000a72:	4b0c      	ldr	r3, [pc, #48]	@ (8000aa4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000a74:	681b      	ldr	r3, [r3, #0]
 8000a76:	4a0b      	ldr	r2, [pc, #44]	@ (8000aa4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000a78:	f023 0304 	bic.w	r3, r3, #4
 8000a7c:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 8000a7e:	4b0a      	ldr	r3, [pc, #40]	@ (8000aa8 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000a80:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a84:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8000a88:	4a07      	ldr	r2, [pc, #28]	@ (8000aa8 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000a8a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8000a8e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8000a92:	e000      	b.n	8000a96 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8000a94:	bf00      	nop
  }
}
 8000a96:	bf00      	nop
 8000a98:	370c      	adds	r7, #12
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa0:	4770      	bx	lr
 8000aa2:	bf00      	nop
 8000aa4:	e000e010 	.word	0xe000e010
 8000aa8:	46020c00 	.word	0x46020c00

08000aac <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8000aac:	b480      	push	{r7}
 8000aae:	b083      	sub	sp, #12
 8000ab0:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 8000ab2:	4b19      	ldr	r3, [pc, #100]	@ (8000b18 <HAL_SYSTICK_GetCLKSourceConfig+0x6c>)
 8000ab4:	681b      	ldr	r3, [r3, #0]
 8000ab6:	f003 0304 	and.w	r3, r3, #4
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	d002      	beq.n	8000ac4 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8000abe:	2304      	movs	r3, #4
 8000ac0:	607b      	str	r3, [r7, #4]
 8000ac2:	e021      	b.n	8000b08 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL);
 8000ac4:	4b15      	ldr	r3, [pc, #84]	@ (8000b1c <HAL_SYSTICK_GetCLKSourceConfig+0x70>)
 8000ac6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000aca:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8000ace:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8000ad0:	683b      	ldr	r3, [r7, #0]
 8000ad2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8000ad6:	d011      	beq.n	8000afc <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8000ad8:	683b      	ldr	r3, [r7, #0]
 8000ada:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8000ade:	d810      	bhi.n	8000b02 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
 8000ae0:	683b      	ldr	r3, [r7, #0]
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d004      	beq.n	8000af0 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8000ae6:	683b      	ldr	r3, [r7, #0]
 8000ae8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8000aec:	d003      	beq.n	8000af6 <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 8000aee:	e008      	b.n	8000b02 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8000af0:	2300      	movs	r3, #0
 8000af2:	607b      	str	r3, [r7, #4]
        break;
 8000af4:	e008      	b.n	8000b08 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8000af6:	2301      	movs	r3, #1
 8000af8:	607b      	str	r3, [r7, #4]
        break;
 8000afa:	e005      	b.n	8000b08 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 8000afc:	2302      	movs	r3, #2
 8000afe:	607b      	str	r3, [r7, #4]
        break;
 8000b00:	e002      	b.n	8000b08 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8000b02:	2300      	movs	r3, #0
 8000b04:	607b      	str	r3, [r7, #4]
        break;
 8000b06:	bf00      	nop
    }
  }
  return systick_source;
 8000b08:	687b      	ldr	r3, [r7, #4]
}
 8000b0a:	4618      	mov	r0, r3
 8000b0c:	370c      	adds	r7, #12
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop
 8000b18:	e000e010 	.word	0xe000e010
 8000b1c:	46020c00 	.word	0x46020c00

08000b20 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8000b20:	b480      	push	{r7}
 8000b22:	b089      	sub	sp, #36	@ 0x24
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]
 8000b28:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	613b      	str	r3, [r7, #16]

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8000b32:	e1ba      	b.n	8000eaa <HAL_GPIO_Init+0x38a>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8000b34:	683b      	ldr	r3, [r7, #0]
 8000b36:	681a      	ldr	r2, [r3, #0]
 8000b38:	2101      	movs	r1, #1
 8000b3a:	697b      	ldr	r3, [r7, #20]
 8000b3c:	fa01 f303 	lsl.w	r3, r1, r3
 8000b40:	4013      	ands	r3, r2
 8000b42:	60fb      	str	r3, [r7, #12]

    /* Save Pin Position */
    pin_position = position;
 8000b44:	697b      	ldr	r3, [r7, #20]
 8000b46:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
 8000b48:	68fb      	ldr	r3, [r7, #12]
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	f000 81aa 	beq.w	8000ea4 <HAL_GPIO_Init+0x384>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if (GPIOx == LPGPIO1)
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	4a55      	ldr	r2, [pc, #340]	@ (8000ca8 <HAL_GPIO_Init+0x188>)
 8000b54:	4293      	cmp	r3, r2
 8000b56:	d15d      	bne.n	8000c14 <HAL_GPIO_Init+0xf4>
      {
        /* MODER configuration */
        tmp = GPIOx->MODER;
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(LPGPIO_MODER_MOD0 << position);
 8000b5e:	2201      	movs	r2, #1
 8000b60:	697b      	ldr	r3, [r7, #20]
 8000b62:	fa02 f303 	lsl.w	r3, r2, r3
 8000b66:	43db      	mvns	r3, r3
 8000b68:	69fa      	ldr	r2, [r7, #28]
 8000b6a:	4013      	ands	r3, r2
 8000b6c:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
 8000b6e:	683b      	ldr	r3, [r7, #0]
 8000b70:	685b      	ldr	r3, [r3, #4]
 8000b72:	f003 0201 	and.w	r2, r3, #1
 8000b76:	697b      	ldr	r3, [r7, #20]
 8000b78:	fa02 f303 	lsl.w	r3, r2, r3
 8000b7c:	69fa      	ldr	r2, [r7, #28]
 8000b7e:	4313      	orrs	r3, r2
 8000b80:	61fb      	str	r3, [r7, #28]
        GPIOx->MODER = tmp;
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	69fa      	ldr	r2, [r7, #28]
 8000b86:	601a      	str	r2, [r3, #0]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
 8000b88:	4a48      	ldr	r2, [pc, #288]	@ (8000cac <HAL_GPIO_Init+0x18c>)
 8000b8a:	697b      	ldr	r3, [r7, #20]
 8000b8c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000b90:	613b      	str	r3, [r7, #16]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 8000b92:	4a46      	ldr	r2, [pc, #280]	@ (8000cac <HAL_GPIO_Init+0x18c>)
 8000b94:	697b      	ldr	r3, [r7, #20]
 8000b96:	00db      	lsls	r3, r3, #3
 8000b98:	4413      	add	r3, r2
 8000b9a:	685b      	ldr	r3, [r3, #4]
 8000b9c:	61bb      	str	r3, [r7, #24]

        /* Configure Alternate function mapped with the current IO */
        tmp = p_gpio->AFR[(pin_position) >> 3U];
 8000b9e:	69bb      	ldr	r3, [r7, #24]
 8000ba0:	08da      	lsrs	r2, r3, #3
 8000ba2:	693b      	ldr	r3, [r7, #16]
 8000ba4:	3208      	adds	r2, #8
 8000ba6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000baa:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 8000bac:	69bb      	ldr	r3, [r7, #24]
 8000bae:	f003 0307 	and.w	r3, r3, #7
 8000bb2:	009b      	lsls	r3, r3, #2
 8000bb4:	220f      	movs	r2, #15
 8000bb6:	fa02 f303 	lsl.w	r3, r2, r3
 8000bba:	43db      	mvns	r3, r3
 8000bbc:	69fa      	ldr	r2, [r7, #28]
 8000bbe:	4013      	ands	r3, r2
 8000bc0:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_AF11_LPGPIO1 & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
 8000bc2:	69bb      	ldr	r3, [r7, #24]
 8000bc4:	f003 0307 	and.w	r3, r3, #7
 8000bc8:	009b      	lsls	r3, r3, #2
 8000bca:	220b      	movs	r2, #11
 8000bcc:	fa02 f303 	lsl.w	r3, r2, r3
 8000bd0:	69fa      	ldr	r2, [r7, #28]
 8000bd2:	4313      	orrs	r3, r2
 8000bd4:	61fb      	str	r3, [r7, #28]
        p_gpio->AFR[(pin_position) >> 3U] = tmp;
 8000bd6:	69bb      	ldr	r3, [r7, #24]
 8000bd8:	08da      	lsrs	r2, r3, #3
 8000bda:	693b      	ldr	r3, [r7, #16]
 8000bdc:	3208      	adds	r2, #8
 8000bde:	69f9      	ldr	r1, [r7, #28]
 8000be0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8000be4:	693b      	ldr	r3, [r7, #16]
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8000bea:	69bb      	ldr	r3, [r7, #24]
 8000bec:	005b      	lsls	r3, r3, #1
 8000bee:	2203      	movs	r2, #3
 8000bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8000bf4:	43db      	mvns	r3, r3
 8000bf6:	69fa      	ldr	r2, [r7, #28]
 8000bf8:	4013      	ands	r3, r2
 8000bfa:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * GPIO_MODER_MODE1_Pos));
 8000bfc:	69bb      	ldr	r3, [r7, #24]
 8000bfe:	005b      	lsls	r3, r3, #1
 8000c00:	2202      	movs	r2, #2
 8000c02:	fa02 f303 	lsl.w	r3, r2, r3
 8000c06:	69fa      	ldr	r2, [r7, #28]
 8000c08:	4313      	orrs	r3, r2
 8000c0a:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8000c0c:	693b      	ldr	r3, [r7, #16]
 8000c0e:	69fa      	ldr	r2, [r7, #28]
 8000c10:	601a      	str	r2, [r3, #0]
 8000c12:	e067      	b.n	8000ce4 <HAL_GPIO_Init+0x1c4>
      }
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000c14:	683b      	ldr	r3, [r7, #0]
 8000c16:	685b      	ldr	r3, [r3, #4]
 8000c18:	2b02      	cmp	r3, #2
 8000c1a:	d003      	beq.n	8000c24 <HAL_GPIO_Init+0x104>
 8000c1c:	683b      	ldr	r3, [r7, #0]
 8000c1e:	685b      	ldr	r3, [r3, #4]
 8000c20:	2b12      	cmp	r3, #18
 8000c22:	d145      	bne.n	8000cb0 <HAL_GPIO_Init+0x190>
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8000c24:	697b      	ldr	r3, [r7, #20]
 8000c26:	08da      	lsrs	r2, r3, #3
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	3208      	adds	r2, #8
 8000c2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000c30:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8000c32:	697b      	ldr	r3, [r7, #20]
 8000c34:	f003 0307 	and.w	r3, r3, #7
 8000c38:	009b      	lsls	r3, r3, #2
 8000c3a:	220f      	movs	r2, #15
 8000c3c:	fa02 f303 	lsl.w	r3, r2, r3
 8000c40:	43db      	mvns	r3, r3
 8000c42:	69fa      	ldr	r2, [r7, #28]
 8000c44:	4013      	ands	r3, r2
 8000c46:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8000c48:	683b      	ldr	r3, [r7, #0]
 8000c4a:	691b      	ldr	r3, [r3, #16]
 8000c4c:	f003 020f 	and.w	r2, r3, #15
 8000c50:	697b      	ldr	r3, [r7, #20]
 8000c52:	f003 0307 	and.w	r3, r3, #7
 8000c56:	009b      	lsls	r3, r3, #2
 8000c58:	fa02 f303 	lsl.w	r3, r2, r3
 8000c5c:	69fa      	ldr	r2, [r7, #28]
 8000c5e:	4313      	orrs	r3, r2
 8000c60:	61fb      	str	r3, [r7, #28]
        GPIOx->AFR[position >> 3U] = tmp;
 8000c62:	697b      	ldr	r3, [r7, #20]
 8000c64:	08da      	lsrs	r2, r3, #3
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	3208      	adds	r2, #8
 8000c6a:	69f9      	ldr	r1, [r7, #28]
 8000c6c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8000c70:	693b      	ldr	r3, [r7, #16]
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8000c76:	69bb      	ldr	r3, [r7, #24]
 8000c78:	005b      	lsls	r3, r3, #1
 8000c7a:	2203      	movs	r2, #3
 8000c7c:	fa02 f303 	lsl.w	r3, r2, r3
 8000c80:	43db      	mvns	r3, r3
 8000c82:	69fa      	ldr	r2, [r7, #28]
 8000c84:	4013      	ands	r3, r2
 8000c86:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8000c88:	683b      	ldr	r3, [r7, #0]
 8000c8a:	685b      	ldr	r3, [r3, #4]
 8000c8c:	f003 0203 	and.w	r2, r3, #3
 8000c90:	69bb      	ldr	r3, [r7, #24]
 8000c92:	005b      	lsls	r3, r3, #1
 8000c94:	fa02 f303 	lsl.w	r3, r2, r3
 8000c98:	69fa      	ldr	r2, [r7, #28]
 8000c9a:	4313      	orrs	r3, r2
 8000c9c:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8000c9e:	693b      	ldr	r3, [r7, #16]
 8000ca0:	69fa      	ldr	r2, [r7, #28]
 8000ca2:	601a      	str	r2, [r3, #0]
 8000ca4:	e01e      	b.n	8000ce4 <HAL_GPIO_Init+0x1c4>
 8000ca6:	bf00      	nop
 8000ca8:	46020000 	.word	0x46020000
 8000cac:	0800364c 	.word	0x0800364c
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
        tmp = p_gpio->MODER;
 8000cb0:	693b      	ldr	r3, [r7, #16]
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8000cb6:	69bb      	ldr	r3, [r7, #24]
 8000cb8:	005b      	lsls	r3, r3, #1
 8000cba:	2203      	movs	r2, #3
 8000cbc:	fa02 f303 	lsl.w	r3, r2, r3
 8000cc0:	43db      	mvns	r3, r3
 8000cc2:	69fa      	ldr	r2, [r7, #28]
 8000cc4:	4013      	ands	r3, r2
 8000cc6:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8000cc8:	683b      	ldr	r3, [r7, #0]
 8000cca:	685b      	ldr	r3, [r3, #4]
 8000ccc:	f003 0203 	and.w	r2, r3, #3
 8000cd0:	69bb      	ldr	r3, [r7, #24]
 8000cd2:	005b      	lsls	r3, r3, #1
 8000cd4:	fa02 f303 	lsl.w	r3, r2, r3
 8000cd8:	69fa      	ldr	r2, [r7, #28]
 8000cda:	4313      	orrs	r3, r2
 8000cdc:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8000cde:	693b      	ldr	r3, [r7, #16]
 8000ce0:	69fa      	ldr	r2, [r7, #28]
 8000ce2:	601a      	str	r2, [r3, #0]
      }

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000ce4:	683b      	ldr	r3, [r7, #0]
 8000ce6:	685b      	ldr	r3, [r3, #4]
 8000ce8:	2b01      	cmp	r3, #1
 8000cea:	d00b      	beq.n	8000d04 <HAL_GPIO_Init+0x1e4>
 8000cec:	683b      	ldr	r3, [r7, #0]
 8000cee:	685b      	ldr	r3, [r3, #4]
 8000cf0:	2b02      	cmp	r3, #2
 8000cf2:	d007      	beq.n	8000d04 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000cf4:	683b      	ldr	r3, [r7, #0]
 8000cf6:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000cf8:	2b11      	cmp	r3, #17
 8000cfa:	d003      	beq.n	8000d04 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000cfc:	683b      	ldr	r3, [r7, #0]
 8000cfe:	685b      	ldr	r3, [r3, #4]
 8000d00:	2b12      	cmp	r3, #18
 8000d02:	d130      	bne.n	8000d66 <HAL_GPIO_Init+0x246>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = p_gpio->OSPEEDR;
 8000d04:	693b      	ldr	r3, [r7, #16]
 8000d06:	689b      	ldr	r3, [r3, #8]
 8000d08:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8000d0a:	69bb      	ldr	r3, [r7, #24]
 8000d0c:	005b      	lsls	r3, r3, #1
 8000d0e:	2203      	movs	r2, #3
 8000d10:	fa02 f303 	lsl.w	r3, r2, r3
 8000d14:	43db      	mvns	r3, r3
 8000d16:	69fa      	ldr	r2, [r7, #28]
 8000d18:	4013      	ands	r3, r2
 8000d1a:	61fb      	str	r3, [r7, #28]
        tmp |= (pGPIO_Init->Speed << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8000d1c:	683b      	ldr	r3, [r7, #0]
 8000d1e:	68da      	ldr	r2, [r3, #12]
 8000d20:	69bb      	ldr	r3, [r7, #24]
 8000d22:	005b      	lsls	r3, r3, #1
 8000d24:	fa02 f303 	lsl.w	r3, r2, r3
 8000d28:	69fa      	ldr	r2, [r7, #28]
 8000d2a:	4313      	orrs	r3, r2
 8000d2c:	61fb      	str	r3, [r7, #28]
        p_gpio->OSPEEDR = tmp;
 8000d2e:	693b      	ldr	r3, [r7, #16]
 8000d30:	69fa      	ldr	r2, [r7, #28]
 8000d32:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = p_gpio->OTYPER;
 8000d34:	693b      	ldr	r3, [r7, #16]
 8000d36:	685b      	ldr	r3, [r3, #4]
 8000d38:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 8000d3a:	2201      	movs	r2, #1
 8000d3c:	69bb      	ldr	r3, [r7, #24]
 8000d3e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d42:	43db      	mvns	r3, r3
 8000d44:	69fa      	ldr	r2, [r7, #28]
 8000d46:	4013      	ands	r3, r2
 8000d48:	61fb      	str	r3, [r7, #28]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 8000d4a:	683b      	ldr	r3, [r7, #0]
 8000d4c:	685b      	ldr	r3, [r3, #4]
 8000d4e:	091b      	lsrs	r3, r3, #4
 8000d50:	f003 0201 	and.w	r2, r3, #1
 8000d54:	69bb      	ldr	r3, [r7, #24]
 8000d56:	fa02 f303 	lsl.w	r3, r2, r3
 8000d5a:	69fa      	ldr	r2, [r7, #28]
 8000d5c:	4313      	orrs	r3, r2
 8000d5e:	61fb      	str	r3, [r7, #28]
        p_gpio->OTYPER = tmp;
 8000d60:	693b      	ldr	r3, [r7, #16]
 8000d62:	69fa      	ldr	r2, [r7, #28]
 8000d64:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8000d66:	683b      	ldr	r3, [r7, #0]
 8000d68:	685b      	ldr	r3, [r3, #4]
 8000d6a:	2b03      	cmp	r3, #3
 8000d6c:	d017      	beq.n	8000d9e <HAL_GPIO_Init+0x27e>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = p_gpio->PUPDR;
 8000d6e:	693b      	ldr	r3, [r7, #16]
 8000d70:	68db      	ldr	r3, [r3, #12]
 8000d72:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8000d74:	69bb      	ldr	r3, [r7, #24]
 8000d76:	005b      	lsls	r3, r3, #1
 8000d78:	2203      	movs	r2, #3
 8000d7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d7e:	43db      	mvns	r3, r3
 8000d80:	69fa      	ldr	r2, [r7, #28]
 8000d82:	4013      	ands	r3, r2
 8000d84:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Pull) << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8000d86:	683b      	ldr	r3, [r7, #0]
 8000d88:	689a      	ldr	r2, [r3, #8]
 8000d8a:	69bb      	ldr	r3, [r7, #24]
 8000d8c:	005b      	lsls	r3, r3, #1
 8000d8e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d92:	69fa      	ldr	r2, [r7, #28]
 8000d94:	4313      	orrs	r3, r2
 8000d96:	61fb      	str	r3, [r7, #28]
        p_gpio->PUPDR = tmp;
 8000d98:	693b      	ldr	r3, [r7, #16]
 8000d9a:	69fa      	ldr	r2, [r7, #28]
 8000d9c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000d9e:	683b      	ldr	r3, [r7, #0]
 8000da0:	685b      	ldr	r3, [r3, #4]
 8000da2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d07c      	beq.n	8000ea4 <HAL_GPIO_Init+0x384>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8000daa:	4a47      	ldr	r2, [pc, #284]	@ (8000ec8 <HAL_GPIO_Init+0x3a8>)
 8000dac:	697b      	ldr	r3, [r7, #20]
 8000dae:	089b      	lsrs	r3, r3, #2
 8000db0:	3318      	adds	r3, #24
 8000db2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000db6:	61fb      	str	r3, [r7, #28]
        tmp &= ~((0x0FUL) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8000db8:	697b      	ldr	r3, [r7, #20]
 8000dba:	f003 0303 	and.w	r3, r3, #3
 8000dbe:	00db      	lsls	r3, r3, #3
 8000dc0:	220f      	movs	r2, #15
 8000dc2:	fa02 f303 	lsl.w	r3, r2, r3
 8000dc6:	43db      	mvns	r3, r3
 8000dc8:	69fa      	ldr	r2, [r7, #28]
 8000dca:	4013      	ands	r3, r2
 8000dcc:	61fb      	str	r3, [r7, #28]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	0a9a      	lsrs	r2, r3, #10
 8000dd2:	4b3e      	ldr	r3, [pc, #248]	@ (8000ecc <HAL_GPIO_Init+0x3ac>)
 8000dd4:	4013      	ands	r3, r2
 8000dd6:	697a      	ldr	r2, [r7, #20]
 8000dd8:	f002 0203 	and.w	r2, r2, #3
 8000ddc:	00d2      	lsls	r2, r2, #3
 8000dde:	4093      	lsls	r3, r2
 8000de0:	69fa      	ldr	r2, [r7, #28]
 8000de2:	4313      	orrs	r3, r2
 8000de4:	61fb      	str	r3, [r7, #28]
        EXTI->EXTICR[position >> 2U] = tmp;
 8000de6:	4938      	ldr	r1, [pc, #224]	@ (8000ec8 <HAL_GPIO_Init+0x3a8>)
 8000de8:	697b      	ldr	r3, [r7, #20]
 8000dea:	089b      	lsrs	r3, r3, #2
 8000dec:	3318      	adds	r3, #24
 8000dee:	69fa      	ldr	r2, [r7, #28]
 8000df0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8000df4:	4b34      	ldr	r3, [pc, #208]	@ (8000ec8 <HAL_GPIO_Init+0x3a8>)
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8000dfa:	68fb      	ldr	r3, [r7, #12]
 8000dfc:	43db      	mvns	r3, r3
 8000dfe:	69fa      	ldr	r2, [r7, #28]
 8000e00:	4013      	ands	r3, r2
 8000e02:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000e04:	683b      	ldr	r3, [r7, #0]
 8000e06:	685b      	ldr	r3, [r3, #4]
 8000e08:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d003      	beq.n	8000e18 <HAL_GPIO_Init+0x2f8>
        {
          tmp |= iocurrent;
 8000e10:	69fa      	ldr	r2, [r7, #28]
 8000e12:	68fb      	ldr	r3, [r7, #12]
 8000e14:	4313      	orrs	r3, r2
 8000e16:	61fb      	str	r3, [r7, #28]
        }
        EXTI->RTSR1 = tmp;
 8000e18:	4a2b      	ldr	r2, [pc, #172]	@ (8000ec8 <HAL_GPIO_Init+0x3a8>)
 8000e1a:	69fb      	ldr	r3, [r7, #28]
 8000e1c:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8000e1e:	4b2a      	ldr	r3, [pc, #168]	@ (8000ec8 <HAL_GPIO_Init+0x3a8>)
 8000e20:	685b      	ldr	r3, [r3, #4]
 8000e22:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8000e24:	68fb      	ldr	r3, [r7, #12]
 8000e26:	43db      	mvns	r3, r3
 8000e28:	69fa      	ldr	r2, [r7, #28]
 8000e2a:	4013      	ands	r3, r2
 8000e2c:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000e2e:	683b      	ldr	r3, [r7, #0]
 8000e30:	685b      	ldr	r3, [r3, #4]
 8000e32:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d003      	beq.n	8000e42 <HAL_GPIO_Init+0x322>
        {
          tmp |= iocurrent;
 8000e3a:	69fa      	ldr	r2, [r7, #28]
 8000e3c:	68fb      	ldr	r3, [r7, #12]
 8000e3e:	4313      	orrs	r3, r2
 8000e40:	61fb      	str	r3, [r7, #28]
        }
        EXTI->FTSR1 = tmp;
 8000e42:	4a21      	ldr	r2, [pc, #132]	@ (8000ec8 <HAL_GPIO_Init+0x3a8>)
 8000e44:	69fb      	ldr	r3, [r7, #28]
 8000e46:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8000e48:	4b1f      	ldr	r3, [pc, #124]	@ (8000ec8 <HAL_GPIO_Init+0x3a8>)
 8000e4a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8000e4e:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8000e50:	68fb      	ldr	r3, [r7, #12]
 8000e52:	43db      	mvns	r3, r3
 8000e54:	69fa      	ldr	r2, [r7, #28]
 8000e56:	4013      	ands	r3, r2
 8000e58:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000e5a:	683b      	ldr	r3, [r7, #0]
 8000e5c:	685b      	ldr	r3, [r3, #4]
 8000e5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d003      	beq.n	8000e6e <HAL_GPIO_Init+0x34e>
        {
          tmp |= iocurrent;
 8000e66:	69fa      	ldr	r2, [r7, #28]
 8000e68:	68fb      	ldr	r3, [r7, #12]
 8000e6a:	4313      	orrs	r3, r2
 8000e6c:	61fb      	str	r3, [r7, #28]
        }
        EXTI->EMR1 = tmp;
 8000e6e:	4a16      	ldr	r2, [pc, #88]	@ (8000ec8 <HAL_GPIO_Init+0x3a8>)
 8000e70:	69fb      	ldr	r3, [r7, #28]
 8000e72:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 8000e76:	4b14      	ldr	r3, [pc, #80]	@ (8000ec8 <HAL_GPIO_Init+0x3a8>)
 8000e78:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000e7c:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8000e7e:	68fb      	ldr	r3, [r7, #12]
 8000e80:	43db      	mvns	r3, r3
 8000e82:	69fa      	ldr	r2, [r7, #28]
 8000e84:	4013      	ands	r3, r2
 8000e86:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000e88:	683b      	ldr	r3, [r7, #0]
 8000e8a:	685b      	ldr	r3, [r3, #4]
 8000e8c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d003      	beq.n	8000e9c <HAL_GPIO_Init+0x37c>
        {
          tmp |= iocurrent;
 8000e94:	69fa      	ldr	r2, [r7, #28]
 8000e96:	68fb      	ldr	r3, [r7, #12]
 8000e98:	4313      	orrs	r3, r2
 8000e9a:	61fb      	str	r3, [r7, #28]
        }
        EXTI->IMR1 = tmp;
 8000e9c:	4a0a      	ldr	r2, [pc, #40]	@ (8000ec8 <HAL_GPIO_Init+0x3a8>)
 8000e9e:	69fb      	ldr	r3, [r7, #28]
 8000ea0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }
    position++;
 8000ea4:	697b      	ldr	r3, [r7, #20]
 8000ea6:	3301      	adds	r3, #1
 8000ea8:	617b      	str	r3, [r7, #20]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8000eaa:	683b      	ldr	r3, [r7, #0]
 8000eac:	681a      	ldr	r2, [r3, #0]
 8000eae:	697b      	ldr	r3, [r7, #20]
 8000eb0:	fa22 f303 	lsr.w	r3, r2, r3
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	f47f ae3d 	bne.w	8000b34 <HAL_GPIO_Init+0x14>
  }
}
 8000eba:	bf00      	nop
 8000ebc:	bf00      	nop
 8000ebe:	3724      	adds	r7, #36	@ 0x24
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec6:	4770      	bx	lr
 8000ec8:	46022000 	.word	0x46022000
 8000ecc:	002f7f7f 	.word	0x002f7f7f

08000ed0 <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	b085      	sub	sp, #20
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 8000ed8:	4b39      	ldr	r3, [pc, #228]	@ (8000fc0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8000eda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000edc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000ee0:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 8000ee2:	68ba      	ldr	r2, [r7, #8]
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	429a      	cmp	r2, r3
 8000ee8:	d10b      	bne.n	8000f02 <HAL_PWREx_ControlVoltageScaling+0x32>
  {
    /* Enable USB BOOST after wake up from Stop mode */
    if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000ef0:	d905      	bls.n	8000efe <HAL_PWREx_ControlVoltageScaling+0x2e>
    {
      /* Enable USB BOOST */
      SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8000ef2:	4b33      	ldr	r3, [pc, #204]	@ (8000fc0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8000ef4:	68db      	ldr	r3, [r3, #12]
 8000ef6:	4a32      	ldr	r2, [pc, #200]	@ (8000fc0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8000ef8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000efc:	60d3      	str	r3, [r2, #12]
    }

    return HAL_OK;
 8000efe:	2300      	movs	r3, #0
 8000f00:	e057      	b.n	8000fb2 <HAL_PWREx_ControlVoltageScaling+0xe2>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000f08:	d90a      	bls.n	8000f20 <HAL_PWREx_ControlVoltageScaling+0x50>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 8000f0a:	4b2d      	ldr	r3, [pc, #180]	@ (8000fc0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8000f0c:	68db      	ldr	r3, [r3, #12]
 8000f0e:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	4313      	orrs	r3, r2
 8000f16:	4a2a      	ldr	r2, [pc, #168]	@ (8000fc0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8000f18:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000f1c:	60d3      	str	r3, [r2, #12]
 8000f1e:	e007      	b.n	8000f30 <HAL_PWREx_ControlVoltageScaling+0x60>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 8000f20:	4b27      	ldr	r3, [pc, #156]	@ (8000fc0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8000f22:	68db      	ldr	r3, [r3, #12]
 8000f24:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8000f28:	4925      	ldr	r1, [pc, #148]	@ (8000fc0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	4313      	orrs	r3, r2
 8000f2e:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8000f30:	4b24      	ldr	r3, [pc, #144]	@ (8000fc4 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	4a24      	ldr	r2, [pc, #144]	@ (8000fc8 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8000f36:	fba2 2303 	umull	r2, r3, r2, r3
 8000f3a:	099b      	lsrs	r3, r3, #6
 8000f3c:	2232      	movs	r2, #50	@ 0x32
 8000f3e:	fb02 f303 	mul.w	r3, r2, r3
 8000f42:	4a21      	ldr	r2, [pc, #132]	@ (8000fc8 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8000f44:	fba2 2303 	umull	r2, r3, r2, r3
 8000f48:	099b      	lsrs	r3, r3, #6
 8000f4a:	3301      	adds	r3, #1
 8000f4c:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8000f4e:	e002      	b.n	8000f56 <HAL_PWREx_ControlVoltageScaling+0x86>
  {
    timeout--;
 8000f50:	68fb      	ldr	r3, [r7, #12]
 8000f52:	3b01      	subs	r3, #1
 8000f54:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8000f56:	4b1a      	ldr	r3, [pc, #104]	@ (8000fc0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8000f58:	68db      	ldr	r3, [r3, #12]
 8000f5a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d102      	bne.n	8000f68 <HAL_PWREx_ControlVoltageScaling+0x98>
 8000f62:	68fb      	ldr	r3, [r7, #12]
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d1f3      	bne.n	8000f50 <HAL_PWREx_ControlVoltageScaling+0x80>
  }

  /* Check time out */
  if (timeout != 0U)
 8000f68:	68fb      	ldr	r3, [r7, #12]
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d01b      	beq.n	8000fa6 <HAL_PWREx_ControlVoltageScaling+0xd6>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8000f6e:	4b15      	ldr	r3, [pc, #84]	@ (8000fc4 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	4a15      	ldr	r2, [pc, #84]	@ (8000fc8 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8000f74:	fba2 2303 	umull	r2, r3, r2, r3
 8000f78:	099b      	lsrs	r3, r3, #6
 8000f7a:	2232      	movs	r2, #50	@ 0x32
 8000f7c:	fb02 f303 	mul.w	r3, r2, r3
 8000f80:	4a11      	ldr	r2, [pc, #68]	@ (8000fc8 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8000f82:	fba2 2303 	umull	r2, r3, r2, r3
 8000f86:	099b      	lsrs	r3, r3, #6
 8000f88:	3301      	adds	r3, #1
 8000f8a:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8000f8c:	e002      	b.n	8000f94 <HAL_PWREx_ControlVoltageScaling+0xc4>
    {
      timeout--;
 8000f8e:	68fb      	ldr	r3, [r7, #12]
 8000f90:	3b01      	subs	r3, #1
 8000f92:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8000f94:	4b0a      	ldr	r3, [pc, #40]	@ (8000fc0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8000f96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000f98:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d102      	bne.n	8000fa6 <HAL_PWREx_ControlVoltageScaling+0xd6>
 8000fa0:	68fb      	ldr	r3, [r7, #12]
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d1f3      	bne.n	8000f8e <HAL_PWREx_ControlVoltageScaling+0xbe>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 8000fa6:	68fb      	ldr	r3, [r7, #12]
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d101      	bne.n	8000fb0 <HAL_PWREx_ControlVoltageScaling+0xe0>
  {
    return HAL_TIMEOUT;
 8000fac:	2303      	movs	r3, #3
 8000fae:	e000      	b.n	8000fb2 <HAL_PWREx_ControlVoltageScaling+0xe2>
  }

  return HAL_OK;
 8000fb0:	2300      	movs	r3, #0
}
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	3714      	adds	r7, #20
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbc:	4770      	bx	lr
 8000fbe:	bf00      	nop
 8000fc0:	46020800 	.word	0x46020800
 8000fc4:	20000000 	.word	0x20000000
 8000fc8:	10624dd3 	.word	0x10624dd3

08000fcc <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 8000fd0:	4b04      	ldr	r3, [pc, #16]	@ (8000fe4 <HAL_PWREx_GetVoltageRange+0x18>)
 8000fd2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000fd4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 8000fd8:	4618      	mov	r0, r3
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe0:	4770      	bx	lr
 8000fe2:	bf00      	nop
 8000fe4:	46020800 	.word	0x46020800

08000fe8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b08e      	sub	sp, #56	@ 0x38
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d102      	bne.n	8001002 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8000ffc:	2301      	movs	r3, #1
 8000ffe:	f000 bec8 	b.w	8001d92 <HAL_RCC_OscConfig+0xdaa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001002:	4b99      	ldr	r3, [pc, #612]	@ (8001268 <HAL_RCC_OscConfig+0x280>)
 8001004:	69db      	ldr	r3, [r3, #28]
 8001006:	f003 030c 	and.w	r3, r3, #12
 800100a:	633b      	str	r3, [r7, #48]	@ 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800100c:	4b96      	ldr	r3, [pc, #600]	@ (8001268 <HAL_RCC_OscConfig+0x280>)
 800100e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001010:	f003 0303 	and.w	r3, r3, #3
 8001014:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	f003 0310 	and.w	r3, r3, #16
 800101e:	2b00      	cmp	r3, #0
 8001020:	f000 816c 	beq.w	80012fc <HAL_RCC_OscConfig+0x314>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8001024:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001026:	2b00      	cmp	r3, #0
 8001028:	d007      	beq.n	800103a <HAL_RCC_OscConfig+0x52>
 800102a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800102c:	2b0c      	cmp	r3, #12
 800102e:	f040 80de 	bne.w	80011ee <HAL_RCC_OscConfig+0x206>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001032:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001034:	2b01      	cmp	r3, #1
 8001036:	f040 80da 	bne.w	80011ee <HAL_RCC_OscConfig+0x206>
    {
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	69db      	ldr	r3, [r3, #28]
 800103e:	2b00      	cmp	r3, #0
 8001040:	d102      	bne.n	8001048 <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
 8001042:	2301      	movs	r3, #1
 8001044:	f000 bea5 	b.w	8001d92 <HAL_RCC_OscConfig+0xdaa>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800104c:	4b86      	ldr	r3, [pc, #536]	@ (8001268 <HAL_RCC_OscConfig+0x280>)
 800104e:	689b      	ldr	r3, [r3, #8]
 8001050:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001054:	2b00      	cmp	r3, #0
 8001056:	d004      	beq.n	8001062 <HAL_RCC_OscConfig+0x7a>
 8001058:	4b83      	ldr	r3, [pc, #524]	@ (8001268 <HAL_RCC_OscConfig+0x280>)
 800105a:	689b      	ldr	r3, [r3, #8]
 800105c:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8001060:	e005      	b.n	800106e <HAL_RCC_OscConfig+0x86>
 8001062:	4b81      	ldr	r3, [pc, #516]	@ (8001268 <HAL_RCC_OscConfig+0x280>)
 8001064:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001068:	041b      	lsls	r3, r3, #16
 800106a:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800106e:	4293      	cmp	r3, r2
 8001070:	d255      	bcs.n	800111e <HAL_RCC_OscConfig+0x136>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8001072:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001074:	2b00      	cmp	r3, #0
 8001076:	d10a      	bne.n	800108e <HAL_RCC_OscConfig+0xa6>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800107c:	4618      	mov	r0, r3
 800107e:	f001 f99d 	bl	80023bc <RCC_SetFlashLatencyFromMSIRange>
 8001082:	4603      	mov	r3, r0
 8001084:	2b00      	cmp	r3, #0
 8001086:	d002      	beq.n	800108e <HAL_RCC_OscConfig+0xa6>
            {
              return HAL_ERROR;
 8001088:	2301      	movs	r3, #1
 800108a:	f000 be82 	b.w	8001d92 <HAL_RCC_OscConfig+0xdaa>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 800108e:	4b76      	ldr	r3, [pc, #472]	@ (8001268 <HAL_RCC_OscConfig+0x280>)
 8001090:	689b      	ldr	r3, [r3, #8]
 8001092:	4a75      	ldr	r2, [pc, #468]	@ (8001268 <HAL_RCC_OscConfig+0x280>)
 8001094:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001098:	6093      	str	r3, [r2, #8]
 800109a:	4b73      	ldr	r3, [pc, #460]	@ (8001268 <HAL_RCC_OscConfig+0x280>)
 800109c:	689b      	ldr	r3, [r3, #8]
 800109e:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010a6:	4970      	ldr	r1, [pc, #448]	@ (8001268 <HAL_RCC_OscConfig+0x280>)
 80010a8:	4313      	orrs	r3, r2
 80010aa:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010b0:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80010b4:	d309      	bcc.n	80010ca <HAL_RCC_OscConfig+0xe2>
 80010b6:	4b6c      	ldr	r3, [pc, #432]	@ (8001268 <HAL_RCC_OscConfig+0x280>)
 80010b8:	68db      	ldr	r3, [r3, #12]
 80010ba:	f023 021f 	bic.w	r2, r3, #31
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	6a1b      	ldr	r3, [r3, #32]
 80010c2:	4969      	ldr	r1, [pc, #420]	@ (8001268 <HAL_RCC_OscConfig+0x280>)
 80010c4:	4313      	orrs	r3, r2
 80010c6:	60cb      	str	r3, [r1, #12]
 80010c8:	e07e      	b.n	80011c8 <HAL_RCC_OscConfig+0x1e0>
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	da0a      	bge.n	80010e8 <HAL_RCC_OscConfig+0x100>
 80010d2:	4b65      	ldr	r3, [pc, #404]	@ (8001268 <HAL_RCC_OscConfig+0x280>)
 80010d4:	68db      	ldr	r3, [r3, #12]
 80010d6:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	6a1b      	ldr	r3, [r3, #32]
 80010de:	015b      	lsls	r3, r3, #5
 80010e0:	4961      	ldr	r1, [pc, #388]	@ (8001268 <HAL_RCC_OscConfig+0x280>)
 80010e2:	4313      	orrs	r3, r2
 80010e4:	60cb      	str	r3, [r1, #12]
 80010e6:	e06f      	b.n	80011c8 <HAL_RCC_OscConfig+0x1e0>
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80010f0:	d30a      	bcc.n	8001108 <HAL_RCC_OscConfig+0x120>
 80010f2:	4b5d      	ldr	r3, [pc, #372]	@ (8001268 <HAL_RCC_OscConfig+0x280>)
 80010f4:	68db      	ldr	r3, [r3, #12]
 80010f6:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	6a1b      	ldr	r3, [r3, #32]
 80010fe:	029b      	lsls	r3, r3, #10
 8001100:	4959      	ldr	r1, [pc, #356]	@ (8001268 <HAL_RCC_OscConfig+0x280>)
 8001102:	4313      	orrs	r3, r2
 8001104:	60cb      	str	r3, [r1, #12]
 8001106:	e05f      	b.n	80011c8 <HAL_RCC_OscConfig+0x1e0>
 8001108:	4b57      	ldr	r3, [pc, #348]	@ (8001268 <HAL_RCC_OscConfig+0x280>)
 800110a:	68db      	ldr	r3, [r3, #12]
 800110c:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	6a1b      	ldr	r3, [r3, #32]
 8001114:	03db      	lsls	r3, r3, #15
 8001116:	4954      	ldr	r1, [pc, #336]	@ (8001268 <HAL_RCC_OscConfig+0x280>)
 8001118:	4313      	orrs	r3, r2
 800111a:	60cb      	str	r3, [r1, #12]
 800111c:	e054      	b.n	80011c8 <HAL_RCC_OscConfig+0x1e0>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 800111e:	4b52      	ldr	r3, [pc, #328]	@ (8001268 <HAL_RCC_OscConfig+0x280>)
 8001120:	689b      	ldr	r3, [r3, #8]
 8001122:	4a51      	ldr	r2, [pc, #324]	@ (8001268 <HAL_RCC_OscConfig+0x280>)
 8001124:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001128:	6093      	str	r3, [r2, #8]
 800112a:	4b4f      	ldr	r3, [pc, #316]	@ (8001268 <HAL_RCC_OscConfig+0x280>)
 800112c:	689b      	ldr	r3, [r3, #8]
 800112e:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001136:	494c      	ldr	r1, [pc, #304]	@ (8001268 <HAL_RCC_OscConfig+0x280>)
 8001138:	4313      	orrs	r3, r2
 800113a:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001140:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8001144:	d309      	bcc.n	800115a <HAL_RCC_OscConfig+0x172>
 8001146:	4b48      	ldr	r3, [pc, #288]	@ (8001268 <HAL_RCC_OscConfig+0x280>)
 8001148:	68db      	ldr	r3, [r3, #12]
 800114a:	f023 021f 	bic.w	r2, r3, #31
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	6a1b      	ldr	r3, [r3, #32]
 8001152:	4945      	ldr	r1, [pc, #276]	@ (8001268 <HAL_RCC_OscConfig+0x280>)
 8001154:	4313      	orrs	r3, r2
 8001156:	60cb      	str	r3, [r1, #12]
 8001158:	e028      	b.n	80011ac <HAL_RCC_OscConfig+0x1c4>
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800115e:	2b00      	cmp	r3, #0
 8001160:	da0a      	bge.n	8001178 <HAL_RCC_OscConfig+0x190>
 8001162:	4b41      	ldr	r3, [pc, #260]	@ (8001268 <HAL_RCC_OscConfig+0x280>)
 8001164:	68db      	ldr	r3, [r3, #12]
 8001166:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	6a1b      	ldr	r3, [r3, #32]
 800116e:	015b      	lsls	r3, r3, #5
 8001170:	493d      	ldr	r1, [pc, #244]	@ (8001268 <HAL_RCC_OscConfig+0x280>)
 8001172:	4313      	orrs	r3, r2
 8001174:	60cb      	str	r3, [r1, #12]
 8001176:	e019      	b.n	80011ac <HAL_RCC_OscConfig+0x1c4>
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800117c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001180:	d30a      	bcc.n	8001198 <HAL_RCC_OscConfig+0x1b0>
 8001182:	4b39      	ldr	r3, [pc, #228]	@ (8001268 <HAL_RCC_OscConfig+0x280>)
 8001184:	68db      	ldr	r3, [r3, #12]
 8001186:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	6a1b      	ldr	r3, [r3, #32]
 800118e:	029b      	lsls	r3, r3, #10
 8001190:	4935      	ldr	r1, [pc, #212]	@ (8001268 <HAL_RCC_OscConfig+0x280>)
 8001192:	4313      	orrs	r3, r2
 8001194:	60cb      	str	r3, [r1, #12]
 8001196:	e009      	b.n	80011ac <HAL_RCC_OscConfig+0x1c4>
 8001198:	4b33      	ldr	r3, [pc, #204]	@ (8001268 <HAL_RCC_OscConfig+0x280>)
 800119a:	68db      	ldr	r3, [r3, #12]
 800119c:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	6a1b      	ldr	r3, [r3, #32]
 80011a4:	03db      	lsls	r3, r3, #15
 80011a6:	4930      	ldr	r1, [pc, #192]	@ (8001268 <HAL_RCC_OscConfig+0x280>)
 80011a8:	4313      	orrs	r3, r2
 80011aa:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80011ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d10a      	bne.n	80011c8 <HAL_RCC_OscConfig+0x1e0>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011b6:	4618      	mov	r0, r3
 80011b8:	f001 f900 	bl	80023bc <RCC_SetFlashLatencyFromMSIRange>
 80011bc:	4603      	mov	r3, r0
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d002      	beq.n	80011c8 <HAL_RCC_OscConfig+0x1e0>
            {
              return HAL_ERROR;
 80011c2:	2301      	movs	r3, #1
 80011c4:	f000 bde5 	b.w	8001d92 <HAL_RCC_OscConfig+0xdaa>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
 80011c8:	f001 f8de 	bl	8002388 <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80011cc:	4b27      	ldr	r3, [pc, #156]	@ (800126c <HAL_RCC_OscConfig+0x284>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	4618      	mov	r0, r3
 80011d2:	f7ff faa7 	bl	8000724 <HAL_InitTick>
 80011d6:	4603      	mov	r3, r0
 80011d8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (status != HAL_OK)
 80011dc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	f000 808a 	beq.w	80012fa <HAL_RCC_OscConfig+0x312>
        {
          return status;
 80011e6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80011ea:	f000 bdd2 	b.w	8001d92 <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	69db      	ldr	r3, [r3, #28]
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d066      	beq.n	80012c4 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
 80011f6:	4b1c      	ldr	r3, [pc, #112]	@ (8001268 <HAL_RCC_OscConfig+0x280>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	4a1b      	ldr	r2, [pc, #108]	@ (8001268 <HAL_RCC_OscConfig+0x280>)
 80011fc:	f043 0301 	orr.w	r3, r3, #1
 8001200:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8001202:	f7ff fb19 	bl	8000838 <HAL_GetTick>
 8001206:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8001208:	e009      	b.n	800121e <HAL_RCC_OscConfig+0x236>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800120a:	f7ff fb15 	bl	8000838 <HAL_GetTick>
 800120e:	4602      	mov	r2, r0
 8001210:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001212:	1ad3      	subs	r3, r2, r3
 8001214:	2b02      	cmp	r3, #2
 8001216:	d902      	bls.n	800121e <HAL_RCC_OscConfig+0x236>
          {
            return HAL_TIMEOUT;
 8001218:	2303      	movs	r3, #3
 800121a:	f000 bdba 	b.w	8001d92 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 800121e:	4b12      	ldr	r3, [pc, #72]	@ (8001268 <HAL_RCC_OscConfig+0x280>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	f003 0304 	and.w	r3, r3, #4
 8001226:	2b00      	cmp	r3, #0
 8001228:	d0ef      	beq.n	800120a <HAL_RCC_OscConfig+0x222>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 800122a:	4b0f      	ldr	r3, [pc, #60]	@ (8001268 <HAL_RCC_OscConfig+0x280>)
 800122c:	689b      	ldr	r3, [r3, #8]
 800122e:	4a0e      	ldr	r2, [pc, #56]	@ (8001268 <HAL_RCC_OscConfig+0x280>)
 8001230:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001234:	6093      	str	r3, [r2, #8]
 8001236:	4b0c      	ldr	r3, [pc, #48]	@ (8001268 <HAL_RCC_OscConfig+0x280>)
 8001238:	689b      	ldr	r3, [r3, #8]
 800123a:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001242:	4909      	ldr	r1, [pc, #36]	@ (8001268 <HAL_RCC_OscConfig+0x280>)
 8001244:	4313      	orrs	r3, r2
 8001246:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800124c:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8001250:	d30e      	bcc.n	8001270 <HAL_RCC_OscConfig+0x288>
 8001252:	4b05      	ldr	r3, [pc, #20]	@ (8001268 <HAL_RCC_OscConfig+0x280>)
 8001254:	68db      	ldr	r3, [r3, #12]
 8001256:	f023 021f 	bic.w	r2, r3, #31
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	6a1b      	ldr	r3, [r3, #32]
 800125e:	4902      	ldr	r1, [pc, #8]	@ (8001268 <HAL_RCC_OscConfig+0x280>)
 8001260:	4313      	orrs	r3, r2
 8001262:	60cb      	str	r3, [r1, #12]
 8001264:	e04a      	b.n	80012fc <HAL_RCC_OscConfig+0x314>
 8001266:	bf00      	nop
 8001268:	46020c00 	.word	0x46020c00
 800126c:	20000004 	.word	0x20000004
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001274:	2b00      	cmp	r3, #0
 8001276:	da0a      	bge.n	800128e <HAL_RCC_OscConfig+0x2a6>
 8001278:	4b98      	ldr	r3, [pc, #608]	@ (80014dc <HAL_RCC_OscConfig+0x4f4>)
 800127a:	68db      	ldr	r3, [r3, #12]
 800127c:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	6a1b      	ldr	r3, [r3, #32]
 8001284:	015b      	lsls	r3, r3, #5
 8001286:	4995      	ldr	r1, [pc, #596]	@ (80014dc <HAL_RCC_OscConfig+0x4f4>)
 8001288:	4313      	orrs	r3, r2
 800128a:	60cb      	str	r3, [r1, #12]
 800128c:	e036      	b.n	80012fc <HAL_RCC_OscConfig+0x314>
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001292:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001296:	d30a      	bcc.n	80012ae <HAL_RCC_OscConfig+0x2c6>
 8001298:	4b90      	ldr	r3, [pc, #576]	@ (80014dc <HAL_RCC_OscConfig+0x4f4>)
 800129a:	68db      	ldr	r3, [r3, #12]
 800129c:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	6a1b      	ldr	r3, [r3, #32]
 80012a4:	029b      	lsls	r3, r3, #10
 80012a6:	498d      	ldr	r1, [pc, #564]	@ (80014dc <HAL_RCC_OscConfig+0x4f4>)
 80012a8:	4313      	orrs	r3, r2
 80012aa:	60cb      	str	r3, [r1, #12]
 80012ac:	e026      	b.n	80012fc <HAL_RCC_OscConfig+0x314>
 80012ae:	4b8b      	ldr	r3, [pc, #556]	@ (80014dc <HAL_RCC_OscConfig+0x4f4>)
 80012b0:	68db      	ldr	r3, [r3, #12]
 80012b2:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	6a1b      	ldr	r3, [r3, #32]
 80012ba:	03db      	lsls	r3, r3, #15
 80012bc:	4987      	ldr	r1, [pc, #540]	@ (80014dc <HAL_RCC_OscConfig+0x4f4>)
 80012be:	4313      	orrs	r3, r2
 80012c0:	60cb      	str	r3, [r1, #12]
 80012c2:	e01b      	b.n	80012fc <HAL_RCC_OscConfig+0x314>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
 80012c4:	4b85      	ldr	r3, [pc, #532]	@ (80014dc <HAL_RCC_OscConfig+0x4f4>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	4a84      	ldr	r2, [pc, #528]	@ (80014dc <HAL_RCC_OscConfig+0x4f4>)
 80012ca:	f023 0301 	bic.w	r3, r3, #1
 80012ce:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80012d0:	f7ff fab2 	bl	8000838 <HAL_GetTick>
 80012d4:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 80012d6:	e009      	b.n	80012ec <HAL_RCC_OscConfig+0x304>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80012d8:	f7ff faae 	bl	8000838 <HAL_GetTick>
 80012dc:	4602      	mov	r2, r0
 80012de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80012e0:	1ad3      	subs	r3, r2, r3
 80012e2:	2b02      	cmp	r3, #2
 80012e4:	d902      	bls.n	80012ec <HAL_RCC_OscConfig+0x304>
          {
            return HAL_TIMEOUT;
 80012e6:	2303      	movs	r3, #3
 80012e8:	f000 bd53 	b.w	8001d92 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 80012ec:	4b7b      	ldr	r3, [pc, #492]	@ (80014dc <HAL_RCC_OscConfig+0x4f4>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	f003 0304 	and.w	r3, r3, #4
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d1ef      	bne.n	80012d8 <HAL_RCC_OscConfig+0x2f0>
 80012f8:	e000      	b.n	80012fc <HAL_RCC_OscConfig+0x314>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80012fa:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	f003 0301 	and.w	r3, r3, #1
 8001304:	2b00      	cmp	r3, #0
 8001306:	f000 808b 	beq.w	8001420 <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800130a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800130c:	2b08      	cmp	r3, #8
 800130e:	d005      	beq.n	800131c <HAL_RCC_OscConfig+0x334>
 8001310:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001312:	2b0c      	cmp	r3, #12
 8001314:	d109      	bne.n	800132a <HAL_RCC_OscConfig+0x342>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001316:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001318:	2b03      	cmp	r3, #3
 800131a:	d106      	bne.n	800132a <HAL_RCC_OscConfig+0x342>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	685b      	ldr	r3, [r3, #4]
 8001320:	2b00      	cmp	r3, #0
 8001322:	d17d      	bne.n	8001420 <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 8001324:	2301      	movs	r3, #1
 8001326:	f000 bd34 	b.w	8001d92 <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	685b      	ldr	r3, [r3, #4]
 800132e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001332:	d106      	bne.n	8001342 <HAL_RCC_OscConfig+0x35a>
 8001334:	4b69      	ldr	r3, [pc, #420]	@ (80014dc <HAL_RCC_OscConfig+0x4f4>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	4a68      	ldr	r2, [pc, #416]	@ (80014dc <HAL_RCC_OscConfig+0x4f4>)
 800133a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800133e:	6013      	str	r3, [r2, #0]
 8001340:	e041      	b.n	80013c6 <HAL_RCC_OscConfig+0x3de>
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	685b      	ldr	r3, [r3, #4]
 8001346:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800134a:	d112      	bne.n	8001372 <HAL_RCC_OscConfig+0x38a>
 800134c:	4b63      	ldr	r3, [pc, #396]	@ (80014dc <HAL_RCC_OscConfig+0x4f4>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	4a62      	ldr	r2, [pc, #392]	@ (80014dc <HAL_RCC_OscConfig+0x4f4>)
 8001352:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001356:	6013      	str	r3, [r2, #0]
 8001358:	4b60      	ldr	r3, [pc, #384]	@ (80014dc <HAL_RCC_OscConfig+0x4f4>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	4a5f      	ldr	r2, [pc, #380]	@ (80014dc <HAL_RCC_OscConfig+0x4f4>)
 800135e:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8001362:	6013      	str	r3, [r2, #0]
 8001364:	4b5d      	ldr	r3, [pc, #372]	@ (80014dc <HAL_RCC_OscConfig+0x4f4>)
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	4a5c      	ldr	r2, [pc, #368]	@ (80014dc <HAL_RCC_OscConfig+0x4f4>)
 800136a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800136e:	6013      	str	r3, [r2, #0]
 8001370:	e029      	b.n	80013c6 <HAL_RCC_OscConfig+0x3de>
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	685b      	ldr	r3, [r3, #4]
 8001376:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 800137a:	d112      	bne.n	80013a2 <HAL_RCC_OscConfig+0x3ba>
 800137c:	4b57      	ldr	r3, [pc, #348]	@ (80014dc <HAL_RCC_OscConfig+0x4f4>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	4a56      	ldr	r2, [pc, #344]	@ (80014dc <HAL_RCC_OscConfig+0x4f4>)
 8001382:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001386:	6013      	str	r3, [r2, #0]
 8001388:	4b54      	ldr	r3, [pc, #336]	@ (80014dc <HAL_RCC_OscConfig+0x4f4>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	4a53      	ldr	r2, [pc, #332]	@ (80014dc <HAL_RCC_OscConfig+0x4f4>)
 800138e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001392:	6013      	str	r3, [r2, #0]
 8001394:	4b51      	ldr	r3, [pc, #324]	@ (80014dc <HAL_RCC_OscConfig+0x4f4>)
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	4a50      	ldr	r2, [pc, #320]	@ (80014dc <HAL_RCC_OscConfig+0x4f4>)
 800139a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800139e:	6013      	str	r3, [r2, #0]
 80013a0:	e011      	b.n	80013c6 <HAL_RCC_OscConfig+0x3de>
 80013a2:	4b4e      	ldr	r3, [pc, #312]	@ (80014dc <HAL_RCC_OscConfig+0x4f4>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	4a4d      	ldr	r2, [pc, #308]	@ (80014dc <HAL_RCC_OscConfig+0x4f4>)
 80013a8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80013ac:	6013      	str	r3, [r2, #0]
 80013ae:	4b4b      	ldr	r3, [pc, #300]	@ (80014dc <HAL_RCC_OscConfig+0x4f4>)
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	4a4a      	ldr	r2, [pc, #296]	@ (80014dc <HAL_RCC_OscConfig+0x4f4>)
 80013b4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80013b8:	6013      	str	r3, [r2, #0]
 80013ba:	4b48      	ldr	r3, [pc, #288]	@ (80014dc <HAL_RCC_OscConfig+0x4f4>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	4a47      	ldr	r2, [pc, #284]	@ (80014dc <HAL_RCC_OscConfig+0x4f4>)
 80013c0:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80013c4:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	685b      	ldr	r3, [r3, #4]
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d014      	beq.n	80013f8 <HAL_RCC_OscConfig+0x410>
      {
        tickstart = HAL_GetTick();
 80013ce:	f7ff fa33 	bl	8000838 <HAL_GetTick>
 80013d2:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80013d4:	e009      	b.n	80013ea <HAL_RCC_OscConfig+0x402>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80013d6:	f7ff fa2f 	bl	8000838 <HAL_GetTick>
 80013da:	4602      	mov	r2, r0
 80013dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80013de:	1ad3      	subs	r3, r2, r3
 80013e0:	2b64      	cmp	r3, #100	@ 0x64
 80013e2:	d902      	bls.n	80013ea <HAL_RCC_OscConfig+0x402>
          {
            return HAL_TIMEOUT;
 80013e4:	2303      	movs	r3, #3
 80013e6:	f000 bcd4 	b.w	8001d92 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80013ea:	4b3c      	ldr	r3, [pc, #240]	@ (80014dc <HAL_RCC_OscConfig+0x4f4>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d0ef      	beq.n	80013d6 <HAL_RCC_OscConfig+0x3ee>
 80013f6:	e013      	b.n	8001420 <HAL_RCC_OscConfig+0x438>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
 80013f8:	f7ff fa1e 	bl	8000838 <HAL_GetTick>
 80013fc:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80013fe:	e009      	b.n	8001414 <HAL_RCC_OscConfig+0x42c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001400:	f7ff fa1a 	bl	8000838 <HAL_GetTick>
 8001404:	4602      	mov	r2, r0
 8001406:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001408:	1ad3      	subs	r3, r2, r3
 800140a:	2b64      	cmp	r3, #100	@ 0x64
 800140c:	d902      	bls.n	8001414 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 800140e:	2303      	movs	r3, #3
 8001410:	f000 bcbf 	b.w	8001d92 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001414:	4b31      	ldr	r3, [pc, #196]	@ (80014dc <HAL_RCC_OscConfig+0x4f4>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800141c:	2b00      	cmp	r3, #0
 800141e:	d1ef      	bne.n	8001400 <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	f003 0302 	and.w	r3, r3, #2
 8001428:	2b00      	cmp	r3, #0
 800142a:	d05f      	beq.n	80014ec <HAL_RCC_OscConfig+0x504>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800142c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800142e:	2b04      	cmp	r3, #4
 8001430:	d005      	beq.n	800143e <HAL_RCC_OscConfig+0x456>
 8001432:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001434:	2b0c      	cmp	r3, #12
 8001436:	d114      	bne.n	8001462 <HAL_RCC_OscConfig+0x47a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001438:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800143a:	2b02      	cmp	r3, #2
 800143c:	d111      	bne.n	8001462 <HAL_RCC_OscConfig+0x47a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	68db      	ldr	r3, [r3, #12]
 8001442:	2b00      	cmp	r3, #0
 8001444:	d102      	bne.n	800144c <HAL_RCC_OscConfig+0x464>
      {
        return HAL_ERROR;
 8001446:	2301      	movs	r3, #1
 8001448:	f000 bca3 	b.w	8001d92 <HAL_RCC_OscConfig+0xdaa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 800144c:	4b23      	ldr	r3, [pc, #140]	@ (80014dc <HAL_RCC_OscConfig+0x4f4>)
 800144e:	691b      	ldr	r3, [r3, #16]
 8001450:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	691b      	ldr	r3, [r3, #16]
 8001458:	041b      	lsls	r3, r3, #16
 800145a:	4920      	ldr	r1, [pc, #128]	@ (80014dc <HAL_RCC_OscConfig+0x4f4>)
 800145c:	4313      	orrs	r3, r2
 800145e:	610b      	str	r3, [r1, #16]
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8001460:	e044      	b.n	80014ec <HAL_RCC_OscConfig+0x504>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	68db      	ldr	r3, [r3, #12]
 8001466:	2b00      	cmp	r3, #0
 8001468:	d024      	beq.n	80014b4 <HAL_RCC_OscConfig+0x4cc>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
 800146a:	4b1c      	ldr	r3, [pc, #112]	@ (80014dc <HAL_RCC_OscConfig+0x4f4>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	4a1b      	ldr	r2, [pc, #108]	@ (80014dc <HAL_RCC_OscConfig+0x4f4>)
 8001470:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001474:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8001476:	f7ff f9df 	bl	8000838 <HAL_GetTick>
 800147a:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800147c:	e009      	b.n	8001492 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800147e:	f7ff f9db 	bl	8000838 <HAL_GetTick>
 8001482:	4602      	mov	r2, r0
 8001484:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001486:	1ad3      	subs	r3, r2, r3
 8001488:	2b02      	cmp	r3, #2
 800148a:	d902      	bls.n	8001492 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800148c:	2303      	movs	r3, #3
 800148e:	f000 bc80 	b.w	8001d92 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001492:	4b12      	ldr	r3, [pc, #72]	@ (80014dc <HAL_RCC_OscConfig+0x4f4>)
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800149a:	2b00      	cmp	r3, #0
 800149c:	d0ef      	beq.n	800147e <HAL_RCC_OscConfig+0x496>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 800149e:	4b0f      	ldr	r3, [pc, #60]	@ (80014dc <HAL_RCC_OscConfig+0x4f4>)
 80014a0:	691b      	ldr	r3, [r3, #16]
 80014a2:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	691b      	ldr	r3, [r3, #16]
 80014aa:	041b      	lsls	r3, r3, #16
 80014ac:	490b      	ldr	r1, [pc, #44]	@ (80014dc <HAL_RCC_OscConfig+0x4f4>)
 80014ae:	4313      	orrs	r3, r2
 80014b0:	610b      	str	r3, [r1, #16]
 80014b2:	e01b      	b.n	80014ec <HAL_RCC_OscConfig+0x504>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
 80014b4:	4b09      	ldr	r3, [pc, #36]	@ (80014dc <HAL_RCC_OscConfig+0x4f4>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	4a08      	ldr	r2, [pc, #32]	@ (80014dc <HAL_RCC_OscConfig+0x4f4>)
 80014ba:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80014be:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80014c0:	f7ff f9ba 	bl	8000838 <HAL_GetTick>
 80014c4:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80014c6:	e00b      	b.n	80014e0 <HAL_RCC_OscConfig+0x4f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80014c8:	f7ff f9b6 	bl	8000838 <HAL_GetTick>
 80014cc:	4602      	mov	r2, r0
 80014ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80014d0:	1ad3      	subs	r3, r2, r3
 80014d2:	2b02      	cmp	r3, #2
 80014d4:	d904      	bls.n	80014e0 <HAL_RCC_OscConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 80014d6:	2303      	movs	r3, #3
 80014d8:	f000 bc5b 	b.w	8001d92 <HAL_RCC_OscConfig+0xdaa>
 80014dc:	46020c00 	.word	0x46020c00
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80014e0:	4baf      	ldr	r3, [pc, #700]	@ (80017a0 <HAL_RCC_OscConfig+0x7b8>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d1ed      	bne.n	80014c8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	f003 0308 	and.w	r3, r3, #8
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	f000 80c8 	beq.w	800168a <HAL_RCC_OscConfig+0x6a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 80014fa:	2300      	movs	r3, #0
 80014fc:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001500:	4ba7      	ldr	r3, [pc, #668]	@ (80017a0 <HAL_RCC_OscConfig+0x7b8>)
 8001502:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001506:	f003 0304 	and.w	r3, r3, #4
 800150a:	2b00      	cmp	r3, #0
 800150c:	d111      	bne.n	8001532 <HAL_RCC_OscConfig+0x54a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800150e:	4ba4      	ldr	r3, [pc, #656]	@ (80017a0 <HAL_RCC_OscConfig+0x7b8>)
 8001510:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001514:	4aa2      	ldr	r2, [pc, #648]	@ (80017a0 <HAL_RCC_OscConfig+0x7b8>)
 8001516:	f043 0304 	orr.w	r3, r3, #4
 800151a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800151e:	4ba0      	ldr	r3, [pc, #640]	@ (80017a0 <HAL_RCC_OscConfig+0x7b8>)
 8001520:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001524:	f003 0304 	and.w	r3, r3, #4
 8001528:	617b      	str	r3, [r7, #20]
 800152a:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
 800152c:	2301      	movs	r3, #1
 800152e:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8001532:	4b9c      	ldr	r3, [pc, #624]	@ (80017a4 <HAL_RCC_OscConfig+0x7bc>)
 8001534:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001536:	f003 0301 	and.w	r3, r3, #1
 800153a:	2b00      	cmp	r3, #0
 800153c:	d119      	bne.n	8001572 <HAL_RCC_OscConfig+0x58a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 800153e:	4b99      	ldr	r3, [pc, #612]	@ (80017a4 <HAL_RCC_OscConfig+0x7bc>)
 8001540:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001542:	4a98      	ldr	r2, [pc, #608]	@ (80017a4 <HAL_RCC_OscConfig+0x7bc>)
 8001544:	f043 0301 	orr.w	r3, r3, #1
 8001548:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800154a:	f7ff f975 	bl	8000838 <HAL_GetTick>
 800154e:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8001550:	e009      	b.n	8001566 <HAL_RCC_OscConfig+0x57e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001552:	f7ff f971 	bl	8000838 <HAL_GetTick>
 8001556:	4602      	mov	r2, r0
 8001558:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800155a:	1ad3      	subs	r3, r2, r3
 800155c:	2b02      	cmp	r3, #2
 800155e:	d902      	bls.n	8001566 <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
 8001560:	2303      	movs	r3, #3
 8001562:	f000 bc16 	b.w	8001d92 <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8001566:	4b8f      	ldr	r3, [pc, #572]	@ (80017a4 <HAL_RCC_OscConfig+0x7bc>)
 8001568:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800156a:	f003 0301 	and.w	r3, r3, #1
 800156e:	2b00      	cmp	r3, #0
 8001570:	d0ef      	beq.n	8001552 <HAL_RCC_OscConfig+0x56a>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	695b      	ldr	r3, [r3, #20]
 8001576:	2b00      	cmp	r3, #0
 8001578:	d05f      	beq.n	800163a <HAL_RCC_OscConfig+0x652>
    {
      uint32_t bdcr_temp = RCC->BDCR;
 800157a:	4b89      	ldr	r3, [pc, #548]	@ (80017a0 <HAL_RCC_OscConfig+0x7b8>)
 800157c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001580:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	699a      	ldr	r2, [r3, #24]
 8001586:	6a3b      	ldr	r3, [r7, #32]
 8001588:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800158c:	429a      	cmp	r2, r3
 800158e:	d037      	beq.n	8001600 <HAL_RCC_OscConfig+0x618>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8001590:	6a3b      	ldr	r3, [r7, #32]
 8001592:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001596:	2b00      	cmp	r3, #0
 8001598:	d006      	beq.n	80015a8 <HAL_RCC_OscConfig+0x5c0>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
 800159a:	6a3b      	ldr	r3, [r7, #32]
 800159c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d101      	bne.n	80015a8 <HAL_RCC_OscConfig+0x5c0>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
 80015a4:	2301      	movs	r3, #1
 80015a6:	e3f4      	b.n	8001d92 <HAL_RCC_OscConfig+0xdaa>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 80015a8:	6a3b      	ldr	r3, [r7, #32]
 80015aa:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d01b      	beq.n	80015ea <HAL_RCC_OscConfig+0x602>
        {
          __HAL_RCC_LSI_DISABLE();
 80015b2:	4b7b      	ldr	r3, [pc, #492]	@ (80017a0 <HAL_RCC_OscConfig+0x7b8>)
 80015b4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80015b8:	4a79      	ldr	r2, [pc, #484]	@ (80017a0 <HAL_RCC_OscConfig+0x7b8>)
 80015ba:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 80015be:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

          tickstart = HAL_GetTick();
 80015c2:	f7ff f939 	bl	8000838 <HAL_GetTick>
 80015c6:	62b8      	str	r0, [r7, #40]	@ 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80015c8:	e008      	b.n	80015dc <HAL_RCC_OscConfig+0x5f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80015ca:	f7ff f935 	bl	8000838 <HAL_GetTick>
 80015ce:	4602      	mov	r2, r0
 80015d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80015d2:	1ad3      	subs	r3, r2, r3
 80015d4:	2b05      	cmp	r3, #5
 80015d6:	d901      	bls.n	80015dc <HAL_RCC_OscConfig+0x5f4>
            {
              return HAL_TIMEOUT;
 80015d8:	2303      	movs	r3, #3
 80015da:	e3da      	b.n	8001d92 <HAL_RCC_OscConfig+0xdaa>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80015dc:	4b70      	ldr	r3, [pc, #448]	@ (80017a0 <HAL_RCC_OscConfig+0x7b8>)
 80015de:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80015e2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d1ef      	bne.n	80015ca <HAL_RCC_OscConfig+0x5e2>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 80015ea:	4b6d      	ldr	r3, [pc, #436]	@ (80017a0 <HAL_RCC_OscConfig+0x7b8>)
 80015ec:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80015f0:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	699b      	ldr	r3, [r3, #24]
 80015f8:	4969      	ldr	r1, [pc, #420]	@ (80017a0 <HAL_RCC_OscConfig+0x7b8>)
 80015fa:	4313      	orrs	r3, r2
 80015fc:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
 8001600:	4b67      	ldr	r3, [pc, #412]	@ (80017a0 <HAL_RCC_OscConfig+0x7b8>)
 8001602:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001606:	4a66      	ldr	r2, [pc, #408]	@ (80017a0 <HAL_RCC_OscConfig+0x7b8>)
 8001608:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800160c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 8001610:	f7ff f912 	bl	8000838 <HAL_GetTick>
 8001614:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8001616:	e008      	b.n	800162a <HAL_RCC_OscConfig+0x642>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001618:	f7ff f90e 	bl	8000838 <HAL_GetTick>
 800161c:	4602      	mov	r2, r0
 800161e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001620:	1ad3      	subs	r3, r2, r3
 8001622:	2b05      	cmp	r3, #5
 8001624:	d901      	bls.n	800162a <HAL_RCC_OscConfig+0x642>
        {
          return HAL_TIMEOUT;
 8001626:	2303      	movs	r3, #3
 8001628:	e3b3      	b.n	8001d92 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 800162a:	4b5d      	ldr	r3, [pc, #372]	@ (80017a0 <HAL_RCC_OscConfig+0x7b8>)
 800162c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001630:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001634:	2b00      	cmp	r3, #0
 8001636:	d0ef      	beq.n	8001618 <HAL_RCC_OscConfig+0x630>
 8001638:	e01b      	b.n	8001672 <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
 800163a:	4b59      	ldr	r3, [pc, #356]	@ (80017a0 <HAL_RCC_OscConfig+0x7b8>)
 800163c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001640:	4a57      	ldr	r2, [pc, #348]	@ (80017a0 <HAL_RCC_OscConfig+0x7b8>)
 8001642:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 8001646:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 800164a:	f7ff f8f5 	bl	8000838 <HAL_GetTick>
 800164e:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8001650:	e008      	b.n	8001664 <HAL_RCC_OscConfig+0x67c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001652:	f7ff f8f1 	bl	8000838 <HAL_GetTick>
 8001656:	4602      	mov	r2, r0
 8001658:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800165a:	1ad3      	subs	r3, r2, r3
 800165c:	2b05      	cmp	r3, #5
 800165e:	d901      	bls.n	8001664 <HAL_RCC_OscConfig+0x67c>
        {
          return HAL_TIMEOUT;
 8001660:	2303      	movs	r3, #3
 8001662:	e396      	b.n	8001d92 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8001664:	4b4e      	ldr	r3, [pc, #312]	@ (80017a0 <HAL_RCC_OscConfig+0x7b8>)
 8001666:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800166a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800166e:	2b00      	cmp	r3, #0
 8001670:	d1ef      	bne.n	8001652 <HAL_RCC_OscConfig+0x66a>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001672:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8001676:	2b01      	cmp	r3, #1
 8001678:	d107      	bne.n	800168a <HAL_RCC_OscConfig+0x6a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800167a:	4b49      	ldr	r3, [pc, #292]	@ (80017a0 <HAL_RCC_OscConfig+0x7b8>)
 800167c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001680:	4a47      	ldr	r2, [pc, #284]	@ (80017a0 <HAL_RCC_OscConfig+0x7b8>)
 8001682:	f023 0304 	bic.w	r3, r3, #4
 8001686:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	f003 0304 	and.w	r3, r3, #4
 8001692:	2b00      	cmp	r3, #0
 8001694:	f000 8111 	beq.w	80018ba <HAL_RCC_OscConfig+0x8d2>
  {
    FlagStatus pwrclkchanged = RESET;
 8001698:	2300      	movs	r3, #0
 800169a:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800169e:	4b40      	ldr	r3, [pc, #256]	@ (80017a0 <HAL_RCC_OscConfig+0x7b8>)
 80016a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80016a4:	f003 0304 	and.w	r3, r3, #4
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d111      	bne.n	80016d0 <HAL_RCC_OscConfig+0x6e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80016ac:	4b3c      	ldr	r3, [pc, #240]	@ (80017a0 <HAL_RCC_OscConfig+0x7b8>)
 80016ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80016b2:	4a3b      	ldr	r2, [pc, #236]	@ (80017a0 <HAL_RCC_OscConfig+0x7b8>)
 80016b4:	f043 0304 	orr.w	r3, r3, #4
 80016b8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80016bc:	4b38      	ldr	r3, [pc, #224]	@ (80017a0 <HAL_RCC_OscConfig+0x7b8>)
 80016be:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80016c2:	f003 0304 	and.w	r3, r3, #4
 80016c6:	613b      	str	r3, [r7, #16]
 80016c8:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 80016ca:	2301      	movs	r3, #1
 80016cc:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80016d0:	4b34      	ldr	r3, [pc, #208]	@ (80017a4 <HAL_RCC_OscConfig+0x7bc>)
 80016d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016d4:	f003 0301 	and.w	r3, r3, #1
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d118      	bne.n	800170e <HAL_RCC_OscConfig+0x726>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 80016dc:	4b31      	ldr	r3, [pc, #196]	@ (80017a4 <HAL_RCC_OscConfig+0x7bc>)
 80016de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016e0:	4a30      	ldr	r2, [pc, #192]	@ (80017a4 <HAL_RCC_OscConfig+0x7bc>)
 80016e2:	f043 0301 	orr.w	r3, r3, #1
 80016e6:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80016e8:	f7ff f8a6 	bl	8000838 <HAL_GetTick>
 80016ec:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80016ee:	e008      	b.n	8001702 <HAL_RCC_OscConfig+0x71a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80016f0:	f7ff f8a2 	bl	8000838 <HAL_GetTick>
 80016f4:	4602      	mov	r2, r0
 80016f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80016f8:	1ad3      	subs	r3, r2, r3
 80016fa:	2b02      	cmp	r3, #2
 80016fc:	d901      	bls.n	8001702 <HAL_RCC_OscConfig+0x71a>
        {
          return HAL_TIMEOUT;
 80016fe:	2303      	movs	r3, #3
 8001700:	e347      	b.n	8001d92 <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8001702:	4b28      	ldr	r3, [pc, #160]	@ (80017a4 <HAL_RCC_OscConfig+0x7bc>)
 8001704:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001706:	f003 0301 	and.w	r3, r3, #1
 800170a:	2b00      	cmp	r3, #0
 800170c:	d0f0      	beq.n	80016f0 <HAL_RCC_OscConfig+0x708>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	689b      	ldr	r3, [r3, #8]
 8001712:	f003 0301 	and.w	r3, r3, #1
 8001716:	2b00      	cmp	r3, #0
 8001718:	d01f      	beq.n	800175a <HAL_RCC_OscConfig+0x772>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	689b      	ldr	r3, [r3, #8]
 800171e:	f003 0304 	and.w	r3, r3, #4
 8001722:	2b00      	cmp	r3, #0
 8001724:	d010      	beq.n	8001748 <HAL_RCC_OscConfig+0x760>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001726:	4b1e      	ldr	r3, [pc, #120]	@ (80017a0 <HAL_RCC_OscConfig+0x7b8>)
 8001728:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800172c:	4a1c      	ldr	r2, [pc, #112]	@ (80017a0 <HAL_RCC_OscConfig+0x7b8>)
 800172e:	f043 0304 	orr.w	r3, r3, #4
 8001732:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001736:	4b1a      	ldr	r3, [pc, #104]	@ (80017a0 <HAL_RCC_OscConfig+0x7b8>)
 8001738:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800173c:	4a18      	ldr	r2, [pc, #96]	@ (80017a0 <HAL_RCC_OscConfig+0x7b8>)
 800173e:	f043 0301 	orr.w	r3, r3, #1
 8001742:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001746:	e018      	b.n	800177a <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001748:	4b15      	ldr	r3, [pc, #84]	@ (80017a0 <HAL_RCC_OscConfig+0x7b8>)
 800174a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800174e:	4a14      	ldr	r2, [pc, #80]	@ (80017a0 <HAL_RCC_OscConfig+0x7b8>)
 8001750:	f043 0301 	orr.w	r3, r3, #1
 8001754:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001758:	e00f      	b.n	800177a <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800175a:	4b11      	ldr	r3, [pc, #68]	@ (80017a0 <HAL_RCC_OscConfig+0x7b8>)
 800175c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001760:	4a0f      	ldr	r2, [pc, #60]	@ (80017a0 <HAL_RCC_OscConfig+0x7b8>)
 8001762:	f023 0301 	bic.w	r3, r3, #1
 8001766:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800176a:	4b0d      	ldr	r3, [pc, #52]	@ (80017a0 <HAL_RCC_OscConfig+0x7b8>)
 800176c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001770:	4a0b      	ldr	r2, [pc, #44]	@ (80017a0 <HAL_RCC_OscConfig+0x7b8>)
 8001772:	f023 0304 	bic.w	r3, r3, #4
 8001776:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	689b      	ldr	r3, [r3, #8]
 800177e:	2b00      	cmp	r3, #0
 8001780:	d057      	beq.n	8001832 <HAL_RCC_OscConfig+0x84a>
    {
      tickstart = HAL_GetTick();
 8001782:	f7ff f859 	bl	8000838 <HAL_GetTick>
 8001786:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001788:	e00e      	b.n	80017a8 <HAL_RCC_OscConfig+0x7c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800178a:	f7ff f855 	bl	8000838 <HAL_GetTick>
 800178e:	4602      	mov	r2, r0
 8001790:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001792:	1ad3      	subs	r3, r2, r3
 8001794:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001798:	4293      	cmp	r3, r2
 800179a:	d905      	bls.n	80017a8 <HAL_RCC_OscConfig+0x7c0>
        {
          return HAL_TIMEOUT;
 800179c:	2303      	movs	r3, #3
 800179e:	e2f8      	b.n	8001d92 <HAL_RCC_OscConfig+0xdaa>
 80017a0:	46020c00 	.word	0x46020c00
 80017a4:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80017a8:	4b9c      	ldr	r3, [pc, #624]	@ (8001a1c <HAL_RCC_OscConfig+0xa34>)
 80017aa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80017ae:	f003 0302 	and.w	r3, r3, #2
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d0e9      	beq.n	800178a <HAL_RCC_OscConfig+0x7a2>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	689b      	ldr	r3, [r3, #8]
 80017ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d01b      	beq.n	80017fa <HAL_RCC_OscConfig+0x812>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80017c2:	4b96      	ldr	r3, [pc, #600]	@ (8001a1c <HAL_RCC_OscConfig+0xa34>)
 80017c4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80017c8:	4a94      	ldr	r2, [pc, #592]	@ (8001a1c <HAL_RCC_OscConfig+0xa34>)
 80017ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80017ce:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80017d2:	e00a      	b.n	80017ea <HAL_RCC_OscConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80017d4:	f7ff f830 	bl	8000838 <HAL_GetTick>
 80017d8:	4602      	mov	r2, r0
 80017da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80017dc:	1ad3      	subs	r3, r2, r3
 80017de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80017e2:	4293      	cmp	r3, r2
 80017e4:	d901      	bls.n	80017ea <HAL_RCC_OscConfig+0x802>
          {
            return HAL_TIMEOUT;
 80017e6:	2303      	movs	r3, #3
 80017e8:	e2d3      	b.n	8001d92 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80017ea:	4b8c      	ldr	r3, [pc, #560]	@ (8001a1c <HAL_RCC_OscConfig+0xa34>)
 80017ec:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80017f0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d0ed      	beq.n	80017d4 <HAL_RCC_OscConfig+0x7ec>
 80017f8:	e053      	b.n	80018a2 <HAL_RCC_OscConfig+0x8ba>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80017fa:	4b88      	ldr	r3, [pc, #544]	@ (8001a1c <HAL_RCC_OscConfig+0xa34>)
 80017fc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001800:	4a86      	ldr	r2, [pc, #536]	@ (8001a1c <HAL_RCC_OscConfig+0xa34>)
 8001802:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001806:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800180a:	e00a      	b.n	8001822 <HAL_RCC_OscConfig+0x83a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800180c:	f7ff f814 	bl	8000838 <HAL_GetTick>
 8001810:	4602      	mov	r2, r0
 8001812:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001814:	1ad3      	subs	r3, r2, r3
 8001816:	f241 3288 	movw	r2, #5000	@ 0x1388
 800181a:	4293      	cmp	r3, r2
 800181c:	d901      	bls.n	8001822 <HAL_RCC_OscConfig+0x83a>
          {
            return HAL_TIMEOUT;
 800181e:	2303      	movs	r3, #3
 8001820:	e2b7      	b.n	8001d92 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001822:	4b7e      	ldr	r3, [pc, #504]	@ (8001a1c <HAL_RCC_OscConfig+0xa34>)
 8001824:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001828:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800182c:	2b00      	cmp	r3, #0
 800182e:	d1ed      	bne.n	800180c <HAL_RCC_OscConfig+0x824>
 8001830:	e037      	b.n	80018a2 <HAL_RCC_OscConfig+0x8ba>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
 8001832:	f7ff f801 	bl	8000838 <HAL_GetTick>
 8001836:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001838:	e00a      	b.n	8001850 <HAL_RCC_OscConfig+0x868>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800183a:	f7fe fffd 	bl	8000838 <HAL_GetTick>
 800183e:	4602      	mov	r2, r0
 8001840:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001842:	1ad3      	subs	r3, r2, r3
 8001844:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001848:	4293      	cmp	r3, r2
 800184a:	d901      	bls.n	8001850 <HAL_RCC_OscConfig+0x868>
        {
          return HAL_TIMEOUT;
 800184c:	2303      	movs	r3, #3
 800184e:	e2a0      	b.n	8001d92 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001850:	4b72      	ldr	r3, [pc, #456]	@ (8001a1c <HAL_RCC_OscConfig+0xa34>)
 8001852:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001856:	f003 0302 	and.w	r3, r3, #2
 800185a:	2b00      	cmp	r3, #0
 800185c:	d1ed      	bne.n	800183a <HAL_RCC_OscConfig+0x852>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 800185e:	4b6f      	ldr	r3, [pc, #444]	@ (8001a1c <HAL_RCC_OscConfig+0xa34>)
 8001860:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001864:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001868:	2b00      	cmp	r3, #0
 800186a:	d01a      	beq.n	80018a2 <HAL_RCC_OscConfig+0x8ba>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800186c:	4b6b      	ldr	r3, [pc, #428]	@ (8001a1c <HAL_RCC_OscConfig+0xa34>)
 800186e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001872:	4a6a      	ldr	r2, [pc, #424]	@ (8001a1c <HAL_RCC_OscConfig+0xa34>)
 8001874:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001878:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800187c:	e00a      	b.n	8001894 <HAL_RCC_OscConfig+0x8ac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800187e:	f7fe ffdb 	bl	8000838 <HAL_GetTick>
 8001882:	4602      	mov	r2, r0
 8001884:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001886:	1ad3      	subs	r3, r2, r3
 8001888:	f241 3288 	movw	r2, #5000	@ 0x1388
 800188c:	4293      	cmp	r3, r2
 800188e:	d901      	bls.n	8001894 <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 8001890:	2303      	movs	r3, #3
 8001892:	e27e      	b.n	8001d92 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001894:	4b61      	ldr	r3, [pc, #388]	@ (8001a1c <HAL_RCC_OscConfig+0xa34>)
 8001896:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800189a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d1ed      	bne.n	800187e <HAL_RCC_OscConfig+0x896>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80018a2:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80018a6:	2b01      	cmp	r3, #1
 80018a8:	d107      	bne.n	80018ba <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80018aa:	4b5c      	ldr	r3, [pc, #368]	@ (8001a1c <HAL_RCC_OscConfig+0xa34>)
 80018ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80018b0:	4a5a      	ldr	r2, [pc, #360]	@ (8001a1c <HAL_RCC_OscConfig+0xa34>)
 80018b2:	f023 0304 	bic.w	r3, r3, #4
 80018b6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	f003 0320 	and.w	r3, r3, #32
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d036      	beq.n	8001934 <HAL_RCC_OscConfig+0x94c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d019      	beq.n	8001902 <HAL_RCC_OscConfig+0x91a>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
 80018ce:	4b53      	ldr	r3, [pc, #332]	@ (8001a1c <HAL_RCC_OscConfig+0xa34>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	4a52      	ldr	r2, [pc, #328]	@ (8001a1c <HAL_RCC_OscConfig+0xa34>)
 80018d4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80018d8:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80018da:	f7fe ffad 	bl	8000838 <HAL_GetTick>
 80018de:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80018e0:	e008      	b.n	80018f4 <HAL_RCC_OscConfig+0x90c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80018e2:	f7fe ffa9 	bl	8000838 <HAL_GetTick>
 80018e6:	4602      	mov	r2, r0
 80018e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80018ea:	1ad3      	subs	r3, r2, r3
 80018ec:	2b02      	cmp	r3, #2
 80018ee:	d901      	bls.n	80018f4 <HAL_RCC_OscConfig+0x90c>
        {
          return HAL_TIMEOUT;
 80018f0:	2303      	movs	r3, #3
 80018f2:	e24e      	b.n	8001d92 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80018f4:	4b49      	ldr	r3, [pc, #292]	@ (8001a1c <HAL_RCC_OscConfig+0xa34>)
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d0f0      	beq.n	80018e2 <HAL_RCC_OscConfig+0x8fa>
 8001900:	e018      	b.n	8001934 <HAL_RCC_OscConfig+0x94c>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
 8001902:	4b46      	ldr	r3, [pc, #280]	@ (8001a1c <HAL_RCC_OscConfig+0xa34>)
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	4a45      	ldr	r2, [pc, #276]	@ (8001a1c <HAL_RCC_OscConfig+0xa34>)
 8001908:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800190c:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 800190e:	f7fe ff93 	bl	8000838 <HAL_GetTick>
 8001912:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8001914:	e008      	b.n	8001928 <HAL_RCC_OscConfig+0x940>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001916:	f7fe ff8f 	bl	8000838 <HAL_GetTick>
 800191a:	4602      	mov	r2, r0
 800191c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800191e:	1ad3      	subs	r3, r2, r3
 8001920:	2b02      	cmp	r3, #2
 8001922:	d901      	bls.n	8001928 <HAL_RCC_OscConfig+0x940>
        {
          return HAL_TIMEOUT;
 8001924:	2303      	movs	r3, #3
 8001926:	e234      	b.n	8001d92 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8001928:	4b3c      	ldr	r3, [pc, #240]	@ (8001a1c <HAL_RCC_OscConfig+0xa34>)
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001930:	2b00      	cmp	r3, #0
 8001932:	d1f0      	bne.n	8001916 <HAL_RCC_OscConfig+0x92e>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800193c:	2b00      	cmp	r3, #0
 800193e:	d036      	beq.n	80019ae <HAL_RCC_OscConfig+0x9c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001944:	2b00      	cmp	r3, #0
 8001946:	d019      	beq.n	800197c <HAL_RCC_OscConfig+0x994>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
 8001948:	4b34      	ldr	r3, [pc, #208]	@ (8001a1c <HAL_RCC_OscConfig+0xa34>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	4a33      	ldr	r2, [pc, #204]	@ (8001a1c <HAL_RCC_OscConfig+0xa34>)
 800194e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001952:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8001954:	f7fe ff70 	bl	8000838 <HAL_GetTick>
 8001958:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 800195a:	e008      	b.n	800196e <HAL_RCC_OscConfig+0x986>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 800195c:	f7fe ff6c 	bl	8000838 <HAL_GetTick>
 8001960:	4602      	mov	r2, r0
 8001962:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001964:	1ad3      	subs	r3, r2, r3
 8001966:	2b02      	cmp	r3, #2
 8001968:	d901      	bls.n	800196e <HAL_RCC_OscConfig+0x986>
        {
          return HAL_TIMEOUT;
 800196a:	2303      	movs	r3, #3
 800196c:	e211      	b.n	8001d92 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 800196e:	4b2b      	ldr	r3, [pc, #172]	@ (8001a1c <HAL_RCC_OscConfig+0xa34>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001976:	2b00      	cmp	r3, #0
 8001978:	d0f0      	beq.n	800195c <HAL_RCC_OscConfig+0x974>
 800197a:	e018      	b.n	80019ae <HAL_RCC_OscConfig+0x9c6>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
 800197c:	4b27      	ldr	r3, [pc, #156]	@ (8001a1c <HAL_RCC_OscConfig+0xa34>)
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	4a26      	ldr	r2, [pc, #152]	@ (8001a1c <HAL_RCC_OscConfig+0xa34>)
 8001982:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001986:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8001988:	f7fe ff56 	bl	8000838 <HAL_GetTick>
 800198c:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 800198e:	e008      	b.n	80019a2 <HAL_RCC_OscConfig+0x9ba>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8001990:	f7fe ff52 	bl	8000838 <HAL_GetTick>
 8001994:	4602      	mov	r2, r0
 8001996:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001998:	1ad3      	subs	r3, r2, r3
 800199a:	2b02      	cmp	r3, #2
 800199c:	d901      	bls.n	80019a2 <HAL_RCC_OscConfig+0x9ba>
        {
          return HAL_TIMEOUT;
 800199e:	2303      	movs	r3, #3
 80019a0:	e1f7      	b.n	8001d92 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 80019a2:	4b1e      	ldr	r3, [pc, #120]	@ (8001a1c <HAL_RCC_OscConfig+0xa34>)
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d1f0      	bne.n	8001990 <HAL_RCC_OscConfig+0x9a8>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d07f      	beq.n	8001aba <HAL_RCC_OscConfig+0xad2>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d062      	beq.n	8001a88 <HAL_RCC_OscConfig+0xaa0>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 80019c2:	4b16      	ldr	r3, [pc, #88]	@ (8001a1c <HAL_RCC_OscConfig+0xa34>)
 80019c4:	689b      	ldr	r3, [r3, #8]
 80019c6:	4a15      	ldr	r2, [pc, #84]	@ (8001a1c <HAL_RCC_OscConfig+0xa34>)
 80019c8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80019cc:	6093      	str	r3, [r2, #8]
 80019ce:	4b13      	ldr	r3, [pc, #76]	@ (8001a1c <HAL_RCC_OscConfig+0xa34>)
 80019d0:	689b      	ldr	r3, [r3, #8]
 80019d2:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019da:	4910      	ldr	r1, [pc, #64]	@ (8001a1c <HAL_RCC_OscConfig+0xa34>)
 80019dc:	4313      	orrs	r3, r2
 80019de:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019e4:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80019e8:	d309      	bcc.n	80019fe <HAL_RCC_OscConfig+0xa16>
 80019ea:	4b0c      	ldr	r3, [pc, #48]	@ (8001a1c <HAL_RCC_OscConfig+0xa34>)
 80019ec:	68db      	ldr	r3, [r3, #12]
 80019ee:	f023 021f 	bic.w	r2, r3, #31
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	6a1b      	ldr	r3, [r3, #32]
 80019f6:	4909      	ldr	r1, [pc, #36]	@ (8001a1c <HAL_RCC_OscConfig+0xa34>)
 80019f8:	4313      	orrs	r3, r2
 80019fa:	60cb      	str	r3, [r1, #12]
 80019fc:	e02a      	b.n	8001a54 <HAL_RCC_OscConfig+0xa6c>
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	da0c      	bge.n	8001a20 <HAL_RCC_OscConfig+0xa38>
 8001a06:	4b05      	ldr	r3, [pc, #20]	@ (8001a1c <HAL_RCC_OscConfig+0xa34>)
 8001a08:	68db      	ldr	r3, [r3, #12]
 8001a0a:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	6a1b      	ldr	r3, [r3, #32]
 8001a12:	015b      	lsls	r3, r3, #5
 8001a14:	4901      	ldr	r1, [pc, #4]	@ (8001a1c <HAL_RCC_OscConfig+0xa34>)
 8001a16:	4313      	orrs	r3, r2
 8001a18:	60cb      	str	r3, [r1, #12]
 8001a1a:	e01b      	b.n	8001a54 <HAL_RCC_OscConfig+0xa6c>
 8001a1c:	46020c00 	.word	0x46020c00
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a24:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001a28:	d30a      	bcc.n	8001a40 <HAL_RCC_OscConfig+0xa58>
 8001a2a:	4ba1      	ldr	r3, [pc, #644]	@ (8001cb0 <HAL_RCC_OscConfig+0xcc8>)
 8001a2c:	68db      	ldr	r3, [r3, #12]
 8001a2e:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	6a1b      	ldr	r3, [r3, #32]
 8001a36:	029b      	lsls	r3, r3, #10
 8001a38:	499d      	ldr	r1, [pc, #628]	@ (8001cb0 <HAL_RCC_OscConfig+0xcc8>)
 8001a3a:	4313      	orrs	r3, r2
 8001a3c:	60cb      	str	r3, [r1, #12]
 8001a3e:	e009      	b.n	8001a54 <HAL_RCC_OscConfig+0xa6c>
 8001a40:	4b9b      	ldr	r3, [pc, #620]	@ (8001cb0 <HAL_RCC_OscConfig+0xcc8>)
 8001a42:	68db      	ldr	r3, [r3, #12]
 8001a44:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	6a1b      	ldr	r3, [r3, #32]
 8001a4c:	03db      	lsls	r3, r3, #15
 8001a4e:	4998      	ldr	r1, [pc, #608]	@ (8001cb0 <HAL_RCC_OscConfig+0xcc8>)
 8001a50:	4313      	orrs	r3, r2
 8001a52:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
 8001a54:	4b96      	ldr	r3, [pc, #600]	@ (8001cb0 <HAL_RCC_OscConfig+0xcc8>)
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	4a95      	ldr	r2, [pc, #596]	@ (8001cb0 <HAL_RCC_OscConfig+0xcc8>)
 8001a5a:	f043 0310 	orr.w	r3, r3, #16
 8001a5e:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8001a60:	f7fe feea 	bl	8000838 <HAL_GetTick>
 8001a64:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8001a66:	e008      	b.n	8001a7a <HAL_RCC_OscConfig+0xa92>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8001a68:	f7fe fee6 	bl	8000838 <HAL_GetTick>
 8001a6c:	4602      	mov	r2, r0
 8001a6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a70:	1ad3      	subs	r3, r2, r3
 8001a72:	2b02      	cmp	r3, #2
 8001a74:	d901      	bls.n	8001a7a <HAL_RCC_OscConfig+0xa92>
        {
          return HAL_TIMEOUT;
 8001a76:	2303      	movs	r3, #3
 8001a78:	e18b      	b.n	8001d92 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8001a7a:	4b8d      	ldr	r3, [pc, #564]	@ (8001cb0 <HAL_RCC_OscConfig+0xcc8>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	f003 0320 	and.w	r3, r3, #32
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d0f0      	beq.n	8001a68 <HAL_RCC_OscConfig+0xa80>
 8001a86:	e018      	b.n	8001aba <HAL_RCC_OscConfig+0xad2>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
 8001a88:	4b89      	ldr	r3, [pc, #548]	@ (8001cb0 <HAL_RCC_OscConfig+0xcc8>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	4a88      	ldr	r2, [pc, #544]	@ (8001cb0 <HAL_RCC_OscConfig+0xcc8>)
 8001a8e:	f023 0310 	bic.w	r3, r3, #16
 8001a92:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8001a94:	f7fe fed0 	bl	8000838 <HAL_GetTick>
 8001a98:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8001a9a:	e008      	b.n	8001aae <HAL_RCC_OscConfig+0xac6>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8001a9c:	f7fe fecc 	bl	8000838 <HAL_GetTick>
 8001aa0:	4602      	mov	r2, r0
 8001aa2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001aa4:	1ad3      	subs	r3, r2, r3
 8001aa6:	2b02      	cmp	r3, #2
 8001aa8:	d901      	bls.n	8001aae <HAL_RCC_OscConfig+0xac6>
        {
          return HAL_TIMEOUT;
 8001aaa:	2303      	movs	r3, #3
 8001aac:	e171      	b.n	8001d92 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8001aae:	4b80      	ldr	r3, [pc, #512]	@ (8001cb0 <HAL_RCC_OscConfig+0xcc8>)
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	f003 0320 	and.w	r3, r3, #32
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d1f0      	bne.n	8001a9c <HAL_RCC_OscConfig+0xab4>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	f000 8166 	beq.w	8001d90 <HAL_RCC_OscConfig+0xda8>
  {
    FlagStatus  pwrclkchanged = RESET;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001aca:	4b79      	ldr	r3, [pc, #484]	@ (8001cb0 <HAL_RCC_OscConfig+0xcc8>)
 8001acc:	69db      	ldr	r3, [r3, #28]
 8001ace:	f003 030c 	and.w	r3, r3, #12
 8001ad2:	2b0c      	cmp	r3, #12
 8001ad4:	f000 80f2 	beq.w	8001cbc <HAL_RCC_OscConfig+0xcd4>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001adc:	2b02      	cmp	r3, #2
 8001ade:	f040 80c5 	bne.w	8001c6c <HAL_RCC_OscConfig+0xc84>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8001ae2:	4b73      	ldr	r3, [pc, #460]	@ (8001cb0 <HAL_RCC_OscConfig+0xcc8>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	4a72      	ldr	r2, [pc, #456]	@ (8001cb0 <HAL_RCC_OscConfig+0xcc8>)
 8001ae8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001aec:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8001aee:	f7fe fea3 	bl	8000838 <HAL_GetTick>
 8001af2:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001af4:	e008      	b.n	8001b08 <HAL_RCC_OscConfig+0xb20>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001af6:	f7fe fe9f 	bl	8000838 <HAL_GetTick>
 8001afa:	4602      	mov	r2, r0
 8001afc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001afe:	1ad3      	subs	r3, r2, r3
 8001b00:	2b02      	cmp	r3, #2
 8001b02:	d901      	bls.n	8001b08 <HAL_RCC_OscConfig+0xb20>
          {
            return HAL_TIMEOUT;
 8001b04:	2303      	movs	r3, #3
 8001b06:	e144      	b.n	8001d92 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001b08:	4b69      	ldr	r3, [pc, #420]	@ (8001cb0 <HAL_RCC_OscConfig+0xcc8>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d1f0      	bne.n	8001af6 <HAL_RCC_OscConfig+0xb0e>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b14:	4b66      	ldr	r3, [pc, #408]	@ (8001cb0 <HAL_RCC_OscConfig+0xcc8>)
 8001b16:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001b1a:	f003 0304 	and.w	r3, r3, #4
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d111      	bne.n	8001b46 <HAL_RCC_OscConfig+0xb5e>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
 8001b22:	4b63      	ldr	r3, [pc, #396]	@ (8001cb0 <HAL_RCC_OscConfig+0xcc8>)
 8001b24:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001b28:	4a61      	ldr	r2, [pc, #388]	@ (8001cb0 <HAL_RCC_OscConfig+0xcc8>)
 8001b2a:	f043 0304 	orr.w	r3, r3, #4
 8001b2e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8001b32:	4b5f      	ldr	r3, [pc, #380]	@ (8001cb0 <HAL_RCC_OscConfig+0xcc8>)
 8001b34:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001b38:	f003 0304 	and.w	r3, r3, #4
 8001b3c:	60fb      	str	r3, [r7, #12]
 8001b3e:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
 8001b40:	2301      	movs	r3, #1
 8001b42:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 8001b46:	4b5b      	ldr	r3, [pc, #364]	@ (8001cb4 <HAL_RCC_OscConfig+0xccc>)
 8001b48:	68db      	ldr	r3, [r3, #12]
 8001b4a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001b4e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8001b52:	d102      	bne.n	8001b5a <HAL_RCC_OscConfig+0xb72>
        {
          pwrboosten = SET;
 8001b54:	2301      	movs	r3, #1
 8001b56:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8001b5a:	4b56      	ldr	r3, [pc, #344]	@ (8001cb4 <HAL_RCC_OscConfig+0xccc>)
 8001b5c:	68db      	ldr	r3, [r3, #12]
 8001b5e:	4a55      	ldr	r2, [pc, #340]	@ (8001cb4 <HAL_RCC_OscConfig+0xccc>)
 8001b60:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001b64:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 8001b66:	4b52      	ldr	r3, [pc, #328]	@ (8001cb0 <HAL_RCC_OscConfig+0xcc8>)
 8001b68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b6a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8001b6e:	f023 0303 	bic.w	r3, r3, #3
 8001b72:	687a      	ldr	r2, [r7, #4]
 8001b74:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8001b76:	687a      	ldr	r2, [r7, #4]
 8001b78:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001b7a:	3a01      	subs	r2, #1
 8001b7c:	0212      	lsls	r2, r2, #8
 8001b7e:	4311      	orrs	r1, r2
 8001b80:	687a      	ldr	r2, [r7, #4]
 8001b82:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8001b84:	430a      	orrs	r2, r1
 8001b86:	494a      	ldr	r1, [pc, #296]	@ (8001cb0 <HAL_RCC_OscConfig+0xcc8>)
 8001b88:	4313      	orrs	r3, r2
 8001b8a:	628b      	str	r3, [r1, #40]	@ 0x28
 8001b8c:	4b48      	ldr	r3, [pc, #288]	@ (8001cb0 <HAL_RCC_OscConfig+0xcc8>)
 8001b8e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001b90:	4b49      	ldr	r3, [pc, #292]	@ (8001cb8 <HAL_RCC_OscConfig+0xcd0>)
 8001b92:	4013      	ands	r3, r2
 8001b94:	687a      	ldr	r2, [r7, #4]
 8001b96:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001b98:	3a01      	subs	r2, #1
 8001b9a:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8001b9e:	687a      	ldr	r2, [r7, #4]
 8001ba0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001ba2:	3a01      	subs	r2, #1
 8001ba4:	0252      	lsls	r2, r2, #9
 8001ba6:	b292      	uxth	r2, r2
 8001ba8:	4311      	orrs	r1, r2
 8001baa:	687a      	ldr	r2, [r7, #4]
 8001bac:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001bae:	3a01      	subs	r2, #1
 8001bb0:	0412      	lsls	r2, r2, #16
 8001bb2:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8001bb6:	4311      	orrs	r1, r2
 8001bb8:	687a      	ldr	r2, [r7, #4]
 8001bba:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8001bbc:	3a01      	subs	r2, #1
 8001bbe:	0612      	lsls	r2, r2, #24
 8001bc0:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8001bc4:	430a      	orrs	r2, r1
 8001bc6:	493a      	ldr	r1, [pc, #232]	@ (8001cb0 <HAL_RCC_OscConfig+0xcc8>)
 8001bc8:	4313      	orrs	r3, r2
 8001bca:	634b      	str	r3, [r1, #52]	@ 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8001bcc:	4b38      	ldr	r3, [pc, #224]	@ (8001cb0 <HAL_RCC_OscConfig+0xcc8>)
 8001bce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bd0:	4a37      	ldr	r2, [pc, #220]	@ (8001cb0 <HAL_RCC_OscConfig+0xcc8>)
 8001bd2:	f023 0310 	bic.w	r3, r3, #16
 8001bd6:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001bdc:	4a34      	ldr	r2, [pc, #208]	@ (8001cb0 <HAL_RCC_OscConfig+0xcc8>)
 8001bde:	00db      	lsls	r3, r3, #3
 8001be0:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8001be2:	4b33      	ldr	r3, [pc, #204]	@ (8001cb0 <HAL_RCC_OscConfig+0xcc8>)
 8001be4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001be6:	4a32      	ldr	r2, [pc, #200]	@ (8001cb0 <HAL_RCC_OscConfig+0xcc8>)
 8001be8:	f043 0310 	orr.w	r3, r3, #16
 8001bec:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 8001bee:	4b30      	ldr	r3, [pc, #192]	@ (8001cb0 <HAL_RCC_OscConfig+0xcc8>)
 8001bf0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bf2:	f023 020c 	bic.w	r2, r3, #12
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bfa:	492d      	ldr	r1, [pc, #180]	@ (8001cb0 <HAL_RCC_OscConfig+0xcc8>)
 8001bfc:	4313      	orrs	r3, r2
 8001bfe:	628b      	str	r3, [r1, #40]	@ 0x28

        if (pwrboosten == SET)
 8001c00:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001c04:	2b01      	cmp	r3, #1
 8001c06:	d105      	bne.n	8001c14 <HAL_RCC_OscConfig+0xc2c>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8001c08:	4b2a      	ldr	r3, [pc, #168]	@ (8001cb4 <HAL_RCC_OscConfig+0xccc>)
 8001c0a:	68db      	ldr	r3, [r3, #12]
 8001c0c:	4a29      	ldr	r2, [pc, #164]	@ (8001cb4 <HAL_RCC_OscConfig+0xccc>)
 8001c0e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001c12:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
 8001c14:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001c18:	2b01      	cmp	r3, #1
 8001c1a:	d107      	bne.n	8001c2c <HAL_RCC_OscConfig+0xc44>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
 8001c1c:	4b24      	ldr	r3, [pc, #144]	@ (8001cb0 <HAL_RCC_OscConfig+0xcc8>)
 8001c1e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001c22:	4a23      	ldr	r2, [pc, #140]	@ (8001cb0 <HAL_RCC_OscConfig+0xcc8>)
 8001c24:	f023 0304 	bic.w	r3, r3, #4
 8001c28:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        }

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
 8001c2c:	4b20      	ldr	r3, [pc, #128]	@ (8001cb0 <HAL_RCC_OscConfig+0xcc8>)
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	4a1f      	ldr	r2, [pc, #124]	@ (8001cb0 <HAL_RCC_OscConfig+0xcc8>)
 8001c32:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001c36:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8001c38:	f7fe fdfe 	bl	8000838 <HAL_GetTick>
 8001c3c:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8001c3e:	e008      	b.n	8001c52 <HAL_RCC_OscConfig+0xc6a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c40:	f7fe fdfa 	bl	8000838 <HAL_GetTick>
 8001c44:	4602      	mov	r2, r0
 8001c46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c48:	1ad3      	subs	r3, r2, r3
 8001c4a:	2b02      	cmp	r3, #2
 8001c4c:	d901      	bls.n	8001c52 <HAL_RCC_OscConfig+0xc6a>
          {
            return HAL_TIMEOUT;
 8001c4e:	2303      	movs	r3, #3
 8001c50:	e09f      	b.n	8001d92 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8001c52:	4b17      	ldr	r3, [pc, #92]	@ (8001cb0 <HAL_RCC_OscConfig+0xcc8>)
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d0f0      	beq.n	8001c40 <HAL_RCC_OscConfig+0xc58>
          }
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8001c5e:	4b14      	ldr	r3, [pc, #80]	@ (8001cb0 <HAL_RCC_OscConfig+0xcc8>)
 8001c60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c62:	4a13      	ldr	r2, [pc, #76]	@ (8001cb0 <HAL_RCC_OscConfig+0xcc8>)
 8001c64:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001c68:	6293      	str	r3, [r2, #40]	@ 0x28
 8001c6a:	e091      	b.n	8001d90 <HAL_RCC_OscConfig+0xda8>

      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8001c6c:	4b10      	ldr	r3, [pc, #64]	@ (8001cb0 <HAL_RCC_OscConfig+0xcc8>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	4a0f      	ldr	r2, [pc, #60]	@ (8001cb0 <HAL_RCC_OscConfig+0xcc8>)
 8001c72:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001c76:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8001c78:	f7fe fdde 	bl	8000838 <HAL_GetTick>
 8001c7c:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001c7e:	e008      	b.n	8001c92 <HAL_RCC_OscConfig+0xcaa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c80:	f7fe fdda 	bl	8000838 <HAL_GetTick>
 8001c84:	4602      	mov	r2, r0
 8001c86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c88:	1ad3      	subs	r3, r2, r3
 8001c8a:	2b02      	cmp	r3, #2
 8001c8c:	d901      	bls.n	8001c92 <HAL_RCC_OscConfig+0xcaa>
          {
            return HAL_TIMEOUT;
 8001c8e:	2303      	movs	r3, #3
 8001c90:	e07f      	b.n	8001d92 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001c92:	4b07      	ldr	r3, [pc, #28]	@ (8001cb0 <HAL_RCC_OscConfig+0xcc8>)
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d1f0      	bne.n	8001c80 <HAL_RCC_OscConfig+0xc98>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8001c9e:	4b04      	ldr	r3, [pc, #16]	@ (8001cb0 <HAL_RCC_OscConfig+0xcc8>)
 8001ca0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ca2:	4a03      	ldr	r2, [pc, #12]	@ (8001cb0 <HAL_RCC_OscConfig+0xcc8>)
 8001ca4:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8001ca8:	f023 0303 	bic.w	r3, r3, #3
 8001cac:	6293      	str	r3, [r2, #40]	@ 0x28
 8001cae:	e06f      	b.n	8001d90 <HAL_RCC_OscConfig+0xda8>
 8001cb0:	46020c00 	.word	0x46020c00
 8001cb4:	46020800 	.word	0x46020800
 8001cb8:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8001cbc:	4b37      	ldr	r3, [pc, #220]	@ (8001d9c <HAL_RCC_OscConfig+0xdb4>)
 8001cbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cc0:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8001cc2:	4b36      	ldr	r3, [pc, #216]	@ (8001d9c <HAL_RCC_OscConfig+0xdb4>)
 8001cc4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001cc6:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ccc:	2b01      	cmp	r3, #1
 8001cce:	d039      	beq.n	8001d44 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8001cd0:	69fb      	ldr	r3, [r7, #28]
 8001cd2:	f003 0203 	and.w	r2, r3, #3
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001cda:	429a      	cmp	r2, r3
 8001cdc:	d132      	bne.n	8001d44 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8001cde:	69fb      	ldr	r3, [r7, #28]
 8001ce0:	0a1b      	lsrs	r3, r3, #8
 8001ce2:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cea:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8001cec:	429a      	cmp	r2, r3
 8001cee:	d129      	bne.n	8001d44 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8001cf0:	69fb      	ldr	r3, [r7, #28]
 8001cf2:	f403 4270 	and.w	r2, r3, #61440	@ 0xf000
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8001cfa:	429a      	cmp	r2, r3
 8001cfc:	d122      	bne.n	8001d44 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001cfe:	69bb      	ldr	r3, [r7, #24]
 8001d00:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d08:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8001d0a:	429a      	cmp	r2, r3
 8001d0c:	d11a      	bne.n	8001d44 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8001d0e:	69bb      	ldr	r3, [r7, #24]
 8001d10:	0a5b      	lsrs	r3, r3, #9
 8001d12:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d1a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001d1c:	429a      	cmp	r2, r3
 8001d1e:	d111      	bne.n	8001d44 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8001d20:	69bb      	ldr	r3, [r7, #24]
 8001d22:	0c1b      	lsrs	r3, r3, #16
 8001d24:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001d2c:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8001d2e:	429a      	cmp	r2, r3
 8001d30:	d108      	bne.n	8001d44 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8001d32:	69bb      	ldr	r3, [r7, #24]
 8001d34:	0e1b      	lsrs	r3, r3, #24
 8001d36:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d3e:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001d40:	429a      	cmp	r2, r3
 8001d42:	d001      	beq.n	8001d48 <HAL_RCC_OscConfig+0xd60>
      {
        return HAL_ERROR;
 8001d44:	2301      	movs	r3, #1
 8001d46:	e024      	b.n	8001d92 <HAL_RCC_OscConfig+0xdaa>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8001d48:	4b14      	ldr	r3, [pc, #80]	@ (8001d9c <HAL_RCC_OscConfig+0xdb4>)
 8001d4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001d4c:	08db      	lsrs	r3, r3, #3
 8001d4e:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pRCC_OscInitStruct->PLL.PLLFRACN))
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8001d56:	429a      	cmp	r2, r3
 8001d58:	d01a      	beq.n	8001d90 <HAL_RCC_OscConfig+0xda8>
      {
        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN. */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8001d5a:	4b10      	ldr	r3, [pc, #64]	@ (8001d9c <HAL_RCC_OscConfig+0xdb4>)
 8001d5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d5e:	4a0f      	ldr	r2, [pc, #60]	@ (8001d9c <HAL_RCC_OscConfig+0xdb4>)
 8001d60:	f023 0310 	bic.w	r3, r3, #16
 8001d64:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d66:	f7fe fd67 	bl	8000838 <HAL_GetTick>
 8001d6a:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait at least 2 CK_REF (PLL1 input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
 8001d6c:	bf00      	nop
 8001d6e:	f7fe fd63 	bl	8000838 <HAL_GetTick>
 8001d72:	4602      	mov	r2, r0
 8001d74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d76:	4293      	cmp	r3, r2
 8001d78:	d0f9      	beq.n	8001d6e <HAL_RCC_OscConfig+0xd86>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d7e:	4a07      	ldr	r2, [pc, #28]	@ (8001d9c <HAL_RCC_OscConfig+0xdb4>)
 8001d80:	00db      	lsls	r3, r3, #3
 8001d82:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8001d84:	4b05      	ldr	r3, [pc, #20]	@ (8001d9c <HAL_RCC_OscConfig+0xdb4>)
 8001d86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d88:	4a04      	ldr	r2, [pc, #16]	@ (8001d9c <HAL_RCC_OscConfig+0xdb4>)
 8001d8a:	f043 0310 	orr.w	r3, r3, #16
 8001d8e:	6293      	str	r3, [r2, #40]	@ 0x28
      }
    }
  }
  return HAL_OK;
 8001d90:	2300      	movs	r3, #0
}
 8001d92:	4618      	mov	r0, r3
 8001d94:	3738      	adds	r7, #56	@ 0x38
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bd80      	pop	{r7, pc}
 8001d9a:	bf00      	nop
 8001d9c:	46020c00 	.word	0x46020c00

08001da0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b086      	sub	sp, #24
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
 8001da8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d101      	bne.n	8001db4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001db0:	2301      	movs	r3, #1
 8001db2:	e1d9      	b.n	8002168 <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001db4:	4b9b      	ldr	r3, [pc, #620]	@ (8002024 <HAL_RCC_ClockConfig+0x284>)
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	f003 030f 	and.w	r3, r3, #15
 8001dbc:	683a      	ldr	r2, [r7, #0]
 8001dbe:	429a      	cmp	r2, r3
 8001dc0:	d910      	bls.n	8001de4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001dc2:	4b98      	ldr	r3, [pc, #608]	@ (8002024 <HAL_RCC_ClockConfig+0x284>)
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f023 020f 	bic.w	r2, r3, #15
 8001dca:	4996      	ldr	r1, [pc, #600]	@ (8002024 <HAL_RCC_ClockConfig+0x284>)
 8001dcc:	683b      	ldr	r3, [r7, #0]
 8001dce:	4313      	orrs	r3, r2
 8001dd0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001dd2:	4b94      	ldr	r3, [pc, #592]	@ (8002024 <HAL_RCC_ClockConfig+0x284>)
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	f003 030f 	and.w	r3, r3, #15
 8001dda:	683a      	ldr	r2, [r7, #0]
 8001ddc:	429a      	cmp	r2, r3
 8001dde:	d001      	beq.n	8001de4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001de0:	2301      	movs	r3, #1
 8001de2:	e1c1      	b.n	8002168 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	f003 0310 	and.w	r3, r3, #16
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d010      	beq.n	8001e12 <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	695a      	ldr	r2, [r3, #20]
 8001df4:	4b8c      	ldr	r3, [pc, #560]	@ (8002028 <HAL_RCC_ClockConfig+0x288>)
 8001df6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001df8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001dfc:	429a      	cmp	r2, r3
 8001dfe:	d908      	bls.n	8001e12 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 8001e00:	4b89      	ldr	r3, [pc, #548]	@ (8002028 <HAL_RCC_ClockConfig+0x288>)
 8001e02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e04:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	695b      	ldr	r3, [r3, #20]
 8001e0c:	4986      	ldr	r1, [pc, #536]	@ (8002028 <HAL_RCC_ClockConfig+0x288>)
 8001e0e:	4313      	orrs	r3, r2
 8001e10:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	f003 0308 	and.w	r3, r3, #8
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d012      	beq.n	8001e44 <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	691a      	ldr	r2, [r3, #16]
 8001e22:	4b81      	ldr	r3, [pc, #516]	@ (8002028 <HAL_RCC_ClockConfig+0x288>)
 8001e24:	6a1b      	ldr	r3, [r3, #32]
 8001e26:	091b      	lsrs	r3, r3, #4
 8001e28:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001e2c:	429a      	cmp	r2, r3
 8001e2e:	d909      	bls.n	8001e44 <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8001e30:	4b7d      	ldr	r3, [pc, #500]	@ (8002028 <HAL_RCC_ClockConfig+0x288>)
 8001e32:	6a1b      	ldr	r3, [r3, #32]
 8001e34:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	691b      	ldr	r3, [r3, #16]
 8001e3c:	011b      	lsls	r3, r3, #4
 8001e3e:	497a      	ldr	r1, [pc, #488]	@ (8002028 <HAL_RCC_ClockConfig+0x288>)
 8001e40:	4313      	orrs	r3, r2
 8001e42:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	f003 0304 	and.w	r3, r3, #4
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d010      	beq.n	8001e72 <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	68da      	ldr	r2, [r3, #12]
 8001e54:	4b74      	ldr	r3, [pc, #464]	@ (8002028 <HAL_RCC_ClockConfig+0x288>)
 8001e56:	6a1b      	ldr	r3, [r3, #32]
 8001e58:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001e5c:	429a      	cmp	r2, r3
 8001e5e:	d908      	bls.n	8001e72 <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8001e60:	4b71      	ldr	r3, [pc, #452]	@ (8002028 <HAL_RCC_ClockConfig+0x288>)
 8001e62:	6a1b      	ldr	r3, [r3, #32]
 8001e64:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	68db      	ldr	r3, [r3, #12]
 8001e6c:	496e      	ldr	r1, [pc, #440]	@ (8002028 <HAL_RCC_ClockConfig+0x288>)
 8001e6e:	4313      	orrs	r3, r2
 8001e70:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	f003 0302 	and.w	r3, r3, #2
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d010      	beq.n	8001ea0 <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	689a      	ldr	r2, [r3, #8]
 8001e82:	4b69      	ldr	r3, [pc, #420]	@ (8002028 <HAL_RCC_ClockConfig+0x288>)
 8001e84:	6a1b      	ldr	r3, [r3, #32]
 8001e86:	f003 030f 	and.w	r3, r3, #15
 8001e8a:	429a      	cmp	r2, r3
 8001e8c:	d908      	bls.n	8001ea0 <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8001e8e:	4b66      	ldr	r3, [pc, #408]	@ (8002028 <HAL_RCC_ClockConfig+0x288>)
 8001e90:	6a1b      	ldr	r3, [r3, #32]
 8001e92:	f023 020f 	bic.w	r2, r3, #15
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	689b      	ldr	r3, [r3, #8]
 8001e9a:	4963      	ldr	r1, [pc, #396]	@ (8002028 <HAL_RCC_ClockConfig+0x288>)
 8001e9c:	4313      	orrs	r3, r2
 8001e9e:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	f003 0301 	and.w	r3, r3, #1
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	f000 80d2 	beq.w	8002052 <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
 8001eae:	2300      	movs	r3, #0
 8001eb0:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	685b      	ldr	r3, [r3, #4]
 8001eb6:	2b03      	cmp	r3, #3
 8001eb8:	d143      	bne.n	8001f42 <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001eba:	4b5b      	ldr	r3, [pc, #364]	@ (8002028 <HAL_RCC_ClockConfig+0x288>)
 8001ebc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001ec0:	f003 0304 	and.w	r3, r3, #4
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d110      	bne.n	8001eea <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8001ec8:	4b57      	ldr	r3, [pc, #348]	@ (8002028 <HAL_RCC_ClockConfig+0x288>)
 8001eca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001ece:	4a56      	ldr	r2, [pc, #344]	@ (8002028 <HAL_RCC_ClockConfig+0x288>)
 8001ed0:	f043 0304 	orr.w	r3, r3, #4
 8001ed4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8001ed8:	4b53      	ldr	r3, [pc, #332]	@ (8002028 <HAL_RCC_ClockConfig+0x288>)
 8001eda:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001ede:	f003 0304 	and.w	r3, r3, #4
 8001ee2:	60bb      	str	r3, [r7, #8]
 8001ee4:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
 8001ee6:	2301      	movs	r3, #1
 8001ee8:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
 8001eea:	f7fe fca5 	bl	8000838 <HAL_GetTick>
 8001eee:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 8001ef0:	4b4e      	ldr	r3, [pc, #312]	@ (800202c <HAL_RCC_ClockConfig+0x28c>)
 8001ef2:	68db      	ldr	r3, [r3, #12]
 8001ef4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d00f      	beq.n	8001f1c <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8001efc:	e008      	b.n	8001f10 <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 8001efe:	f7fe fc9b 	bl	8000838 <HAL_GetTick>
 8001f02:	4602      	mov	r2, r0
 8001f04:	693b      	ldr	r3, [r7, #16]
 8001f06:	1ad3      	subs	r3, r2, r3
 8001f08:	2b02      	cmp	r3, #2
 8001f0a:	d901      	bls.n	8001f10 <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
 8001f0c:	2303      	movs	r3, #3
 8001f0e:	e12b      	b.n	8002168 <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8001f10:	4b46      	ldr	r3, [pc, #280]	@ (800202c <HAL_RCC_ClockConfig+0x28c>)
 8001f12:	68db      	ldr	r3, [r3, #12]
 8001f14:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d0f0      	beq.n	8001efe <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8001f1c:	7dfb      	ldrb	r3, [r7, #23]
 8001f1e:	2b01      	cmp	r3, #1
 8001f20:	d107      	bne.n	8001f32 <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8001f22:	4b41      	ldr	r3, [pc, #260]	@ (8002028 <HAL_RCC_ClockConfig+0x288>)
 8001f24:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001f28:	4a3f      	ldr	r2, [pc, #252]	@ (8002028 <HAL_RCC_ClockConfig+0x288>)
 8001f2a:	f023 0304 	bic.w	r3, r3, #4
 8001f2e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8001f32:	4b3d      	ldr	r3, [pc, #244]	@ (8002028 <HAL_RCC_ClockConfig+0x288>)
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d121      	bne.n	8001f82 <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
 8001f3e:	2301      	movs	r3, #1
 8001f40:	e112      	b.n	8002168 <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	685b      	ldr	r3, [r3, #4]
 8001f46:	2b02      	cmp	r3, #2
 8001f48:	d107      	bne.n	8001f5a <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001f4a:	4b37      	ldr	r3, [pc, #220]	@ (8002028 <HAL_RCC_ClockConfig+0x288>)
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d115      	bne.n	8001f82 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8001f56:	2301      	movs	r3, #1
 8001f58:	e106      	b.n	8002168 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	685b      	ldr	r3, [r3, #4]
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d107      	bne.n	8001f72 <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8001f62:	4b31      	ldr	r3, [pc, #196]	@ (8002028 <HAL_RCC_ClockConfig+0x288>)
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f003 0304 	and.w	r3, r3, #4
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d109      	bne.n	8001f82 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8001f6e:	2301      	movs	r3, #1
 8001f70:	e0fa      	b.n	8002168 <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001f72:	4b2d      	ldr	r3, [pc, #180]	@ (8002028 <HAL_RCC_ClockConfig+0x288>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d101      	bne.n	8001f82 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8001f7e:	2301      	movs	r3, #1
 8001f80:	e0f2      	b.n	8002168 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 8001f82:	4b29      	ldr	r3, [pc, #164]	@ (8002028 <HAL_RCC_ClockConfig+0x288>)
 8001f84:	69db      	ldr	r3, [r3, #28]
 8001f86:	f023 0203 	bic.w	r2, r3, #3
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	685b      	ldr	r3, [r3, #4]
 8001f8e:	4926      	ldr	r1, [pc, #152]	@ (8002028 <HAL_RCC_ClockConfig+0x288>)
 8001f90:	4313      	orrs	r3, r2
 8001f92:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
 8001f94:	f7fe fc50 	bl	8000838 <HAL_GetTick>
 8001f98:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	685b      	ldr	r3, [r3, #4]
 8001f9e:	2b03      	cmp	r3, #3
 8001fa0:	d112      	bne.n	8001fc8 <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001fa2:	e00a      	b.n	8001fba <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fa4:	f7fe fc48 	bl	8000838 <HAL_GetTick>
 8001fa8:	4602      	mov	r2, r0
 8001faa:	693b      	ldr	r3, [r7, #16]
 8001fac:	1ad3      	subs	r3, r2, r3
 8001fae:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d901      	bls.n	8001fba <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
 8001fb6:	2303      	movs	r3, #3
 8001fb8:	e0d6      	b.n	8002168 <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001fba:	4b1b      	ldr	r3, [pc, #108]	@ (8002028 <HAL_RCC_ClockConfig+0x288>)
 8001fbc:	69db      	ldr	r3, [r3, #28]
 8001fbe:	f003 030c 	and.w	r3, r3, #12
 8001fc2:	2b0c      	cmp	r3, #12
 8001fc4:	d1ee      	bne.n	8001fa4 <HAL_RCC_ClockConfig+0x204>
 8001fc6:	e044      	b.n	8002052 <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	685b      	ldr	r3, [r3, #4]
 8001fcc:	2b02      	cmp	r3, #2
 8001fce:	d112      	bne.n	8001ff6 <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001fd0:	e00a      	b.n	8001fe8 <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fd2:	f7fe fc31 	bl	8000838 <HAL_GetTick>
 8001fd6:	4602      	mov	r2, r0
 8001fd8:	693b      	ldr	r3, [r7, #16]
 8001fda:	1ad3      	subs	r3, r2, r3
 8001fdc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001fe0:	4293      	cmp	r3, r2
 8001fe2:	d901      	bls.n	8001fe8 <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
 8001fe4:	2303      	movs	r3, #3
 8001fe6:	e0bf      	b.n	8002168 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001fe8:	4b0f      	ldr	r3, [pc, #60]	@ (8002028 <HAL_RCC_ClockConfig+0x288>)
 8001fea:	69db      	ldr	r3, [r3, #28]
 8001fec:	f003 030c 	and.w	r3, r3, #12
 8001ff0:	2b08      	cmp	r3, #8
 8001ff2:	d1ee      	bne.n	8001fd2 <HAL_RCC_ClockConfig+0x232>
 8001ff4:	e02d      	b.n	8002052 <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	685b      	ldr	r3, [r3, #4]
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d123      	bne.n	8002046 <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001ffe:	e00a      	b.n	8002016 <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002000:	f7fe fc1a 	bl	8000838 <HAL_GetTick>
 8002004:	4602      	mov	r2, r0
 8002006:	693b      	ldr	r3, [r7, #16]
 8002008:	1ad3      	subs	r3, r2, r3
 800200a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800200e:	4293      	cmp	r3, r2
 8002010:	d901      	bls.n	8002016 <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
 8002012:	2303      	movs	r3, #3
 8002014:	e0a8      	b.n	8002168 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8002016:	4b04      	ldr	r3, [pc, #16]	@ (8002028 <HAL_RCC_ClockConfig+0x288>)
 8002018:	69db      	ldr	r3, [r3, #28]
 800201a:	f003 030c 	and.w	r3, r3, #12
 800201e:	2b00      	cmp	r3, #0
 8002020:	d1ee      	bne.n	8002000 <HAL_RCC_ClockConfig+0x260>
 8002022:	e016      	b.n	8002052 <HAL_RCC_ClockConfig+0x2b2>
 8002024:	40022000 	.word	0x40022000
 8002028:	46020c00 	.word	0x46020c00
 800202c:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002030:	f7fe fc02 	bl	8000838 <HAL_GetTick>
 8002034:	4602      	mov	r2, r0
 8002036:	693b      	ldr	r3, [r7, #16]
 8002038:	1ad3      	subs	r3, r2, r3
 800203a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800203e:	4293      	cmp	r3, r2
 8002040:	d901      	bls.n	8002046 <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 8002042:	2303      	movs	r3, #3
 8002044:	e090      	b.n	8002168 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002046:	4b4a      	ldr	r3, [pc, #296]	@ (8002170 <HAL_RCC_ClockConfig+0x3d0>)
 8002048:	69db      	ldr	r3, [r3, #28]
 800204a:	f003 030c 	and.w	r3, r3, #12
 800204e:	2b04      	cmp	r3, #4
 8002050:	d1ee      	bne.n	8002030 <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	f003 0302 	and.w	r3, r3, #2
 800205a:	2b00      	cmp	r3, #0
 800205c:	d010      	beq.n	8002080 <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	689a      	ldr	r2, [r3, #8]
 8002062:	4b43      	ldr	r3, [pc, #268]	@ (8002170 <HAL_RCC_ClockConfig+0x3d0>)
 8002064:	6a1b      	ldr	r3, [r3, #32]
 8002066:	f003 030f 	and.w	r3, r3, #15
 800206a:	429a      	cmp	r2, r3
 800206c:	d208      	bcs.n	8002080 <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 800206e:	4b40      	ldr	r3, [pc, #256]	@ (8002170 <HAL_RCC_ClockConfig+0x3d0>)
 8002070:	6a1b      	ldr	r3, [r3, #32]
 8002072:	f023 020f 	bic.w	r2, r3, #15
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	689b      	ldr	r3, [r3, #8]
 800207a:	493d      	ldr	r1, [pc, #244]	@ (8002170 <HAL_RCC_ClockConfig+0x3d0>)
 800207c:	4313      	orrs	r3, r2
 800207e:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002080:	4b3c      	ldr	r3, [pc, #240]	@ (8002174 <HAL_RCC_ClockConfig+0x3d4>)
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	f003 030f 	and.w	r3, r3, #15
 8002088:	683a      	ldr	r2, [r7, #0]
 800208a:	429a      	cmp	r2, r3
 800208c:	d210      	bcs.n	80020b0 <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800208e:	4b39      	ldr	r3, [pc, #228]	@ (8002174 <HAL_RCC_ClockConfig+0x3d4>)
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f023 020f 	bic.w	r2, r3, #15
 8002096:	4937      	ldr	r1, [pc, #220]	@ (8002174 <HAL_RCC_ClockConfig+0x3d4>)
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	4313      	orrs	r3, r2
 800209c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800209e:	4b35      	ldr	r3, [pc, #212]	@ (8002174 <HAL_RCC_ClockConfig+0x3d4>)
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f003 030f 	and.w	r3, r3, #15
 80020a6:	683a      	ldr	r2, [r7, #0]
 80020a8:	429a      	cmp	r2, r3
 80020aa:	d001      	beq.n	80020b0 <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
 80020ac:	2301      	movs	r3, #1
 80020ae:	e05b      	b.n	8002168 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f003 0304 	and.w	r3, r3, #4
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d010      	beq.n	80020de <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	68da      	ldr	r2, [r3, #12]
 80020c0:	4b2b      	ldr	r3, [pc, #172]	@ (8002170 <HAL_RCC_ClockConfig+0x3d0>)
 80020c2:	6a1b      	ldr	r3, [r3, #32]
 80020c4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80020c8:	429a      	cmp	r2, r3
 80020ca:	d208      	bcs.n	80020de <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 80020cc:	4b28      	ldr	r3, [pc, #160]	@ (8002170 <HAL_RCC_ClockConfig+0x3d0>)
 80020ce:	6a1b      	ldr	r3, [r3, #32]
 80020d0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	68db      	ldr	r3, [r3, #12]
 80020d8:	4925      	ldr	r1, [pc, #148]	@ (8002170 <HAL_RCC_ClockConfig+0x3d0>)
 80020da:	4313      	orrs	r3, r2
 80020dc:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f003 0308 	and.w	r3, r3, #8
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d012      	beq.n	8002110 <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	691a      	ldr	r2, [r3, #16]
 80020ee:	4b20      	ldr	r3, [pc, #128]	@ (8002170 <HAL_RCC_ClockConfig+0x3d0>)
 80020f0:	6a1b      	ldr	r3, [r3, #32]
 80020f2:	091b      	lsrs	r3, r3, #4
 80020f4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80020f8:	429a      	cmp	r2, r3
 80020fa:	d209      	bcs.n	8002110 <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 80020fc:	4b1c      	ldr	r3, [pc, #112]	@ (8002170 <HAL_RCC_ClockConfig+0x3d0>)
 80020fe:	6a1b      	ldr	r3, [r3, #32]
 8002100:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	691b      	ldr	r3, [r3, #16]
 8002108:	011b      	lsls	r3, r3, #4
 800210a:	4919      	ldr	r1, [pc, #100]	@ (8002170 <HAL_RCC_ClockConfig+0x3d0>)
 800210c:	4313      	orrs	r3, r2
 800210e:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f003 0310 	and.w	r3, r3, #16
 8002118:	2b00      	cmp	r3, #0
 800211a:	d010      	beq.n	800213e <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	695a      	ldr	r2, [r3, #20]
 8002120:	4b13      	ldr	r3, [pc, #76]	@ (8002170 <HAL_RCC_ClockConfig+0x3d0>)
 8002122:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002124:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002128:	429a      	cmp	r2, r3
 800212a:	d208      	bcs.n	800213e <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 800212c:	4b10      	ldr	r3, [pc, #64]	@ (8002170 <HAL_RCC_ClockConfig+0x3d0>)
 800212e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002130:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	695b      	ldr	r3, [r3, #20]
 8002138:	490d      	ldr	r1, [pc, #52]	@ (8002170 <HAL_RCC_ClockConfig+0x3d0>)
 800213a:	4313      	orrs	r3, r2
 800213c:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800213e:	f000 f821 	bl	8002184 <HAL_RCC_GetSysClockFreq>
 8002142:	4602      	mov	r2, r0
 8002144:	4b0a      	ldr	r3, [pc, #40]	@ (8002170 <HAL_RCC_ClockConfig+0x3d0>)
 8002146:	6a1b      	ldr	r3, [r3, #32]
 8002148:	f003 030f 	and.w	r3, r3, #15
 800214c:	490a      	ldr	r1, [pc, #40]	@ (8002178 <HAL_RCC_ClockConfig+0x3d8>)
 800214e:	5ccb      	ldrb	r3, [r1, r3]
 8002150:	fa22 f303 	lsr.w	r3, r2, r3
 8002154:	4a09      	ldr	r2, [pc, #36]	@ (800217c <HAL_RCC_ClockConfig+0x3dc>)
 8002156:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002158:	4b09      	ldr	r3, [pc, #36]	@ (8002180 <HAL_RCC_ClockConfig+0x3e0>)
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	4618      	mov	r0, r3
 800215e:	f7fe fae1 	bl	8000724 <HAL_InitTick>
 8002162:	4603      	mov	r3, r0
 8002164:	73fb      	strb	r3, [r7, #15]

  return status;
 8002166:	7bfb      	ldrb	r3, [r7, #15]
}
 8002168:	4618      	mov	r0, r3
 800216a:	3718      	adds	r7, #24
 800216c:	46bd      	mov	sp, r7
 800216e:	bd80      	pop	{r7, pc}
 8002170:	46020c00 	.word	0x46020c00
 8002174:	40022000 	.word	0x40022000
 8002178:	080035fc 	.word	0x080035fc
 800217c:	20000000 	.word	0x20000000
 8002180:	20000004 	.word	0x20000004

08002184 <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002184:	b480      	push	{r7}
 8002186:	b08b      	sub	sp, #44	@ 0x2c
 8002188:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 800218a:	2300      	movs	r3, #0
 800218c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
 800218e:	2300      	movs	r3, #0
 8002190:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002192:	4b78      	ldr	r3, [pc, #480]	@ (8002374 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002194:	69db      	ldr	r3, [r3, #28]
 8002196:	f003 030c 	and.w	r3, r3, #12
 800219a:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800219c:	4b75      	ldr	r3, [pc, #468]	@ (8002374 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800219e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021a0:	f003 0303 	and.w	r3, r3, #3
 80021a4:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80021a6:	69bb      	ldr	r3, [r7, #24]
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d005      	beq.n	80021b8 <HAL_RCC_GetSysClockFreq+0x34>
 80021ac:	69bb      	ldr	r3, [r7, #24]
 80021ae:	2b0c      	cmp	r3, #12
 80021b0:	d121      	bne.n	80021f6 <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80021b2:	697b      	ldr	r3, [r7, #20]
 80021b4:	2b01      	cmp	r3, #1
 80021b6:	d11e      	bne.n	80021f6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 80021b8:	4b6e      	ldr	r3, [pc, #440]	@ (8002374 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80021ba:	689b      	ldr	r3, [r3, #8]
 80021bc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d107      	bne.n	80021d4 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 80021c4:	4b6b      	ldr	r3, [pc, #428]	@ (8002374 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80021c6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80021ca:	0b1b      	lsrs	r3, r3, #12
 80021cc:	f003 030f 	and.w	r3, r3, #15
 80021d0:	627b      	str	r3, [r7, #36]	@ 0x24
 80021d2:	e005      	b.n	80021e0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 80021d4:	4b67      	ldr	r3, [pc, #412]	@ (8002374 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80021d6:	689b      	ldr	r3, [r3, #8]
 80021d8:	0f1b      	lsrs	r3, r3, #28
 80021da:	f003 030f 	and.w	r3, r3, #15
 80021de:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80021e0:	4a65      	ldr	r2, [pc, #404]	@ (8002378 <HAL_RCC_GetSysClockFreq+0x1f4>)
 80021e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021e8:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80021ea:	69bb      	ldr	r3, [r7, #24]
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d110      	bne.n	8002212 <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80021f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021f2:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80021f4:	e00d      	b.n	8002212 <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80021f6:	4b5f      	ldr	r3, [pc, #380]	@ (8002374 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80021f8:	69db      	ldr	r3, [r3, #28]
 80021fa:	f003 030c 	and.w	r3, r3, #12
 80021fe:	2b04      	cmp	r3, #4
 8002200:	d102      	bne.n	8002208 <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002202:	4b5e      	ldr	r3, [pc, #376]	@ (800237c <HAL_RCC_GetSysClockFreq+0x1f8>)
 8002204:	623b      	str	r3, [r7, #32]
 8002206:	e004      	b.n	8002212 <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002208:	69bb      	ldr	r3, [r7, #24]
 800220a:	2b08      	cmp	r3, #8
 800220c:	d101      	bne.n	8002212 <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800220e:	4b5b      	ldr	r3, [pc, #364]	@ (800237c <HAL_RCC_GetSysClockFreq+0x1f8>)
 8002210:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002212:	69bb      	ldr	r3, [r7, #24]
 8002214:	2b0c      	cmp	r3, #12
 8002216:	f040 80a5 	bne.w	8002364 <HAL_RCC_GetSysClockFreq+0x1e0>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 800221a:	4b56      	ldr	r3, [pc, #344]	@ (8002374 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800221c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800221e:	f003 0303 	and.w	r3, r3, #3
 8002222:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8002224:	4b53      	ldr	r3, [pc, #332]	@ (8002374 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002226:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002228:	0a1b      	lsrs	r3, r3, #8
 800222a:	f003 030f 	and.w	r3, r3, #15
 800222e:	3301      	adds	r3, #1
 8002230:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8002232:	4b50      	ldr	r3, [pc, #320]	@ (8002374 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002234:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002236:	091b      	lsrs	r3, r3, #4
 8002238:	f003 0301 	and.w	r3, r3, #1
 800223c:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 800223e:	4b4d      	ldr	r3, [pc, #308]	@ (8002374 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002240:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002242:	08db      	lsrs	r3, r3, #3
 8002244:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002248:	68ba      	ldr	r2, [r7, #8]
 800224a:	fb02 f303 	mul.w	r3, r2, r3
 800224e:	ee07 3a90 	vmov	s15, r3
 8002252:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002256:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    switch (pllsource)
 800225a:	693b      	ldr	r3, [r7, #16]
 800225c:	2b02      	cmp	r3, #2
 800225e:	d003      	beq.n	8002268 <HAL_RCC_GetSysClockFreq+0xe4>
 8002260:	693b      	ldr	r3, [r7, #16]
 8002262:	2b03      	cmp	r3, #3
 8002264:	d022      	beq.n	80022ac <HAL_RCC_GetSysClockFreq+0x128>
 8002266:	e043      	b.n	80022f0 <HAL_RCC_GetSysClockFreq+0x16c>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	ee07 3a90 	vmov	s15, r3
 800226e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002272:	eddf 6a43 	vldr	s13, [pc, #268]	@ 8002380 <HAL_RCC_GetSysClockFreq+0x1fc>
 8002276:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800227a:	4b3e      	ldr	r3, [pc, #248]	@ (8002374 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800227c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800227e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002282:	ee07 3a90 	vmov	s15, r3
 8002286:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800228a:	ed97 6a01 	vldr	s12, [r7, #4]
 800228e:	eddf 5a3d 	vldr	s11, [pc, #244]	@ 8002384 <HAL_RCC_GetSysClockFreq+0x200>
 8002292:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002296:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800229a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800229e:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80022a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80022a6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80022aa:	e046      	b.n	800233a <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	ee07 3a90 	vmov	s15, r3
 80022b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80022b6:	eddf 6a32 	vldr	s13, [pc, #200]	@ 8002380 <HAL_RCC_GetSysClockFreq+0x1fc>
 80022ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80022be:	4b2d      	ldr	r3, [pc, #180]	@ (8002374 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80022c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80022c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80022c6:	ee07 3a90 	vmov	s15, r3
 80022ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80022ce:	ed97 6a01 	vldr	s12, [r7, #4]
 80022d2:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 8002384 <HAL_RCC_GetSysClockFreq+0x200>
 80022d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80022da:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80022de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80022e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80022e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80022ea:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80022ee:	e024      	b.n	800233a <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80022f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022f2:	ee07 3a90 	vmov	s15, r3
 80022f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	ee07 3a90 	vmov	s15, r3
 8002300:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002304:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002308:	4b1a      	ldr	r3, [pc, #104]	@ (8002374 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800230a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800230c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002310:	ee07 3a90 	vmov	s15, r3
 8002314:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8002318:	ed97 6a01 	vldr	s12, [r7, #4]
 800231c:	eddf 5a19 	vldr	s11, [pc, #100]	@ 8002384 <HAL_RCC_GetSysClockFreq+0x200>
 8002320:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002324:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8002328:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800232c:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002330:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002334:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002338:	bf00      	nop
    }

    pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 800233a:	4b0e      	ldr	r3, [pc, #56]	@ (8002374 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800233c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800233e:	0e1b      	lsrs	r3, r3, #24
 8002340:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002344:	3301      	adds	r3, #1
 8002346:	603b      	str	r3, [r7, #0]
    sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	ee07 3a90 	vmov	s15, r3
 800234e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002352:	edd7 6a07 	vldr	s13, [r7, #28]
 8002356:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800235a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800235e:	ee17 3a90 	vmov	r3, s15
 8002362:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 8002364:	6a3b      	ldr	r3, [r7, #32]
}
 8002366:	4618      	mov	r0, r3
 8002368:	372c      	adds	r7, #44	@ 0x2c
 800236a:	46bd      	mov	sp, r7
 800236c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002370:	4770      	bx	lr
 8002372:	bf00      	nop
 8002374:	46020c00 	.word	0x46020c00
 8002378:	0800360c 	.word	0x0800360c
 800237c:	00f42400 	.word	0x00f42400
 8002380:	4b742400 	.word	0x4b742400
 8002384:	46000000 	.word	0x46000000

08002388 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800238c:	f7ff fefa 	bl	8002184 <HAL_RCC_GetSysClockFreq>
 8002390:	4602      	mov	r2, r0
 8002392:	4b07      	ldr	r3, [pc, #28]	@ (80023b0 <HAL_RCC_GetHCLKFreq+0x28>)
 8002394:	6a1b      	ldr	r3, [r3, #32]
 8002396:	f003 030f 	and.w	r3, r3, #15
 800239a:	4906      	ldr	r1, [pc, #24]	@ (80023b4 <HAL_RCC_GetHCLKFreq+0x2c>)
 800239c:	5ccb      	ldrb	r3, [r1, r3]
 800239e:	fa22 f303 	lsr.w	r3, r2, r3
 80023a2:	4a05      	ldr	r2, [pc, #20]	@ (80023b8 <HAL_RCC_GetHCLKFreq+0x30>)
 80023a4:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 80023a6:	4b04      	ldr	r3, [pc, #16]	@ (80023b8 <HAL_RCC_GetHCLKFreq+0x30>)
 80023a8:	681b      	ldr	r3, [r3, #0]
}
 80023aa:	4618      	mov	r0, r3
 80023ac:	bd80      	pop	{r7, pc}
 80023ae:	bf00      	nop
 80023b0:	46020c00 	.word	0x46020c00
 80023b4:	080035fc 	.word	0x080035fc
 80023b8:	20000000 	.word	0x20000000

080023bc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b086      	sub	sp, #24
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 80023c4:	4b3e      	ldr	r3, [pc, #248]	@ (80024c0 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80023c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80023ca:	f003 0304 	and.w	r3, r3, #4
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d003      	beq.n	80023da <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80023d2:	f7fe fdfb 	bl	8000fcc <HAL_PWREx_GetVoltageRange>
 80023d6:	6178      	str	r0, [r7, #20]
 80023d8:	e019      	b.n	800240e <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80023da:	4b39      	ldr	r3, [pc, #228]	@ (80024c0 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80023dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80023e0:	4a37      	ldr	r2, [pc, #220]	@ (80024c0 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80023e2:	f043 0304 	orr.w	r3, r3, #4
 80023e6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80023ea:	4b35      	ldr	r3, [pc, #212]	@ (80024c0 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80023ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80023f0:	f003 0304 	and.w	r3, r3, #4
 80023f4:	60fb      	str	r3, [r7, #12]
 80023f6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80023f8:	f7fe fde8 	bl	8000fcc <HAL_PWREx_GetVoltageRange>
 80023fc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80023fe:	4b30      	ldr	r3, [pc, #192]	@ (80024c0 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8002400:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002404:	4a2e      	ldr	r2, [pc, #184]	@ (80024c0 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8002406:	f023 0304 	bic.w	r3, r3, #4
 800240a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 800240e:	697b      	ldr	r3, [r7, #20]
 8002410:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002414:	d003      	beq.n	800241e <RCC_SetFlashLatencyFromMSIRange+0x62>
 8002416:	697b      	ldr	r3, [r7, #20]
 8002418:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800241c:	d109      	bne.n	8002432 <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002424:	d202      	bcs.n	800242c <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 8002426:	2301      	movs	r3, #1
 8002428:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 800242a:	e033      	b.n	8002494 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 800242c:	2300      	movs	r3, #0
 800242e:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8002430:	e030      	b.n	8002494 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002438:	d208      	bcs.n	800244c <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 800243a:	697b      	ldr	r3, [r7, #20]
 800243c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002440:	d102      	bne.n	8002448 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
 8002442:	2303      	movs	r3, #3
 8002444:	613b      	str	r3, [r7, #16]
 8002446:	e025      	b.n	8002494 <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
 8002448:	2301      	movs	r3, #1
 800244a:	e035      	b.n	80024b8 <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002452:	d90f      	bls.n	8002474 <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 8002454:	697b      	ldr	r3, [r7, #20]
 8002456:	2b00      	cmp	r3, #0
 8002458:	d109      	bne.n	800246e <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8002460:	d902      	bls.n	8002468 <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
 8002462:	2300      	movs	r3, #0
 8002464:	613b      	str	r3, [r7, #16]
 8002466:	e015      	b.n	8002494 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
 8002468:	2301      	movs	r3, #1
 800246a:	613b      	str	r3, [r7, #16]
 800246c:	e012      	b.n	8002494 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
 800246e:	2300      	movs	r3, #0
 8002470:	613b      	str	r3, [r7, #16]
 8002472:	e00f      	b.n	8002494 <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800247a:	d109      	bne.n	8002490 <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 800247c:	697b      	ldr	r3, [r7, #20]
 800247e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002482:	d102      	bne.n	800248a <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
 8002484:	2301      	movs	r3, #1
 8002486:	613b      	str	r3, [r7, #16]
 8002488:	e004      	b.n	8002494 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
 800248a:	2302      	movs	r3, #2
 800248c:	613b      	str	r3, [r7, #16]
 800248e:	e001      	b.n	8002494 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
 8002490:	2301      	movs	r3, #1
 8002492:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002494:	4b0b      	ldr	r3, [pc, #44]	@ (80024c4 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f023 020f 	bic.w	r2, r3, #15
 800249c:	4909      	ldr	r1, [pc, #36]	@ (80024c4 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 800249e:	693b      	ldr	r3, [r7, #16]
 80024a0:	4313      	orrs	r3, r2
 80024a2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 80024a4:	4b07      	ldr	r3, [pc, #28]	@ (80024c4 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f003 030f 	and.w	r3, r3, #15
 80024ac:	693a      	ldr	r2, [r7, #16]
 80024ae:	429a      	cmp	r2, r3
 80024b0:	d001      	beq.n	80024b6 <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
 80024b2:	2301      	movs	r3, #1
 80024b4:	e000      	b.n	80024b8 <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
 80024b6:	2300      	movs	r3, #0
}
 80024b8:	4618      	mov	r0, r3
 80024ba:	3718      	adds	r7, #24
 80024bc:	46bd      	mov	sp, r7
 80024be:	bd80      	pop	{r7, pc}
 80024c0:	46020c00 	.word	0x46020c00
 80024c4:	40022000 	.word	0x40022000

080024c8 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  *
  *         (*) value not defined in all devices.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 80024c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80024cc:	b0ba      	sub	sp, #232	@ 0xe8
 80024ce:	af00      	add	r7, sp, #0
 80024d0:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80024d4:	2300      	movs	r3, #0
 80024d6:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80024da:	2300      	movs	r3, #0
 80024dc:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80024e0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80024e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024e8:	f002 0401 	and.w	r4, r2, #1
 80024ec:	2500      	movs	r5, #0
 80024ee:	ea54 0305 	orrs.w	r3, r4, r5
 80024f2:	d00b      	beq.n	800250c <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 80024f4:	4bcb      	ldr	r3, [pc, #812]	@ (8002824 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80024f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80024fa:	f023 0103 	bic.w	r1, r3, #3
 80024fe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002502:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002504:	4ac7      	ldr	r2, [pc, #796]	@ (8002824 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002506:	430b      	orrs	r3, r1
 8002508:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

#if defined(USART2)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800250c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002510:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002514:	f002 0802 	and.w	r8, r2, #2
 8002518:	f04f 0900 	mov.w	r9, #0
 800251c:	ea58 0309 	orrs.w	r3, r8, r9
 8002520:	d00b      	beq.n	800253a <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 8002522:	4bc0      	ldr	r3, [pc, #768]	@ (8002824 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002524:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002528:	f023 010c 	bic.w	r1, r3, #12
 800252c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002530:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002532:	4abc      	ldr	r2, [pc, #752]	@ (8002824 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002534:	430b      	orrs	r3, r1
 8002536:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }
#endif /* USART2 */

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800253a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800253e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002542:	f002 0a04 	and.w	sl, r2, #4
 8002546:	f04f 0b00 	mov.w	fp, #0
 800254a:	ea5a 030b 	orrs.w	r3, sl, fp
 800254e:	d00b      	beq.n	8002568 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8002550:	4bb4      	ldr	r3, [pc, #720]	@ (8002824 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002552:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002556:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800255a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800255e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002560:	4ab0      	ldr	r2, [pc, #704]	@ (8002824 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002562:	430b      	orrs	r3, r1
 8002564:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002568:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800256c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002570:	f002 0308 	and.w	r3, r2, #8
 8002574:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002578:	2300      	movs	r3, #0
 800257a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800257e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8002582:	460b      	mov	r3, r1
 8002584:	4313      	orrs	r3, r2
 8002586:	d00b      	beq.n	80025a0 <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 8002588:	4ba6      	ldr	r3, [pc, #664]	@ (8002824 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800258a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800258e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002592:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002596:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002598:	4aa2      	ldr	r2, [pc, #648]	@ (8002824 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800259a:	430b      	orrs	r3, r1
 800259c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80025a0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80025a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025a8:	f002 0310 	and.w	r3, r2, #16
 80025ac:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80025b0:	2300      	movs	r3, #0
 80025b2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80025b6:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80025ba:	460b      	mov	r3, r1
 80025bc:	4313      	orrs	r3, r2
 80025be:	d00b      	beq.n	80025d8 <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 80025c0:	4b98      	ldr	r3, [pc, #608]	@ (8002824 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80025c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80025c6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80025ca:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80025ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025d0:	4a94      	ldr	r2, [pc, #592]	@ (8002824 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80025d2:	430b      	orrs	r3, r1
 80025d4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
  }
#endif /* USART6 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80025d8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80025dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025e0:	f002 0320 	and.w	r3, r2, #32
 80025e4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80025e8:	2300      	movs	r3, #0
 80025ea:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80025ee:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80025f2:	460b      	mov	r3, r1
 80025f4:	4313      	orrs	r3, r2
 80025f6:	d00b      	beq.n	8002610 <HAL_RCCEx_PeriphCLKConfig+0x148>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 80025f8:	4b8a      	ldr	r3, [pc, #552]	@ (8002824 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80025fa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80025fe:	f023 0107 	bic.w	r1, r3, #7
 8002602:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002606:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002608:	4a86      	ldr	r2, [pc, #536]	@ (8002824 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800260a:	430b      	orrs	r3, r1
 800260c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002610:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002614:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002618:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800261c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002620:	2300      	movs	r3, #0
 8002622:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002626:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800262a:	460b      	mov	r3, r1
 800262c:	4313      	orrs	r3, r2
 800262e:	d00b      	beq.n	8002648 <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8002630:	4b7c      	ldr	r3, [pc, #496]	@ (8002824 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002632:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002636:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 800263a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800263e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002640:	4a78      	ldr	r2, [pc, #480]	@ (8002824 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002642:	430b      	orrs	r3, r1
 8002644:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002648:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800264c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002650:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8002654:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002658:	2300      	movs	r3, #0
 800265a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800265e:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002662:	460b      	mov	r3, r1
 8002664:	4313      	orrs	r3, r2
 8002666:	d00b      	beq.n	8002680 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8002668:	4b6e      	ldr	r3, [pc, #440]	@ (8002824 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800266a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800266e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002672:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002676:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002678:	4a6a      	ldr	r2, [pc, #424]	@ (8002824 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800267a:	430b      	orrs	r3, r1
 800267c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002680:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002684:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002688:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 800268c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002690:	2300      	movs	r3, #0
 8002692:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8002696:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800269a:	460b      	mov	r3, r1
 800269c:	4313      	orrs	r3, r2
 800269e:	d00b      	beq.n	80026b8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 80026a0:	4b60      	ldr	r3, [pc, #384]	@ (8002824 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80026a2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80026a6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80026aa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80026ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80026b0:	4a5c      	ldr	r2, [pc, #368]	@ (8002824 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80026b2:	430b      	orrs	r3, r1
 80026b4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80026b8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80026bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026c0:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80026c4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80026c8:	2300      	movs	r3, #0
 80026ca:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80026ce:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80026d2:	460b      	mov	r3, r1
 80026d4:	4313      	orrs	r3, r2
 80026d6:	d00b      	beq.n	80026f0 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 80026d8:	4b52      	ldr	r3, [pc, #328]	@ (8002824 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80026da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80026de:	f423 4140 	bic.w	r1, r3, #49152	@ 0xc000
 80026e2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80026e6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80026e8:	4a4e      	ldr	r2, [pc, #312]	@ (8002824 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80026ea:	430b      	orrs	r3, r1
 80026ec:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_I2C6_CONFIG(pPeriphClkInit->I2c6ClockSelection);
  }
#endif /* I2C6 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80026f0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80026f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026f8:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 80026fc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002700:	2300      	movs	r3, #0
 8002702:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002706:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800270a:	460b      	mov	r3, r1
 800270c:	4313      	orrs	r3, r2
 800270e:	d00b      	beq.n	8002728 <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8002710:	4b44      	ldr	r3, [pc, #272]	@ (8002824 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002712:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002716:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 800271a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800271e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002720:	4a40      	ldr	r2, [pc, #256]	@ (8002824 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002722:	430b      	orrs	r3, r1
 8002724:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002728:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800272c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002730:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8002734:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002738:	2300      	movs	r3, #0
 800273a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800273e:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8002742:	460b      	mov	r3, r1
 8002744:	4313      	orrs	r3, r2
 8002746:	d00b      	beq.n	8002760 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8002748:	4b36      	ldr	r3, [pc, #216]	@ (8002824 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800274a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800274e:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 8002752:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002756:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002758:	4a32      	ldr	r2, [pc, #200]	@ (8002824 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800275a:	430b      	orrs	r3, r1
 800275c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- LPTIM34 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM34) == (RCC_PERIPHCLK_LPTIM34))
 8002760:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002764:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002768:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800276c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002770:	2300      	movs	r3, #0
 8002772:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002776:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800277a:	460b      	mov	r3, r1
 800277c:	4313      	orrs	r3, r2
 800277e:	d00c      	beq.n	800279a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    assert_param(IS_RCC_LPTIM34CLK(pPeriphClkInit->Lptim34ClockSelection));
    __HAL_RCC_LPTIM34_CONFIG(pPeriphClkInit->Lptim34ClockSelection);
 8002780:	4b28      	ldr	r3, [pc, #160]	@ (8002824 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002782:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002786:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800278a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800278e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002792:	4a24      	ldr	r2, [pc, #144]	@ (8002824 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002794:	430b      	orrs	r3, r1
 8002796:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800279a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800279e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027a2:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80027a6:	67bb      	str	r3, [r7, #120]	@ 0x78
 80027a8:	2300      	movs	r3, #0
 80027aa:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80027ac:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80027b0:	460b      	mov	r3, r1
 80027b2:	4313      	orrs	r3, r2
 80027b4:	d04f      	beq.n	8002856 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 80027b6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80027ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027be:	2b80      	cmp	r3, #128	@ 0x80
 80027c0:	d02d      	beq.n	800281e <HAL_RCCEx_PeriphCLKConfig+0x356>
 80027c2:	2b80      	cmp	r3, #128	@ 0x80
 80027c4:	d827      	bhi.n	8002816 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 80027c6:	2b60      	cmp	r3, #96	@ 0x60
 80027c8:	d02e      	beq.n	8002828 <HAL_RCCEx_PeriphCLKConfig+0x360>
 80027ca:	2b60      	cmp	r3, #96	@ 0x60
 80027cc:	d823      	bhi.n	8002816 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 80027ce:	2b40      	cmp	r3, #64	@ 0x40
 80027d0:	d006      	beq.n	80027e0 <HAL_RCCEx_PeriphCLKConfig+0x318>
 80027d2:	2b40      	cmp	r3, #64	@ 0x40
 80027d4:	d81f      	bhi.n	8002816 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d009      	beq.n	80027ee <HAL_RCCEx_PeriphCLKConfig+0x326>
 80027da:	2b20      	cmp	r3, #32
 80027dc:	d011      	beq.n	8002802 <HAL_RCCEx_PeriphCLKConfig+0x33a>
 80027de:	e01a      	b.n	8002816 <HAL_RCCEx_PeriphCLKConfig+0x34e>
    {
      case RCC_SAI1CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80027e0:	4b10      	ldr	r3, [pc, #64]	@ (8002824 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80027e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027e4:	4a0f      	ldr	r2, [pc, #60]	@ (8002824 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80027e6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80027ea:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 80027ec:	e01d      	b.n	800282a <HAL_RCCEx_PeriphCLKConfig+0x362>

      case RCC_SAI1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80027ee:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80027f2:	3308      	adds	r3, #8
 80027f4:	4618      	mov	r0, r3
 80027f6:	f000 fc27 	bl	8003048 <RCCEx_PLL2_Config>
 80027fa:	4603      	mov	r3, r0
 80027fc:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* SAI1 clock source config set later after clock selection check */
        break;
 8002800:	e013      	b.n	800282a <HAL_RCCEx_PeriphCLKConfig+0x362>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002802:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002806:	332c      	adds	r3, #44	@ 0x2c
 8002808:	4618      	mov	r0, r3
 800280a:	f000 fcb5 	bl	8003178 <RCCEx_PLL3_Config>
 800280e:	4603      	mov	r3, r0
 8002810:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* SAI1 clock source config set later after clock selection check */
        break;
 8002814:	e009      	b.n	800282a <HAL_RCCEx_PeriphCLKConfig+0x362>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002816:	2301      	movs	r3, #1
 8002818:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800281c:	e005      	b.n	800282a <HAL_RCCEx_PeriphCLKConfig+0x362>
        break;
 800281e:	bf00      	nop
 8002820:	e003      	b.n	800282a <HAL_RCCEx_PeriphCLKConfig+0x362>
 8002822:	bf00      	nop
 8002824:	46020c00 	.word	0x46020c00
        break;
 8002828:	bf00      	nop
    }

    if (ret == HAL_OK)
 800282a:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800282e:	2b00      	cmp	r3, #0
 8002830:	d10d      	bne.n	800284e <HAL_RCCEx_PeriphCLKConfig+0x386>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 8002832:	4bb6      	ldr	r3, [pc, #728]	@ (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8002834:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002838:	f023 01e0 	bic.w	r1, r3, #224	@ 0xe0
 800283c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002840:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002844:	4ab1      	ldr	r2, [pc, #708]	@ (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8002846:	430b      	orrs	r3, r1
 8002848:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800284c:	e003      	b.n	8002856 <HAL_RCCEx_PeriphCLKConfig+0x38e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800284e:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8002852:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002856:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800285a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800285e:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8002862:	673b      	str	r3, [r7, #112]	@ 0x70
 8002864:	2300      	movs	r3, #0
 8002866:	677b      	str	r3, [r7, #116]	@ 0x74
 8002868:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800286c:	460b      	mov	r3, r1
 800286e:	4313      	orrs	r3, r2
 8002870:	d053      	beq.n	800291a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 8002872:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002876:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800287a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800287e:	d033      	beq.n	80028e8 <HAL_RCCEx_PeriphCLKConfig+0x420>
 8002880:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002884:	d82c      	bhi.n	80028e0 <HAL_RCCEx_PeriphCLKConfig+0x418>
 8002886:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800288a:	d02f      	beq.n	80028ec <HAL_RCCEx_PeriphCLKConfig+0x424>
 800288c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002890:	d826      	bhi.n	80028e0 <HAL_RCCEx_PeriphCLKConfig+0x418>
 8002892:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002896:	d008      	beq.n	80028aa <HAL_RCCEx_PeriphCLKConfig+0x3e2>
 8002898:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800289c:	d820      	bhi.n	80028e0 <HAL_RCCEx_PeriphCLKConfig+0x418>
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d00a      	beq.n	80028b8 <HAL_RCCEx_PeriphCLKConfig+0x3f0>
 80028a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80028a6:	d011      	beq.n	80028cc <HAL_RCCEx_PeriphCLKConfig+0x404>
 80028a8:	e01a      	b.n	80028e0 <HAL_RCCEx_PeriphCLKConfig+0x418>
    {
      case RCC_SAI2CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80028aa:	4b98      	ldr	r3, [pc, #608]	@ (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x644>)
 80028ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028ae:	4a97      	ldr	r2, [pc, #604]	@ (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x644>)
 80028b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80028b4:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 80028b6:	e01a      	b.n	80028ee <HAL_RCCEx_PeriphCLKConfig+0x426>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80028b8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80028bc:	3308      	adds	r3, #8
 80028be:	4618      	mov	r0, r3
 80028c0:	f000 fbc2 	bl	8003048 <RCCEx_PLL2_Config>
 80028c4:	4603      	mov	r3, r0
 80028c6:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* SAI2 clock source config set later after clock selection check */
        break;
 80028ca:	e010      	b.n	80028ee <HAL_RCCEx_PeriphCLKConfig+0x426>

      case RCC_SAI2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80028cc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80028d0:	332c      	adds	r3, #44	@ 0x2c
 80028d2:	4618      	mov	r0, r3
 80028d4:	f000 fc50 	bl	8003178 <RCCEx_PLL3_Config>
 80028d8:	4603      	mov	r3, r0
 80028da:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* SAI2 clock source config set later after clock selection check */
        break;
 80028de:	e006      	b.n	80028ee <HAL_RCCEx_PeriphCLKConfig+0x426>
      case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80028e0:	2301      	movs	r3, #1
 80028e2:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80028e6:	e002      	b.n	80028ee <HAL_RCCEx_PeriphCLKConfig+0x426>
        break;
 80028e8:	bf00      	nop
 80028ea:	e000      	b.n	80028ee <HAL_RCCEx_PeriphCLKConfig+0x426>
        break;
 80028ec:	bf00      	nop
    }

    if (ret == HAL_OK)
 80028ee:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d10d      	bne.n	8002912 <HAL_RCCEx_PeriphCLKConfig+0x44a>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 80028f6:	4b85      	ldr	r3, [pc, #532]	@ (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x644>)
 80028f8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80028fc:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8002900:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002904:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002908:	4a80      	ldr	r2, [pc, #512]	@ (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800290a:	430b      	orrs	r3, r1
 800290c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8002910:	e003      	b.n	800291a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002912:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8002916:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* SAI2 */

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 800291a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800291e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002922:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8002926:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002928:	2300      	movs	r3, #0
 800292a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800292c:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8002930:	460b      	mov	r3, r1
 8002932:	4313      	orrs	r3, r2
 8002934:	d046      	beq.n	80029c4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 8002936:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800293a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800293e:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8002942:	d028      	beq.n	8002996 <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 8002944:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8002948:	d821      	bhi.n	800298e <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 800294a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800294e:	d022      	beq.n	8002996 <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 8002950:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002954:	d81b      	bhi.n	800298e <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 8002956:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800295a:	d01c      	beq.n	8002996 <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 800295c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002960:	d815      	bhi.n	800298e <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 8002962:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002966:	d008      	beq.n	800297a <HAL_RCCEx_PeriphCLKConfig+0x4b2>
 8002968:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800296c:	d80f      	bhi.n	800298e <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 800296e:	2b00      	cmp	r3, #0
 8002970:	d011      	beq.n	8002996 <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 8002972:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002976:	d00e      	beq.n	8002996 <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 8002978:	e009      	b.n	800298e <HAL_RCCEx_PeriphCLKConfig+0x4c6>
    {
      case RCC_ADCDACCLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P, & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800297a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800297e:	3308      	adds	r3, #8
 8002980:	4618      	mov	r0, r3
 8002982:	f000 fb61 	bl	8003048 <RCCEx_PLL2_Config>
 8002986:	4603      	mov	r3, r0
 8002988:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800298c:	e004      	b.n	8002998 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
      case RCC_ADCDACCLKSOURCE_HSE:
      case RCC_ADCDACCLKSOURCE_HSI:
      case RCC_ADCDACCLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 800298e:	2301      	movs	r3, #1
 8002990:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8002994:	e000      	b.n	8002998 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
        break;
 8002996:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002998:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800299c:	2b00      	cmp	r3, #0
 800299e:	d10d      	bne.n	80029bc <HAL_RCCEx_PeriphCLKConfig+0x4f4>
    {
      /* Configure the ADC1 interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 80029a0:	4b5a      	ldr	r3, [pc, #360]	@ (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x644>)
 80029a2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80029a6:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80029aa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80029ae:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80029b2:	4a56      	ldr	r2, [pc, #344]	@ (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x644>)
 80029b4:	430b      	orrs	r3, r1
 80029b6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80029ba:	e003      	b.n	80029c4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80029bc:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80029c0:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- MDF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
 80029c4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80029c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029cc:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80029d0:	663b      	str	r3, [r7, #96]	@ 0x60
 80029d2:	2300      	movs	r3, #0
 80029d4:	667b      	str	r3, [r7, #100]	@ 0x64
 80029d6:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80029da:	460b      	mov	r3, r1
 80029dc:	4313      	orrs	r3, r2
 80029de:	d03f      	beq.n	8002a60 <HAL_RCCEx_PeriphCLKConfig+0x598>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(pPeriphClkInit->Mdf1ClockSelection));

    switch (pPeriphClkInit->Mdf1ClockSelection)
 80029e0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80029e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029e8:	2b04      	cmp	r3, #4
 80029ea:	d81e      	bhi.n	8002a2a <HAL_RCCEx_PeriphCLKConfig+0x562>
 80029ec:	a201      	add	r2, pc, #4	@ (adr r2, 80029f4 <HAL_RCCEx_PeriphCLKConfig+0x52c>)
 80029ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029f2:	bf00      	nop
 80029f4:	08002a33 	.word	0x08002a33
 80029f8:	08002a09 	.word	0x08002a09
 80029fc:	08002a17 	.word	0x08002a17
 8002a00:	08002a33 	.word	0x08002a33
 8002a04:	08002a33 	.word	0x08002a33
    {
      case RCC_MDF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002a08:	4b40      	ldr	r3, [pc, #256]	@ (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8002a0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a0c:	4a3f      	ldr	r2, [pc, #252]	@ (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8002a0e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a12:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8002a14:	e00e      	b.n	8002a34 <HAL_RCCEx_PeriphCLKConfig+0x56c>
      case RCC_MDF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002a16:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002a1a:	332c      	adds	r3, #44	@ 0x2c
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	f000 fbab 	bl	8003178 <RCCEx_PLL3_Config>
 8002a22:	4603      	mov	r3, r0
 8002a24:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8002a28:	e004      	b.n	8002a34 <HAL_RCCEx_PeriphCLKConfig+0x56c>
      case RCC_MDF1CLKSOURCE_PIN:
        break;
      case RCC_MDF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8002a2a:	2301      	movs	r3, #1
 8002a2c:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8002a30:	e000      	b.n	8002a34 <HAL_RCCEx_PeriphCLKConfig+0x56c>
        break;
 8002a32:	bf00      	nop
    }
    if (ret == HAL_OK)
 8002a34:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d10d      	bne.n	8002a58 <HAL_RCCEx_PeriphCLKConfig+0x590>
    {
      /* Configure the MDF1 interface clock source */
      __HAL_RCC_MDF1_CONFIG(pPeriphClkInit->Mdf1ClockSelection);
 8002a3c:	4b33      	ldr	r3, [pc, #204]	@ (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8002a3e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002a42:	f023 0107 	bic.w	r1, r3, #7
 8002a46:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002a4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a4e:	4a2f      	ldr	r2, [pc, #188]	@ (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8002a50:	430b      	orrs	r3, r1
 8002a52:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8002a56:	e003      	b.n	8002a60 <HAL_RCCEx_PeriphCLKConfig+0x598>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002a58:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8002a5c:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- ADF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 8002a60:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002a64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a68:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8002a6c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002a6e:	2300      	movs	r3, #0
 8002a70:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002a72:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8002a76:	460b      	mov	r3, r1
 8002a78:	4313      	orrs	r3, r2
 8002a7a:	d04d      	beq.n	8002b18 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(pPeriphClkInit->Adf1ClockSelection));
    switch (pPeriphClkInit->Adf1ClockSelection)
 8002a7c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002a80:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002a84:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002a88:	d028      	beq.n	8002adc <HAL_RCCEx_PeriphCLKConfig+0x614>
 8002a8a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002a8e:	d821      	bhi.n	8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x60c>
 8002a90:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002a94:	d024      	beq.n	8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x618>
 8002a96:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002a9a:	d81b      	bhi.n	8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x60c>
 8002a9c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002aa0:	d00e      	beq.n	8002ac0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>
 8002aa2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002aa6:	d815      	bhi.n	8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x60c>
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d01b      	beq.n	8002ae4 <HAL_RCCEx_PeriphCLKConfig+0x61c>
 8002aac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ab0:	d110      	bne.n	8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x60c>
    {
      case RCC_ADF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002ab2:	4b16      	ldr	r3, [pc, #88]	@ (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8002ab4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ab6:	4a15      	ldr	r2, [pc, #84]	@ (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8002ab8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002abc:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8002abe:	e012      	b.n	8002ae6 <HAL_RCCEx_PeriphCLKConfig+0x61e>
      case RCC_ADF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002ac0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002ac4:	332c      	adds	r3, #44	@ 0x2c
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	f000 fb56 	bl	8003178 <RCCEx_PLL3_Config>
 8002acc:	4603      	mov	r3, r0
 8002ace:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8002ad2:	e008      	b.n	8002ae6 <HAL_RCCEx_PeriphCLKConfig+0x61e>
      case RCC_ADF1CLKSOURCE_PIN:
        break;
      case RCC_ADF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8002ad4:	2301      	movs	r3, #1
 8002ad6:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8002ada:	e004      	b.n	8002ae6 <HAL_RCCEx_PeriphCLKConfig+0x61e>
        break;
 8002adc:	bf00      	nop
 8002ade:	e002      	b.n	8002ae6 <HAL_RCCEx_PeriphCLKConfig+0x61e>
        break;
 8002ae0:	bf00      	nop
 8002ae2:	e000      	b.n	8002ae6 <HAL_RCCEx_PeriphCLKConfig+0x61e>
        break;
 8002ae4:	bf00      	nop
    }
    if (ret == HAL_OK)
 8002ae6:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d110      	bne.n	8002b10 <HAL_RCCEx_PeriphCLKConfig+0x648>
    {
      /* Configure the ADF1 interface clock source */
      __HAL_RCC_ADF1_CONFIG(pPeriphClkInit->Adf1ClockSelection);
 8002aee:	4b07      	ldr	r3, [pc, #28]	@ (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8002af0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002af4:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8002af8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002afc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002b00:	4a02      	ldr	r2, [pc, #8]	@ (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8002b02:	430b      	orrs	r3, r1
 8002b04:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002b08:	e006      	b.n	8002b18 <HAL_RCCEx_PeriphCLKConfig+0x650>
 8002b0a:	bf00      	nop
 8002b0c:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b10:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8002b14:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((pPeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002b18:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002b1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b20:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8002b24:	653b      	str	r3, [r7, #80]	@ 0x50
 8002b26:	2300      	movs	r3, #0
 8002b28:	657b      	str	r3, [r7, #84]	@ 0x54
 8002b2a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8002b2e:	460b      	mov	r3, r1
 8002b30:	4313      	orrs	r3, r2
 8002b32:	f000 80b5 	beq.w	8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x7d8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b36:	2300      	movs	r3, #0
 8002b38:	f887 30e1 	strb.w	r3, [r7, #225]	@ 0xe1
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));
    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b3c:	4b9d      	ldr	r3, [pc, #628]	@ (8002db4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8002b3e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b42:	f003 0304 	and.w	r3, r3, #4
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d113      	bne.n	8002b72 <HAL_RCCEx_PeriphCLKConfig+0x6aa>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b4a:	4b9a      	ldr	r3, [pc, #616]	@ (8002db4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8002b4c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b50:	4a98      	ldr	r2, [pc, #608]	@ (8002db4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8002b52:	f043 0304 	orr.w	r3, r3, #4
 8002b56:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8002b5a:	4b96      	ldr	r3, [pc, #600]	@ (8002db4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8002b5c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b60:	f003 0304 	and.w	r3, r3, #4
 8002b64:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002b68:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
      pwrclkchanged = SET;
 8002b6c:	2301      	movs	r3, #1
 8002b6e:	f887 30e1 	strb.w	r3, [r7, #225]	@ 0xe1
    }
    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8002b72:	4b91      	ldr	r3, [pc, #580]	@ (8002db8 <HAL_RCCEx_PeriphCLKConfig+0x8f0>)
 8002b74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b76:	4a90      	ldr	r2, [pc, #576]	@ (8002db8 <HAL_RCCEx_PeriphCLKConfig+0x8f0>)
 8002b78:	f043 0301 	orr.w	r3, r3, #1
 8002b7c:	6293      	str	r3, [r2, #40]	@ 0x28

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002b7e:	f7fd fe5b 	bl	8000838 <HAL_GetTick>
 8002b82:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc

    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8002b86:	e00b      	b.n	8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b88:	f7fd fe56 	bl	8000838 <HAL_GetTick>
 8002b8c:	4602      	mov	r2, r0
 8002b8e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002b92:	1ad3      	subs	r3, r2, r3
 8002b94:	2b02      	cmp	r3, #2
 8002b96:	d903      	bls.n	8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
      {
        ret = HAL_TIMEOUT;
 8002b98:	2303      	movs	r3, #3
 8002b9a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8002b9e:	e005      	b.n	8002bac <HAL_RCCEx_PeriphCLKConfig+0x6e4>
    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8002ba0:	4b85      	ldr	r3, [pc, #532]	@ (8002db8 <HAL_RCCEx_PeriphCLKConfig+0x8f0>)
 8002ba2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ba4:	f003 0301 	and.w	r3, r3, #1
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d0ed      	beq.n	8002b88 <HAL_RCCEx_PeriphCLKConfig+0x6c0>
      }
    }

    if (ret == HAL_OK)
 8002bac:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d165      	bne.n	8002c80 <HAL_RCCEx_PeriphCLKConfig+0x7b8>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002bb4:	4b7f      	ldr	r3, [pc, #508]	@ (8002db4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8002bb6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002bba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002bbe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8002bc2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d023      	beq.n	8002c12 <HAL_RCCEx_PeriphCLKConfig+0x74a>
 8002bca:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002bce:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8002bd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002bd6:	4293      	cmp	r3, r2
 8002bd8:	d01b      	beq.n	8002c12 <HAL_RCCEx_PeriphCLKConfig+0x74a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002bda:	4b76      	ldr	r3, [pc, #472]	@ (8002db4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8002bdc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002be0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002be4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002be8:	4b72      	ldr	r3, [pc, #456]	@ (8002db4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8002bea:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002bee:	4a71      	ldr	r2, [pc, #452]	@ (8002db4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8002bf0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002bf4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002bf8:	4b6e      	ldr	r3, [pc, #440]	@ (8002db4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8002bfa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002bfe:	4a6d      	ldr	r2, [pc, #436]	@ (8002db4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8002c00:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002c04:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002c08:	4a6a      	ldr	r2, [pc, #424]	@ (8002db4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8002c0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002c0e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002c12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002c16:	f003 0301 	and.w	r3, r3, #1
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d019      	beq.n	8002c52 <HAL_RCCEx_PeriphCLKConfig+0x78a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c1e:	f7fd fe0b 	bl	8000838 <HAL_GetTick>
 8002c22:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c26:	e00d      	b.n	8002c44 <HAL_RCCEx_PeriphCLKConfig+0x77c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c28:	f7fd fe06 	bl	8000838 <HAL_GetTick>
 8002c2c:	4602      	mov	r2, r0
 8002c2e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002c32:	1ad2      	subs	r2, r2, r3
 8002c34:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002c38:	429a      	cmp	r2, r3
 8002c3a:	d903      	bls.n	8002c44 <HAL_RCCEx_PeriphCLKConfig+0x77c>
          {
            ret = HAL_TIMEOUT;
 8002c3c:	2303      	movs	r3, #3
 8002c3e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
            break;
 8002c42:	e006      	b.n	8002c52 <HAL_RCCEx_PeriphCLKConfig+0x78a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c44:	4b5b      	ldr	r3, [pc, #364]	@ (8002db4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8002c46:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002c4a:	f003 0302 	and.w	r3, r3, #2
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d0ea      	beq.n	8002c28 <HAL_RCCEx_PeriphCLKConfig+0x760>
          }
        }
      }

      if (ret == HAL_OK)
 8002c52:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d10d      	bne.n	8002c76 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8002c5a:	4b56      	ldr	r3, [pc, #344]	@ (8002db4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8002c5c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002c60:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002c64:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002c68:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002c6c:	4a51      	ldr	r2, [pc, #324]	@ (8002db4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8002c6e:	430b      	orrs	r3, r1
 8002c70:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002c74:	e008      	b.n	8002c88 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002c76:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8002c7a:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
 8002c7e:	e003      	b.n	8002c88 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c80:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8002c84:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002c88:	f897 30e1 	ldrb.w	r3, [r7, #225]	@ 0xe1
 8002c8c:	2b01      	cmp	r3, #1
 8002c8e:	d107      	bne.n	8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x7d8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c90:	4b48      	ldr	r3, [pc, #288]	@ (8002db4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8002c92:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002c96:	4a47      	ldr	r2, [pc, #284]	@ (8002db4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8002c98:	f023 0304 	bic.w	r3, r3, #4
 8002c9c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }

  /*-------------------------------------- ICLK Configuration -----------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ICLK) == RCC_PERIPHCLK_ICLK)
 8002ca0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002ca4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ca8:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8002cac:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002cae:	2300      	movs	r3, #0
 8002cb0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002cb2:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8002cb6:	460b      	mov	r3, r1
 8002cb8:	4313      	orrs	r3, r2
 8002cba:	d042      	beq.n	8002d42 <HAL_RCCEx_PeriphCLKConfig+0x87a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ICLKCLKSOURCE(pPeriphClkInit->IclkClockSelection));

    switch (pPeriphClkInit->IclkClockSelection)
 8002cbc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002cc0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8002cc4:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8002cc8:	d022      	beq.n	8002d10 <HAL_RCCEx_PeriphCLKConfig+0x848>
 8002cca:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8002cce:	d81b      	bhi.n	8002d08 <HAL_RCCEx_PeriphCLKConfig+0x840>
 8002cd0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002cd4:	d011      	beq.n	8002cfa <HAL_RCCEx_PeriphCLKConfig+0x832>
 8002cd6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002cda:	d815      	bhi.n	8002d08 <HAL_RCCEx_PeriphCLKConfig+0x840>
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d019      	beq.n	8002d14 <HAL_RCCEx_PeriphCLKConfig+0x84c>
 8002ce0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002ce4:	d110      	bne.n	8002d08 <HAL_RCCEx_PeriphCLKConfig+0x840>
    {
      case RCC_ICLK_CLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P,Q & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002ce6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002cea:	3308      	adds	r3, #8
 8002cec:	4618      	mov	r0, r3
 8002cee:	f000 f9ab 	bl	8003048 <RCCEx_PLL2_Config>
 8002cf2:	4603      	mov	r3, r0
 8002cf4:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8002cf8:	e00d      	b.n	8002d16 <HAL_RCCEx_PeriphCLKConfig+0x84e>
      case RCC_ICLK_CLKSOURCE_PLL1:
        /* Enable ICLK Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002cfa:	4b2e      	ldr	r3, [pc, #184]	@ (8002db4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8002cfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cfe:	4a2d      	ldr	r2, [pc, #180]	@ (8002db4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8002d00:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002d04:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8002d06:	e006      	b.n	8002d16 <HAL_RCCEx_PeriphCLKConfig+0x84e>
      case RCC_ICLK_CLKSOURCE_HSI48:
        break;
      case RCC_ICLK_CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8002d08:	2301      	movs	r3, #1
 8002d0a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8002d0e:	e002      	b.n	8002d16 <HAL_RCCEx_PeriphCLKConfig+0x84e>
        break;
 8002d10:	bf00      	nop
 8002d12:	e000      	b.n	8002d16 <HAL_RCCEx_PeriphCLKConfig+0x84e>
        break;
 8002d14:	bf00      	nop
    }
    if (ret == HAL_OK)
 8002d16:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d10d      	bne.n	8002d3a <HAL_RCCEx_PeriphCLKConfig+0x872>
    {
      /* Configure the CLK48 source */
      __HAL_RCC_CLK48_CONFIG(pPeriphClkInit->IclkClockSelection);
 8002d1e:	4b25      	ldr	r3, [pc, #148]	@ (8002db4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8002d20:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002d24:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8002d28:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002d2c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8002d30:	4a20      	ldr	r2, [pc, #128]	@ (8002db4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8002d32:	430b      	orrs	r3, r1
 8002d34:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002d38:	e003      	b.n	8002d42 <HAL_RCCEx_PeriphCLKConfig+0x87a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d3a:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8002d3e:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8002d42:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002d46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d4a:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8002d4e:	643b      	str	r3, [r7, #64]	@ 0x40
 8002d50:	2300      	movs	r3, #0
 8002d52:	647b      	str	r3, [r7, #68]	@ 0x44
 8002d54:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8002d58:	460b      	mov	r3, r1
 8002d5a:	4313      	orrs	r3, r2
 8002d5c:	d032      	beq.n	8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x8fc>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8002d5e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002d62:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002d66:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002d6a:	d00b      	beq.n	8002d84 <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 8002d6c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002d70:	d804      	bhi.n	8002d7c <HAL_RCCEx_PeriphCLKConfig+0x8b4>
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d008      	beq.n	8002d88 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
 8002d76:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002d7a:	d007      	beq.n	8002d8c <HAL_RCCEx_PeriphCLKConfig+0x8c4>
      case RCC_RNGCLKSOURCE_HSI48:
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;
      default:
        ret = HAL_ERROR;
 8002d7c:	2301      	movs	r3, #1
 8002d7e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8002d82:	e004      	b.n	8002d8e <HAL_RCCEx_PeriphCLKConfig+0x8c6>
        break;
 8002d84:	bf00      	nop
 8002d86:	e002      	b.n	8002d8e <HAL_RCCEx_PeriphCLKConfig+0x8c6>
        break;
 8002d88:	bf00      	nop
 8002d8a:	e000      	b.n	8002d8e <HAL_RCCEx_PeriphCLKConfig+0x8c6>
        break;
 8002d8c:	bf00      	nop
    }
    if (ret == HAL_OK)
 8002d8e:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d112      	bne.n	8002dbc <HAL_RCCEx_PeriphCLKConfig+0x8f4>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8002d96:	4b07      	ldr	r3, [pc, #28]	@ (8002db4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8002d98:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002d9c:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002da0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002da4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002da8:	4a02      	ldr	r2, [pc, #8]	@ (8002db4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8002daa:	430b      	orrs	r3, r1
 8002dac:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8002db0:	e008      	b.n	8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x8fc>
 8002db2:	bf00      	nop
 8002db4:	46020c00 	.word	0x46020c00
 8002db8:	46020800 	.word	0x46020800
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002dbc:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8002dc0:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

#if defined(SAES)
  /*-------------------------- SAES clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAES) == RCC_PERIPHCLK_SAES)
 8002dc4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002dc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dcc:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8002dd0:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002dd6:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8002dda:	460b      	mov	r3, r1
 8002ddc:	4313      	orrs	r3, r2
 8002dde:	d00c      	beq.n	8002dfa <HAL_RCCEx_PeriphCLKConfig+0x932>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAESCLKSOURCE(pPeriphClkInit->SaesClockSelection));

    /* Configure the SAES clock source */
    __HAL_RCC_SAES_CONFIG(pPeriphClkInit->SaesClockSelection);
 8002de0:	4b98      	ldr	r3, [pc, #608]	@ (8003044 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8002de2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002de6:	f423 6100 	bic.w	r1, r3, #2048	@ 0x800
 8002dea:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002dee:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002df2:	4a94      	ldr	r2, [pc, #592]	@ (8003044 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8002df4:	430b      	orrs	r3, r1
 8002df6:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }
#endif /* SAES */

  /*-------------------------- SDMMC1/2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == (RCC_PERIPHCLK_SDMMC))
 8002dfa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002dfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e02:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8002e06:	633b      	str	r3, [r7, #48]	@ 0x30
 8002e08:	2300      	movs	r3, #0
 8002e0a:	637b      	str	r3, [r7, #52]	@ 0x34
 8002e0c:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8002e10:	460b      	mov	r3, r1
 8002e12:	4313      	orrs	r3, r2
 8002e14:	d019      	beq.n	8002e4a <HAL_RCCEx_PeriphCLKConfig+0x982>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMCCLKSOURCE(pPeriphClkInit->SdmmcClockSelection));

    if (pPeriphClkInit->SdmmcClockSelection == RCC_SDMMCCLKSOURCE_PLL1)
 8002e16:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002e1a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002e1e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002e22:	d105      	bne.n	8002e30 <HAL_RCCEx_PeriphCLKConfig+0x968>
    {
      /* Enable PLL1 P CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002e24:	4b87      	ldr	r3, [pc, #540]	@ (8003044 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8002e26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e28:	4a86      	ldr	r2, [pc, #536]	@ (8003044 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8002e2a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e2e:	6293      	str	r3, [r2, #40]	@ 0x28
    }

    /* Configure the SDMMC1/2 clock source */
    __HAL_RCC_SDMMC_CONFIG(pPeriphClkInit->SdmmcClockSelection);
 8002e30:	4b84      	ldr	r3, [pc, #528]	@ (8003044 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8002e32:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002e36:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8002e3a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002e3e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002e42:	4a80      	ldr	r2, [pc, #512]	@ (8003044 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8002e44:	430b      	orrs	r3, r1
 8002e46:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8002e4a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002e4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e52:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8002e56:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002e58:	2300      	movs	r3, #0
 8002e5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002e5c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8002e60:	460b      	mov	r3, r1
 8002e62:	4313      	orrs	r3, r2
 8002e64:	d00c      	beq.n	8002e80 <HAL_RCCEx_PeriphCLKConfig+0x9b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    /* Configure the SPI1 clock source */
    __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8002e66:	4b77      	ldr	r3, [pc, #476]	@ (8003044 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8002e68:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002e6c:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002e70:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002e74:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8002e78:	4972      	ldr	r1, [pc, #456]	@ (8003044 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8002e7a:	4313      	orrs	r3, r2
 8002e7c:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8002e80:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002e84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e88:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8002e8c:	623b      	str	r3, [r7, #32]
 8002e8e:	2300      	movs	r3, #0
 8002e90:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e92:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8002e96:	460b      	mov	r3, r1
 8002e98:	4313      	orrs	r3, r2
 8002e9a:	d00c      	beq.n	8002eb6 <HAL_RCCEx_PeriphCLKConfig+0x9ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    /* Configure the SPI2 clock source */
    __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8002e9c:	4b69      	ldr	r3, [pc, #420]	@ (8003044 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8002e9e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002ea2:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002ea6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002eaa:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8002eae:	4965      	ldr	r1, [pc, #404]	@ (8003044 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8002eb0:	4313      	orrs	r3, r2
 8002eb2:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8002eb6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002eba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ebe:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8002ec2:	61bb      	str	r3, [r7, #24]
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	61fb      	str	r3, [r7, #28]
 8002ec8:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8002ecc:	460b      	mov	r3, r1
 8002ece:	4313      	orrs	r3, r2
 8002ed0:	d00c      	beq.n	8002eec <HAL_RCCEx_PeriphCLKConfig+0xa24>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    /* Configure the SPI3 clock source */
    __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8002ed2:	4b5c      	ldr	r3, [pc, #368]	@ (8003044 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8002ed4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002ed8:	f023 0218 	bic.w	r2, r3, #24
 8002edc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002ee0:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8002ee4:	4957      	ldr	r1, [pc, #348]	@ (8003044 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8002ee6:	4313      	orrs	r3, r2
 8002ee8:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8002eec:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002ef0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ef4:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8002ef8:	613b      	str	r3, [r7, #16]
 8002efa:	2300      	movs	r3, #0
 8002efc:	617b      	str	r3, [r7, #20]
 8002efe:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8002f02:	460b      	mov	r3, r1
 8002f04:	4313      	orrs	r3, r2
 8002f06:	d032      	beq.n	8002f6e <HAL_RCCEx_PeriphCLKConfig+0xaa6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL1)
 8002f08:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002f0c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8002f10:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002f14:	d105      	bne.n	8002f22 <HAL_RCCEx_PeriphCLKConfig+0xa5a>
    {
      /* Enable PLL1 Q CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002f16:	4b4b      	ldr	r3, [pc, #300]	@ (8003044 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8002f18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f1a:	4a4a      	ldr	r2, [pc, #296]	@ (8003044 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8002f1c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f20:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL2)
 8002f22:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002f26:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8002f2a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8002f2e:	d108      	bne.n	8002f42 <HAL_RCCEx_PeriphCLKConfig+0xa7a>
    {
      /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
      ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002f30:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002f34:	3308      	adds	r3, #8
 8002f36:	4618      	mov	r0, r3
 8002f38:	f000 f886 	bl	8003048 <RCCEx_PLL2_Config>
 8002f3c:	4603      	mov	r3, r0
 8002f3e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
    }
    if (ret == HAL_OK)
 8002f42:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d10d      	bne.n	8002f66 <HAL_RCCEx_PeriphCLKConfig+0xa9e>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8002f4a:	4b3e      	ldr	r3, [pc, #248]	@ (8003044 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8002f4c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002f50:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002f54:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002f58:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8002f5c:	4939      	ldr	r1, [pc, #228]	@ (8003044 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8002f5e:	4313      	orrs	r3, r2
 8002f60:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8002f64:	e003      	b.n	8002f6e <HAL_RCCEx_PeriphCLKConfig+0xaa6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f66:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8002f6a:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* defined(HSPI1) */

  /*-------------------------- FDCAN1 kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN1) == (RCC_PERIPHCLK_FDCAN1))
 8002f6e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002f72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f76:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8002f7a:	60bb      	str	r3, [r7, #8]
 8002f7c:	2300      	movs	r3, #0
 8002f7e:	60fb      	str	r3, [r7, #12]
 8002f80:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8002f84:	460b      	mov	r3, r1
 8002f86:	4313      	orrs	r3, r2
 8002f88:	d03a      	beq.n	8003000 <HAL_RCCEx_PeriphCLKConfig+0xb38>
  {
    assert_param(IS_RCC_FDCAN1CLK(pPeriphClkInit->Fdcan1ClockSelection));

    switch (pPeriphClkInit->Fdcan1ClockSelection)
 8002f8a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002f8e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002f92:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002f96:	d00e      	beq.n	8002fb6 <HAL_RCCEx_PeriphCLKConfig+0xaee>
 8002f98:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002f9c:	d815      	bhi.n	8002fca <HAL_RCCEx_PeriphCLKConfig+0xb02>
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d017      	beq.n	8002fd2 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
 8002fa2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002fa6:	d110      	bne.n	8002fca <HAL_RCCEx_PeriphCLKConfig+0xb02>
      case RCC_FDCAN1CLKSOURCE_HSE:      /* HSE is used as source of FDCAN1 kernel clock*/
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
      case RCC_FDCAN1CLKSOURCE_PLL1:      /* PLL1 is used as clock source for FDCAN1 kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002fa8:	4b26      	ldr	r3, [pc, #152]	@ (8003044 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8002faa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fac:	4a25      	ldr	r2, [pc, #148]	@ (8003044 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8002fae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002fb2:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8002fb4:	e00e      	b.n	8002fd4 <HAL_RCCEx_PeriphCLKConfig+0xb0c>
      case RCC_FDCAN1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for FDCAN1 kernel clock*/
        /* PLL2 input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002fb6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002fba:	3308      	adds	r3, #8
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	f000 f843 	bl	8003048 <RCCEx_PLL2_Config>
 8002fc2:	4603      	mov	r3, r0
 8002fc4:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8002fc8:	e004      	b.n	8002fd4 <HAL_RCCEx_PeriphCLKConfig+0xb0c>
      default:
        ret = HAL_ERROR;
 8002fca:	2301      	movs	r3, #1
 8002fcc:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8002fd0:	e000      	b.n	8002fd4 <HAL_RCCEx_PeriphCLKConfig+0xb0c>
        break;
 8002fd2:	bf00      	nop
    }
    if (ret == HAL_OK)
 8002fd4:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d10d      	bne.n	8002ff8 <HAL_RCCEx_PeriphCLKConfig+0xb30>
    {
      /* Set the source of FDCAN1 kernel clock*/
      __HAL_RCC_FDCAN1_CONFIG(pPeriphClkInit->Fdcan1ClockSelection);
 8002fdc:	4b19      	ldr	r3, [pc, #100]	@ (8003044 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8002fde:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002fe2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002fe6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002fea:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002fee:	4915      	ldr	r1, [pc, #84]	@ (8003044 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8002ff0:	4313      	orrs	r3, r2
 8002ff2:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8002ff6:	e003      	b.n	8003000 <HAL_RCCEx_PeriphCLKConfig+0xb38>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ff8:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8002ffc:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- DAC1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC1) == RCC_PERIPHCLK_DAC1)
 8003000:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003004:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003008:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800300c:	603b      	str	r3, [r7, #0]
 800300e:	2300      	movs	r3, #0
 8003010:	607b      	str	r3, [r7, #4]
 8003012:	e9d7 1200 	ldrd	r1, r2, [r7]
 8003016:	460b      	mov	r3, r1
 8003018:	4313      	orrs	r3, r2
 800301a:	d00c      	beq.n	8003036 <HAL_RCCEx_PeriphCLKConfig+0xb6e>

    /* Check the parameters */
    assert_param(IS_RCC_DAC1CLKSOURCE(pPeriphClkInit->Dac1ClockSelection));

    /* Configure the DAC1 clock source */
    __HAL_RCC_DAC1_CONFIG(pPeriphClkInit->Dac1ClockSelection);
 800301c:	4b09      	ldr	r3, [pc, #36]	@ (8003044 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800301e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003022:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8003026:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800302a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800302e:	4905      	ldr	r1, [pc, #20]	@ (8003044 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8003030:	4313      	orrs	r3, r2
 8003032:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
    }
  }

#endif /* defined(USB_OTG_HS) */

  return status;
 8003036:	f897 30e2 	ldrb.w	r3, [r7, #226]	@ 0xe2
}
 800303a:	4618      	mov	r0, r3
 800303c:	37e8      	adds	r7, #232	@ 0xe8
 800303e:	46bd      	mov	sp, r7
 8003040:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003044:	46020c00 	.word	0x46020c00

08003048 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b084      	sub	sp, #16
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLLQ_VALUE(pll2->PLL2Q));
  assert_param(IS_RCC_PLLR_VALUE(pll2->PLL2R));

  /* Disable  PLL2 */
  __HAL_RCC_PLL2_DISABLE();
 8003050:	4b47      	ldr	r3, [pc, #284]	@ (8003170 <RCCEx_PLL2_Config+0x128>)
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	4a46      	ldr	r2, [pc, #280]	@ (8003170 <RCCEx_PLL2_Config+0x128>)
 8003056:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800305a:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800305c:	f7fd fbec 	bl	8000838 <HAL_GetTick>
 8003060:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8003062:	e008      	b.n	8003076 <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8003064:	f7fd fbe8 	bl	8000838 <HAL_GetTick>
 8003068:	4602      	mov	r2, r0
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	1ad3      	subs	r3, r2, r3
 800306e:	2b02      	cmp	r3, #2
 8003070:	d901      	bls.n	8003076 <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8003072:	2303      	movs	r3, #3
 8003074:	e077      	b.n	8003166 <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8003076:	4b3e      	ldr	r3, [pc, #248]	@ (8003170 <RCCEx_PLL2_Config+0x128>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800307e:	2b00      	cmp	r3, #0
 8003080:	d1f0      	bne.n	8003064 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 8003082:	4b3b      	ldr	r3, [pc, #236]	@ (8003170 <RCCEx_PLL2_Config+0x128>)
 8003084:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003086:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800308a:	f023 0303 	bic.w	r3, r3, #3
 800308e:	687a      	ldr	r2, [r7, #4]
 8003090:	6811      	ldr	r1, [r2, #0]
 8003092:	687a      	ldr	r2, [r7, #4]
 8003094:	6852      	ldr	r2, [r2, #4]
 8003096:	3a01      	subs	r2, #1
 8003098:	0212      	lsls	r2, r2, #8
 800309a:	430a      	orrs	r2, r1
 800309c:	4934      	ldr	r1, [pc, #208]	@ (8003170 <RCCEx_PLL2_Config+0x128>)
 800309e:	4313      	orrs	r3, r2
 80030a0:	62cb      	str	r3, [r1, #44]	@ 0x2c
 80030a2:	4b33      	ldr	r3, [pc, #204]	@ (8003170 <RCCEx_PLL2_Config+0x128>)
 80030a4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80030a6:	4b33      	ldr	r3, [pc, #204]	@ (8003174 <RCCEx_PLL2_Config+0x12c>)
 80030a8:	4013      	ands	r3, r2
 80030aa:	687a      	ldr	r2, [r7, #4]
 80030ac:	6892      	ldr	r2, [r2, #8]
 80030ae:	3a01      	subs	r2, #1
 80030b0:	f3c2 0108 	ubfx	r1, r2, #0, #9
 80030b4:	687a      	ldr	r2, [r7, #4]
 80030b6:	68d2      	ldr	r2, [r2, #12]
 80030b8:	3a01      	subs	r2, #1
 80030ba:	0252      	lsls	r2, r2, #9
 80030bc:	b292      	uxth	r2, r2
 80030be:	4311      	orrs	r1, r2
 80030c0:	687a      	ldr	r2, [r7, #4]
 80030c2:	6912      	ldr	r2, [r2, #16]
 80030c4:	3a01      	subs	r2, #1
 80030c6:	0412      	lsls	r2, r2, #16
 80030c8:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 80030cc:	4311      	orrs	r1, r2
 80030ce:	687a      	ldr	r2, [r7, #4]
 80030d0:	6952      	ldr	r2, [r2, #20]
 80030d2:	3a01      	subs	r2, #1
 80030d4:	0612      	lsls	r2, r2, #24
 80030d6:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 80030da:	430a      	orrs	r2, r1
 80030dc:	4924      	ldr	r1, [pc, #144]	@ (8003170 <RCCEx_PLL2_Config+0x128>)
 80030de:	4313      	orrs	r3, r2
 80030e0:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 80030e2:	4b23      	ldr	r3, [pc, #140]	@ (8003170 <RCCEx_PLL2_Config+0x128>)
 80030e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030e6:	f023 020c 	bic.w	r2, r3, #12
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	699b      	ldr	r3, [r3, #24]
 80030ee:	4920      	ldr	r1, [pc, #128]	@ (8003170 <RCCEx_PLL2_Config+0x128>)
 80030f0:	4313      	orrs	r3, r2
 80030f2:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2CLKOUT_ENABLE(pll2->PLL2ClockOut);
 80030f4:	4b1e      	ldr	r3, [pc, #120]	@ (8003170 <RCCEx_PLL2_Config+0x128>)
 80030f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	6a1b      	ldr	r3, [r3, #32]
 80030fc:	491c      	ldr	r1, [pc, #112]	@ (8003170 <RCCEx_PLL2_Config+0x128>)
 80030fe:	4313      	orrs	r3, r2
 8003100:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_DISABLE();
 8003102:	4b1b      	ldr	r3, [pc, #108]	@ (8003170 <RCCEx_PLL2_Config+0x128>)
 8003104:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003106:	4a1a      	ldr	r2, [pc, #104]	@ (8003170 <RCCEx_PLL2_Config+0x128>)
 8003108:	f023 0310 	bic.w	r3, r3, #16
 800310c:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800310e:	4b18      	ldr	r3, [pc, #96]	@ (8003170 <RCCEx_PLL2_Config+0x128>)
 8003110:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003112:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003116:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800311a:	687a      	ldr	r2, [r7, #4]
 800311c:	69d2      	ldr	r2, [r2, #28]
 800311e:	00d2      	lsls	r2, r2, #3
 8003120:	4913      	ldr	r1, [pc, #76]	@ (8003170 <RCCEx_PLL2_Config+0x128>)
 8003122:	4313      	orrs	r3, r2
 8003124:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_ENABLE();
 8003126:	4b12      	ldr	r3, [pc, #72]	@ (8003170 <RCCEx_PLL2_Config+0x128>)
 8003128:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800312a:	4a11      	ldr	r2, [pc, #68]	@ (8003170 <RCCEx_PLL2_Config+0x128>)
 800312c:	f043 0310 	orr.w	r3, r3, #16
 8003130:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2 */
  __HAL_RCC_PLL2_ENABLE();
 8003132:	4b0f      	ldr	r3, [pc, #60]	@ (8003170 <RCCEx_PLL2_Config+0x128>)
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	4a0e      	ldr	r2, [pc, #56]	@ (8003170 <RCCEx_PLL2_Config+0x128>)
 8003138:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800313c:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800313e:	f7fd fb7b 	bl	8000838 <HAL_GetTick>
 8003142:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8003144:	e008      	b.n	8003158 <RCCEx_PLL2_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8003146:	f7fd fb77 	bl	8000838 <HAL_GetTick>
 800314a:	4602      	mov	r2, r0
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	1ad3      	subs	r3, r2, r3
 8003150:	2b02      	cmp	r3, #2
 8003152:	d901      	bls.n	8003158 <RCCEx_PLL2_Config+0x110>
    {
      return HAL_TIMEOUT;
 8003154:	2303      	movs	r3, #3
 8003156:	e006      	b.n	8003166 <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8003158:	4b05      	ldr	r3, [pc, #20]	@ (8003170 <RCCEx_PLL2_Config+0x128>)
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003160:	2b00      	cmp	r3, #0
 8003162:	d0f0      	beq.n	8003146 <RCCEx_PLL2_Config+0xfe>
    }
  }
  return HAL_OK;
 8003164:	2300      	movs	r3, #0

}
 8003166:	4618      	mov	r0, r3
 8003168:	3710      	adds	r7, #16
 800316a:	46bd      	mov	sp, r7
 800316c:	bd80      	pop	{r7, pc}
 800316e:	bf00      	nop
 8003170:	46020c00 	.word	0x46020c00
 8003174:	80800000 	.word	0x80800000

08003178 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters as well as VCI clock ranges.
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	b084      	sub	sp, #16
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLLQ_VALUE(pll3->PLL3Q));
  assert_param(IS_RCC_PLLR_VALUE(pll3->PLL3R));

  /* Disable  PLL3 */
  __HAL_RCC_PLL3_DISABLE();
 8003180:	4b47      	ldr	r3, [pc, #284]	@ (80032a0 <RCCEx_PLL3_Config+0x128>)
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	4a46      	ldr	r2, [pc, #280]	@ (80032a0 <RCCEx_PLL3_Config+0x128>)
 8003186:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800318a:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800318c:	f7fd fb54 	bl	8000838 <HAL_GetTick>
 8003190:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8003192:	e008      	b.n	80031a6 <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8003194:	f7fd fb50 	bl	8000838 <HAL_GetTick>
 8003198:	4602      	mov	r2, r0
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	1ad3      	subs	r3, r2, r3
 800319e:	2b02      	cmp	r3, #2
 80031a0:	d901      	bls.n	80031a6 <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 80031a2:	2303      	movs	r3, #3
 80031a4:	e077      	b.n	8003296 <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80031a6:	4b3e      	ldr	r3, [pc, #248]	@ (80032a0 <RCCEx_PLL3_Config+0x128>)
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d1f0      	bne.n	8003194 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 80031b2:	4b3b      	ldr	r3, [pc, #236]	@ (80032a0 <RCCEx_PLL3_Config+0x128>)
 80031b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031b6:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80031ba:	f023 0303 	bic.w	r3, r3, #3
 80031be:	687a      	ldr	r2, [r7, #4]
 80031c0:	6811      	ldr	r1, [r2, #0]
 80031c2:	687a      	ldr	r2, [r7, #4]
 80031c4:	6852      	ldr	r2, [r2, #4]
 80031c6:	3a01      	subs	r2, #1
 80031c8:	0212      	lsls	r2, r2, #8
 80031ca:	430a      	orrs	r2, r1
 80031cc:	4934      	ldr	r1, [pc, #208]	@ (80032a0 <RCCEx_PLL3_Config+0x128>)
 80031ce:	4313      	orrs	r3, r2
 80031d0:	630b      	str	r3, [r1, #48]	@ 0x30
 80031d2:	4b33      	ldr	r3, [pc, #204]	@ (80032a0 <RCCEx_PLL3_Config+0x128>)
 80031d4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80031d6:	4b33      	ldr	r3, [pc, #204]	@ (80032a4 <RCCEx_PLL3_Config+0x12c>)
 80031d8:	4013      	ands	r3, r2
 80031da:	687a      	ldr	r2, [r7, #4]
 80031dc:	6892      	ldr	r2, [r2, #8]
 80031de:	3a01      	subs	r2, #1
 80031e0:	f3c2 0108 	ubfx	r1, r2, #0, #9
 80031e4:	687a      	ldr	r2, [r7, #4]
 80031e6:	68d2      	ldr	r2, [r2, #12]
 80031e8:	3a01      	subs	r2, #1
 80031ea:	0252      	lsls	r2, r2, #9
 80031ec:	b292      	uxth	r2, r2
 80031ee:	4311      	orrs	r1, r2
 80031f0:	687a      	ldr	r2, [r7, #4]
 80031f2:	6912      	ldr	r2, [r2, #16]
 80031f4:	3a01      	subs	r2, #1
 80031f6:	0412      	lsls	r2, r2, #16
 80031f8:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 80031fc:	4311      	orrs	r1, r2
 80031fe:	687a      	ldr	r2, [r7, #4]
 8003200:	6952      	ldr	r2, [r2, #20]
 8003202:	3a01      	subs	r2, #1
 8003204:	0612      	lsls	r2, r2, #24
 8003206:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 800320a:	430a      	orrs	r2, r1
 800320c:	4924      	ldr	r1, [pc, #144]	@ (80032a0 <RCCEx_PLL3_Config+0x128>)
 800320e:	4313      	orrs	r3, r2
 8003210:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE);
 8003212:	4b23      	ldr	r3, [pc, #140]	@ (80032a0 <RCCEx_PLL3_Config+0x128>)
 8003214:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003216:	f023 020c 	bic.w	r2, r3, #12
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	699b      	ldr	r3, [r3, #24]
 800321e:	4920      	ldr	r1, [pc, #128]	@ (80032a0 <RCCEx_PLL3_Config+0x128>)
 8003220:	4313      	orrs	r3, r2
 8003222:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3CLKOUT_ENABLE(pll3->PLL3ClockOut);
 8003224:	4b1e      	ldr	r3, [pc, #120]	@ (80032a0 <RCCEx_PLL3_Config+0x128>)
 8003226:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	6a1b      	ldr	r3, [r3, #32]
 800322c:	491c      	ldr	r1, [pc, #112]	@ (80032a0 <RCCEx_PLL3_Config+0x128>)
 800322e:	4313      	orrs	r3, r2
 8003230:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_DISABLE();
 8003232:	4b1b      	ldr	r3, [pc, #108]	@ (80032a0 <RCCEx_PLL3_Config+0x128>)
 8003234:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003236:	4a1a      	ldr	r2, [pc, #104]	@ (80032a0 <RCCEx_PLL3_Config+0x128>)
 8003238:	f023 0310 	bic.w	r3, r3, #16
 800323c:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800323e:	4b18      	ldr	r3, [pc, #96]	@ (80032a0 <RCCEx_PLL3_Config+0x128>)
 8003240:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003242:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003246:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800324a:	687a      	ldr	r2, [r7, #4]
 800324c:	69d2      	ldr	r2, [r2, #28]
 800324e:	00d2      	lsls	r2, r2, #3
 8003250:	4913      	ldr	r1, [pc, #76]	@ (80032a0 <RCCEx_PLL3_Config+0x128>)
 8003252:	4313      	orrs	r3, r2
 8003254:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_ENABLE();
 8003256:	4b12      	ldr	r3, [pc, #72]	@ (80032a0 <RCCEx_PLL3_Config+0x128>)
 8003258:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800325a:	4a11      	ldr	r2, [pc, #68]	@ (80032a0 <RCCEx_PLL3_Config+0x128>)
 800325c:	f043 0310 	orr.w	r3, r3, #16
 8003260:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3 */
  __HAL_RCC_PLL3_ENABLE();
 8003262:	4b0f      	ldr	r3, [pc, #60]	@ (80032a0 <RCCEx_PLL3_Config+0x128>)
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	4a0e      	ldr	r2, [pc, #56]	@ (80032a0 <RCCEx_PLL3_Config+0x128>)
 8003268:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800326c:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800326e:	f7fd fae3 	bl	8000838 <HAL_GetTick>
 8003272:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8003274:	e008      	b.n	8003288 <RCCEx_PLL3_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8003276:	f7fd fadf 	bl	8000838 <HAL_GetTick>
 800327a:	4602      	mov	r2, r0
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	1ad3      	subs	r3, r2, r3
 8003280:	2b02      	cmp	r3, #2
 8003282:	d901      	bls.n	8003288 <RCCEx_PLL3_Config+0x110>
    {
      return HAL_TIMEOUT;
 8003284:	2303      	movs	r3, #3
 8003286:	e006      	b.n	8003296 <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8003288:	4b05      	ldr	r3, [pc, #20]	@ (80032a0 <RCCEx_PLL3_Config+0x128>)
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003290:	2b00      	cmp	r3, #0
 8003292:	d0f0      	beq.n	8003276 <RCCEx_PLL3_Config+0xfe>
    }
  }
  return HAL_OK;
 8003294:	2300      	movs	r3, #0
}
 8003296:	4618      	mov	r0, r3
 8003298:	3710      	adds	r7, #16
 800329a:	46bd      	mov	sp, r7
 800329c:	bd80      	pop	{r7, pc}
 800329e:	bf00      	nop
 80032a0:	46020c00 	.word	0x46020c00
 80032a4:	80800000 	.word	0x80800000

080032a8 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80032a8:	b580      	push	{r7, lr}
 80032aa:	b084      	sub	sp, #16
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	6078      	str	r0, [r7, #4]
  uint32_t crc_length;
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d101      	bne.n	80032ba <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80032b6:	2301      	movs	r3, #1
 80032b8:	e0fb      	b.n	80034b2 <HAL_SPI_Init+0x20a>

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	4a7f      	ldr	r2, [pc, #508]	@ (80034bc <HAL_SPI_Init+0x214>)
 80032c0:	4293      	cmp	r3, r2
 80032c2:	d004      	beq.n	80032ce <HAL_SPI_Init+0x26>
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	4a7d      	ldr	r2, [pc, #500]	@ (80034c0 <HAL_SPI_Init+0x218>)
 80032ca:	4293      	cmp	r3, r2
 80032cc:	e000      	b.n	80032d0 <HAL_SPI_Init+0x28>
  {
    assert_param(IS_SPI_LIMITED_DATASIZE(hspi->Init.DataSize));
    assert_param(IS_SPI_LIMITED_FIFOTHRESHOLD(hspi->Init.FifoThreshold));
 80032ce:	bf00      	nop
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	2200      	movs	r2, #0
 80032d4:	629a      	str	r2, [r3, #40]	@ 0x28
  assert_param(IS_SPI_RDY_MASTER_MANAGEMENT(hspi->Init.ReadyMasterManagement));
  assert_param(IS_SPI_RDY_POLARITY(hspi->Init.ReadyPolarity));
  assert_param(IS_SPI_MASTER_RX_AUTOSUSP(hspi->Init.MasterReceiverAutoSusp));

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	4a78      	ldr	r2, [pc, #480]	@ (80034bc <HAL_SPI_Init+0x214>)
 80032dc:	4293      	cmp	r3, r2
 80032de:	d004      	beq.n	80032ea <HAL_SPI_Init+0x42>
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	4a76      	ldr	r2, [pc, #472]	@ (80034c0 <HAL_SPI_Init+0x218>)
 80032e6:	4293      	cmp	r3, r2
 80032e8:	d105      	bne.n	80032f6 <HAL_SPI_Init+0x4e>
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	68db      	ldr	r3, [r3, #12]
 80032ee:	2b0f      	cmp	r3, #15
 80032f0:	d901      	bls.n	80032f6 <HAL_SPI_Init+0x4e>
  {
    return HAL_ERROR;
 80032f2:	2301      	movs	r3, #1
 80032f4:	e0dd      	b.n	80034b2 <HAL_SPI_Init+0x20a>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 80032f6:	6878      	ldr	r0, [r7, #4]
 80032f8:	f000 f8ec 	bl	80034d4 <SPI_GetPacketSize>
 80032fc:	60f8      	str	r0, [r7, #12]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	4a6e      	ldr	r2, [pc, #440]	@ (80034bc <HAL_SPI_Init+0x214>)
 8003304:	4293      	cmp	r3, r2
 8003306:	d004      	beq.n	8003312 <HAL_SPI_Init+0x6a>
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	4a6c      	ldr	r2, [pc, #432]	@ (80034c0 <HAL_SPI_Init+0x218>)
 800330e:	4293      	cmp	r3, r2
 8003310:	d102      	bne.n	8003318 <HAL_SPI_Init+0x70>
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	2b08      	cmp	r3, #8
 8003316:	d816      	bhi.n	8003346 <HAL_SPI_Init+0x9e>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800331c:	4a69      	ldr	r2, [pc, #420]	@ (80034c4 <HAL_SPI_Init+0x21c>)
 800331e:	4293      	cmp	r3, r2
 8003320:	d00e      	beq.n	8003340 <HAL_SPI_Init+0x98>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	4a68      	ldr	r2, [pc, #416]	@ (80034c8 <HAL_SPI_Init+0x220>)
 8003328:	4293      	cmp	r3, r2
 800332a:	d009      	beq.n	8003340 <HAL_SPI_Init+0x98>
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	4a66      	ldr	r2, [pc, #408]	@ (80034cc <HAL_SPI_Init+0x224>)
 8003332:	4293      	cmp	r3, r2
 8003334:	d004      	beq.n	8003340 <HAL_SPI_Init+0x98>
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	4a65      	ldr	r2, [pc, #404]	@ (80034d0 <HAL_SPI_Init+0x228>)
 800333c:	4293      	cmp	r3, r2
 800333e:	d104      	bne.n	800334a <HAL_SPI_Init+0xa2>
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	2b10      	cmp	r3, #16
 8003344:	d901      	bls.n	800334a <HAL_SPI_Init+0xa2>
  {
    return HAL_ERROR;
 8003346:	2301      	movs	r3, #1
 8003348:	e0b3      	b.n	80034b2 <HAL_SPI_Init+0x20a>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8003350:	b2db      	uxtb	r3, r3
 8003352:	2b00      	cmp	r3, #0
 8003354:	d106      	bne.n	8003364 <HAL_SPI_Init+0xbc>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	2200      	movs	r2, #0
 800335a:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800335e:	6878      	ldr	r0, [r7, #4]
 8003360:	f7fd f8b4 	bl	80004cc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	2202      	movs	r2, #2
 8003368:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	681a      	ldr	r2, [r3, #0]
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f022 0201 	bic.w	r2, r2, #1
 800337a:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	689b      	ldr	r3, [r3, #8]
 8003382:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8003386:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	699b      	ldr	r3, [r3, #24]
 800338c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003390:	d119      	bne.n	80033c6 <HAL_SPI_Init+0x11e>
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	685b      	ldr	r3, [r3, #4]
 8003396:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800339a:	d103      	bne.n	80033a4 <HAL_SPI_Init+0xfc>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d008      	beq.n	80033b6 <HAL_SPI_Init+0x10e>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d10c      	bne.n	80033c6 <HAL_SPI_Init+0x11e>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80033b0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80033b4:	d107      	bne.n	80033c6 <HAL_SPI_Init+0x11e>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	681a      	ldr	r2, [r3, #0]
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80033c4:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	685b      	ldr	r3, [r3, #4]
 80033ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d00f      	beq.n	80033f2 <HAL_SPI_Init+0x14a>
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	68db      	ldr	r3, [r3, #12]
 80033d6:	2b06      	cmp	r3, #6
 80033d8:	d90b      	bls.n	80033f2 <HAL_SPI_Init+0x14a>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	430a      	orrs	r2, r1
 80033ee:	601a      	str	r2, [r3, #0]
 80033f0:	e007      	b.n	8003402 <HAL_SPI_Init+0x15a>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	681a      	ldr	r2, [r3, #0]
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003400:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	69da      	ldr	r2, [r3, #28]
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800340a:	431a      	orrs	r2, r3
 800340c:	68bb      	ldr	r3, [r7, #8]
 800340e:	431a      	orrs	r2, r3
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003414:	ea42 0103 	orr.w	r1, r2, r3
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	68da      	ldr	r2, [r3, #12]
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	430a      	orrs	r2, r1
 8003422:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800342c:	431a      	orrs	r2, r3
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003432:	431a      	orrs	r2, r3
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	699b      	ldr	r3, [r3, #24]
 8003438:	431a      	orrs	r2, r3
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	691b      	ldr	r3, [r3, #16]
 800343e:	431a      	orrs	r2, r3
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	695b      	ldr	r3, [r3, #20]
 8003444:	431a      	orrs	r2, r3
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	6a1b      	ldr	r3, [r3, #32]
 800344a:	431a      	orrs	r2, r3
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	685b      	ldr	r3, [r3, #4]
 8003450:	431a      	orrs	r2, r3
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003456:	431a      	orrs	r2, r3
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	689b      	ldr	r3, [r3, #8]
 800345c:	431a      	orrs	r2, r3
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003462:	431a      	orrs	r2, r3
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003468:	431a      	orrs	r2, r3
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800346e:	ea42 0103 	orr.w	r1, r2, r3
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	430a      	orrs	r2, r1
 800347c:	60da      	str	r2, [r3, #12]
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	685b      	ldr	r3, [r3, #4]
 8003482:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003486:	2b00      	cmp	r3, #0
 8003488:	d00a      	beq.n	80034a0 <HAL_SPI_Init+0x1f8>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	68db      	ldr	r3, [r3, #12]
 8003490:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	430a      	orrs	r2, r1
 800349e:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	2200      	movs	r2, #0
 80034a4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->State     = HAL_SPI_STATE_READY;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	2201      	movs	r2, #1
 80034ac:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  return HAL_OK;
 80034b0:	2300      	movs	r3, #0
}
 80034b2:	4618      	mov	r0, r3
 80034b4:	3710      	adds	r7, #16
 80034b6:	46bd      	mov	sp, r7
 80034b8:	bd80      	pop	{r7, pc}
 80034ba:	bf00      	nop
 80034bc:	46002000 	.word	0x46002000
 80034c0:	56002000 	.word	0x56002000
 80034c4:	40013000 	.word	0x40013000
 80034c8:	50013000 	.word	0x50013000
 80034cc:	40003800 	.word	0x40003800
 80034d0:	50003800 	.word	0x50003800

080034d4 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 80034d4:	b480      	push	{r7}
 80034d6:	b085      	sub	sp, #20
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80034e0:	095b      	lsrs	r3, r3, #5
 80034e2:	3301      	adds	r3, #1
 80034e4:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	68db      	ldr	r3, [r3, #12]
 80034ea:	3301      	adds	r3, #1
 80034ec:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 80034ee:	68bb      	ldr	r3, [r7, #8]
 80034f0:	3307      	adds	r3, #7
 80034f2:	08db      	lsrs	r3, r3, #3
 80034f4:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 80034f6:	68bb      	ldr	r3, [r7, #8]
 80034f8:	68fa      	ldr	r2, [r7, #12]
 80034fa:	fb02 f303 	mul.w	r3, r2, r3
}
 80034fe:	4618      	mov	r0, r3
 8003500:	3714      	adds	r7, #20
 8003502:	46bd      	mov	sp, r7
 8003504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003508:	4770      	bx	lr

0800350a <HAL_SPIEx_SetConfigAutonomousMode>:
  *                the configuration information of the autonomous mode for the specified SPIx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPIEx_SetConfigAutonomousMode(SPI_HandleTypeDef *hspi,
                                                    const SPI_AutonomousModeConfTypeDef *sConfig)
{
 800350a:	b480      	push	{r7}
 800350c:	b083      	sub	sp, #12
 800350e:	af00      	add	r7, sp, #0
 8003510:	6078      	str	r0, [r7, #4]
 8003512:	6039      	str	r1, [r7, #0]
  if (hspi->State == HAL_SPI_STATE_READY)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 800351a:	b2db      	uxtb	r3, r3
 800351c:	2b01      	cmp	r3, #1
 800351e:	d12e      	bne.n	800357e <HAL_SPIEx_SetConfigAutonomousMode+0x74>
  {
    /* Process Locked */
    __HAL_LOCK(hspi);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8003526:	2b01      	cmp	r3, #1
 8003528:	d101      	bne.n	800352e <HAL_SPIEx_SetConfigAutonomousMode+0x24>
 800352a:	2302      	movs	r3, #2
 800352c:	e028      	b.n	8003580 <HAL_SPIEx_SetConfigAutonomousMode+0x76>
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	2201      	movs	r2, #1
 8003532:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    hspi->State = HAL_SPI_STATE_BUSY;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	2202      	movs	r2, #2
 800353a:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
    assert_param(IS_SPI_AUTONOMOUS_INSTANCE(hspi->Instance));
    assert_param(IS_SPI_TRIG_SOURCE(hspi->Instance, sConfig->TriggerSelection));
    assert_param(IS_SPI_AUTO_MODE_TRG_POL(sConfig->TriggerPolarity));

    /* Disable the selected SPI peripheral to be able to configure AUTOCR */
    __HAL_SPI_DISABLE(hspi);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	681a      	ldr	r2, [r3, #0]
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f022 0201 	bic.w	r2, r2, #1
 800354c:	601a      	str	r2, [r3, #0]

    /* SPIx AUTOCR Configuration */
    WRITE_REG(hspi->Instance->AUTOCR, (sConfig->TriggerState | ((sConfig->TriggerSelection) & SPI_AUTOCR_TRIGSEL_Msk) |
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	681a      	ldr	r2, [r3, #0]
 8003552:	683b      	ldr	r3, [r7, #0]
 8003554:	685b      	ldr	r3, [r3, #4]
 8003556:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 800355a:	ea42 0103 	orr.w	r1, r2, r3
 800355e:	683b      	ldr	r3, [r7, #0]
 8003560:	689a      	ldr	r2, [r3, #8]
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	430a      	orrs	r2, r1
 8003568:	61da      	str	r2, [r3, #28]
                                       sConfig->TriggerPolarity));

    hspi->State = HAL_SPI_STATE_READY;
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	2201      	movs	r2, #1
 800356e:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	2200      	movs	r2, #0
 8003576:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800357a:	2300      	movs	r3, #0
 800357c:	e000      	b.n	8003580 <HAL_SPIEx_SetConfigAutonomousMode+0x76>
  }
  else
  {
    return HAL_ERROR;
 800357e:	2301      	movs	r3, #1
  }
}
 8003580:	4618      	mov	r0, r3
 8003582:	370c      	adds	r7, #12
 8003584:	46bd      	mov	sp, r7
 8003586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358a:	4770      	bx	lr

0800358c <memset>:
 800358c:	4402      	add	r2, r0
 800358e:	4603      	mov	r3, r0
 8003590:	4293      	cmp	r3, r2
 8003592:	d100      	bne.n	8003596 <memset+0xa>
 8003594:	4770      	bx	lr
 8003596:	f803 1b01 	strb.w	r1, [r3], #1
 800359a:	e7f9      	b.n	8003590 <memset+0x4>

0800359c <__libc_init_array>:
 800359c:	b570      	push	{r4, r5, r6, lr}
 800359e:	4d0d      	ldr	r5, [pc, #52]	@ (80035d4 <__libc_init_array+0x38>)
 80035a0:	2600      	movs	r6, #0
 80035a2:	4c0d      	ldr	r4, [pc, #52]	@ (80035d8 <__libc_init_array+0x3c>)
 80035a4:	1b64      	subs	r4, r4, r5
 80035a6:	10a4      	asrs	r4, r4, #2
 80035a8:	42a6      	cmp	r6, r4
 80035aa:	d109      	bne.n	80035c0 <__libc_init_array+0x24>
 80035ac:	4d0b      	ldr	r5, [pc, #44]	@ (80035dc <__libc_init_array+0x40>)
 80035ae:	2600      	movs	r6, #0
 80035b0:	4c0b      	ldr	r4, [pc, #44]	@ (80035e0 <__libc_init_array+0x44>)
 80035b2:	f000 f817 	bl	80035e4 <_init>
 80035b6:	1b64      	subs	r4, r4, r5
 80035b8:	10a4      	asrs	r4, r4, #2
 80035ba:	42a6      	cmp	r6, r4
 80035bc:	d105      	bne.n	80035ca <__libc_init_array+0x2e>
 80035be:	bd70      	pop	{r4, r5, r6, pc}
 80035c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80035c4:	3601      	adds	r6, #1
 80035c6:	4798      	blx	r3
 80035c8:	e7ee      	b.n	80035a8 <__libc_init_array+0xc>
 80035ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80035ce:	3601      	adds	r6, #1
 80035d0:	4798      	blx	r3
 80035d2:	e7f2      	b.n	80035ba <__libc_init_array+0x1e>
 80035d4:	080036cc 	.word	0x080036cc
 80035d8:	080036cc 	.word	0x080036cc
 80035dc:	080036cc 	.word	0x080036cc
 80035e0:	080036d0 	.word	0x080036d0

080035e4 <_init>:
 80035e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80035e6:	bf00      	nop
 80035e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80035ea:	bc08      	pop	{r3}
 80035ec:	469e      	mov	lr, r3
 80035ee:	4770      	bx	lr

080035f0 <_fini>:
 80035f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80035f2:	bf00      	nop
 80035f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80035f6:	bc08      	pop	{r3}
 80035f8:	469e      	mov	lr, r3
 80035fa:	4770      	bx	lr
