{
    "config0_FPGA":[
         "0xaa55", "0xffff"
        ,"0x0004", "0x0058"
        ,"0x55aa", "0x1502"
        ,"0x0002", "0x000f // sync_polar {flash,dsync,hsync,vsync}"
        ,"0x0006", "0x000F // ssif_frmsize_h 1280*800=0xFA000;1280*200=0x3E800"
        ,"0x0007", "0xA000 // ssif_frmsize_l"
        ,"0x0029", "0x0500 // alg_colnum"
        ,"0x002a", "0x0320 // alg_rownum"
        ,"0x002b", "0x0001 // pvalue_thresh"
        ,"0x002c", "0x0000 // area_minthr"
        ,"0x002d", "0x0003 // area_minthr"
        ,"0x002e", "0x0000 // area_maxthr"
        ,"0x002f", "0x1000 // area_maxthr"
        ,"0x0030", "0x0012 // ce_precise"
        ,"0x0049", "0x1ca5"
        ,"0x004a", "0x1c7e"
        ,"0x004b", "0x1c57"
        ,"0x001f", "0x0010 // mc_DEVctrl_devaddr    0x20 >>1 = 0x10"
        ,"0x001e", "0x0010 // i2c_scale"
        ,"0x0038", "0x0010 // spimst_scale0x003c,0x0010  // tsupd_shift"
        ,"0x0040", "0x0189 // sstr_delay   ??"
        ,"0x0041", "0x0100 // sstr_last    ??"
        ,"0x0042", "0x4128 // ts_tr_int 4128   old value:8228 ??"
        ,"0x001d", "0x000C // [8] self_trigger;[3]sstr_enable[2]tsupd_enable"
    ],
    "config1_ssrst":[
        "0xaa55", "0xffff"
        ,"0x0004", "0x0008"
        ,"0x55aa", "0x0102"
        ,"0x0026", "0x0001"

    ],
    "config2_ssrst":[
        "0xaa55", "0xffff"
        ,"0x0004", "0x0008"
        ,"0x55aa", "0x0102"
        ,"0x0026", "0x0000  // ss_rst high valid , NEED KEEP 2 MS"
    ],
    "config3_ss":[
        "0xaa55", "0xffff"
        ,"0x0004", "0x0008"
        ,"0x55aa", "0x010e"
        ,"0x301A", "0x00D9  // RESET ALL RESIGTER, NEED KEEP 10 MS"

    ],
    "config4_ss":[
         "0xaa55", "0xffff"
        ,"0x0004", "0x0088"
        ,"0x55aa", "0x210e"
        ,"0x301A", "0x30D8 // RESET_REGISTER"
        ,"0x3ED6", "0x3CB5 // abhi_const_ref=0, lobst_const_ref=1, error corrected 10/13..Y.L."
        ,"0x3ED8", "0x8765 // Vrsthi (3.5)3.6V , Vtx2hi (3.5)3.6V (multi/single shot at Vaapix 2.8V) " 
        ,"0x3EDA", "0x8888 // Vtx1hi 3.67V, Vabhi 3.6V (multi/single shot)  "
        ,"0x3EDC", "0x97FF // Vrshi 3.5V"
        ,"0x3EF8", "0x6522 // vtx2lo"
        ,"0x3EFA", "0x2222 // vtx2lorow, vtx2lorowpair"
        ,"0x3EFC", "0x6666 // vtx1lo and vtxlorow hg, lg"
        ,"0x3F00", "0xAA05 // vablo, increase_tx1_ref=0, increase_ab_ref=0"
        ,"0x3EE2", "0x180E // eclipse settings (these are the defaults)"
        ,"0x3EE4", "0x0808 // eclipse settings (these are the defaults)"
        ,"0x3EEA", "0x2A09 // vecl_rst track_supply=0"
        ,"0x3060", "0x000D // minimum gain recommended 1.6x"
        ,"0x3092", "0x00CF // row noise balancer_en=0"
        ,"0x3268", "0x0030 // global SD reset only if Tint>Frame_time=0, Int delay off bit[0, 1,2]"
        ,"0x3786", "0x0006 // steam_mode_standby_ctrl=0"
        ,"0x3F4A", "0x0F70 // DELTA_DK_PIX_THRESH"
        ,"0x306E", "0x4810 // Slew rate ctrl_pixclk=2, parallel slew rate ctrl_parallel=2"
        ,"0x3064", "0x1802 // embedded data disabled "
        ,"0x3EF6", "0x804D // col main array load=8, col amp bypass cload=1, "
        ,"0x3180", "0xC08F // sbit_delta_dk_every_frame =1"
        ,"0x30BA", "0x7623 // Dither_enable=1"
        ,"0x3176", "0x0480 // higher adjust offset "
        ,"0x3178", "0x0480 // higher adjust offset "
        ,"0x317A", "0x0480 // higher adjust offset "
        ,"0x317C", "0x0480 // higher adjust offset "
        ,"0x302A", "0x0006 // VT_PIX_CLK_DIV  "
        ,"0x302C", "0x0001 // VT_SYS_CLK_DIV  "
        ,"0x302E", "0x0004 // PRE_PLL_CLK_DIV "
        ,"0x3030", "0x0042 // PLL_MULTIPLIER  "
        ,"0x3036", "0x000C // OP_PIX_CLK_DIV  "
        ,"0x3038", "0x0001 // OP_SYS_CLK_DIV  "
        ,"0x30B0", "0x0038 // DIGITAL_TEST    "
    ],
    "config5_ss":[
         "0xaa55", "0xffff"
        ,"0x0004", "0x004C"
        ,"0x55aa", "0x120e"
        ,"0x30B0", "0x0038  // DIGITAL_TEST            default : 0x0038  binning : 0x00D8 " 
        ,"0x3002", "0x0000  // Y_ADDR_START            "
        ,"0x3004", "0x0004  // X_ADDR_START           "
        ,"0x3006", "0x031F  // Y_ADDR_END             "
        ,"0x3008", "0x0503  // X_ADDR_END             "
        ,"0x300A", "0x033B  // FRAME_LENGTH_LINES     "
        ,"0x300C", "0x05D0  // LINE_LENGTH_PCK        "
        ,"0x3012", "0x000A  // COARSE_INTEGRATION_TIME "
        ,"0x30A2", "0x0001  // X_ODD_INC               "
        ,"0x30A6", "0x0001  // Y_ODD_INC               default : 0x0001  binning : 0x0003"
        ,"0x3040", "0xc000  // READ_MODE               default : 0xc000  binning : 0xd000"
        ,"0x3180", "0x402f  // delta_dk_control "
        ,"0x3060", "0x0040  // analog_gain"
        ,"0x31AE", "0x0200  // SERIAL_FORMAT "
        ,"0x3064", "0x1802  // SMIA_TEST"
        ,"0x3028", "0x0010  // ROW_SPEED"
        ,"0x3270", "0x0100  // led_flash_control"
        ,"0x301A", "0x39d8  // 0x30DC  RESET_REGISTER"
    ],
    "config6_FPGA":[
        "0xaa55", "0xffff"
        ,"0x0004", "0x000c"
        ,"0x55aa", "0x0202"
        ,"0x0027", "0x0003  // ref_led"
        ,"0x0000", "0x000f  // enable"
    ]

}