#
# MIX core settings
#

# define output dirs
MIXCFG output.path v
MIXCFG internal.path tmp
MIXCFG intermediate.path tmp
MIXCFG intermediate.keep 1

# HDL output format
MIXCFG output.generate.portmapsort input
MIXCFG output.language.verilog ansistyle,2001param 

# create seperate files for each module
MIXCFG outarch ARCH
MIXCFG outenty ENTY
MIXCFG outconf CONF

# change check to leave unused signals untouched 
#MIXCFG check.signal "load,driver,check"

# use signal name as port name
MIXCFG port.generate.name signal

#
# MIX user settings for register-shell and hierarchy generation
#

# instance naming
MIXCFG postfix.PREFIX_INSTANCE %EMPTY%
MIXCFG postfix.POSTFIX_INSTANCE _i

# IMPORTANT: sheet name and type of register master
MIXCFG i2c.xls rs_test
MIXCFG i2c.regmas_type VGCA

# define view to generate
MIXCFG reg_shell.type E_VR_AD 

# name of primary clock and reset (also OCP clock)
MIXCFG reg_shell.bus_clock clk_f20
MIXCFG reg_shell.bus_reset res_f20_n

# if 1, create modules for every clock domains
MIXCFG reg_shell.multi_clock_domains 1

# number of multicycles for read-mux
MIXCFG reg_shell.read_multicycle 2

# if 1, infer HDL clock-gating cells
MIXCFG reg_shell.infer_clock_gating 1

# if 1, infer SystemVerilog assertions
MIXCFG reg_shell.infer_sva 0

# end
