--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml display.twx display.ncd -o display.twr display.pcf

Design file:              display.ncd
Physical constraint file: display.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 57227 paths analyzed, 319 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.803ns.
--------------------------------------------------------------------------------

Paths for end point s/fastHz (SLICE_X16Y33.D6), 238 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s/c_0 (FF)
  Destination:          s/fastHz (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.705ns (Levels of Logic = 7)
  Clock Path Skew:      -0.063ns (0.335 - 0.398)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: s/c_0 to s/fastHz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y51.CQ       Tcko                  0.408   s/c<0>
                                                       s/c_0
    SLICE_X2Y49.A3       net (fanout=1)        0.681   s/c<0>
    SLICE_X2Y49.COUT     Topcya                0.379   s/Madd_c[25]_GND_3_o_add_7_OUT_cy<3>
                                                       s/Madd_c[25]_GND_3_o_add_7_OUT_lut<0>_INV_0
                                                       s/Madd_c[25]_GND_3_o_add_7_OUT_cy<3>
    SLICE_X2Y50.CIN      net (fanout=1)        0.003   s/Madd_c[25]_GND_3_o_add_7_OUT_cy<3>
    SLICE_X2Y50.COUT     Tbyp                  0.076   s/Madd_c[25]_GND_3_o_add_7_OUT_cy<7>
                                                       s/Madd_c[25]_GND_3_o_add_7_OUT_cy<7>
    SLICE_X2Y51.CIN      net (fanout=1)        0.003   s/Madd_c[25]_GND_3_o_add_7_OUT_cy<7>
    SLICE_X2Y51.COUT     Tbyp                  0.076   s/Madd_c[25]_GND_3_o_add_7_OUT_cy<11>
                                                       s/Madd_c[25]_GND_3_o_add_7_OUT_cy<11>
    SLICE_X2Y52.CIN      net (fanout=1)        0.003   s/Madd_c[25]_GND_3_o_add_7_OUT_cy<11>
    SLICE_X2Y52.DMUX     Tcind                 0.302   s/Madd_c[25]_GND_3_o_add_7_OUT_cy<15>
                                                       s/Madd_c[25]_GND_3_o_add_7_OUT_cy<15>
    SLICE_X0Y50.D2       net (fanout=2)        0.848   s/c[25]_GND_3_o_add_7_OUT<15>
    SLICE_X0Y50.COUT     Topcyd                0.281   s/Mcompar_GND_3_o_c[25]_LessThan_14_o_cy<3>
                                                       s/Mcompar_GND_3_o_c[25]_LessThan_14_o_lutdi31
                                                       s/Mcompar_GND_3_o_c[25]_LessThan_14_o_cy<3>
    SLICE_X0Y51.CIN      net (fanout=1)        0.003   s/Mcompar_GND_3_o_c[25]_LessThan_14_o_cy<3>
    SLICE_X0Y51.BMUX     Tcinb                 0.222   s/c<0>
                                                       s/Mmux_c[25]_GND_3_o_mux_14_OUT11_cy
    SLICE_X16Y33.D6      net (fanout=9)        2.079   s/Mcompar_GND_3_o_c[25]_LessThan_14_o_cy<5>
    SLICE_X16Y33.CLK     Tas                   0.341   s/fastHz
                                                       s/fastHz_rstpot
                                                       s/fastHz
    -------------------------------------------------  ---------------------------
    Total                                      5.705ns (2.085ns logic, 3.620ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s/c_0 (FF)
  Destination:          s/fastHz (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.684ns (Levels of Logic = 7)
  Clock Path Skew:      -0.063ns (0.335 - 0.398)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: s/c_0 to s/fastHz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y51.CQ       Tcko                  0.408   s/c<0>
                                                       s/c_0
    SLICE_X2Y49.A3       net (fanout=1)        0.681   s/c<0>
    SLICE_X2Y49.COUT     Topcya                0.379   s/Madd_c[25]_GND_3_o_add_7_OUT_cy<3>
                                                       s/Madd_c[25]_GND_3_o_add_7_OUT_lut<0>_INV_0
                                                       s/Madd_c[25]_GND_3_o_add_7_OUT_cy<3>
    SLICE_X2Y50.CIN      net (fanout=1)        0.003   s/Madd_c[25]_GND_3_o_add_7_OUT_cy<3>
    SLICE_X2Y50.COUT     Tbyp                  0.076   s/Madd_c[25]_GND_3_o_add_7_OUT_cy<7>
                                                       s/Madd_c[25]_GND_3_o_add_7_OUT_cy<7>
    SLICE_X2Y51.CIN      net (fanout=1)        0.003   s/Madd_c[25]_GND_3_o_add_7_OUT_cy<7>
    SLICE_X2Y51.COUT     Tbyp                  0.076   s/Madd_c[25]_GND_3_o_add_7_OUT_cy<11>
                                                       s/Madd_c[25]_GND_3_o_add_7_OUT_cy<11>
    SLICE_X2Y52.CIN      net (fanout=1)        0.003   s/Madd_c[25]_GND_3_o_add_7_OUT_cy<11>
    SLICE_X2Y52.DMUX     Tcind                 0.302   s/Madd_c[25]_GND_3_o_add_7_OUT_cy<15>
                                                       s/Madd_c[25]_GND_3_o_add_7_OUT_cy<15>
    SLICE_X0Y50.D2       net (fanout=2)        0.848   s/c[25]_GND_3_o_add_7_OUT<15>
    SLICE_X0Y50.COUT     Topcyd                0.260   s/Mcompar_GND_3_o_c[25]_LessThan_14_o_cy<3>
                                                       s/Mcompar_GND_3_o_c[25]_LessThan_14_o_lut<3>1
                                                       s/Mcompar_GND_3_o_c[25]_LessThan_14_o_cy<3>
    SLICE_X0Y51.CIN      net (fanout=1)        0.003   s/Mcompar_GND_3_o_c[25]_LessThan_14_o_cy<3>
    SLICE_X0Y51.BMUX     Tcinb                 0.222   s/c<0>
                                                       s/Mmux_c[25]_GND_3_o_mux_14_OUT11_cy
    SLICE_X16Y33.D6      net (fanout=9)        2.079   s/Mcompar_GND_3_o_c[25]_LessThan_14_o_cy<5>
    SLICE_X16Y33.CLK     Tas                   0.341   s/fastHz
                                                       s/fastHz_rstpot
                                                       s/fastHz
    -------------------------------------------------  ---------------------------
    Total                                      5.684ns (2.064ns logic, 3.620ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s/c_0 (FF)
  Destination:          s/fastHz (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.672ns (Levels of Logic = 7)
  Clock Path Skew:      -0.063ns (0.335 - 0.398)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: s/c_0 to s/fastHz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y51.CQ       Tcko                  0.408   s/c<0>
                                                       s/c_0
    SLICE_X2Y49.A3       net (fanout=1)        0.681   s/c<0>
    SLICE_X2Y49.COUT     Topcya                0.379   s/Madd_c[25]_GND_3_o_add_7_OUT_cy<3>
                                                       s/Madd_c[25]_GND_3_o_add_7_OUT_lut<0>_INV_0
                                                       s/Madd_c[25]_GND_3_o_add_7_OUT_cy<3>
    SLICE_X2Y50.CIN      net (fanout=1)        0.003   s/Madd_c[25]_GND_3_o_add_7_OUT_cy<3>
    SLICE_X2Y50.COUT     Tbyp                  0.076   s/Madd_c[25]_GND_3_o_add_7_OUT_cy<7>
                                                       s/Madd_c[25]_GND_3_o_add_7_OUT_cy<7>
    SLICE_X2Y51.CIN      net (fanout=1)        0.003   s/Madd_c[25]_GND_3_o_add_7_OUT_cy<7>
    SLICE_X2Y51.COUT     Tbyp                  0.076   s/Madd_c[25]_GND_3_o_add_7_OUT_cy<11>
                                                       s/Madd_c[25]_GND_3_o_add_7_OUT_cy<11>
    SLICE_X2Y52.CIN      net (fanout=1)        0.003   s/Madd_c[25]_GND_3_o_add_7_OUT_cy<11>
    SLICE_X2Y52.BMUX     Tcinb                 0.292   s/Madd_c[25]_GND_3_o_add_7_OUT_cy<15>
                                                       s/Madd_c[25]_GND_3_o_add_7_OUT_cy<15>
    SLICE_X0Y50.C2       net (fanout=2)        0.811   s/c[25]_GND_3_o_add_7_OUT<13>
    SLICE_X0Y50.COUT     Topcyc                0.295   s/Mcompar_GND_3_o_c[25]_LessThan_14_o_cy<3>
                                                       s/Mcompar_GND_3_o_c[25]_LessThan_14_o_lut<2>
                                                       s/Mcompar_GND_3_o_c[25]_LessThan_14_o_cy<3>
    SLICE_X0Y51.CIN      net (fanout=1)        0.003   s/Mcompar_GND_3_o_c[25]_LessThan_14_o_cy<3>
    SLICE_X0Y51.BMUX     Tcinb                 0.222   s/c<0>
                                                       s/Mmux_c[25]_GND_3_o_mux_14_OUT11_cy
    SLICE_X16Y33.D6      net (fanout=9)        2.079   s/Mcompar_GND_3_o_c[25]_LessThan_14_o_cy<5>
    SLICE_X16Y33.CLK     Tas                   0.341   s/fastHz
                                                       s/fastHz_rstpot
                                                       s/fastHz
    -------------------------------------------------  ---------------------------
    Total                                      5.672ns (2.089ns logic, 3.583ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Paths for end point s/oneHz (SLICE_X22Y24.C3), 651 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s/a_0 (FF)
  Destination:          s/oneHz (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.547ns (Levels of Logic = 9)
  Clock Path Skew:      -0.031ns (0.419 - 0.450)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: s/a_0 to s/oneHz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.CQ      Tcko                  0.408   s/a<0>
                                                       s/a_0
    SLICE_X18Y43.A4      net (fanout=1)        0.675   s/a<0>
    SLICE_X18Y43.COUT    Topcya                0.379   s/Madd_a[25]_GND_3_o_add_5_OUT_cy<3>
                                                       s/Madd_a[25]_GND_3_o_add_5_OUT_lut<0>_INV_0
                                                       s/Madd_a[25]_GND_3_o_add_5_OUT_cy<3>
    SLICE_X18Y44.CIN     net (fanout=1)        0.003   s/Madd_a[25]_GND_3_o_add_5_OUT_cy<3>
    SLICE_X18Y44.COUT    Tbyp                  0.076   s/Madd_a[25]_GND_3_o_add_5_OUT_cy<7>
                                                       s/Madd_a[25]_GND_3_o_add_5_OUT_cy<7>
    SLICE_X18Y45.CIN     net (fanout=1)        0.003   s/Madd_a[25]_GND_3_o_add_5_OUT_cy<7>
    SLICE_X18Y45.COUT    Tbyp                  0.076   s/Madd_a[25]_GND_3_o_add_5_OUT_cy<11>
                                                       s/Madd_a[25]_GND_3_o_add_5_OUT_cy<11>
    SLICE_X18Y46.CIN     net (fanout=1)        0.003   s/Madd_a[25]_GND_3_o_add_5_OUT_cy<11>
    SLICE_X18Y46.COUT    Tbyp                  0.076   s/Madd_a[25]_GND_3_o_add_5_OUT_cy<15>
                                                       s/Madd_a[25]_GND_3_o_add_5_OUT_cy<15>
    SLICE_X18Y47.CIN     net (fanout=1)        0.003   s/Madd_a[25]_GND_3_o_add_5_OUT_cy<15>
    SLICE_X18Y47.COUT    Tbyp                  0.076   s/Madd_a[25]_GND_3_o_add_5_OUT_cy<19>
                                                       s/Madd_a[25]_GND_3_o_add_5_OUT_cy<19>
    SLICE_X18Y48.CIN     net (fanout=1)        0.003   s/Madd_a[25]_GND_3_o_add_5_OUT_cy<19>
    SLICE_X18Y48.COUT    Tbyp                  0.076   s/Madd_a[25]_GND_3_o_add_5_OUT_cy<23>
                                                       s/Madd_a[25]_GND_3_o_add_5_OUT_cy<23>
    SLICE_X18Y49.CIN     net (fanout=1)        0.003   s/Madd_a[25]_GND_3_o_add_5_OUT_cy<23>
    SLICE_X18Y49.BMUX    Tcinb                 0.292   s/a[25]_GND_3_o_add_5_OUT<25>
                                                       s/Madd_a[25]_GND_3_o_add_5_OUT_xor<25>
    SLICE_X20Y46.B3      net (fanout=2)        0.790   s/a[25]_GND_3_o_add_5_OUT<25>
    SLICE_X20Y46.BMUX    Topbb                 0.440   s/a<0>
                                                       s/a[25]_GND_3_o_add_5_OUT<25>_rt
                                                       s/Mmux_a[25]_GND_3_o_mux_10_OUT110_cy
    SLICE_X22Y24.C3      net (fanout=26)       1.876   s/Mcompar_PWR_3_o_a[25]_LessThan_10_o_cy<5>
    SLICE_X22Y24.CLK     Tas                   0.289   s/twoHz
                                                       s/oneHz_rstpot
                                                       s/oneHz
    -------------------------------------------------  ---------------------------
    Total                                      5.547ns (2.188ns logic, 3.359ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s/a_0 (FF)
  Destination:          s/oneHz (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.543ns (Levels of Logic = 8)
  Clock Path Skew:      -0.031ns (0.419 - 0.450)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: s/a_0 to s/oneHz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.CQ      Tcko                  0.408   s/a<0>
                                                       s/a_0
    SLICE_X18Y43.A4      net (fanout=1)        0.675   s/a<0>
    SLICE_X18Y43.COUT    Topcya                0.379   s/Madd_a[25]_GND_3_o_add_5_OUT_cy<3>
                                                       s/Madd_a[25]_GND_3_o_add_5_OUT_lut<0>_INV_0
                                                       s/Madd_a[25]_GND_3_o_add_5_OUT_cy<3>
    SLICE_X18Y44.CIN     net (fanout=1)        0.003   s/Madd_a[25]_GND_3_o_add_5_OUT_cy<3>
    SLICE_X18Y44.COUT    Tbyp                  0.076   s/Madd_a[25]_GND_3_o_add_5_OUT_cy<7>
                                                       s/Madd_a[25]_GND_3_o_add_5_OUT_cy<7>
    SLICE_X18Y45.CIN     net (fanout=1)        0.003   s/Madd_a[25]_GND_3_o_add_5_OUT_cy<7>
    SLICE_X18Y45.COUT    Tbyp                  0.076   s/Madd_a[25]_GND_3_o_add_5_OUT_cy<11>
                                                       s/Madd_a[25]_GND_3_o_add_5_OUT_cy<11>
    SLICE_X18Y46.CIN     net (fanout=1)        0.003   s/Madd_a[25]_GND_3_o_add_5_OUT_cy<11>
    SLICE_X18Y46.COUT    Tbyp                  0.076   s/Madd_a[25]_GND_3_o_add_5_OUT_cy<15>
                                                       s/Madd_a[25]_GND_3_o_add_5_OUT_cy<15>
    SLICE_X18Y47.CIN     net (fanout=1)        0.003   s/Madd_a[25]_GND_3_o_add_5_OUT_cy<15>
    SLICE_X18Y47.COUT    Tbyp                  0.076   s/Madd_a[25]_GND_3_o_add_5_OUT_cy<19>
                                                       s/Madd_a[25]_GND_3_o_add_5_OUT_cy<19>
    SLICE_X18Y48.CIN     net (fanout=1)        0.003   s/Madd_a[25]_GND_3_o_add_5_OUT_cy<19>
    SLICE_X18Y48.CMUX    Tcinc                 0.261   s/Madd_a[25]_GND_3_o_add_5_OUT_cy<23>
                                                       s/Madd_a[25]_GND_3_o_add_5_OUT_cy<23>
    SLICE_X20Y46.A1      net (fanout=2)        0.860   s/a[25]_GND_3_o_add_5_OUT<22>
    SLICE_X20Y46.BMUX    Topab                 0.476   s/a<0>
                                                       s/Mcompar_PWR_3_o_a[25]_LessThan_10_o_lutdi3
                                                       s/Mmux_a[25]_GND_3_o_mux_10_OUT110_cy
    SLICE_X22Y24.C3      net (fanout=26)       1.876   s/Mcompar_PWR_3_o_a[25]_LessThan_10_o_cy<5>
    SLICE_X22Y24.CLK     Tas                   0.289   s/twoHz
                                                       s/oneHz_rstpot
                                                       s/oneHz
    -------------------------------------------------  ---------------------------
    Total                                      5.543ns (2.117ns logic, 3.426ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s/a_0 (FF)
  Destination:          s/oneHz (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.536ns (Levels of Logic = 8)
  Clock Path Skew:      -0.031ns (0.419 - 0.450)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: s/a_0 to s/oneHz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.CQ      Tcko                  0.408   s/a<0>
                                                       s/a_0
    SLICE_X18Y43.A4      net (fanout=1)        0.675   s/a<0>
    SLICE_X18Y43.COUT    Topcya                0.379   s/Madd_a[25]_GND_3_o_add_5_OUT_cy<3>
                                                       s/Madd_a[25]_GND_3_o_add_5_OUT_lut<0>_INV_0
                                                       s/Madd_a[25]_GND_3_o_add_5_OUT_cy<3>
    SLICE_X18Y44.CIN     net (fanout=1)        0.003   s/Madd_a[25]_GND_3_o_add_5_OUT_cy<3>
    SLICE_X18Y44.COUT    Tbyp                  0.076   s/Madd_a[25]_GND_3_o_add_5_OUT_cy<7>
                                                       s/Madd_a[25]_GND_3_o_add_5_OUT_cy<7>
    SLICE_X18Y45.CIN     net (fanout=1)        0.003   s/Madd_a[25]_GND_3_o_add_5_OUT_cy<7>
    SLICE_X18Y45.COUT    Tbyp                  0.076   s/Madd_a[25]_GND_3_o_add_5_OUT_cy<11>
                                                       s/Madd_a[25]_GND_3_o_add_5_OUT_cy<11>
    SLICE_X18Y46.CIN     net (fanout=1)        0.003   s/Madd_a[25]_GND_3_o_add_5_OUT_cy<11>
    SLICE_X18Y46.COUT    Tbyp                  0.076   s/Madd_a[25]_GND_3_o_add_5_OUT_cy<15>
                                                       s/Madd_a[25]_GND_3_o_add_5_OUT_cy<15>
    SLICE_X18Y47.CIN     net (fanout=1)        0.003   s/Madd_a[25]_GND_3_o_add_5_OUT_cy<15>
    SLICE_X18Y47.COUT    Tbyp                  0.076   s/Madd_a[25]_GND_3_o_add_5_OUT_cy<19>
                                                       s/Madd_a[25]_GND_3_o_add_5_OUT_cy<19>
    SLICE_X18Y48.CIN     net (fanout=1)        0.003   s/Madd_a[25]_GND_3_o_add_5_OUT_cy<19>
    SLICE_X18Y48.CMUX    Tcinc                 0.261   s/Madd_a[25]_GND_3_o_add_5_OUT_cy<23>
                                                       s/Madd_a[25]_GND_3_o_add_5_OUT_cy<23>
    SLICE_X20Y46.A1      net (fanout=2)        0.860   s/a[25]_GND_3_o_add_5_OUT<22>
    SLICE_X20Y46.BMUX    Topab                 0.469   s/a<0>
                                                       s/Mcompar_PWR_3_o_a[25]_LessThan_10_o_lut<4>
                                                       s/Mmux_a[25]_GND_3_o_mux_10_OUT110_cy
    SLICE_X22Y24.C3      net (fanout=26)       1.876   s/Mcompar_PWR_3_o_a[25]_LessThan_10_o_cy<5>
    SLICE_X22Y24.CLK     Tas                   0.289   s/twoHz
                                                       s/oneHz_rstpot
                                                       s/oneHz
    -------------------------------------------------  ---------------------------
    Total                                      5.536ns (2.110ns logic, 3.426ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Paths for end point s/twoHz (SLICE_X22Y24.D6), 627 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s/b_3 (FF)
  Destination:          s/twoHz (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.130ns (Levels of Logic = 8)
  Clock Path Skew:      -0.040ns (0.419 - 0.459)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: s/b_3 to s/twoHz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y37.DMUX    Tshcko                0.461   s/b<18>
                                                       s/b_3
    SLICE_X26Y34.D2      net (fanout=1)        0.813   s/b<3>
    SLICE_X26Y34.COUT    Topcyd                0.261   s/Madd_b[25]_GND_3_o_add_6_OUT_cy<3>
                                                       s/b<3>_rt
                                                       s/Madd_b[25]_GND_3_o_add_6_OUT_cy<3>
    SLICE_X26Y35.CIN     net (fanout=1)        0.003   s/Madd_b[25]_GND_3_o_add_6_OUT_cy<3>
    SLICE_X26Y35.COUT    Tbyp                  0.076   s/Madd_b[25]_GND_3_o_add_6_OUT_cy<7>
                                                       s/Madd_b[25]_GND_3_o_add_6_OUT_cy<7>
    SLICE_X26Y36.CIN     net (fanout=1)        0.003   s/Madd_b[25]_GND_3_o_add_6_OUT_cy<7>
    SLICE_X26Y36.COUT    Tbyp                  0.076   s/Madd_b[25]_GND_3_o_add_6_OUT_cy<11>
                                                       s/Madd_b[25]_GND_3_o_add_6_OUT_cy<11>
    SLICE_X26Y37.CIN     net (fanout=1)        0.003   s/Madd_b[25]_GND_3_o_add_6_OUT_cy<11>
    SLICE_X26Y37.COUT    Tbyp                  0.076   s/Madd_b[25]_GND_3_o_add_6_OUT_cy<15>
                                                       s/Madd_b[25]_GND_3_o_add_6_OUT_cy<15>
    SLICE_X26Y38.CIN     net (fanout=1)        0.003   s/Madd_b[25]_GND_3_o_add_6_OUT_cy<15>
    SLICE_X26Y38.COUT    Tbyp                  0.076   s/Madd_b[25]_GND_3_o_add_6_OUT_cy<19>
                                                       s/Madd_b[25]_GND_3_o_add_6_OUT_cy<19>
    SLICE_X26Y39.CIN     net (fanout=1)        0.003   s/Madd_b[25]_GND_3_o_add_6_OUT_cy<19>
    SLICE_X26Y39.DMUX    Tcind                 0.302   s/Madd_b[25]_GND_3_o_add_6_OUT_cy<23>
                                                       s/Madd_b[25]_GND_3_o_add_6_OUT_cy<23>
    SLICE_X24Y37.A1      net (fanout=2)        0.991   s/b[25]_GND_3_o_add_6_OUT<23>
    SLICE_X24Y37.BMUX    Topab                 0.476   s/b<0>
                                                       s/Mcompar_GND_3_o_b[25]_LessThan_12_o_lutdi3
                                                       s/Mmux_b[25]_GND_3_o_mux_12_OUT18_cy
    SLICE_X22Y24.D6      net (fanout=13)       1.218   s/Mcompar_GND_3_o_b[25]_LessThan_12_o_cy<5>
    SLICE_X22Y24.CLK     Tas                   0.289   s/twoHz
                                                       s/twoHz_rstpot
                                                       s/twoHz
    -------------------------------------------------  ---------------------------
    Total                                      5.130ns (2.093ns logic, 3.037ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s/b_3 (FF)
  Destination:          s/twoHz (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.123ns (Levels of Logic = 8)
  Clock Path Skew:      -0.040ns (0.419 - 0.459)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: s/b_3 to s/twoHz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y37.DMUX    Tshcko                0.461   s/b<18>
                                                       s/b_3
    SLICE_X26Y34.D2      net (fanout=1)        0.813   s/b<3>
    SLICE_X26Y34.COUT    Topcyd                0.261   s/Madd_b[25]_GND_3_o_add_6_OUT_cy<3>
                                                       s/b<3>_rt
                                                       s/Madd_b[25]_GND_3_o_add_6_OUT_cy<3>
    SLICE_X26Y35.CIN     net (fanout=1)        0.003   s/Madd_b[25]_GND_3_o_add_6_OUT_cy<3>
    SLICE_X26Y35.COUT    Tbyp                  0.076   s/Madd_b[25]_GND_3_o_add_6_OUT_cy<7>
                                                       s/Madd_b[25]_GND_3_o_add_6_OUT_cy<7>
    SLICE_X26Y36.CIN     net (fanout=1)        0.003   s/Madd_b[25]_GND_3_o_add_6_OUT_cy<7>
    SLICE_X26Y36.COUT    Tbyp                  0.076   s/Madd_b[25]_GND_3_o_add_6_OUT_cy<11>
                                                       s/Madd_b[25]_GND_3_o_add_6_OUT_cy<11>
    SLICE_X26Y37.CIN     net (fanout=1)        0.003   s/Madd_b[25]_GND_3_o_add_6_OUT_cy<11>
    SLICE_X26Y37.COUT    Tbyp                  0.076   s/Madd_b[25]_GND_3_o_add_6_OUT_cy<15>
                                                       s/Madd_b[25]_GND_3_o_add_6_OUT_cy<15>
    SLICE_X26Y38.CIN     net (fanout=1)        0.003   s/Madd_b[25]_GND_3_o_add_6_OUT_cy<15>
    SLICE_X26Y38.COUT    Tbyp                  0.076   s/Madd_b[25]_GND_3_o_add_6_OUT_cy<19>
                                                       s/Madd_b[25]_GND_3_o_add_6_OUT_cy<19>
    SLICE_X26Y39.CIN     net (fanout=1)        0.003   s/Madd_b[25]_GND_3_o_add_6_OUT_cy<19>
    SLICE_X26Y39.DMUX    Tcind                 0.302   s/Madd_b[25]_GND_3_o_add_6_OUT_cy<23>
                                                       s/Madd_b[25]_GND_3_o_add_6_OUT_cy<23>
    SLICE_X24Y37.A1      net (fanout=2)        0.991   s/b[25]_GND_3_o_add_6_OUT<23>
    SLICE_X24Y37.BMUX    Topab                 0.469   s/b<0>
                                                       s/Mcompar_GND_3_o_b[25]_LessThan_12_o_lut<4>
                                                       s/Mmux_b[25]_GND_3_o_mux_12_OUT18_cy
    SLICE_X22Y24.D6      net (fanout=13)       1.218   s/Mcompar_GND_3_o_b[25]_LessThan_12_o_cy<5>
    SLICE_X22Y24.CLK     Tas                   0.289   s/twoHz
                                                       s/twoHz_rstpot
                                                       s/twoHz
    -------------------------------------------------  ---------------------------
    Total                                      5.123ns (2.086ns logic, 3.037ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s/b_1 (FF)
  Destination:          s/twoHz (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.086ns (Levels of Logic = 8)
  Clock Path Skew:      -0.037ns (0.419 - 0.456)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: s/b_1 to s/twoHz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y38.AMUX    Tshcko                0.461   s/b<24>
                                                       s/b_1
    SLICE_X26Y34.B4      net (fanout=1)        0.650   s/b<1>
    SLICE_X26Y34.COUT    Topcyb                0.380   s/Madd_b[25]_GND_3_o_add_6_OUT_cy<3>
                                                       s/b<1>_rt
                                                       s/Madd_b[25]_GND_3_o_add_6_OUT_cy<3>
    SLICE_X26Y35.CIN     net (fanout=1)        0.003   s/Madd_b[25]_GND_3_o_add_6_OUT_cy<3>
    SLICE_X26Y35.COUT    Tbyp                  0.076   s/Madd_b[25]_GND_3_o_add_6_OUT_cy<7>
                                                       s/Madd_b[25]_GND_3_o_add_6_OUT_cy<7>
    SLICE_X26Y36.CIN     net (fanout=1)        0.003   s/Madd_b[25]_GND_3_o_add_6_OUT_cy<7>
    SLICE_X26Y36.COUT    Tbyp                  0.076   s/Madd_b[25]_GND_3_o_add_6_OUT_cy<11>
                                                       s/Madd_b[25]_GND_3_o_add_6_OUT_cy<11>
    SLICE_X26Y37.CIN     net (fanout=1)        0.003   s/Madd_b[25]_GND_3_o_add_6_OUT_cy<11>
    SLICE_X26Y37.COUT    Tbyp                  0.076   s/Madd_b[25]_GND_3_o_add_6_OUT_cy<15>
                                                       s/Madd_b[25]_GND_3_o_add_6_OUT_cy<15>
    SLICE_X26Y38.CIN     net (fanout=1)        0.003   s/Madd_b[25]_GND_3_o_add_6_OUT_cy<15>
    SLICE_X26Y38.COUT    Tbyp                  0.076   s/Madd_b[25]_GND_3_o_add_6_OUT_cy<19>
                                                       s/Madd_b[25]_GND_3_o_add_6_OUT_cy<19>
    SLICE_X26Y39.CIN     net (fanout=1)        0.003   s/Madd_b[25]_GND_3_o_add_6_OUT_cy<19>
    SLICE_X26Y39.DMUX    Tcind                 0.302   s/Madd_b[25]_GND_3_o_add_6_OUT_cy<23>
                                                       s/Madd_b[25]_GND_3_o_add_6_OUT_cy<23>
    SLICE_X24Y37.A1      net (fanout=2)        0.991   s/b[25]_GND_3_o_add_6_OUT<23>
    SLICE_X24Y37.BMUX    Topab                 0.476   s/b<0>
                                                       s/Mcompar_GND_3_o_b[25]_LessThan_12_o_lutdi3
                                                       s/Mmux_b[25]_GND_3_o_mux_12_OUT18_cy
    SLICE_X22Y24.D6      net (fanout=13)       1.218   s/Mcompar_GND_3_o_b[25]_LessThan_12_o_cy<5>
    SLICE_X22Y24.CLK     Tas                   0.289   s/twoHz
                                                       s/twoHz_rstpot
                                                       s/twoHz
    -------------------------------------------------  ---------------------------
    Total                                      5.086ns (2.212ns logic, 2.874ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point s/pauseState (SLICE_X18Y34.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.457ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s/pauseState (FF)
  Destination:          s/pauseState (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.457ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s/pauseState to s/pauseState
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y34.AQ      Tcko                  0.234   s/pauseState
                                                       s/pauseState
    SLICE_X18Y34.A6      net (fanout=4)        0.026   s/pauseState
    SLICE_X18Y34.CLK     Tah         (-Th)    -0.197   s/pauseState
                                                       s/pauseState_inv1_INV_0
                                                       s/pauseState
    -------------------------------------------------  ---------------------------
    Total                                      0.457ns (0.431ns logic, 0.026ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Paths for end point pauseDebouncer/temp_buttonstate (SLICE_X15Y54.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.472ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pauseDebouncer/temp_buttonstate (FF)
  Destination:          pauseDebouncer/temp_buttonstate (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.472ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pauseDebouncer/temp_buttonstate to pauseDebouncer/temp_buttonstate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y54.CQ      Tcko                  0.198   pauseDebouncer/temp_buttonstate
                                                       pauseDebouncer/temp_buttonstate
    SLICE_X15Y54.C5      net (fanout=2)        0.059   pauseDebouncer/temp_buttonstate
    SLICE_X15Y54.CLK     Tah         (-Th)    -0.215   pauseDebouncer/temp_buttonstate
                                                       pauseDebouncer/temp_buttonstate_glue_set
                                                       pauseDebouncer/temp_buttonstate
    -------------------------------------------------  ---------------------------
    Total                                      0.472ns (0.413ns logic, 0.059ns route)
                                                       (87.5% logic, 12.5% route)

--------------------------------------------------------------------------------

Paths for end point s/oneHz (SLICE_X22Y24.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.497ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s/oneHz (FF)
  Destination:          s/oneHz (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.497ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s/oneHz to s/oneHz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y24.CQ      Tcko                  0.234   s/twoHz
                                                       s/oneHz
    SLICE_X22Y24.C5      net (fanout=2)        0.066   s/oneHz
    SLICE_X22Y24.CLK     Tah         (-Th)    -0.197   s/twoHz
                                                       s/oneHz_rstpot
                                                       s/oneHz
    -------------------------------------------------  ---------------------------
    Total                                      0.497ns (0.431ns logic, 0.066ns route)
                                                       (86.7% logic, 13.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: s/b<0>/CLK
  Logical resource: s/b_0/CK
  Location pin: SLICE_X24Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: s/b<0>/SR
  Logical resource: s/b_0/SR
  Location pin: SLICE_X24Y37.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.803|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 57227 paths, 0 nets, and 485 connections

Design statistics:
   Minimum period:   5.803ns{1}   (Maximum frequency: 172.325MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu May 18 12:39:44 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 220 MB



