<profile>

<section name = "Vitis HLS Report for 'neural_network_Pipeline_VITIS_LOOP_28_2'" level="0">
<item name = "Date">Sun Sep 15 04:03:33 2024
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">hlsc_fcnn_unsw</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a35t-cpg236-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.770 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">18, 18, 0.180 us, 0.180 us, 18, 18, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_28_2">16, 16, 8, 1, 1, 10, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 273, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 3, 0, 96, -</column>
<column name="Memory">0, -, 61, 32, -</column>
<column name="Multiplexer">-, -, -, 45, -</column>
<column name="Register">-, -, 616, 160, -</column>
<specialColumn name="Available">100, 90, 41600, 20800, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 3, 1, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_25ns_18ns_43_1_1_U331">mul_25ns_18ns_43_1_1, 0, 1, 0, 48, 0</column>
<column name="mul_25ns_25ns_50_1_1_U330">mul_25ns_25ns_50_1_1, 0, 2, 0, 48, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="exp_x_msb_1_table_U">neural_network_Pipeline_VITIS_LOOP_28_2_exp_x_msb_1_table_ROM_AUTO_1R, 0, 25, 13, 0, 32, 25, 1, 800</column>
<column name="exp_x_msb_2_m_1_table_U">neural_network_Pipeline_VITIS_LOOP_28_2_exp_x_msb_2_m_1_table_ROM_AUTO_1R, 0, 25, 13, 0, 32, 25, 1, 800</column>
<column name="f_x_lsb_table_U">neural_network_Pipeline_VITIS_LOOP_28_2_f_x_lsb_table_ROM_AUTO_1R, 0, 11, 6, 0, 32, 11, 1, 352</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln249_fu_528_p2">+, 0, 0, 27, 20, 20</column>
<column name="add_ln28_fu_259_p2">+, 0, 0, 13, 4, 1</column>
<column name="exp_x_msb_2_lsb_m_1_fu_538_p2">+, 0, 0, 32, 25, 25</column>
<column name="sum_4_fu_646_p2">+, 0, 0, 23, 16, 16</column>
<column name="y_l_fu_574_p2">+, 0, 0, 32, 25, 25</column>
<column name="x_fu_279_p2">-, 0, 0, 24, 17, 17</column>
<column name="and_ln202_fu_454_p2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln202_1_fu_376_p2">icmp, 0, 0, 18, 11, 11</column>
<column name="icmp_ln202_fu_370_p2">icmp, 0, 0, 13, 4, 3</column>
<column name="icmp_ln28_fu_253_p2">icmp, 0, 0, 13, 4, 4</column>
<column name="overf_1_fu_605_p2">icmp, 0, 0, 10, 2, 1</column>
<column name="or_ln202_1_fu_430_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln202_2_fu_436_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln202_3_fu_458_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln202_4_fu_464_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln202_fu_424_p2">or, 0, 0, 2, 1, 1</column>
<column name="overf_2_fu_619_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln190_fu_566_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln274_fu_635_p3">select, 0, 0, 16, 1, 2</column>
<column name="y_2_fu_588_p3">select, 0, 0, 22, 1, 22</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="overf_fu_322_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln198_1_fu_350_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln198_2_fu_364_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln198_3_fu_449_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln198_fu_336_p2">xor, 0, 0, 2, 1, 1</column>
<column name="y_fu_561_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i">9, 2, 4, 8</column>
<column name="i_3_fu_150">9, 2, 4, 8</column>
<column name="sum_fu_146">9, 2, 16, 32</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="conv_i_i13_i_i8_cast_reg_675">17, 0, 17, 0</column>
<column name="exp_x_msb_1_reg_774">25, 0, 25, 0</column>
<column name="exp_x_msb_1_reg_774_pp0_iter5_reg">25, 0, 25, 0</column>
<column name="exp_x_msb_2_lsb_m_1_reg_769">25, 0, 25, 0</column>
<column name="exp_x_msb_2_m_1_reg_748">25, 0, 25, 0</column>
<column name="exp_x_msb_2_m_1_reg_748_pp0_iter3_reg">25, 0, 25, 0</column>
<column name="f_x_lsb_reg_742">11, 0, 11, 0</column>
<column name="f_x_lsb_reg_742_pp0_iter3_reg">11, 0, 11, 0</column>
<column name="i_3_fu_150">4, 0, 4, 0</column>
<column name="icmp_ln202_1_reg_711">1, 0, 1, 0</column>
<column name="icmp_ln202_reg_706">1, 0, 1, 0</column>
<column name="icmp_ln28_reg_680">1, 0, 1, 0</column>
<column name="or_ln202_2_reg_737">1, 0, 1, 0</column>
<column name="or_ln202_4_reg_754">1, 0, 1, 0</column>
<column name="select_ln274_reg_785">16, 0, 16, 0</column>
<column name="sum_fu_146">16, 0, 16, 0</column>
<column name="tmp_1_reg_699">1, 0, 1, 0</column>
<column name="tmp_reg_716">4, 0, 4, 0</column>
<column name="tmp_reg_716_pp0_iter2_reg">4, 0, 4, 0</column>
<column name="trunc_ln217_reg_721">2, 0, 2, 0</column>
<column name="trunc_ln2_reg_759">19, 0, 19, 0</column>
<column name="x_reg_694">17, 0, 17, 0</column>
<column name="y_lo_s_reg_780">25, 0, 25, 0</column>
<column name="zext_ln28_reg_684">4, 0, 64, 60</column>
<column name="icmp_ln28_reg_680">64, 32, 1, 0</column>
<column name="or_ln202_4_reg_754">64, 32, 1, 0</column>
<column name="tmp_1_reg_699">64, 32, 1, 0</column>
<column name="trunc_ln217_reg_721">64, 32, 2, 0</column>
<column name="zext_ln28_reg_684">64, 32, 64, 60</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, neural_network_Pipeline_VITIS_LOOP_28_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, neural_network_Pipeline_VITIS_LOOP_28_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, neural_network_Pipeline_VITIS_LOOP_28_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, neural_network_Pipeline_VITIS_LOOP_28_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, neural_network_Pipeline_VITIS_LOOP_28_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, neural_network_Pipeline_VITIS_LOOP_28_2, return value</column>
<column name="layer2_output_address0">out, 4, ap_memory, layer2_output, array</column>
<column name="layer2_output_ce0">out, 1, ap_memory, layer2_output, array</column>
<column name="layer2_output_q0">in, 16, ap_memory, layer2_output, array</column>
<column name="conv_i_i13_i_i8">in, 16, ap_none, conv_i_i13_i_i8, scalar</column>
<column name="output_r_address0">out, 4, ap_memory, output_r, array</column>
<column name="output_r_ce0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_we0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_d0">out, 16, ap_memory, output_r, array</column>
<column name="sum_4_out">out, 16, ap_vld, sum_4_out, pointer</column>
<column name="sum_4_out_ap_vld">out, 1, ap_vld, sum_4_out, pointer</column>
</table>
</item>
</section>
</profile>
