// Seed: 3476050289
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5;
  assign module_1.id_17 = 0;
endmodule
module module_1 #(
    parameter id_17 = 32'd8,
    parameter id_18 = 32'd76
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    _id_17,
    _id_18
);
  input wire _id_18;
  input wire _id_17;
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_19;
  parameter id_20 = 1 / 1 - 1;
  wire id_21;
  wire id_22;
  ;
  logic [id_17 : id_18] id_23[-1 'b0 : -1];
  ;
  wire id_24;
  assign id_4 = id_1;
  wire [1 : id_17] id_25;
  module_0 modCall_1 (
      id_23,
      id_12,
      id_21,
      id_23
  );
endmodule
