$date
	Sun Oct 23 03:52:31 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#494053
b11000 !
1"
#494054
b11000 &
b11000 %
1$
#494055
0"
#494058
b1100 &
b1100 %
#494062
b110 &
b110 %
#494066
b11 &
b11 %
#494070
b1010 &
b1010 %
#494074
b101 &
b101 %
#494078
b10000 &
b10000 %
#494082
b1000 &
b1000 %
#494086
b100 &
b100 %
#494090
b10 &
b10 %
#494094
b1 &
1#
b1 %
#494098
b0 &
b0 %
0#
0$
#1506991
b10101 !
1"
#1506994
b10101 &
b10101 %
1$
#1506995
0"
#1506998
b1000000 &
b1000000 %
#1507002
b100000 &
b100000 %
#1507006
b10000 &
b10000 %
#1507010
b1000 &
b1000 %
#1507014
b100 &
b100 %
#1507018
b10 &
b10 %
#1507022
b1 &
1#
b1 %
#1507026
b0 &
b0 %
0#
0$
#2530932
b10111 !
1"
#2530934
b10111 &
b10111 %
1$
#2530935
0"
#2530938
b1000110 &
b1000110 %
#2530942
b100011 &
b100011 %
#2530946
b1101010 &
b1101010 %
#2530950
b110101 &
b110101 %
#2530954
b10100000 &
b10100000 %
#2530958
b1010000 &
b1010000 %
#2530962
b101000 &
b101000 %
#2530966
b10100 &
b10100 %
#2530970
b1010 &
b1010 %
#2530974
b101 &
b101 %
#2530978
b10000 &
b10000 %
#2530982
b1000 &
b1000 %
#2530986
b100 &
b100 %
#2530990
b10 &
b10 %
#2530994
b1 &
b1 %
1#
#2530998
b0 &
0#
b0 %
0$
#4500012
