

================================================================
== Vitis HLS Report for 'ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2'
================================================================
* Date:           Mon Nov 11 16:39:23 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        MatrixMultiplication
* Solution:       xcu250-figd2104-2L-e (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                    Loop Name                   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2  |        ?|        ?|        75|          1|          1|     ?|       yes|
        +------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 76


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 76
* Pipeline : 1
  Pipeline-0 : II = 1, D = 76, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%n2 = alloca i32 1" [../kernel/Memory.cpp:99->../kernel/Memory.cpp:122]   --->   Operation 78 'alloca' 'n2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%n1 = alloca i32 1" [../kernel/Memory.cpp:121]   --->   Operation 79 'alloca' 'n1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 80 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%k0 = alloca i32 1" [../kernel/Memory.cpp:119]   --->   Operation 81 'alloca' 'k0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%indvar_flatten12 = alloca i32 1"   --->   Operation 82 'alloca' 'indvar_flatten12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%indvar_flatten35 = alloca i32 1"   --->   Operation 83 'alloca' 'indvar_flatten35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%n0 = alloca i32 1" [../kernel/Memory.cpp:115]   --->   Operation 84 'alloca' 'n0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%indvar_flatten67 = alloca i32 1"   --->   Operation 85 'alloca' 'indvar_flatten67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%a_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %a"   --->   Operation 86 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln109_3_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %zext_ln109_3"   --->   Operation 87 'read' 'zext_ln109_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%bound4_read = read i37 @_ssdm_op_Read.ap_auto.i37, i37 %bound4"   --->   Operation 88 'read' 'bound4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%lshr_ln2_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %lshr_ln2"   --->   Operation 89 'read' 'lshr_ln2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%bound17_read = read i60 @_ssdm_op_Read.ap_auto.i60, i60 %bound17"   --->   Operation 90 'read' 'bound17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%bound40_read = read i83 @_ssdm_op_Read.ap_auto.i83, i83 %bound40"   --->   Operation 91 'read' 'bound40_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln109_3_cast = zext i28 %zext_ln109_3_read"   --->   Operation 92 'zext' 'zext_ln109_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%bound4_cast = zext i37 %bound4_read"   --->   Operation 93 'zext' 'bound4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%bound17_cast = zext i60 %bound17_read"   --->   Operation 94 'zext' 'bound17_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem0, void @empty_23, i32 0, i32 0, void @empty_24, i32 64, i32 0, void @empty_14, void @empty_13, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aSplit_0, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aSplit_1, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aSplit_2, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aSplit_3, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aSplit_4, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aSplit_5, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aSplit_6, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aSplit_7, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aSplit_8, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aSplit_9, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aSplit_10, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aSplit_11, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aSplit_12, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aSplit_13, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aSplit_14, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aSplit_15, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 111 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.38ns)   --->   "%store_ln0 = store i83 0, i83 %indvar_flatten67"   --->   Operation 112 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 113 [1/1] (0.38ns)   --->   "%store_ln115 = store i24 0, i24 %n0" [../kernel/Memory.cpp:115]   --->   Operation 113 'store' 'store_ln115' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 114 [1/1] (0.38ns)   --->   "%store_ln0 = store i62 0, i62 %indvar_flatten35"   --->   Operation 114 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 115 [1/1] (0.38ns)   --->   "%store_ln0 = store i38 0, i38 %indvar_flatten12"   --->   Operation 115 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 116 [1/1] (0.38ns)   --->   "%store_ln119 = store i28 0, i28 %k0" [../kernel/Memory.cpp:119]   --->   Operation 116 'store' 'store_ln119' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 117 [1/1] (0.38ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten"   --->   Operation 117 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 118 [1/1] (0.38ns)   --->   "%store_ln121 = store i5 0, i5 %n1" [../kernel/Memory.cpp:121]   --->   Operation 118 'store' 'store_ln121' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 119 [1/1] (0.38ns)   --->   "%store_ln99 = store i6 0, i6 %n2" [../kernel/Memory.cpp:99->../kernel/Memory.cpp:122]   --->   Operation 119 'store' 'store_ln99' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 120 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.45>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%indvar_flatten67_load = load i83 %indvar_flatten67" [../kernel/Memory.cpp:115]   --->   Operation 121 'load' 'indvar_flatten67_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (1.24ns)   --->   "%icmp_ln115 = icmp_eq  i83 %indvar_flatten67_load, i83 %bound40_read" [../kernel/Memory.cpp:115]   --->   Operation 122 'icmp' 'icmp_ln115' <Predicate = true> <Delay = 1.24> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %icmp_ln115, void %for.inc33.loopexit, void %for.end35.loopexit.exitStub" [../kernel/Memory.cpp:115]   --->   Operation 123 'br' 'br_ln115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i11 %indvar_flatten" [../kernel/Memory.cpp:121]   --->   Operation 124 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%indvar_flatten12_load = load i38 %indvar_flatten12" [../kernel/Memory.cpp:119]   --->   Operation 125 'load' 'indvar_flatten12_load' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%indvar_flatten35_load = load i62 %indvar_flatten35" [../kernel/Memory.cpp:117]   --->   Operation 126 'load' 'indvar_flatten35_load' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (1.24ns)   --->   "%add_ln115 = add i83 %indvar_flatten67_load, i83 1" [../kernel/Memory.cpp:115]   --->   Operation 127 'add' 'add_ln115' <Predicate = (!icmp_ln115)> <Delay = 1.24> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (1.12ns)   --->   "%icmp_ln117 = icmp_eq  i62 %indvar_flatten35_load, i62 %bound17_cast" [../kernel/Memory.cpp:117]   --->   Operation 128 'icmp' 'icmp_ln117' <Predicate = (!icmp_ln115)> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.12ns)   --->   "%xor_ln115 = xor i1 %icmp_ln117, i1 1" [../kernel/Memory.cpp:115]   --->   Operation 129 'xor' 'xor_ln115' <Predicate = (!icmp_ln115)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.73ns)   --->   "%icmp_ln121 = icmp_eq  i11 %indvar_flatten_load, i11 512" [../kernel/Memory.cpp:121]   --->   Operation 130 'icmp' 'icmp_ln121' <Predicate = (!icmp_ln115)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node and_ln117_1)   --->   "%and_ln115_1 = and i1 %icmp_ln121, i1 %xor_ln115" [../kernel/Memory.cpp:115]   --->   Operation 131 'and' 'and_ln115_1' <Predicate = (!icmp_ln115)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.85ns)   --->   "%icmp_ln119 = icmp_eq  i28 %lshr_ln2_read, i28 0" [../kernel/Memory.cpp:119]   --->   Operation 132 'icmp' 'icmp_ln119' <Predicate = (!icmp_ln115)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.94ns)   --->   "%icmp_ln119_1 = icmp_eq  i38 %indvar_flatten12_load, i38 %bound4_cast" [../kernel/Memory.cpp:119]   --->   Operation 133 'icmp' 'icmp_ln119_1' <Predicate = (!icmp_ln115)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.27ns)   --->   "%select_ln115 = select i1 %icmp_ln117, i1 %icmp_ln119, i1 %icmp_ln119_1" [../kernel/Memory.cpp:115]   --->   Operation 134 'select' 'select_ln115' <Predicate = (!icmp_ln115)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.12ns)   --->   "%or_ln117 = or i1 %select_ln115, i1 %icmp_ln117" [../kernel/Memory.cpp:117]   --->   Operation 135 'or' 'or_ln117' <Predicate = (!icmp_ln115)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.12ns)   --->   "%xor_ln117 = xor i1 %select_ln115, i1 1" [../kernel/Memory.cpp:117]   --->   Operation 136 'xor' 'xor_ln117' <Predicate = (!icmp_ln115)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln117_1 = and i1 %and_ln115_1, i1 %xor_ln117" [../kernel/Memory.cpp:117]   --->   Operation 137 'and' 'and_ln117_1' <Predicate = (!icmp_ln115)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node empty_154)   --->   "%empty = or i1 %and_ln117_1, i1 %select_ln115" [../kernel/Memory.cpp:117]   --->   Operation 138 'or' 'empty' <Predicate = (!icmp_ln115)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.12ns) (out node of the LUT)   --->   "%empty_154 = or i1 %empty, i1 %icmp_ln117" [../kernel/Memory.cpp:117]   --->   Operation 139 'or' 'empty_154' <Predicate = (!icmp_ln115)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.73ns)   --->   "%add_ln121_1 = add i11 %indvar_flatten_load, i11 1" [../kernel/Memory.cpp:121]   --->   Operation 140 'add' 'add_ln121_1' <Predicate = (!icmp_ln115)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.30ns)   --->   "%select_ln121_1 = select i1 %empty_154, i11 1, i11 %add_ln121_1" [../kernel/Memory.cpp:121]   --->   Operation 141 'select' 'select_ln121_1' <Predicate = (!icmp_ln115)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.94ns)   --->   "%add_ln119_1 = add i38 %indvar_flatten12_load, i38 1" [../kernel/Memory.cpp:119]   --->   Operation 142 'add' 'add_ln119_1' <Predicate = (!icmp_ln115)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.22ns)   --->   "%select_ln119_1 = select i1 %or_ln117, i38 1, i38 %add_ln119_1" [../kernel/Memory.cpp:119]   --->   Operation 143 'select' 'select_ln119_1' <Predicate = (!icmp_ln115)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (1.12ns)   --->   "%add_ln117 = add i62 %indvar_flatten35_load, i62 1" [../kernel/Memory.cpp:117]   --->   Operation 144 'add' 'add_ln117' <Predicate = (!icmp_ln115)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.37ns)   --->   "%select_ln117_1 = select i1 %icmp_ln117, i62 1, i62 %add_ln117" [../kernel/Memory.cpp:117]   --->   Operation 145 'select' 'select_ln117_1' <Predicate = (!icmp_ln115)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.38ns)   --->   "%store_ln115 = store i83 %add_ln115, i83 %indvar_flatten67" [../kernel/Memory.cpp:115]   --->   Operation 146 'store' 'store_ln115' <Predicate = (!icmp_ln115)> <Delay = 0.38>
ST_2 : Operation 147 [1/1] (0.38ns)   --->   "%store_ln117 = store i62 %select_ln117_1, i62 %indvar_flatten35" [../kernel/Memory.cpp:117]   --->   Operation 147 'store' 'store_ln117' <Predicate = (!icmp_ln115)> <Delay = 0.38>
ST_2 : Operation 148 [1/1] (0.38ns)   --->   "%store_ln119 = store i38 %select_ln119_1, i38 %indvar_flatten12" [../kernel/Memory.cpp:119]   --->   Operation 148 'store' 'store_ln119' <Predicate = (!icmp_ln115)> <Delay = 0.38>
ST_2 : Operation 149 [1/1] (0.38ns)   --->   "%store_ln121 = store i11 %select_ln121_1, i11 %indvar_flatten" [../kernel/Memory.cpp:121]   --->   Operation 149 'store' 'store_ln121' <Predicate = (!icmp_ln115)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 6.46>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%n2_load = load i6 %n2" [../kernel/Memory.cpp:99->../kernel/Memory.cpp:122]   --->   Operation 150 'load' 'n2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%n1_load = load i5 %n1"   --->   Operation 151 'load' 'n1_load' <Predicate = (!empty_154)> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%k0_load = load i28 %k0" [../kernel/Memory.cpp:117]   --->   Operation 152 'load' 'k0_load' <Predicate = (!or_ln117)> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%n0_load = load i24 %n0" [../kernel/Memory.cpp:115]   --->   Operation 153 'load' 'n0_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.70ns)   --->   "%icmp_ln99 = icmp_eq  i6 %n2_load, i6 32" [../kernel/Memory.cpp:99->../kernel/Memory.cpp:122]   --->   Operation 154 'icmp' 'icmp_ln99' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 155 [1/1] (0.83ns)   --->   "%add_ln115_1 = add i24 %n0_load, i24 1" [../kernel/Memory.cpp:115]   --->   Operation 155 'add' 'add_ln115_1' <Predicate = (icmp_ln117)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 156 [1/1] (0.36ns)   --->   "%select_ln115_1 = select i1 %icmp_ln117, i24 %add_ln115_1, i24 %n0_load" [../kernel/Memory.cpp:115]   --->   Operation 156 'select' 'select_ln115_1' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (0.32ns)   --->   "%select_ln117 = select i1 %or_ln117, i28 0, i28 %k0_load" [../kernel/Memory.cpp:117]   --->   Operation 157 'select' 'select_ln117' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln99_mid211)   --->   "%and_ln115 = and i1 %xor_ln117, i1 %xor_ln115" [../kernel/Memory.cpp:115]   --->   Operation 158 'and' 'and_ln115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (0.85ns)   --->   "%k0_2 = add i28 %select_ln117, i28 1" [../kernel/Memory.cpp:119]   --->   Operation 159 'add' 'k0_2' <Predicate = (and_ln117_1)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 160 [1/1] (0.27ns)   --->   "%n1_mid26 = select i1 %empty_154, i5 0, i5 %n1_load" [../kernel/Memory.cpp:117]   --->   Operation 160 'select' 'n1_mid26' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln99_mid211)   --->   "%exitcond_flatten_not = xor i1 %icmp_ln121, i1 1" [../kernel/Memory.cpp:121]   --->   Operation 161 'xor' 'exitcond_flatten_not' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln99_mid211)   --->   "%exitcond_flatten_mid262_not = or i1 %icmp_ln117, i1 %exitcond_flatten_not" [../kernel/Memory.cpp:117]   --->   Operation 162 'or' 'exitcond_flatten_mid262_not' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln99_mid211)   --->   "%not_exitcond_flatten_mid234 = or i1 %select_ln115, i1 %exitcond_flatten_mid262_not" [../kernel/Memory.cpp:115]   --->   Operation 163 'or' 'not_exitcond_flatten_mid234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln99_mid211)   --->   "%and_ln117 = and i1 %not_exitcond_flatten_mid234, i1 %and_ln115" [../kernel/Memory.cpp:117]   --->   Operation 164 'and' 'and_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 165 [1/1] (0.12ns) (out node of the LUT)   --->   "%icmp_ln99_mid211 = and i1 %and_ln117, i1 %icmp_ln99" [../kernel/Memory.cpp:117]   --->   Operation 165 'and' 'icmp_ln99_mid211' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 166 [1/1] (0.32ns)   --->   "%select_ln119 = select i1 %and_ln117_1, i28 %k0_2, i28 %select_ln117" [../kernel/Memory.cpp:119]   --->   Operation 166 'select' 'select_ln119' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 167 [1/1] (0.70ns)   --->   "%add_ln121 = add i5 %n1_mid26, i5 1" [../kernel/Memory.cpp:121]   --->   Operation 167 'add' 'add_ln121' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node n2_mid2)   --->   "%empty_155 = or i1 %icmp_ln99_mid211, i1 %and_ln117_1" [../kernel/Memory.cpp:117]   --->   Operation 168 'or' 'empty_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node n2_mid2)   --->   "%empty_156 = or i1 %empty_155, i1 %or_ln117" [../kernel/Memory.cpp:117]   --->   Operation 169 'or' 'empty_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (0.29ns) (out node of the LUT)   --->   "%n2_mid2 = select i1 %empty_156, i6 0, i6 %n2_load" [../kernel/Memory.cpp:117]   --->   Operation 170 'select' 'n2_mid2' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (0.27ns)   --->   "%select_ln121 = select i1 %icmp_ln99_mid211, i5 %add_ln121, i5 %n1_mid26" [../kernel/Memory.cpp:121]   --->   Operation 171 'select' 'select_ln121' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%empty_157 = trunc i24 %select_ln115_1" [../kernel/Memory.cpp:115]   --->   Operation 172 'trunc' 'empty_157' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i28 %select_ln119" [../kernel/Memory.cpp:119]   --->   Operation 173 'zext' 'zext_ln119' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%empty_158 = trunc i5 %select_ln121" [../kernel/Memory.cpp:121]   --->   Operation 174 'trunc' 'empty_158' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln16 = trunc i6 %n2_mid2" [../kernel/Memory.cpp:16->../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 175 'trunc' 'trunc_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%or_ln16_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i4.i5, i23 %empty_157, i4 %empty_158, i5 %trunc_ln16" [../kernel/Memory.cpp:16->../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 176 'bitconcatenate' 'or_ln16_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (3.17ns)   --->   "%mul_ln16 = mul i32 %or_ln16_1, i32 %zext_ln109_3_cast" [../kernel/Memory.cpp:16->../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 177 'mul' 'mul_ln16' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 178 [1/1] (0.88ns)   --->   "%add_ln16 = add i32 %mul_ln16, i32 %zext_ln119" [../kernel/Memory.cpp:16->../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 178 'add' 'add_ln16' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %add_ln16, i6 0" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 179 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i38 %shl_ln2" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 180 'zext' 'zext_ln64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (1.14ns)   --->   "%add_ln64 = add i64 %zext_ln64, i64 %a_read" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 181 'add' 'add_ln64' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %add_ln64, i32 6, i32 63" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 182 'partselect' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.70ns)   --->   "%add_ln99 = add i6 %n2_mid2, i6 1" [../kernel/Memory.cpp:99->../kernel/Memory.cpp:122]   --->   Operation 183 'add' 'add_ln99' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 184 [1/1] (0.38ns)   --->   "%store_ln115 = store i24 %select_ln115_1, i24 %n0" [../kernel/Memory.cpp:115]   --->   Operation 184 'store' 'store_ln115' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 185 [1/1] (0.38ns)   --->   "%store_ln119 = store i28 %select_ln119, i28 %k0" [../kernel/Memory.cpp:119]   --->   Operation 185 'store' 'store_ln119' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 186 [1/1] (0.38ns)   --->   "%store_ln121 = store i5 %select_ln121, i5 %n1" [../kernel/Memory.cpp:121]   --->   Operation 186 'store' 'store_ln121' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 187 [1/1] (0.38ns)   --->   "%store_ln99 = store i6 %add_ln99, i6 %n2" [../kernel/Memory.cpp:99->../kernel/Memory.cpp:122]   --->   Operation 187 'store' 'store_ln99' <Predicate = true> <Delay = 0.38>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln64 = sext i58 %trunc_ln8" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 188 'sext' 'sext_ln64' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i512 %gmem0, i64 %sext_ln64" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 189 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 190 [71/71] (7.30ns)   --->   "%pack_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i64 1" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 190 'readreq' 'pack_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 191 [70/71] (7.30ns)   --->   "%pack_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i64 1" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 191 'readreq' 'pack_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 192 [69/71] (7.30ns)   --->   "%pack_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i64 1" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 192 'readreq' 'pack_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 193 [68/71] (7.30ns)   --->   "%pack_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i64 1" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 193 'readreq' 'pack_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 194 [67/71] (7.30ns)   --->   "%pack_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i64 1" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 194 'readreq' 'pack_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 195 [66/71] (7.30ns)   --->   "%pack_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i64 1" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 195 'readreq' 'pack_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 196 [65/71] (7.30ns)   --->   "%pack_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i64 1" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 196 'readreq' 'pack_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 197 [64/71] (7.30ns)   --->   "%pack_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i64 1" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 197 'readreq' 'pack_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 198 [63/71] (7.30ns)   --->   "%pack_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i64 1" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 198 'readreq' 'pack_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 199 [62/71] (7.30ns)   --->   "%pack_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i64 1" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 199 'readreq' 'pack_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 200 [61/71] (7.30ns)   --->   "%pack_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i64 1" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 200 'readreq' 'pack_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 201 [60/71] (7.30ns)   --->   "%pack_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i64 1" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 201 'readreq' 'pack_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 202 [59/71] (7.30ns)   --->   "%pack_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i64 1" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 202 'readreq' 'pack_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 203 [58/71] (7.30ns)   --->   "%pack_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i64 1" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 203 'readreq' 'pack_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 204 [57/71] (7.30ns)   --->   "%pack_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i64 1" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 204 'readreq' 'pack_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 205 [56/71] (7.30ns)   --->   "%pack_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i64 1" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 205 'readreq' 'pack_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 206 [55/71] (7.30ns)   --->   "%pack_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i64 1" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 206 'readreq' 'pack_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 207 [54/71] (7.30ns)   --->   "%pack_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i64 1" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 207 'readreq' 'pack_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 208 [53/71] (7.30ns)   --->   "%pack_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i64 1" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 208 'readreq' 'pack_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 209 [52/71] (7.30ns)   --->   "%pack_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i64 1" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 209 'readreq' 'pack_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 210 [51/71] (7.30ns)   --->   "%pack_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i64 1" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 210 'readreq' 'pack_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 211 [50/71] (7.30ns)   --->   "%pack_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i64 1" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 211 'readreq' 'pack_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 212 [49/71] (7.30ns)   --->   "%pack_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i64 1" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 212 'readreq' 'pack_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 213 [48/71] (7.30ns)   --->   "%pack_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i64 1" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 213 'readreq' 'pack_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 214 [47/71] (7.30ns)   --->   "%pack_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i64 1" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 214 'readreq' 'pack_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 215 [46/71] (7.30ns)   --->   "%pack_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i64 1" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 215 'readreq' 'pack_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 216 [45/71] (7.30ns)   --->   "%pack_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i64 1" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 216 'readreq' 'pack_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 217 [44/71] (7.30ns)   --->   "%pack_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i64 1" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 217 'readreq' 'pack_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 218 [43/71] (7.30ns)   --->   "%pack_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i64 1" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 218 'readreq' 'pack_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 219 [42/71] (7.30ns)   --->   "%pack_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i64 1" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 219 'readreq' 'pack_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 220 [41/71] (7.30ns)   --->   "%pack_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i64 1" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 220 'readreq' 'pack_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 221 [40/71] (7.30ns)   --->   "%pack_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i64 1" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 221 'readreq' 'pack_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 222 [39/71] (7.30ns)   --->   "%pack_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i64 1" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 222 'readreq' 'pack_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 223 [38/71] (7.30ns)   --->   "%pack_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i64 1" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 223 'readreq' 'pack_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 224 [37/71] (7.30ns)   --->   "%pack_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i64 1" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 224 'readreq' 'pack_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 225 [36/71] (7.30ns)   --->   "%pack_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i64 1" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 225 'readreq' 'pack_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 7.30>
ST_40 : Operation 226 [35/71] (7.30ns)   --->   "%pack_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i64 1" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 226 'readreq' 'pack_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 7.30>
ST_41 : Operation 227 [34/71] (7.30ns)   --->   "%pack_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i64 1" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 227 'readreq' 'pack_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 7.30>
ST_42 : Operation 228 [33/71] (7.30ns)   --->   "%pack_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i64 1" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 228 'readreq' 'pack_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 7.30>
ST_43 : Operation 229 [32/71] (7.30ns)   --->   "%pack_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i64 1" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 229 'readreq' 'pack_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 7.30>
ST_44 : Operation 230 [31/71] (7.30ns)   --->   "%pack_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i64 1" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 230 'readreq' 'pack_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 7.30>
ST_45 : Operation 231 [30/71] (7.30ns)   --->   "%pack_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i64 1" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 231 'readreq' 'pack_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 7.30>
ST_46 : Operation 232 [29/71] (7.30ns)   --->   "%pack_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i64 1" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 232 'readreq' 'pack_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 7.30>
ST_47 : Operation 233 [28/71] (7.30ns)   --->   "%pack_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i64 1" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 233 'readreq' 'pack_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 7.30>
ST_48 : Operation 234 [27/71] (7.30ns)   --->   "%pack_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i64 1" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 234 'readreq' 'pack_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 7.30>
ST_49 : Operation 235 [26/71] (7.30ns)   --->   "%pack_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i64 1" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 235 'readreq' 'pack_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 7.30>
ST_50 : Operation 236 [25/71] (7.30ns)   --->   "%pack_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i64 1" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 236 'readreq' 'pack_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 7.30>
ST_51 : Operation 237 [24/71] (7.30ns)   --->   "%pack_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i64 1" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 237 'readreq' 'pack_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 7.30>
ST_52 : Operation 238 [23/71] (7.30ns)   --->   "%pack_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i64 1" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 238 'readreq' 'pack_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 7.30>
ST_53 : Operation 239 [22/71] (7.30ns)   --->   "%pack_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i64 1" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 239 'readreq' 'pack_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 7.30>
ST_54 : Operation 240 [21/71] (7.30ns)   --->   "%pack_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i64 1" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 240 'readreq' 'pack_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 7.30>
ST_55 : Operation 241 [20/71] (7.30ns)   --->   "%pack_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i64 1" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 241 'readreq' 'pack_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 7.30>
ST_56 : Operation 242 [19/71] (7.30ns)   --->   "%pack_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i64 1" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 242 'readreq' 'pack_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 7.30>
ST_57 : Operation 243 [18/71] (7.30ns)   --->   "%pack_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i64 1" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 243 'readreq' 'pack_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 7.30>
ST_58 : Operation 244 [17/71] (7.30ns)   --->   "%pack_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i64 1" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 244 'readreq' 'pack_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 7.30>
ST_59 : Operation 245 [16/71] (7.30ns)   --->   "%pack_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i64 1" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 245 'readreq' 'pack_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 7.30>
ST_60 : Operation 246 [15/71] (7.30ns)   --->   "%pack_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i64 1" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 246 'readreq' 'pack_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 7.30>
ST_61 : Operation 247 [14/71] (7.30ns)   --->   "%pack_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i64 1" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 247 'readreq' 'pack_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 7.30>
ST_62 : Operation 248 [13/71] (7.30ns)   --->   "%pack_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i64 1" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 248 'readreq' 'pack_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 7.30>
ST_63 : Operation 249 [12/71] (7.30ns)   --->   "%pack_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i64 1" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 249 'readreq' 'pack_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 7.30>
ST_64 : Operation 250 [11/71] (7.30ns)   --->   "%pack_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i64 1" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 250 'readreq' 'pack_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 7.30>
ST_65 : Operation 251 [10/71] (7.30ns)   --->   "%pack_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i64 1" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 251 'readreq' 'pack_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 7.30>
ST_66 : Operation 252 [9/71] (7.30ns)   --->   "%pack_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i64 1" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 252 'readreq' 'pack_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 7.30>
ST_67 : Operation 253 [8/71] (7.30ns)   --->   "%pack_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i64 1" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 253 'readreq' 'pack_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 7.30>
ST_68 : Operation 254 [7/71] (7.30ns)   --->   "%pack_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i64 1" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 254 'readreq' 'pack_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 7.30>
ST_69 : Operation 255 [6/71] (7.30ns)   --->   "%pack_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i64 1" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 255 'readreq' 'pack_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 7.30>
ST_70 : Operation 256 [5/71] (7.30ns)   --->   "%pack_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i64 1" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 256 'readreq' 'pack_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 7.30>
ST_71 : Operation 257 [4/71] (7.30ns)   --->   "%pack_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i64 1" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 257 'readreq' 'pack_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 7.30>
ST_72 : Operation 258 [3/71] (7.30ns)   --->   "%pack_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i64 1" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 258 'readreq' 'pack_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 7.30>
ST_73 : Operation 259 [2/71] (7.30ns)   --->   "%pack_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i64 1" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 259 'readreq' 'pack_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 73> <Delay = 7.30>
ST_74 : Operation 260 [1/71] (7.30ns)   --->   "%pack_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i64 1" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 260 'readreq' 'pack_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 74> <Delay = 7.30>
ST_75 : Operation 261 [1/1] (7.30ns)   --->   "%pack = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem0_addr" [../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 261 'read' 'pack' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 262 [1/1] (0.00ns)   --->   "%trunc_ln170 = trunc i512 %pack" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:68->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 262 'trunc' 'trunc_ln170' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 263 [1/1] (0.00ns)   --->   "%p_s = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %pack, i32 32, i32 63" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:68->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 263 'partselect' 'p_s' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 264 [1/1] (0.00ns)   --->   "%p_1 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %pack, i32 64, i32 95" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:68->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 264 'partselect' 'p_1' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 265 [1/1] (0.00ns)   --->   "%p_2 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %pack, i32 96, i32 127" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:68->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 265 'partselect' 'p_2' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 266 [1/1] (0.00ns)   --->   "%p_3 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %pack, i32 128, i32 159" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:68->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 266 'partselect' 'p_3' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 267 [1/1] (0.00ns)   --->   "%p_4 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %pack, i32 160, i32 191" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:68->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 267 'partselect' 'p_4' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 268 [1/1] (0.00ns)   --->   "%p_5 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %pack, i32 192, i32 223" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:68->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 268 'partselect' 'p_5' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 269 [1/1] (0.00ns)   --->   "%p_6 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %pack, i32 224, i32 255" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:68->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 269 'partselect' 'p_6' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 270 [1/1] (0.00ns)   --->   "%p_7 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %pack, i32 256, i32 287" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:68->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 270 'partselect' 'p_7' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 271 [1/1] (0.00ns)   --->   "%p_8 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %pack, i32 288, i32 319" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:68->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 271 'partselect' 'p_8' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 272 [1/1] (0.00ns)   --->   "%p_9 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %pack, i32 320, i32 351" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:68->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 272 'partselect' 'p_9' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 273 [1/1] (0.00ns)   --->   "%p_10 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %pack, i32 352, i32 383" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:68->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 273 'partselect' 'p_10' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 274 [1/1] (0.00ns)   --->   "%p_11 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %pack, i32 384, i32 415" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:68->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 274 'partselect' 'p_11' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 275 [1/1] (0.00ns)   --->   "%p_12 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %pack, i32 416, i32 447" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:68->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 275 'partselect' 'p_12' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 276 [1/1] (0.00ns)   --->   "%p_13 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %pack, i32 448, i32 479" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:68->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 276 'partselect' 'p_13' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 277 [1/1] (0.00ns)   --->   "%p_0 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %pack, i32 480, i32 511" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:68->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 277 'partselect' 'p_0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 297 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 297 'ret' 'ret_ln0' <Predicate = (icmp_ln115)> <Delay = 0.38>

State 76 <SV = 75> <Delay = 1.19>
ST_76 : Operation 278 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2_str"   --->   Operation 278 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 279 [1/1] (0.00ns)   --->   "%specpipeline_ln100 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_24" [../kernel/Memory.cpp:100->../kernel/Memory.cpp:122]   --->   Operation 279 'specpipeline' 'specpipeline_ln100' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 280 [1/1] (1.19ns)   --->   "%write_ln406 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %aSplit_0, i32 %trunc_ln170" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:406->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:277->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:146->../kernel/Memory.cpp:68->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 280 'write' 'write_ln406' <Predicate = true> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_76 : Operation 281 [1/1] (1.19ns)   --->   "%write_ln406 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %aSplit_1, i32 %p_s" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:406->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:277->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:146->../kernel/Memory.cpp:68->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 281 'write' 'write_ln406' <Predicate = true> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_76 : Operation 282 [1/1] (1.19ns)   --->   "%write_ln406 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %aSplit_2, i32 %p_1" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:406->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:277->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:146->../kernel/Memory.cpp:68->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 282 'write' 'write_ln406' <Predicate = true> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_76 : Operation 283 [1/1] (1.19ns)   --->   "%write_ln406 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %aSplit_3, i32 %p_2" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:406->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:277->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:146->../kernel/Memory.cpp:68->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 283 'write' 'write_ln406' <Predicate = true> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_76 : Operation 284 [1/1] (1.19ns)   --->   "%write_ln406 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %aSplit_4, i32 %p_3" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:406->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:277->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:146->../kernel/Memory.cpp:68->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 284 'write' 'write_ln406' <Predicate = true> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_76 : Operation 285 [1/1] (1.19ns)   --->   "%write_ln406 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %aSplit_5, i32 %p_4" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:406->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:277->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:146->../kernel/Memory.cpp:68->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 285 'write' 'write_ln406' <Predicate = true> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_76 : Operation 286 [1/1] (1.19ns)   --->   "%write_ln406 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %aSplit_6, i32 %p_5" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:406->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:277->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:146->../kernel/Memory.cpp:68->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 286 'write' 'write_ln406' <Predicate = true> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_76 : Operation 287 [1/1] (1.19ns)   --->   "%write_ln406 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %aSplit_7, i32 %p_6" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:406->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:277->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:146->../kernel/Memory.cpp:68->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 287 'write' 'write_ln406' <Predicate = true> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_76 : Operation 288 [1/1] (1.19ns)   --->   "%write_ln406 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %aSplit_8, i32 %p_7" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:406->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:277->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:146->../kernel/Memory.cpp:68->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 288 'write' 'write_ln406' <Predicate = true> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_76 : Operation 289 [1/1] (1.19ns)   --->   "%write_ln406 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %aSplit_9, i32 %p_8" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:406->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:277->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:146->../kernel/Memory.cpp:68->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 289 'write' 'write_ln406' <Predicate = true> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_76 : Operation 290 [1/1] (1.19ns)   --->   "%write_ln406 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %aSplit_10, i32 %p_9" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:406->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:277->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:146->../kernel/Memory.cpp:68->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 290 'write' 'write_ln406' <Predicate = true> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_76 : Operation 291 [1/1] (1.19ns)   --->   "%write_ln406 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %aSplit_11, i32 %p_10" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:406->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:277->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:146->../kernel/Memory.cpp:68->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 291 'write' 'write_ln406' <Predicate = true> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_76 : Operation 292 [1/1] (1.19ns)   --->   "%write_ln406 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %aSplit_12, i32 %p_11" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:406->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:277->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:146->../kernel/Memory.cpp:68->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 292 'write' 'write_ln406' <Predicate = true> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_76 : Operation 293 [1/1] (1.19ns)   --->   "%write_ln406 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %aSplit_13, i32 %p_12" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:406->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:277->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:146->../kernel/Memory.cpp:68->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 293 'write' 'write_ln406' <Predicate = true> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_76 : Operation 294 [1/1] (1.19ns)   --->   "%write_ln406 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %aSplit_14, i32 %p_13" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:406->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:277->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:146->../kernel/Memory.cpp:68->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 294 'write' 'write_ln406' <Predicate = true> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_76 : Operation 295 [1/1] (1.19ns)   --->   "%write_ln406 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %aSplit_15, i32 %p_0" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:406->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:277->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:146->../kernel/Memory.cpp:68->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122]   --->   Operation 295 'write' 'write_ln406' <Predicate = true> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_76 : Operation 296 [1/1] (0.00ns)   --->   "%br_ln99 = br void %for.body.i" [../kernel/Memory.cpp:99->../kernel/Memory.cpp:122]   --->   Operation 296 'br' 'br_ln99' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation 83 bit ('indvar_flatten67') [31]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten67' [58]  (0.387 ns)

 <State 2>: 2.452ns
The critical path consists of the following:
	'load' operation 62 bit ('indvar_flatten35_load', ../kernel/Memory.cpp:117) on local variable 'indvar_flatten35' [77]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln117', ../kernel/Memory.cpp:117) [81]  (1.120 ns)
	'select' operation 1 bit ('select_ln115', ../kernel/Memory.cpp:115) [88]  (0.278 ns)
	'xor' operation 1 bit ('xor_ln117', ../kernel/Memory.cpp:117) [93]  (0.122 ns)
	'and' operation 1 bit ('and_ln117_1', ../kernel/Memory.cpp:117) [95]  (0.122 ns)
	'or' operation 1 bit ('empty', ../kernel/Memory.cpp:117) [97]  (0.000 ns)
	'or' operation 1 bit ('empty_154', ../kernel/Memory.cpp:117) [98]  (0.122 ns)
	'select' operation 11 bit ('select_ln121_1', ../kernel/Memory.cpp:121) [161]  (0.301 ns)
	'store' operation 0 bit ('store_ln121', ../kernel/Memory.cpp:121) of variable 'select_ln121_1', ../kernel/Memory.cpp:121 on local variable 'indvar_flatten' [171]  (0.387 ns)

 <State 3>: 6.460ns
The critical path consists of the following:
	'load' operation 5 bit ('n1_load') on local variable 'n1', ../kernel/Memory.cpp:121 [73]  (0.000 ns)
	'select' operation 5 bit ('n1_mid26', ../kernel/Memory.cpp:117) [99]  (0.278 ns)
	'add' operation 5 bit ('add_ln121', ../kernel/Memory.cpp:121) [106]  (0.707 ns)
	'select' operation 5 bit ('select_ln121', ../kernel/Memory.cpp:121) [110]  (0.278 ns)
	'mul' operation 32 bit ('mul_ln16', ../kernel/Memory.cpp:16->../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [117]  (3.170 ns)
	'add' operation 32 bit ('add_ln16', ../kernel/Memory.cpp:16->../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [118]  (0.880 ns)
	'add' operation 64 bit ('add_ln64', ../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [121]  (1.147 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 512 bit ('gmem0_addr', ../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [124]  (0.000 ns)
	bus request operation ('pack_req', ../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) on port 'gmem0' (../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [125]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('pack_req', ../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) on port 'gmem0' (../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [125]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('pack_req', ../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) on port 'gmem0' (../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [125]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('pack_req', ../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) on port 'gmem0' (../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [125]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('pack_req', ../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) on port 'gmem0' (../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [125]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('pack_req', ../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) on port 'gmem0' (../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [125]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('pack_req', ../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) on port 'gmem0' (../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [125]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus request operation ('pack_req', ../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) on port 'gmem0' (../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [125]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus request operation ('pack_req', ../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) on port 'gmem0' (../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [125]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus request operation ('pack_req', ../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) on port 'gmem0' (../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [125]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus request operation ('pack_req', ../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) on port 'gmem0' (../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [125]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus request operation ('pack_req', ../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) on port 'gmem0' (../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [125]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus request operation ('pack_req', ../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) on port 'gmem0' (../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [125]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus request operation ('pack_req', ../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) on port 'gmem0' (../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [125]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus request operation ('pack_req', ../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) on port 'gmem0' (../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [125]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus request operation ('pack_req', ../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) on port 'gmem0' (../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [125]  (7.300 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus request operation ('pack_req', ../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) on port 'gmem0' (../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [125]  (7.300 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus request operation ('pack_req', ../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) on port 'gmem0' (../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [125]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus request operation ('pack_req', ../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) on port 'gmem0' (../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [125]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus request operation ('pack_req', ../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) on port 'gmem0' (../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [125]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus request operation ('pack_req', ../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) on port 'gmem0' (../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [125]  (7.300 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	bus request operation ('pack_req', ../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) on port 'gmem0' (../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [125]  (7.300 ns)

 <State 26>: 7.300ns
The critical path consists of the following:
	bus request operation ('pack_req', ../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) on port 'gmem0' (../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [125]  (7.300 ns)

 <State 27>: 7.300ns
The critical path consists of the following:
	bus request operation ('pack_req', ../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) on port 'gmem0' (../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [125]  (7.300 ns)

 <State 28>: 7.300ns
The critical path consists of the following:
	bus request operation ('pack_req', ../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) on port 'gmem0' (../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [125]  (7.300 ns)

 <State 29>: 7.300ns
The critical path consists of the following:
	bus request operation ('pack_req', ../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) on port 'gmem0' (../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [125]  (7.300 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus request operation ('pack_req', ../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) on port 'gmem0' (../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [125]  (7.300 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	bus request operation ('pack_req', ../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) on port 'gmem0' (../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [125]  (7.300 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	bus request operation ('pack_req', ../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) on port 'gmem0' (../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [125]  (7.300 ns)

 <State 33>: 7.300ns
The critical path consists of the following:
	bus request operation ('pack_req', ../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) on port 'gmem0' (../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [125]  (7.300 ns)

 <State 34>: 7.300ns
The critical path consists of the following:
	bus request operation ('pack_req', ../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) on port 'gmem0' (../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [125]  (7.300 ns)

 <State 35>: 7.300ns
The critical path consists of the following:
	bus request operation ('pack_req', ../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) on port 'gmem0' (../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [125]  (7.300 ns)

 <State 36>: 7.300ns
The critical path consists of the following:
	bus request operation ('pack_req', ../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) on port 'gmem0' (../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [125]  (7.300 ns)

 <State 37>: 7.300ns
The critical path consists of the following:
	bus request operation ('pack_req', ../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) on port 'gmem0' (../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [125]  (7.300 ns)

 <State 38>: 7.300ns
The critical path consists of the following:
	bus request operation ('pack_req', ../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) on port 'gmem0' (../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [125]  (7.300 ns)

 <State 39>: 7.300ns
The critical path consists of the following:
	bus request operation ('pack_req', ../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) on port 'gmem0' (../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [125]  (7.300 ns)

 <State 40>: 7.300ns
The critical path consists of the following:
	bus request operation ('pack_req', ../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) on port 'gmem0' (../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [125]  (7.300 ns)

 <State 41>: 7.300ns
The critical path consists of the following:
	bus request operation ('pack_req', ../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) on port 'gmem0' (../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [125]  (7.300 ns)

 <State 42>: 7.300ns
The critical path consists of the following:
	bus request operation ('pack_req', ../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) on port 'gmem0' (../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [125]  (7.300 ns)

 <State 43>: 7.300ns
The critical path consists of the following:
	bus request operation ('pack_req', ../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) on port 'gmem0' (../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [125]  (7.300 ns)

 <State 44>: 7.300ns
The critical path consists of the following:
	bus request operation ('pack_req', ../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) on port 'gmem0' (../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [125]  (7.300 ns)

 <State 45>: 7.300ns
The critical path consists of the following:
	bus request operation ('pack_req', ../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) on port 'gmem0' (../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [125]  (7.300 ns)

 <State 46>: 7.300ns
The critical path consists of the following:
	bus request operation ('pack_req', ../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) on port 'gmem0' (../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [125]  (7.300 ns)

 <State 47>: 7.300ns
The critical path consists of the following:
	bus request operation ('pack_req', ../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) on port 'gmem0' (../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [125]  (7.300 ns)

 <State 48>: 7.300ns
The critical path consists of the following:
	bus request operation ('pack_req', ../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) on port 'gmem0' (../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [125]  (7.300 ns)

 <State 49>: 7.300ns
The critical path consists of the following:
	bus request operation ('pack_req', ../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) on port 'gmem0' (../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [125]  (7.300 ns)

 <State 50>: 7.300ns
The critical path consists of the following:
	bus request operation ('pack_req', ../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) on port 'gmem0' (../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [125]  (7.300 ns)

 <State 51>: 7.300ns
The critical path consists of the following:
	bus request operation ('pack_req', ../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) on port 'gmem0' (../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [125]  (7.300 ns)

 <State 52>: 7.300ns
The critical path consists of the following:
	bus request operation ('pack_req', ../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) on port 'gmem0' (../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [125]  (7.300 ns)

 <State 53>: 7.300ns
The critical path consists of the following:
	bus request operation ('pack_req', ../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) on port 'gmem0' (../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [125]  (7.300 ns)

 <State 54>: 7.300ns
The critical path consists of the following:
	bus request operation ('pack_req', ../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) on port 'gmem0' (../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [125]  (7.300 ns)

 <State 55>: 7.300ns
The critical path consists of the following:
	bus request operation ('pack_req', ../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) on port 'gmem0' (../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [125]  (7.300 ns)

 <State 56>: 7.300ns
The critical path consists of the following:
	bus request operation ('pack_req', ../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) on port 'gmem0' (../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [125]  (7.300 ns)

 <State 57>: 7.300ns
The critical path consists of the following:
	bus request operation ('pack_req', ../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) on port 'gmem0' (../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [125]  (7.300 ns)

 <State 58>: 7.300ns
The critical path consists of the following:
	bus request operation ('pack_req', ../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) on port 'gmem0' (../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [125]  (7.300 ns)

 <State 59>: 7.300ns
The critical path consists of the following:
	bus request operation ('pack_req', ../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) on port 'gmem0' (../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [125]  (7.300 ns)

 <State 60>: 7.300ns
The critical path consists of the following:
	bus request operation ('pack_req', ../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) on port 'gmem0' (../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [125]  (7.300 ns)

 <State 61>: 7.300ns
The critical path consists of the following:
	bus request operation ('pack_req', ../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) on port 'gmem0' (../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [125]  (7.300 ns)

 <State 62>: 7.300ns
The critical path consists of the following:
	bus request operation ('pack_req', ../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) on port 'gmem0' (../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [125]  (7.300 ns)

 <State 63>: 7.300ns
The critical path consists of the following:
	bus request operation ('pack_req', ../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) on port 'gmem0' (../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [125]  (7.300 ns)

 <State 64>: 7.300ns
The critical path consists of the following:
	bus request operation ('pack_req', ../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) on port 'gmem0' (../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [125]  (7.300 ns)

 <State 65>: 7.300ns
The critical path consists of the following:
	bus request operation ('pack_req', ../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) on port 'gmem0' (../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [125]  (7.300 ns)

 <State 66>: 7.300ns
The critical path consists of the following:
	bus request operation ('pack_req', ../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) on port 'gmem0' (../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [125]  (7.300 ns)

 <State 67>: 7.300ns
The critical path consists of the following:
	bus request operation ('pack_req', ../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) on port 'gmem0' (../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [125]  (7.300 ns)

 <State 68>: 7.300ns
The critical path consists of the following:
	bus request operation ('pack_req', ../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) on port 'gmem0' (../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [125]  (7.300 ns)

 <State 69>: 7.300ns
The critical path consists of the following:
	bus request operation ('pack_req', ../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) on port 'gmem0' (../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [125]  (7.300 ns)

 <State 70>: 7.300ns
The critical path consists of the following:
	bus request operation ('pack_req', ../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) on port 'gmem0' (../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [125]  (7.300 ns)

 <State 71>: 7.300ns
The critical path consists of the following:
	bus request operation ('pack_req', ../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) on port 'gmem0' (../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [125]  (7.300 ns)

 <State 72>: 7.300ns
The critical path consists of the following:
	bus request operation ('pack_req', ../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) on port 'gmem0' (../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [125]  (7.300 ns)

 <State 73>: 7.300ns
The critical path consists of the following:
	bus request operation ('pack_req', ../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) on port 'gmem0' (../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [125]  (7.300 ns)

 <State 74>: 7.300ns
The critical path consists of the following:
	bus request operation ('pack_req', ../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) on port 'gmem0' (../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [125]  (7.300 ns)

 <State 75>: 7.300ns
The critical path consists of the following:
	bus read operation ('pack', ../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) on port 'gmem0' (../kernel/Memory.cpp:64->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [126]  (7.300 ns)

 <State 76>: 1.193ns
The critical path consists of the following:
	fifo write operation ('write_ln406', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:406->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:277->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:146->../kernel/Memory.cpp:68->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) on port 'aSplit_0' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:406->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:277->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:146->../kernel/Memory.cpp:68->../kernel/Memory.cpp:102->../kernel/Memory.cpp:122) [128]  (1.193 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
