// Seed: 2546890652
module module_0 (
    input wire id_0
    , id_7,
    input wand id_1,
    input supply0 id_2
    , id_8, id_9,
    input tri1 id_3,
    output wor id_4,
    input wor id_5
);
  static logic [(  -1  ) : -1 'b0] id_10;
  assign module_1._id_1 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd1,
    parameter id_6 = 32'd83
) (
    input supply0 id_0,
    input tri _id_1,
    input supply0 id_2,
    output wor id_3,
    input supply0 id_4,
    input tri0 id_5,
    input uwire _id_6,
    input supply1 id_7,
    input supply1 id_8
    , id_12,
    input wire id_9,
    input tri1 id_10
);
  wire [-1  -  id_1 : id_6] id_13;
  module_0 modCall_1 (
      id_0,
      id_7,
      id_10,
      id_9,
      id_3,
      id_10
  );
endmodule
