<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>STM32F100xE HAL User Manual: DMA Burst Base Address</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32F100xE HAL User Manual
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#define-members">Defines</a>  </div>
  <div class="headertitle">
<div class="title">DMA Burst Base Address</div>  </div>
<div class="ingroups"><a class="el" href="group__TIM__LL__Exported__Constants.html">TIM Exported Constants</a></div></div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__LL__EC__DMABURST__BASEADDR.html#ga0ec23b17438a9ca018f83aebe2f5a65a">LL_TIM_DMABURST_BASEADDR_CR1</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__LL__EC__DMABURST__BASEADDR.html#ga576dd87bf9161b17b3cf6eec8a751e0a">LL_TIM_DMABURST_BASEADDR_CR2</a>&#160;&#160;&#160;TIM_DCR_DBA_0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__LL__EC__DMABURST__BASEADDR.html#gafedc6a0291cad82d8a7b09b8590757b4">LL_TIM_DMABURST_BASEADDR_SMCR</a>&#160;&#160;&#160;TIM_DCR_DBA_1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__LL__EC__DMABURST__BASEADDR.html#gadf666a272972b54fc3b292cd7500f8c4">LL_TIM_DMABURST_BASEADDR_DIER</a>&#160;&#160;&#160;(TIM_DCR_DBA_1 |  TIM_DCR_DBA_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__LL__EC__DMABURST__BASEADDR.html#ga871dfeea2a3a19249e8060064b838d47">LL_TIM_DMABURST_BASEADDR_SR</a>&#160;&#160;&#160;TIM_DCR_DBA_2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__LL__EC__DMABURST__BASEADDR.html#ga7eba21ee27c1ae9213ae5b06beb4c66f">LL_TIM_DMABURST_BASEADDR_EGR</a>&#160;&#160;&#160;(TIM_DCR_DBA_2 | TIM_DCR_DBA_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__LL__EC__DMABURST__BASEADDR.html#gae6d7453bef5469d0e70fc28e3a39cc47">LL_TIM_DMABURST_BASEADDR_CCMR1</a>&#160;&#160;&#160;(TIM_DCR_DBA_2 | TIM_DCR_DBA_1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__LL__EC__DMABURST__BASEADDR.html#ga242372ab048e82422f90395fa49adc65">LL_TIM_DMABURST_BASEADDR_CCMR2</a>&#160;&#160;&#160;(TIM_DCR_DBA_2 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__LL__EC__DMABURST__BASEADDR.html#gab085aa1ae75d0c2b7022cd7ce040aa59">LL_TIM_DMABURST_BASEADDR_CCER</a>&#160;&#160;&#160;TIM_DCR_DBA_3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__LL__EC__DMABURST__BASEADDR.html#ga36f01c6a2c698e9f93593227742354c7">LL_TIM_DMABURST_BASEADDR_CNT</a>&#160;&#160;&#160;(TIM_DCR_DBA_3 | TIM_DCR_DBA_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__LL__EC__DMABURST__BASEADDR.html#ga9cf6c2763bf9b64a0a3773f5d6f5c51b">LL_TIM_DMABURST_BASEADDR_PSC</a>&#160;&#160;&#160;(TIM_DCR_DBA_3 | TIM_DCR_DBA_1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__LL__EC__DMABURST__BASEADDR.html#gad4c2906d41dba15781631b60bb1ed796">LL_TIM_DMABURST_BASEADDR_ARR</a>&#160;&#160;&#160;(TIM_DCR_DBA_3 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__LL__EC__DMABURST__BASEADDR.html#ga8c58504736fbbaf404e0b5afac6813bf">LL_TIM_DMABURST_BASEADDR_RCR</a>&#160;&#160;&#160;(TIM_DCR_DBA_3 | TIM_DCR_DBA_2)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__LL__EC__DMABURST__BASEADDR.html#gaba28346cb3fe179728e3ad9721475cca">LL_TIM_DMABURST_BASEADDR_CCR1</a>&#160;&#160;&#160;(TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__LL__EC__DMABURST__BASEADDR.html#gaefc187c177da766d8c63f63335ff0794">LL_TIM_DMABURST_BASEADDR_CCR2</a>&#160;&#160;&#160;(TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__LL__EC__DMABURST__BASEADDR.html#ga721232c3556eceff5a78ca651d32e35f">LL_TIM_DMABURST_BASEADDR_CCR3</a>&#160;&#160;&#160;(TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__LL__EC__DMABURST__BASEADDR.html#ga3b68c3570e647243e1824218db2c0d34">LL_TIM_DMABURST_BASEADDR_CCR4</a>&#160;&#160;&#160;TIM_DCR_DBA_4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__LL__EC__DMABURST__BASEADDR.html#ga8fc934216e27984292138573706e8770">LL_TIM_DMABURST_BASEADDR_BDTR</a>&#160;&#160;&#160;(TIM_DCR_DBA_4 | TIM_DCR_DBA_0)</td></tr>
</table>
<hr/><h2>Define Documentation</h2>
<a class="anchor" id="gad4c2906d41dba15781631b60bb1ed796"></a><!-- doxytag: member="stm32f1xx_ll_tim.h::LL_TIM_DMABURST_BASEADDR_ARR" ref="gad4c2906d41dba15781631b60bb1ed796" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__TIM__LL__EC__DMABURST__BASEADDR.html#gad4c2906d41dba15781631b60bb1ed796">LL_TIM_DMABURST_BASEADDR_ARR</a>&#160;&#160;&#160;(TIM_DCR_DBA_3 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TIMx_ARR register is the DMA base address for DMA burst </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__tim_8h_source.html#l00833">833</a> of file <a class="el" href="stm32f1xx__ll__tim_8h_source.html">stm32f1xx_ll_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8fc934216e27984292138573706e8770"></a><!-- doxytag: member="stm32f1xx_ll_tim.h::LL_TIM_DMABURST_BASEADDR_BDTR" ref="ga8fc934216e27984292138573706e8770" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__TIM__LL__EC__DMABURST__BASEADDR.html#ga8fc934216e27984292138573706e8770">LL_TIM_DMABURST_BASEADDR_BDTR</a>&#160;&#160;&#160;(TIM_DCR_DBA_4 | TIM_DCR_DBA_0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TIMx_BDTR register is the DMA base address for DMA burst </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__tim_8h_source.html#l00839">839</a> of file <a class="el" href="stm32f1xx__ll__tim_8h_source.html">stm32f1xx_ll_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab085aa1ae75d0c2b7022cd7ce040aa59"></a><!-- doxytag: member="stm32f1xx_ll_tim.h::LL_TIM_DMABURST_BASEADDR_CCER" ref="gab085aa1ae75d0c2b7022cd7ce040aa59" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__TIM__LL__EC__DMABURST__BASEADDR.html#gab085aa1ae75d0c2b7022cd7ce040aa59">LL_TIM_DMABURST_BASEADDR_CCER</a>&#160;&#160;&#160;TIM_DCR_DBA_3</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TIMx_CCER register is the DMA base address for DMA burst </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__tim_8h_source.html#l00830">830</a> of file <a class="el" href="stm32f1xx__ll__tim_8h_source.html">stm32f1xx_ll_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae6d7453bef5469d0e70fc28e3a39cc47"></a><!-- doxytag: member="stm32f1xx_ll_tim.h::LL_TIM_DMABURST_BASEADDR_CCMR1" ref="gae6d7453bef5469d0e70fc28e3a39cc47" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__TIM__LL__EC__DMABURST__BASEADDR.html#gae6d7453bef5469d0e70fc28e3a39cc47">LL_TIM_DMABURST_BASEADDR_CCMR1</a>&#160;&#160;&#160;(TIM_DCR_DBA_2 | TIM_DCR_DBA_1)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TIMx_CCMR1 register is the DMA base address for DMA burst </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__tim_8h_source.html#l00828">828</a> of file <a class="el" href="stm32f1xx__ll__tim_8h_source.html">stm32f1xx_ll_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga242372ab048e82422f90395fa49adc65"></a><!-- doxytag: member="stm32f1xx_ll_tim.h::LL_TIM_DMABURST_BASEADDR_CCMR2" ref="ga242372ab048e82422f90395fa49adc65" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__TIM__LL__EC__DMABURST__BASEADDR.html#ga242372ab048e82422f90395fa49adc65">LL_TIM_DMABURST_BASEADDR_CCMR2</a>&#160;&#160;&#160;(TIM_DCR_DBA_2 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TIMx_CCMR2 register is the DMA base address for DMA burst </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__tim_8h_source.html#l00829">829</a> of file <a class="el" href="stm32f1xx__ll__tim_8h_source.html">stm32f1xx_ll_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaba28346cb3fe179728e3ad9721475cca"></a><!-- doxytag: member="stm32f1xx_ll_tim.h::LL_TIM_DMABURST_BASEADDR_CCR1" ref="gaba28346cb3fe179728e3ad9721475cca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__TIM__LL__EC__DMABURST__BASEADDR.html#gaba28346cb3fe179728e3ad9721475cca">LL_TIM_DMABURST_BASEADDR_CCR1</a>&#160;&#160;&#160;(TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TIMx_CCR1 register is the DMA base address for DMA burst </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__tim_8h_source.html#l00835">835</a> of file <a class="el" href="stm32f1xx__ll__tim_8h_source.html">stm32f1xx_ll_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaefc187c177da766d8c63f63335ff0794"></a><!-- doxytag: member="stm32f1xx_ll_tim.h::LL_TIM_DMABURST_BASEADDR_CCR2" ref="gaefc187c177da766d8c63f63335ff0794" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__TIM__LL__EC__DMABURST__BASEADDR.html#gaefc187c177da766d8c63f63335ff0794">LL_TIM_DMABURST_BASEADDR_CCR2</a>&#160;&#160;&#160;(TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TIMx_CCR2 register is the DMA base address for DMA burst </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__tim_8h_source.html#l00836">836</a> of file <a class="el" href="stm32f1xx__ll__tim_8h_source.html">stm32f1xx_ll_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga721232c3556eceff5a78ca651d32e35f"></a><!-- doxytag: member="stm32f1xx_ll_tim.h::LL_TIM_DMABURST_BASEADDR_CCR3" ref="ga721232c3556eceff5a78ca651d32e35f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__TIM__LL__EC__DMABURST__BASEADDR.html#ga721232c3556eceff5a78ca651d32e35f">LL_TIM_DMABURST_BASEADDR_CCR3</a>&#160;&#160;&#160;(TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TIMx_CCR3 register is the DMA base address for DMA burst </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__tim_8h_source.html#l00837">837</a> of file <a class="el" href="stm32f1xx__ll__tim_8h_source.html">stm32f1xx_ll_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3b68c3570e647243e1824218db2c0d34"></a><!-- doxytag: member="stm32f1xx_ll_tim.h::LL_TIM_DMABURST_BASEADDR_CCR4" ref="ga3b68c3570e647243e1824218db2c0d34" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__TIM__LL__EC__DMABURST__BASEADDR.html#ga3b68c3570e647243e1824218db2c0d34">LL_TIM_DMABURST_BASEADDR_CCR4</a>&#160;&#160;&#160;TIM_DCR_DBA_4</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TIMx_CCR4 register is the DMA base address for DMA burst </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__tim_8h_source.html#l00838">838</a> of file <a class="el" href="stm32f1xx__ll__tim_8h_source.html">stm32f1xx_ll_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga36f01c6a2c698e9f93593227742354c7"></a><!-- doxytag: member="stm32f1xx_ll_tim.h::LL_TIM_DMABURST_BASEADDR_CNT" ref="ga36f01c6a2c698e9f93593227742354c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__TIM__LL__EC__DMABURST__BASEADDR.html#ga36f01c6a2c698e9f93593227742354c7">LL_TIM_DMABURST_BASEADDR_CNT</a>&#160;&#160;&#160;(TIM_DCR_DBA_3 | TIM_DCR_DBA_0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TIMx_CNT register is the DMA base address for DMA burst </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__tim_8h_source.html#l00831">831</a> of file <a class="el" href="stm32f1xx__ll__tim_8h_source.html">stm32f1xx_ll_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0ec23b17438a9ca018f83aebe2f5a65a"></a><!-- doxytag: member="stm32f1xx_ll_tim.h::LL_TIM_DMABURST_BASEADDR_CR1" ref="ga0ec23b17438a9ca018f83aebe2f5a65a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__TIM__LL__EC__DMABURST__BASEADDR.html#ga0ec23b17438a9ca018f83aebe2f5a65a">LL_TIM_DMABURST_BASEADDR_CR1</a>&#160;&#160;&#160;0x00000000U</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TIMx_CR1 register is the DMA base address for DMA burst </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__tim_8h_source.html#l00822">822</a> of file <a class="el" href="stm32f1xx__ll__tim_8h_source.html">stm32f1xx_ll_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga576dd87bf9161b17b3cf6eec8a751e0a"></a><!-- doxytag: member="stm32f1xx_ll_tim.h::LL_TIM_DMABURST_BASEADDR_CR2" ref="ga576dd87bf9161b17b3cf6eec8a751e0a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__TIM__LL__EC__DMABURST__BASEADDR.html#ga576dd87bf9161b17b3cf6eec8a751e0a">LL_TIM_DMABURST_BASEADDR_CR2</a>&#160;&#160;&#160;TIM_DCR_DBA_0</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TIMx_CR2 register is the DMA base address for DMA burst </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__tim_8h_source.html#l00823">823</a> of file <a class="el" href="stm32f1xx__ll__tim_8h_source.html">stm32f1xx_ll_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadf666a272972b54fc3b292cd7500f8c4"></a><!-- doxytag: member="stm32f1xx_ll_tim.h::LL_TIM_DMABURST_BASEADDR_DIER" ref="gadf666a272972b54fc3b292cd7500f8c4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__TIM__LL__EC__DMABURST__BASEADDR.html#gadf666a272972b54fc3b292cd7500f8c4">LL_TIM_DMABURST_BASEADDR_DIER</a>&#160;&#160;&#160;(TIM_DCR_DBA_1 |  TIM_DCR_DBA_0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TIMx_DIER register is the DMA base address for DMA burst </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__tim_8h_source.html#l00825">825</a> of file <a class="el" href="stm32f1xx__ll__tim_8h_source.html">stm32f1xx_ll_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7eba21ee27c1ae9213ae5b06beb4c66f"></a><!-- doxytag: member="stm32f1xx_ll_tim.h::LL_TIM_DMABURST_BASEADDR_EGR" ref="ga7eba21ee27c1ae9213ae5b06beb4c66f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__TIM__LL__EC__DMABURST__BASEADDR.html#ga7eba21ee27c1ae9213ae5b06beb4c66f">LL_TIM_DMABURST_BASEADDR_EGR</a>&#160;&#160;&#160;(TIM_DCR_DBA_2 | TIM_DCR_DBA_0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TIMx_EGR register is the DMA base address for DMA burst </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__tim_8h_source.html#l00827">827</a> of file <a class="el" href="stm32f1xx__ll__tim_8h_source.html">stm32f1xx_ll_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9cf6c2763bf9b64a0a3773f5d6f5c51b"></a><!-- doxytag: member="stm32f1xx_ll_tim.h::LL_TIM_DMABURST_BASEADDR_PSC" ref="ga9cf6c2763bf9b64a0a3773f5d6f5c51b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__TIM__LL__EC__DMABURST__BASEADDR.html#ga9cf6c2763bf9b64a0a3773f5d6f5c51b">LL_TIM_DMABURST_BASEADDR_PSC</a>&#160;&#160;&#160;(TIM_DCR_DBA_3 | TIM_DCR_DBA_1)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TIMx_PSC register is the DMA base address for DMA burst </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__tim_8h_source.html#l00832">832</a> of file <a class="el" href="stm32f1xx__ll__tim_8h_source.html">stm32f1xx_ll_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8c58504736fbbaf404e0b5afac6813bf"></a><!-- doxytag: member="stm32f1xx_ll_tim.h::LL_TIM_DMABURST_BASEADDR_RCR" ref="ga8c58504736fbbaf404e0b5afac6813bf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__TIM__LL__EC__DMABURST__BASEADDR.html#ga8c58504736fbbaf404e0b5afac6813bf">LL_TIM_DMABURST_BASEADDR_RCR</a>&#160;&#160;&#160;(TIM_DCR_DBA_3 | TIM_DCR_DBA_2)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TIMx_RCR register is the DMA base address for DMA burst </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__tim_8h_source.html#l00834">834</a> of file <a class="el" href="stm32f1xx__ll__tim_8h_source.html">stm32f1xx_ll_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafedc6a0291cad82d8a7b09b8590757b4"></a><!-- doxytag: member="stm32f1xx_ll_tim.h::LL_TIM_DMABURST_BASEADDR_SMCR" ref="gafedc6a0291cad82d8a7b09b8590757b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__TIM__LL__EC__DMABURST__BASEADDR.html#gafedc6a0291cad82d8a7b09b8590757b4">LL_TIM_DMABURST_BASEADDR_SMCR</a>&#160;&#160;&#160;TIM_DCR_DBA_1</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TIMx_SMCR register is the DMA base address for DMA burst </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__tim_8h_source.html#l00824">824</a> of file <a class="el" href="stm32f1xx__ll__tim_8h_source.html">stm32f1xx_ll_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga871dfeea2a3a19249e8060064b838d47"></a><!-- doxytag: member="stm32f1xx_ll_tim.h::LL_TIM_DMABURST_BASEADDR_SR" ref="ga871dfeea2a3a19249e8060064b838d47" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__TIM__LL__EC__DMABURST__BASEADDR.html#ga871dfeea2a3a19249e8060064b838d47">LL_TIM_DMABURST_BASEADDR_SR</a>&#160;&#160;&#160;TIM_DCR_DBA_2</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TIMx_SR register is the DMA base address for DMA burst </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__tim_8h_source.html#l00826">826</a> of file <a class="el" href="stm32f1xx__ll__tim_8h_source.html">stm32f1xx_ll_tim.h</a>.</p>

</div>
</div>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Tue May 14 2019 08:53:56 for STM32F100xE HAL User Manual by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
