
==============================================================================
XRT Build Version: 2.6.0 (2020.1)
       Build Date: 2020-07-09 15:20:59
          Hash ID: 12115fd4054cb46a5ade62fafa74c523f59116e6
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2020.1) on Wed May 27 19:54:35 MDT 2020
   Version:                2.6.0
   Kernels:                mmult
   Signature:              
   Content:                SW Emulation Binary
   UUID (xclbin):          26a6108b-b450-4c96-9c35-965ff5c8eaef
   Sections:               BITSTREAM, BUILD_METADATA, EMBEDDED_METADATA, 
                           DEBUG_DATA
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  aws-vu9p-f1
   Name:                   shell-v04261818
   Version:                201920.2
   Generated Version:      Vivado 2019.2 (SW Build: 2708876)
   Created:                Tue Apr 28 20:02:31 2020
   FPGA Device:            --
   Board Vendor:           amazon
   Board Name:             
   Board Part:             
   Platform VBNV:          <not defined>
   Static UUID:            00000000-0000-0000-0000-000000000000
   Feature ROM TimeStamp:  0

Clocks
------
   No clock frequency data available.

Memory Configuration
--------------------
   No memory configuration data available.
==============================================================================
Kernel: mmult

Definition
----------
   Signature: mmult (void* Input_1, void* Input_2, void* Output)

Ports
-----
   Port:          M_AXI_AXIMM1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          M_AXI_AXIMM2
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        mmult_1
   Base Address: --

   Argument:          Input_1
   Register Offset:   0x10
   Port:              M_AXI_AXIMM1
   Memory:            <not applicable>

   Argument:          Input_2
   Register Offset:   0x1C
   Port:              M_AXI_AXIMM2
   Memory:            <not applicable>

   Argument:          Output
   Register Offset:   0x28
   Port:              M_AXI_AXIMM1
   Memory:            <not applicable>
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2020.1 - Wed May 27 19:54:35 MDT 2020 (SW BUILD: 2902540)
   Command Line:  v++ -t sw_emu --config design.cfg --jobs 8 --optimize 3 -l -ommult.xclbin mmult.xo 
   Options:       -t sw_emu
                  --config design.cfg
                  --jobs 8
                  --optimize 3
                  -l
                  -ommult.xclbin mmult.xo 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
