\hypertarget{union__hw__usb__stat}{}\section{\+\_\+hw\+\_\+usb\+\_\+stat Union Reference}
\label{union__hw__usb__stat}\index{\+\_\+hw\+\_\+usb\+\_\+stat@{\+\_\+hw\+\_\+usb\+\_\+stat}}


H\+W\+\_\+\+U\+S\+B\+\_\+\+S\+T\+AT -\/ Status register (RO)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+usb.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__usb__stat_1_1__hw__usb__stat__bitfields}{\+\_\+hw\+\_\+usb\+\_\+stat\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t {\bfseries U}\hypertarget{union__hw__usb__stat_abc56c14a713e2fd65af213622e2fc52c}{}\label{union__hw__usb__stat_abc56c14a713e2fd65af213622e2fc52c}

\item 
struct \hyperlink{struct__hw__usb__stat_1_1__hw__usb__stat__bitfields}{\+\_\+hw\+\_\+usb\+\_\+stat\+::\+\_\+hw\+\_\+usb\+\_\+stat\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__usb__stat_a45a563d91f69d4823c7e4cf268a3902b}{}\label{union__hw__usb__stat_a45a563d91f69d4823c7e4cf268a3902b}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+U\+S\+B\+\_\+\+S\+T\+AT -\/ Status register (RO) 

Reset value\+: 0x00U

Reports the transaction status within the U\+SB module. When the processor\textquotesingle{}s interrupt controller has received a T\+O\+K\+D\+NE, interrupt the Status Register must be read to determine the status of the previous endpoint communication. The data in the status register is valid when T\+O\+K\+D\+NE interrupt is asserted. The Status register is actually a read window into a status F\+I\+FO maintained by the U\+SB module. When the U\+SB module uses a BD, it updates the Status register. If another U\+SB transaction is performed before the T\+O\+K\+D\+NE interrupt is serviced, the U\+SB module stores the status of the next transaction in the S\+T\+AT F\+I\+FO. Thus S\+T\+AT is actually a four byte F\+I\+FO that allows the processor core to process one transaction while the S\+IE is processing the next transaction. Clearing the T\+O\+K\+D\+NE bit in the I\+S\+T\+AT register causes the S\+IE to update S\+T\+AT with the contents of the next S\+T\+AT value. If the data in the S\+T\+AT holding register is valid, the S\+IE immediately reasserts to T\+O\+K\+D\+NE interrupt. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+usb.\+h\end{DoxyCompactItemize}
