--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml photon.twx photon.ncd -o photon.twr photon.pcf -ucf
xem6010.ucf

Design file:              photon.ncd
Physical constraint file: photon.pcf
Device,package,speed:     xc6slx45,fgg484,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Paths for end point okHI/flop4 (SLICE_X28Y17.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     18.818ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop3 (FF)
  Destination:          okHI/flop4 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.977ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop3 to okHI/flop4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y17.AQ      Tcko                  0.476   okHI/rst4
                                                       okHI/flop3
    SLICE_X28Y17.BX      net (fanout=2)        1.387   okHI/rst3
    SLICE_X28Y17.CLK     Tdick                 0.114   okHI/rst4
                                                       okHI/flop4
    -------------------------------------------------  ---------------------------
    Total                                      1.977ns (0.590ns logic, 1.387ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop2 (SLICE_X29Y13.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     18.910ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop1 (FF)
  Destination:          okHI/flop2 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.878ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (0.119 - 0.126)
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop1 to okHI/flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y13.AQ      Tcko                  0.476   okHI/rst1
                                                       okHI/flop1
    SLICE_X29Y13.DX      net (fanout=1)        1.288   okHI/rst1
    SLICE_X29Y13.CLK     Tdick                 0.114   okHI/rst2
                                                       okHI/flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.878ns (0.590ns logic, 1.288ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop3 (SLICE_X28Y17.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop2 (FF)
  Destination:          okHI/flop3 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.404ns (Levels of Logic = 0)
  Clock Path Skew:      0.185ns (0.957 - 0.772)
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop2 to okHI/flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y13.DQ      Tcko                  0.430   okHI/rst2
                                                       okHI/flop2
    SLICE_X28Y17.AX      net (fanout=2)        0.860   okHI/rst2
    SLICE_X28Y17.CLK     Tdick                 0.114   okHI/rst4
                                                       okHI/flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.404ns (0.544ns logic, 0.860ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point okHI/flop3 (SLICE_X28Y17.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.516ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop2 (FF)
  Destination:          okHI/flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.657ns (Levels of Logic = 0)
  Clock Path Skew:      0.141ns (0.594 - 0.453)
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop2 to okHI/flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y13.DQ      Tcko                  0.198   okHI/rst2
                                                       okHI/flop2
    SLICE_X28Y17.AX      net (fanout=2)        0.411   okHI/rst2
    SLICE_X28Y17.CLK     Tckdi       (-Th)    -0.048   okHI/rst4
                                                       okHI/flop3
    -------------------------------------------------  ---------------------------
    Total                                      0.657ns (0.246ns logic, 0.411ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop2 (SLICE_X29Y13.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.098ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop1 (FF)
  Destination:          okHI/flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.098ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop1 to okHI/flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y13.AQ      Tcko                  0.200   okHI/rst1
                                                       okHI/flop1
    SLICE_X29Y13.DX      net (fanout=1)        0.839   okHI/rst1
    SLICE_X29Y13.CLK     Tckdi       (-Th)    -0.059   okHI/rst2
                                                       okHI/flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.098ns (0.259ns logic, 0.839ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop4 (SLICE_X28Y17.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.157ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop3 (FF)
  Destination:          okHI/flop4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.157ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop3 to okHI/flop4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y17.AQ      Tcko                  0.200   okHI/rst4
                                                       okHI/flop3
    SLICE_X28Y17.BX      net (fanout=2)        0.909   okHI/rst3
    SLICE_X28Y17.CLK     Tckdi       (-Th)    -0.048   okHI/rst4
                                                       okHI/flop4
    -------------------------------------------------  ---------------------------
    Total                                      1.157ns (0.248ns logic, 0.909ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.830ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.830ns
  Low pulse: 10.415ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y3.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.830ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.830ns
  High pulse: 10.415ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y3.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.830ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y3.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Clk1 = PERIOD TIMEGRP "clk1" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Clk1 = PERIOD TIMEGRP "clk1" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.010ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.990ns (334.448MHz) (Tdcmper_CLKOUT)
  Physical resource: pll/dcm_sp_inst/CLK2X
  Logical resource: pll/dcm_sp_inst/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: pll/clk2x
--------------------------------------------------------------------------------
Slack: 4.010ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 5.990ns (166.945MHz) (Tdcmper_CLKIN)
  Physical resource: pll/dcm_sp_inst/CLKIN
  Logical resource: pll/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: pll/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.010ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 5.990ns (166.945MHz) (Tdcmper_CLKOUT)
  Physical resource: pll/dcm_sp_inst/CLK0
  Logical resource: pll/dcm_sp_inst/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: pll/clk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Clk_200 = PERIOD TIMEGRP "clk_200" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.480ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Clk_200 = PERIOD TIMEGRP "clk_200" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fifo_photon_din<11>/CLK
  Logical resource: fifo_photon_din_20/CK
  Location pin: SLICE_X30Y47.CLK
  Clock network: clk_200
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fifo_photon_din<11>/CLK
  Logical resource: fifo_photon_din_8/CK
  Location pin: SLICE_X30Y47.CLK
  Clock network: clk_200
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fifo_photon_din<11>/CLK
  Logical resource: fifo_photon_din_21/CK
  Location pin: SLICE_X30Y47.CLK
  Clock network: clk_200
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Clk_100 = PERIOD TIMEGRP "clk_100" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.570ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Clk_100 = PERIOD TIMEGRP "clk_100" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y8.CLKA
  Clock network: clk_100
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y10.CLKA
  Clock network: clk_100
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y16.CLKA
  Clock network: clk_100
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" 
TS_okHostClk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 28129 paths analyzed, 6974 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.166ns.
--------------------------------------------------------------------------------

Paths for end point fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X3Y28.ENB), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.664ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/ti_addr_5 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          20.830ns
  Data Path Delay:      10.993ns (Levels of Logic = 5)
  Clock Path Skew:      -0.038ns (0.606 - 0.644)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/ti_addr_5 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y21.AQ      Tcko                  0.476   ok1<23>
                                                       okHI/core0/core0/ti_addr_5
    SLICE_X28Y27.A6      net (fanout=17)       1.237   ok1<21>
    SLICE_X28Y27.A       Tilo                  0.235   epA0/ti_addr[7]_ep_addr[7]_equal_4_o8
                                                       epA0/ti_addr[7]_ep_addr[7]_equal_4_o81
    SLICE_X29Y27.C3      net (fanout=1)        0.358   epA0/ti_addr[7]_ep_addr[7]_equal_4_o8
    SLICE_X29Y27.C       Tilo                  0.259   time_resolved_pipe_out_read
                                                       epA0/ti_addr[7]_ep_addr[7]_equal_4_o83
    SLICE_X29Y27.D5      net (fanout=18)       0.252   epA0/ti_addr[7]_ep_addr[7]_equal_4_o
    SLICE_X29Y27.D       Tilo                  0.259   time_resolved_pipe_out_read
                                                       epA0/ep_read1
    SLICE_X20Y31.C6      net (fanout=2)        0.902   time_resolved_pipe_out_read
    SLICE_X20Y31.C       Tilo                  0.235   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<29>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X41Y22.D4      net (fanout=38)       2.069   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X41Y22.D       Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_enb
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/out6
    RAMB16_X3Y28.ENB     net (fanout=7)        4.202   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_enb
    RAMB16_X3Y28.CLKB    Trcck_ENB             0.250   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     10.993ns (1.973ns logic, 9.020ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.690ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/ti_addr_1 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          20.830ns
  Data Path Delay:      10.967ns (Levels of Logic = 5)
  Clock Path Skew:      -0.038ns (0.606 - 0.644)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/ti_addr_1 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y21.AQ      Tcko                  0.430   ok1<20>
                                                       okHI/core0/core0/ti_addr_1
    SLICE_X28Y27.A4      net (fanout=20)       1.257   ok1<17>
    SLICE_X28Y27.A       Tilo                  0.235   epA0/ti_addr[7]_ep_addr[7]_equal_4_o8
                                                       epA0/ti_addr[7]_ep_addr[7]_equal_4_o81
    SLICE_X29Y27.C3      net (fanout=1)        0.358   epA0/ti_addr[7]_ep_addr[7]_equal_4_o8
    SLICE_X29Y27.C       Tilo                  0.259   time_resolved_pipe_out_read
                                                       epA0/ti_addr[7]_ep_addr[7]_equal_4_o83
    SLICE_X29Y27.D5      net (fanout=18)       0.252   epA0/ti_addr[7]_ep_addr[7]_equal_4_o
    SLICE_X29Y27.D       Tilo                  0.259   time_resolved_pipe_out_read
                                                       epA0/ep_read1
    SLICE_X20Y31.C6      net (fanout=2)        0.902   time_resolved_pipe_out_read
    SLICE_X20Y31.C       Tilo                  0.235   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<29>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X41Y22.D4      net (fanout=38)       2.069   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X41Y22.D       Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_enb
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/out6
    RAMB16_X3Y28.ENB     net (fanout=7)        4.202   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_enb
    RAMB16_X3Y28.CLKB    Trcck_ENB             0.250   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     10.967ns (1.927ns logic, 9.040ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/ti_addr_2 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          20.830ns
  Data Path Delay:      10.788ns (Levels of Logic = 4)
  Clock Path Skew:      -0.038ns (0.606 - 0.644)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/ti_addr_2 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y21.BQ      Tcko                  0.430   ok1<20>
                                                       okHI/core0/core0/ti_addr_2
    SLICE_X29Y27.C2      net (fanout=19)       1.671   ok1<18>
    SLICE_X29Y27.C       Tilo                  0.259   time_resolved_pipe_out_read
                                                       epA0/ti_addr[7]_ep_addr[7]_equal_4_o83
    SLICE_X29Y27.D5      net (fanout=18)       0.252   epA0/ti_addr[7]_ep_addr[7]_equal_4_o
    SLICE_X29Y27.D       Tilo                  0.259   time_resolved_pipe_out_read
                                                       epA0/ep_read1
    SLICE_X20Y31.C6      net (fanout=2)        0.902   time_resolved_pipe_out_read
    SLICE_X20Y31.C       Tilo                  0.235   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<29>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X41Y22.D4      net (fanout=38)       2.069   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X41Y22.D       Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_enb
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/out6
    RAMB16_X3Y28.ENB     net (fanout=7)        4.202   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_enb
    RAMB16_X3Y28.CLKB    Trcck_ENB             0.250   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     10.788ns (1.692ns logic, 9.096ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------

Paths for end point okHI/hi_dataout_reg_8 (SLICE_X30Y18.C1), 97 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.860ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          okHI/hi_dataout_reg_8 (FF)
  Requirement:          20.830ns
  Data Path Delay:      10.760ns (Levels of Logic = 4)
  Clock Path Skew:      -0.075ns (0.686 - 0.761)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to okHI/hi_dataout_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y34.DOB1    Trcko_DOB             2.100   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X5Y56.D3       net (fanout=1)        1.874   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.ram_doutb<1>
    SLICE_X5Y56.D        Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_842
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_842
    SLICE_X8Y28.C1       net (fanout=1)        2.689   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_842
    SLICE_X8Y28.CMUX     Tilo                  0.403   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_714
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_314
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_13
    SLICE_X30Y18.A2      net (fanout=1)        2.302   time_resolved_pipe_out_data<8>
    SLICE_X30Y18.A       Tilo                  0.254   okHI/hi_dataout_reg<8>
                                                       okWO/ok2_int<93>
    SLICE_X30Y18.C1      net (fanout=1)        0.540   ok2<8>
    SLICE_X30Y18.CLK     Tas                   0.339   okHI/hi_dataout_reg<8>
                                                       okHI/core0/core0/Mmux_hi_dataout811
                                                       okHI/hi_dataout_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     10.760ns (3.355ns logic, 7.405ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.253ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          okHI/hi_dataout_reg_8 (FF)
  Requirement:          20.830ns
  Data Path Delay:      10.366ns (Levels of Logic = 4)
  Clock Path Skew:      -0.076ns (0.594 - 0.670)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to okHI/hi_dataout_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y30.DOB1    Trcko_DOB             2.100   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X5Y56.D1       net (fanout=1)        1.480   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.ram_doutb<1>
    SLICE_X5Y56.D        Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_842
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_842
    SLICE_X8Y28.C1       net (fanout=1)        2.689   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_842
    SLICE_X8Y28.CMUX     Tilo                  0.403   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_714
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_314
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_13
    SLICE_X30Y18.A2      net (fanout=1)        2.302   time_resolved_pipe_out_data<8>
    SLICE_X30Y18.A       Tilo                  0.254   okHI/hi_dataout_reg<8>
                                                       okWO/ok2_int<93>
    SLICE_X30Y18.C1      net (fanout=1)        0.540   ok2<8>
    SLICE_X30Y18.CLK     Tas                   0.339   okHI/hi_dataout_reg<8>
                                                       okHI/core0/core0/Mmux_hi_dataout811
                                                       okHI/hi_dataout_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     10.366ns (3.355ns logic, 7.011ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1 (FF)
  Destination:          okHI/hi_dataout_reg_8 (FF)
  Requirement:          20.830ns
  Data Path Delay:      10.253ns (Levels of Logic = 4)
  Clock Path Skew:      -0.053ns (0.594 - 0.647)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1 to okHI/hi_dataout_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y29.BQ      Tcko                  0.430   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1
    SLICE_X5Y56.D5       net (fanout=72)       3.037   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<1>
    SLICE_X5Y56.D        Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_842
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_842
    SLICE_X8Y28.C1       net (fanout=1)        2.689   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_842
    SLICE_X8Y28.CMUX     Tilo                  0.403   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_714
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_314
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_13
    SLICE_X30Y18.A2      net (fanout=1)        2.302   time_resolved_pipe_out_data<8>
    SLICE_X30Y18.A       Tilo                  0.254   okHI/hi_dataout_reg<8>
                                                       okWO/ok2_int<93>
    SLICE_X30Y18.C1      net (fanout=1)        0.540   ok2<8>
    SLICE_X30Y18.CLK     Tas                   0.339   okHI/hi_dataout_reg<8>
                                                       okHI/core0/core0/Mmux_hi_dataout811
                                                       okHI/hi_dataout_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     10.253ns (1.685ns logic, 8.568ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------

Paths for end point fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X3Y6.ENB), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/ti_addr_5 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          20.830ns
  Data Path Delay:      10.591ns (Levels of Logic = 5)
  Clock Path Skew:      -0.025ns (0.619 - 0.644)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/ti_addr_5 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y21.AQ      Tcko                  0.476   ok1<23>
                                                       okHI/core0/core0/ti_addr_5
    SLICE_X28Y27.A6      net (fanout=17)       1.237   ok1<21>
    SLICE_X28Y27.A       Tilo                  0.235   epA0/ti_addr[7]_ep_addr[7]_equal_4_o8
                                                       epA0/ti_addr[7]_ep_addr[7]_equal_4_o81
    SLICE_X29Y27.C3      net (fanout=1)        0.358   epA0/ti_addr[7]_ep_addr[7]_equal_4_o8
    SLICE_X29Y27.C       Tilo                  0.259   time_resolved_pipe_out_read
                                                       epA0/ti_addr[7]_ep_addr[7]_equal_4_o83
    SLICE_X29Y27.D5      net (fanout=18)       0.252   epA0/ti_addr[7]_ep_addr[7]_equal_4_o
    SLICE_X29Y27.D       Tilo                  0.259   time_resolved_pipe_out_read
                                                       epA0/ep_read1
    SLICE_X20Y31.C6      net (fanout=2)        0.902   time_resolved_pipe_out_read
    SLICE_X20Y31.C       Tilo                  0.235   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<29>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X41Y46.D3      net (fanout=38)       2.668   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X41Y46.D       Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_enb
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/out9
    RAMB16_X3Y6.ENB      net (fanout=7)        3.201   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_enb
    RAMB16_X3Y6.CLKB     Trcck_ENB             0.250   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     10.591ns (1.973ns logic, 8.618ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/ti_addr_1 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          20.830ns
  Data Path Delay:      10.565ns (Levels of Logic = 5)
  Clock Path Skew:      -0.025ns (0.619 - 0.644)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/ti_addr_1 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y21.AQ      Tcko                  0.430   ok1<20>
                                                       okHI/core0/core0/ti_addr_1
    SLICE_X28Y27.A4      net (fanout=20)       1.257   ok1<17>
    SLICE_X28Y27.A       Tilo                  0.235   epA0/ti_addr[7]_ep_addr[7]_equal_4_o8
                                                       epA0/ti_addr[7]_ep_addr[7]_equal_4_o81
    SLICE_X29Y27.C3      net (fanout=1)        0.358   epA0/ti_addr[7]_ep_addr[7]_equal_4_o8
    SLICE_X29Y27.C       Tilo                  0.259   time_resolved_pipe_out_read
                                                       epA0/ti_addr[7]_ep_addr[7]_equal_4_o83
    SLICE_X29Y27.D5      net (fanout=18)       0.252   epA0/ti_addr[7]_ep_addr[7]_equal_4_o
    SLICE_X29Y27.D       Tilo                  0.259   time_resolved_pipe_out_read
                                                       epA0/ep_read1
    SLICE_X20Y31.C6      net (fanout=2)        0.902   time_resolved_pipe_out_read
    SLICE_X20Y31.C       Tilo                  0.235   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<29>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X41Y46.D3      net (fanout=38)       2.668   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X41Y46.D       Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_enb
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/out9
    RAMB16_X3Y6.ENB      net (fanout=7)        3.201   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_enb
    RAMB16_X3Y6.CLKB     Trcck_ENB             0.250   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     10.565ns (1.927ns logic, 8.638ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/ti_addr_2 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          20.830ns
  Data Path Delay:      10.386ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.619 - 0.644)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/ti_addr_2 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y21.BQ      Tcko                  0.430   ok1<20>
                                                       okHI/core0/core0/ti_addr_2
    SLICE_X29Y27.C2      net (fanout=19)       1.671   ok1<18>
    SLICE_X29Y27.C       Tilo                  0.259   time_resolved_pipe_out_read
                                                       epA0/ti_addr[7]_ep_addr[7]_equal_4_o83
    SLICE_X29Y27.D5      net (fanout=18)       0.252   epA0/ti_addr[7]_ep_addr[7]_equal_4_o
    SLICE_X29Y27.D       Tilo                  0.259   time_resolved_pipe_out_read
                                                       epA0/ep_read1
    SLICE_X20Y31.C6      net (fanout=2)        0.902   time_resolved_pipe_out_read
    SLICE_X20Y31.C       Tilo                  0.235   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<29>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X41Y46.D3      net (fanout=38)       2.668   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X41Y46.D       Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_enb
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/out9
    RAMB16_X3Y6.ENB      net (fanout=7)        3.201   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_enb
    RAMB16_X3Y6.CLKB     Trcck_ENB             0.250   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     10.386ns (1.692ns logic, 8.694ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" TS_okHostClk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y34.DIA4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.268ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ep80/ep_dataout_4 (FF)
  Destination:          fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.270ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.070 - 0.068)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ep80/ep_dataout_4 to fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y68.AQ      Tcko                  0.198   pipe_in_data<7>
                                                       ep80/ep_dataout_4
    RAMB16_X1Y34.DIA4    net (fanout=1)        0.125   pipe_in_data<4>
    RAMB16_X1Y34.CLKA    Trckd_DIA   (-Th)     0.053   fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.270ns (0.145ns logic, 0.125ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------

Paths for end point fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y34.DIA5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.268ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ep80/ep_dataout_5 (FF)
  Destination:          fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.270ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.070 - 0.068)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ep80/ep_dataout_5 to fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y68.BQ      Tcko                  0.198   pipe_in_data<7>
                                                       ep80/ep_dataout_5
    RAMB16_X1Y34.DIA5    net (fanout=1)        0.125   pipe_in_data<5>
    RAMB16_X1Y34.CLKA    Trckd_DIA   (-Th)     0.053   fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.270ns (0.145ns logic, 0.125ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------

Paths for end point fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y34.DIA6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.268ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ep80/ep_dataout_6 (FF)
  Destination:          fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.270ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.070 - 0.068)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ep80/ep_dataout_6 to fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y68.CQ      Tcko                  0.198   pipe_in_data<7>
                                                       ep80/ep_dataout_6
    RAMB16_X1Y34.DIA6    net (fanout=1)        0.125   pipe_in_data<6>
    RAMB16_X1Y34.CLKA    Trckd_DIA   (-Th)     0.053   fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.270ns (0.145ns logic, 0.125ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" TS_okHostClk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom/CLKA
  Logical resource: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom/CLKA
  Location pin: RAMB16_X1Y8.CLKA
  Clock network: ok1<24>
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y8.CLKB
  Clock network: ok1<24>
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y10.CLKB
  Clock network: ok1<24>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll_clkfx = PERIOD TIMEGRP "pll_clkfx" TS_Clk1 / 0.2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 122 paths analyzed, 57 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.114ns.
--------------------------------------------------------------------------------

Paths for end point _i000099_2 (SLICE_X27Y83.CE), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     44.886ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _i000101_0 (FF)
  Destination:          _i000099_2 (FF)
  Requirement:          50.000ns
  Data Path Delay:      4.470ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.193 - 0.202)
  Source Clock:         clk_20 rising at 0.000ns
  Destination Clock:    clk_20 rising at 50.000ns
  Clock Uncertainty:    0.635ns

  Clock Uncertainty:          0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _i000101_0 to _i000099_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y84.AQ      Tcko                  0.525   _i000101<2>
                                                       _i000101_0
    SLICE_X26Y84.D2      net (fanout=4)        0.802   _i000101<0>
    SLICE_X26Y84.D       Tilo                  0.254   _i000101<2>
                                                       delay_count[3]_GND_8_o_LessThan_76_o1
    SLICE_X27Y83.D3      net (fanout=2)        0.581   delay_count[3]_GND_8_o_LessThan_76_o
    SLICE_X27Y83.DMUX    Tilo                  0.337   _i000099<3>
                                                       _n1056_inv1
    SLICE_X27Y83.CE      net (fanout=1)        1.563   _n1056_inv
    SLICE_X27Y83.CLK     Tceck                 0.408   _i000099<3>
                                                       _i000099_2
    -------------------------------------------------  ---------------------------
    Total                                      4.470ns (1.524ns logic, 2.946ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     45.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _i000101_3 (FF)
  Destination:          _i000099_2 (FF)
  Requirement:          50.000ns
  Data Path Delay:      4.348ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.193 - 0.202)
  Source Clock:         clk_20 rising at 0.000ns
  Destination Clock:    clk_20 rising at 50.000ns
  Clock Uncertainty:    0.635ns

  Clock Uncertainty:          0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _i000101_3 to _i000099_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y84.DMUX    Tshcko                0.576   _i000101<2>
                                                       _i000101_3
    SLICE_X26Y84.D1      net (fanout=2)        0.629   _i000101<3>
    SLICE_X26Y84.D       Tilo                  0.254   _i000101<2>
                                                       delay_count[3]_GND_8_o_LessThan_76_o1
    SLICE_X27Y83.D3      net (fanout=2)        0.581   delay_count[3]_GND_8_o_LessThan_76_o
    SLICE_X27Y83.DMUX    Tilo                  0.337   _i000099<3>
                                                       _n1056_inv1
    SLICE_X27Y83.CE      net (fanout=1)        1.563   _n1056_inv
    SLICE_X27Y83.CLK     Tceck                 0.408   _i000099<3>
                                                       _i000099_2
    -------------------------------------------------  ---------------------------
    Total                                      4.348ns (1.575ns logic, 2.773ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     45.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _i000101_2 (FF)
  Destination:          _i000099_2 (FF)
  Requirement:          50.000ns
  Data Path Delay:      4.223ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.193 - 0.202)
  Source Clock:         clk_20 rising at 0.000ns
  Destination Clock:    clk_20 rising at 50.000ns
  Clock Uncertainty:    0.635ns

  Clock Uncertainty:          0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _i000101_2 to _i000099_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y84.CQ      Tcko                  0.525   _i000101<2>
                                                       _i000101_2
    SLICE_X26Y84.D3      net (fanout=2)        0.555   _i000101<2>
    SLICE_X26Y84.D       Tilo                  0.254   _i000101<2>
                                                       delay_count[3]_GND_8_o_LessThan_76_o1
    SLICE_X27Y83.D3      net (fanout=2)        0.581   delay_count[3]_GND_8_o_LessThan_76_o
    SLICE_X27Y83.DMUX    Tilo                  0.337   _i000099<3>
                                                       _n1056_inv1
    SLICE_X27Y83.CE      net (fanout=1)        1.563   _n1056_inv
    SLICE_X27Y83.CLK     Tceck                 0.408   _i000099<3>
                                                       _i000099_2
    -------------------------------------------------  ---------------------------
    Total                                      4.223ns (1.524ns logic, 2.699ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Paths for end point _i000099_1 (SLICE_X27Y83.CE), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     44.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _i000101_0 (FF)
  Destination:          _i000099_1 (FF)
  Requirement:          50.000ns
  Data Path Delay:      4.452ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.193 - 0.202)
  Source Clock:         clk_20 rising at 0.000ns
  Destination Clock:    clk_20 rising at 50.000ns
  Clock Uncertainty:    0.635ns

  Clock Uncertainty:          0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _i000101_0 to _i000099_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y84.AQ      Tcko                  0.525   _i000101<2>
                                                       _i000101_0
    SLICE_X26Y84.D2      net (fanout=4)        0.802   _i000101<0>
    SLICE_X26Y84.D       Tilo                  0.254   _i000101<2>
                                                       delay_count[3]_GND_8_o_LessThan_76_o1
    SLICE_X27Y83.D3      net (fanout=2)        0.581   delay_count[3]_GND_8_o_LessThan_76_o
    SLICE_X27Y83.DMUX    Tilo                  0.337   _i000099<3>
                                                       _n1056_inv1
    SLICE_X27Y83.CE      net (fanout=1)        1.563   _n1056_inv
    SLICE_X27Y83.CLK     Tceck                 0.390   _i000099<3>
                                                       _i000099_1
    -------------------------------------------------  ---------------------------
    Total                                      4.452ns (1.506ns logic, 2.946ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     45.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _i000101_3 (FF)
  Destination:          _i000099_1 (FF)
  Requirement:          50.000ns
  Data Path Delay:      4.330ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.193 - 0.202)
  Source Clock:         clk_20 rising at 0.000ns
  Destination Clock:    clk_20 rising at 50.000ns
  Clock Uncertainty:    0.635ns

  Clock Uncertainty:          0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _i000101_3 to _i000099_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y84.DMUX    Tshcko                0.576   _i000101<2>
                                                       _i000101_3
    SLICE_X26Y84.D1      net (fanout=2)        0.629   _i000101<3>
    SLICE_X26Y84.D       Tilo                  0.254   _i000101<2>
                                                       delay_count[3]_GND_8_o_LessThan_76_o1
    SLICE_X27Y83.D3      net (fanout=2)        0.581   delay_count[3]_GND_8_o_LessThan_76_o
    SLICE_X27Y83.DMUX    Tilo                  0.337   _i000099<3>
                                                       _n1056_inv1
    SLICE_X27Y83.CE      net (fanout=1)        1.563   _n1056_inv
    SLICE_X27Y83.CLK     Tceck                 0.390   _i000099<3>
                                                       _i000099_1
    -------------------------------------------------  ---------------------------
    Total                                      4.330ns (1.557ns logic, 2.773ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     45.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _i000101_2 (FF)
  Destination:          _i000099_1 (FF)
  Requirement:          50.000ns
  Data Path Delay:      4.205ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.193 - 0.202)
  Source Clock:         clk_20 rising at 0.000ns
  Destination Clock:    clk_20 rising at 50.000ns
  Clock Uncertainty:    0.635ns

  Clock Uncertainty:          0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _i000101_2 to _i000099_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y84.CQ      Tcko                  0.525   _i000101<2>
                                                       _i000101_2
    SLICE_X26Y84.D3      net (fanout=2)        0.555   _i000101<2>
    SLICE_X26Y84.D       Tilo                  0.254   _i000101<2>
                                                       delay_count[3]_GND_8_o_LessThan_76_o1
    SLICE_X27Y83.D3      net (fanout=2)        0.581   delay_count[3]_GND_8_o_LessThan_76_o
    SLICE_X27Y83.DMUX    Tilo                  0.337   _i000099<3>
                                                       _n1056_inv1
    SLICE_X27Y83.CE      net (fanout=1)        1.563   _n1056_inv
    SLICE_X27Y83.CLK     Tceck                 0.390   _i000099<3>
                                                       _i000099_1
    -------------------------------------------------  ---------------------------
    Total                                      4.205ns (1.506ns logic, 2.699ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Paths for end point _i000099_3 (SLICE_X27Y83.CE), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     44.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _i000101_0 (FF)
  Destination:          _i000099_3 (FF)
  Requirement:          50.000ns
  Data Path Delay:      4.444ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.193 - 0.202)
  Source Clock:         clk_20 rising at 0.000ns
  Destination Clock:    clk_20 rising at 50.000ns
  Clock Uncertainty:    0.635ns

  Clock Uncertainty:          0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _i000101_0 to _i000099_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y84.AQ      Tcko                  0.525   _i000101<2>
                                                       _i000101_0
    SLICE_X26Y84.D2      net (fanout=4)        0.802   _i000101<0>
    SLICE_X26Y84.D       Tilo                  0.254   _i000101<2>
                                                       delay_count[3]_GND_8_o_LessThan_76_o1
    SLICE_X27Y83.D3      net (fanout=2)        0.581   delay_count[3]_GND_8_o_LessThan_76_o
    SLICE_X27Y83.DMUX    Tilo                  0.337   _i000099<3>
                                                       _n1056_inv1
    SLICE_X27Y83.CE      net (fanout=1)        1.563   _n1056_inv
    SLICE_X27Y83.CLK     Tceck                 0.382   _i000099<3>
                                                       _i000099_3
    -------------------------------------------------  ---------------------------
    Total                                      4.444ns (1.498ns logic, 2.946ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     45.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _i000101_3 (FF)
  Destination:          _i000099_3 (FF)
  Requirement:          50.000ns
  Data Path Delay:      4.322ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.193 - 0.202)
  Source Clock:         clk_20 rising at 0.000ns
  Destination Clock:    clk_20 rising at 50.000ns
  Clock Uncertainty:    0.635ns

  Clock Uncertainty:          0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _i000101_3 to _i000099_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y84.DMUX    Tshcko                0.576   _i000101<2>
                                                       _i000101_3
    SLICE_X26Y84.D1      net (fanout=2)        0.629   _i000101<3>
    SLICE_X26Y84.D       Tilo                  0.254   _i000101<2>
                                                       delay_count[3]_GND_8_o_LessThan_76_o1
    SLICE_X27Y83.D3      net (fanout=2)        0.581   delay_count[3]_GND_8_o_LessThan_76_o
    SLICE_X27Y83.DMUX    Tilo                  0.337   _i000099<3>
                                                       _n1056_inv1
    SLICE_X27Y83.CE      net (fanout=1)        1.563   _n1056_inv
    SLICE_X27Y83.CLK     Tceck                 0.382   _i000099<3>
                                                       _i000099_3
    -------------------------------------------------  ---------------------------
    Total                                      4.322ns (1.549ns logic, 2.773ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     45.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _i000101_2 (FF)
  Destination:          _i000099_3 (FF)
  Requirement:          50.000ns
  Data Path Delay:      4.197ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.193 - 0.202)
  Source Clock:         clk_20 rising at 0.000ns
  Destination Clock:    clk_20 rising at 50.000ns
  Clock Uncertainty:    0.635ns

  Clock Uncertainty:          0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _i000101_2 to _i000099_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y84.CQ      Tcko                  0.525   _i000101<2>
                                                       _i000101_2
    SLICE_X26Y84.D3      net (fanout=2)        0.555   _i000101<2>
    SLICE_X26Y84.D       Tilo                  0.254   _i000101<2>
                                                       delay_count[3]_GND_8_o_LessThan_76_o1
    SLICE_X27Y83.D3      net (fanout=2)        0.581   delay_count[3]_GND_8_o_LessThan_76_o
    SLICE_X27Y83.DMUX    Tilo                  0.337   _i000099<3>
                                                       _n1056_inv1
    SLICE_X27Y83.CE      net (fanout=1)        1.563   _n1056_inv
    SLICE_X27Y83.CLK     Tceck                 0.382   _i000099<3>
                                                       _i000099_3
    -------------------------------------------------  ---------------------------
    Total                                      4.197ns (1.498ns logic, 2.699ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_pll_clkfx = PERIOD TIMEGRP "pll_clkfx" TS_Clk1 / 0.2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point _i000255_3 (SLICE_X30Y72.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.437ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _i000255_2 (FF)
  Destination:          _i000255_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.437ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_20 rising at 50.000ns
  Destination Clock:    clk_20 rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _i000255_2 to _i000255_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y72.CQ      Tcko                  0.234   _i000255<4>
                                                       _i000255_2
    SLICE_X30Y72.C5      net (fanout=3)        0.072   _i000255<2>
    SLICE_X30Y72.CLK     Tah         (-Th)    -0.131   _i000255<4>
                                                       Result<3>41
                                                       _i000255_3
    -------------------------------------------------  ---------------------------
    Total                                      0.437ns (0.365ns logic, 0.072ns route)
                                                       (83.5% logic, 16.5% route)

--------------------------------------------------------------------------------

Paths for end point _i000099_0 (SLICE_X27Y83.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.451ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _i000099_0 (FF)
  Destination:          _i000099_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.451ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_20 rising at 50.000ns
  Destination Clock:    clk_20 rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _i000099_0 to _i000099_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y83.AQ      Tcko                  0.198   _i000099<3>
                                                       _i000099_0
    SLICE_X27Y83.A6      net (fanout=4)        0.038   _i000099<0>
    SLICE_X27Y83.CLK     Tah         (-Th)    -0.215   _i000099<3>
                                                       Mcount__i000099_xor<0>11_INV_0
                                                       _i000099_0
    -------------------------------------------------  ---------------------------
    Total                                      0.451ns (0.413ns logic, 0.038ns route)
                                                       (91.6% logic, 8.4% route)

--------------------------------------------------------------------------------

Paths for end point _i000101_0 (SLICE_X26Y84.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.469ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _i000101_0 (FF)
  Destination:          _i000101_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.469ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_20 rising at 50.000ns
  Destination Clock:    clk_20 rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _i000101_0 to _i000101_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y84.AQ      Tcko                  0.234   _i000101<2>
                                                       _i000101_0
    SLICE_X26Y84.A6      net (fanout=4)        0.038   _i000101<0>
    SLICE_X26Y84.CLK     Tah         (-Th)    -0.197   _i000101<2>
                                                       Mcount__i000101_xor<0>11_INV_0
                                                       _i000101_0
    -------------------------------------------------  ---------------------------
    Total                                      0.469ns (0.431ns logic, 0.038ns route)
                                                       (91.9% logic, 8.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pll_clkfx = PERIOD TIMEGRP "pll_clkfx" TS_Clk1 / 0.2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 47.334ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: pll/clkout3_buf/I0
  Logical resource: pll/clkout3_buf/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: pll/clkfx
--------------------------------------------------------------------------------
Slack: 49.520ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: line_triggering_conditioned/CLK
  Logical resource: line_triggering_conditioned/CK
  Location pin: SLICE_X26Y83.CLK
  Clock network: clk_20
--------------------------------------------------------------------------------
Slack: 49.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: line_triggering_conditioned/SR
  Logical resource: line_triggering_conditioned/SR
  Location pin: SLICE_X26Y83.SR
  Clock network: logic_in<0>_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll_clk2x = PERIOD TIMEGRP "pll_clk2x" TS_Clk1 / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 65 paths analyzed, 65 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.667ns.
--------------------------------------------------------------------------------

Paths for end point fifo_photon_din_6 (SLICE_X31Y48.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pmt_sampled (FF)
  Destination:          fifo_photon_din_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.474ns (Levels of Logic = 1)
  Clock Path Skew:      -0.008ns (0.618 - 0.626)
  Source Clock:         clk_200 rising at 0.000ns
  Destination Clock:    clk_200 rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pmt_sampled to fifo_photon_din_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y47.AQ      Tcko                  0.430   pmt_sampled
                                                       pmt_sampled
    SLICE_X30Y47.A2      net (fanout=2)        1.210   pmt_sampled
    SLICE_X30Y47.A       Tilo                  0.254   fifo_photon_din<11>
                                                       pmt_sampled_inv1_INV_0
    SLICE_X31Y48.CE      net (fanout=6)        1.172   pmt_sampled_inv
    SLICE_X31Y48.CLK     Tceck                 0.408   fifo_photon_din<7>
                                                       fifo_photon_din_6
    -------------------------------------------------  ---------------------------
    Total                                      3.474ns (1.092ns logic, 2.382ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------

Paths for end point fifo_photon_din_5 (SLICE_X31Y48.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pmt_sampled (FF)
  Destination:          fifo_photon_din_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.456ns (Levels of Logic = 1)
  Clock Path Skew:      -0.008ns (0.618 - 0.626)
  Source Clock:         clk_200 rising at 0.000ns
  Destination Clock:    clk_200 rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pmt_sampled to fifo_photon_din_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y47.AQ      Tcko                  0.430   pmt_sampled
                                                       pmt_sampled
    SLICE_X30Y47.A2      net (fanout=2)        1.210   pmt_sampled
    SLICE_X30Y47.A       Tilo                  0.254   fifo_photon_din<11>
                                                       pmt_sampled_inv1_INV_0
    SLICE_X31Y48.CE      net (fanout=6)        1.172   pmt_sampled_inv
    SLICE_X31Y48.CLK     Tceck                 0.390   fifo_photon_din<7>
                                                       fifo_photon_din_5
    -------------------------------------------------  ---------------------------
    Total                                      3.456ns (1.074ns logic, 2.382ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Paths for end point fifo_photon_din_7 (SLICE_X31Y48.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pmt_sampled (FF)
  Destination:          fifo_photon_din_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.448ns (Levels of Logic = 1)
  Clock Path Skew:      -0.008ns (0.618 - 0.626)
  Source Clock:         clk_200 rising at 0.000ns
  Destination Clock:    clk_200 rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pmt_sampled to fifo_photon_din_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y47.AQ      Tcko                  0.430   pmt_sampled
                                                       pmt_sampled
    SLICE_X30Y47.A2      net (fanout=2)        1.210   pmt_sampled
    SLICE_X30Y47.A       Tilo                  0.254   fifo_photon_din<11>
                                                       pmt_sampled_inv1_INV_0
    SLICE_X31Y48.CE      net (fanout=6)        1.172   pmt_sampled_inv
    SLICE_X31Y48.CLK     Tceck                 0.382   fifo_photon_din<7>
                                                       fifo_photon_din_7
    -------------------------------------------------  ---------------------------
    Total                                      3.448ns (1.066ns logic, 2.382ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_pll_clk2x = PERIOD TIMEGRP "pll_clk2x" TS_Clk1 / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point fifo_photon_din_15 (SLICE_X32Y52.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.011ns (requirement - (clock path skew + uncertainty - data path))
  Source:               photon_time_tag_15 (FF)
  Destination:          fifo_photon_din_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.900ns (Levels of Logic = 1)
  Clock Path Skew:      0.504ns (3.159 - 2.655)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_200 rising at 0.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.200ns

  Minimum Data Path at Slow Process Corner: photon_time_tag_15 to fifo_photon_din_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y53.DQ      Tcko                  0.449   photon_time_tag<15>
                                                       photon_time_tag_15
    SLICE_X32Y52.D4      net (fanout=1)        0.443   photon_time_tag<15>
    SLICE_X32Y52.CLK     Tah         (-Th)    -0.008   fifo_photon_din<27>
                                                       photon_time_tag<15>_rt
                                                       fifo_photon_din_15
    -------------------------------------------------  ---------------------------
    Total                                      0.900ns (0.457ns logic, 0.443ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------

Paths for end point fifo_photon_din_4 (SLICE_X31Y48.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.035ns (requirement - (clock path skew + uncertainty - data path))
  Source:               photon_time_tag_4 (FF)
  Destination:          fifo_photon_din_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.484ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (1.223 - 1.159)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_200 rising at 0.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.200ns

  Minimum Data Path at Fast Process Corner: photon_time_tag_4 to fifo_photon_din_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y49.AQ      Tcko                  0.234   photon_time_tag<7>
                                                       photon_time_tag_4
    SLICE_X31Y48.AX      net (fanout=1)        0.191   photon_time_tag<4>
    SLICE_X31Y48.CLK     Tckdi       (-Th)    -0.059   fifo_photon_din<7>
                                                       fifo_photon_din_4
    -------------------------------------------------  ---------------------------
    Total                                      0.484ns (0.293ns logic, 0.191ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------

Paths for end point fifo_photon_din_5 (SLICE_X31Y48.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.036ns (requirement - (clock path skew + uncertainty - data path))
  Source:               photon_time_tag_5 (FF)
  Destination:          fifo_photon_din_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.485ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (1.223 - 1.159)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_200 rising at 0.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.200ns

  Minimum Data Path at Fast Process Corner: photon_time_tag_5 to fifo_photon_din_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y49.BQ      Tcko                  0.234   photon_time_tag<7>
                                                       photon_time_tag_5
    SLICE_X31Y48.BX      net (fanout=1)        0.192   photon_time_tag<5>
    SLICE_X31Y48.CLK     Tckdi       (-Th)    -0.059   fifo_photon_din<7>
                                                       fifo_photon_din_5
    -------------------------------------------------  ---------------------------
    Total                                      0.485ns (0.293ns logic, 0.192ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pll_clk2x = PERIOD TIMEGRP "pll_clk2x" TS_Clk1 / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: pll/clkout1_buf/I0
  Logical resource: pll/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: pll/clk2x
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fifo_photon_din<11>/CLK
  Logical resource: fifo_photon_din_20/CK
  Location pin: SLICE_X30Y47.CLK
  Clock network: clk_200
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fifo_photon_din<11>/CLK
  Logical resource: fifo_photon_din_8/CK
  Location pin: SLICE_X30Y47.CLK
  Clock network: clk_200
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll_clk0 = PERIOD TIMEGRP "pll_clk0" TS_Clk1 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 218098 paths analyzed, 2182 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.860ns.
--------------------------------------------------------------------------------

Paths for end point ram_data_out_2_58 (SLICE_X33Y61.CE), 563 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_4 (FF)
  Destination:          ram_data_out_2_58 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.711ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.297 - 0.311)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_4 to ram_data_out_2_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y52.AQ      Tcko                  0.430   time_count<7>
                                                       time_count_4
    SLICE_X30Y52.A2      net (fanout=2)        1.212   time_count<4>
    SLICE_X30Y52.COUT    Topcya                0.474   wi00/ep_datahold<0>
                                                       time_count<4>_rt
                                                       Madd_time_count[31]_GND_8_o_add_107_OUT_cy<7>
    SLICE_X30Y53.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_107_OUT_cy<7>
    SLICE_X30Y53.COUT    Tbyp                  0.093   Madd_time_count[31]_GND_8_o_add_107_OUT_cy<11>
                                                       Madd_time_count[31]_GND_8_o_add_107_OUT_cy<11>
    SLICE_X30Y54.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_107_OUT_cy<11>
    SLICE_X30Y54.DMUX    Tcind                 0.320   Madd_time_count[31]_GND_8_o_add_107_OUT_cy<15>
                                                       Madd_time_count[31]_GND_8_o_add_107_OUT_cy<15>
    SLICE_X32Y56.B2      net (fanout=2)        1.051   time_count[31]_GND_8_o_add_107_OUT<15>
    SLICE_X32Y56.COUT    Topcyb                0.448   Mcompar_time_stamp[31]_time_count[31]_equal_109_o_cy<7>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_109_o_lut<5>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_109_o_cy<7>
    SLICE_X32Y57.CIN     net (fanout=1)        0.003   Mcompar_time_stamp[31]_time_count[31]_equal_109_o_cy<7>
    SLICE_X32Y57.CMUX    Tcinc                 0.296   Mmux_seq_count[15]_ram_process_count[3]_mux_211_OUT101
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_211_OUT1011_cy
    SLICE_X27Y70.C3      net (fanout=10)       1.989   time_stamp[31]_time_count[31]_equal_109_o
    SLICE_X27Y70.C       Tilo                  0.259   wi03/ep_datahold<11>
                                                       _n1489_inv
    SLICE_X33Y61.CE      net (fanout=14)       1.722   _n1489_inv
    SLICE_X33Y61.CLK     Tceck                 0.408   ram_data_out_2<59>
                                                       ram_data_out_2_58
    -------------------------------------------------  ---------------------------
    Total                                      8.711ns (2.728ns logic, 5.983ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_4 (FF)
  Destination:          ram_data_out_2_58 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.637ns (Levels of Logic = 9)
  Clock Path Skew:      -0.014ns (0.297 - 0.311)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_4 to ram_data_out_2_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y52.AQ      Tcko                  0.430   time_count<7>
                                                       time_count_4
    SLICE_X30Y52.A2      net (fanout=2)        1.212   time_count<4>
    SLICE_X30Y52.COUT    Topcya                0.474   wi00/ep_datahold<0>
                                                       time_count<4>_rt
                                                       Madd_time_count[31]_GND_8_o_add_107_OUT_cy<7>
    SLICE_X30Y53.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_107_OUT_cy<7>
    SLICE_X30Y53.COUT    Tbyp                  0.093   Madd_time_count[31]_GND_8_o_add_107_OUT_cy<11>
                                                       Madd_time_count[31]_GND_8_o_add_107_OUT_cy<11>
    SLICE_X30Y54.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_107_OUT_cy<11>
    SLICE_X30Y54.COUT    Tbyp                  0.093   Madd_time_count[31]_GND_8_o_add_107_OUT_cy<15>
                                                       Madd_time_count[31]_GND_8_o_add_107_OUT_cy<15>
    SLICE_X30Y55.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_107_OUT_cy<15>
    SLICE_X30Y55.COUT    Tbyp                  0.093   Madd_time_count[31]_GND_8_o_add_107_OUT_cy<19>
                                                       Madd_time_count[31]_GND_8_o_add_107_OUT_cy<19>
    SLICE_X30Y56.CIN     net (fanout=1)        0.082   Madd_time_count[31]_GND_8_o_add_107_OUT_cy<19>
    SLICE_X30Y56.COUT    Tbyp                  0.093   time_count<24>
                                                       Madd_time_count[31]_GND_8_o_add_107_OUT_cy<23>
    SLICE_X30Y57.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_107_OUT_cy<23>
    SLICE_X30Y57.COUT    Tbyp                  0.093   Madd_time_count[31]_GND_8_o_add_107_OUT_cy<27>
                                                       Madd_time_count[31]_GND_8_o_add_107_OUT_cy<27>
    SLICE_X30Y58.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_107_OUT_cy<27>
    SLICE_X30Y58.BMUX    Tcinb                 0.310   time_count[31]_GND_8_o_add_107_OUT<31>
                                                       Madd_time_count[31]_GND_8_o_add_107_OUT_xor<31>
    SLICE_X32Y57.B3      net (fanout=2)        0.670   time_count[31]_GND_8_o_add_107_OUT<29>
    SLICE_X32Y57.CMUX    Topbc                 0.601   Mmux_seq_count[15]_ram_process_count[3]_mux_211_OUT101
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_109_o_lut<9>
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_211_OUT1011_cy
    SLICE_X27Y70.C3      net (fanout=10)       1.989   time_stamp[31]_time_count[31]_equal_109_o
    SLICE_X27Y70.C       Tilo                  0.259   wi03/ep_datahold<11>
                                                       _n1489_inv
    SLICE_X33Y61.CE      net (fanout=14)       1.722   _n1489_inv
    SLICE_X33Y61.CLK     Tceck                 0.408   ram_data_out_2<59>
                                                       ram_data_out_2_58
    -------------------------------------------------  ---------------------------
    Total                                      8.637ns (2.947ns logic, 5.690ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_4 (FF)
  Destination:          ram_data_out_2_58 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.508ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.297 - 0.311)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_4 to ram_data_out_2_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y52.AQ      Tcko                  0.430   time_count<7>
                                                       time_count_4
    SLICE_X30Y52.A2      net (fanout=2)        1.212   time_count<4>
    SLICE_X30Y52.COUT    Topcya                0.474   wi00/ep_datahold<0>
                                                       time_count<4>_rt
                                                       Madd_time_count[31]_GND_8_o_add_107_OUT_cy<7>
    SLICE_X30Y53.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_107_OUT_cy<7>
    SLICE_X30Y53.COUT    Tbyp                  0.093   Madd_time_count[31]_GND_8_o_add_107_OUT_cy<11>
                                                       Madd_time_count[31]_GND_8_o_add_107_OUT_cy<11>
    SLICE_X30Y54.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_107_OUT_cy<11>
    SLICE_X30Y54.CMUX    Tcinc                 0.279   Madd_time_count[31]_GND_8_o_add_107_OUT_cy<15>
                                                       Madd_time_count[31]_GND_8_o_add_107_OUT_cy<15>
    SLICE_X32Y56.A3      net (fanout=2)        0.865   time_count[31]_GND_8_o_add_107_OUT<14>
    SLICE_X32Y56.COUT    Topcya                0.472   Mcompar_time_stamp[31]_time_count[31]_equal_109_o_cy<7>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_109_o_lut<4>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_109_o_cy<7>
    SLICE_X32Y57.CIN     net (fanout=1)        0.003   Mcompar_time_stamp[31]_time_count[31]_equal_109_o_cy<7>
    SLICE_X32Y57.CMUX    Tcinc                 0.296   Mmux_seq_count[15]_ram_process_count[3]_mux_211_OUT101
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_211_OUT1011_cy
    SLICE_X27Y70.C3      net (fanout=10)       1.989   time_stamp[31]_time_count[31]_equal_109_o
    SLICE_X27Y70.C       Tilo                  0.259   wi03/ep_datahold<11>
                                                       _n1489_inv
    SLICE_X33Y61.CE      net (fanout=14)       1.722   _n1489_inv
    SLICE_X33Y61.CLK     Tceck                 0.408   ram_data_out_2<59>
                                                       ram_data_out_2_58
    -------------------------------------------------  ---------------------------
    Total                                      8.508ns (2.711ns logic, 5.797ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------

Paths for end point ram_data_out_2_57 (SLICE_X33Y61.CE), 563 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_4 (FF)
  Destination:          ram_data_out_2_57 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.693ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.297 - 0.311)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_4 to ram_data_out_2_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y52.AQ      Tcko                  0.430   time_count<7>
                                                       time_count_4
    SLICE_X30Y52.A2      net (fanout=2)        1.212   time_count<4>
    SLICE_X30Y52.COUT    Topcya                0.474   wi00/ep_datahold<0>
                                                       time_count<4>_rt
                                                       Madd_time_count[31]_GND_8_o_add_107_OUT_cy<7>
    SLICE_X30Y53.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_107_OUT_cy<7>
    SLICE_X30Y53.COUT    Tbyp                  0.093   Madd_time_count[31]_GND_8_o_add_107_OUT_cy<11>
                                                       Madd_time_count[31]_GND_8_o_add_107_OUT_cy<11>
    SLICE_X30Y54.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_107_OUT_cy<11>
    SLICE_X30Y54.DMUX    Tcind                 0.320   Madd_time_count[31]_GND_8_o_add_107_OUT_cy<15>
                                                       Madd_time_count[31]_GND_8_o_add_107_OUT_cy<15>
    SLICE_X32Y56.B2      net (fanout=2)        1.051   time_count[31]_GND_8_o_add_107_OUT<15>
    SLICE_X32Y56.COUT    Topcyb                0.448   Mcompar_time_stamp[31]_time_count[31]_equal_109_o_cy<7>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_109_o_lut<5>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_109_o_cy<7>
    SLICE_X32Y57.CIN     net (fanout=1)        0.003   Mcompar_time_stamp[31]_time_count[31]_equal_109_o_cy<7>
    SLICE_X32Y57.CMUX    Tcinc                 0.296   Mmux_seq_count[15]_ram_process_count[3]_mux_211_OUT101
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_211_OUT1011_cy
    SLICE_X27Y70.C3      net (fanout=10)       1.989   time_stamp[31]_time_count[31]_equal_109_o
    SLICE_X27Y70.C       Tilo                  0.259   wi03/ep_datahold<11>
                                                       _n1489_inv
    SLICE_X33Y61.CE      net (fanout=14)       1.722   _n1489_inv
    SLICE_X33Y61.CLK     Tceck                 0.390   ram_data_out_2<59>
                                                       ram_data_out_2_57
    -------------------------------------------------  ---------------------------
    Total                                      8.693ns (2.710ns logic, 5.983ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_4 (FF)
  Destination:          ram_data_out_2_57 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.619ns (Levels of Logic = 9)
  Clock Path Skew:      -0.014ns (0.297 - 0.311)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_4 to ram_data_out_2_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y52.AQ      Tcko                  0.430   time_count<7>
                                                       time_count_4
    SLICE_X30Y52.A2      net (fanout=2)        1.212   time_count<4>
    SLICE_X30Y52.COUT    Topcya                0.474   wi00/ep_datahold<0>
                                                       time_count<4>_rt
                                                       Madd_time_count[31]_GND_8_o_add_107_OUT_cy<7>
    SLICE_X30Y53.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_107_OUT_cy<7>
    SLICE_X30Y53.COUT    Tbyp                  0.093   Madd_time_count[31]_GND_8_o_add_107_OUT_cy<11>
                                                       Madd_time_count[31]_GND_8_o_add_107_OUT_cy<11>
    SLICE_X30Y54.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_107_OUT_cy<11>
    SLICE_X30Y54.COUT    Tbyp                  0.093   Madd_time_count[31]_GND_8_o_add_107_OUT_cy<15>
                                                       Madd_time_count[31]_GND_8_o_add_107_OUT_cy<15>
    SLICE_X30Y55.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_107_OUT_cy<15>
    SLICE_X30Y55.COUT    Tbyp                  0.093   Madd_time_count[31]_GND_8_o_add_107_OUT_cy<19>
                                                       Madd_time_count[31]_GND_8_o_add_107_OUT_cy<19>
    SLICE_X30Y56.CIN     net (fanout=1)        0.082   Madd_time_count[31]_GND_8_o_add_107_OUT_cy<19>
    SLICE_X30Y56.COUT    Tbyp                  0.093   time_count<24>
                                                       Madd_time_count[31]_GND_8_o_add_107_OUT_cy<23>
    SLICE_X30Y57.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_107_OUT_cy<23>
    SLICE_X30Y57.COUT    Tbyp                  0.093   Madd_time_count[31]_GND_8_o_add_107_OUT_cy<27>
                                                       Madd_time_count[31]_GND_8_o_add_107_OUT_cy<27>
    SLICE_X30Y58.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_107_OUT_cy<27>
    SLICE_X30Y58.BMUX    Tcinb                 0.310   time_count[31]_GND_8_o_add_107_OUT<31>
                                                       Madd_time_count[31]_GND_8_o_add_107_OUT_xor<31>
    SLICE_X32Y57.B3      net (fanout=2)        0.670   time_count[31]_GND_8_o_add_107_OUT<29>
    SLICE_X32Y57.CMUX    Topbc                 0.601   Mmux_seq_count[15]_ram_process_count[3]_mux_211_OUT101
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_109_o_lut<9>
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_211_OUT1011_cy
    SLICE_X27Y70.C3      net (fanout=10)       1.989   time_stamp[31]_time_count[31]_equal_109_o
    SLICE_X27Y70.C       Tilo                  0.259   wi03/ep_datahold<11>
                                                       _n1489_inv
    SLICE_X33Y61.CE      net (fanout=14)       1.722   _n1489_inv
    SLICE_X33Y61.CLK     Tceck                 0.390   ram_data_out_2<59>
                                                       ram_data_out_2_57
    -------------------------------------------------  ---------------------------
    Total                                      8.619ns (2.929ns logic, 5.690ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_4 (FF)
  Destination:          ram_data_out_2_57 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.490ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.297 - 0.311)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_4 to ram_data_out_2_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y52.AQ      Tcko                  0.430   time_count<7>
                                                       time_count_4
    SLICE_X30Y52.A2      net (fanout=2)        1.212   time_count<4>
    SLICE_X30Y52.COUT    Topcya                0.474   wi00/ep_datahold<0>
                                                       time_count<4>_rt
                                                       Madd_time_count[31]_GND_8_o_add_107_OUT_cy<7>
    SLICE_X30Y53.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_107_OUT_cy<7>
    SLICE_X30Y53.COUT    Tbyp                  0.093   Madd_time_count[31]_GND_8_o_add_107_OUT_cy<11>
                                                       Madd_time_count[31]_GND_8_o_add_107_OUT_cy<11>
    SLICE_X30Y54.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_107_OUT_cy<11>
    SLICE_X30Y54.CMUX    Tcinc                 0.279   Madd_time_count[31]_GND_8_o_add_107_OUT_cy<15>
                                                       Madd_time_count[31]_GND_8_o_add_107_OUT_cy<15>
    SLICE_X32Y56.A3      net (fanout=2)        0.865   time_count[31]_GND_8_o_add_107_OUT<14>
    SLICE_X32Y56.COUT    Topcya                0.472   Mcompar_time_stamp[31]_time_count[31]_equal_109_o_cy<7>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_109_o_lut<4>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_109_o_cy<7>
    SLICE_X32Y57.CIN     net (fanout=1)        0.003   Mcompar_time_stamp[31]_time_count[31]_equal_109_o_cy<7>
    SLICE_X32Y57.CMUX    Tcinc                 0.296   Mmux_seq_count[15]_ram_process_count[3]_mux_211_OUT101
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_211_OUT1011_cy
    SLICE_X27Y70.C3      net (fanout=10)       1.989   time_stamp[31]_time_count[31]_equal_109_o
    SLICE_X27Y70.C       Tilo                  0.259   wi03/ep_datahold<11>
                                                       _n1489_inv
    SLICE_X33Y61.CE      net (fanout=14)       1.722   _n1489_inv
    SLICE_X33Y61.CLK     Tceck                 0.390   ram_data_out_2<59>
                                                       ram_data_out_2_57
    -------------------------------------------------  ---------------------------
    Total                                      8.490ns (2.693ns logic, 5.797ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------

Paths for end point ram_data_out_2_59 (SLICE_X33Y61.CE), 563 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_4 (FF)
  Destination:          ram_data_out_2_59 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.685ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.297 - 0.311)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_4 to ram_data_out_2_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y52.AQ      Tcko                  0.430   time_count<7>
                                                       time_count_4
    SLICE_X30Y52.A2      net (fanout=2)        1.212   time_count<4>
    SLICE_X30Y52.COUT    Topcya                0.474   wi00/ep_datahold<0>
                                                       time_count<4>_rt
                                                       Madd_time_count[31]_GND_8_o_add_107_OUT_cy<7>
    SLICE_X30Y53.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_107_OUT_cy<7>
    SLICE_X30Y53.COUT    Tbyp                  0.093   Madd_time_count[31]_GND_8_o_add_107_OUT_cy<11>
                                                       Madd_time_count[31]_GND_8_o_add_107_OUT_cy<11>
    SLICE_X30Y54.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_107_OUT_cy<11>
    SLICE_X30Y54.DMUX    Tcind                 0.320   Madd_time_count[31]_GND_8_o_add_107_OUT_cy<15>
                                                       Madd_time_count[31]_GND_8_o_add_107_OUT_cy<15>
    SLICE_X32Y56.B2      net (fanout=2)        1.051   time_count[31]_GND_8_o_add_107_OUT<15>
    SLICE_X32Y56.COUT    Topcyb                0.448   Mcompar_time_stamp[31]_time_count[31]_equal_109_o_cy<7>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_109_o_lut<5>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_109_o_cy<7>
    SLICE_X32Y57.CIN     net (fanout=1)        0.003   Mcompar_time_stamp[31]_time_count[31]_equal_109_o_cy<7>
    SLICE_X32Y57.CMUX    Tcinc                 0.296   Mmux_seq_count[15]_ram_process_count[3]_mux_211_OUT101
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_211_OUT1011_cy
    SLICE_X27Y70.C3      net (fanout=10)       1.989   time_stamp[31]_time_count[31]_equal_109_o
    SLICE_X27Y70.C       Tilo                  0.259   wi03/ep_datahold<11>
                                                       _n1489_inv
    SLICE_X33Y61.CE      net (fanout=14)       1.722   _n1489_inv
    SLICE_X33Y61.CLK     Tceck                 0.382   ram_data_out_2<59>
                                                       ram_data_out_2_59
    -------------------------------------------------  ---------------------------
    Total                                      8.685ns (2.702ns logic, 5.983ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_4 (FF)
  Destination:          ram_data_out_2_59 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.611ns (Levels of Logic = 9)
  Clock Path Skew:      -0.014ns (0.297 - 0.311)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_4 to ram_data_out_2_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y52.AQ      Tcko                  0.430   time_count<7>
                                                       time_count_4
    SLICE_X30Y52.A2      net (fanout=2)        1.212   time_count<4>
    SLICE_X30Y52.COUT    Topcya                0.474   wi00/ep_datahold<0>
                                                       time_count<4>_rt
                                                       Madd_time_count[31]_GND_8_o_add_107_OUT_cy<7>
    SLICE_X30Y53.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_107_OUT_cy<7>
    SLICE_X30Y53.COUT    Tbyp                  0.093   Madd_time_count[31]_GND_8_o_add_107_OUT_cy<11>
                                                       Madd_time_count[31]_GND_8_o_add_107_OUT_cy<11>
    SLICE_X30Y54.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_107_OUT_cy<11>
    SLICE_X30Y54.COUT    Tbyp                  0.093   Madd_time_count[31]_GND_8_o_add_107_OUT_cy<15>
                                                       Madd_time_count[31]_GND_8_o_add_107_OUT_cy<15>
    SLICE_X30Y55.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_107_OUT_cy<15>
    SLICE_X30Y55.COUT    Tbyp                  0.093   Madd_time_count[31]_GND_8_o_add_107_OUT_cy<19>
                                                       Madd_time_count[31]_GND_8_o_add_107_OUT_cy<19>
    SLICE_X30Y56.CIN     net (fanout=1)        0.082   Madd_time_count[31]_GND_8_o_add_107_OUT_cy<19>
    SLICE_X30Y56.COUT    Tbyp                  0.093   time_count<24>
                                                       Madd_time_count[31]_GND_8_o_add_107_OUT_cy<23>
    SLICE_X30Y57.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_107_OUT_cy<23>
    SLICE_X30Y57.COUT    Tbyp                  0.093   Madd_time_count[31]_GND_8_o_add_107_OUT_cy<27>
                                                       Madd_time_count[31]_GND_8_o_add_107_OUT_cy<27>
    SLICE_X30Y58.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_107_OUT_cy<27>
    SLICE_X30Y58.BMUX    Tcinb                 0.310   time_count[31]_GND_8_o_add_107_OUT<31>
                                                       Madd_time_count[31]_GND_8_o_add_107_OUT_xor<31>
    SLICE_X32Y57.B3      net (fanout=2)        0.670   time_count[31]_GND_8_o_add_107_OUT<29>
    SLICE_X32Y57.CMUX    Topbc                 0.601   Mmux_seq_count[15]_ram_process_count[3]_mux_211_OUT101
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_109_o_lut<9>
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_211_OUT1011_cy
    SLICE_X27Y70.C3      net (fanout=10)       1.989   time_stamp[31]_time_count[31]_equal_109_o
    SLICE_X27Y70.C       Tilo                  0.259   wi03/ep_datahold<11>
                                                       _n1489_inv
    SLICE_X33Y61.CE      net (fanout=14)       1.722   _n1489_inv
    SLICE_X33Y61.CLK     Tceck                 0.382   ram_data_out_2<59>
                                                       ram_data_out_2_59
    -------------------------------------------------  ---------------------------
    Total                                      8.611ns (2.921ns logic, 5.690ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_4 (FF)
  Destination:          ram_data_out_2_59 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.482ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.297 - 0.311)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_4 to ram_data_out_2_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y52.AQ      Tcko                  0.430   time_count<7>
                                                       time_count_4
    SLICE_X30Y52.A2      net (fanout=2)        1.212   time_count<4>
    SLICE_X30Y52.COUT    Topcya                0.474   wi00/ep_datahold<0>
                                                       time_count<4>_rt
                                                       Madd_time_count[31]_GND_8_o_add_107_OUT_cy<7>
    SLICE_X30Y53.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_107_OUT_cy<7>
    SLICE_X30Y53.COUT    Tbyp                  0.093   Madd_time_count[31]_GND_8_o_add_107_OUT_cy<11>
                                                       Madd_time_count[31]_GND_8_o_add_107_OUT_cy<11>
    SLICE_X30Y54.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_107_OUT_cy<11>
    SLICE_X30Y54.CMUX    Tcinc                 0.279   Madd_time_count[31]_GND_8_o_add_107_OUT_cy<15>
                                                       Madd_time_count[31]_GND_8_o_add_107_OUT_cy<15>
    SLICE_X32Y56.A3      net (fanout=2)        0.865   time_count[31]_GND_8_o_add_107_OUT<14>
    SLICE_X32Y56.COUT    Topcya                0.472   Mcompar_time_stamp[31]_time_count[31]_equal_109_o_cy<7>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_109_o_lut<4>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_109_o_cy<7>
    SLICE_X32Y57.CIN     net (fanout=1)        0.003   Mcompar_time_stamp[31]_time_count[31]_equal_109_o_cy<7>
    SLICE_X32Y57.CMUX    Tcinc                 0.296   Mmux_seq_count[15]_ram_process_count[3]_mux_211_OUT101
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_211_OUT1011_cy
    SLICE_X27Y70.C3      net (fanout=10)       1.989   time_stamp[31]_time_count[31]_equal_109_o
    SLICE_X27Y70.C       Tilo                  0.259   wi03/ep_datahold<11>
                                                       _n1489_inv
    SLICE_X33Y61.CE      net (fanout=14)       1.722   _n1489_inv
    SLICE_X33Y61.CLK     Tceck                 0.382   ram_data_out_2<59>
                                                       ram_data_out_2_59
    -------------------------------------------------  ---------------------------
    Total                                      8.482ns (2.685ns logic, 5.797ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_pll_clk0 = PERIOD TIMEGRP "pll_clk0" TS_Clk1 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X3Y16.DIA3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.344ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _i000286_28 (FF)
  Destination:          fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.347ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.075 - 0.072)
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _i000286_28 to fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y32.AQ      Tcko                  0.234   _i000286<31>
                                                       _i000286_28
    RAMB16_X3Y16.DIA3    net (fanout=2)        0.166   _i000286<28>
    RAMB16_X3Y16.CLKA    Trckd_DIA   (-Th)     0.053   fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.347ns (0.181ns logic, 0.166ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------

Paths for end point fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X3Y16.DIA6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.344ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _i000286_31 (FF)
  Destination:          fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.347ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.075 - 0.072)
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _i000286_31 to fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y32.BQ      Tcko                  0.234   _i000286<31>
                                                       _i000286_31
    RAMB16_X3Y16.DIA6    net (fanout=2)        0.166   _i000286<31>
    RAMB16_X3Y16.CLKA    Trckd_DIA   (-Th)     0.053   fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.347ns (0.181ns logic, 0.166ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------

Paths for end point fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X3Y14.DIA14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _i000286_6 (FF)
  Destination:          fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.384ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.074 - 0.069)
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _i000286_6 to fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y28.DQ      Tcko                  0.198   _i000286<6>
                                                       _i000286_6
    RAMB16_X3Y14.DIA14   net (fanout=2)        0.239   _i000286<6>
    RAMB16_X3Y14.CLKA    Trckd_DIA   (-Th)     0.053   fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.384ns (0.145ns logic, 0.239ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pll_clk0 = PERIOD TIMEGRP "pll_clk0" TS_Clk1 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y8.CLKA
  Clock network: clk_100
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y10.CLKA
  Clock network: clk_100
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y16.CLKA
  Clock network: clk_100
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" 
"RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.118ns.
--------------------------------------------------------------------------------

Paths for end point hi_out<0> (Y19.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  1.812ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/core0/core0/hi_busy (FF)
  Destination:          hi_out<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.930ns
  Data Path Delay:      8.199ns (Levels of Logic = 1)
  Clock Path Delay:     1.644ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp219.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.099   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X38Y32.CLK     net (fanout=475)      1.722   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.644ns (-5.143ns logic, 6.787ns route)

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/hi_busy to hi_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y32.CQ      Tcko                  0.525   okHI/okCH<0>
                                                       okHI/core0/core0/hi_busy
    Y19.O                net (fanout=1)        4.952   okHI/okCH<0>
    Y19.PAD              Tioop                 2.722   hi_out<0>
                                                       okHI/obuf0
                                                       hi_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      8.199ns (3.247ns logic, 4.952ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point hi_out<0> (Y19.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  5.072ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/core0/core0/hi_busy (FF)
  Destination:          hi_out<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      4.204ns (Levels of Logic = 1)
  Clock Path Delay:     1.143ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp219.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.441   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X38Y32.CLK     net (fanout=475)      0.678   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.143ns (-1.497ns logic, 2.640ns route)

  Minimum Data Path at Fast Process Corner: okHI/core0/core0/hi_busy to hi_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y32.CQ      Tcko                  0.234   okHI/okCH<0>
                                                       okHI/core0/core0/hi_busy
    Y19.O                net (fanout=1)        2.574   okHI/okCH<0>
    Y19.PAD              Tioop                 1.396   hi_out<0>
                                                       okHI/obuf0
                                                       hi_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      4.204ns (1.630ns logic, 2.574ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  10.003ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/timeout_3 (SLICE_X6Y6.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.327ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/a0/timeout_3 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.126ns (Levels of Logic = 2)
  Clock Path Delay:     1.398ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/core0/core0/a0/timeout_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp219.IMUX.9
    SLICE_X18Y34.D2      net (fanout=15)       5.697   hi_in_7_IBUF
    SLICE_X18Y34.DMUX    Tilo                  0.326   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X6Y6.SR        net (fanout=18)       3.325   okHI/core0/core0/a0/reset_sync
    SLICE_X6Y6.CLK       Trck                  0.221   okHI/core0/core0/a0/timeout<3>
                                                       okHI/core0/core0/a0/timeout_3
    -------------------------------------------------  ---------------------------
    Total                                     11.126ns (2.104ns logic, 9.022ns route)
                                                       (18.9% logic, 81.1% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/a0/timeout_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp219.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X6Y6.CLK       net (fanout=475)      1.416   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.398ns (-4.420ns logic, 5.818ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/timeout_2 (SLICE_X6Y6.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.336ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/a0/timeout_2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.117ns (Levels of Logic = 2)
  Clock Path Delay:     1.398ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/core0/core0/a0/timeout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp219.IMUX.9
    SLICE_X18Y34.D2      net (fanout=15)       5.697   hi_in_7_IBUF
    SLICE_X18Y34.DMUX    Tilo                  0.326   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X6Y6.SR        net (fanout=18)       3.325   okHI/core0/core0/a0/reset_sync
    SLICE_X6Y6.CLK       Trck                  0.212   okHI/core0/core0/a0/timeout<3>
                                                       okHI/core0/core0/a0/timeout_2
    -------------------------------------------------  ---------------------------
    Total                                     11.117ns (2.095ns logic, 9.022ns route)
                                                       (18.8% logic, 81.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/a0/timeout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp219.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X6Y6.CLK       net (fanout=475)      1.416   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.398ns (-4.420ns logic, 5.818ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/timeout_1 (SLICE_X6Y6.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.347ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/a0/timeout_1 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.106ns (Levels of Logic = 2)
  Clock Path Delay:     1.398ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/core0/core0/a0/timeout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp219.IMUX.9
    SLICE_X18Y34.D2      net (fanout=15)       5.697   hi_in_7_IBUF
    SLICE_X18Y34.DMUX    Tilo                  0.326   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X6Y6.SR        net (fanout=18)       3.325   okHI/core0/core0/a0/reset_sync
    SLICE_X6Y6.CLK       Trck                  0.201   okHI/core0/core0/a0/timeout<3>
                                                       okHI/core0/core0/a0/timeout_1
    -------------------------------------------------  ---------------------------
    Total                                     11.106ns (2.084ns logic, 9.022ns route)
                                                       (18.8% logic, 81.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/a0/timeout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp219.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X6Y6.CLK       net (fanout=475)      1.416   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.398ns (-4.420ns logic, 5.818ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd10 (SLICE_X25Y19.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.341ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd10 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.332ns (Levels of Logic = 2)
  Clock Path Delay:     1.216ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/core0/core0/state_FSM_FFd10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp219.IMUX.9
    SLICE_X9Y19.D1       net (fanout=15)       1.869   hi_in_7_IBUF
    SLICE_X9Y19.D        Tilo                  0.156   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_01
    SLICE_X25Y19.SR      net (fanout=2)        0.671   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
    SLICE_X25Y19.CLK     Tcksr       (-Th)     0.127   okHI/core0/core0/state_FSM_FFd10
                                                       okHI/core0/core0/state_FSM_FFd10
    -------------------------------------------------  ---------------------------
    Total                                      3.332ns (0.792ns logic, 2.540ns route)
                                                       (23.8% logic, 76.2% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp219.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X25Y19.CLK     net (fanout=475)      0.721   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.216ns (-1.611ns logic, 2.827ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/block_count_7 (SLICE_X23Y14.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.376ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/block_count_7 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.395ns (Levels of Logic = 2)
  Clock Path Delay:     1.244ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/core0/core0/block_count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp219.IMUX.9
    SLICE_X9Y19.D1       net (fanout=15)       1.869   hi_in_7_IBUF
    SLICE_X9Y19.DMUX     Tilo                  0.203   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X23Y14.SR      net (fanout=29)       0.691   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X23Y14.CLK     Tcksr       (-Th)     0.131   okHI/core0/core0/block_count<10>
                                                       okHI/core0/core0/block_count_7
    -------------------------------------------------  ---------------------------
    Total                                      3.395ns (0.835ns logic, 2.560ns route)
                                                       (24.6% logic, 75.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/block_count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp219.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X23Y14.CLK     net (fanout=475)      0.749   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.244ns (-1.611ns logic, 2.855ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/block_count_8 (SLICE_X23Y14.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.379ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/block_count_8 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.398ns (Levels of Logic = 2)
  Clock Path Delay:     1.244ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/core0/core0/block_count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp219.IMUX.9
    SLICE_X9Y19.D1       net (fanout=15)       1.869   hi_in_7_IBUF
    SLICE_X9Y19.DMUX     Tilo                  0.203   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X23Y14.SR      net (fanout=29)       0.691   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X23Y14.CLK     Tcksr       (-Th)     0.128   okHI/core0/core0/block_count<10>
                                                       okHI/core0/core0/block_count_8
    -------------------------------------------------  ---------------------------
    Total                                      3.398ns (0.838ns logic, 2.560ns route)
                                                       (24.7% logic, 75.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/block_count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp219.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X23Y14.CLK     net (fanout=475)      0.749   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.244ns (-1.611ns logic, 2.855ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.703ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/timeout_3 (SLICE_X6Y6.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.627ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/a0/timeout_3 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.826ns (Levels of Logic = 2)
  Clock Path Delay:     1.398ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/core0/core0/a0/timeout_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp219.IMUX.8
    SLICE_X18Y34.D3      net (fanout=14)       5.397   hi_in_6_IBUF
    SLICE_X18Y34.DMUX    Tilo                  0.326   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X6Y6.SR        net (fanout=18)       3.325   okHI/core0/core0/a0/reset_sync
    SLICE_X6Y6.CLK       Trck                  0.221   okHI/core0/core0/a0/timeout<3>
                                                       okHI/core0/core0/a0/timeout_3
    -------------------------------------------------  ---------------------------
    Total                                     10.826ns (2.104ns logic, 8.722ns route)
                                                       (19.4% logic, 80.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/a0/timeout_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp219.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X6Y6.CLK       net (fanout=475)      1.416   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.398ns (-4.420ns logic, 5.818ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/timeout_2 (SLICE_X6Y6.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.636ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/a0/timeout_2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.817ns (Levels of Logic = 2)
  Clock Path Delay:     1.398ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/core0/core0/a0/timeout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp219.IMUX.8
    SLICE_X18Y34.D3      net (fanout=14)       5.397   hi_in_6_IBUF
    SLICE_X18Y34.DMUX    Tilo                  0.326   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X6Y6.SR        net (fanout=18)       3.325   okHI/core0/core0/a0/reset_sync
    SLICE_X6Y6.CLK       Trck                  0.212   okHI/core0/core0/a0/timeout<3>
                                                       okHI/core0/core0/a0/timeout_2
    -------------------------------------------------  ---------------------------
    Total                                     10.817ns (2.095ns logic, 8.722ns route)
                                                       (19.4% logic, 80.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/a0/timeout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp219.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X6Y6.CLK       net (fanout=475)      1.416   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.398ns (-4.420ns logic, 5.818ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/timeout_1 (SLICE_X6Y6.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.647ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/a0/timeout_1 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.806ns (Levels of Logic = 2)
  Clock Path Delay:     1.398ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/core0/core0/a0/timeout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp219.IMUX.8
    SLICE_X18Y34.D3      net (fanout=14)       5.397   hi_in_6_IBUF
    SLICE_X18Y34.DMUX    Tilo                  0.326   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X6Y6.SR        net (fanout=18)       3.325   okHI/core0/core0/a0/reset_sync
    SLICE_X6Y6.CLK       Trck                  0.201   okHI/core0/core0/a0/timeout<3>
                                                       okHI/core0/core0/a0/timeout_1
    -------------------------------------------------  ---------------------------
    Total                                     10.806ns (2.084ns logic, 8.722ns route)
                                                       (19.3% logic, 80.7% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/a0/timeout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp219.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X6Y6.CLK       net (fanout=475)      1.416   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.398ns (-4.420ns logic, 5.818ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd11 (SLICE_X22Y16.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.978ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd11 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.971ns (Levels of Logic = 2)
  Clock Path Delay:     1.218ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/core0/core0/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp219.IMUX.8
    SLICE_X22Y16.A4      net (fanout=14)       2.077   hi_in_6_IBUF
    SLICE_X22Y16.CLK     Tah         (-Th)    -0.131   okHI/core0/core0/state_FSM_FFd12
                                                       okHI/core0/core0/state_FSM_FFd11_rstpot
                                                       okHI/core0/core0/state_FSM_FFd11
    -------------------------------------------------  ---------------------------
    Total                                      2.971ns (0.894ns logic, 2.077ns route)
                                                       (30.1% logic, 69.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp219.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X22Y16.CLK     net (fanout=475)      0.723   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.218ns (-1.611ns logic, 2.829ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd12 (SLICE_X22Y16.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.044ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd12 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.037ns (Levels of Logic = 2)
  Clock Path Delay:     1.218ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/core0/core0/state_FSM_FFd12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp219.IMUX.8
    SLICE_X22Y16.A4      net (fanout=14)       2.077   hi_in_6_IBUF
    SLICE_X22Y16.CLK     Tah         (-Th)    -0.197   okHI/core0/core0/state_FSM_FFd12
                                                       okHI/core0/core0/state_FSM_FFd12_rstpot
                                                       okHI/core0/core0/state_FSM_FFd12
    -------------------------------------------------  ---------------------------
    Total                                      3.037ns (0.960ns logic, 2.077ns route)
                                                       (31.6% logic, 68.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp219.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X22Y16.CLK     net (fanout=475)      0.723   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.218ns (-1.611ns logic, 2.829ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd9 (SLICE_X25Y16.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.060ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.055ns (Levels of Logic = 2)
  Clock Path Delay:     1.220ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp219.IMUX.8
    SLICE_X24Y16.D3      net (fanout=14)       2.117   hi_in_6_IBUF
    SLICE_X24Y16.D       Tilo                  0.142   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/hi_cmd<2>_21
    SLICE_X25Y16.SR      net (fanout=2)        0.164   okHI/core0/core0/hi_cmd<2>_2
    SLICE_X25Y16.CLK     Tcksr       (-Th)     0.131   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      3.055ns (0.774ns logic, 2.281ns route)
                                                       (25.3% logic, 74.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp219.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X25Y16.CLK     net (fanout=475)      0.725   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.220ns (-1.611ns logic, 2.831ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.307ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/timeout_3 (SLICE_X6Y6.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.023ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/a0/timeout_3 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.430ns (Levels of Logic = 2)
  Clock Path Delay:     1.398ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/core0/core0/a0/timeout_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp219.IMUX.7
    SLICE_X18Y34.D5      net (fanout=14)       5.001   hi_in_5_IBUF
    SLICE_X18Y34.DMUX    Tilo                  0.326   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X6Y6.SR        net (fanout=18)       3.325   okHI/core0/core0/a0/reset_sync
    SLICE_X6Y6.CLK       Trck                  0.221   okHI/core0/core0/a0/timeout<3>
                                                       okHI/core0/core0/a0/timeout_3
    -------------------------------------------------  ---------------------------
    Total                                     10.430ns (2.104ns logic, 8.326ns route)
                                                       (20.2% logic, 79.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/a0/timeout_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp219.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X6Y6.CLK       net (fanout=475)      1.416   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.398ns (-4.420ns logic, 5.818ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/timeout_2 (SLICE_X6Y6.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.032ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/a0/timeout_2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.421ns (Levels of Logic = 2)
  Clock Path Delay:     1.398ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/core0/core0/a0/timeout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp219.IMUX.7
    SLICE_X18Y34.D5      net (fanout=14)       5.001   hi_in_5_IBUF
    SLICE_X18Y34.DMUX    Tilo                  0.326   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X6Y6.SR        net (fanout=18)       3.325   okHI/core0/core0/a0/reset_sync
    SLICE_X6Y6.CLK       Trck                  0.212   okHI/core0/core0/a0/timeout<3>
                                                       okHI/core0/core0/a0/timeout_2
    -------------------------------------------------  ---------------------------
    Total                                     10.421ns (2.095ns logic, 8.326ns route)
                                                       (20.1% logic, 79.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/a0/timeout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp219.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X6Y6.CLK       net (fanout=475)      1.416   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.398ns (-4.420ns logic, 5.818ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/timeout_1 (SLICE_X6Y6.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.043ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/a0/timeout_1 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.410ns (Levels of Logic = 2)
  Clock Path Delay:     1.398ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/core0/core0/a0/timeout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp219.IMUX.7
    SLICE_X18Y34.D5      net (fanout=14)       5.001   hi_in_5_IBUF
    SLICE_X18Y34.DMUX    Tilo                  0.326   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X6Y6.SR        net (fanout=18)       3.325   okHI/core0/core0/a0/reset_sync
    SLICE_X6Y6.CLK       Trck                  0.201   okHI/core0/core0/a0/timeout<3>
                                                       okHI/core0/core0/a0/timeout_1
    -------------------------------------------------  ---------------------------
    Total                                     10.410ns (2.084ns logic, 8.326ns route)
                                                       (20.0% logic, 80.0% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/a0/timeout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp219.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X6Y6.CLK       net (fanout=475)      1.416   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.398ns (-4.420ns logic, 5.818ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd11 (SLICE_X22Y16.A2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.168ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd11 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.161ns (Levels of Logic = 2)
  Clock Path Delay:     1.218ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/core0/core0/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp219.IMUX.7
    SLICE_X22Y16.A2      net (fanout=14)       2.267   hi_in_5_IBUF
    SLICE_X22Y16.CLK     Tah         (-Th)    -0.131   okHI/core0/core0/state_FSM_FFd12
                                                       okHI/core0/core0/state_FSM_FFd11_rstpot
                                                       okHI/core0/core0/state_FSM_FFd11
    -------------------------------------------------  ---------------------------
    Total                                      3.161ns (0.894ns logic, 2.267ns route)
                                                       (28.3% logic, 71.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp219.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X22Y16.CLK     net (fanout=475)      0.723   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.218ns (-1.611ns logic, 2.829ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd12 (SLICE_X22Y16.A2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.234ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd12 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.227ns (Levels of Logic = 2)
  Clock Path Delay:     1.218ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/core0/core0/state_FSM_FFd12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp219.IMUX.7
    SLICE_X22Y16.A2      net (fanout=14)       2.267   hi_in_5_IBUF
    SLICE_X22Y16.CLK     Tah         (-Th)    -0.197   okHI/core0/core0/state_FSM_FFd12
                                                       okHI/core0/core0/state_FSM_FFd12_rstpot
                                                       okHI/core0/core0/state_FSM_FFd12
    -------------------------------------------------  ---------------------------
    Total                                      3.227ns (0.960ns logic, 2.267ns route)
                                                       (29.7% logic, 70.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp219.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X22Y16.CLK     net (fanout=475)      0.723   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.218ns (-1.611ns logic, 2.829ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd2 (SLICE_X23Y20.C2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.308ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.295ns (Levels of Logic = 2)
  Clock Path Delay:     1.212ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/core0/core0/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp219.IMUX.7
    SLICE_X23Y20.C2      net (fanout=14)       2.317   hi_in_5_IBUF
    SLICE_X23Y20.CLK     Tah         (-Th)    -0.215   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state_FSM_FFd2_rstpot
                                                       okHI/core0/core0/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.295ns (0.978ns logic, 2.317ns route)
                                                       (29.7% logic, 70.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp219.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X23Y20.CLK     net (fanout=475)      0.717   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.212ns (-1.611ns logic, 2.823ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  10.264ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/timeout_3 (SLICE_X6Y6.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.066ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/a0/timeout_3 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.387ns (Levels of Logic = 2)
  Clock Path Delay:     1.398ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/core0/core0/a0/timeout_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp219.IMUX.6
    SLICE_X18Y34.D1      net (fanout=14)       5.958   hi_in_4_IBUF
    SLICE_X18Y34.DMUX    Tilo                  0.326   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X6Y6.SR        net (fanout=18)       3.325   okHI/core0/core0/a0/reset_sync
    SLICE_X6Y6.CLK       Trck                  0.221   okHI/core0/core0/a0/timeout<3>
                                                       okHI/core0/core0/a0/timeout_3
    -------------------------------------------------  ---------------------------
    Total                                     11.387ns (2.104ns logic, 9.283ns route)
                                                       (18.5% logic, 81.5% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/a0/timeout_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp219.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X6Y6.CLK       net (fanout=475)      1.416   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.398ns (-4.420ns logic, 5.818ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/timeout_2 (SLICE_X6Y6.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.075ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/a0/timeout_2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.378ns (Levels of Logic = 2)
  Clock Path Delay:     1.398ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/core0/core0/a0/timeout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp219.IMUX.6
    SLICE_X18Y34.D1      net (fanout=14)       5.958   hi_in_4_IBUF
    SLICE_X18Y34.DMUX    Tilo                  0.326   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X6Y6.SR        net (fanout=18)       3.325   okHI/core0/core0/a0/reset_sync
    SLICE_X6Y6.CLK       Trck                  0.212   okHI/core0/core0/a0/timeout<3>
                                                       okHI/core0/core0/a0/timeout_2
    -------------------------------------------------  ---------------------------
    Total                                     11.378ns (2.095ns logic, 9.283ns route)
                                                       (18.4% logic, 81.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/a0/timeout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp219.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X6Y6.CLK       net (fanout=475)      1.416   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.398ns (-4.420ns logic, 5.818ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/timeout_1 (SLICE_X6Y6.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.086ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/a0/timeout_1 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.367ns (Levels of Logic = 2)
  Clock Path Delay:     1.398ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/core0/core0/a0/timeout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp219.IMUX.6
    SLICE_X18Y34.D1      net (fanout=14)       5.958   hi_in_4_IBUF
    SLICE_X18Y34.DMUX    Tilo                  0.326   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X6Y6.SR        net (fanout=18)       3.325   okHI/core0/core0/a0/reset_sync
    SLICE_X6Y6.CLK       Trck                  0.201   okHI/core0/core0/a0/timeout<3>
                                                       okHI/core0/core0/a0/timeout_1
    -------------------------------------------------  ---------------------------
    Total                                     11.367ns (2.084ns logic, 9.283ns route)
                                                       (18.3% logic, 81.7% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/a0/timeout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp219.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X6Y6.CLK       net (fanout=475)      1.416   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.398ns (-4.420ns logic, 5.818ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd11 (SLICE_X22Y16.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.999ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd11 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.992ns (Levels of Logic = 2)
  Clock Path Delay:     1.218ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/core0/core0/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp219.IMUX.6
    SLICE_X22Y16.A5      net (fanout=14)       2.098   hi_in_4_IBUF
    SLICE_X22Y16.CLK     Tah         (-Th)    -0.131   okHI/core0/core0/state_FSM_FFd12
                                                       okHI/core0/core0/state_FSM_FFd11_rstpot
                                                       okHI/core0/core0/state_FSM_FFd11
    -------------------------------------------------  ---------------------------
    Total                                      2.992ns (0.894ns logic, 2.098ns route)
                                                       (29.9% logic, 70.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp219.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X22Y16.CLK     net (fanout=475)      0.723   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.218ns (-1.611ns logic, 2.829ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd12 (SLICE_X22Y16.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.065ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd12 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.058ns (Levels of Logic = 2)
  Clock Path Delay:     1.218ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/core0/core0/state_FSM_FFd12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp219.IMUX.6
    SLICE_X22Y16.A5      net (fanout=14)       2.098   hi_in_4_IBUF
    SLICE_X22Y16.CLK     Tah         (-Th)    -0.197   okHI/core0/core0/state_FSM_FFd12
                                                       okHI/core0/core0/state_FSM_FFd12_rstpot
                                                       okHI/core0/core0/state_FSM_FFd12
    -------------------------------------------------  ---------------------------
    Total                                      3.058ns (0.960ns logic, 2.098ns route)
                                                       (31.4% logic, 68.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp219.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X22Y16.CLK     net (fanout=475)      0.723   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.218ns (-1.611ns logic, 2.829ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd10 (SLICE_X25Y19.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.153ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd10 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.144ns (Levels of Logic = 2)
  Clock Path Delay:     1.216ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/core0/core0/state_FSM_FFd10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp219.IMUX.6
    SLICE_X9Y19.D5       net (fanout=14)       1.681   hi_in_4_IBUF
    SLICE_X9Y19.D        Tilo                  0.156   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_01
    SLICE_X25Y19.SR      net (fanout=2)        0.671   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
    SLICE_X25Y19.CLK     Tcksr       (-Th)     0.127   okHI/core0/core0/state_FSM_FFd10
                                                       okHI/core0/core0/state_FSM_FFd10
    -------------------------------------------------  ---------------------------
    Total                                      3.144ns (0.792ns logic, 2.352ns route)
                                                       (25.2% logic, 74.8% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp219.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X25Y19.CLK     net (fanout=475)      0.721   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.216ns (-1.611ns logic, 2.827ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.237ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X25Y17.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.893ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.346ns (Levels of Logic = 2)
  Clock Path Delay:     1.384ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp219.IMUX.5
    SLICE_X24Y16.D4      net (fanout=1)        3.579   hi_in_3_IBUF
    SLICE_X24Y16.D       Tilo                  0.235   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/hi_cmd<2>_21
    SLICE_X25Y17.SR      net (fanout=2)        0.562   okHI/core0/core0/hi_cmd<2>_2
    SLICE_X25Y17.CLK     Tsrck                 0.413   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      6.346ns (2.205ns logic, 4.141ns route)
                                                       (34.7% logic, 65.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp219.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X25Y17.CLK     net (fanout=475)      1.402   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.384ns (-4.420ns logic, 5.804ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd14 (SLICE_X24Y16.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.991ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.249ns (Levels of Logic = 2)
  Clock Path Delay:     1.385ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp219.IMUX.5
    SLICE_X24Y16.D4      net (fanout=1)        3.579   hi_in_3_IBUF
    SLICE_X24Y16.DMUX    Tilo                  0.298   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/hi_cmd<2>_01
    SLICE_X24Y16.SR      net (fanout=1)        0.397   okHI/core0/core0/hi_cmd<2>_0
    SLICE_X24Y16.CLK     Tsrck                 0.418   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      6.249ns (2.273ns logic, 3.976ns route)
                                                       (36.4% logic, 63.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp219.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X24Y16.CLK     net (fanout=475)      1.403   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.385ns (-4.420ns logic, 5.805ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X24Y16.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.014ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.226ns (Levels of Logic = 2)
  Clock Path Delay:     1.385ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp219.IMUX.5
    SLICE_X24Y16.D4      net (fanout=1)        3.579   hi_in_3_IBUF
    SLICE_X24Y16.DMUX    Tilo                  0.298   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/hi_cmd<2>_01
    SLICE_X24Y16.SR      net (fanout=1)        0.397   okHI/core0/core0/hi_cmd<2>_0
    SLICE_X24Y16.CLK     Tsrck                 0.395   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      6.226ns (2.250ns logic, 3.976ns route)
                                                       (36.1% logic, 63.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp219.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X24Y16.CLK     net (fanout=475)      1.403   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.385ns (-4.420ns logic, 5.805ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd9 (SLICE_X25Y16.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      7.843ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.638ns (Levels of Logic = 2)
  Clock Path Delay:     1.220ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp219.IMUX.5
    SLICE_X24Y16.D4      net (fanout=1)        1.700   hi_in_3_IBUF
    SLICE_X24Y16.D       Tilo                  0.142   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/hi_cmd<2>_21
    SLICE_X25Y16.SR      net (fanout=2)        0.164   okHI/core0/core0/hi_cmd<2>_2
    SLICE_X25Y16.CLK     Tcksr       (-Th)     0.131   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      2.638ns (0.774ns logic, 1.864ns route)
                                                       (29.3% logic, 70.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp219.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X25Y16.CLK     net (fanout=475)      0.725   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.220ns (-1.611ns logic, 2.831ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X25Y17.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      7.944ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.738ns (Levels of Logic = 2)
  Clock Path Delay:     1.219ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp219.IMUX.5
    SLICE_X24Y16.D4      net (fanout=1)        1.700   hi_in_3_IBUF
    SLICE_X24Y16.D       Tilo                  0.142   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/hi_cmd<2>_21
    SLICE_X25Y17.SR      net (fanout=2)        0.261   okHI/core0/core0/hi_cmd<2>_2
    SLICE_X25Y17.CLK     Tcksr       (-Th)     0.128   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      2.738ns (0.777ns logic, 1.961ns route)
                                                       (28.4% logic, 71.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp219.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X25Y17.CLK     net (fanout=475)      0.724   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.219ns (-1.611ns logic, 2.830ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X24Y16.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.033ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.828ns (Levels of Logic = 2)
  Clock Path Delay:     1.220ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp219.IMUX.5
    SLICE_X24Y16.D4      net (fanout=1)        1.700   hi_in_3_IBUF
    SLICE_X24Y16.DMUX    Tilo                  0.183   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/hi_cmd<2>_01
    SLICE_X24Y16.SR      net (fanout=1)        0.168   okHI/core0/core0/hi_cmd<2>_0
    SLICE_X24Y16.CLK     Tcksr       (-Th)    -0.014   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      2.828ns (0.960ns logic, 1.868ns route)
                                                       (33.9% logic, 66.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp219.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X24Y16.CLK     net (fanout=475)      0.725   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.220ns (-1.611ns logic, 2.831ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.909ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd17 (SLICE_X24Y15.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.221ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.045ns (Levels of Logic = 4)
  Clock Path Delay:     1.411ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp219.IMUX.4
    SLICE_X24Y16.C1      net (fanout=2)        3.852   hi_in_2_IBUF
    SLICE_X24Y16.CMUX    Tilo                  0.298   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd17-In2
    SLICE_X24Y15.B4      net (fanout=1)        0.511   okHI/core0/core0/state_FSM_FFd17-In2
    SLICE_X24Y15.B       Tilo                  0.235   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X24Y15.C4      net (fanout=1)        0.371   okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X24Y15.CLK     Tas                   0.221   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In4
                                                       okHI/core0/core0/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      7.045ns (2.311ns logic, 4.734ns route)
                                                       (32.8% logic, 67.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp219.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X24Y15.CLK     net (fanout=475)      1.429   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.411ns (-4.420ns logic, 5.831ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd14 (SLICE_X24Y16.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.796ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.444ns (Levels of Logic = 2)
  Clock Path Delay:     1.385ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp219.IMUX.4
    SLICE_X25Y17.B4      net (fanout=2)        3.850   hi_in_2_IBUF
    SLICE_X25Y17.B       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd14-In11
    SLICE_X24Y16.AX      net (fanout=1)        0.664   okHI/core0/core0/state_FSM_FFd14-In1
    SLICE_X24Y16.CLK     Tdick                 0.114   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      6.444ns (1.930ns logic, 4.514ns route)
                                                       (30.0% logic, 70.0% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp219.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X24Y16.CLK     net (fanout=475)      1.403   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.385ns (-4.420ns logic, 5.805ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd9 (SLICE_X25Y16.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.036ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.204ns (Levels of Logic = 2)
  Clock Path Delay:     1.385ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp219.IMUX.4
    SLICE_X24Y16.C1      net (fanout=2)        3.852   hi_in_2_IBUF
    SLICE_X24Y16.C       Tilo                  0.235   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16-In11
    SLICE_X25Y16.AX      net (fanout=1)        0.446   okHI/core0/core0/state_FSM_FFd16-In1
    SLICE_X25Y16.CLK     Tdick                 0.114   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      6.204ns (1.906ns logic, 4.298ns route)
                                                       (30.7% logic, 69.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp219.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X25Y16.CLK     net (fanout=475)      1.403   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.385ns (-4.420ns logic, 5.805ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X25Y17.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.069ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.863ns (Levels of Logic = 2)
  Clock Path Delay:     1.219ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp219.IMUX.4
    SLICE_X25Y17.B4      net (fanout=2)        1.885   hi_in_2_IBUF
    SLICE_X25Y17.CLK     Tah         (-Th)    -0.215   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd14-In11
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      2.863ns (0.978ns logic, 1.885ns route)
                                                       (34.2% logic, 65.8% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp219.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X25Y17.CLK     net (fanout=475)      0.724   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.219ns (-1.611ns logic, 2.830ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X24Y16.C1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.079ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.874ns (Levels of Logic = 2)
  Clock Path Delay:     1.220ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp219.IMUX.4
    SLICE_X24Y16.C1      net (fanout=2)        1.921   hi_in_2_IBUF
    SLICE_X24Y16.CLK     Tah         (-Th)    -0.190   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16-In11
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      2.874ns (0.953ns logic, 1.921ns route)
                                                       (33.2% logic, 66.8% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp219.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X24Y16.CLK     net (fanout=475)      0.725   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.220ns (-1.611ns logic, 2.831ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd9 (SLICE_X25Y16.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.275ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.070ns (Levels of Logic = 2)
  Clock Path Delay:     1.220ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp219.IMUX.4
    SLICE_X24Y16.C1      net (fanout=2)        1.921   hi_in_2_IBUF
    SLICE_X24Y16.C       Tilo                  0.142   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16-In11
    SLICE_X25Y16.AX      net (fanout=1)        0.185   okHI/core0/core0/state_FSM_FFd16-In1
    SLICE_X25Y16.CLK     Tckdi       (-Th)    -0.059   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      3.070ns (0.964ns logic, 2.106ns route)
                                                       (31.4% logic, 68.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp219.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X25Y16.CLK     net (fanout=475)      0.725   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.220ns (-1.611ns logic, 2.831ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   7.093ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd17 (SLICE_X24Y15.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.037ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      8.229ns (Levels of Logic = 4)
  Clock Path Delay:     1.411ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp219.IMUX.3
    SLICE_X24Y16.C3      net (fanout=2)        5.036   hi_in_1_IBUF
    SLICE_X24Y16.CMUX    Tilo                  0.298   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd17-In2
    SLICE_X24Y15.B4      net (fanout=1)        0.511   okHI/core0/core0/state_FSM_FFd17-In2
    SLICE_X24Y15.B       Tilo                  0.235   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X24Y15.C4      net (fanout=1)        0.371   okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X24Y15.CLK     Tas                   0.221   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In4
                                                       okHI/core0/core0/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      8.229ns (2.311ns logic, 5.918ns route)
                                                       (28.1% logic, 71.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp219.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X24Y15.CLK     net (fanout=475)      1.429   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.411ns (-4.420ns logic, 5.831ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd14 (SLICE_X24Y16.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.469ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.771ns (Levels of Logic = 2)
  Clock Path Delay:     1.385ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp219.IMUX.3
    SLICE_X25Y17.B1      net (fanout=2)        5.177   hi_in_1_IBUF
    SLICE_X25Y17.B       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd14-In11
    SLICE_X24Y16.AX      net (fanout=1)        0.664   okHI/core0/core0/state_FSM_FFd14-In1
    SLICE_X24Y16.CLK     Tdick                 0.114   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      7.771ns (1.930ns logic, 5.841ns route)
                                                       (24.8% logic, 75.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp219.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X24Y16.CLK     net (fanout=475)      1.403   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.385ns (-4.420ns logic, 5.805ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd9 (SLICE_X25Y16.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.852ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.388ns (Levels of Logic = 2)
  Clock Path Delay:     1.385ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp219.IMUX.3
    SLICE_X24Y16.C3      net (fanout=2)        5.036   hi_in_1_IBUF
    SLICE_X24Y16.C       Tilo                  0.235   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16-In11
    SLICE_X25Y16.AX      net (fanout=1)        0.446   okHI/core0/core0/state_FSM_FFd16-In1
    SLICE_X25Y16.CLK     Tdick                 0.114   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      7.388ns (1.906ns logic, 5.482ns route)
                                                       (25.8% logic, 74.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp219.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X25Y16.CLK     net (fanout=475)      1.403   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.385ns (-4.420ns logic, 5.805ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X24Y16.C3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.866ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.661ns (Levels of Logic = 2)
  Clock Path Delay:     1.220ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp219.IMUX.3
    SLICE_X24Y16.C3      net (fanout=2)        2.708   hi_in_1_IBUF
    SLICE_X24Y16.CLK     Tah         (-Th)    -0.190   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16-In11
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      3.661ns (0.953ns logic, 2.708ns route)
                                                       (26.0% logic, 74.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp219.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X24Y16.CLK     net (fanout=475)      0.725   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.220ns (-1.611ns logic, 2.831ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X25Y17.B1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.983ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.777ns (Levels of Logic = 2)
  Clock Path Delay:     1.219ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp219.IMUX.3
    SLICE_X25Y17.B1      net (fanout=2)        2.799   hi_in_1_IBUF
    SLICE_X25Y17.CLK     Tah         (-Th)    -0.215   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd14-In11
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      3.777ns (0.978ns logic, 2.799ns route)
                                                       (25.9% logic, 74.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp219.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X25Y17.CLK     net (fanout=475)      0.724   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.219ns (-1.611ns logic, 2.830ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd9 (SLICE_X25Y16.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.062ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.857ns (Levels of Logic = 2)
  Clock Path Delay:     1.220ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp219.IMUX.3
    SLICE_X24Y16.C3      net (fanout=2)        2.708   hi_in_1_IBUF
    SLICE_X24Y16.C       Tilo                  0.142   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16-In11
    SLICE_X25Y16.AX      net (fanout=1)        0.185   okHI/core0/core0/state_FSM_FFd16-In1
    SLICE_X25Y16.CLK     Tckdi       (-Th)    -0.059   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      3.857ns (0.964ns logic, 2.893ns route)
                                                       (25.0% logic, 75.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp219.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X25Y16.CLK     net (fanout=475)      0.725   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.220ns (-1.611ns logic, 2.831ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns 
BEFORE COMP         "hi_in<0>" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 16 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.721ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_5 (ILOGIC_X20Y0.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.109ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<5> (PAD)
  Destination:          okHI/hi_datain_5 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     1.885ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<5> to okHI/hi_datain_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V15.I                Tiopi                 1.557   hi_inout<5>
                                                       hi_inout<5>
                                                       hi_inout_5_IOBUF/IBUF
                                                       ProtoComp220.IMUX.5
    IODELAY_X20Y0.IDATAINnet (fanout=1)        0.153   N87
    IODELAY_X20Y0.DATAOUTTioddo_IDATAIN        5.082   okHI/g1[5].idcomp
                                                       okHI/g1[5].idcomp
    ILOGIC_X20Y0.DDLY    net (fanout=1)        0.007   okHI/hi_datain_delay<5>
    ILOGIC_X20Y0.CLK0    Tidockd               0.532   okHI/hi_datain<5>
                                                       ProtoComp222.D2OFFBYP_SRC.5
                                                       okHI/hi_datain_5
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_datain_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp219.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X20Y0.CLK0    net (fanout=475)      1.903   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.885ns (-4.420ns logic, 6.305ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_15 (ILOGIC_X25Y1.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.109ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<15> (PAD)
  Destination:          okHI/hi_datain_15 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     1.885ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<15> to okHI/hi_datain_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA20.I               Tiopi                 1.557   hi_inout<15>
                                                       hi_inout<15>
                                                       hi_inout_15_IOBUF/IBUF
                                                       ProtoComp220.IMUX.16
    IODELAY_X25Y1.IDATAINnet (fanout=1)        0.153   N77
    IODELAY_X25Y1.DATAOUTTioddo_IDATAIN        5.082   okHI/g1[15].idcomp
                                                       okHI/g1[15].idcomp
    ILOGIC_X25Y1.DDLY    net (fanout=1)        0.007   okHI/hi_datain_delay<15>
    ILOGIC_X25Y1.CLK0    Tidockd               0.532   okHI/hi_datain<15>
                                                       ProtoComp222.D2OFFBYP_SRC.15
                                                       okHI/hi_datain_15
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_datain_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp219.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X25Y1.CLK0    net (fanout=475)      1.903   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.885ns (-4.420ns logic, 6.305ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_11 (ILOGIC_X7Y0.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.131ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<11> (PAD)
  Destination:          okHI/hi_datain_11 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     1.907ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<11> to okHI/hi_datain_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB6.I                Tiopi                 1.557   hi_inout<11>
                                                       hi_inout<11>
                                                       hi_inout_11_IOBUF/IBUF
                                                       ProtoComp220.IMUX.12
    IODELAY_X7Y0.IDATAIN net (fanout=1)        0.153   N81
    IODELAY_X7Y0.DATAOUT Tioddo_IDATAIN        5.082   okHI/g1[11].idcomp
                                                       okHI/g1[11].idcomp
    ILOGIC_X7Y0.DDLY     net (fanout=1)        0.007   okHI/hi_datain_delay<11>
    ILOGIC_X7Y0.CLK0     Tidockd               0.532   okHI/hi_datain<11>
                                                       ProtoComp222.D2OFFBYP_SRC.11
                                                       okHI/hi_datain_11
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_datain_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp219.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X7Y0.CLK0     net (fanout=475)      1.925   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.907ns (-4.420ns logic, 6.327ns route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP
        "hi_in<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_8 (ILOGIC_X8Y3.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.472ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<8> (PAD)
  Destination:          okHI/hi_datain_8 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.175ns (Levels of Logic = 3)
  Clock Path Delay:     1.428ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<8> to okHI/hi_datain_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y7.I                 Tiopi                 0.763   hi_inout<8>
                                                       hi_inout<8>
                                                       hi_inout_8_IOBUF/IBUF
                                                       ProtoComp220.IMUX.8
    IODELAY_X8Y3.IDATAIN net (fanout=1)        0.093   N84
    IODELAY_X8Y3.DATAOUT Tioddo_IDATAIN        1.178   okHI/g1[8].idcomp
                                                       okHI/g1[8].idcomp
    ILOGIC_X8Y3.DDLY     net (fanout=1)        0.005   okHI/hi_datain_delay<8>
    ILOGIC_X8Y3.CLK0     Tiockdd     (-Th)    -0.136   okHI/hi_datain<8>
                                                       ProtoComp222.D2OFFBYP_SRC.8
                                                       okHI/hi_datain_8
    -------------------------------------------------  ---------------------------
    Total                                      2.175ns (2.077ns logic, 0.098ns route)
                                                       (95.5% logic, 4.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_datain_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp219.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X8Y3.CLK0     net (fanout=475)      0.933   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.428ns (-1.611ns logic, 3.039ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_3 (ILOGIC_X20Y2.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.490ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<3> (PAD)
  Destination:          okHI/hi_datain_3 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.173ns (Levels of Logic = 3)
  Clock Path Delay:     1.408ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<3> to okHI/hi_datain_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB18.I               Tiopi                 0.763   hi_inout<3>
                                                       hi_inout<3>
                                                       hi_inout_3_IOBUF/IBUF
                                                       ProtoComp220.IMUX.3
    IODELAY_X20Y2.IDATAINnet (fanout=1)        0.091   N89
    IODELAY_X20Y2.DATAOUTTioddo_IDATAIN        1.178   okHI/g1[3].idcomp
                                                       okHI/g1[3].idcomp
    ILOGIC_X20Y2.DDLY    net (fanout=1)        0.005   okHI/hi_datain_delay<3>
    ILOGIC_X20Y2.CLK0    Tiockdd     (-Th)    -0.136   okHI/hi_datain<3>
                                                       ProtoComp222.D2OFFBYP_SRC.3
                                                       okHI/hi_datain_3
    -------------------------------------------------  ---------------------------
    Total                                      2.173ns (2.077ns logic, 0.096ns route)
                                                       (95.6% logic, 4.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_datain_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp219.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X20Y2.CLK0    net (fanout=475)      0.913   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.408ns (-1.611ns logic, 3.019ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_2 (ILOGIC_X14Y3.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.491ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<2> (PAD)
  Destination:          okHI/hi_datain_2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.175ns (Levels of Logic = 3)
  Clock Path Delay:     1.409ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<2> to okHI/hi_datain_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y13.I                Tiopi                 0.763   hi_inout<2>
                                                       hi_inout<2>
                                                       hi_inout_2_IOBUF/IBUF
                                                       ProtoComp220.IMUX.2
    IODELAY_X14Y3.IDATAINnet (fanout=1)        0.093   N90
    IODELAY_X14Y3.DATAOUTTioddo_IDATAIN        1.178   okHI/g1[2].idcomp
                                                       okHI/g1[2].idcomp
    ILOGIC_X14Y3.DDLY    net (fanout=1)        0.005   okHI/hi_datain_delay<2>
    ILOGIC_X14Y3.CLK0    Tiockdd     (-Th)    -0.136   okHI/hi_datain<2>
                                                       ProtoComp222.D2OFFBYP_SRC.2
                                                       okHI/hi_datain_2
    -------------------------------------------------  ---------------------------
    Total                                      2.175ns (2.077ns logic, 0.098ns route)
                                                       (95.5% logic, 4.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_datain_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp219.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X14Y3.CLK0    net (fanout=475)      0.914   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.409ns (-1.611ns logic, 3.020ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP 
"hi_in<0>"         "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.428ns.
--------------------------------------------------------------------------------

Paths for end point hi_inout<10> (W4.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.202ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_dataout_reg_10 (FF)
  Destination:          hi_inout<10> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      8.510ns (Levels of Logic = 1)
  Clock Path Delay:     1.643ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_dataout_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp219.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.099   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X31Y20.CLK     net (fanout=475)      1.721   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.643ns (-5.143ns logic, 6.786ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_dataout_reg_10 to hi_inout<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y20.CMUX    Tshcko                0.518   okHI/hi_dataout_reg<9>
                                                       okHI/hi_dataout_reg_10
    W4.O                 net (fanout=1)        5.270   okHI/hi_dataout_reg<10>
    W4.PAD               Tioop                 2.722   hi_inout<10>
                                                       hi_inout_10_IOBUF/OBUFT
                                                       hi_inout<10>
    -------------------------------------------------  ---------------------------
    Total                                      8.510ns (3.240ns logic, 5.270ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.379ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<10> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      7.306ns (Levels of Logic = 1)
  Clock Path Delay:     1.670ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp219.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.099   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X23Y16.CLK     net (fanout=475)      1.748   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.670ns (-5.143ns logic, 6.813ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_drive to hi_inout<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y16.BQ      Tcko                  0.430   okHI/hi_drive
                                                       okHI/hi_drive
    W4.T                 net (fanout=16)       4.154   okHI/hi_drive
    W4.PAD               Tiotp                 2.722   hi_inout<10>
                                                       hi_inout_10_IOBUF/OBUFT
                                                       hi_inout<10>
    -------------------------------------------------  ---------------------------
    Total                                      7.306ns (3.152ns logic, 4.154ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<6> (AB2.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.211ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_dataout_reg_6 (FF)
  Destination:          hi_inout<6> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      8.498ns (Levels of Logic = 1)
  Clock Path Delay:     1.646ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_dataout_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp219.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.099   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X36Y18.CLK     net (fanout=475)      1.724   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.646ns (-5.143ns logic, 6.789ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_dataout_reg_6 to hi_inout<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y18.CQ      Tcko                  0.476   okHI/hi_dataout_reg<6>
                                                       okHI/hi_dataout_reg_6
    AB2.O                net (fanout=1)        5.300   okHI/hi_dataout_reg<6>
    AB2.PAD              Tioop                 2.722   hi_inout<6>
                                                       hi_inout_6_IOBUF/OBUFT
                                                       hi_inout<6>
    -------------------------------------------------  ---------------------------
    Total                                      8.498ns (3.198ns logic, 5.300ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.041ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<6> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      7.644ns (Levels of Logic = 1)
  Clock Path Delay:     1.670ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp219.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.099   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X23Y16.CLK     net (fanout=475)      1.748   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.670ns (-5.143ns logic, 6.813ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_drive to hi_inout<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y16.BQ      Tcko                  0.430   okHI/hi_drive
                                                       okHI/hi_drive
    AB2.T                net (fanout=16)       4.492   okHI/hi_drive
    AB2.PAD              Tiotp                 2.722   hi_inout<6>
                                                       hi_inout_6_IOBUF/OBUFT
                                                       hi_inout<6>
    -------------------------------------------------  ---------------------------
    Total                                      7.644ns (3.152ns logic, 4.492ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<7> (AA2.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.622ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_dataout_reg_7 (FF)
  Destination:          hi_inout<7> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      8.087ns (Levels of Logic = 1)
  Clock Path Delay:     1.646ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_dataout_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp219.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.099   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X30Y18.CLK     net (fanout=475)      1.724   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.646ns (-5.143ns logic, 6.789ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_dataout_reg_7 to hi_inout<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y18.CMUX    Tshcko                0.576   okHI/hi_dataout_reg<8>
                                                       okHI/hi_dataout_reg_7
    AA2.O                net (fanout=1)        4.789   okHI/hi_dataout_reg<7>
    AA2.PAD              Tioop                 2.722   hi_inout<7>
                                                       hi_inout_7_IOBUF/OBUFT
                                                       hi_inout<7>
    -------------------------------------------------  ---------------------------
    Total                                      8.087ns (3.298ns logic, 4.789ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.156ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<7> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      7.529ns (Levels of Logic = 1)
  Clock Path Delay:     1.670ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp219.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.099   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X23Y16.CLK     net (fanout=475)      1.748   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.670ns (-5.143ns logic, 6.813ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_drive to hi_inout<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y16.BQ      Tcko                  0.430   okHI/hi_drive
                                                       okHI/hi_drive
    AA2.T                net (fanout=16)       4.377   okHI/hi_drive
    AA2.PAD              Tiotp                 2.722   hi_inout<7>
                                                       hi_inout_7_IOBUF/OBUFT
                                                       hi_inout<7>
    -------------------------------------------------  ---------------------------
    Total                                      7.529ns (3.152ns logic, 4.377ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point hi_inout<0> (AB12.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  4.617ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_dataout_reg_0 (FF)
  Destination:          hi_inout<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.747ns (Levels of Logic = 1)
  Clock Path Delay:     1.145ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_dataout_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp219.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.441   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X39Y18.CLK     net (fanout=475)      0.680   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.145ns (-1.497ns logic, 2.642ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_dataout_reg_0 to hi_inout<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y18.CQ      Tcko                  0.198   okHI/hi_dataout_reg<0>
                                                       okHI/hi_dataout_reg_0
    AB12.O               net (fanout=1)        2.153   okHI/hi_dataout_reg<0>
    AB12.PAD             Tioop                 1.396   hi_inout<0>
                                                       hi_inout_0_IOBUF/OBUFT
                                                       hi_inout<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.747ns (1.594ns logic, 2.153ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  4.028ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.134ns (Levels of Logic = 1)
  Clock Path Delay:     1.169ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp219.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.441   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X23Y16.CLK     net (fanout=475)      0.704   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.169ns (-1.497ns logic, 2.666ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_drive to hi_inout<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y16.BQ      Tcko                  0.198   okHI/hi_drive
                                                       okHI/hi_drive
    AB12.T               net (fanout=16)       1.540   okHI/hi_drive
    AB12.PAD             Tiotp                 1.396   hi_inout<0>
                                                       hi_inout_0_IOBUF/OBUFT
                                                       hi_inout<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.134ns (1.594ns logic, 1.540ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<1> (AA12.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  4.477ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_dataout_reg_1 (FF)
  Destination:          hi_inout<1> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.607ns (Levels of Logic = 1)
  Clock Path Delay:     1.145ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_dataout_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp219.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.441   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X38Y18.CLK     net (fanout=475)      0.680   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.145ns (-1.497ns logic, 2.642ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_dataout_reg_1 to hi_inout<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y18.CMUX    Tshcko                0.266   okHI/hi_dataout_reg<4>
                                                       okHI/hi_dataout_reg_1
    AA12.O               net (fanout=1)        1.945   okHI/hi_dataout_reg<1>
    AA12.PAD             Tioop                 1.396   hi_inout<1>
                                                       hi_inout_1_IOBUF/OBUFT
                                                       hi_inout<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.607ns (1.662ns logic, 1.945ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  4.028ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<1> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.134ns (Levels of Logic = 1)
  Clock Path Delay:     1.169ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp219.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.441   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X23Y16.CLK     net (fanout=475)      0.704   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.169ns (-1.497ns logic, 2.666ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_drive to hi_inout<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y16.BQ      Tcko                  0.198   okHI/hi_drive
                                                       okHI/hi_drive
    AA12.T               net (fanout=16)       1.540   okHI/hi_drive
    AA12.PAD             Tiotp                 1.396   hi_inout<1>
                                                       hi_inout_1_IOBUF/OBUFT
                                                       hi_inout<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.134ns (1.594ns logic, 1.540ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<8> (Y7.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  4.601ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_dataout_reg_8 (FF)
  Destination:          hi_inout<8> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.731ns (Levels of Logic = 1)
  Clock Path Delay:     1.145ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_dataout_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp219.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.441   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X30Y18.CLK     net (fanout=475)      0.680   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.145ns (-1.497ns logic, 2.642ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_dataout_reg_8 to hi_inout<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y18.CQ      Tcko                  0.234   okHI/hi_dataout_reg<8>
                                                       okHI/hi_dataout_reg_8
    Y7.O                 net (fanout=1)        2.101   okHI/hi_dataout_reg<8>
    Y7.PAD               Tioop                 1.396   hi_inout<8>
                                                       hi_inout_8_IOBUF/OBUFT
                                                       hi_inout<8>
    -------------------------------------------------  ---------------------------
    Total                                      3.731ns (1.630ns logic, 2.101ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  4.181ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<8> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.287ns (Levels of Logic = 1)
  Clock Path Delay:     1.169ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp219.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.441   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X23Y16.CLK     net (fanout=475)      0.704   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.169ns (-1.497ns logic, 2.666ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_drive to hi_inout<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y16.BQ      Tcko                  0.198   okHI/hi_drive
                                                       okHI/hi_drive
    Y7.T                 net (fanout=16)       1.693   okHI/hi_drive
    Y7.PAD               Tiotp                 1.396   hi_inout<8>
                                                       hi_inout_8_IOBUF/OBUFT
                                                       hi_inout<8>
    -------------------------------------------------  ---------------------------
    Total                                      3.287ns (1.594ns logic, 1.693ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_okHostClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_okHostClk                   |     20.830ns|     16.000ns|     11.166ns|            0|            0|            3|        28129|
| TS_okHI_dcm_clk0              |     20.830ns|     11.166ns|          N/A|            0|            0|        28129|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_Clk1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_Clk1                        |     10.000ns|      5.340ns|      8.860ns|            0|            0|            0|       218285|
| TS_pll_clkfx                  |     50.000ns|      5.114ns|          N/A|            0|            0|          122|            0|
| TS_pll_clk2x                  |      5.000ns|      3.667ns|          N/A|            0|            0|           65|            0|
| TS_pll_clk0                   |     10.000ns|      8.860ns|          N/A|            0|            0|       218098|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock hi_in<0>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
hi_in<1>    |    7.093(R)|      SLOW  |   -2.166(R)|      FAST  |ok1<24>           |   0.000|
hi_in<2>    |    5.909(R)|      SLOW  |   -1.369(R)|      FAST  |ok1<24>           |   0.000|
hi_in<3>    |    5.237(R)|      SLOW  |   -1.143(R)|      FAST  |ok1<24>           |   0.000|
hi_in<4>    |   10.264(R)|      SLOW  |   -1.499(R)|      FAST  |ok1<24>           |   0.000|
hi_in<5>    |    9.307(R)|      SLOW  |   -1.668(R)|      FAST  |ok1<24>           |   0.000|
hi_in<6>    |    9.703(R)|      SLOW  |   -1.478(R)|      FAST  |ok1<24>           |   0.000|
hi_in<7>    |   10.003(R)|      SLOW  |   -1.841(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<0> |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<1> |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<2> |    5.662(R)|      SLOW  |   -0.491(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<3> |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<4> |    5.663(R)|      SLOW  |   -0.492(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<5> |    5.721(R)|      SLOW  |   -0.550(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<6> |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<7> |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<8> |    5.643(R)|      SLOW  |   -0.472(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<9> |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<10>|    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<11>|    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<12>|    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<13>|    5.662(R)|      SLOW  |   -0.491(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<14>|    5.664(R)|      SLOW  |   -0.493(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<15>|    5.721(R)|      SLOW  |   -0.550(R)|      FAST  |ok1<24>           |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock hi_in<0> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
hi_inout<0> |         9.156(R)|      SLOW  |         4.028(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<1> |         9.011(R)|      SLOW  |         4.028(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<2> |         8.567(R)|      SLOW  |         4.195(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<3> |         9.102(R)|      SLOW  |         4.394(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<4> |         9.102(R)|      SLOW  |         4.294(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<5> |         9.214(R)|      SLOW  |         4.361(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<6> |        10.419(R)|      SLOW  |         5.011(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<7> |        10.008(R)|      SLOW  |         4.865(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<8> |         9.109(R)|      SLOW  |         4.181(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<9> |         9.917(R)|      SLOW  |         4.774(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<10>|        10.428(R)|      SLOW  |         4.774(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<11>|         9.600(R)|      SLOW  |         4.270(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<12>|         9.342(R)|      SLOW  |         4.270(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<13>|         9.616(R)|      SLOW  |         4.814(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<14>|         9.506(R)|      SLOW  |         4.742(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<15>|         9.962(R)|      SLOW  |         4.908(R)|      FAST  |ok1<24>           |   0.000|
hi_out<0>   |        10.118(R)|      SLOW  |         5.072(R)|      FAST  |ok1<24>           |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1           |    8.860|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hi_in<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hi_in<0>       |   11.166|         |         |         |
---------------+---------+---------+---------+---------+

COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 8.162; Ideal Clock Offset To Actual Clock 3.007; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<7>          |   10.003(R)|      SLOW  |   -1.841(R)|      FAST  |    3.327|    9.341|       -3.007|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      10.003|         -  |      -1.841|         -  |    3.327|    9.341|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 8.225; Ideal Clock Offset To Actual Clock 2.676; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<6>          |    9.703(R)|      SLOW  |   -1.478(R)|      FAST  |    3.627|    8.978|       -2.676|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.703|         -  |      -1.478|         -  |    3.627|    8.978|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 7.639; Ideal Clock Offset To Actual Clock 2.572; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<5>          |    9.307(R)|      SLOW  |   -1.668(R)|      FAST  |    4.023|    9.168|       -2.572|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.307|         -  |      -1.668|         -  |    4.023|    9.168|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 8.765; Ideal Clock Offset To Actual Clock 2.967; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<4>          |   10.264(R)|      SLOW  |   -1.499(R)|      FAST  |    3.066|    8.999|       -2.967|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      10.264|         -  |      -1.499|         -  |    3.066|    8.999|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 4.094; Ideal Clock Offset To Actual Clock -0.525; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<3>          |    5.237(R)|      SLOW  |   -1.143(R)|      FAST  |    8.893|    7.843|        0.525|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.237|         -  |      -1.143|         -  |    8.893|    7.843|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 4.540; Ideal Clock Offset To Actual Clock -0.076; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<2>          |    5.909(R)|      SLOW  |   -1.369(R)|      FAST  |    8.221|    8.069|        0.076|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.909|         -  |      -1.369|         -  |    8.221|    8.069|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 4.927; Ideal Clock Offset To Actual Clock 0.914; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<1>          |    7.093(R)|      SLOW  |   -2.166(R)|      FAST  |    7.037|    8.866|       -0.914|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       7.093|         -  |      -2.166|         -  |    7.037|    8.866|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP         "hi_in<0>" "RISING";
Worst Case Data Window 5.249; Ideal Clock Offset To Actual Clock -1.819; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_inout<0>       |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |    4.133|    0.526|        1.804|
hi_inout<1>       |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |    4.133|    0.526|        1.804|
hi_inout<2>       |    5.662(R)|      SLOW  |   -0.491(R)|      FAST  |    4.168|    0.491|        1.839|
hi_inout<3>       |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |    4.169|    0.490|        1.839|
hi_inout<4>       |    5.663(R)|      SLOW  |   -0.492(R)|      FAST  |    4.167|    0.492|        1.838|
hi_inout<5>       |    5.721(R)|      SLOW  |   -0.550(R)|      FAST  |    4.109|    0.550|        1.780|
hi_inout<6>       |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |    4.132|    0.527|        1.802|
hi_inout<7>       |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |    4.132|    0.527|        1.802|
hi_inout<8>       |    5.643(R)|      SLOW  |   -0.472(R)|      FAST  |    4.187|    0.472|        1.858|
hi_inout<9>       |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |    4.132|    0.527|        1.802|
hi_inout<10>      |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |    4.132|    0.527|        1.802|
hi_inout<11>      |    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |    4.131|    0.528|        1.802|
hi_inout<12>      |    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |    4.131|    0.528|        1.802|
hi_inout<13>      |    5.662(R)|      SLOW  |   -0.491(R)|      FAST  |    4.168|    0.491|        1.839|
hi_inout<14>      |    5.664(R)|      SLOW  |   -0.493(R)|      FAST  |    4.166|    0.493|        1.837|
hi_inout<15>      |    5.721(R)|      SLOW  |   -0.550(R)|      FAST  |    4.109|    0.550|        1.780|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.721|         -  |      -0.472|         -  |    4.109|    0.472|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
hi_out<0>                                      |       10.118|      SLOW  |        5.072|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP "hi_in<0>"         "RISING";
Bus Skew: 1.861 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
hi_inout<0>                                    |        9.156|      SLOW  |        4.028|      FAST  |         0.589|
hi_inout<1>                                    |        9.011|      SLOW  |        4.028|      FAST  |         0.444|
hi_inout<2>                                    |        8.567|      SLOW  |        4.195|      FAST  |         0.000|
hi_inout<3>                                    |        9.102|      SLOW  |        4.394|      FAST  |         0.535|
hi_inout<4>                                    |        9.102|      SLOW  |        4.294|      FAST  |         0.535|
hi_inout<5>                                    |        9.214|      SLOW  |        4.361|      FAST  |         0.647|
hi_inout<6>                                    |       10.419|      SLOW  |        5.011|      FAST  |         1.852|
hi_inout<7>                                    |       10.008|      SLOW  |        4.865|      FAST  |         1.441|
hi_inout<8>                                    |        9.109|      SLOW  |        4.181|      FAST  |         0.542|
hi_inout<9>                                    |        9.917|      SLOW  |        4.774|      FAST  |         1.350|
hi_inout<10>                                   |       10.428|      SLOW  |        4.774|      FAST  |         1.861|
hi_inout<11>                                   |        9.600|      SLOW  |        4.270|      FAST  |         1.033|
hi_inout<12>                                   |        9.342|      SLOW  |        4.270|      FAST  |         0.775|
hi_inout<13>                                   |        9.616|      SLOW  |        4.814|      FAST  |         1.049|
hi_inout<14>                                   |        9.506|      SLOW  |        4.742|      FAST  |         0.939|
hi_inout<15>                                   |        9.962|      SLOW  |        4.908|      FAST  |         1.395|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 247476 paths, 0 nets, and 11064 connections

Design statistics:
   Minimum period:  16.000ns{1}   (Maximum frequency:  62.500MHz)
   Minimum input required time before clock:  10.264ns
   Minimum output required time after clock:  10.428ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jun 22 21:52:55 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 367 MB



