********************************************
*  SURELOG System Verilog Compiler/Linter  *
********************************************

Copyright (c) 2017-2019 Alain Dargelas,
http://www.apache.org/licenses/LICENSE-2.0

VERSION: 1.00
BUILT  : Nov 13 2019
DATE   : 2019-11-13.17:08:38
COMMAND: -writepp -parse -mt max -nopython -fileunit cache/synth.v rtl/aes_cipher_top.v rtl/aes_inv_cipher_top.v rtl/aes_inv_sbox.v rtl/aes_key_expand_128.v rtl/aes_rcon.v rtl/aes_sbox.v rtl/timescale.v +incdir+. -nobuiltin -nocache

[INFO :CM0023] Creating log file ./slpp_unit/surelog.log.

[INFO :CM0024] Executing with 4 threads.

[INFO :CM0020] Separate compilation-unit mode is on.

[ERROR:PP0101] rtl/aes_cipher_top.v:60 Cannot open include file "timescale.v".

[ERROR:PP0101] rtl/aes_inv_cipher_top.v:60 Cannot open include file "timescale.v".

[ERROR:PP0101] rtl/aes_inv_sbox.v:60 Cannot open include file "timescale.v".

[ERROR:PP0101] rtl/aes_key_expand_128.v:60 Cannot open include file "timescale.v".

[ERROR:PP0101] rtl/aes_rcon.v:60 Cannot open include file "timescale.v".

[ERROR:PP0101] rtl/aes_sbox.v:60 Cannot open include file "timescale.v".

[WARNI:PA0205] cache/synth.v:1 No timescale set for "aes_cipher_top".

[WARNI:PA0205] cache/synth.v:3293 No timescale set for "aes_key_expand_128".

[WARNI:PA0205] cache/synth.v:4743 No timescale set for "aes_rcon".

[WARNI:PA0205] cache/synth.v:4913 No timescale set for "aes_sbox".

[WARNI:PA0205] timescale.v:2 No timescale set for "aes_inv_cipher_top".

[WARNI:PA0205] timescale.v:2 No timescale set for "aes_inv_sbox".

[INFO :CP0300] Compilation...

[INFO :CP0303] cache/synth.v:1 Compile module "work@aes_cipher_top".

[INFO :CP0303] timescale.v:2 Compile module "work@aes_inv_sbox".

[INFO :CP0303] cache/synth.v:3293 Compile module "work@aes_key_expand_128".

[INFO :CP0303] timescale.v:2 Compile module "work@aes_inv_cipher_top".

[INFO :CP0303] cache/synth.v:4913 Compile module "work@aes_sbox".

[INFO :CP0303] cache/synth.v:4743 Compile module "work@aes_rcon".

[NOTE :CP0309] cache/synth.v:4743 Implicit port type (wire) for "out".

[NOTE :CP0309] cache/synth.v:4913 Implicit port type (wire) for "d".

[NOTE :CP0309] cache/synth.v:3293 Implicit port type (wire) for "wo_3".

[INFO :EL0526] Design Elaboration...

[NOTE :EL0503] cache/synth.v:1 Top level module "work@aes_cipher_top".

[NOTE :EL0503] timescale.v:2 Top level module "work@aes_inv_cipher_top".

[NOTE :EL0504] Multiple top level modules in design.

[NOTE :EL0508] Nb Top level modules: 2.

[NOTE :EL0509] Max instance depth: 3.

[NOTE :EL0510] Nb instances: 46.

[NOTE :EL0511] Nb leaf instances: 42.

[  FATAL] : 0
[  ERROR] : 6
[WARNING] : 6
[   NOTE] : 10

********************************************
*   End SURELOG SVerilog Compiler/Linter   *
********************************************

