// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "03/07/2023 13:48:12"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module ledMatrix (
	clock_50,
	global_AR,
	matrix_clock,
	matrix_LE,
	matrix_OE,
	matrix_CBA,
	matrix_R1,
	matrix_V1,
	matrix_B1,
	matrix_R2,
	matrix_V2,
	matrix_B2);
input 	clock_50;
input 	global_AR;
output 	matrix_clock;
output 	matrix_LE;
output 	matrix_OE;
output 	[3:0] matrix_CBA;
output 	matrix_R1;
output 	matrix_V1;
output 	matrix_B1;
output 	matrix_R2;
output 	matrix_V2;
output 	matrix_B2;

// Design Ports Information
// matrix_clock	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// matrix_LE	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// matrix_OE	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// matrix_CBA[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// matrix_CBA[1]	=>  Location: PIN_W12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// matrix_CBA[2]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// matrix_CBA[3]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// matrix_R1	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// matrix_V1	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// matrix_B1	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// matrix_R2	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// matrix_V2	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// matrix_B2	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// global_AR	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock_50	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_TDO~~padout ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \~ALTERA_TDO~~obuf_o ;
wire \global_AR~input_o ;
wire \clock_50~input_o ;
wire \pll_inst|altpll_component|auto_generated|wire_pll1_fbout ;
wire \pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \hlsm_inst|state.ATT~feeder_combout ;
wire \pll_inst|altpll_component|auto_generated|wire_pll1_locked ;
wire \pll_inst|altpll_component|auto_generated|pll_lock_sync~feeder_combout ;
wire \pll_inst|altpll_component|auto_generated|pll_lock_sync~q ;
wire \ar~0_combout ;
wire \ar~0clkctrl_outclk ;
wire \hlsm_inst|state.ATT~q ;
wire \hlsm_inst|Selector20~0_combout ;
wire \hlsm_inst|Selector20~1_combout ;
wire \hlsm_inst|Selector21~0_combout ;
wire \hlsm_inst|Equal3~0_combout ;
wire \hlsm_inst|Selector3~0_combout ;
wire \hlsm_inst|Equal4~0_combout ;
wire \hlsm_inst|state_next_rom_add_next_process~0_combout ;
wire \hlsm_inst|pixel[0]~5_combout ;
wire \hlsm_inst|Equal0~0_combout ;
wire \hlsm_inst|Selector10~0_combout ;
wire \hlsm_inst|pixel[0]~6 ;
wire \hlsm_inst|pixel[1]~7_combout ;
wire \hlsm_inst|Selector9~0_combout ;
wire \hlsm_inst|pixel[1]~8 ;
wire \hlsm_inst|pixel[2]~9_combout ;
wire \hlsm_inst|Selector8~0_combout ;
wire \hlsm_inst|pixel[2]~10 ;
wire \hlsm_inst|pixel[3]~11_combout ;
wire \hlsm_inst|Selector7~0_combout ;
wire \hlsm_inst|pixel[3]~12 ;
wire \hlsm_inst|pixel[4]~13_combout ;
wire \hlsm_inst|Selector6~0_combout ;
wire \hlsm_inst|Selector3~1_combout ;
wire \hlsm_inst|Selector3~2_combout ;
wire \hlsm_inst|state.CHFL~q ;
wire \hlsm_inst|Selector31~2_combout ;
wire \hlsm_inst|Selector19~0_combout ;
wire \hlsm_inst|Selector22~0_combout ;
wire \hlsm_inst|Selector22~1_combout ;
wire \hlsm_inst|Selector20~2_combout ;
wire \hlsm_inst|mx_clock~combout ;
wire \hlsm_inst|Selector31~3_combout ;
wire \hlsm_inst|Add4~0_combout ;
wire \hlsm_inst|Selector30~0_combout ;
wire \hlsm_inst|Add4~1 ;
wire \hlsm_inst|Add4~2_combout ;
wire \hlsm_inst|Selector29~0_combout ;
wire \hlsm_inst|Add4~3 ;
wire \hlsm_inst|Add4~4_combout ;
wire \hlsm_inst|Selector28~0_combout ;
wire \hlsm_inst|Add4~5 ;
wire \hlsm_inst|Add4~6_combout ;
wire \hlsm_inst|Selector27~0_combout ;
wire \hlsm_inst|Equal2~1_combout ;
wire \hlsm_inst|Selector5~1_combout ;
wire \hlsm_inst|Selector4~0_combout ;
wire \hlsm_inst|Selector4~1_combout ;
wire \hlsm_inst|state.FFL~q ;
wire \hlsm_inst|Add4~7 ;
wire \hlsm_inst|Add4~8_combout ;
wire \hlsm_inst|Selector26~0_combout ;
wire \hlsm_inst|Add4~9 ;
wire \hlsm_inst|Add4~10_combout ;
wire \hlsm_inst|Selector25~0_combout ;
wire \hlsm_inst|Add4~11 ;
wire \hlsm_inst|Add4~12_combout ;
wire \hlsm_inst|Selector24~0_combout ;
wire \hlsm_inst|Add4~13 ;
wire \hlsm_inst|Add4~14_combout ;
wire \hlsm_inst|Selector23~0_combout ;
wire \hlsm_inst|Equal2~0_combout ;
wire \hlsm_inst|Selector5~0_combout ;
wire \hlsm_inst|Selector5~2_combout ;
wire \hlsm_inst|state.FL~q ;
wire \hlsm_inst|mx_OE~combout ;
wire \hlsm_inst|Selector2~0_combout ;
wire \hlsm_inst|Selector2~1_combout ;
wire \hlsm_inst|Selector1~0_combout ;
wire \hlsm_inst|Selector1~1_combout ;
wire \hlsm_inst|Selector0~0_combout ;
wire \hlsm_inst|Selector0~1_combout ;
wire \hlsm_inst|Selector0~2_combout ;
wire \hlsm_inst|mx_clock~clkctrl_outclk ;
wire \~GND~combout ;
wire \hlsm_inst|Add2~0_combout ;
wire \hlsm_inst|Add2~1 ;
wire \hlsm_inst|Add2~2_combout ;
wire \hlsm_inst|Selector17~0_combout ;
wire \hlsm_inst|rom_add[0]~2_combout ;
wire \hlsm_inst|rom_add[0]~3_combout ;
wire \hlsm_inst|Add2~3 ;
wire \hlsm_inst|Add2~4_combout ;
wire \hlsm_inst|Selector16~0_combout ;
wire \hlsm_inst|Add2~5 ;
wire \hlsm_inst|Add2~6_combout ;
wire \hlsm_inst|Selector15~0_combout ;
wire \hlsm_inst|rom_add[0]~1_combout ;
wire \hlsm_inst|Selector13~0_combout ;
wire \hlsm_inst|Add2~7 ;
wire \hlsm_inst|Add2~8_combout ;
wire \hlsm_inst|Selector14~0_combout ;
wire \hlsm_inst|Add2~9 ;
wire \hlsm_inst|Add2~10_combout ;
wire \hlsm_inst|Selector13~2_combout ;
wire \hlsm_inst|Selector13~3_combout ;
wire \hlsm_inst|Add2~11 ;
wire \hlsm_inst|Add2~12_combout ;
wire \hlsm_inst|Selector12~0_combout ;
wire \hlsm_inst|Add2~13 ;
wire \hlsm_inst|Add2~14_combout ;
wire \hlsm_inst|Selector11~0_combout ;
wire \hlsm_inst|rom_add[0]~0_combout ;
wire \hlsm_inst|Selector13~1_combout ;
wire \hlsm_inst|Selector18~0_combout ;
wire \red1_pwm_inst|LessThan0~0_combout ;
wire \red1_pwm_inst|LessThan1~1_cout ;
wire \red1_pwm_inst|LessThan1~3_cout ;
wire \red1_pwm_inst|LessThan1~5_cout ;
wire \red1_pwm_inst|LessThan1~7_cout ;
wire \red1_pwm_inst|LessThan1~9_cout ;
wire \red1_pwm_inst|LessThan1~11_cout ;
wire \red1_pwm_inst|LessThan1~13_cout ;
wire \red1_pwm_inst|LessThan1~14_combout ;
wire \red1_pwm_inst|LessThan0~1_combout ;
wire \red1_pwm_inst|state_process~0_combout ;
wire \red1_pwm_inst|color_cpm~q ;
wire \green1_pwm_inst|LessThan0~0_combout ;
wire \green1_pwm_inst|LessThan1~1_cout ;
wire \green1_pwm_inst|LessThan1~3_cout ;
wire \green1_pwm_inst|LessThan1~5_cout ;
wire \green1_pwm_inst|LessThan1~7_cout ;
wire \green1_pwm_inst|LessThan1~9_cout ;
wire \green1_pwm_inst|LessThan1~11_cout ;
wire \green1_pwm_inst|LessThan1~13_cout ;
wire \green1_pwm_inst|LessThan1~14_combout ;
wire \green1_pwm_inst|LessThan0~1_combout ;
wire \green1_pwm_inst|state_process~0_combout ;
wire \green1_pwm_inst|color_cpm~q ;
wire \blue1_pwm_inst|LessThan0~0_combout ;
wire \blue1_pwm_inst|LessThan1~1_cout ;
wire \blue1_pwm_inst|LessThan1~3_cout ;
wire \blue1_pwm_inst|LessThan1~5_cout ;
wire \blue1_pwm_inst|LessThan1~7_cout ;
wire \blue1_pwm_inst|LessThan1~9_cout ;
wire \blue1_pwm_inst|LessThan1~11_cout ;
wire \blue1_pwm_inst|LessThan1~13_cout ;
wire \blue1_pwm_inst|LessThan1~14_combout ;
wire \blue1_pwm_inst|LessThan0~1_combout ;
wire \blue1_pwm_inst|state_process~0_combout ;
wire \blue1_pwm_inst|color_cpm~q ;
wire \red2_pwm_inst|LessThan0~0_combout ;
wire \red2_pwm_inst|LessThan1~1_cout ;
wire \red2_pwm_inst|LessThan1~3_cout ;
wire \red2_pwm_inst|LessThan1~5_cout ;
wire \red2_pwm_inst|LessThan1~7_cout ;
wire \red2_pwm_inst|LessThan1~9_cout ;
wire \red2_pwm_inst|LessThan1~11_cout ;
wire \red2_pwm_inst|LessThan1~13_cout ;
wire \red2_pwm_inst|LessThan1~14_combout ;
wire \red2_pwm_inst|LessThan0~1_combout ;
wire \red2_pwm_inst|state_process~0_combout ;
wire \red2_pwm_inst|color_cpm~q ;
wire \green2_pwm_inst|LessThan1~1_cout ;
wire \green2_pwm_inst|LessThan1~3_cout ;
wire \green2_pwm_inst|LessThan1~5_cout ;
wire \green2_pwm_inst|LessThan1~7_cout ;
wire \green2_pwm_inst|LessThan1~9_cout ;
wire \green2_pwm_inst|LessThan1~11_cout ;
wire \green2_pwm_inst|LessThan1~13_cout ;
wire \green2_pwm_inst|LessThan1~14_combout ;
wire \green2_pwm_inst|LessThan0~0_combout ;
wire \green2_pwm_inst|LessThan0~1_combout ;
wire \green2_pwm_inst|state_process~0_combout ;
wire \green2_pwm_inst|color_cpm~q ;
wire \blue2_pwm_inst|LessThan1~1_cout ;
wire \blue2_pwm_inst|LessThan1~3_cout ;
wire \blue2_pwm_inst|LessThan1~5_cout ;
wire \blue2_pwm_inst|LessThan1~7_cout ;
wire \blue2_pwm_inst|LessThan1~9_cout ;
wire \blue2_pwm_inst|LessThan1~11_cout ;
wire \blue2_pwm_inst|LessThan1~13_cout ;
wire \blue2_pwm_inst|LessThan1~14_combout ;
wire \blue2_pwm_inst|LessThan0~1_combout ;
wire \blue2_pwm_inst|LessThan0~0_combout ;
wire \blue2_pwm_inst|state_process~0_combout ;
wire \blue2_pwm_inst|color_cpm~q ;
wire [4:0] \pll_inst|altpll_component|auto_generated|wire_pll1_clk ;
wire [7:0] \redROM_inst|altsyncram_component|auto_generated|q_a ;
wire [4:0] \hlsm_inst|pixel ;
wire [7:0] \blueROM_inst|altsyncram_component|auto_generated|q_a ;
wire [7:0] \blueROM_inst|altsyncram_component|auto_generated|q_b ;
wire [7:0] \greenROM_inst|altsyncram_component|auto_generated|q_a ;
wire [3:0] \hlsm_inst|cnt ;
wire [7:0] \redROM_inst|altsyncram_component|auto_generated|q_b ;
wire [7:0] \hlsm_inst|cnt_pwm ;
wire [7:0] \greenROM_inst|altsyncram_component|auto_generated|q_b ;
wire [2:0] \hlsm_inst|lines ;
wire [7:0] \hlsm_inst|rom_add ;

wire [4:0] \pll_inst|altpll_component|auto_generated|pll1_CLK_bus ;
wire [17:0] \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [17:0] \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [17:0] \blueROM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \blueROM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \pll_inst|altpll_component|auto_generated|wire_pll1_clk [0] = \pll_inst|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \pll_inst|altpll_component|auto_generated|wire_pll1_clk [1] = \pll_inst|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \pll_inst|altpll_component|auto_generated|wire_pll1_clk [2] = \pll_inst|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \pll_inst|altpll_component|auto_generated|wire_pll1_clk [3] = \pll_inst|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \pll_inst|altpll_component|auto_generated|wire_pll1_clk [4] = \pll_inst|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \blueROM_inst|altsyncram_component|auto_generated|q_a [2] = \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \blueROM_inst|altsyncram_component|auto_generated|q_a [3] = \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];
assign \greenROM_inst|altsyncram_component|auto_generated|q_a [0] = \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [2];
assign \greenROM_inst|altsyncram_component|auto_generated|q_a [1] = \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [3];
assign \greenROM_inst|altsyncram_component|auto_generated|q_a [2] = \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [4];
assign \greenROM_inst|altsyncram_component|auto_generated|q_a [3] = \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [5];
assign \greenROM_inst|altsyncram_component|auto_generated|q_a [4] = \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [6];
assign \greenROM_inst|altsyncram_component|auto_generated|q_a [5] = \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [7];
assign \greenROM_inst|altsyncram_component|auto_generated|q_a [6] = \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [8];
assign \greenROM_inst|altsyncram_component|auto_generated|q_a [7] = \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [9];
assign \redROM_inst|altsyncram_component|auto_generated|q_a [0] = \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [10];
assign \redROM_inst|altsyncram_component|auto_generated|q_a [1] = \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [11];
assign \redROM_inst|altsyncram_component|auto_generated|q_a [2] = \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [12];
assign \redROM_inst|altsyncram_component|auto_generated|q_a [3] = \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [13];
assign \redROM_inst|altsyncram_component|auto_generated|q_a [4] = \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [14];
assign \redROM_inst|altsyncram_component|auto_generated|q_a [5] = \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [15];
assign \redROM_inst|altsyncram_component|auto_generated|q_a [6] = \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [16];
assign \redROM_inst|altsyncram_component|auto_generated|q_a [7] = \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [17];

assign \blueROM_inst|altsyncram_component|auto_generated|q_b [2] = \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];
assign \blueROM_inst|altsyncram_component|auto_generated|q_b [3] = \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [1];
assign \greenROM_inst|altsyncram_component|auto_generated|q_b [0] = \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [2];
assign \greenROM_inst|altsyncram_component|auto_generated|q_b [1] = \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [3];
assign \greenROM_inst|altsyncram_component|auto_generated|q_b [2] = \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [4];
assign \greenROM_inst|altsyncram_component|auto_generated|q_b [3] = \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [5];
assign \greenROM_inst|altsyncram_component|auto_generated|q_b [4] = \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [6];
assign \greenROM_inst|altsyncram_component|auto_generated|q_b [5] = \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [7];
assign \greenROM_inst|altsyncram_component|auto_generated|q_b [6] = \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [8];
assign \greenROM_inst|altsyncram_component|auto_generated|q_b [7] = \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [9];
assign \redROM_inst|altsyncram_component|auto_generated|q_b [0] = \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [10];
assign \redROM_inst|altsyncram_component|auto_generated|q_b [1] = \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [11];
assign \redROM_inst|altsyncram_component|auto_generated|q_b [2] = \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [12];
assign \redROM_inst|altsyncram_component|auto_generated|q_b [3] = \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [13];
assign \redROM_inst|altsyncram_component|auto_generated|q_b [4] = \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [14];
assign \redROM_inst|altsyncram_component|auto_generated|q_b [5] = \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [15];
assign \redROM_inst|altsyncram_component|auto_generated|q_b [6] = \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [16];
assign \redROM_inst|altsyncram_component|auto_generated|q_b [7] = \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [17];

assign \blueROM_inst|altsyncram_component|auto_generated|q_a [0] = \blueROM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \blueROM_inst|altsyncram_component|auto_generated|q_a [1] = \blueROM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \blueROM_inst|altsyncram_component|auto_generated|q_a [4] = \blueROM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \blueROM_inst|altsyncram_component|auto_generated|q_a [5] = \blueROM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \blueROM_inst|altsyncram_component|auto_generated|q_a [6] = \blueROM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \blueROM_inst|altsyncram_component|auto_generated|q_a [7] = \blueROM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];

assign \blueROM_inst|altsyncram_component|auto_generated|q_b [0] = \blueROM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \blueROM_inst|altsyncram_component|auto_generated|q_b [1] = \blueROM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \blueROM_inst|altsyncram_component|auto_generated|q_b [4] = \blueROM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \blueROM_inst|altsyncram_component|auto_generated|q_b [5] = \blueROM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \blueROM_inst|altsyncram_component|auto_generated|q_b [6] = \blueROM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \blueROM_inst|altsyncram_component|auto_generated|q_b [7] = \blueROM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];

// Location: IOOBUF_X46_Y0_N2
fiftyfivenm_io_obuf \matrix_clock~output (
	.i(\hlsm_inst|mx_clock~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(matrix_clock),
	.obar());
// synopsys translate_off
defparam \matrix_clock~output .bus_hold = "false";
defparam \matrix_clock~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
fiftyfivenm_io_obuf \matrix_LE~output (
	.i(\hlsm_inst|Selector31~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(matrix_LE),
	.obar());
// synopsys translate_off
defparam \matrix_LE~output .bus_hold = "false";
defparam \matrix_LE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
fiftyfivenm_io_obuf \matrix_OE~output (
	.i(\hlsm_inst|mx_OE~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(matrix_OE),
	.obar());
// synopsys translate_off
defparam \matrix_OE~output .bus_hold = "false";
defparam \matrix_OE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
fiftyfivenm_io_obuf \matrix_CBA[0]~output (
	.i(\hlsm_inst|lines [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(matrix_CBA[0]),
	.obar());
// synopsys translate_off
defparam \matrix_CBA[0]~output .bus_hold = "false";
defparam \matrix_CBA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N9
fiftyfivenm_io_obuf \matrix_CBA[1]~output (
	.i(\hlsm_inst|lines [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(matrix_CBA[1]),
	.obar());
// synopsys translate_off
defparam \matrix_CBA[1]~output .bus_hold = "false";
defparam \matrix_CBA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N23
fiftyfivenm_io_obuf \matrix_CBA[2]~output (
	.i(\hlsm_inst|lines [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(matrix_CBA[2]),
	.obar());
// synopsys translate_off
defparam \matrix_CBA[2]~output .bus_hold = "false";
defparam \matrix_CBA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y54_N2
fiftyfivenm_io_obuf \matrix_CBA[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(matrix_CBA[3]),
	.obar());
// synopsys translate_off
defparam \matrix_CBA[3]~output .bus_hold = "false";
defparam \matrix_CBA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y39_N23
fiftyfivenm_io_obuf \matrix_R1~output (
	.i(\red1_pwm_inst|color_cpm~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(matrix_R1),
	.obar());
// synopsys translate_off
defparam \matrix_R1~output .bus_hold = "false";
defparam \matrix_R1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N23
fiftyfivenm_io_obuf \matrix_V1~output (
	.i(\green1_pwm_inst|color_cpm~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(matrix_V1),
	.obar());
// synopsys translate_off
defparam \matrix_V1~output .bus_hold = "false";
defparam \matrix_V1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N16
fiftyfivenm_io_obuf \matrix_B1~output (
	.i(\blue1_pwm_inst|color_cpm~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(matrix_B1),
	.obar());
// synopsys translate_off
defparam \matrix_B1~output .bus_hold = "false";
defparam \matrix_B1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y39_N30
fiftyfivenm_io_obuf \matrix_R2~output (
	.i(\red2_pwm_inst|color_cpm~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(matrix_R2),
	.obar());
// synopsys translate_off
defparam \matrix_R2~output .bus_hold = "false";
defparam \matrix_R2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y39_N16
fiftyfivenm_io_obuf \matrix_V2~output (
	.i(\green2_pwm_inst|color_cpm~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(matrix_V2),
	.obar());
// synopsys translate_off
defparam \matrix_V2~output .bus_hold = "false";
defparam \matrix_V2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y54_N9
fiftyfivenm_io_obuf \matrix_B2~output (
	.i(\blue2_pwm_inst|color_cpm~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(matrix_B2),
	.obar());
// synopsys translate_off
defparam \matrix_B2~output .bus_hold = "false";
defparam \matrix_B2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N29
fiftyfivenm_io_ibuf \global_AR~input (
	.i(global_AR),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\global_AR~input_o ));
// synopsys translate_off
defparam \global_AR~input .bus_hold = "false";
defparam \global_AR~input .listen_to_nsleep_signal = "false";
defparam \global_AR~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N29
fiftyfivenm_io_ibuf \clock_50~input (
	.i(clock_50),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\clock_50~input_o ));
// synopsys translate_off
defparam \clock_50~input .bus_hold = "false";
defparam \clock_50~input .listen_to_nsleep_signal = "false";
defparam \clock_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
fiftyfivenm_pll \pll_inst|altpll_component|auto_generated|pll1 (
	.areset(\global_AR~input_o ),
	.pfdena(vcc),
	.fbin(\pll_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\clock_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\pll_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\pll_inst|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \pll_inst|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \pll_inst|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c0_high = 15;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c0_low = 15;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \pll_inst|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk0_divide_by = 5;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk0_multiply_by = 2;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \pll_inst|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \pll_inst|altpll_component|auto_generated|pll1 .m = 12;
defparam \pll_inst|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \pll_inst|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .n = 1;
defparam \pll_inst|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \pll_inst|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \pll_inst|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \pll_inst|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \pll_inst|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \pll_inst|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G18
fiftyfivenm_clkctrl \pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pll_inst|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N10
fiftyfivenm_lcell_comb \hlsm_inst|state.ATT~feeder (
// Equation(s):
// \hlsm_inst|state.ATT~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\hlsm_inst|state.ATT~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hlsm_inst|state.ATT~feeder .lut_mask = 16'hFFFF;
defparam \hlsm_inst|state.ATT~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y1_N28
fiftyfivenm_lcell_comb \pll_inst|altpll_component|auto_generated|pll_lock_sync~feeder (
// Equation(s):
// \pll_inst|altpll_component|auto_generated|pll_lock_sync~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pll_inst|altpll_component|auto_generated|pll_lock_sync~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pll_inst|altpll_component|auto_generated|pll_lock_sync~feeder .lut_mask = 16'hFFFF;
defparam \pll_inst|altpll_component|auto_generated|pll_lock_sync~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y1_N29
dffeas \pll_inst|altpll_component|auto_generated|pll_lock_sync (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.d(\pll_inst|altpll_component|auto_generated|pll_lock_sync~feeder_combout ),
	.asdata(vcc),
	.clrn(!\global_AR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll_inst|altpll_component|auto_generated|pll_lock_sync .is_wysiwyg = "true";
defparam \pll_inst|altpll_component|auto_generated|pll_lock_sync .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y1_N2
fiftyfivenm_lcell_comb \ar~0 (
// Equation(s):
// \ar~0_combout  = ((\global_AR~input_o ) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked )) # (!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q )

	.dataa(gnd),
	.datab(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datac(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\global_AR~input_o ),
	.cin(gnd),
	.combout(\ar~0_combout ),
	.cout());
// synopsys translate_off
defparam \ar~0 .lut_mask = 16'hFF3F;
defparam \ar~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G17
fiftyfivenm_clkctrl \ar~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\ar~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\ar~0clkctrl_outclk ));
// synopsys translate_off
defparam \ar~0clkctrl .clock_type = "global clock";
defparam \ar~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X50_Y40_N11
dffeas \hlsm_inst|state.ATT (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\hlsm_inst|state.ATT~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ar~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hlsm_inst|state.ATT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hlsm_inst|state.ATT .is_wysiwyg = "true";
defparam \hlsm_inst|state.ATT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N24
fiftyfivenm_lcell_comb \hlsm_inst|Selector20~0 (
// Equation(s):
// \hlsm_inst|Selector20~0_combout  = (!\hlsm_inst|cnt [2] & ((!\hlsm_inst|cnt [1]) # (!\hlsm_inst|cnt [0])))

	.dataa(\hlsm_inst|cnt [0]),
	.datab(gnd),
	.datac(\hlsm_inst|cnt [2]),
	.datad(\hlsm_inst|cnt [1]),
	.cin(gnd),
	.combout(\hlsm_inst|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \hlsm_inst|Selector20~0 .lut_mask = 16'h050F;
defparam \hlsm_inst|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N28
fiftyfivenm_lcell_comb \hlsm_inst|Selector20~1 (
// Equation(s):
// \hlsm_inst|Selector20~1_combout  = (!\hlsm_inst|cnt [3] & ((\hlsm_inst|state.CHFL~q  & ((\hlsm_inst|Selector20~0_combout ))) # (!\hlsm_inst|state.CHFL~q  & (\hlsm_inst|state.ATT~q ))))

	.dataa(\hlsm_inst|state.ATT~q ),
	.datab(\hlsm_inst|cnt [3]),
	.datac(\hlsm_inst|state.CHFL~q ),
	.datad(\hlsm_inst|Selector20~0_combout ),
	.cin(gnd),
	.combout(\hlsm_inst|Selector20~1_combout ),
	.cout());
// synopsys translate_off
defparam \hlsm_inst|Selector20~1 .lut_mask = 16'h3202;
defparam \hlsm_inst|Selector20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N24
fiftyfivenm_lcell_comb \hlsm_inst|Selector21~0 (
// Equation(s):
// \hlsm_inst|Selector21~0_combout  = (\hlsm_inst|Selector20~1_combout  & (\hlsm_inst|cnt [0] $ (\hlsm_inst|cnt [1])))

	.dataa(\hlsm_inst|cnt [0]),
	.datab(gnd),
	.datac(\hlsm_inst|cnt [1]),
	.datad(\hlsm_inst|Selector20~1_combout ),
	.cin(gnd),
	.combout(\hlsm_inst|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \hlsm_inst|Selector21~0 .lut_mask = 16'h5A00;
defparam \hlsm_inst|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N25
dffeas \hlsm_inst|cnt[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\hlsm_inst|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(!\ar~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hlsm_inst|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hlsm_inst|cnt[1] .is_wysiwyg = "true";
defparam \hlsm_inst|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N14
fiftyfivenm_lcell_comb \hlsm_inst|Equal3~0 (
// Equation(s):
// \hlsm_inst|Equal3~0_combout  = (!\hlsm_inst|cnt [0] & (\hlsm_inst|cnt [3] & (!\hlsm_inst|cnt [2] & !\hlsm_inst|cnt [1])))

	.dataa(\hlsm_inst|cnt [0]),
	.datab(\hlsm_inst|cnt [3]),
	.datac(\hlsm_inst|cnt [2]),
	.datad(\hlsm_inst|cnt [1]),
	.cin(gnd),
	.combout(\hlsm_inst|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hlsm_inst|Equal3~0 .lut_mask = 16'h0004;
defparam \hlsm_inst|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N18
fiftyfivenm_lcell_comb \hlsm_inst|Selector3~0 (
// Equation(s):
// \hlsm_inst|Selector3~0_combout  = (\hlsm_inst|pixel [0] & (\hlsm_inst|pixel [2] & (\hlsm_inst|pixel [1] & \hlsm_inst|pixel [3])))

	.dataa(\hlsm_inst|pixel [0]),
	.datab(\hlsm_inst|pixel [2]),
	.datac(\hlsm_inst|pixel [1]),
	.datad(\hlsm_inst|pixel [3]),
	.cin(gnd),
	.combout(\hlsm_inst|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hlsm_inst|Selector3~0 .lut_mask = 16'h8000;
defparam \hlsm_inst|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N0
fiftyfivenm_lcell_comb \hlsm_inst|Equal4~0 (
// Equation(s):
// \hlsm_inst|Equal4~0_combout  = (\hlsm_inst|cnt [0] & (!\hlsm_inst|cnt [3] & (!\hlsm_inst|cnt [2] & \hlsm_inst|cnt [1])))

	.dataa(\hlsm_inst|cnt [0]),
	.datab(\hlsm_inst|cnt [3]),
	.datac(\hlsm_inst|cnt [2]),
	.datad(\hlsm_inst|cnt [1]),
	.cin(gnd),
	.combout(\hlsm_inst|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hlsm_inst|Equal4~0 .lut_mask = 16'h0200;
defparam \hlsm_inst|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N20
fiftyfivenm_lcell_comb \hlsm_inst|state_next_rom_add_next_process~0 (
// Equation(s):
// \hlsm_inst|state_next_rom_add_next_process~0_combout  = (\hlsm_inst|Equal4~0_combout  & ((!\hlsm_inst|Selector3~0_combout ) # (!\hlsm_inst|pixel [4])))

	.dataa(\hlsm_inst|pixel [4]),
	.datab(\hlsm_inst|Selector3~0_combout ),
	.datac(gnd),
	.datad(\hlsm_inst|Equal4~0_combout ),
	.cin(gnd),
	.combout(\hlsm_inst|state_next_rom_add_next_process~0_combout ),
	.cout());
// synopsys translate_off
defparam \hlsm_inst|state_next_rom_add_next_process~0 .lut_mask = 16'h7700;
defparam \hlsm_inst|state_next_rom_add_next_process~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N6
fiftyfivenm_lcell_comb \hlsm_inst|pixel[0]~5 (
// Equation(s):
// \hlsm_inst|pixel[0]~5_combout  = (\hlsm_inst|pixel [0] & (\hlsm_inst|state_next_rom_add_next_process~0_combout  $ (VCC))) # (!\hlsm_inst|pixel [0] & (\hlsm_inst|state_next_rom_add_next_process~0_combout  & VCC))
// \hlsm_inst|pixel[0]~6  = CARRY((\hlsm_inst|pixel [0] & \hlsm_inst|state_next_rom_add_next_process~0_combout ))

	.dataa(\hlsm_inst|pixel [0]),
	.datab(\hlsm_inst|state_next_rom_add_next_process~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\hlsm_inst|pixel[0]~5_combout ),
	.cout(\hlsm_inst|pixel[0]~6 ));
// synopsys translate_off
defparam \hlsm_inst|pixel[0]~5 .lut_mask = 16'h6688;
defparam \hlsm_inst|pixel[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N16
fiftyfivenm_lcell_comb \hlsm_inst|Equal0~0 (
// Equation(s):
// \hlsm_inst|Equal0~0_combout  = (!\hlsm_inst|cnt [0] & (!\hlsm_inst|cnt [3] & (!\hlsm_inst|cnt [2] & !\hlsm_inst|cnt [1])))

	.dataa(\hlsm_inst|cnt [0]),
	.datab(\hlsm_inst|cnt [3]),
	.datac(\hlsm_inst|cnt [2]),
	.datad(\hlsm_inst|cnt [1]),
	.cin(gnd),
	.combout(\hlsm_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hlsm_inst|Equal0~0 .lut_mask = 16'h0001;
defparam \hlsm_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N22
fiftyfivenm_lcell_comb \hlsm_inst|Selector10~0 (
// Equation(s):
// \hlsm_inst|Selector10~0_combout  = (\hlsm_inst|pixel [0] & (!\hlsm_inst|Equal0~0_combout  & \hlsm_inst|state.ATT~q ))

	.dataa(\hlsm_inst|pixel [0]),
	.datab(\hlsm_inst|Equal0~0_combout ),
	.datac(\hlsm_inst|state.ATT~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\hlsm_inst|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \hlsm_inst|Selector10~0 .lut_mask = 16'h2020;
defparam \hlsm_inst|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N7
dffeas \hlsm_inst|pixel[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\hlsm_inst|pixel[0]~5_combout ),
	.asdata(\hlsm_inst|Selector10~0_combout ),
	.clrn(!\ar~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\hlsm_inst|state.CHFL~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hlsm_inst|pixel [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hlsm_inst|pixel[0] .is_wysiwyg = "true";
defparam \hlsm_inst|pixel[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N8
fiftyfivenm_lcell_comb \hlsm_inst|pixel[1]~7 (
// Equation(s):
// \hlsm_inst|pixel[1]~7_combout  = (\hlsm_inst|pixel [1] & (!\hlsm_inst|pixel[0]~6 )) # (!\hlsm_inst|pixel [1] & ((\hlsm_inst|pixel[0]~6 ) # (GND)))
// \hlsm_inst|pixel[1]~8  = CARRY((!\hlsm_inst|pixel[0]~6 ) # (!\hlsm_inst|pixel [1]))

	.dataa(gnd),
	.datab(\hlsm_inst|pixel [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hlsm_inst|pixel[0]~6 ),
	.combout(\hlsm_inst|pixel[1]~7_combout ),
	.cout(\hlsm_inst|pixel[1]~8 ));
// synopsys translate_off
defparam \hlsm_inst|pixel[1]~7 .lut_mask = 16'h3C3F;
defparam \hlsm_inst|pixel[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N30
fiftyfivenm_lcell_comb \hlsm_inst|Selector9~0 (
// Equation(s):
// \hlsm_inst|Selector9~0_combout  = (\hlsm_inst|state.ATT~q  & (\hlsm_inst|pixel [1] & !\hlsm_inst|Equal0~0_combout ))

	.dataa(gnd),
	.datab(\hlsm_inst|state.ATT~q ),
	.datac(\hlsm_inst|pixel [1]),
	.datad(\hlsm_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\hlsm_inst|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \hlsm_inst|Selector9~0 .lut_mask = 16'h00C0;
defparam \hlsm_inst|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N9
dffeas \hlsm_inst|pixel[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\hlsm_inst|pixel[1]~7_combout ),
	.asdata(\hlsm_inst|Selector9~0_combout ),
	.clrn(!\ar~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\hlsm_inst|state.CHFL~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hlsm_inst|pixel [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hlsm_inst|pixel[1] .is_wysiwyg = "true";
defparam \hlsm_inst|pixel[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N10
fiftyfivenm_lcell_comb \hlsm_inst|pixel[2]~9 (
// Equation(s):
// \hlsm_inst|pixel[2]~9_combout  = (\hlsm_inst|pixel [2] & (\hlsm_inst|pixel[1]~8  $ (GND))) # (!\hlsm_inst|pixel [2] & (!\hlsm_inst|pixel[1]~8  & VCC))
// \hlsm_inst|pixel[2]~10  = CARRY((\hlsm_inst|pixel [2] & !\hlsm_inst|pixel[1]~8 ))

	.dataa(gnd),
	.datab(\hlsm_inst|pixel [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hlsm_inst|pixel[1]~8 ),
	.combout(\hlsm_inst|pixel[2]~9_combout ),
	.cout(\hlsm_inst|pixel[2]~10 ));
// synopsys translate_off
defparam \hlsm_inst|pixel[2]~9 .lut_mask = 16'hC30C;
defparam \hlsm_inst|pixel[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N28
fiftyfivenm_lcell_comb \hlsm_inst|Selector8~0 (
// Equation(s):
// \hlsm_inst|Selector8~0_combout  = (\hlsm_inst|pixel [2] & (\hlsm_inst|state.ATT~q  & !\hlsm_inst|Equal0~0_combout ))

	.dataa(gnd),
	.datab(\hlsm_inst|pixel [2]),
	.datac(\hlsm_inst|state.ATT~q ),
	.datad(\hlsm_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\hlsm_inst|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \hlsm_inst|Selector8~0 .lut_mask = 16'h00C0;
defparam \hlsm_inst|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N11
dffeas \hlsm_inst|pixel[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\hlsm_inst|pixel[2]~9_combout ),
	.asdata(\hlsm_inst|Selector8~0_combout ),
	.clrn(!\ar~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\hlsm_inst|state.CHFL~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hlsm_inst|pixel [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hlsm_inst|pixel[2] .is_wysiwyg = "true";
defparam \hlsm_inst|pixel[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N12
fiftyfivenm_lcell_comb \hlsm_inst|pixel[3]~11 (
// Equation(s):
// \hlsm_inst|pixel[3]~11_combout  = (\hlsm_inst|pixel [3] & (!\hlsm_inst|pixel[2]~10 )) # (!\hlsm_inst|pixel [3] & ((\hlsm_inst|pixel[2]~10 ) # (GND)))
// \hlsm_inst|pixel[3]~12  = CARRY((!\hlsm_inst|pixel[2]~10 ) # (!\hlsm_inst|pixel [3]))

	.dataa(\hlsm_inst|pixel [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\hlsm_inst|pixel[2]~10 ),
	.combout(\hlsm_inst|pixel[3]~11_combout ),
	.cout(\hlsm_inst|pixel[3]~12 ));
// synopsys translate_off
defparam \hlsm_inst|pixel[3]~11 .lut_mask = 16'h5A5F;
defparam \hlsm_inst|pixel[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N4
fiftyfivenm_lcell_comb \hlsm_inst|Selector7~0 (
// Equation(s):
// \hlsm_inst|Selector7~0_combout  = (\hlsm_inst|pixel [3] & (!\hlsm_inst|Equal0~0_combout  & \hlsm_inst|state.ATT~q ))

	.dataa(\hlsm_inst|pixel [3]),
	.datab(\hlsm_inst|Equal0~0_combout ),
	.datac(\hlsm_inst|state.ATT~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\hlsm_inst|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \hlsm_inst|Selector7~0 .lut_mask = 16'h2020;
defparam \hlsm_inst|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N13
dffeas \hlsm_inst|pixel[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\hlsm_inst|pixel[3]~11_combout ),
	.asdata(\hlsm_inst|Selector7~0_combout ),
	.clrn(!\ar~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\hlsm_inst|state.CHFL~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hlsm_inst|pixel [3]),
	.prn(vcc));
// synopsys translate_off
defparam \hlsm_inst|pixel[3] .is_wysiwyg = "true";
defparam \hlsm_inst|pixel[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N14
fiftyfivenm_lcell_comb \hlsm_inst|pixel[4]~13 (
// Equation(s):
// \hlsm_inst|pixel[4]~13_combout  = \hlsm_inst|pixel[3]~12  $ (!\hlsm_inst|pixel [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hlsm_inst|pixel [4]),
	.cin(\hlsm_inst|pixel[3]~12 ),
	.combout(\hlsm_inst|pixel[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \hlsm_inst|pixel[4]~13 .lut_mask = 16'hF00F;
defparam \hlsm_inst|pixel[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N2
fiftyfivenm_lcell_comb \hlsm_inst|Selector6~0 (
// Equation(s):
// \hlsm_inst|Selector6~0_combout  = (\hlsm_inst|pixel [4] & (!\hlsm_inst|Equal0~0_combout  & \hlsm_inst|state.ATT~q ))

	.dataa(\hlsm_inst|pixel [4]),
	.datab(\hlsm_inst|Equal0~0_combout ),
	.datac(\hlsm_inst|state.ATT~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\hlsm_inst|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \hlsm_inst|Selector6~0 .lut_mask = 16'h2020;
defparam \hlsm_inst|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N15
dffeas \hlsm_inst|pixel[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\hlsm_inst|pixel[4]~13_combout ),
	.asdata(\hlsm_inst|Selector6~0_combout ),
	.clrn(!\ar~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\hlsm_inst|state.CHFL~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hlsm_inst|pixel [4]),
	.prn(vcc));
// synopsys translate_off
defparam \hlsm_inst|pixel[4] .is_wysiwyg = "true";
defparam \hlsm_inst|pixel[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N16
fiftyfivenm_lcell_comb \hlsm_inst|Selector3~1 (
// Equation(s):
// \hlsm_inst|Selector3~1_combout  = (((!\hlsm_inst|Selector3~0_combout ) # (!\hlsm_inst|Equal4~0_combout )) # (!\hlsm_inst|state.CHFL~q )) # (!\hlsm_inst|pixel [4])

	.dataa(\hlsm_inst|pixel [4]),
	.datab(\hlsm_inst|state.CHFL~q ),
	.datac(\hlsm_inst|Equal4~0_combout ),
	.datad(\hlsm_inst|Selector3~0_combout ),
	.cin(gnd),
	.combout(\hlsm_inst|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \hlsm_inst|Selector3~1 .lut_mask = 16'h7FFF;
defparam \hlsm_inst|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N8
fiftyfivenm_lcell_comb \hlsm_inst|Selector3~2 (
// Equation(s):
// \hlsm_inst|Selector3~2_combout  = (\hlsm_inst|Selector3~1_combout  & (((\hlsm_inst|Equal3~0_combout ) # (\hlsm_inst|state.CHFL~q )) # (!\hlsm_inst|state.ATT~q )))

	.dataa(\hlsm_inst|state.ATT~q ),
	.datab(\hlsm_inst|Equal3~0_combout ),
	.datac(\hlsm_inst|state.CHFL~q ),
	.datad(\hlsm_inst|Selector3~1_combout ),
	.cin(gnd),
	.combout(\hlsm_inst|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \hlsm_inst|Selector3~2 .lut_mask = 16'hFD00;
defparam \hlsm_inst|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y40_N9
dffeas \hlsm_inst|state.CHFL (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\hlsm_inst|Selector3~2_combout ),
	.asdata(vcc),
	.clrn(!\ar~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hlsm_inst|state.CHFL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hlsm_inst|state.CHFL .is_wysiwyg = "true";
defparam \hlsm_inst|state.CHFL .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N20
fiftyfivenm_lcell_comb \hlsm_inst|Selector31~2 (
// Equation(s):
// \hlsm_inst|Selector31~2_combout  = (\hlsm_inst|state.ATT~q  & (!\hlsm_inst|state.CHFL~q  & !\hlsm_inst|cnt [3]))

	.dataa(\hlsm_inst|state.ATT~q ),
	.datab(gnd),
	.datac(\hlsm_inst|state.CHFL~q ),
	.datad(\hlsm_inst|cnt [3]),
	.cin(gnd),
	.combout(\hlsm_inst|Selector31~2_combout ),
	.cout());
// synopsys translate_off
defparam \hlsm_inst|Selector31~2 .lut_mask = 16'h000A;
defparam \hlsm_inst|Selector31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N18
fiftyfivenm_lcell_comb \hlsm_inst|Selector19~0 (
// Equation(s):
// \hlsm_inst|Selector19~0_combout  = (\hlsm_inst|cnt [0] & (\hlsm_inst|cnt [2] & (\hlsm_inst|Selector31~2_combout  & \hlsm_inst|cnt [1])))

	.dataa(\hlsm_inst|cnt [0]),
	.datab(\hlsm_inst|cnt [2]),
	.datac(\hlsm_inst|Selector31~2_combout ),
	.datad(\hlsm_inst|cnt [1]),
	.cin(gnd),
	.combout(\hlsm_inst|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \hlsm_inst|Selector19~0 .lut_mask = 16'h8000;
defparam \hlsm_inst|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y40_N19
dffeas \hlsm_inst|cnt[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\hlsm_inst|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(!\ar~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hlsm_inst|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \hlsm_inst|cnt[3] .is_wysiwyg = "true";
defparam \hlsm_inst|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N4
fiftyfivenm_lcell_comb \hlsm_inst|Selector22~0 (
// Equation(s):
// \hlsm_inst|Selector22~0_combout  = (!\hlsm_inst|cnt [3] & ((\hlsm_inst|state.CHFL~q  & (!\hlsm_inst|cnt [2])) # (!\hlsm_inst|state.CHFL~q  & ((\hlsm_inst|state.ATT~q )))))

	.dataa(\hlsm_inst|cnt [3]),
	.datab(\hlsm_inst|cnt [2]),
	.datac(\hlsm_inst|state.CHFL~q ),
	.datad(\hlsm_inst|state.ATT~q ),
	.cin(gnd),
	.combout(\hlsm_inst|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \hlsm_inst|Selector22~0 .lut_mask = 16'h1510;
defparam \hlsm_inst|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N22
fiftyfivenm_lcell_comb \hlsm_inst|Selector22~1 (
// Equation(s):
// \hlsm_inst|Selector22~1_combout  = (!\hlsm_inst|cnt [0] & \hlsm_inst|Selector22~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\hlsm_inst|cnt [0]),
	.datad(\hlsm_inst|Selector22~0_combout ),
	.cin(gnd),
	.combout(\hlsm_inst|Selector22~1_combout ),
	.cout());
// synopsys translate_off
defparam \hlsm_inst|Selector22~1 .lut_mask = 16'h0F00;
defparam \hlsm_inst|Selector22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y40_N23
dffeas \hlsm_inst|cnt[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\hlsm_inst|Selector22~1_combout ),
	.asdata(vcc),
	.clrn(!\ar~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hlsm_inst|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hlsm_inst|cnt[0] .is_wysiwyg = "true";
defparam \hlsm_inst|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N30
fiftyfivenm_lcell_comb \hlsm_inst|Selector20~2 (
// Equation(s):
// \hlsm_inst|Selector20~2_combout  = (\hlsm_inst|Selector20~1_combout  & (\hlsm_inst|cnt [2] $ (((\hlsm_inst|cnt [0] & \hlsm_inst|cnt [1])))))

	.dataa(\hlsm_inst|cnt [0]),
	.datab(\hlsm_inst|cnt [1]),
	.datac(\hlsm_inst|cnt [2]),
	.datad(\hlsm_inst|Selector20~1_combout ),
	.cin(gnd),
	.combout(\hlsm_inst|Selector20~2_combout ),
	.cout());
// synopsys translate_off
defparam \hlsm_inst|Selector20~2 .lut_mask = 16'h7800;
defparam \hlsm_inst|Selector20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y40_N31
dffeas \hlsm_inst|cnt[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\hlsm_inst|Selector20~2_combout ),
	.asdata(vcc),
	.clrn(!\ar~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hlsm_inst|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hlsm_inst|cnt[2] .is_wysiwyg = "true";
defparam \hlsm_inst|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N12
fiftyfivenm_lcell_comb \hlsm_inst|mx_clock (
// Equation(s):
// \hlsm_inst|mx_clock~combout  = LCELL(((!\hlsm_inst|cnt [2] & (!\hlsm_inst|cnt [1] & !\hlsm_inst|cnt [3]))) # (!\hlsm_inst|state.CHFL~q ))

	.dataa(\hlsm_inst|cnt [2]),
	.datab(\hlsm_inst|cnt [1]),
	.datac(\hlsm_inst|state.CHFL~q ),
	.datad(\hlsm_inst|cnt [3]),
	.cin(gnd),
	.combout(\hlsm_inst|mx_clock~combout ),
	.cout());
// synopsys translate_off
defparam \hlsm_inst|mx_clock .lut_mask = 16'h0F1F;
defparam \hlsm_inst|mx_clock .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N26
fiftyfivenm_lcell_comb \hlsm_inst|Selector31~3 (
// Equation(s):
// \hlsm_inst|Selector31~3_combout  = (\hlsm_inst|Selector31~2_combout  & ((\hlsm_inst|cnt [2] & ((!\hlsm_inst|cnt [1]))) # (!\hlsm_inst|cnt [2] & (\hlsm_inst|cnt [0] & \hlsm_inst|cnt [1]))))

	.dataa(\hlsm_inst|cnt [0]),
	.datab(\hlsm_inst|cnt [2]),
	.datac(\hlsm_inst|Selector31~2_combout ),
	.datad(\hlsm_inst|cnt [1]),
	.cin(gnd),
	.combout(\hlsm_inst|Selector31~3_combout ),
	.cout());
// synopsys translate_off
defparam \hlsm_inst|Selector31~3 .lut_mask = 16'h20C0;
defparam \hlsm_inst|Selector31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N0
fiftyfivenm_lcell_comb \hlsm_inst|Add4~0 (
// Equation(s):
// \hlsm_inst|Add4~0_combout  = (\hlsm_inst|Equal0~0_combout  & (\hlsm_inst|cnt_pwm [0] $ (VCC))) # (!\hlsm_inst|Equal0~0_combout  & (\hlsm_inst|cnt_pwm [0] & VCC))
// \hlsm_inst|Add4~1  = CARRY((\hlsm_inst|Equal0~0_combout  & \hlsm_inst|cnt_pwm [0]))

	.dataa(\hlsm_inst|Equal0~0_combout ),
	.datab(\hlsm_inst|cnt_pwm [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\hlsm_inst|Add4~0_combout ),
	.cout(\hlsm_inst|Add4~1 ));
// synopsys translate_off
defparam \hlsm_inst|Add4~0 .lut_mask = 16'h6688;
defparam \hlsm_inst|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N22
fiftyfivenm_lcell_comb \hlsm_inst|Selector30~0 (
// Equation(s):
// \hlsm_inst|Selector30~0_combout  = (\hlsm_inst|state.FFL~q  & ((\hlsm_inst|Add4~0_combout ) # ((\hlsm_inst|state.CHFL~q  & \hlsm_inst|cnt_pwm [0])))) # (!\hlsm_inst|state.FFL~q  & (\hlsm_inst|state.CHFL~q  & (\hlsm_inst|cnt_pwm [0])))

	.dataa(\hlsm_inst|state.FFL~q ),
	.datab(\hlsm_inst|state.CHFL~q ),
	.datac(\hlsm_inst|cnt_pwm [0]),
	.datad(\hlsm_inst|Add4~0_combout ),
	.cin(gnd),
	.combout(\hlsm_inst|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \hlsm_inst|Selector30~0 .lut_mask = 16'hEAC0;
defparam \hlsm_inst|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y36_N23
dffeas \hlsm_inst|cnt_pwm[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\hlsm_inst|Selector30~0_combout ),
	.asdata(vcc),
	.clrn(!\ar~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hlsm_inst|cnt_pwm [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hlsm_inst|cnt_pwm[0] .is_wysiwyg = "true";
defparam \hlsm_inst|cnt_pwm[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N2
fiftyfivenm_lcell_comb \hlsm_inst|Add4~2 (
// Equation(s):
// \hlsm_inst|Add4~2_combout  = (\hlsm_inst|cnt_pwm [1] & (!\hlsm_inst|Add4~1 )) # (!\hlsm_inst|cnt_pwm [1] & ((\hlsm_inst|Add4~1 ) # (GND)))
// \hlsm_inst|Add4~3  = CARRY((!\hlsm_inst|Add4~1 ) # (!\hlsm_inst|cnt_pwm [1]))

	.dataa(gnd),
	.datab(\hlsm_inst|cnt_pwm [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hlsm_inst|Add4~1 ),
	.combout(\hlsm_inst|Add4~2_combout ),
	.cout(\hlsm_inst|Add4~3 ));
// synopsys translate_off
defparam \hlsm_inst|Add4~2 .lut_mask = 16'h3C3F;
defparam \hlsm_inst|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N28
fiftyfivenm_lcell_comb \hlsm_inst|Selector29~0 (
// Equation(s):
// \hlsm_inst|Selector29~0_combout  = (\hlsm_inst|state.FFL~q  & ((\hlsm_inst|Add4~2_combout ) # ((\hlsm_inst|state.CHFL~q  & \hlsm_inst|cnt_pwm [1])))) # (!\hlsm_inst|state.FFL~q  & (\hlsm_inst|state.CHFL~q  & (\hlsm_inst|cnt_pwm [1])))

	.dataa(\hlsm_inst|state.FFL~q ),
	.datab(\hlsm_inst|state.CHFL~q ),
	.datac(\hlsm_inst|cnt_pwm [1]),
	.datad(\hlsm_inst|Add4~2_combout ),
	.cin(gnd),
	.combout(\hlsm_inst|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \hlsm_inst|Selector29~0 .lut_mask = 16'hEAC0;
defparam \hlsm_inst|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y36_N29
dffeas \hlsm_inst|cnt_pwm[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\hlsm_inst|Selector29~0_combout ),
	.asdata(vcc),
	.clrn(!\ar~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hlsm_inst|cnt_pwm [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hlsm_inst|cnt_pwm[1] .is_wysiwyg = "true";
defparam \hlsm_inst|cnt_pwm[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N4
fiftyfivenm_lcell_comb \hlsm_inst|Add4~4 (
// Equation(s):
// \hlsm_inst|Add4~4_combout  = (\hlsm_inst|cnt_pwm [2] & (\hlsm_inst|Add4~3  $ (GND))) # (!\hlsm_inst|cnt_pwm [2] & (!\hlsm_inst|Add4~3  & VCC))
// \hlsm_inst|Add4~5  = CARRY((\hlsm_inst|cnt_pwm [2] & !\hlsm_inst|Add4~3 ))

	.dataa(gnd),
	.datab(\hlsm_inst|cnt_pwm [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hlsm_inst|Add4~3 ),
	.combout(\hlsm_inst|Add4~4_combout ),
	.cout(\hlsm_inst|Add4~5 ));
// synopsys translate_off
defparam \hlsm_inst|Add4~4 .lut_mask = 16'hC30C;
defparam \hlsm_inst|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N30
fiftyfivenm_lcell_comb \hlsm_inst|Selector28~0 (
// Equation(s):
// \hlsm_inst|Selector28~0_combout  = (\hlsm_inst|state.FFL~q  & ((\hlsm_inst|Add4~4_combout ) # ((\hlsm_inst|state.CHFL~q  & \hlsm_inst|cnt_pwm [2])))) # (!\hlsm_inst|state.FFL~q  & (\hlsm_inst|state.CHFL~q  & (\hlsm_inst|cnt_pwm [2])))

	.dataa(\hlsm_inst|state.FFL~q ),
	.datab(\hlsm_inst|state.CHFL~q ),
	.datac(\hlsm_inst|cnt_pwm [2]),
	.datad(\hlsm_inst|Add4~4_combout ),
	.cin(gnd),
	.combout(\hlsm_inst|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \hlsm_inst|Selector28~0 .lut_mask = 16'hEAC0;
defparam \hlsm_inst|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y36_N31
dffeas \hlsm_inst|cnt_pwm[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\hlsm_inst|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(!\ar~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hlsm_inst|cnt_pwm [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hlsm_inst|cnt_pwm[2] .is_wysiwyg = "true";
defparam \hlsm_inst|cnt_pwm[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N6
fiftyfivenm_lcell_comb \hlsm_inst|Add4~6 (
// Equation(s):
// \hlsm_inst|Add4~6_combout  = (\hlsm_inst|cnt_pwm [3] & (!\hlsm_inst|Add4~5 )) # (!\hlsm_inst|cnt_pwm [3] & ((\hlsm_inst|Add4~5 ) # (GND)))
// \hlsm_inst|Add4~7  = CARRY((!\hlsm_inst|Add4~5 ) # (!\hlsm_inst|cnt_pwm [3]))

	.dataa(gnd),
	.datab(\hlsm_inst|cnt_pwm [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hlsm_inst|Add4~5 ),
	.combout(\hlsm_inst|Add4~6_combout ),
	.cout(\hlsm_inst|Add4~7 ));
// synopsys translate_off
defparam \hlsm_inst|Add4~6 .lut_mask = 16'h3C3F;
defparam \hlsm_inst|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N20
fiftyfivenm_lcell_comb \hlsm_inst|Selector27~0 (
// Equation(s):
// \hlsm_inst|Selector27~0_combout  = (\hlsm_inst|state.FFL~q  & ((\hlsm_inst|Add4~6_combout ) # ((\hlsm_inst|state.CHFL~q  & \hlsm_inst|cnt_pwm [3])))) # (!\hlsm_inst|state.FFL~q  & (\hlsm_inst|state.CHFL~q  & (\hlsm_inst|cnt_pwm [3])))

	.dataa(\hlsm_inst|state.FFL~q ),
	.datab(\hlsm_inst|state.CHFL~q ),
	.datac(\hlsm_inst|cnt_pwm [3]),
	.datad(\hlsm_inst|Add4~6_combout ),
	.cin(gnd),
	.combout(\hlsm_inst|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \hlsm_inst|Selector27~0 .lut_mask = 16'hEAC0;
defparam \hlsm_inst|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y36_N21
dffeas \hlsm_inst|cnt_pwm[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\hlsm_inst|Selector27~0_combout ),
	.asdata(vcc),
	.clrn(!\ar~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hlsm_inst|cnt_pwm [3]),
	.prn(vcc));
// synopsys translate_off
defparam \hlsm_inst|cnt_pwm[3] .is_wysiwyg = "true";
defparam \hlsm_inst|cnt_pwm[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y40_N26
fiftyfivenm_lcell_comb \hlsm_inst|Equal2~1 (
// Equation(s):
// \hlsm_inst|Equal2~1_combout  = (\hlsm_inst|cnt_pwm [1] & (\hlsm_inst|cnt_pwm [2] & (\hlsm_inst|cnt_pwm [3] & !\hlsm_inst|cnt_pwm [0])))

	.dataa(\hlsm_inst|cnt_pwm [1]),
	.datab(\hlsm_inst|cnt_pwm [2]),
	.datac(\hlsm_inst|cnt_pwm [3]),
	.datad(\hlsm_inst|cnt_pwm [0]),
	.cin(gnd),
	.combout(\hlsm_inst|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \hlsm_inst|Equal2~1 .lut_mask = 16'h0080;
defparam \hlsm_inst|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N6
fiftyfivenm_lcell_comb \hlsm_inst|Selector5~1 (
// Equation(s):
// \hlsm_inst|Selector5~1_combout  = (\hlsm_inst|pixel [4] & (\hlsm_inst|state.CHFL~q  & (\hlsm_inst|Equal4~0_combout  & \hlsm_inst|Selector3~0_combout )))

	.dataa(\hlsm_inst|pixel [4]),
	.datab(\hlsm_inst|state.CHFL~q ),
	.datac(\hlsm_inst|Equal4~0_combout ),
	.datad(\hlsm_inst|Selector3~0_combout ),
	.cin(gnd),
	.combout(\hlsm_inst|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \hlsm_inst|Selector5~1 .lut_mask = 16'h8000;
defparam \hlsm_inst|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y40_N18
fiftyfivenm_lcell_comb \hlsm_inst|Selector4~0 (
// Equation(s):
// \hlsm_inst|Selector4~0_combout  = (!\hlsm_inst|state.CHFL~q  & (\hlsm_inst|state.FFL~q  & !\hlsm_inst|Equal3~0_combout ))

	.dataa(\hlsm_inst|state.CHFL~q ),
	.datab(\hlsm_inst|state.FFL~q ),
	.datac(gnd),
	.datad(\hlsm_inst|Equal3~0_combout ),
	.cin(gnd),
	.combout(\hlsm_inst|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hlsm_inst|Selector4~0 .lut_mask = 16'h0044;
defparam \hlsm_inst|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y40_N24
fiftyfivenm_lcell_comb \hlsm_inst|Selector4~1 (
// Equation(s):
// \hlsm_inst|Selector4~1_combout  = (\hlsm_inst|Selector4~0_combout ) # ((\hlsm_inst|Selector5~1_combout  & ((!\hlsm_inst|Equal2~1_combout ) # (!\hlsm_inst|Equal2~0_combout ))))

	.dataa(\hlsm_inst|Equal2~0_combout ),
	.datab(\hlsm_inst|Equal2~1_combout ),
	.datac(\hlsm_inst|Selector5~1_combout ),
	.datad(\hlsm_inst|Selector4~0_combout ),
	.cin(gnd),
	.combout(\hlsm_inst|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \hlsm_inst|Selector4~1 .lut_mask = 16'hFF70;
defparam \hlsm_inst|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y40_N25
dffeas \hlsm_inst|state.FFL (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\hlsm_inst|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(!\ar~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hlsm_inst|state.FFL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hlsm_inst|state.FFL .is_wysiwyg = "true";
defparam \hlsm_inst|state.FFL .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N8
fiftyfivenm_lcell_comb \hlsm_inst|Add4~8 (
// Equation(s):
// \hlsm_inst|Add4~8_combout  = (\hlsm_inst|cnt_pwm [4] & (\hlsm_inst|Add4~7  $ (GND))) # (!\hlsm_inst|cnt_pwm [4] & (!\hlsm_inst|Add4~7  & VCC))
// \hlsm_inst|Add4~9  = CARRY((\hlsm_inst|cnt_pwm [4] & !\hlsm_inst|Add4~7 ))

	.dataa(gnd),
	.datab(\hlsm_inst|cnt_pwm [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hlsm_inst|Add4~7 ),
	.combout(\hlsm_inst|Add4~8_combout ),
	.cout(\hlsm_inst|Add4~9 ));
// synopsys translate_off
defparam \hlsm_inst|Add4~8 .lut_mask = 16'hC30C;
defparam \hlsm_inst|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N18
fiftyfivenm_lcell_comb \hlsm_inst|Selector26~0 (
// Equation(s):
// \hlsm_inst|Selector26~0_combout  = (\hlsm_inst|state.FFL~q  & ((\hlsm_inst|Add4~8_combout ) # ((\hlsm_inst|state.CHFL~q  & \hlsm_inst|cnt_pwm [4])))) # (!\hlsm_inst|state.FFL~q  & (\hlsm_inst|state.CHFL~q  & (\hlsm_inst|cnt_pwm [4])))

	.dataa(\hlsm_inst|state.FFL~q ),
	.datab(\hlsm_inst|state.CHFL~q ),
	.datac(\hlsm_inst|cnt_pwm [4]),
	.datad(\hlsm_inst|Add4~8_combout ),
	.cin(gnd),
	.combout(\hlsm_inst|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \hlsm_inst|Selector26~0 .lut_mask = 16'hEAC0;
defparam \hlsm_inst|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y36_N19
dffeas \hlsm_inst|cnt_pwm[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\hlsm_inst|Selector26~0_combout ),
	.asdata(vcc),
	.clrn(!\ar~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hlsm_inst|cnt_pwm [4]),
	.prn(vcc));
// synopsys translate_off
defparam \hlsm_inst|cnt_pwm[4] .is_wysiwyg = "true";
defparam \hlsm_inst|cnt_pwm[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N10
fiftyfivenm_lcell_comb \hlsm_inst|Add4~10 (
// Equation(s):
// \hlsm_inst|Add4~10_combout  = (\hlsm_inst|cnt_pwm [5] & (!\hlsm_inst|Add4~9 )) # (!\hlsm_inst|cnt_pwm [5] & ((\hlsm_inst|Add4~9 ) # (GND)))
// \hlsm_inst|Add4~11  = CARRY((!\hlsm_inst|Add4~9 ) # (!\hlsm_inst|cnt_pwm [5]))

	.dataa(gnd),
	.datab(\hlsm_inst|cnt_pwm [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hlsm_inst|Add4~9 ),
	.combout(\hlsm_inst|Add4~10_combout ),
	.cout(\hlsm_inst|Add4~11 ));
// synopsys translate_off
defparam \hlsm_inst|Add4~10 .lut_mask = 16'h3C3F;
defparam \hlsm_inst|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N24
fiftyfivenm_lcell_comb \hlsm_inst|Selector25~0 (
// Equation(s):
// \hlsm_inst|Selector25~0_combout  = (\hlsm_inst|state.FFL~q  & ((\hlsm_inst|Add4~10_combout ) # ((\hlsm_inst|state.CHFL~q  & \hlsm_inst|cnt_pwm [5])))) # (!\hlsm_inst|state.FFL~q  & (\hlsm_inst|state.CHFL~q  & (\hlsm_inst|cnt_pwm [5])))

	.dataa(\hlsm_inst|state.FFL~q ),
	.datab(\hlsm_inst|state.CHFL~q ),
	.datac(\hlsm_inst|cnt_pwm [5]),
	.datad(\hlsm_inst|Add4~10_combout ),
	.cin(gnd),
	.combout(\hlsm_inst|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \hlsm_inst|Selector25~0 .lut_mask = 16'hEAC0;
defparam \hlsm_inst|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y36_N25
dffeas \hlsm_inst|cnt_pwm[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\hlsm_inst|Selector25~0_combout ),
	.asdata(vcc),
	.clrn(!\ar~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hlsm_inst|cnt_pwm [5]),
	.prn(vcc));
// synopsys translate_off
defparam \hlsm_inst|cnt_pwm[5] .is_wysiwyg = "true";
defparam \hlsm_inst|cnt_pwm[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N12
fiftyfivenm_lcell_comb \hlsm_inst|Add4~12 (
// Equation(s):
// \hlsm_inst|Add4~12_combout  = (\hlsm_inst|cnt_pwm [6] & (\hlsm_inst|Add4~11  $ (GND))) # (!\hlsm_inst|cnt_pwm [6] & (!\hlsm_inst|Add4~11  & VCC))
// \hlsm_inst|Add4~13  = CARRY((\hlsm_inst|cnt_pwm [6] & !\hlsm_inst|Add4~11 ))

	.dataa(\hlsm_inst|cnt_pwm [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\hlsm_inst|Add4~11 ),
	.combout(\hlsm_inst|Add4~12_combout ),
	.cout(\hlsm_inst|Add4~13 ));
// synopsys translate_off
defparam \hlsm_inst|Add4~12 .lut_mask = 16'hA50A;
defparam \hlsm_inst|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N26
fiftyfivenm_lcell_comb \hlsm_inst|Selector24~0 (
// Equation(s):
// \hlsm_inst|Selector24~0_combout  = (\hlsm_inst|state.FFL~q  & ((\hlsm_inst|Add4~12_combout ) # ((\hlsm_inst|state.CHFL~q  & \hlsm_inst|cnt_pwm [6])))) # (!\hlsm_inst|state.FFL~q  & (\hlsm_inst|state.CHFL~q  & (\hlsm_inst|cnt_pwm [6])))

	.dataa(\hlsm_inst|state.FFL~q ),
	.datab(\hlsm_inst|state.CHFL~q ),
	.datac(\hlsm_inst|cnt_pwm [6]),
	.datad(\hlsm_inst|Add4~12_combout ),
	.cin(gnd),
	.combout(\hlsm_inst|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \hlsm_inst|Selector24~0 .lut_mask = 16'hEAC0;
defparam \hlsm_inst|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y36_N27
dffeas \hlsm_inst|cnt_pwm[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\hlsm_inst|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(!\ar~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hlsm_inst|cnt_pwm [6]),
	.prn(vcc));
// synopsys translate_off
defparam \hlsm_inst|cnt_pwm[6] .is_wysiwyg = "true";
defparam \hlsm_inst|cnt_pwm[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N14
fiftyfivenm_lcell_comb \hlsm_inst|Add4~14 (
// Equation(s):
// \hlsm_inst|Add4~14_combout  = \hlsm_inst|Add4~13  $ (\hlsm_inst|cnt_pwm [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hlsm_inst|cnt_pwm [7]),
	.cin(\hlsm_inst|Add4~13 ),
	.combout(\hlsm_inst|Add4~14_combout ),
	.cout());
// synopsys translate_off
defparam \hlsm_inst|Add4~14 .lut_mask = 16'h0FF0;
defparam \hlsm_inst|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N16
fiftyfivenm_lcell_comb \hlsm_inst|Selector23~0 (
// Equation(s):
// \hlsm_inst|Selector23~0_combout  = (\hlsm_inst|state.FFL~q  & ((\hlsm_inst|Add4~14_combout ) # ((\hlsm_inst|state.CHFL~q  & \hlsm_inst|cnt_pwm [7])))) # (!\hlsm_inst|state.FFL~q  & (\hlsm_inst|state.CHFL~q  & (\hlsm_inst|cnt_pwm [7])))

	.dataa(\hlsm_inst|state.FFL~q ),
	.datab(\hlsm_inst|state.CHFL~q ),
	.datac(\hlsm_inst|cnt_pwm [7]),
	.datad(\hlsm_inst|Add4~14_combout ),
	.cin(gnd),
	.combout(\hlsm_inst|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \hlsm_inst|Selector23~0 .lut_mask = 16'hEAC0;
defparam \hlsm_inst|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y36_N17
dffeas \hlsm_inst|cnt_pwm[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\hlsm_inst|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(!\ar~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hlsm_inst|cnt_pwm [7]),
	.prn(vcc));
// synopsys translate_off
defparam \hlsm_inst|cnt_pwm[7] .is_wysiwyg = "true";
defparam \hlsm_inst|cnt_pwm[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N6
fiftyfivenm_lcell_comb \hlsm_inst|Equal2~0 (
// Equation(s):
// \hlsm_inst|Equal2~0_combout  = (\hlsm_inst|cnt_pwm [7] & (\hlsm_inst|cnt_pwm [4] & (\hlsm_inst|cnt_pwm [6] & \hlsm_inst|cnt_pwm [5])))

	.dataa(\hlsm_inst|cnt_pwm [7]),
	.datab(\hlsm_inst|cnt_pwm [4]),
	.datac(\hlsm_inst|cnt_pwm [6]),
	.datad(\hlsm_inst|cnt_pwm [5]),
	.cin(gnd),
	.combout(\hlsm_inst|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hlsm_inst|Equal2~0 .lut_mask = 16'h8000;
defparam \hlsm_inst|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y40_N20
fiftyfivenm_lcell_comb \hlsm_inst|Selector5~0 (
// Equation(s):
// \hlsm_inst|Selector5~0_combout  = (!\hlsm_inst|state.CHFL~q  & (\hlsm_inst|state.FL~q  & !\hlsm_inst|Equal3~0_combout ))

	.dataa(\hlsm_inst|state.CHFL~q ),
	.datab(\hlsm_inst|state.FL~q ),
	.datac(gnd),
	.datad(\hlsm_inst|Equal3~0_combout ),
	.cin(gnd),
	.combout(\hlsm_inst|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hlsm_inst|Selector5~0 .lut_mask = 16'h0044;
defparam \hlsm_inst|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y40_N16
fiftyfivenm_lcell_comb \hlsm_inst|Selector5~2 (
// Equation(s):
// \hlsm_inst|Selector5~2_combout  = (\hlsm_inst|Selector5~0_combout ) # ((\hlsm_inst|Equal2~0_combout  & (\hlsm_inst|Equal2~1_combout  & \hlsm_inst|Selector5~1_combout )))

	.dataa(\hlsm_inst|Equal2~0_combout ),
	.datab(\hlsm_inst|Equal2~1_combout ),
	.datac(\hlsm_inst|Selector5~1_combout ),
	.datad(\hlsm_inst|Selector5~0_combout ),
	.cin(gnd),
	.combout(\hlsm_inst|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \hlsm_inst|Selector5~2 .lut_mask = 16'hFF80;
defparam \hlsm_inst|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y40_N17
dffeas \hlsm_inst|state.FL (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\hlsm_inst|Selector5~2_combout ),
	.asdata(vcc),
	.clrn(!\ar~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hlsm_inst|state.FL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hlsm_inst|state.FL .is_wysiwyg = "true";
defparam \hlsm_inst|state.FL .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N12
fiftyfivenm_lcell_comb \hlsm_inst|mx_OE (
// Equation(s):
// \hlsm_inst|mx_OE~combout  = (\hlsm_inst|state.FL~q ) # (!\hlsm_inst|state.ATT~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\hlsm_inst|state.ATT~q ),
	.datad(\hlsm_inst|state.FL~q ),
	.cin(gnd),
	.combout(\hlsm_inst|mx_OE~combout ),
	.cout());
// synopsys translate_off
defparam \hlsm_inst|mx_OE .lut_mask = 16'hFF0F;
defparam \hlsm_inst|mx_OE .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y40_N22
fiftyfivenm_lcell_comb \hlsm_inst|Selector2~0 (
// Equation(s):
// \hlsm_inst|Selector2~0_combout  = (\hlsm_inst|lines [0] & ((\hlsm_inst|state.CHFL~q ) # (\hlsm_inst|state.FFL~q )))

	.dataa(\hlsm_inst|state.CHFL~q ),
	.datab(gnd),
	.datac(\hlsm_inst|state.FFL~q ),
	.datad(\hlsm_inst|lines [0]),
	.cin(gnd),
	.combout(\hlsm_inst|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hlsm_inst|Selector2~0 .lut_mask = 16'hFA00;
defparam \hlsm_inst|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y40_N2
fiftyfivenm_lcell_comb \hlsm_inst|Selector2~1 (
// Equation(s):
// \hlsm_inst|Selector2~1_combout  = (\hlsm_inst|Selector2~0_combout ) # ((\hlsm_inst|state.FL~q  & (\hlsm_inst|Equal0~0_combout  $ (\hlsm_inst|lines [0]))))

	.dataa(\hlsm_inst|Selector2~0_combout ),
	.datab(\hlsm_inst|Equal0~0_combout ),
	.datac(\hlsm_inst|lines [0]),
	.datad(\hlsm_inst|state.FL~q ),
	.cin(gnd),
	.combout(\hlsm_inst|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \hlsm_inst|Selector2~1 .lut_mask = 16'hBEAA;
defparam \hlsm_inst|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y40_N3
dffeas \hlsm_inst|lines[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\hlsm_inst|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(!\ar~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hlsm_inst|lines [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hlsm_inst|lines[0] .is_wysiwyg = "true";
defparam \hlsm_inst|lines[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y40_N28
fiftyfivenm_lcell_comb \hlsm_inst|Selector1~0 (
// Equation(s):
// \hlsm_inst|Selector1~0_combout  = (\hlsm_inst|state.FL~q  & (\hlsm_inst|lines [1] $ (((\hlsm_inst|lines [0] & \hlsm_inst|Equal0~0_combout )))))

	.dataa(\hlsm_inst|lines [1]),
	.datab(\hlsm_inst|lines [0]),
	.datac(\hlsm_inst|Equal0~0_combout ),
	.datad(\hlsm_inst|state.FL~q ),
	.cin(gnd),
	.combout(\hlsm_inst|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hlsm_inst|Selector1~0 .lut_mask = 16'h6A00;
defparam \hlsm_inst|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y40_N12
fiftyfivenm_lcell_comb \hlsm_inst|Selector1~1 (
// Equation(s):
// \hlsm_inst|Selector1~1_combout  = (\hlsm_inst|Selector1~0_combout ) # ((\hlsm_inst|lines [1] & ((\hlsm_inst|state.CHFL~q ) # (\hlsm_inst|state.FFL~q ))))

	.dataa(\hlsm_inst|state.CHFL~q ),
	.datab(\hlsm_inst|state.FFL~q ),
	.datac(\hlsm_inst|lines [1]),
	.datad(\hlsm_inst|Selector1~0_combout ),
	.cin(gnd),
	.combout(\hlsm_inst|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \hlsm_inst|Selector1~1 .lut_mask = 16'hFFE0;
defparam \hlsm_inst|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y40_N13
dffeas \hlsm_inst|lines[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\hlsm_inst|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(!\ar~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hlsm_inst|lines [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hlsm_inst|lines[1] .is_wysiwyg = "true";
defparam \hlsm_inst|lines[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y40_N10
fiftyfivenm_lcell_comb \hlsm_inst|Selector0~0 (
// Equation(s):
// \hlsm_inst|Selector0~0_combout  = (\hlsm_inst|lines [1] & (\hlsm_inst|lines [0] & \hlsm_inst|Equal0~0_combout ))

	.dataa(\hlsm_inst|lines [1]),
	.datab(\hlsm_inst|lines [0]),
	.datac(\hlsm_inst|Equal0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\hlsm_inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hlsm_inst|Selector0~0 .lut_mask = 16'h8080;
defparam \hlsm_inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y40_N4
fiftyfivenm_lcell_comb \hlsm_inst|Selector0~1 (
// Equation(s):
// \hlsm_inst|Selector0~1_combout  = (\hlsm_inst|state.CHFL~q ) # (\hlsm_inst|state.FFL~q )

	.dataa(\hlsm_inst|state.CHFL~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\hlsm_inst|state.FFL~q ),
	.cin(gnd),
	.combout(\hlsm_inst|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \hlsm_inst|Selector0~1 .lut_mask = 16'hFFAA;
defparam \hlsm_inst|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y40_N14
fiftyfivenm_lcell_comb \hlsm_inst|Selector0~2 (
// Equation(s):
// \hlsm_inst|Selector0~2_combout  = (\hlsm_inst|lines [2] & ((\hlsm_inst|Selector0~1_combout ) # ((!\hlsm_inst|Selector0~0_combout  & \hlsm_inst|state.FL~q )))) # (!\hlsm_inst|lines [2] & (\hlsm_inst|Selector0~0_combout  & ((\hlsm_inst|state.FL~q ))))

	.dataa(\hlsm_inst|Selector0~0_combout ),
	.datab(\hlsm_inst|Selector0~1_combout ),
	.datac(\hlsm_inst|lines [2]),
	.datad(\hlsm_inst|state.FL~q ),
	.cin(gnd),
	.combout(\hlsm_inst|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \hlsm_inst|Selector0~2 .lut_mask = 16'hDAC0;
defparam \hlsm_inst|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y40_N15
dffeas \hlsm_inst|lines[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\hlsm_inst|Selector0~2_combout ),
	.asdata(vcc),
	.clrn(!\ar~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hlsm_inst|lines [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hlsm_inst|lines[2] .is_wysiwyg = "true";
defparam \hlsm_inst|lines[2] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G12
fiftyfivenm_clkctrl \hlsm_inst|mx_clock~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\hlsm_inst|mx_clock~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\hlsm_inst|mx_clock~clkctrl_outclk ));
// synopsys translate_off
defparam \hlsm_inst|mx_clock~clkctrl .clock_type = "global clock";
defparam \hlsm_inst|mx_clock~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N24
fiftyfivenm_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N8
fiftyfivenm_lcell_comb \hlsm_inst|Add2~0 (
// Equation(s):
// \hlsm_inst|Add2~0_combout  = \hlsm_inst|rom_add [0] $ (VCC)
// \hlsm_inst|Add2~1  = CARRY(\hlsm_inst|rom_add [0])

	.dataa(gnd),
	.datab(\hlsm_inst|rom_add [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\hlsm_inst|Add2~0_combout ),
	.cout(\hlsm_inst|Add2~1 ));
// synopsys translate_off
defparam \hlsm_inst|Add2~0 .lut_mask = 16'h33CC;
defparam \hlsm_inst|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N10
fiftyfivenm_lcell_comb \hlsm_inst|Add2~2 (
// Equation(s):
// \hlsm_inst|Add2~2_combout  = (\hlsm_inst|rom_add [1] & (!\hlsm_inst|Add2~1 )) # (!\hlsm_inst|rom_add [1] & ((\hlsm_inst|Add2~1 ) # (GND)))
// \hlsm_inst|Add2~3  = CARRY((!\hlsm_inst|Add2~1 ) # (!\hlsm_inst|rom_add [1]))

	.dataa(\hlsm_inst|rom_add [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\hlsm_inst|Add2~1 ),
	.combout(\hlsm_inst|Add2~2_combout ),
	.cout(\hlsm_inst|Add2~3 ));
// synopsys translate_off
defparam \hlsm_inst|Add2~2 .lut_mask = 16'h5A5F;
defparam \hlsm_inst|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N6
fiftyfivenm_lcell_comb \hlsm_inst|Selector17~0 (
// Equation(s):
// \hlsm_inst|Selector17~0_combout  = (\hlsm_inst|Add2~2_combout  & \hlsm_inst|Selector13~1_combout )

	.dataa(\hlsm_inst|Add2~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\hlsm_inst|Selector13~1_combout ),
	.cin(gnd),
	.combout(\hlsm_inst|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \hlsm_inst|Selector17~0 .lut_mask = 16'hAA00;
defparam \hlsm_inst|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N30
fiftyfivenm_lcell_comb \hlsm_inst|rom_add[0]~2 (
// Equation(s):
// \hlsm_inst|rom_add[0]~2_combout  = (\hlsm_inst|state.FFL~q ) # (\hlsm_inst|state.FL~q )

	.dataa(gnd),
	.datab(\hlsm_inst|state.FFL~q ),
	.datac(gnd),
	.datad(\hlsm_inst|state.FL~q ),
	.cin(gnd),
	.combout(\hlsm_inst|rom_add[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \hlsm_inst|rom_add[0]~2 .lut_mask = 16'hFFCC;
defparam \hlsm_inst|rom_add[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N2
fiftyfivenm_lcell_comb \hlsm_inst|rom_add[0]~3 (
// Equation(s):
// \hlsm_inst|rom_add[0]~3_combout  = (\hlsm_inst|state.CHFL~q  & (\hlsm_inst|state_next_rom_add_next_process~0_combout  & ((\hlsm_inst|Equal0~0_combout ) # (!\hlsm_inst|rom_add[0]~2_combout )))) # (!\hlsm_inst|state.CHFL~q  & ((\hlsm_inst|Equal0~0_combout ) 
// # ((!\hlsm_inst|rom_add[0]~2_combout ))))

	.dataa(\hlsm_inst|state.CHFL~q ),
	.datab(\hlsm_inst|Equal0~0_combout ),
	.datac(\hlsm_inst|state_next_rom_add_next_process~0_combout ),
	.datad(\hlsm_inst|rom_add[0]~2_combout ),
	.cin(gnd),
	.combout(\hlsm_inst|rom_add[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \hlsm_inst|rom_add[0]~3 .lut_mask = 16'hC4F5;
defparam \hlsm_inst|rom_add[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y36_N7
dffeas \hlsm_inst|rom_add[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\hlsm_inst|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(!\ar~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hlsm_inst|rom_add[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hlsm_inst|rom_add [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hlsm_inst|rom_add[1] .is_wysiwyg = "true";
defparam \hlsm_inst|rom_add[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N12
fiftyfivenm_lcell_comb \hlsm_inst|Add2~4 (
// Equation(s):
// \hlsm_inst|Add2~4_combout  = (\hlsm_inst|rom_add [2] & (\hlsm_inst|Add2~3  $ (GND))) # (!\hlsm_inst|rom_add [2] & (!\hlsm_inst|Add2~3  & VCC))
// \hlsm_inst|Add2~5  = CARRY((\hlsm_inst|rom_add [2] & !\hlsm_inst|Add2~3 ))

	.dataa(gnd),
	.datab(\hlsm_inst|rom_add [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hlsm_inst|Add2~3 ),
	.combout(\hlsm_inst|Add2~4_combout ),
	.cout(\hlsm_inst|Add2~5 ));
// synopsys translate_off
defparam \hlsm_inst|Add2~4 .lut_mask = 16'hC30C;
defparam \hlsm_inst|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N28
fiftyfivenm_lcell_comb \hlsm_inst|Selector16~0 (
// Equation(s):
// \hlsm_inst|Selector16~0_combout  = (\hlsm_inst|Add2~4_combout  & \hlsm_inst|Selector13~1_combout )

	.dataa(\hlsm_inst|Add2~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\hlsm_inst|Selector13~1_combout ),
	.cin(gnd),
	.combout(\hlsm_inst|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \hlsm_inst|Selector16~0 .lut_mask = 16'hAA00;
defparam \hlsm_inst|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y36_N29
dffeas \hlsm_inst|rom_add[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\hlsm_inst|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(!\ar~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hlsm_inst|rom_add[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hlsm_inst|rom_add [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hlsm_inst|rom_add[2] .is_wysiwyg = "true";
defparam \hlsm_inst|rom_add[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N14
fiftyfivenm_lcell_comb \hlsm_inst|Add2~6 (
// Equation(s):
// \hlsm_inst|Add2~6_combout  = (\hlsm_inst|rom_add [3] & (!\hlsm_inst|Add2~5 )) # (!\hlsm_inst|rom_add [3] & ((\hlsm_inst|Add2~5 ) # (GND)))
// \hlsm_inst|Add2~7  = CARRY((!\hlsm_inst|Add2~5 ) # (!\hlsm_inst|rom_add [3]))

	.dataa(\hlsm_inst|rom_add [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\hlsm_inst|Add2~5 ),
	.combout(\hlsm_inst|Add2~6_combout ),
	.cout(\hlsm_inst|Add2~7 ));
// synopsys translate_off
defparam \hlsm_inst|Add2~6 .lut_mask = 16'h5A5F;
defparam \hlsm_inst|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N26
fiftyfivenm_lcell_comb \hlsm_inst|Selector15~0 (
// Equation(s):
// \hlsm_inst|Selector15~0_combout  = (\hlsm_inst|Add2~6_combout  & \hlsm_inst|Selector13~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\hlsm_inst|Add2~6_combout ),
	.datad(\hlsm_inst|Selector13~1_combout ),
	.cin(gnd),
	.combout(\hlsm_inst|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \hlsm_inst|Selector15~0 .lut_mask = 16'hF000;
defparam \hlsm_inst|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y36_N27
dffeas \hlsm_inst|rom_add[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\hlsm_inst|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(!\ar~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hlsm_inst|rom_add[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hlsm_inst|rom_add [3]),
	.prn(vcc));
// synopsys translate_off
defparam \hlsm_inst|rom_add[3] .is_wysiwyg = "true";
defparam \hlsm_inst|rom_add[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N10
fiftyfivenm_lcell_comb \hlsm_inst|rom_add[0]~1 (
// Equation(s):
// \hlsm_inst|rom_add[0]~1_combout  = (\hlsm_inst|rom_add [1] & (\hlsm_inst|rom_add [3] & (\hlsm_inst|rom_add [2] & \hlsm_inst|rom_add [0])))

	.dataa(\hlsm_inst|rom_add [1]),
	.datab(\hlsm_inst|rom_add [3]),
	.datac(\hlsm_inst|rom_add [2]),
	.datad(\hlsm_inst|rom_add [0]),
	.cin(gnd),
	.combout(\hlsm_inst|rom_add[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \hlsm_inst|rom_add[0]~1 .lut_mask = 16'h8000;
defparam \hlsm_inst|rom_add[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N18
fiftyfivenm_lcell_comb \hlsm_inst|Selector13~0 (
// Equation(s):
// \hlsm_inst|Selector13~0_combout  = (\hlsm_inst|state.ATT~q  & !\hlsm_inst|state.FFL~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\hlsm_inst|state.ATT~q ),
	.datad(\hlsm_inst|state.FFL~q ),
	.cin(gnd),
	.combout(\hlsm_inst|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \hlsm_inst|Selector13~0 .lut_mask = 16'h00F0;
defparam \hlsm_inst|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N16
fiftyfivenm_lcell_comb \hlsm_inst|Add2~8 (
// Equation(s):
// \hlsm_inst|Add2~8_combout  = (\hlsm_inst|rom_add [4] & (\hlsm_inst|Add2~7  $ (GND))) # (!\hlsm_inst|rom_add [4] & (!\hlsm_inst|Add2~7  & VCC))
// \hlsm_inst|Add2~9  = CARRY((\hlsm_inst|rom_add [4] & !\hlsm_inst|Add2~7 ))

	.dataa(gnd),
	.datab(\hlsm_inst|rom_add [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hlsm_inst|Add2~7 ),
	.combout(\hlsm_inst|Add2~8_combout ),
	.cout(\hlsm_inst|Add2~9 ));
// synopsys translate_off
defparam \hlsm_inst|Add2~8 .lut_mask = 16'hC30C;
defparam \hlsm_inst|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N0
fiftyfivenm_lcell_comb \hlsm_inst|Selector14~0 (
// Equation(s):
// \hlsm_inst|Selector14~0_combout  = (\hlsm_inst|Add2~8_combout  & \hlsm_inst|Selector13~1_combout )

	.dataa(gnd),
	.datab(\hlsm_inst|Add2~8_combout ),
	.datac(gnd),
	.datad(\hlsm_inst|Selector13~1_combout ),
	.cin(gnd),
	.combout(\hlsm_inst|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \hlsm_inst|Selector14~0 .lut_mask = 16'hCC00;
defparam \hlsm_inst|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y36_N1
dffeas \hlsm_inst|rom_add[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\hlsm_inst|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(!\ar~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hlsm_inst|rom_add[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hlsm_inst|rom_add [4]),
	.prn(vcc));
// synopsys translate_off
defparam \hlsm_inst|rom_add[4] .is_wysiwyg = "true";
defparam \hlsm_inst|rom_add[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N18
fiftyfivenm_lcell_comb \hlsm_inst|Add2~10 (
// Equation(s):
// \hlsm_inst|Add2~10_combout  = (\hlsm_inst|rom_add [5] & (!\hlsm_inst|Add2~9 )) # (!\hlsm_inst|rom_add [5] & ((\hlsm_inst|Add2~9 ) # (GND)))
// \hlsm_inst|Add2~11  = CARRY((!\hlsm_inst|Add2~9 ) # (!\hlsm_inst|rom_add [5]))

	.dataa(\hlsm_inst|rom_add [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\hlsm_inst|Add2~9 ),
	.combout(\hlsm_inst|Add2~10_combout ),
	.cout(\hlsm_inst|Add2~11 ));
// synopsys translate_off
defparam \hlsm_inst|Add2~10 .lut_mask = 16'h5A5F;
defparam \hlsm_inst|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N28
fiftyfivenm_lcell_comb \hlsm_inst|Selector13~2 (
// Equation(s):
// \hlsm_inst|Selector13~2_combout  = (\hlsm_inst|state.FFL~q  & (((!\hlsm_inst|state.FL~q ) # (!\hlsm_inst|rom_add[0]~0_combout )) # (!\hlsm_inst|rom_add[0]~1_combout )))

	.dataa(\hlsm_inst|rom_add[0]~1_combout ),
	.datab(\hlsm_inst|state.FFL~q ),
	.datac(\hlsm_inst|rom_add[0]~0_combout ),
	.datad(\hlsm_inst|state.FL~q ),
	.cin(gnd),
	.combout(\hlsm_inst|Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \hlsm_inst|Selector13~2 .lut_mask = 16'h4CCC;
defparam \hlsm_inst|Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N30
fiftyfivenm_lcell_comb \hlsm_inst|Selector13~3 (
// Equation(s):
// \hlsm_inst|Selector13~3_combout  = (\hlsm_inst|lines [0] & ((\hlsm_inst|Selector13~2_combout ) # ((\hlsm_inst|Add2~10_combout  & \hlsm_inst|Selector13~1_combout )))) # (!\hlsm_inst|lines [0] & (\hlsm_inst|Add2~10_combout  & 
// ((\hlsm_inst|Selector13~1_combout ))))

	.dataa(\hlsm_inst|lines [0]),
	.datab(\hlsm_inst|Add2~10_combout ),
	.datac(\hlsm_inst|Selector13~2_combout ),
	.datad(\hlsm_inst|Selector13~1_combout ),
	.cin(gnd),
	.combout(\hlsm_inst|Selector13~3_combout ),
	.cout());
// synopsys translate_off
defparam \hlsm_inst|Selector13~3 .lut_mask = 16'hECA0;
defparam \hlsm_inst|Selector13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y36_N31
dffeas \hlsm_inst|rom_add[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\hlsm_inst|Selector13~3_combout ),
	.asdata(vcc),
	.clrn(!\ar~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hlsm_inst|rom_add[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hlsm_inst|rom_add [5]),
	.prn(vcc));
// synopsys translate_off
defparam \hlsm_inst|rom_add[5] .is_wysiwyg = "true";
defparam \hlsm_inst|rom_add[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N20
fiftyfivenm_lcell_comb \hlsm_inst|Add2~12 (
// Equation(s):
// \hlsm_inst|Add2~12_combout  = (\hlsm_inst|rom_add [6] & (\hlsm_inst|Add2~11  $ (GND))) # (!\hlsm_inst|rom_add [6] & (!\hlsm_inst|Add2~11  & VCC))
// \hlsm_inst|Add2~13  = CARRY((\hlsm_inst|rom_add [6] & !\hlsm_inst|Add2~11 ))

	.dataa(\hlsm_inst|rom_add [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\hlsm_inst|Add2~11 ),
	.combout(\hlsm_inst|Add2~12_combout ),
	.cout(\hlsm_inst|Add2~13 ));
// synopsys translate_off
defparam \hlsm_inst|Add2~12 .lut_mask = 16'hA50A;
defparam \hlsm_inst|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N4
fiftyfivenm_lcell_comb \hlsm_inst|Selector12~0 (
// Equation(s):
// \hlsm_inst|Selector12~0_combout  = (\hlsm_inst|lines [1] & ((\hlsm_inst|Selector13~2_combout ) # ((\hlsm_inst|Add2~12_combout  & \hlsm_inst|Selector13~1_combout )))) # (!\hlsm_inst|lines [1] & (\hlsm_inst|Add2~12_combout  & 
// ((\hlsm_inst|Selector13~1_combout ))))

	.dataa(\hlsm_inst|lines [1]),
	.datab(\hlsm_inst|Add2~12_combout ),
	.datac(\hlsm_inst|Selector13~2_combout ),
	.datad(\hlsm_inst|Selector13~1_combout ),
	.cin(gnd),
	.combout(\hlsm_inst|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \hlsm_inst|Selector12~0 .lut_mask = 16'hECA0;
defparam \hlsm_inst|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y36_N5
dffeas \hlsm_inst|rom_add[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\hlsm_inst|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(!\ar~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hlsm_inst|rom_add[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hlsm_inst|rom_add [6]),
	.prn(vcc));
// synopsys translate_off
defparam \hlsm_inst|rom_add[6] .is_wysiwyg = "true";
defparam \hlsm_inst|rom_add[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N22
fiftyfivenm_lcell_comb \hlsm_inst|Add2~14 (
// Equation(s):
// \hlsm_inst|Add2~14_combout  = \hlsm_inst|rom_add [7] $ (\hlsm_inst|Add2~13 )

	.dataa(\hlsm_inst|rom_add [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\hlsm_inst|Add2~13 ),
	.combout(\hlsm_inst|Add2~14_combout ),
	.cout());
// synopsys translate_off
defparam \hlsm_inst|Add2~14 .lut_mask = 16'h5A5A;
defparam \hlsm_inst|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N26
fiftyfivenm_lcell_comb \hlsm_inst|Selector11~0 (
// Equation(s):
// \hlsm_inst|Selector11~0_combout  = (\hlsm_inst|Add2~14_combout  & ((\hlsm_inst|Selector13~1_combout ) # ((\hlsm_inst|Selector13~2_combout  & \hlsm_inst|lines [2])))) # (!\hlsm_inst|Add2~14_combout  & (\hlsm_inst|Selector13~2_combout  & (\hlsm_inst|lines 
// [2])))

	.dataa(\hlsm_inst|Add2~14_combout ),
	.datab(\hlsm_inst|Selector13~2_combout ),
	.datac(\hlsm_inst|lines [2]),
	.datad(\hlsm_inst|Selector13~1_combout ),
	.cin(gnd),
	.combout(\hlsm_inst|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \hlsm_inst|Selector11~0 .lut_mask = 16'hEAC0;
defparam \hlsm_inst|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y36_N17
dffeas \hlsm_inst|rom_add[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\hlsm_inst|Selector11~0_combout ),
	.clrn(!\ar~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hlsm_inst|rom_add[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hlsm_inst|rom_add [7]),
	.prn(vcc));
// synopsys translate_off
defparam \hlsm_inst|rom_add[7] .is_wysiwyg = "true";
defparam \hlsm_inst|rom_add[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N8
fiftyfivenm_lcell_comb \hlsm_inst|rom_add[0]~0 (
// Equation(s):
// \hlsm_inst|rom_add[0]~0_combout  = (\hlsm_inst|rom_add [4] & (\hlsm_inst|rom_add [5] & (\hlsm_inst|rom_add [7] & \hlsm_inst|rom_add [6])))

	.dataa(\hlsm_inst|rom_add [4]),
	.datab(\hlsm_inst|rom_add [5]),
	.datac(\hlsm_inst|rom_add [7]),
	.datad(\hlsm_inst|rom_add [6]),
	.cin(gnd),
	.combout(\hlsm_inst|rom_add[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \hlsm_inst|rom_add[0]~0 .lut_mask = 16'h8000;
defparam \hlsm_inst|rom_add[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N16
fiftyfivenm_lcell_comb \hlsm_inst|Selector13~1 (
// Equation(s):
// \hlsm_inst|Selector13~1_combout  = (\hlsm_inst|Selector13~0_combout  & (((!\hlsm_inst|state.FL~q ) # (!\hlsm_inst|rom_add[0]~0_combout )) # (!\hlsm_inst|rom_add[0]~1_combout )))

	.dataa(\hlsm_inst|rom_add[0]~1_combout ),
	.datab(\hlsm_inst|Selector13~0_combout ),
	.datac(\hlsm_inst|rom_add[0]~0_combout ),
	.datad(\hlsm_inst|state.FL~q ),
	.cin(gnd),
	.combout(\hlsm_inst|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \hlsm_inst|Selector13~1 .lut_mask = 16'h4CCC;
defparam \hlsm_inst|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N24
fiftyfivenm_lcell_comb \hlsm_inst|Selector18~0 (
// Equation(s):
// \hlsm_inst|Selector18~0_combout  = (\hlsm_inst|Add2~0_combout  & \hlsm_inst|Selector13~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\hlsm_inst|Add2~0_combout ),
	.datad(\hlsm_inst|Selector13~1_combout ),
	.cin(gnd),
	.combout(\hlsm_inst|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \hlsm_inst|Selector18~0 .lut_mask = 16'hF000;
defparam \hlsm_inst|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y36_N25
dffeas \hlsm_inst|rom_add[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\hlsm_inst|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(!\ar~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hlsm_inst|rom_add[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hlsm_inst|rom_add [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hlsm_inst|rom_add[0] .is_wysiwyg = "true";
defparam \hlsm_inst|rom_add[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y39_N0
fiftyfivenm_ram_block \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\hlsm_inst|rom_add [7],\hlsm_inst|rom_add [6],\hlsm_inst|rom_add [5],\hlsm_inst|rom_add [4],\hlsm_inst|rom_add [3],\hlsm_inst|rom_add [2],\hlsm_inst|rom_add [1],\hlsm_inst|rom_add [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbaddr({vcc,\hlsm_inst|rom_add [7],\hlsm_inst|rom_add [6],\hlsm_inst|rom_add [5],\hlsm_inst|rom_add [4],\hlsm_inst|rom_add [3],\hlsm_inst|rom_add [2],\hlsm_inst|rom_add [1],\hlsm_inst|rom_add [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\blueROM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(\blueROM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "blueROM.hex";
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "blueROM:blueROM_inst|altsyncram:altsyncram_component|altsyncram_9jp3:auto_generated|ALTSYNCRAM";
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "bidir_dual_port";
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 9;
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 18;
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 511;
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 512;
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 9;
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_in_clock = "clock0";
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock0";
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 18;
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 0;
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 511;
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 512;
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_write_enable_clock = "clock0";
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init4 = 1024'h0000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000;
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'hC00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C0003000;
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h0C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C000300;
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h00C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030;
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C00030000C0003;
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N26
fiftyfivenm_lcell_comb \red1_pwm_inst|LessThan0~0 (
// Equation(s):
// \red1_pwm_inst|LessThan0~0_combout  = (\redROM_inst|altsyncram_component|auto_generated|q_a [1]) # ((\redROM_inst|altsyncram_component|auto_generated|q_a [3]) # ((\redROM_inst|altsyncram_component|auto_generated|q_a [2]) # 
// (\redROM_inst|altsyncram_component|auto_generated|q_a [0])))

	.dataa(\redROM_inst|altsyncram_component|auto_generated|q_a [1]),
	.datab(\redROM_inst|altsyncram_component|auto_generated|q_a [3]),
	.datac(\redROM_inst|altsyncram_component|auto_generated|q_a [2]),
	.datad(\redROM_inst|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\red1_pwm_inst|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \red1_pwm_inst|LessThan0~0 .lut_mask = 16'hFFFE;
defparam \red1_pwm_inst|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N8
fiftyfivenm_lcell_comb \red1_pwm_inst|LessThan1~1 (
// Equation(s):
// \red1_pwm_inst|LessThan1~1_cout  = CARRY((!\redROM_inst|altsyncram_component|auto_generated|q_a [0] & \hlsm_inst|cnt_pwm [0]))

	.dataa(\redROM_inst|altsyncram_component|auto_generated|q_a [0]),
	.datab(\hlsm_inst|cnt_pwm [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\red1_pwm_inst|LessThan1~1_cout ));
// synopsys translate_off
defparam \red1_pwm_inst|LessThan1~1 .lut_mask = 16'h0044;
defparam \red1_pwm_inst|LessThan1~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N10
fiftyfivenm_lcell_comb \red1_pwm_inst|LessThan1~3 (
// Equation(s):
// \red1_pwm_inst|LessThan1~3_cout  = CARRY((\hlsm_inst|cnt_pwm [1] & (\redROM_inst|altsyncram_component|auto_generated|q_a [1] & !\red1_pwm_inst|LessThan1~1_cout )) # (!\hlsm_inst|cnt_pwm [1] & ((\redROM_inst|altsyncram_component|auto_generated|q_a [1]) # 
// (!\red1_pwm_inst|LessThan1~1_cout ))))

	.dataa(\hlsm_inst|cnt_pwm [1]),
	.datab(\redROM_inst|altsyncram_component|auto_generated|q_a [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\red1_pwm_inst|LessThan1~1_cout ),
	.combout(),
	.cout(\red1_pwm_inst|LessThan1~3_cout ));
// synopsys translate_off
defparam \red1_pwm_inst|LessThan1~3 .lut_mask = 16'h004D;
defparam \red1_pwm_inst|LessThan1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N12
fiftyfivenm_lcell_comb \red1_pwm_inst|LessThan1~5 (
// Equation(s):
// \red1_pwm_inst|LessThan1~5_cout  = CARRY((\hlsm_inst|cnt_pwm [2] & ((!\red1_pwm_inst|LessThan1~3_cout ) # (!\redROM_inst|altsyncram_component|auto_generated|q_a [2]))) # (!\hlsm_inst|cnt_pwm [2] & (!\redROM_inst|altsyncram_component|auto_generated|q_a [2] 
// & !\red1_pwm_inst|LessThan1~3_cout )))

	.dataa(\hlsm_inst|cnt_pwm [2]),
	.datab(\redROM_inst|altsyncram_component|auto_generated|q_a [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\red1_pwm_inst|LessThan1~3_cout ),
	.combout(),
	.cout(\red1_pwm_inst|LessThan1~5_cout ));
// synopsys translate_off
defparam \red1_pwm_inst|LessThan1~5 .lut_mask = 16'h002B;
defparam \red1_pwm_inst|LessThan1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N14
fiftyfivenm_lcell_comb \red1_pwm_inst|LessThan1~7 (
// Equation(s):
// \red1_pwm_inst|LessThan1~7_cout  = CARRY((\redROM_inst|altsyncram_component|auto_generated|q_a [3] & ((!\red1_pwm_inst|LessThan1~5_cout ) # (!\hlsm_inst|cnt_pwm [3]))) # (!\redROM_inst|altsyncram_component|auto_generated|q_a [3] & (!\hlsm_inst|cnt_pwm [3] 
// & !\red1_pwm_inst|LessThan1~5_cout )))

	.dataa(\redROM_inst|altsyncram_component|auto_generated|q_a [3]),
	.datab(\hlsm_inst|cnt_pwm [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\red1_pwm_inst|LessThan1~5_cout ),
	.combout(),
	.cout(\red1_pwm_inst|LessThan1~7_cout ));
// synopsys translate_off
defparam \red1_pwm_inst|LessThan1~7 .lut_mask = 16'h002B;
defparam \red1_pwm_inst|LessThan1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N16
fiftyfivenm_lcell_comb \red1_pwm_inst|LessThan1~9 (
// Equation(s):
// \red1_pwm_inst|LessThan1~9_cout  = CARRY((\redROM_inst|altsyncram_component|auto_generated|q_a [4] & (\hlsm_inst|cnt_pwm [4] & !\red1_pwm_inst|LessThan1~7_cout )) # (!\redROM_inst|altsyncram_component|auto_generated|q_a [4] & ((\hlsm_inst|cnt_pwm [4]) # 
// (!\red1_pwm_inst|LessThan1~7_cout ))))

	.dataa(\redROM_inst|altsyncram_component|auto_generated|q_a [4]),
	.datab(\hlsm_inst|cnt_pwm [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\red1_pwm_inst|LessThan1~7_cout ),
	.combout(),
	.cout(\red1_pwm_inst|LessThan1~9_cout ));
// synopsys translate_off
defparam \red1_pwm_inst|LessThan1~9 .lut_mask = 16'h004D;
defparam \red1_pwm_inst|LessThan1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N18
fiftyfivenm_lcell_comb \red1_pwm_inst|LessThan1~11 (
// Equation(s):
// \red1_pwm_inst|LessThan1~11_cout  = CARRY((\hlsm_inst|cnt_pwm [5] & (\redROM_inst|altsyncram_component|auto_generated|q_a [5] & !\red1_pwm_inst|LessThan1~9_cout )) # (!\hlsm_inst|cnt_pwm [5] & ((\redROM_inst|altsyncram_component|auto_generated|q_a [5]) # 
// (!\red1_pwm_inst|LessThan1~9_cout ))))

	.dataa(\hlsm_inst|cnt_pwm [5]),
	.datab(\redROM_inst|altsyncram_component|auto_generated|q_a [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\red1_pwm_inst|LessThan1~9_cout ),
	.combout(),
	.cout(\red1_pwm_inst|LessThan1~11_cout ));
// synopsys translate_off
defparam \red1_pwm_inst|LessThan1~11 .lut_mask = 16'h004D;
defparam \red1_pwm_inst|LessThan1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N20
fiftyfivenm_lcell_comb \red1_pwm_inst|LessThan1~13 (
// Equation(s):
// \red1_pwm_inst|LessThan1~13_cout  = CARRY((\hlsm_inst|cnt_pwm [6] & ((!\red1_pwm_inst|LessThan1~11_cout ) # (!\redROM_inst|altsyncram_component|auto_generated|q_a [6]))) # (!\hlsm_inst|cnt_pwm [6] & (!\redROM_inst|altsyncram_component|auto_generated|q_a 
// [6] & !\red1_pwm_inst|LessThan1~11_cout )))

	.dataa(\hlsm_inst|cnt_pwm [6]),
	.datab(\redROM_inst|altsyncram_component|auto_generated|q_a [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\red1_pwm_inst|LessThan1~11_cout ),
	.combout(),
	.cout(\red1_pwm_inst|LessThan1~13_cout ));
// synopsys translate_off
defparam \red1_pwm_inst|LessThan1~13 .lut_mask = 16'h002B;
defparam \red1_pwm_inst|LessThan1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N22
fiftyfivenm_lcell_comb \red1_pwm_inst|LessThan1~14 (
// Equation(s):
// \red1_pwm_inst|LessThan1~14_combout  = (\redROM_inst|altsyncram_component|auto_generated|q_a [7] & (\red1_pwm_inst|LessThan1~13_cout  & \hlsm_inst|cnt_pwm [7])) # (!\redROM_inst|altsyncram_component|auto_generated|q_a [7] & 
// ((\red1_pwm_inst|LessThan1~13_cout ) # (\hlsm_inst|cnt_pwm [7])))

	.dataa(\redROM_inst|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\hlsm_inst|cnt_pwm [7]),
	.cin(\red1_pwm_inst|LessThan1~13_cout ),
	.combout(\red1_pwm_inst|LessThan1~14_combout ),
	.cout());
// synopsys translate_off
defparam \red1_pwm_inst|LessThan1~14 .lut_mask = 16'hF550;
defparam \red1_pwm_inst|LessThan1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N4
fiftyfivenm_lcell_comb \red1_pwm_inst|LessThan0~1 (
// Equation(s):
// \red1_pwm_inst|LessThan0~1_combout  = (\redROM_inst|altsyncram_component|auto_generated|q_a [7]) # ((\redROM_inst|altsyncram_component|auto_generated|q_a [4]) # ((\redROM_inst|altsyncram_component|auto_generated|q_a [6]) # 
// (\redROM_inst|altsyncram_component|auto_generated|q_a [5])))

	.dataa(\redROM_inst|altsyncram_component|auto_generated|q_a [7]),
	.datab(\redROM_inst|altsyncram_component|auto_generated|q_a [4]),
	.datac(\redROM_inst|altsyncram_component|auto_generated|q_a [6]),
	.datad(\redROM_inst|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\red1_pwm_inst|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \red1_pwm_inst|LessThan0~1 .lut_mask = 16'hFFFE;
defparam \red1_pwm_inst|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N24
fiftyfivenm_lcell_comb \red1_pwm_inst|state_process~0 (
// Equation(s):
// \red1_pwm_inst|state_process~0_combout  = (!\red1_pwm_inst|LessThan1~14_combout  & ((\red1_pwm_inst|LessThan0~0_combout ) # (\red1_pwm_inst|LessThan0~1_combout )))

	.dataa(\red1_pwm_inst|LessThan0~0_combout ),
	.datab(\red1_pwm_inst|LessThan1~14_combout ),
	.datac(gnd),
	.datad(\red1_pwm_inst|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\red1_pwm_inst|state_process~0_combout ),
	.cout());
// synopsys translate_off
defparam \red1_pwm_inst|state_process~0 .lut_mask = 16'h3322;
defparam \red1_pwm_inst|state_process~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y39_N25
dffeas \red1_pwm_inst|color_cpm (
	.clk(\hlsm_inst|mx_clock~clkctrl_outclk ),
	.d(\red1_pwm_inst|state_process~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\red1_pwm_inst|color_cpm~q ),
	.prn(vcc));
// synopsys translate_off
defparam \red1_pwm_inst|color_cpm .is_wysiwyg = "true";
defparam \red1_pwm_inst|color_cpm .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N10
fiftyfivenm_lcell_comb \green1_pwm_inst|LessThan0~0 (
// Equation(s):
// \green1_pwm_inst|LessThan0~0_combout  = (\greenROM_inst|altsyncram_component|auto_generated|q_a [1]) # ((\greenROM_inst|altsyncram_component|auto_generated|q_a [3]) # ((\greenROM_inst|altsyncram_component|auto_generated|q_a [0]) # 
// (\greenROM_inst|altsyncram_component|auto_generated|q_a [2])))

	.dataa(\greenROM_inst|altsyncram_component|auto_generated|q_a [1]),
	.datab(\greenROM_inst|altsyncram_component|auto_generated|q_a [3]),
	.datac(\greenROM_inst|altsyncram_component|auto_generated|q_a [0]),
	.datad(\greenROM_inst|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\green1_pwm_inst|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \green1_pwm_inst|LessThan0~0 .lut_mask = 16'hFFFE;
defparam \green1_pwm_inst|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N14
fiftyfivenm_lcell_comb \green1_pwm_inst|LessThan1~1 (
// Equation(s):
// \green1_pwm_inst|LessThan1~1_cout  = CARRY((\hlsm_inst|cnt_pwm [0] & !\greenROM_inst|altsyncram_component|auto_generated|q_a [0]))

	.dataa(\hlsm_inst|cnt_pwm [0]),
	.datab(\greenROM_inst|altsyncram_component|auto_generated|q_a [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\green1_pwm_inst|LessThan1~1_cout ));
// synopsys translate_off
defparam \green1_pwm_inst|LessThan1~1 .lut_mask = 16'h0022;
defparam \green1_pwm_inst|LessThan1~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N16
fiftyfivenm_lcell_comb \green1_pwm_inst|LessThan1~3 (
// Equation(s):
// \green1_pwm_inst|LessThan1~3_cout  = CARRY((\hlsm_inst|cnt_pwm [1] & (\greenROM_inst|altsyncram_component|auto_generated|q_a [1] & !\green1_pwm_inst|LessThan1~1_cout )) # (!\hlsm_inst|cnt_pwm [1] & ((\greenROM_inst|altsyncram_component|auto_generated|q_a 
// [1]) # (!\green1_pwm_inst|LessThan1~1_cout ))))

	.dataa(\hlsm_inst|cnt_pwm [1]),
	.datab(\greenROM_inst|altsyncram_component|auto_generated|q_a [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\green1_pwm_inst|LessThan1~1_cout ),
	.combout(),
	.cout(\green1_pwm_inst|LessThan1~3_cout ));
// synopsys translate_off
defparam \green1_pwm_inst|LessThan1~3 .lut_mask = 16'h004D;
defparam \green1_pwm_inst|LessThan1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N18
fiftyfivenm_lcell_comb \green1_pwm_inst|LessThan1~5 (
// Equation(s):
// \green1_pwm_inst|LessThan1~5_cout  = CARRY((\hlsm_inst|cnt_pwm [2] & ((!\green1_pwm_inst|LessThan1~3_cout ) # (!\greenROM_inst|altsyncram_component|auto_generated|q_a [2]))) # (!\hlsm_inst|cnt_pwm [2] & 
// (!\greenROM_inst|altsyncram_component|auto_generated|q_a [2] & !\green1_pwm_inst|LessThan1~3_cout )))

	.dataa(\hlsm_inst|cnt_pwm [2]),
	.datab(\greenROM_inst|altsyncram_component|auto_generated|q_a [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\green1_pwm_inst|LessThan1~3_cout ),
	.combout(),
	.cout(\green1_pwm_inst|LessThan1~5_cout ));
// synopsys translate_off
defparam \green1_pwm_inst|LessThan1~5 .lut_mask = 16'h002B;
defparam \green1_pwm_inst|LessThan1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N20
fiftyfivenm_lcell_comb \green1_pwm_inst|LessThan1~7 (
// Equation(s):
// \green1_pwm_inst|LessThan1~7_cout  = CARRY((\hlsm_inst|cnt_pwm [3] & (\greenROM_inst|altsyncram_component|auto_generated|q_a [3] & !\green1_pwm_inst|LessThan1~5_cout )) # (!\hlsm_inst|cnt_pwm [3] & ((\greenROM_inst|altsyncram_component|auto_generated|q_a 
// [3]) # (!\green1_pwm_inst|LessThan1~5_cout ))))

	.dataa(\hlsm_inst|cnt_pwm [3]),
	.datab(\greenROM_inst|altsyncram_component|auto_generated|q_a [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\green1_pwm_inst|LessThan1~5_cout ),
	.combout(),
	.cout(\green1_pwm_inst|LessThan1~7_cout ));
// synopsys translate_off
defparam \green1_pwm_inst|LessThan1~7 .lut_mask = 16'h004D;
defparam \green1_pwm_inst|LessThan1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N22
fiftyfivenm_lcell_comb \green1_pwm_inst|LessThan1~9 (
// Equation(s):
// \green1_pwm_inst|LessThan1~9_cout  = CARRY((\greenROM_inst|altsyncram_component|auto_generated|q_a [4] & (\hlsm_inst|cnt_pwm [4] & !\green1_pwm_inst|LessThan1~7_cout )) # (!\greenROM_inst|altsyncram_component|auto_generated|q_a [4] & ((\hlsm_inst|cnt_pwm 
// [4]) # (!\green1_pwm_inst|LessThan1~7_cout ))))

	.dataa(\greenROM_inst|altsyncram_component|auto_generated|q_a [4]),
	.datab(\hlsm_inst|cnt_pwm [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\green1_pwm_inst|LessThan1~7_cout ),
	.combout(),
	.cout(\green1_pwm_inst|LessThan1~9_cout ));
// synopsys translate_off
defparam \green1_pwm_inst|LessThan1~9 .lut_mask = 16'h004D;
defparam \green1_pwm_inst|LessThan1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N24
fiftyfivenm_lcell_comb \green1_pwm_inst|LessThan1~11 (
// Equation(s):
// \green1_pwm_inst|LessThan1~11_cout  = CARRY((\hlsm_inst|cnt_pwm [5] & (\greenROM_inst|altsyncram_component|auto_generated|q_a [5] & !\green1_pwm_inst|LessThan1~9_cout )) # (!\hlsm_inst|cnt_pwm [5] & ((\greenROM_inst|altsyncram_component|auto_generated|q_a 
// [5]) # (!\green1_pwm_inst|LessThan1~9_cout ))))

	.dataa(\hlsm_inst|cnt_pwm [5]),
	.datab(\greenROM_inst|altsyncram_component|auto_generated|q_a [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\green1_pwm_inst|LessThan1~9_cout ),
	.combout(),
	.cout(\green1_pwm_inst|LessThan1~11_cout ));
// synopsys translate_off
defparam \green1_pwm_inst|LessThan1~11 .lut_mask = 16'h004D;
defparam \green1_pwm_inst|LessThan1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N26
fiftyfivenm_lcell_comb \green1_pwm_inst|LessThan1~13 (
// Equation(s):
// \green1_pwm_inst|LessThan1~13_cout  = CARRY((\greenROM_inst|altsyncram_component|auto_generated|q_a [6] & (\hlsm_inst|cnt_pwm [6] & !\green1_pwm_inst|LessThan1~11_cout )) # (!\greenROM_inst|altsyncram_component|auto_generated|q_a [6] & 
// ((\hlsm_inst|cnt_pwm [6]) # (!\green1_pwm_inst|LessThan1~11_cout ))))

	.dataa(\greenROM_inst|altsyncram_component|auto_generated|q_a [6]),
	.datab(\hlsm_inst|cnt_pwm [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\green1_pwm_inst|LessThan1~11_cout ),
	.combout(),
	.cout(\green1_pwm_inst|LessThan1~13_cout ));
// synopsys translate_off
defparam \green1_pwm_inst|LessThan1~13 .lut_mask = 16'h004D;
defparam \green1_pwm_inst|LessThan1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N28
fiftyfivenm_lcell_comb \green1_pwm_inst|LessThan1~14 (
// Equation(s):
// \green1_pwm_inst|LessThan1~14_combout  = (\greenROM_inst|altsyncram_component|auto_generated|q_a [7] & (\green1_pwm_inst|LessThan1~13_cout  & \hlsm_inst|cnt_pwm [7])) # (!\greenROM_inst|altsyncram_component|auto_generated|q_a [7] & 
// ((\green1_pwm_inst|LessThan1~13_cout ) # (\hlsm_inst|cnt_pwm [7])))

	.dataa(\greenROM_inst|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\hlsm_inst|cnt_pwm [7]),
	.cin(\green1_pwm_inst|LessThan1~13_cout ),
	.combout(\green1_pwm_inst|LessThan1~14_combout ),
	.cout());
// synopsys translate_off
defparam \green1_pwm_inst|LessThan1~14 .lut_mask = 16'hF550;
defparam \green1_pwm_inst|LessThan1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N4
fiftyfivenm_lcell_comb \green1_pwm_inst|LessThan0~1 (
// Equation(s):
// \green1_pwm_inst|LessThan0~1_combout  = (\greenROM_inst|altsyncram_component|auto_generated|q_a [7]) # ((\greenROM_inst|altsyncram_component|auto_generated|q_a [5]) # ((\greenROM_inst|altsyncram_component|auto_generated|q_a [4]) # 
// (\greenROM_inst|altsyncram_component|auto_generated|q_a [6])))

	.dataa(\greenROM_inst|altsyncram_component|auto_generated|q_a [7]),
	.datab(\greenROM_inst|altsyncram_component|auto_generated|q_a [5]),
	.datac(\greenROM_inst|altsyncram_component|auto_generated|q_a [4]),
	.datad(\greenROM_inst|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\green1_pwm_inst|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \green1_pwm_inst|LessThan0~1 .lut_mask = 16'hFFFE;
defparam \green1_pwm_inst|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N0
fiftyfivenm_lcell_comb \green1_pwm_inst|state_process~0 (
// Equation(s):
// \green1_pwm_inst|state_process~0_combout  = (!\green1_pwm_inst|LessThan1~14_combout  & ((\green1_pwm_inst|LessThan0~0_combout ) # (\green1_pwm_inst|LessThan0~1_combout )))

	.dataa(gnd),
	.datab(\green1_pwm_inst|LessThan0~0_combout ),
	.datac(\green1_pwm_inst|LessThan1~14_combout ),
	.datad(\green1_pwm_inst|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\green1_pwm_inst|state_process~0_combout ),
	.cout());
// synopsys translate_off
defparam \green1_pwm_inst|state_process~0 .lut_mask = 16'h0F0C;
defparam \green1_pwm_inst|state_process~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N1
dffeas \green1_pwm_inst|color_cpm (
	.clk(\hlsm_inst|mx_clock~clkctrl_outclk ),
	.d(\green1_pwm_inst|state_process~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\green1_pwm_inst|color_cpm~q ),
	.prn(vcc));
// synopsys translate_off
defparam \green1_pwm_inst|color_cpm .is_wysiwyg = "true";
defparam \green1_pwm_inst|color_cpm .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y40_N0
fiftyfivenm_ram_block \blueROM_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\hlsm_inst|rom_add [7],\hlsm_inst|rom_add [6],\hlsm_inst|rom_add [5],\hlsm_inst|rom_add [4],\hlsm_inst|rom_add [3],\hlsm_inst|rom_add [2],\hlsm_inst|rom_add [1],\hlsm_inst|rom_add [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbaddr({vcc,\hlsm_inst|rom_add [7],\hlsm_inst|rom_add [6],\hlsm_inst|rom_add [5],\hlsm_inst|rom_add [4],\hlsm_inst|rom_add [3],\hlsm_inst|rom_add [2],\hlsm_inst|rom_add [1],\hlsm_inst|rom_add [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\blueROM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(\blueROM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "blueROM.hex";
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "blueROM:blueROM_inst|altsyncram:altsyncram_component|altsyncram_9jp3:auto_generated|ALTSYNCRAM";
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 9;
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 511;
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 512;
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 9;
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock0";
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock0";
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 511;
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 512;
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_write_enable_clock = "clock0";
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init4 = 1024'h000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000F;
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'hC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000;
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'hFC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F00;
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h0FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F0;
defparam \blueROM_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F;
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N4
fiftyfivenm_lcell_comb \blue1_pwm_inst|LessThan0~0 (
// Equation(s):
// \blue1_pwm_inst|LessThan0~0_combout  = (\blueROM_inst|altsyncram_component|auto_generated|q_a [1]) # ((\blueROM_inst|altsyncram_component|auto_generated|q_a [2]) # ((\blueROM_inst|altsyncram_component|auto_generated|q_a [3]) # 
// (\blueROM_inst|altsyncram_component|auto_generated|q_a [0])))

	.dataa(\blueROM_inst|altsyncram_component|auto_generated|q_a [1]),
	.datab(\blueROM_inst|altsyncram_component|auto_generated|q_a [2]),
	.datac(\blueROM_inst|altsyncram_component|auto_generated|q_a [3]),
	.datad(\blueROM_inst|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\blue1_pwm_inst|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \blue1_pwm_inst|LessThan0~0 .lut_mask = 16'hFFFE;
defparam \blue1_pwm_inst|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N12
fiftyfivenm_lcell_comb \blue1_pwm_inst|LessThan1~1 (
// Equation(s):
// \blue1_pwm_inst|LessThan1~1_cout  = CARRY((\hlsm_inst|cnt_pwm [0] & !\blueROM_inst|altsyncram_component|auto_generated|q_a [0]))

	.dataa(\hlsm_inst|cnt_pwm [0]),
	.datab(\blueROM_inst|altsyncram_component|auto_generated|q_a [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\blue1_pwm_inst|LessThan1~1_cout ));
// synopsys translate_off
defparam \blue1_pwm_inst|LessThan1~1 .lut_mask = 16'h0022;
defparam \blue1_pwm_inst|LessThan1~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N14
fiftyfivenm_lcell_comb \blue1_pwm_inst|LessThan1~3 (
// Equation(s):
// \blue1_pwm_inst|LessThan1~3_cout  = CARRY((\hlsm_inst|cnt_pwm [1] & (\blueROM_inst|altsyncram_component|auto_generated|q_a [1] & !\blue1_pwm_inst|LessThan1~1_cout )) # (!\hlsm_inst|cnt_pwm [1] & ((\blueROM_inst|altsyncram_component|auto_generated|q_a [1]) 
// # (!\blue1_pwm_inst|LessThan1~1_cout ))))

	.dataa(\hlsm_inst|cnt_pwm [1]),
	.datab(\blueROM_inst|altsyncram_component|auto_generated|q_a [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\blue1_pwm_inst|LessThan1~1_cout ),
	.combout(),
	.cout(\blue1_pwm_inst|LessThan1~3_cout ));
// synopsys translate_off
defparam \blue1_pwm_inst|LessThan1~3 .lut_mask = 16'h004D;
defparam \blue1_pwm_inst|LessThan1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N16
fiftyfivenm_lcell_comb \blue1_pwm_inst|LessThan1~5 (
// Equation(s):
// \blue1_pwm_inst|LessThan1~5_cout  = CARRY((\hlsm_inst|cnt_pwm [2] & ((!\blue1_pwm_inst|LessThan1~3_cout ) # (!\blueROM_inst|altsyncram_component|auto_generated|q_a [2]))) # (!\hlsm_inst|cnt_pwm [2] & (!\blueROM_inst|altsyncram_component|auto_generated|q_a 
// [2] & !\blue1_pwm_inst|LessThan1~3_cout )))

	.dataa(\hlsm_inst|cnt_pwm [2]),
	.datab(\blueROM_inst|altsyncram_component|auto_generated|q_a [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\blue1_pwm_inst|LessThan1~3_cout ),
	.combout(),
	.cout(\blue1_pwm_inst|LessThan1~5_cout ));
// synopsys translate_off
defparam \blue1_pwm_inst|LessThan1~5 .lut_mask = 16'h002B;
defparam \blue1_pwm_inst|LessThan1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N18
fiftyfivenm_lcell_comb \blue1_pwm_inst|LessThan1~7 (
// Equation(s):
// \blue1_pwm_inst|LessThan1~7_cout  = CARRY((\hlsm_inst|cnt_pwm [3] & (\blueROM_inst|altsyncram_component|auto_generated|q_a [3] & !\blue1_pwm_inst|LessThan1~5_cout )) # (!\hlsm_inst|cnt_pwm [3] & ((\blueROM_inst|altsyncram_component|auto_generated|q_a [3]) 
// # (!\blue1_pwm_inst|LessThan1~5_cout ))))

	.dataa(\hlsm_inst|cnt_pwm [3]),
	.datab(\blueROM_inst|altsyncram_component|auto_generated|q_a [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\blue1_pwm_inst|LessThan1~5_cout ),
	.combout(),
	.cout(\blue1_pwm_inst|LessThan1~7_cout ));
// synopsys translate_off
defparam \blue1_pwm_inst|LessThan1~7 .lut_mask = 16'h004D;
defparam \blue1_pwm_inst|LessThan1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N20
fiftyfivenm_lcell_comb \blue1_pwm_inst|LessThan1~9 (
// Equation(s):
// \blue1_pwm_inst|LessThan1~9_cout  = CARRY((\blueROM_inst|altsyncram_component|auto_generated|q_a [4] & (\hlsm_inst|cnt_pwm [4] & !\blue1_pwm_inst|LessThan1~7_cout )) # (!\blueROM_inst|altsyncram_component|auto_generated|q_a [4] & ((\hlsm_inst|cnt_pwm [4]) 
// # (!\blue1_pwm_inst|LessThan1~7_cout ))))

	.dataa(\blueROM_inst|altsyncram_component|auto_generated|q_a [4]),
	.datab(\hlsm_inst|cnt_pwm [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\blue1_pwm_inst|LessThan1~7_cout ),
	.combout(),
	.cout(\blue1_pwm_inst|LessThan1~9_cout ));
// synopsys translate_off
defparam \blue1_pwm_inst|LessThan1~9 .lut_mask = 16'h004D;
defparam \blue1_pwm_inst|LessThan1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N22
fiftyfivenm_lcell_comb \blue1_pwm_inst|LessThan1~11 (
// Equation(s):
// \blue1_pwm_inst|LessThan1~11_cout  = CARRY((\blueROM_inst|altsyncram_component|auto_generated|q_a [5] & ((!\blue1_pwm_inst|LessThan1~9_cout ) # (!\hlsm_inst|cnt_pwm [5]))) # (!\blueROM_inst|altsyncram_component|auto_generated|q_a [5] & 
// (!\hlsm_inst|cnt_pwm [5] & !\blue1_pwm_inst|LessThan1~9_cout )))

	.dataa(\blueROM_inst|altsyncram_component|auto_generated|q_a [5]),
	.datab(\hlsm_inst|cnt_pwm [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\blue1_pwm_inst|LessThan1~9_cout ),
	.combout(),
	.cout(\blue1_pwm_inst|LessThan1~11_cout ));
// synopsys translate_off
defparam \blue1_pwm_inst|LessThan1~11 .lut_mask = 16'h002B;
defparam \blue1_pwm_inst|LessThan1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N24
fiftyfivenm_lcell_comb \blue1_pwm_inst|LessThan1~13 (
// Equation(s):
// \blue1_pwm_inst|LessThan1~13_cout  = CARRY((\hlsm_inst|cnt_pwm [6] & ((!\blue1_pwm_inst|LessThan1~11_cout ) # (!\blueROM_inst|altsyncram_component|auto_generated|q_a [6]))) # (!\hlsm_inst|cnt_pwm [6] & 
// (!\blueROM_inst|altsyncram_component|auto_generated|q_a [6] & !\blue1_pwm_inst|LessThan1~11_cout )))

	.dataa(\hlsm_inst|cnt_pwm [6]),
	.datab(\blueROM_inst|altsyncram_component|auto_generated|q_a [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\blue1_pwm_inst|LessThan1~11_cout ),
	.combout(),
	.cout(\blue1_pwm_inst|LessThan1~13_cout ));
// synopsys translate_off
defparam \blue1_pwm_inst|LessThan1~13 .lut_mask = 16'h002B;
defparam \blue1_pwm_inst|LessThan1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N26
fiftyfivenm_lcell_comb \blue1_pwm_inst|LessThan1~14 (
// Equation(s):
// \blue1_pwm_inst|LessThan1~14_combout  = (\blueROM_inst|altsyncram_component|auto_generated|q_a [7] & (\blue1_pwm_inst|LessThan1~13_cout  & \hlsm_inst|cnt_pwm [7])) # (!\blueROM_inst|altsyncram_component|auto_generated|q_a [7] & 
// ((\blue1_pwm_inst|LessThan1~13_cout ) # (\hlsm_inst|cnt_pwm [7])))

	.dataa(\blueROM_inst|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\hlsm_inst|cnt_pwm [7]),
	.cin(\blue1_pwm_inst|LessThan1~13_cout ),
	.combout(\blue1_pwm_inst|LessThan1~14_combout ),
	.cout());
// synopsys translate_off
defparam \blue1_pwm_inst|LessThan1~14 .lut_mask = 16'hF550;
defparam \blue1_pwm_inst|LessThan1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N10
fiftyfivenm_lcell_comb \blue1_pwm_inst|LessThan0~1 (
// Equation(s):
// \blue1_pwm_inst|LessThan0~1_combout  = (\blueROM_inst|altsyncram_component|auto_generated|q_a [4]) # ((\blueROM_inst|altsyncram_component|auto_generated|q_a [5]) # ((\blueROM_inst|altsyncram_component|auto_generated|q_a [6]) # 
// (\blueROM_inst|altsyncram_component|auto_generated|q_a [7])))

	.dataa(\blueROM_inst|altsyncram_component|auto_generated|q_a [4]),
	.datab(\blueROM_inst|altsyncram_component|auto_generated|q_a [5]),
	.datac(\blueROM_inst|altsyncram_component|auto_generated|q_a [6]),
	.datad(\blueROM_inst|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\blue1_pwm_inst|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \blue1_pwm_inst|LessThan0~1 .lut_mask = 16'hFFFE;
defparam \blue1_pwm_inst|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N8
fiftyfivenm_lcell_comb \blue1_pwm_inst|state_process~0 (
// Equation(s):
// \blue1_pwm_inst|state_process~0_combout  = (!\blue1_pwm_inst|LessThan1~14_combout  & ((\blue1_pwm_inst|LessThan0~0_combout ) # (\blue1_pwm_inst|LessThan0~1_combout )))

	.dataa(\blue1_pwm_inst|LessThan0~0_combout ),
	.datab(\blue1_pwm_inst|LessThan1~14_combout ),
	.datac(\blue1_pwm_inst|LessThan0~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\blue1_pwm_inst|state_process~0_combout ),
	.cout());
// synopsys translate_off
defparam \blue1_pwm_inst|state_process~0 .lut_mask = 16'h3232;
defparam \blue1_pwm_inst|state_process~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N9
dffeas \blue1_pwm_inst|color_cpm (
	.clk(\hlsm_inst|mx_clock~clkctrl_outclk ),
	.d(\blue1_pwm_inst|state_process~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\blue1_pwm_inst|color_cpm~q ),
	.prn(vcc));
// synopsys translate_off
defparam \blue1_pwm_inst|color_cpm .is_wysiwyg = "true";
defparam \blue1_pwm_inst|color_cpm .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y39_N26
fiftyfivenm_lcell_comb \red2_pwm_inst|LessThan0~0 (
// Equation(s):
// \red2_pwm_inst|LessThan0~0_combout  = (\redROM_inst|altsyncram_component|auto_generated|q_b [3]) # ((\redROM_inst|altsyncram_component|auto_generated|q_b [1]) # ((\redROM_inst|altsyncram_component|auto_generated|q_b [0]) # 
// (\redROM_inst|altsyncram_component|auto_generated|q_b [2])))

	.dataa(\redROM_inst|altsyncram_component|auto_generated|q_b [3]),
	.datab(\redROM_inst|altsyncram_component|auto_generated|q_b [1]),
	.datac(\redROM_inst|altsyncram_component|auto_generated|q_b [0]),
	.datad(\redROM_inst|altsyncram_component|auto_generated|q_b [2]),
	.cin(gnd),
	.combout(\red2_pwm_inst|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \red2_pwm_inst|LessThan0~0 .lut_mask = 16'hFFFE;
defparam \red2_pwm_inst|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y39_N6
fiftyfivenm_lcell_comb \red2_pwm_inst|LessThan1~1 (
// Equation(s):
// \red2_pwm_inst|LessThan1~1_cout  = CARRY((\hlsm_inst|cnt_pwm [0] & !\redROM_inst|altsyncram_component|auto_generated|q_b [0]))

	.dataa(\hlsm_inst|cnt_pwm [0]),
	.datab(\redROM_inst|altsyncram_component|auto_generated|q_b [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\red2_pwm_inst|LessThan1~1_cout ));
// synopsys translate_off
defparam \red2_pwm_inst|LessThan1~1 .lut_mask = 16'h0022;
defparam \red2_pwm_inst|LessThan1~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y39_N8
fiftyfivenm_lcell_comb \red2_pwm_inst|LessThan1~3 (
// Equation(s):
// \red2_pwm_inst|LessThan1~3_cout  = CARRY((\redROM_inst|altsyncram_component|auto_generated|q_b [1] & ((!\red2_pwm_inst|LessThan1~1_cout ) # (!\hlsm_inst|cnt_pwm [1]))) # (!\redROM_inst|altsyncram_component|auto_generated|q_b [1] & (!\hlsm_inst|cnt_pwm [1] 
// & !\red2_pwm_inst|LessThan1~1_cout )))

	.dataa(\redROM_inst|altsyncram_component|auto_generated|q_b [1]),
	.datab(\hlsm_inst|cnt_pwm [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\red2_pwm_inst|LessThan1~1_cout ),
	.combout(),
	.cout(\red2_pwm_inst|LessThan1~3_cout ));
// synopsys translate_off
defparam \red2_pwm_inst|LessThan1~3 .lut_mask = 16'h002B;
defparam \red2_pwm_inst|LessThan1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y39_N10
fiftyfivenm_lcell_comb \red2_pwm_inst|LessThan1~5 (
// Equation(s):
// \red2_pwm_inst|LessThan1~5_cout  = CARRY((\hlsm_inst|cnt_pwm [2] & ((!\red2_pwm_inst|LessThan1~3_cout ) # (!\redROM_inst|altsyncram_component|auto_generated|q_b [2]))) # (!\hlsm_inst|cnt_pwm [2] & (!\redROM_inst|altsyncram_component|auto_generated|q_b [2] 
// & !\red2_pwm_inst|LessThan1~3_cout )))

	.dataa(\hlsm_inst|cnt_pwm [2]),
	.datab(\redROM_inst|altsyncram_component|auto_generated|q_b [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\red2_pwm_inst|LessThan1~3_cout ),
	.combout(),
	.cout(\red2_pwm_inst|LessThan1~5_cout ));
// synopsys translate_off
defparam \red2_pwm_inst|LessThan1~5 .lut_mask = 16'h002B;
defparam \red2_pwm_inst|LessThan1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y39_N12
fiftyfivenm_lcell_comb \red2_pwm_inst|LessThan1~7 (
// Equation(s):
// \red2_pwm_inst|LessThan1~7_cout  = CARRY((\hlsm_inst|cnt_pwm [3] & (\redROM_inst|altsyncram_component|auto_generated|q_b [3] & !\red2_pwm_inst|LessThan1~5_cout )) # (!\hlsm_inst|cnt_pwm [3] & ((\redROM_inst|altsyncram_component|auto_generated|q_b [3]) # 
// (!\red2_pwm_inst|LessThan1~5_cout ))))

	.dataa(\hlsm_inst|cnt_pwm [3]),
	.datab(\redROM_inst|altsyncram_component|auto_generated|q_b [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\red2_pwm_inst|LessThan1~5_cout ),
	.combout(),
	.cout(\red2_pwm_inst|LessThan1~7_cout ));
// synopsys translate_off
defparam \red2_pwm_inst|LessThan1~7 .lut_mask = 16'h004D;
defparam \red2_pwm_inst|LessThan1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y39_N14
fiftyfivenm_lcell_comb \red2_pwm_inst|LessThan1~9 (
// Equation(s):
// \red2_pwm_inst|LessThan1~9_cout  = CARRY((\hlsm_inst|cnt_pwm [4] & ((!\red2_pwm_inst|LessThan1~7_cout ) # (!\redROM_inst|altsyncram_component|auto_generated|q_b [4]))) # (!\hlsm_inst|cnt_pwm [4] & (!\redROM_inst|altsyncram_component|auto_generated|q_b [4] 
// & !\red2_pwm_inst|LessThan1~7_cout )))

	.dataa(\hlsm_inst|cnt_pwm [4]),
	.datab(\redROM_inst|altsyncram_component|auto_generated|q_b [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\red2_pwm_inst|LessThan1~7_cout ),
	.combout(),
	.cout(\red2_pwm_inst|LessThan1~9_cout ));
// synopsys translate_off
defparam \red2_pwm_inst|LessThan1~9 .lut_mask = 16'h002B;
defparam \red2_pwm_inst|LessThan1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y39_N16
fiftyfivenm_lcell_comb \red2_pwm_inst|LessThan1~11 (
// Equation(s):
// \red2_pwm_inst|LessThan1~11_cout  = CARRY((\redROM_inst|altsyncram_component|auto_generated|q_b [5] & ((!\red2_pwm_inst|LessThan1~9_cout ) # (!\hlsm_inst|cnt_pwm [5]))) # (!\redROM_inst|altsyncram_component|auto_generated|q_b [5] & (!\hlsm_inst|cnt_pwm 
// [5] & !\red2_pwm_inst|LessThan1~9_cout )))

	.dataa(\redROM_inst|altsyncram_component|auto_generated|q_b [5]),
	.datab(\hlsm_inst|cnt_pwm [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\red2_pwm_inst|LessThan1~9_cout ),
	.combout(),
	.cout(\red2_pwm_inst|LessThan1~11_cout ));
// synopsys translate_off
defparam \red2_pwm_inst|LessThan1~11 .lut_mask = 16'h002B;
defparam \red2_pwm_inst|LessThan1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y39_N18
fiftyfivenm_lcell_comb \red2_pwm_inst|LessThan1~13 (
// Equation(s):
// \red2_pwm_inst|LessThan1~13_cout  = CARRY((\hlsm_inst|cnt_pwm [6] & ((!\red2_pwm_inst|LessThan1~11_cout ) # (!\redROM_inst|altsyncram_component|auto_generated|q_b [6]))) # (!\hlsm_inst|cnt_pwm [6] & (!\redROM_inst|altsyncram_component|auto_generated|q_b 
// [6] & !\red2_pwm_inst|LessThan1~11_cout )))

	.dataa(\hlsm_inst|cnt_pwm [6]),
	.datab(\redROM_inst|altsyncram_component|auto_generated|q_b [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\red2_pwm_inst|LessThan1~11_cout ),
	.combout(),
	.cout(\red2_pwm_inst|LessThan1~13_cout ));
// synopsys translate_off
defparam \red2_pwm_inst|LessThan1~13 .lut_mask = 16'h002B;
defparam \red2_pwm_inst|LessThan1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y39_N20
fiftyfivenm_lcell_comb \red2_pwm_inst|LessThan1~14 (
// Equation(s):
// \red2_pwm_inst|LessThan1~14_combout  = (\hlsm_inst|cnt_pwm [7] & ((\red2_pwm_inst|LessThan1~13_cout ) # (!\redROM_inst|altsyncram_component|auto_generated|q_b [7]))) # (!\hlsm_inst|cnt_pwm [7] & (\red2_pwm_inst|LessThan1~13_cout  & 
// !\redROM_inst|altsyncram_component|auto_generated|q_b [7]))

	.dataa(gnd),
	.datab(\hlsm_inst|cnt_pwm [7]),
	.datac(gnd),
	.datad(\redROM_inst|altsyncram_component|auto_generated|q_b [7]),
	.cin(\red2_pwm_inst|LessThan1~13_cout ),
	.combout(\red2_pwm_inst|LessThan1~14_combout ),
	.cout());
// synopsys translate_off
defparam \red2_pwm_inst|LessThan1~14 .lut_mask = 16'hC0FC;
defparam \red2_pwm_inst|LessThan1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y39_N4
fiftyfivenm_lcell_comb \red2_pwm_inst|LessThan0~1 (
// Equation(s):
// \red2_pwm_inst|LessThan0~1_combout  = (\redROM_inst|altsyncram_component|auto_generated|q_b [5]) # ((\redROM_inst|altsyncram_component|auto_generated|q_b [4]) # ((\redROM_inst|altsyncram_component|auto_generated|q_b [6]) # 
// (\redROM_inst|altsyncram_component|auto_generated|q_b [7])))

	.dataa(\redROM_inst|altsyncram_component|auto_generated|q_b [5]),
	.datab(\redROM_inst|altsyncram_component|auto_generated|q_b [4]),
	.datac(\redROM_inst|altsyncram_component|auto_generated|q_b [6]),
	.datad(\redROM_inst|altsyncram_component|auto_generated|q_b [7]),
	.cin(gnd),
	.combout(\red2_pwm_inst|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \red2_pwm_inst|LessThan0~1 .lut_mask = 16'hFFFE;
defparam \red2_pwm_inst|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y39_N24
fiftyfivenm_lcell_comb \red2_pwm_inst|state_process~0 (
// Equation(s):
// \red2_pwm_inst|state_process~0_combout  = (!\red2_pwm_inst|LessThan1~14_combout  & ((\red2_pwm_inst|LessThan0~0_combout ) # (\red2_pwm_inst|LessThan0~1_combout )))

	.dataa(\red2_pwm_inst|LessThan0~0_combout ),
	.datab(gnd),
	.datac(\red2_pwm_inst|LessThan1~14_combout ),
	.datad(\red2_pwm_inst|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\red2_pwm_inst|state_process~0_combout ),
	.cout());
// synopsys translate_off
defparam \red2_pwm_inst|state_process~0 .lut_mask = 16'h0F0A;
defparam \red2_pwm_inst|state_process~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y39_N25
dffeas \red2_pwm_inst|color_cpm (
	.clk(\hlsm_inst|mx_clock~clkctrl_outclk ),
	.d(\red2_pwm_inst|state_process~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\red2_pwm_inst|color_cpm~q ),
	.prn(vcc));
// synopsys translate_off
defparam \red2_pwm_inst|color_cpm .is_wysiwyg = "true";
defparam \red2_pwm_inst|color_cpm .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N12
fiftyfivenm_lcell_comb \green2_pwm_inst|LessThan1~1 (
// Equation(s):
// \green2_pwm_inst|LessThan1~1_cout  = CARRY((\hlsm_inst|cnt_pwm [0] & !\greenROM_inst|altsyncram_component|auto_generated|q_b [0]))

	.dataa(\hlsm_inst|cnt_pwm [0]),
	.datab(\greenROM_inst|altsyncram_component|auto_generated|q_b [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\green2_pwm_inst|LessThan1~1_cout ));
// synopsys translate_off
defparam \green2_pwm_inst|LessThan1~1 .lut_mask = 16'h0022;
defparam \green2_pwm_inst|LessThan1~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N14
fiftyfivenm_lcell_comb \green2_pwm_inst|LessThan1~3 (
// Equation(s):
// \green2_pwm_inst|LessThan1~3_cout  = CARRY((\hlsm_inst|cnt_pwm [1] & (\greenROM_inst|altsyncram_component|auto_generated|q_b [1] & !\green2_pwm_inst|LessThan1~1_cout )) # (!\hlsm_inst|cnt_pwm [1] & ((\greenROM_inst|altsyncram_component|auto_generated|q_b 
// [1]) # (!\green2_pwm_inst|LessThan1~1_cout ))))

	.dataa(\hlsm_inst|cnt_pwm [1]),
	.datab(\greenROM_inst|altsyncram_component|auto_generated|q_b [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\green2_pwm_inst|LessThan1~1_cout ),
	.combout(),
	.cout(\green2_pwm_inst|LessThan1~3_cout ));
// synopsys translate_off
defparam \green2_pwm_inst|LessThan1~3 .lut_mask = 16'h004D;
defparam \green2_pwm_inst|LessThan1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N16
fiftyfivenm_lcell_comb \green2_pwm_inst|LessThan1~5 (
// Equation(s):
// \green2_pwm_inst|LessThan1~5_cout  = CARRY((\hlsm_inst|cnt_pwm [2] & ((!\green2_pwm_inst|LessThan1~3_cout ) # (!\greenROM_inst|altsyncram_component|auto_generated|q_b [2]))) # (!\hlsm_inst|cnt_pwm [2] & 
// (!\greenROM_inst|altsyncram_component|auto_generated|q_b [2] & !\green2_pwm_inst|LessThan1~3_cout )))

	.dataa(\hlsm_inst|cnt_pwm [2]),
	.datab(\greenROM_inst|altsyncram_component|auto_generated|q_b [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\green2_pwm_inst|LessThan1~3_cout ),
	.combout(),
	.cout(\green2_pwm_inst|LessThan1~5_cout ));
// synopsys translate_off
defparam \green2_pwm_inst|LessThan1~5 .lut_mask = 16'h002B;
defparam \green2_pwm_inst|LessThan1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N18
fiftyfivenm_lcell_comb \green2_pwm_inst|LessThan1~7 (
// Equation(s):
// \green2_pwm_inst|LessThan1~7_cout  = CARRY((\greenROM_inst|altsyncram_component|auto_generated|q_b [3] & ((!\green2_pwm_inst|LessThan1~5_cout ) # (!\hlsm_inst|cnt_pwm [3]))) # (!\greenROM_inst|altsyncram_component|auto_generated|q_b [3] & 
// (!\hlsm_inst|cnt_pwm [3] & !\green2_pwm_inst|LessThan1~5_cout )))

	.dataa(\greenROM_inst|altsyncram_component|auto_generated|q_b [3]),
	.datab(\hlsm_inst|cnt_pwm [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\green2_pwm_inst|LessThan1~5_cout ),
	.combout(),
	.cout(\green2_pwm_inst|LessThan1~7_cout ));
// synopsys translate_off
defparam \green2_pwm_inst|LessThan1~7 .lut_mask = 16'h002B;
defparam \green2_pwm_inst|LessThan1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N20
fiftyfivenm_lcell_comb \green2_pwm_inst|LessThan1~9 (
// Equation(s):
// \green2_pwm_inst|LessThan1~9_cout  = CARRY((\hlsm_inst|cnt_pwm [4] & ((!\green2_pwm_inst|LessThan1~7_cout ) # (!\greenROM_inst|altsyncram_component|auto_generated|q_b [4]))) # (!\hlsm_inst|cnt_pwm [4] & 
// (!\greenROM_inst|altsyncram_component|auto_generated|q_b [4] & !\green2_pwm_inst|LessThan1~7_cout )))

	.dataa(\hlsm_inst|cnt_pwm [4]),
	.datab(\greenROM_inst|altsyncram_component|auto_generated|q_b [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\green2_pwm_inst|LessThan1~7_cout ),
	.combout(),
	.cout(\green2_pwm_inst|LessThan1~9_cout ));
// synopsys translate_off
defparam \green2_pwm_inst|LessThan1~9 .lut_mask = 16'h002B;
defparam \green2_pwm_inst|LessThan1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N22
fiftyfivenm_lcell_comb \green2_pwm_inst|LessThan1~11 (
// Equation(s):
// \green2_pwm_inst|LessThan1~11_cout  = CARRY((\hlsm_inst|cnt_pwm [5] & (\greenROM_inst|altsyncram_component|auto_generated|q_b [5] & !\green2_pwm_inst|LessThan1~9_cout )) # (!\hlsm_inst|cnt_pwm [5] & ((\greenROM_inst|altsyncram_component|auto_generated|q_b 
// [5]) # (!\green2_pwm_inst|LessThan1~9_cout ))))

	.dataa(\hlsm_inst|cnt_pwm [5]),
	.datab(\greenROM_inst|altsyncram_component|auto_generated|q_b [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\green2_pwm_inst|LessThan1~9_cout ),
	.combout(),
	.cout(\green2_pwm_inst|LessThan1~11_cout ));
// synopsys translate_off
defparam \green2_pwm_inst|LessThan1~11 .lut_mask = 16'h004D;
defparam \green2_pwm_inst|LessThan1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N24
fiftyfivenm_lcell_comb \green2_pwm_inst|LessThan1~13 (
// Equation(s):
// \green2_pwm_inst|LessThan1~13_cout  = CARRY((\hlsm_inst|cnt_pwm [6] & ((!\green2_pwm_inst|LessThan1~11_cout ) # (!\greenROM_inst|altsyncram_component|auto_generated|q_b [6]))) # (!\hlsm_inst|cnt_pwm [6] & 
// (!\greenROM_inst|altsyncram_component|auto_generated|q_b [6] & !\green2_pwm_inst|LessThan1~11_cout )))

	.dataa(\hlsm_inst|cnt_pwm [6]),
	.datab(\greenROM_inst|altsyncram_component|auto_generated|q_b [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\green2_pwm_inst|LessThan1~11_cout ),
	.combout(),
	.cout(\green2_pwm_inst|LessThan1~13_cout ));
// synopsys translate_off
defparam \green2_pwm_inst|LessThan1~13 .lut_mask = 16'h002B;
defparam \green2_pwm_inst|LessThan1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N26
fiftyfivenm_lcell_comb \green2_pwm_inst|LessThan1~14 (
// Equation(s):
// \green2_pwm_inst|LessThan1~14_combout  = (\greenROM_inst|altsyncram_component|auto_generated|q_b [7] & (\green2_pwm_inst|LessThan1~13_cout  & \hlsm_inst|cnt_pwm [7])) # (!\greenROM_inst|altsyncram_component|auto_generated|q_b [7] & 
// ((\green2_pwm_inst|LessThan1~13_cout ) # (\hlsm_inst|cnt_pwm [7])))

	.dataa(\greenROM_inst|altsyncram_component|auto_generated|q_b [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\hlsm_inst|cnt_pwm [7]),
	.cin(\green2_pwm_inst|LessThan1~13_cout ),
	.combout(\green2_pwm_inst|LessThan1~14_combout ),
	.cout());
// synopsys translate_off
defparam \green2_pwm_inst|LessThan1~14 .lut_mask = 16'hF550;
defparam \green2_pwm_inst|LessThan1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N2
fiftyfivenm_lcell_comb \green2_pwm_inst|LessThan0~0 (
// Equation(s):
// \green2_pwm_inst|LessThan0~0_combout  = (\greenROM_inst|altsyncram_component|auto_generated|q_b [1]) # ((\greenROM_inst|altsyncram_component|auto_generated|q_b [0]) # ((\greenROM_inst|altsyncram_component|auto_generated|q_b [2]) # 
// (\greenROM_inst|altsyncram_component|auto_generated|q_b [3])))

	.dataa(\greenROM_inst|altsyncram_component|auto_generated|q_b [1]),
	.datab(\greenROM_inst|altsyncram_component|auto_generated|q_b [0]),
	.datac(\greenROM_inst|altsyncram_component|auto_generated|q_b [2]),
	.datad(\greenROM_inst|altsyncram_component|auto_generated|q_b [3]),
	.cin(gnd),
	.combout(\green2_pwm_inst|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \green2_pwm_inst|LessThan0~0 .lut_mask = 16'hFFFE;
defparam \green2_pwm_inst|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N0
fiftyfivenm_lcell_comb \green2_pwm_inst|LessThan0~1 (
// Equation(s):
// \green2_pwm_inst|LessThan0~1_combout  = (\greenROM_inst|altsyncram_component|auto_generated|q_b [7]) # ((\greenROM_inst|altsyncram_component|auto_generated|q_b [5]) # ((\greenROM_inst|altsyncram_component|auto_generated|q_b [4]) # 
// (\greenROM_inst|altsyncram_component|auto_generated|q_b [6])))

	.dataa(\greenROM_inst|altsyncram_component|auto_generated|q_b [7]),
	.datab(\greenROM_inst|altsyncram_component|auto_generated|q_b [5]),
	.datac(\greenROM_inst|altsyncram_component|auto_generated|q_b [4]),
	.datad(\greenROM_inst|altsyncram_component|auto_generated|q_b [6]),
	.cin(gnd),
	.combout(\green2_pwm_inst|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \green2_pwm_inst|LessThan0~1 .lut_mask = 16'hFFFE;
defparam \green2_pwm_inst|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N8
fiftyfivenm_lcell_comb \green2_pwm_inst|state_process~0 (
// Equation(s):
// \green2_pwm_inst|state_process~0_combout  = (!\green2_pwm_inst|LessThan1~14_combout  & ((\green2_pwm_inst|LessThan0~0_combout ) # (\green2_pwm_inst|LessThan0~1_combout )))

	.dataa(gnd),
	.datab(\green2_pwm_inst|LessThan1~14_combout ),
	.datac(\green2_pwm_inst|LessThan0~0_combout ),
	.datad(\green2_pwm_inst|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\green2_pwm_inst|state_process~0_combout ),
	.cout());
// synopsys translate_off
defparam \green2_pwm_inst|state_process~0 .lut_mask = 16'h3330;
defparam \green2_pwm_inst|state_process~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N9
dffeas \green2_pwm_inst|color_cpm (
	.clk(\hlsm_inst|mx_clock~clkctrl_outclk ),
	.d(\green2_pwm_inst|state_process~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\green2_pwm_inst|color_cpm~q ),
	.prn(vcc));
// synopsys translate_off
defparam \green2_pwm_inst|color_cpm .is_wysiwyg = "true";
defparam \green2_pwm_inst|color_cpm .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N8
fiftyfivenm_lcell_comb \blue2_pwm_inst|LessThan1~1 (
// Equation(s):
// \blue2_pwm_inst|LessThan1~1_cout  = CARRY((\hlsm_inst|cnt_pwm [0] & !\blueROM_inst|altsyncram_component|auto_generated|q_b [0]))

	.dataa(\hlsm_inst|cnt_pwm [0]),
	.datab(\blueROM_inst|altsyncram_component|auto_generated|q_b [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\blue2_pwm_inst|LessThan1~1_cout ));
// synopsys translate_off
defparam \blue2_pwm_inst|LessThan1~1 .lut_mask = 16'h0022;
defparam \blue2_pwm_inst|LessThan1~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N10
fiftyfivenm_lcell_comb \blue2_pwm_inst|LessThan1~3 (
// Equation(s):
// \blue2_pwm_inst|LessThan1~3_cout  = CARRY((\hlsm_inst|cnt_pwm [1] & (\blueROM_inst|altsyncram_component|auto_generated|q_b [1] & !\blue2_pwm_inst|LessThan1~1_cout )) # (!\hlsm_inst|cnt_pwm [1] & ((\blueROM_inst|altsyncram_component|auto_generated|q_b [1]) 
// # (!\blue2_pwm_inst|LessThan1~1_cout ))))

	.dataa(\hlsm_inst|cnt_pwm [1]),
	.datab(\blueROM_inst|altsyncram_component|auto_generated|q_b [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\blue2_pwm_inst|LessThan1~1_cout ),
	.combout(),
	.cout(\blue2_pwm_inst|LessThan1~3_cout ));
// synopsys translate_off
defparam \blue2_pwm_inst|LessThan1~3 .lut_mask = 16'h004D;
defparam \blue2_pwm_inst|LessThan1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N12
fiftyfivenm_lcell_comb \blue2_pwm_inst|LessThan1~5 (
// Equation(s):
// \blue2_pwm_inst|LessThan1~5_cout  = CARRY((\hlsm_inst|cnt_pwm [2] & ((!\blue2_pwm_inst|LessThan1~3_cout ) # (!\blueROM_inst|altsyncram_component|auto_generated|q_b [2]))) # (!\hlsm_inst|cnt_pwm [2] & (!\blueROM_inst|altsyncram_component|auto_generated|q_b 
// [2] & !\blue2_pwm_inst|LessThan1~3_cout )))

	.dataa(\hlsm_inst|cnt_pwm [2]),
	.datab(\blueROM_inst|altsyncram_component|auto_generated|q_b [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\blue2_pwm_inst|LessThan1~3_cout ),
	.combout(),
	.cout(\blue2_pwm_inst|LessThan1~5_cout ));
// synopsys translate_off
defparam \blue2_pwm_inst|LessThan1~5 .lut_mask = 16'h002B;
defparam \blue2_pwm_inst|LessThan1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N14
fiftyfivenm_lcell_comb \blue2_pwm_inst|LessThan1~7 (
// Equation(s):
// \blue2_pwm_inst|LessThan1~7_cout  = CARRY((\hlsm_inst|cnt_pwm [3] & (\blueROM_inst|altsyncram_component|auto_generated|q_b [3] & !\blue2_pwm_inst|LessThan1~5_cout )) # (!\hlsm_inst|cnt_pwm [3] & ((\blueROM_inst|altsyncram_component|auto_generated|q_b [3]) 
// # (!\blue2_pwm_inst|LessThan1~5_cout ))))

	.dataa(\hlsm_inst|cnt_pwm [3]),
	.datab(\blueROM_inst|altsyncram_component|auto_generated|q_b [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\blue2_pwm_inst|LessThan1~5_cout ),
	.combout(),
	.cout(\blue2_pwm_inst|LessThan1~7_cout ));
// synopsys translate_off
defparam \blue2_pwm_inst|LessThan1~7 .lut_mask = 16'h004D;
defparam \blue2_pwm_inst|LessThan1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N16
fiftyfivenm_lcell_comb \blue2_pwm_inst|LessThan1~9 (
// Equation(s):
// \blue2_pwm_inst|LessThan1~9_cout  = CARRY((\hlsm_inst|cnt_pwm [4] & ((!\blue2_pwm_inst|LessThan1~7_cout ) # (!\blueROM_inst|altsyncram_component|auto_generated|q_b [4]))) # (!\hlsm_inst|cnt_pwm [4] & (!\blueROM_inst|altsyncram_component|auto_generated|q_b 
// [4] & !\blue2_pwm_inst|LessThan1~7_cout )))

	.dataa(\hlsm_inst|cnt_pwm [4]),
	.datab(\blueROM_inst|altsyncram_component|auto_generated|q_b [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\blue2_pwm_inst|LessThan1~7_cout ),
	.combout(),
	.cout(\blue2_pwm_inst|LessThan1~9_cout ));
// synopsys translate_off
defparam \blue2_pwm_inst|LessThan1~9 .lut_mask = 16'h002B;
defparam \blue2_pwm_inst|LessThan1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N18
fiftyfivenm_lcell_comb \blue2_pwm_inst|LessThan1~11 (
// Equation(s):
// \blue2_pwm_inst|LessThan1~11_cout  = CARRY((\hlsm_inst|cnt_pwm [5] & (\blueROM_inst|altsyncram_component|auto_generated|q_b [5] & !\blue2_pwm_inst|LessThan1~9_cout )) # (!\hlsm_inst|cnt_pwm [5] & ((\blueROM_inst|altsyncram_component|auto_generated|q_b 
// [5]) # (!\blue2_pwm_inst|LessThan1~9_cout ))))

	.dataa(\hlsm_inst|cnt_pwm [5]),
	.datab(\blueROM_inst|altsyncram_component|auto_generated|q_b [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\blue2_pwm_inst|LessThan1~9_cout ),
	.combout(),
	.cout(\blue2_pwm_inst|LessThan1~11_cout ));
// synopsys translate_off
defparam \blue2_pwm_inst|LessThan1~11 .lut_mask = 16'h004D;
defparam \blue2_pwm_inst|LessThan1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N20
fiftyfivenm_lcell_comb \blue2_pwm_inst|LessThan1~13 (
// Equation(s):
// \blue2_pwm_inst|LessThan1~13_cout  = CARRY((\blueROM_inst|altsyncram_component|auto_generated|q_b [6] & (\hlsm_inst|cnt_pwm [6] & !\blue2_pwm_inst|LessThan1~11_cout )) # (!\blueROM_inst|altsyncram_component|auto_generated|q_b [6] & ((\hlsm_inst|cnt_pwm 
// [6]) # (!\blue2_pwm_inst|LessThan1~11_cout ))))

	.dataa(\blueROM_inst|altsyncram_component|auto_generated|q_b [6]),
	.datab(\hlsm_inst|cnt_pwm [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\blue2_pwm_inst|LessThan1~11_cout ),
	.combout(),
	.cout(\blue2_pwm_inst|LessThan1~13_cout ));
// synopsys translate_off
defparam \blue2_pwm_inst|LessThan1~13 .lut_mask = 16'h004D;
defparam \blue2_pwm_inst|LessThan1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N22
fiftyfivenm_lcell_comb \blue2_pwm_inst|LessThan1~14 (
// Equation(s):
// \blue2_pwm_inst|LessThan1~14_combout  = (\hlsm_inst|cnt_pwm [7] & ((\blue2_pwm_inst|LessThan1~13_cout ) # (!\blueROM_inst|altsyncram_component|auto_generated|q_b [7]))) # (!\hlsm_inst|cnt_pwm [7] & (\blue2_pwm_inst|LessThan1~13_cout  & 
// !\blueROM_inst|altsyncram_component|auto_generated|q_b [7]))

	.dataa(gnd),
	.datab(\hlsm_inst|cnt_pwm [7]),
	.datac(gnd),
	.datad(\blueROM_inst|altsyncram_component|auto_generated|q_b [7]),
	.cin(\blue2_pwm_inst|LessThan1~13_cout ),
	.combout(\blue2_pwm_inst|LessThan1~14_combout ),
	.cout());
// synopsys translate_off
defparam \blue2_pwm_inst|LessThan1~14 .lut_mask = 16'hC0FC;
defparam \blue2_pwm_inst|LessThan1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N0
fiftyfivenm_lcell_comb \blue2_pwm_inst|LessThan0~1 (
// Equation(s):
// \blue2_pwm_inst|LessThan0~1_combout  = (\blueROM_inst|altsyncram_component|auto_generated|q_b [6]) # ((\blueROM_inst|altsyncram_component|auto_generated|q_b [7]) # ((\blueROM_inst|altsyncram_component|auto_generated|q_b [5]) # 
// (\blueROM_inst|altsyncram_component|auto_generated|q_b [4])))

	.dataa(\blueROM_inst|altsyncram_component|auto_generated|q_b [6]),
	.datab(\blueROM_inst|altsyncram_component|auto_generated|q_b [7]),
	.datac(\blueROM_inst|altsyncram_component|auto_generated|q_b [5]),
	.datad(\blueROM_inst|altsyncram_component|auto_generated|q_b [4]),
	.cin(gnd),
	.combout(\blue2_pwm_inst|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \blue2_pwm_inst|LessThan0~1 .lut_mask = 16'hFFFE;
defparam \blue2_pwm_inst|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N2
fiftyfivenm_lcell_comb \blue2_pwm_inst|LessThan0~0 (
// Equation(s):
// \blue2_pwm_inst|LessThan0~0_combout  = (\blueROM_inst|altsyncram_component|auto_generated|q_b [1]) # ((\blueROM_inst|altsyncram_component|auto_generated|q_b [3]) # ((\blueROM_inst|altsyncram_component|auto_generated|q_b [2]) # 
// (\blueROM_inst|altsyncram_component|auto_generated|q_b [0])))

	.dataa(\blueROM_inst|altsyncram_component|auto_generated|q_b [1]),
	.datab(\blueROM_inst|altsyncram_component|auto_generated|q_b [3]),
	.datac(\blueROM_inst|altsyncram_component|auto_generated|q_b [2]),
	.datad(\blueROM_inst|altsyncram_component|auto_generated|q_b [0]),
	.cin(gnd),
	.combout(\blue2_pwm_inst|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \blue2_pwm_inst|LessThan0~0 .lut_mask = 16'hFFFE;
defparam \blue2_pwm_inst|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N24
fiftyfivenm_lcell_comb \blue2_pwm_inst|state_process~0 (
// Equation(s):
// \blue2_pwm_inst|state_process~0_combout  = (!\blue2_pwm_inst|LessThan1~14_combout  & ((\blue2_pwm_inst|LessThan0~1_combout ) # (\blue2_pwm_inst|LessThan0~0_combout )))

	.dataa(gnd),
	.datab(\blue2_pwm_inst|LessThan1~14_combout ),
	.datac(\blue2_pwm_inst|LessThan0~1_combout ),
	.datad(\blue2_pwm_inst|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\blue2_pwm_inst|state_process~0_combout ),
	.cout());
// synopsys translate_off
defparam \blue2_pwm_inst|state_process~0 .lut_mask = 16'h3330;
defparam \blue2_pwm_inst|state_process~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N25
dffeas \blue2_pwm_inst|color_cpm (
	.clk(\hlsm_inst|mx_clock~clkctrl_outclk ),
	.d(\blue2_pwm_inst|state_process~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\blue2_pwm_inst|color_cpm~q ),
	.prn(vcc));
// synopsys translate_off
defparam \blue2_pwm_inst|color_cpm .is_wysiwyg = "true";
defparam \blue2_pwm_inst|color_cpm .power_up = "low";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~GND~combout ),
	.par_en(vcc),
	.xe_ye(\~GND~combout ),
	.se(\~GND~combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range3_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~GND~combout ),
	.usr_pwd(vcc),
	.tsen(\~GND~combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~GND~combout ),
	.usr_pwd(vcc),
	.tsen(\~GND~combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

endmodule
