Reading OpenROAD database at '/home/kevinlim/rtl/serdes/backend/runs/RUN_2026-01-28_17-21-54/41-openroad-repairantennas/1-diodeinsertion/serdes_8bit.odb'…
Reading library file at '/home/kevinlim/.ciel/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/dygnx4pddrv785rmrg7jb5gks9z6hrx7-python3-3.11.9-env/lib/python3.11/site-packages/librelane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 2
[INFO] Setting input delay to: 2
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 14 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       28
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   serdes_8bit
Die area:                 ( 0 0 ) ( 96255 106975 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     589
Number of terminals:      22
Number of snets:          2
Number of nets:           432

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 130.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 14737.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 1906.
[INFO DRT-0033] via shape region query size = 160.
[INFO DRT-0033] met2 shape region query size = 96.
[INFO DRT-0033] via2 shape region query size = 128.
[INFO DRT-0033] met3 shape region query size = 116.
[INFO DRT-0033] via3 shape region query size = 128.
[INFO DRT-0033] met4 shape region query size = 36.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 432 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 124 unique inst patterns.
[INFO DRT-0084]   Complete 224 groups.
#scanned instances     = 589
#unique  instances     = 130
#stdCellGenAp          = 3429
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 2658
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1327
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:24, elapsed time = 00:00:02, memory = 140.53 (MB), peak = 140.53 (MB)

[INFO DRT-0157] Number of guides:     2649

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 13 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 15 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 1002.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 690.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 346.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 20.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 1348 vertical wires in 1 frboxes and 710 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 86 vertical wires in 1 frboxes and 187 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 146.03 (MB), peak = 146.03 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 146.15 (MB), peak = 146.15 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 146.40 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 154.18 (MB).
    Completing 30% with 20 violations.
    elapsed time = 00:00:03, memory = 164.47 (MB).
    Completing 40% with 31 violations.
    elapsed time = 00:00:03, memory = 164.47 (MB).
    Completing 50% with 31 violations.
    elapsed time = 00:00:05, memory = 193.97 (MB).
    Completing 60% with 39 violations.
    elapsed time = 00:00:05, memory = 193.97 (MB).
[INFO DRT-0199]   Number of violations = 54.
Viol/Layer        met1   met2   met3
Metal Spacing        9      2      6
Recheck             12      1      0
Short               18      6      0
[INFO DRT-0267] cpu time = 00:00:18, elapsed time = 00:00:06, memory = 544.84 (MB), peak = 544.84 (MB)
Total wire length = 6468 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 3362 um.
Total wire length on LAYER met2 = 2978 um.
Total wire length on LAYER met3 = 126 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2579.
Up-via summary (total 2579):

-----------------------
 FR_MASTERSLICE       0
            li1    1328
           met1    1229
           met2      22
           met3       0
           met4       0
-----------------------
                   2579


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 54 violations.
    elapsed time = 00:00:00, memory = 544.97 (MB).
    Completing 20% with 54 violations.
    elapsed time = 00:00:00, memory = 550.34 (MB).
    Completing 30% with 54 violations.
    elapsed time = 00:00:00, memory = 550.97 (MB).
    Completing 40% with 54 violations.
    elapsed time = 00:00:00, memory = 550.97 (MB).
    Completing 50% with 54 violations.
    elapsed time = 00:00:00, memory = 297.05 (MB).
    Completing 60% with 54 violations.
    elapsed time = 00:00:02, memory = 290.73 (MB).
    Completing 70% with 46 violations.
    elapsed time = 00:00:02, memory = 297.60 (MB).
    Completing 80% with 46 violations.
    elapsed time = 00:00:04, memory = 302.35 (MB).
    Completing 90% with 59 violations.
    elapsed time = 00:00:05, memory = 309.60 (MB).
    Completing 100% with 47 violations.
    elapsed time = 00:00:05, memory = 309.60 (MB).
[INFO DRT-0199]   Number of violations = 47.
Viol/Layer        met1   met2   met3
Metal Spacing        9      3      6
Short               29      0      0
[INFO DRT-0267] cpu time = 00:00:19, elapsed time = 00:00:06, memory = 582.48 (MB), peak = 582.48 (MB)
Total wire length = 6393 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 3327 um.
Total wire length on LAYER met2 = 2949 um.
Total wire length on LAYER met3 = 117 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2565.
Up-via summary (total 2565):

-----------------------
 FR_MASTERSLICE       0
            li1    1327
           met1    1218
           met2      20
           met3       0
           met4       0
-----------------------
                   2565


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 47 violations.
    elapsed time = 00:00:00, memory = 582.48 (MB).
    Completing 20% with 47 violations.
    elapsed time = 00:00:00, memory = 582.48 (MB).
    Completing 30% with 47 violations.
    elapsed time = 00:00:00, memory = 582.48 (MB).
    Completing 40% with 47 violations.
    elapsed time = 00:00:00, memory = 586.60 (MB).
    Completing 50% with 44 violations.
    elapsed time = 00:00:00, memory = 525.64 (MB).
    Completing 60% with 44 violations.
    elapsed time = 00:00:00, memory = 525.64 (MB).
    Completing 70% with 25 violations.
    elapsed time = 00:00:00, memory = 313.79 (MB).
    Completing 80% with 25 violations.
    elapsed time = 00:00:01, memory = 313.79 (MB).
    Completing 90% with 17 violations.
    elapsed time = 00:00:04, memory = 313.96 (MB).
    Completing 100% with 22 violations.
    elapsed time = 00:00:04, memory = 313.96 (MB).
[INFO DRT-0199]   Number of violations = 22.
Viol/Layer        met1   met2
Metal Spacing        2      4
Short               16      0
[INFO DRT-0267] cpu time = 00:00:18, elapsed time = 00:00:05, memory = 586.83 (MB), peak = 586.83 (MB)
Total wire length = 6371 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 3314 um.
Total wire length on LAYER met2 = 2931 um.
Total wire length on LAYER met3 = 124 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2552.
Up-via summary (total 2552):

-----------------------
 FR_MASTERSLICE       0
            li1    1327
           met1    1205
           met2      20
           met3       0
           met4       0
-----------------------
                   2552


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 22 violations.
    elapsed time = 00:00:00, memory = 586.83 (MB).
    Completing 20% with 22 violations.
    elapsed time = 00:00:02, memory = 586.83 (MB).
    Completing 30% with 11 violations.
    elapsed time = 00:00:03, memory = 605.71 (MB).
    Completing 40% with 7 violations.
    elapsed time = 00:00:03, memory = 605.71 (MB).
    Completing 50% with 7 violations.
    elapsed time = 00:00:06, memory = 606.33 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:06, memory = 606.33 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:18, elapsed time = 00:00:06, memory = 606.46 (MB), peak = 606.46 (MB)
Total wire length = 6401 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 3284 um.
Total wire length on LAYER met2 = 2947 um.
Total wire length on LAYER met3 = 169 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2575.
Up-via summary (total 2575):

-----------------------
 FR_MASTERSLICE       0
            li1    1327
           met1    1214
           met2      34
           met3       0
           met4       0
-----------------------
                   2575


[INFO DRT-0198] Complete detail routing.
Total wire length = 6401 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 3284 um.
Total wire length on LAYER met2 = 2947 um.
Total wire length on LAYER met3 = 169 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2575.
Up-via summary (total 2575):

-----------------------
 FR_MASTERSLICE       0
            li1    1327
           met1    1214
           met2      34
           met3       0
           met4       0
-----------------------
                   2575


[INFO DRT-0267] cpu time = 00:01:14, elapsed time = 00:00:24, memory = 606.46 (MB), peak = 606.46 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                                62     232.72
  Tap cell                                 99     123.87
  Clock buffer                             13     274.01
  Timing Repair Buffer                    119    1028.49
  Inverter                                 10      37.54
  Clock inverter                            3      42.54
  Sequential cell                          85    1669.10
  Multi-Input combinational cell          198    1582.77
  Total                                   589    4991.04
Writing OpenROAD database to '/home/kevinlim/rtl/serdes/backend/runs/RUN_2026-01-28_17-21-54/43-openroad-detailedrouting/serdes_8bit.odb'…
Writing netlist to '/home/kevinlim/rtl/serdes/backend/runs/RUN_2026-01-28_17-21-54/43-openroad-detailedrouting/serdes_8bit.nl.v'…
Writing powered netlist to '/home/kevinlim/rtl/serdes/backend/runs/RUN_2026-01-28_17-21-54/43-openroad-detailedrouting/serdes_8bit.pnl.v'…
Writing layout to '/home/kevinlim/rtl/serdes/backend/runs/RUN_2026-01-28_17-21-54/43-openroad-detailedrouting/serdes_8bit.def'…
Writing timing constraints to '/home/kevinlim/rtl/serdes/backend/runs/RUN_2026-01-28_17-21-54/43-openroad-detailedrouting/serdes_8bit.sdc'…
