// Seed: 1873540122
module module_0 (
    input uwire id_0,
    output tri0 id_1,
    input tri id_2,
    input uwire id_3,
    input wire id_4,
    input tri id_5,
    input wand id_6,
    input tri0 id_7,
    output wor id_8,
    input wor module_0
    , id_14,
    input supply1 id_10,
    output uwire id_11,
    input tri1 id_12
);
  wire id_15;
  wire id_16;
  wire id_17;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output wire id_0,
    inout  tri0 id_1,
    input  tri  id_2,
    input  wor  id_3
);
  logic [7:0] id_5;
  assign id_5[1] = id_3;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_2,
      id_3,
      id_3,
      id_1,
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_1,
      id_3
  );
endmodule
