# Generated 05/12/2024 GMT

# Copyright Â© 2024, Microchip Technology Inc. and its subsidiaries ("Microchip")
# All rights reserved.
# 
# This software is developed by Microchip Technology Inc. and its subsidiaries ("Microchip").
# 
# Redistribution and use in source and binary forms, with or without modification, are
# permitted provided that the following conditions are met:
# 
#     1. Redistributions of source code must retain the above copyright notice, this list of
#        conditions and the following disclaimer.
# 
#     2. Redistributions in binary form must reproduce the above copyright notice, this list
#        of conditions and the following disclaimer in the documentation and/or other
#        materials provided with the distribution. Publication is not required when
#        this file is used in an embedded application.
# 
#     3. Microchip's name may not be used to endorse or promote products derived from this
#        software without specific prior written permission.
# 
# THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
# INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
# PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIRECT,
# INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
# PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
# INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
# LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
# THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

#	PICC-18.INI
#	This file defines the memory sizes and organization
#	of a PIC18 device
#
#	Fields used are:
#
#	MAKE=<Name_of_manufacturer>
#			Identifies the manufacturer of this part.
#	ARCH=<processor_architecture>
#			PIC18 corresponds to the PIC18 architecture.
#	PROCID=<id>
#			Microchip processor identifier. This corresponds
#			to the processor field in Microchip COFF output.
#	ROMSIZE=<size_of_rom>
#			Size of program memory (bytes) in hex
#	RAMSIZE=<size_of_ram>
#			Size of data RAM (bytes) in hex
#	GPRBANKS=<range_start>-<range_end>,...
#			Specifies regions of banked memory used as GPRs, each range must be
#			be wholly located within a bank
#	SFRBANKS=<range_start>-<range_end>,...
#			Specifies regions of banked memory used for SFRs
#	COMMON=<range_start>-<range_end>
#			Specifies an area of GPRs that is mirrored in all banks.
#	SFRCOMMON=<range_start>-<range_end>
#			Specifies an area of SFRs that is mirrored in all banks.
#	ICD2RAM=<range_start>-<range_end>
#			Specifies an area of RAM that is used by
#			MPLAB-ICD2
#	ICD2ROM=<range_start>-<range_end>
#			Specifies an area of ROM that is used by
#			MPLAB-ICD2
#	CFGMEM=<range_start>-<range_end>
#			The region in memory in which the configuration bits are programmed.
#	USERIDMEM=<range_start>-<range_end>
#			The region in memory in which the user ids are programmed.
#	DEVIDMEM=<range_start>-<range_end>
#			The region in memory in which the device id is located.
#	REVIDMEM=<range_start>-<range_end>
#			The region in memory in which the revision id is located.
#	DIAMEM=<range_start>-<range_end>
#			The region in memory in which the Device Information Area (DIA) is located.
#	DCIMEM=<range_start>-<range_end>
#			The region in memory in which the Device Configuration Information (DCI) is located.
#	REALICE ranges apply to both the MPLAB REALICE and ICD3
#	They must include sufficient resources for both hardware and software
#   breakpoints where applicable
#	REALICEROM=<range_start>,<range_end>
#			Specifies an area of ROM that is used by
#			MPLAB-REALICE and MPLAB-ICD3
#	REALICERAM=<range_start>,<range_end>
#			Specifies an area of RAM that is used by
#			MPLAB-REALICE and MPLAB-ICD3
#	EXTMEM=<range_start>-<range-end>
#			Defines the address range of the external memory interface
#			for those chips which have one.
#	EEPROM=<range_start>,<range_end>
#			The addressable region of memory which contains EEPROM
#	FLASH_EW=<erase_size,write_size>
#			Defines the block erase size (bytes) of flash erase operations,
#			and the buffered write size (bytes) of flash write operations.
#	ERRATA=<bug1,bug2,bug3...>
#			List the default errata conditions to apply to this device
#			Handled errata types are:
#			4000 - Program mem accesses/jumps across 4000h address boundary
#			LFSR - Broken LFSR instruction
#			DAW - Broken DAW instruction
#			MINUS40 - Program memory reads at -40.C
#			EEPROMRD - Read EEDAT in immeadiate instruction after RD set
#			EEPROMADR - Don't set RD bit immediately after loading EEADR
#			EEPROMLVD - LVD must stabilise before writing EEPROM
#			FLASHLVD - LVD must stabilise before writing Flash
#			RESET - Needs NOP at Reset vector
#			FASTINTS - Fast interrupt shadow registers corruption
#			BSR15 - Flag problems when BSR holds value 15
#			TBLWTINT - clear interrupt registers before tblwt instruction
#			FW4000 - flash write exe must act on opposite side of 4000h boundary.
#			RESETRAM - RAM content can be corrupted during asynchronous reset
#			FETCH - Instruction fetches can be corrupted. FFFF after TBLRD, RETxx,
#				 at destination of GOTO/CALL instructions and at ISR vector addresses.
#	STACKDEPTH=<limit>
#			This is used set the maximum stack level depth for a processor. If not specified,
#			the default setting will be 31.
#	PLIB=[0|1]
#			Whether the peripheral library is supported for this device.
#   PCBITS=<number of bits>
#           How many implemented bits are there in the PC?
#   EEADRBITS=<number of bits)
#           How many bits are available to address EEPROM, if any.
#   BSTBITS=<number of bits>
#           How many bits are avalable in BSR for bank selection.
#	IVTBASE=<IVTBASEL address>,<IVTBASEL reset>,<IVTBASEH address>,<IVTBASEH reset>,<IVTBASEU address>,<IVTBASEU reset>
#			If the device has can have an interrupt vector table, this will describe the address and reset value of the
#			IVTBASE registers.  All values are in unqualified hexadecimal.
#	INTSTAT=<address>,<high-priority bit>,<low-priority bit>
#			If the device has can have an interrupt vector table, this will describe the location of the
#			INTCON1<INTSTAT> bits.  The first value is the address of the INTCON1 register in unqualified hexadecimal.
#			The remaining values are the positions of the bits that indicate which interrupt priority-levels are active.
#	INTSRC=<name>,<irq number>,<description>
#			If the device has can have an interrupt vector table, then each interrupt source will be described by one
#			of these fields.  The IRQ number is in decimal.
#	IVTENABLE=<config_setting>,<value>
#			If the device can have an interrupt vector table, then what is the configuration programming required
#			to enable it?
#	VOLSFRS=<range_start>-<range_end>,...
#			Instructions generated by the compiler that access SFRs in the given memory
#			ranges will won't be optimized by the assembly optimizer
#	SFR=<name>,<address>,<bit-width>
#			Describes a SFR of the device.  The address is in hexadecimal, and the bit-width decimal.
#			SFRs are sorted in order of address, and then by bit-width in descending order.  If an SFR duplicates
#			an address, then that SFR is an alias of the first with that address.  An SFR that has a bit-width
#			greater than the next, but the next also shares the same address, then that SFR is a joined SFR
#			of those that follow, but limited by its bit-width.
#	SFRFLD=<name>,<address>,<bit-position>,<bit-width>
#			Describes a SFR bit-fieldof the device.  The address is in hexadecimal, and the bit-width and
#			bit-position are decimal. SFRFLDs are sorted in order of address.
#	CFGPROG=<num_regs>,<delta>,<alignment>
#	USERIDPROG=<num_regs>,<delta>,<alignment>
#			These describe the programming characteristics of configuration and user id memory.
#			Where,
#			<num_regs> = the number of registers (equivalent to a CWORD in CFGDATA files) per programming unit.
#			<delta> = the address delta between contiguous registers, i.e. the addresses of a CWORD.
#			<alignment> = the address alignment of programming units, where the address is that of the first CWORD
#							in the programming unit.
#

[18LF2620]
ARCH=PIC18
BSRBITS=0x4
CFGMEM=300000-30000D
CFGPROG=2,1,2
COMMON=00-7F
DEVIDMEM=3FFFFE-3FFFFF
EEADRBITS=0xA
EEPROM=F00000-F003FF
FAMILY=18f4620
FLASH_EW=40,40
GPRBANKS=080-0FF,100-1FF,200-2FF,300-3FF,400-4FF,500-5FF,600-6FF,700-7FF,800-8FF,900-9FF,A00-AFF,B00-BFF,C00-CFF,D00-DFF,E00-EFF,F00-F7F
ICD2RAM=EF4-EFF
ICD2ROM=FD80-FFFF
MAKE=MICROCHIP
PCBITS=0x15
PROCID=A21D
RAMSIZE=F80
REALICERAM=EEF-EFF,F9C-F9C,FD4-FD4,FDB-FDF,FE3-FE7,FEB-FEF,FFC-FFF
REALICEROM=FD30-FFFF
ROMSIZE=10000
SFR=PORTA,F80,8
SFR=PORTB,F81,8
SFR=PORTC,F82,8
SFR=PORTE,F84,8
SFR=LATA,F89,8
SFR=LATB,F8A,8
SFR=LATC,F8B,8
SFR=TRISA,F92,8
SFR=DDRA,F92,8
SFR=TRISB,F93,8
SFR=DDRB,F93,8
SFR=TRISC,F94,8
SFR=DDRC,F94,8
SFR=OSCTUNE,F9B,8
SFR=PIE1,F9D,8
SFR=PIR1,F9E,8
SFR=IPR1,F9F,8
SFR=PIE2,FA0,8
SFR=PIR2,FA1,8
SFR=IPR2,FA2,8
SFR=EECON1,FA6,8
SFR=EECON2,FA7,8
SFR=EEDATA,FA8,8
SFR=EEADR,FA9,8
SFR=EEADRH,FAA,8
SFR=RCSTA,FAB,8
SFR=RCSTA1,FAB,8
SFR=TXSTA,FAC,8
SFR=TXSTA1,FAC,8
SFR=TXREG,FAD,8
SFR=TXREG1,FAD,8
SFR=RCREG,FAE,8
SFR=RCREG1,FAE,8
SFR=SPBRG,FAF,8
SFR=SPBRG1,FAF,8
SFR=SPBRGH,FB0,8
SFR=T3CON,FB1,8
SFR=TMR3,FB2,16
SFR=TMR3L,FB2,8
SFR=TMR3H,FB3,8
SFR=CMCON,FB4,8
SFR=CVRCON,FB5,8
SFR=ECCP1AS,FB6,8
SFR=ECCPAS,FB6,8
SFR=PWM1CON,FB7,8
SFR=ECCP1DEL,FB7,8
SFR=BAUDCON,FB8,8
SFR=BAUDCTL,FB8,8
SFR=CCP2CON,FBA,8
SFR=CCPR2,FBB,16
SFR=CCPR2L,FBB,8
SFR=CCPR2H,FBC,8
SFR=CCP1CON,FBD,8
SFR=CCPR1,FBE,16
SFR=CCPR1L,FBE,8
SFR=CCPR1H,FBF,8
SFR=ADCON2,FC0,8
SFR=ADCON1,FC1,8
SFR=ADCON0,FC2,8
SFR=ADRES,FC3,16
SFR=ADRESL,FC3,8
SFR=ADRESH,FC4,8
SFR=SSPCON2,FC5,8
SFR=SSPCON1,FC6,8
SFR=SSPSTAT,FC7,8
SFR=SSPADD,FC8,8
SFR=SSPBUF,FC9,8
SFR=T2CON,FCA,8
SFR=PR2,FCB,8
SFR=MEMCON,FCB,8
SFR=TMR2,FCC,8
SFR=T1CON,FCD,8
SFR=TMR1,FCE,16
SFR=TMR1L,FCE,8
SFR=TMR1H,FCF,8
SFR=RCON,FD0,8
SFR=WDTCON,FD1,8
SFR=HLVDCON,FD2,8
SFR=LVDCON,FD2,8
SFR=OSCCON,FD3,8
SFR=T0CON,FD5,8
SFR=TMR0,FD6,16
SFR=TMR0L,FD6,8
SFR=TMR0H,FD7,8
SFR=STATUS,FD8,8
SFR=FSR2,FD9,16
SFR=FSR2L,FD9,8
SFR=FSR2H,FDA,8
SFR=PLUSW2,FDB,8
SFR=PREINC2,FDC,8
SFR=POSTDEC2,FDD,8
SFR=POSTINC2,FDE,8
SFR=INDF2,FDF,8
SFR=BSR,FE0,8
SFR=FSR1,FE1,16
SFR=FSR1L,FE1,8
SFR=FSR1H,FE2,8
SFR=PLUSW1,FE3,8
SFR=PREINC1,FE4,8
SFR=POSTDEC1,FE5,8
SFR=POSTINC1,FE6,8
SFR=INDF1,FE7,8
SFR=WREG,FE8,8
SFR=W,FE8,8
SFR=FSR0,FE9,16
SFR=FSR0L,FE9,8
SFR=FSR0H,FEA,8
SFR=PLUSW0,FEB,8
SFR=PREINC0,FEC,8
SFR=POSTDEC0,FED,8
SFR=POSTINC0,FEE,8
SFR=INDF0,FEF,8
SFR=INTCON3,FF0,8
SFR=INTCON2,FF1,8
SFR=INTCON,FF2,8
SFR=PROD,FF3,16
SFR=PRODL,FF3,8
SFR=PRODH,FF4,8
SFR=TABLAT,FF5,8
SFR=TBLPTR,FF6,24
SFR=TBLPTRL,FF6,8
SFR=TBLPTRH,FF7,8
SFR=TBLPTRU,FF8,8
SFR=PCLAT,FF9,24
SFR=PC,FF9,24
SFR=PCL,FF9,8
SFR=PCLATH,FFA,8
SFR=PCLATU,FFB,8
SFR=STKPTR,FFC,8
SFR=TOS,FFD,24
SFR=TOSL,FFD,8
SFR=TOSH,FFE,8
SFR=TOSU,FFF,8
SFRBANKS=F80-FFF
SFRCOMMON=F80-FFF
SFRFLD=RA0,F80,0,1
SFRFLD=RA1,F80,1,1
SFRFLD=RA2,F80,2,1
SFRFLD=RA3,F80,3,1
SFRFLD=RA4,F80,4,1
SFRFLD=RA5,F80,5,1
SFRFLD=RA6,F80,6,1
SFRFLD=RA7,F80,7,1
SFRFLD=T0CKI,F80,4,1
SFRFLD=AN4,F80,5,1
SFRFLD=SS,F80,5,1
SFRFLD=NOT_SS,F80,5,1
SFRFLD=nSS,F80,5,1
SFRFLD=LVDIN,F80,5,1
SFRFLD=HLVDIN,F80,5,1
SFRFLD=ULPWUIN,F80,0,1
SFRFLD=RJPU,F80,7,1
SFRFLD=RB0,F81,0,1
SFRFLD=RB1,F81,1,1
SFRFLD=RB2,F81,2,1
SFRFLD=RB3,F81,3,1
SFRFLD=RB4,F81,4,1
SFRFLD=RB5,F81,5,1
SFRFLD=RB6,F81,6,1
SFRFLD=RB7,F81,7,1
SFRFLD=INT0,F81,0,1
SFRFLD=INT1,F81,1,1
SFRFLD=INT2,F81,2,1
SFRFLD=CCP2,F81,3,1
SFRFLD=KBI0,F81,4,1
SFRFLD=KBI1,F81,5,1
SFRFLD=KBI2,F81,6,1
SFRFLD=KBI3,F81,7,1
SFRFLD=AN12,F81,0,1
SFRFLD=AN10,F81,1,1
SFRFLD=AN8,F81,2,1
SFRFLD=AN9,F81,3,1
SFRFLD=AN11,F81,4,1
SFRFLD=PGM,F81,5,1
SFRFLD=PGC,F81,6,1
SFRFLD=PGD,F81,7,1
SFRFLD=CCP2_PA2,F81,3,1
SFRFLD=RC0,F82,0,1
SFRFLD=RC1,F82,1,1
SFRFLD=RC2,F82,2,1
SFRFLD=RC3,F82,3,1
SFRFLD=RC4,F82,4,1
SFRFLD=RC5,F82,5,1
SFRFLD=RC6,F82,6,1
SFRFLD=RC7,F82,7,1
SFRFLD=T1OSO,F82,0,1
SFRFLD=T1OSI,F82,1,1
SFRFLD=CCP1,F82,2,1
SFRFLD=SCK,F82,3,1
SFRFLD=SDI,F82,4,1
SFRFLD=SDO,F82,5,1
SFRFLD=TX,F82,6,1
SFRFLD=RX,F82,7,1
SFRFLD=T13CKI,F82,0,1
SFRFLD=CCP2,F82,1,1
SFRFLD=SCL,F82,3,1
SFRFLD=SDA,F82,4,1
SFRFLD=CK,F82,6,1
SFRFLD=DT,F82,7,1
SFRFLD=T1CKI,F82,0,1
SFRFLD=PA2,F82,1,1
SFRFLD=PA1,F82,2,1
SFRFLD=RE3,F84,3,1
SFRFLD=MCLR,F84,3,1
SFRFLD=NOT_MCLR,F84,3,1
SFRFLD=nMCLR,F84,3,1
SFRFLD=VPP,F84,3,1
SFRFLD=CCP9E,F84,3,1
SFRFLD=PC3E,F84,3,1
SFRFLD=LATA0,F89,0,1
SFRFLD=LATA1,F89,1,1
SFRFLD=LATA2,F89,2,1
SFRFLD=LATA3,F89,3,1
SFRFLD=LATA4,F89,4,1
SFRFLD=LATA5,F89,5,1
SFRFLD=LATA6,F89,6,1
SFRFLD=LATA7,F89,7,1
SFRFLD=LA0,F89,0,1
SFRFLD=LA1,F89,1,1
SFRFLD=LA2,F89,2,1
SFRFLD=LA3,F89,3,1
SFRFLD=LA4,F89,4,1
SFRFLD=LA5,F89,5,1
SFRFLD=LA6,F89,6,1
SFRFLD=LA7,F89,7,1
SFRFLD=LATB0,F8A,0,1
SFRFLD=LATB1,F8A,1,1
SFRFLD=LATB2,F8A,2,1
SFRFLD=LATB3,F8A,3,1
SFRFLD=LATB4,F8A,4,1
SFRFLD=LATB5,F8A,5,1
SFRFLD=LATB6,F8A,6,1
SFRFLD=LATB7,F8A,7,1
SFRFLD=LB0,F8A,0,1
SFRFLD=LB1,F8A,1,1
SFRFLD=LB2,F8A,2,1
SFRFLD=LB3,F8A,3,1
SFRFLD=LB4,F8A,4,1
SFRFLD=LB5,F8A,5,1
SFRFLD=LB6,F8A,6,1
SFRFLD=LB7,F8A,7,1
SFRFLD=LATC0,F8B,0,1
SFRFLD=LATC1,F8B,1,1
SFRFLD=LATC2,F8B,2,1
SFRFLD=LATC3,F8B,3,1
SFRFLD=LATC4,F8B,4,1
SFRFLD=LATC5,F8B,5,1
SFRFLD=LATC6,F8B,6,1
SFRFLD=LATC7,F8B,7,1
SFRFLD=LC0,F8B,0,1
SFRFLD=LC1,F8B,1,1
SFRFLD=LC2,F8B,2,1
SFRFLD=LC3,F8B,3,1
SFRFLD=LC4,F8B,4,1
SFRFLD=LC5,F8B,5,1
SFRFLD=LC6,F8B,6,1
SFRFLD=LC7,F8B,7,1
SFRFLD=TRISA0,F92,0,1
SFRFLD=TRISA1,F92,1,1
SFRFLD=TRISA2,F92,2,1
SFRFLD=TRISA3,F92,3,1
SFRFLD=TRISA4,F92,4,1
SFRFLD=TRISA5,F92,5,1
SFRFLD=TRISA6,F92,6,1
SFRFLD=TRISA7,F92,7,1
SFRFLD=RA0,F92,0,1
SFRFLD=RA1,F92,1,1
SFRFLD=RA2,F92,2,1
SFRFLD=RA3,F92,3,1
SFRFLD=RA4,F92,4,1
SFRFLD=RA5,F92,5,1
SFRFLD=RA6,F92,6,1
SFRFLD=RA7,F92,7,1
SFRFLD=TRISB0,F93,0,1
SFRFLD=TRISB1,F93,1,1
SFRFLD=TRISB2,F93,2,1
SFRFLD=TRISB3,F93,3,1
SFRFLD=TRISB4,F93,4,1
SFRFLD=TRISB5,F93,5,1
SFRFLD=TRISB6,F93,6,1
SFRFLD=TRISB7,F93,7,1
SFRFLD=RB0,F93,0,1
SFRFLD=RB1,F93,1,1
SFRFLD=RB2,F93,2,1
SFRFLD=RB3,F93,3,1
SFRFLD=RB4,F93,4,1
SFRFLD=RB5,F93,5,1
SFRFLD=RB6,F93,6,1
SFRFLD=RB7,F93,7,1
SFRFLD=TRISC0,F94,0,1
SFRFLD=TRISC1,F94,1,1
SFRFLD=TRISC2,F94,2,1
SFRFLD=TRISC3,F94,3,1
SFRFLD=TRISC4,F94,4,1
SFRFLD=TRISC5,F94,5,1
SFRFLD=TRISC6,F94,6,1
SFRFLD=TRISC7,F94,7,1
SFRFLD=RC0,F94,0,1
SFRFLD=RC1,F94,1,1
SFRFLD=RC2,F94,2,1
SFRFLD=RC3,F94,3,1
SFRFLD=RC4,F94,4,1
SFRFLD=RC5,F94,5,1
SFRFLD=RC6,F94,6,1
SFRFLD=RC7,F94,7,1
SFRFLD=TUN,F9B,0,5
SFRFLD=PLLEN,F9B,6,1
SFRFLD=INTSRC,F9B,7,1
SFRFLD=TUN0,F9B,0,1
SFRFLD=TUN1,F9B,1,1
SFRFLD=TUN2,F9B,2,1
SFRFLD=TUN3,F9B,3,1
SFRFLD=TUN4,F9B,4,1
SFRFLD=TMR1IE,F9D,0,1
SFRFLD=TMR2IE,F9D,1,1
SFRFLD=CCP1IE,F9D,2,1
SFRFLD=SSPIE,F9D,3,1
SFRFLD=TXIE,F9D,4,1
SFRFLD=RCIE,F9D,5,1
SFRFLD=ADIE,F9D,6,1
SFRFLD=TX1IE,F9D,4,1
SFRFLD=RC1IE,F9D,5,1
SFRFLD=TMR1IF,F9E,0,1
SFRFLD=TMR2IF,F9E,1,1
SFRFLD=CCP1IF,F9E,2,1
SFRFLD=SSPIF,F9E,3,1
SFRFLD=TXIF,F9E,4,1
SFRFLD=RCIF,F9E,5,1
SFRFLD=ADIF,F9E,6,1
SFRFLD=TX1IF,F9E,4,1
SFRFLD=RC1IF,F9E,5,1
SFRFLD=TMR1IP,F9F,0,1
SFRFLD=TMR2IP,F9F,1,1
SFRFLD=CCP1IP,F9F,2,1
SFRFLD=SSPIP,F9F,3,1
SFRFLD=TXIP,F9F,4,1
SFRFLD=RCIP,F9F,5,1
SFRFLD=ADIP,F9F,6,1
SFRFLD=TX1IP,F9F,4,1
SFRFLD=RC1IP,F9F,5,1
SFRFLD=CCP2IE,FA0,0,1
SFRFLD=TMR3IE,FA0,1,1
SFRFLD=HLVDIE,FA0,2,1
SFRFLD=BCLIE,FA0,3,1
SFRFLD=EEIE,FA0,4,1
SFRFLD=CMIE,FA0,6,1
SFRFLD=OSCFIE,FA0,7,1
SFRFLD=LVDIE,FA0,2,1
SFRFLD=CCP2IF,FA1,0,1
SFRFLD=TMR3IF,FA1,1,1
SFRFLD=HLVDIF,FA1,2,1
SFRFLD=BCLIF,FA1,3,1
SFRFLD=EEIF,FA1,4,1
SFRFLD=CMIF,FA1,6,1
SFRFLD=OSCFIF,FA1,7,1
SFRFLD=LVDIF,FA1,2,1
SFRFLD=CCP2IP,FA2,0,1
SFRFLD=TMR3IP,FA2,1,1
SFRFLD=HLVDIP,FA2,2,1
SFRFLD=BCLIP,FA2,3,1
SFRFLD=EEIP,FA2,4,1
SFRFLD=CMIP,FA2,6,1
SFRFLD=OSCFIP,FA2,7,1
SFRFLD=LVDIP,FA2,2,1
SFRFLD=RD,FA6,0,1
SFRFLD=WR,FA6,1,1
SFRFLD=WREN,FA6,2,1
SFRFLD=WRERR,FA6,3,1
SFRFLD=FREE,FA6,4,1
SFRFLD=CFGS,FA6,6,1
SFRFLD=EEPGD,FA6,7,1
SFRFLD=EEFS,FA6,6,1
SFRFLD=RX9D,FAB,0,1
SFRFLD=OERR,FAB,1,1
SFRFLD=FERR,FAB,2,1
SFRFLD=ADDEN,FAB,3,1
SFRFLD=CREN,FAB,4,1
SFRFLD=SREN,FAB,5,1
SFRFLD=RX9,FAB,6,1
SFRFLD=SPEN,FAB,7,1
SFRFLD=ADEN,FAB,3,1
SFRFLD=SRENA,FAB,5,1
SFRFLD=RC8_9,FAB,6,1
SFRFLD=RC9,FAB,6,1
SFRFLD=RCD8,FAB,0,1
SFRFLD=TX9D,FAC,0,1
SFRFLD=TRMT,FAC,1,1
SFRFLD=BRGH,FAC,2,1
SFRFLD=SENDB,FAC,3,1
SFRFLD=SYNC,FAC,4,1
SFRFLD=TXEN,FAC,5,1
SFRFLD=TX9,FAC,6,1
SFRFLD=CSRC,FAC,7,1
SFRFLD=TX9D1,FAC,0,1
SFRFLD=TRMT1,FAC,1,1
SFRFLD=BRGH1,FAC,2,1
SFRFLD=SENDB1,FAC,3,1
SFRFLD=SYNC1,FAC,4,1
SFRFLD=TXEN1,FAC,5,1
SFRFLD=TX91,FAC,6,1
SFRFLD=CSRC1,FAC,7,1
SFRFLD=TX8_9,FAC,6,1
SFRFLD=TXD8,FAC,0,1
SFRFLD=NOT_T3SYNC,FB1,2,1
SFRFLD=TMR3ON,FB1,0,1
SFRFLD=TMR3CS,FB1,1,1
SFRFLD=nT3SYNC,FB1,2,1
SFRFLD=T3CCP1,FB1,3,1
SFRFLD=T3CKPS,FB1,4,2
SFRFLD=T3CCP2,FB1,6,1
SFRFLD=RD16,FB1,7,1
SFRFLD=T3SYNC,FB1,2,1
SFRFLD=T3CKPS0,FB1,4,1
SFRFLD=T3CKPS1,FB1,5,1
SFRFLD=SOSCEN3,FB1,3,1
SFRFLD=RD163,FB1,7,1
SFRFLD=T3RD16,FB1,7,1
SFRFLD=TMR3,FB2,0,16
SFRFLD=CM,FB4,0,3
SFRFLD=CIS,FB4,3,1
SFRFLD=C1INV,FB4,4,1
SFRFLD=C2INV,FB4,5,1
SFRFLD=C1OUT,FB4,6,1
SFRFLD=C2OUT,FB4,7,1
SFRFLD=CM0,FB4,0,1
SFRFLD=CM1,FB4,1,1
SFRFLD=CM2,FB4,2,1
SFRFLD=CMEN0,FB4,0,1
SFRFLD=CMEN1,FB4,1,1
SFRFLD=CMEN2,FB4,2,1
SFRFLD=CVR,FB5,0,4
SFRFLD=CVRSS,FB5,4,1
SFRFLD=CVRR,FB5,5,1
SFRFLD=CVROE,FB5,6,1
SFRFLD=CVREN,FB5,7,1
SFRFLD=CVR0,FB5,0,1
SFRFLD=CVR1,FB5,1,1
SFRFLD=CVR2,FB5,2,1
SFRFLD=CVR3,FB5,3,1
SFRFLD=CVROEN,FB5,6,1
SFRFLD=PSSAC,FB6,2,2
SFRFLD=ECCPAS,FB6,4,3
SFRFLD=ECCPASE,FB6,7,1
SFRFLD=PSSAC0,FB6,2,1
SFRFLD=PSSAC1,FB6,3,1
SFRFLD=ECCPAS0,FB6,4,1
SFRFLD=ECCPAS1,FB6,5,1
SFRFLD=ECCPAS2,FB6,6,1
SFRFLD=PRSEN,FB7,7,1
SFRFLD=ABDEN,FB8,0,1
SFRFLD=WUE,FB8,1,1
SFRFLD=BRG16,FB8,3,1
SFRFLD=TXCKP,FB8,4,1
SFRFLD=RXDTP,FB8,5,1
SFRFLD=RCIDL,FB8,6,1
SFRFLD=ABDOVF,FB8,7,1
SFRFLD=SCKP,FB8,4,1
SFRFLD=RXCKP,FB8,5,1
SFRFLD=RCMT,FB8,6,1
SFRFLD=W4E,FB8,1,1
SFRFLD=CCP2M,FBA,0,4
SFRFLD=DC2B,FBA,4,2
SFRFLD=CCP2M0,FBA,0,1
SFRFLD=CCP2M1,FBA,1,1
SFRFLD=CCP2M2,FBA,2,1
SFRFLD=CCP2M3,FBA,3,1
SFRFLD=CCP2Y,FBA,4,1
SFRFLD=CCP2X,FBA,5,1
SFRFLD=DC2B0,FBA,4,1
SFRFLD=DC2B1,FBA,5,1
SFRFLD=CCPR2,FBB,0,16
SFRFLD=CCP1M,FBD,0,4
SFRFLD=DC1B,FBD,4,2
SFRFLD=CCP1M0,FBD,0,1
SFRFLD=CCP1M1,FBD,1,1
SFRFLD=CCP1M2,FBD,2,1
SFRFLD=CCP1M3,FBD,3,1
SFRFLD=CCP1Y,FBD,4,1
SFRFLD=CCP1X,FBD,5,1
SFRFLD=DC1B0,FBD,4,1
SFRFLD=DC1B1,FBD,5,1
SFRFLD=CCPR1,FBE,0,16
SFRFLD=ADCS,FC0,0,3
SFRFLD=ACQT,FC0,3,3
SFRFLD=ADFM,FC0,7,1
SFRFLD=ADCS0,FC0,0,1
SFRFLD=ADCS1,FC0,1,1
SFRFLD=ADCS2,FC0,2,1
SFRFLD=ACQT0,FC0,3,1
SFRFLD=ACQT1,FC0,4,1
SFRFLD=ACQT2,FC0,5,1
SFRFLD=PCFG,FC1,0,4
SFRFLD=VCFG,FC1,4,2
SFRFLD=PCFG0,FC1,0,1
SFRFLD=PCFG1,FC1,1,1
SFRFLD=PCFG2,FC1,2,1
SFRFLD=PCFG3,FC1,3,1
SFRFLD=VCFG0,FC1,4,1
SFRFLD=VCFG1,FC1,5,1
SFRFLD=CHSN3,FC1,3,1
SFRFLD=VCFG01,FC1,4,1
SFRFLD=VCFG11,FC1,5,1
SFRFLD=GO_NOT_DONE,FC2,1,1
SFRFLD=ADON,FC2,0,1
SFRFLD=GO_nDONE,FC2,1,1
SFRFLD=CHS,FC2,2,4
SFRFLD=GO,FC2,1,1
SFRFLD=CHS0,FC2,2,1
SFRFLD=CHS1,FC2,3,1
SFRFLD=CHS2,FC2,4,1
SFRFLD=CHS3,FC2,5,1
SFRFLD=DONE,FC2,1,1
SFRFLD=NOT_DONE,FC2,1,1
SFRFLD=nDONE,FC2,1,1
SFRFLD=GO_DONE,FC2,1,1
SFRFLD=GODONE,FC2,1,1
SFRFLD=ADRES,FC3,0,16
SFRFLD=SEN,FC5,0,1
SFRFLD=RSEN,FC5,1,1
SFRFLD=PEN,FC5,2,1
SFRFLD=RCEN,FC5,3,1
SFRFLD=ACKEN,FC5,4,1
SFRFLD=ACKDT,FC5,5,1
SFRFLD=ACKSTAT,FC5,6,1
SFRFLD=GCEN,FC5,7,1
SFRFLD=SSPM,FC6,0,4
SFRFLD=CKP,FC6,4,1
SFRFLD=SSPEN,FC6,5,1
SFRFLD=SSPOV,FC6,6,1
SFRFLD=WCOL,FC6,7,1
SFRFLD=SSPM0,FC6,0,1
SFRFLD=SSPM1,FC6,1,1
SFRFLD=SSPM2,FC6,2,1
SFRFLD=SSPM3,FC6,3,1
SFRFLD=R_NOT_W,FC7,2,1
SFRFLD=D_NOT_A,FC7,5,1
SFRFLD=BF,FC7,0,1
SFRFLD=UA,FC7,1,1
SFRFLD=R_nW,FC7,2,1
SFRFLD=S,FC7,3,1
SFRFLD=P,FC7,4,1
SFRFLD=D_nA,FC7,5,1
SFRFLD=CKE,FC7,6,1
SFRFLD=SMP,FC7,7,1
SFRFLD=R,FC7,2,1
SFRFLD=D,FC7,5,1
SFRFLD=W,FC7,2,1
SFRFLD=A,FC7,5,1
SFRFLD=nW,FC7,2,1
SFRFLD=nA,FC7,5,1
SFRFLD=R_W,FC7,2,1
SFRFLD=D_A,FC7,5,1
SFRFLD=NOT_WRITE,FC7,2,1
SFRFLD=NOT_ADDRESS,FC7,5,1
SFRFLD=nWRITE,FC7,2,1
SFRFLD=nADDRESS,FC7,5,1
SFRFLD=RW,FC7,2,1
SFRFLD=START,FC7,3,1
SFRFLD=STOP,FC7,4,1
SFRFLD=DA,FC7,5,1
SFRFLD=NOT_W,FC7,2,1
SFRFLD=NOT_A,FC7,5,1
SFRFLD=T2CKPS,FCA,0,2
SFRFLD=TMR2ON,FCA,2,1
SFRFLD=TOUTPS,FCA,3,4
SFRFLD=T2CKPS0,FCA,0,1
SFRFLD=T2CKPS1,FCA,1,1
SFRFLD=T2OUTPS0,FCA,3,1
SFRFLD=T2OUTPS1,FCA,4,1
SFRFLD=T2OUTPS2,FCA,5,1
SFRFLD=T2OUTPS3,FCA,6,1
SFRFLD=EBDIS,FCB,7,1
SFRFLD=WAIT0,FCB,4,1
SFRFLD=WAIT1,FCB,5,1
SFRFLD=WM0,FCB,0,1
SFRFLD=WM1,FCB,1,1
SFRFLD=NOT_T1SYNC,FCD,2,1
SFRFLD=TMR1ON,FCD,0,1
SFRFLD=TMR1CS,FCD,1,1
SFRFLD=nT1SYNC,FCD,2,1
SFRFLD=T1OSCEN,FCD,3,1
SFRFLD=T1CKPS,FCD,4,2
SFRFLD=T1RUN,FCD,6,1
SFRFLD=RD16,FCD,7,1
SFRFLD=T1SYNC,FCD,2,1
SFRFLD=T1CKPS0,FCD,4,1
SFRFLD=T1CKPS1,FCD,5,1
SFRFLD=SOSCEN,FCD,3,1
SFRFLD=T1RD16,FCD,7,1
SFRFLD=TMR1,FCE,0,16
SFRFLD=NOT_BOR,FD0,0,1
SFRFLD=NOT_POR,FD0,1,1
SFRFLD=NOT_PD,FD0,2,1
SFRFLD=NOT_TO,FD0,3,1
SFRFLD=NOT_RI,FD0,4,1
SFRFLD=nBOR,FD0,0,1
SFRFLD=nPOR,FD0,1,1
SFRFLD=nPD,FD0,2,1
SFRFLD=nTO,FD0,3,1
SFRFLD=nRI,FD0,4,1
SFRFLD=SBOREN,FD0,6,1
SFRFLD=IPEN,FD0,7,1
SFRFLD=BOR,FD0,0,1
SFRFLD=POR,FD0,1,1
SFRFLD=PD,FD0,2,1
SFRFLD=TO,FD0,3,1
SFRFLD=RI,FD0,4,1
SFRFLD=SWDTEN,FD1,0,1
SFRFLD=SWDTE,FD1,0,1
SFRFLD=HLVDL,FD2,0,4
SFRFLD=HLVDEN,FD2,4,1
SFRFLD=IVRST,FD2,5,1
SFRFLD=VDIRMAG,FD2,7,1
SFRFLD=HLVDL0,FD2,0,1
SFRFLD=HLVDL1,FD2,1,1
SFRFLD=HLVDL2,FD2,2,1
SFRFLD=HLVDL3,FD2,3,1
SFRFLD=LVDL0,FD2,0,1
SFRFLD=LVDL1,FD2,1,1
SFRFLD=LVDL2,FD2,2,1
SFRFLD=LVDL3,FD2,3,1
SFRFLD=LVDEN,FD2,4,1
SFRFLD=IRVST,FD2,5,1
SFRFLD=LVV0,FD2,0,1
SFRFLD=LVV1,FD2,1,1
SFRFLD=LVV2,FD2,2,1
SFRFLD=LVV3,FD2,3,1
SFRFLD=BGST,FD2,5,1
SFRFLD=SCS,FD3,0,2
SFRFLD=IOFS,FD3,2,1
SFRFLD=OSTS,FD3,3,1
SFRFLD=IRCF,FD3,4,3
SFRFLD=IDLEN,FD3,7,1
SFRFLD=SCS0,FD3,0,1
SFRFLD=SCS1,FD3,1,1
SFRFLD=IRCF0,FD3,4,1
SFRFLD=IRCF1,FD3,5,1
SFRFLD=IRCF2,FD3,6,1
SFRFLD=T0PS,FD5,0,3
SFRFLD=PSA,FD5,3,1
SFRFLD=T0SE,FD5,4,1
SFRFLD=T0CS,FD5,5,1
SFRFLD=T08BIT,FD5,6,1
SFRFLD=TMR0ON,FD5,7,1
SFRFLD=T0PS0,FD5,0,1
SFRFLD=T0PS1,FD5,1,1
SFRFLD=T0PS2,FD5,2,1
SFRFLD=T016BIT,FD5,6,1
SFRFLD=TMR0,FD6,0,16
SFRFLD=C,FD8,0,1
SFRFLD=DC,FD8,1,1
SFRFLD=Z,FD8,2,1
SFRFLD=OV,FD8,3,1
SFRFLD=N,FD8,4,1
SFRFLD=CARRY,FD8,0,1
SFRFLD=ZERO,FD8,2,1
SFRFLD=OVERFLOW,FD8,3,1
SFRFLD=NEGATIVE,FD8,4,1
SFRFLD=FSR2,FD9,0,12
SFRFLD=FSR1,FE1,0,12
SFRFLD=FSR0,FE9,0,12
SFRFLD=INT1IF,FF0,0,1
SFRFLD=INT2IF,FF0,1,1
SFRFLD=INT1IE,FF0,3,1
SFRFLD=INT2IE,FF0,4,1
SFRFLD=INT1IP,FF0,6,1
SFRFLD=INT2IP,FF0,7,1
SFRFLD=INT1F,FF0,0,1
SFRFLD=INT2F,FF0,1,1
SFRFLD=INT1E,FF0,3,1
SFRFLD=INT2E,FF0,4,1
SFRFLD=INT1P,FF0,6,1
SFRFLD=INT2P,FF0,7,1
SFRFLD=NOT_RBPU,FF1,7,1
SFRFLD=RBIP,FF1,0,1
SFRFLD=TMR0IP,FF1,2,1
SFRFLD=INTEDG2,FF1,4,1
SFRFLD=INTEDG1,FF1,5,1
SFRFLD=INTEDG0,FF1,6,1
SFRFLD=nRBPU,FF1,7,1
SFRFLD=RBPU,FF1,7,1
SFRFLD=RBIF,FF2,0,1
SFRFLD=INT0IF,FF2,1,1
SFRFLD=TMR0IF,FF2,2,1
SFRFLD=RBIE,FF2,3,1
SFRFLD=INT0IE,FF2,4,1
SFRFLD=TMR0IE,FF2,5,1
SFRFLD=PEIE_GIEL,FF2,6,1
SFRFLD=GIE_GIEH,FF2,7,1
SFRFLD=INT0F,FF2,1,1
SFRFLD=T0IF,FF2,2,1
SFRFLD=INT0E,FF2,4,1
SFRFLD=T0IE,FF2,5,1
SFRFLD=PEIE,FF2,6,1
SFRFLD=GIE,FF2,7,1
SFRFLD=GIEL,FF2,6,1
SFRFLD=GIEH,FF2,7,1
SFRFLD=PROD,FF3,0,16
SFRFLD=TBLPTR,FF6,0,21
SFRFLD=ACSS,FF6,21,1
SFRFLD=TBLPTRL,FF6,0,8
SFRFLD=TBLPTRH,FF7,0,8
SFRFLD=TBLPTRU,FF8,0,5
SFRFLD=ACSS,FF8,5,1
SFRFLD=PCLAT,FF9,0,21
SFRFLD=STKPTR,FFC,0,5
SFRFLD=STKUNF,FFC,6,1
SFRFLD=STKFUL,FFC,7,1
SFRFLD=STKPTR0,FFC,0,1
SFRFLD=STKPTR1,FFC,1,1
SFRFLD=STKPTR2,FFC,2,1
SFRFLD=STKPTR3,FFC,3,1
SFRFLD=STKPTR4,FFC,4,1
SFRFLD=STKOVF,FFC,7,1
SFRFLD=SP0,FFC,0,1
SFRFLD=SP1,FFC,1,1
SFRFLD=SP2,FFC,2,1
SFRFLD=SP3,FFC,3,1
SFRFLD=SP4,FFC,4,1
SFRFLD=TOS,FFD,0,21
STACKDEPTH=1F
USERIDMEM=200000-200007
USERIDPROG=1,1,1
VOLSFRS=FA6-FA7
