and32.v,verilog,xil_defaultlib,../../../../OExp01-ALU.srcs/sources_1/ip/and32_0/and32.v,
and32_0.v,verilog,xil_defaultlib,../../../../OExp01-ALU.srcs/sources_1/ip/and32_0/sim/and32_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
