# YAML file to specify the ci_check regression testlist.
name: cv32e40p_ci_check
description: Commit sanity for the cv32e40p

builds:
  corev-dv:
    cmd: make comp_corev-dv
    dir: cv32e40p/sim/uvmt
    
  uvmt_cv32e40p:
    cmd: make comp
    dir: cv32e40p/sim/uvmt

tests:
  hello-world:
    build: uvmt_cv32e40p
    description: UVM Hello World Test
    dir: cv32e40p/sim/uvmt
    cmd: make hello-world
    cmd: make test COREV=YES TEST=hello-world
    iss: no
    
  interrupt_test:
    build: uvmt_cv32e40p
    description: Interrupt directed test  
    dir: cv32e40p/sim/uvmt
    cmd: make test COREV=YES TEST=interrupt_test
    iss: no
    
  corev_rand_interrupt:
    build: uvmt_cv32e40p
    description: Interrupt random test
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test COREV=YES TEST=corev_rand_interrupt
    num: 2
    iss: no

  illegal:
    build: uvmt_cv32e40p
    dir: cv32e40p/sim/uvmt
    cmd: make test COREV=YES TEST=illegal
    iss: no

  debug_test:
    build: uvmt_cv32e40p
    dir: cv32e40p/sim/uvmt
    cmd: make test COREV=YES TEST=debug_test
    iss: no
 
  csr_instructions:
    build: uvmt_cv32e40p
    description: CSR Instruction Test
    dir: cv32e40p/sim/uvmt
    cmd: make test COREV=YES TEST=csr_instructions
    iss: no

  riscv_arithmetic_basic_test:
    build: uvmt_cv32e40p
    description: Static riscv-dv arithmetic test 0
    dir: cv32e40p/sim/uvmt
    cmd: make test COREV=YES TEST=riscv_arithmetic_basic_test
    iss: no

  corev_arithmetic_base_test:
    build: uvmt_cv32e40p
    description: Generated corev-dv random arithmetic test
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test COREV=YES TEST=corev_arithmetic_base_test
    num: 2
    iss: no

  corev_rand_instr_test:
    build: uvmt_cv32e40p  
    description: Generated corev-dv random instruction test
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test COREV=YES TEST=corev_rand_instr_test
    num: 2
    iss: no

  corev_jump_stress_test:
    build: uvmt_cv32e40p  
    description: Generated corev-dv jump stress test
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test COREV=YES TEST=corev_jump_stress_test
    num: 2
    iss: no

