--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml CPU.twx CPU.ncd -o CPU.twr CPU.pcf -ucf
CPU_constraints.ucf

Design file:              CPU.ncd
Physical constraint file: CPU.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock i_CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
o_DATA<1>   |         9.117(R)|      SLOW  |         3.793(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_DATA<2>   |         9.127(R)|      SLOW  |         3.778(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_DATA<3>   |         9.090(R)|      SLOW  |         3.774(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_DATA<4>   |         9.193(R)|      SLOW  |         3.852(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_DATA<5>   |         9.046(R)|      SLOW  |         3.778(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_DATA<6>   |         9.452(R)|      SLOW  |         4.020(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_DATA<7>   |         9.103(R)|      SLOW  |         3.818(R)|      FAST  |i_CLK_BUFGP       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock i_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_CLK          |    3.079|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Mar 30 13:12:57 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4571 MB



