<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ARMBaseInstrInfo.cpp source code [llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="ARMExeDomain,ARM_MLxEntry,AddSubFlagsOpcodePair,MachineOutlinerClass,MachineOutlinerMBBFlags,OutlinerCosts "/>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>ARM</a>/<a href='ARMBaseInstrInfo.cpp.html'>ARMBaseInstrInfo.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- ARMBaseInstrInfo.cpp - ARM Instruction Information ----------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains the Base ARM implementation of the TargetInstrInfo class.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="ARMBaseInstrInfo.h.html">"ARMBaseInstrInfo.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="ARMBaseRegisterInfo.h.html">"ARMBaseRegisterInfo.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="ARMConstantPoolValue.h.html">"ARMConstantPoolValue.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="ARMFeatures.h.html">"ARMFeatures.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="ARMHazardRecognizer.h.html">"ARMHazardRecognizer.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="ARMMachineFunctionInfo.h.html">"ARMMachineFunctionInfo.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="ARMSubtarget.h.html">"ARMSubtarget.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="MCTargetDesc/ARMAddressingModes.h.html">"MCTargetDesc/ARMAddressingModes.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="MCTargetDesc/ARMBaseInfo.h.html">"MCTargetDesc/ARMBaseInfo.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="MVETailPredUtils.h.html">"MVETailPredUtils.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/ADT/DenseMap.h.html">"llvm/ADT/DenseMap.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/ADT/STLExtras.h.html">"llvm/ADT/STLExtras.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/ADT/SmallSet.h.html">"llvm/ADT/SmallSet.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/ADT/Triple.h.html">"llvm/ADT/Triple.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/CodeGen/LiveVariables.h.html">"llvm/CodeGen/LiveVariables.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineConstantPool.h.html">"llvm/CodeGen/MachineConstantPool.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html">"llvm/CodeGen/MachineFrameInfo.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineMemOperand.h.html">"llvm/CodeGen/MachineMemOperand.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineModuleInfo.h.html">"llvm/CodeGen/MachineModuleInfo.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineScheduler.h.html">"llvm/CodeGen/MachineScheduler.h"</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../../include/llvm/CodeGen/MultiHazardRecognizer.h.html">"llvm/CodeGen/MultiHazardRecognizer.h"</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../../include/llvm/CodeGen/ScoreboardHazardRecognizer.h.html">"llvm/CodeGen/ScoreboardHazardRecognizer.h"</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html">"llvm/CodeGen/SelectionDAGNodes.h"</a></u></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="44">44</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="45">45</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetSchedule.h.html">"llvm/CodeGen/TargetSchedule.h"</a></u></td></tr>
<tr><th id="46">46</th><td><u>#include <a href="../../../include/llvm/IR/Attributes.h.html">"llvm/IR/Attributes.h"</a></u></td></tr>
<tr><th id="47">47</th><td><u>#include <a href="../../../include/llvm/IR/Constants.h.html">"llvm/IR/Constants.h"</a></u></td></tr>
<tr><th id="48">48</th><td><u>#include <a href="../../../include/llvm/IR/DebugLoc.h.html">"llvm/IR/DebugLoc.h"</a></u></td></tr>
<tr><th id="49">49</th><td><u>#include <a href="../../../include/llvm/IR/Function.h.html">"llvm/IR/Function.h"</a></u></td></tr>
<tr><th id="50">50</th><td><u>#include <a href="../../../include/llvm/IR/GlobalValue.h.html">"llvm/IR/GlobalValue.h"</a></u></td></tr>
<tr><th id="51">51</th><td><u>#include <a href="../../../include/llvm/MC/MCAsmInfo.h.html">"llvm/MC/MCAsmInfo.h"</a></u></td></tr>
<tr><th id="52">52</th><td><u>#include <a href="../../../include/llvm/MC/MCInstrDesc.h.html">"llvm/MC/MCInstrDesc.h"</a></u></td></tr>
<tr><th id="53">53</th><td><u>#include <a href="../../../include/llvm/MC/MCInstrItineraries.h.html">"llvm/MC/MCInstrItineraries.h"</a></u></td></tr>
<tr><th id="54">54</th><td><u>#include <a href="../../../include/llvm/Support/BranchProbability.h.html">"llvm/Support/BranchProbability.h"</a></u></td></tr>
<tr><th id="55">55</th><td><u>#include <a href="../../../include/llvm/Support/Casting.h.html">"llvm/Support/Casting.h"</a></u></td></tr>
<tr><th id="56">56</th><td><u>#include <a href="../../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="57">57</th><td><u>#include <a href="../../../include/llvm/Support/Compiler.h.html">"llvm/Support/Compiler.h"</a></u></td></tr>
<tr><th id="58">58</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="59">59</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="60">60</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="61">61</th><td><u>#include <a href="../../../include/llvm/Target/TargetMachine.h.html">"llvm/Target/TargetMachine.h"</a></u></td></tr>
<tr><th id="62">62</th><td><u>#include &lt;algorithm&gt;</u></td></tr>
<tr><th id="63">63</th><td><u>#include &lt;cassert&gt;</u></td></tr>
<tr><th id="64">64</th><td><u>#include &lt;cstdint&gt;</u></td></tr>
<tr><th id="65">65</th><td><u>#include &lt;iterator&gt;</u></td></tr>
<tr><th id="66">66</th><td><u>#include &lt;new&gt;</u></td></tr>
<tr><th id="67">67</th><td><u>#include &lt;utility&gt;</u></td></tr>
<tr><th id="68">68</th><td><u>#include &lt;vector&gt;</u></td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "arm-instrinfo"</u></td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRINFO_CTOR_DTOR" data-ref="_M/GET_INSTRINFO_CTOR_DTOR">GET_INSTRINFO_CTOR_DTOR</dfn></u></td></tr>
<tr><th id="75">75</th><td><u>#include <a href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html">"ARMGenInstrInfo.inc"</a></u></td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt" data-ref-filename="llvm..cl..opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="78">78</th><td><dfn class="tu decl def" id="EnableARM3Addr" title='EnableARM3Addr' data-type='cl::opt&lt;bool&gt;' data-ref="EnableARM3Addr" data-ref-filename="EnableARM3Addr">EnableARM3Addr</dfn><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKTL0__" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKTL0__" data-ref-filename="_ZN4llvm2cl3optC1EDpRKTL0__">(</a><q>"enable-arm-3-addr-conv"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::Hidden" title='llvm::cl::Hidden' data-ref="llvm::cl::Hidden" data-ref-filename="llvm..cl..Hidden">Hidden</a>,</td></tr>
<tr><th id="79">79</th><td>               <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc" data-ref-filename="llvm..cl..desc">desc</a><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE" data-ref-filename="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Enable ARM 2-addr to 3-addr conv"</q>));</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td><i class="doc">/// ARM_MLxEntry - Record information about MLA / MLS instructions.</i></td></tr>
<tr><th id="82">82</th><td><b>struct</b> <dfn class="type def" id="ARM_MLxEntry" title='ARM_MLxEntry' data-ref="ARM_MLxEntry" data-ref-filename="ARM_MLxEntry">ARM_MLxEntry</dfn> {</td></tr>
<tr><th id="83">83</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="tu decl field" id="ARM_MLxEntry::MLxOpc" title='ARM_MLxEntry::MLxOpc' data-type='uint16_t' data-ref="ARM_MLxEntry::MLxOpc" data-ref-filename="ARM_MLxEntry..MLxOpc">MLxOpc</dfn>;     <i  data-doc="ARM_MLxEntry::MLxOpc">// MLA / MLS opcode</i></td></tr>
<tr><th id="84">84</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="tu decl field" id="ARM_MLxEntry::MulOpc" title='ARM_MLxEntry::MulOpc' data-type='uint16_t' data-ref="ARM_MLxEntry::MulOpc" data-ref-filename="ARM_MLxEntry..MulOpc">MulOpc</dfn>;     <i  data-doc="ARM_MLxEntry::MulOpc">// Expanded multiplication opcode</i></td></tr>
<tr><th id="85">85</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="tu decl field" id="ARM_MLxEntry::AddSubOpc" title='ARM_MLxEntry::AddSubOpc' data-type='uint16_t' data-ref="ARM_MLxEntry::AddSubOpc" data-ref-filename="ARM_MLxEntry..AddSubOpc">AddSubOpc</dfn>;  <i  data-doc="ARM_MLxEntry::AddSubOpc">// Expanded add / sub opcode</i></td></tr>
<tr><th id="86">86</th><td>  <em>bool</em> <dfn class="tu decl field" id="ARM_MLxEntry::NegAcc" title='ARM_MLxEntry::NegAcc' data-type='bool' data-ref="ARM_MLxEntry::NegAcc" data-ref-filename="ARM_MLxEntry..NegAcc">NegAcc</dfn>;         <i  data-doc="ARM_MLxEntry::NegAcc">// True if the acc is negated before the add / sub.</i></td></tr>
<tr><th id="87">87</th><td>  <em>bool</em> <dfn class="tu decl field" id="ARM_MLxEntry::HasLane" title='ARM_MLxEntry::HasLane' data-type='bool' data-ref="ARM_MLxEntry::HasLane" data-ref-filename="ARM_MLxEntry..HasLane">HasLane</dfn>;        <i  data-doc="ARM_MLxEntry::HasLane">// True if instruction has an extra "lane" operand.</i></td></tr>
<tr><th id="88">88</th><td>};</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td><em>static</em> <em>const</em> <a class="type" href="#ARM_MLxEntry" title='ARM_MLxEntry' data-ref="ARM_MLxEntry" data-ref-filename="ARM_MLxEntry">ARM_MLxEntry</a> <dfn class="tu decl def" id="ARM_MLxTable" title='ARM_MLxTable' data-type='const ARM_MLxEntry [16]' data-ref="ARM_MLxTable" data-ref-filename="ARM_MLxTable">ARM_MLxTable</dfn>[] = {</td></tr>
<tr><th id="91">91</th><td>  <i>// MLxOpc,          MulOpc,           AddSubOpc,       NegAcc, HasLane</i></td></tr>
<tr><th id="92">92</th><td><i>  // fp scalar ops</i></td></tr>
<tr><th id="93">93</th><td>  { <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMLAS" title='llvm::ARM::VMLAS' data-ref="llvm::ARM::VMLAS" data-ref-filename="llvm..ARM..VMLAS">VMLAS</a>,       <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMULS" title='llvm::ARM::VMULS' data-ref="llvm::ARM::VMULS" data-ref-filename="llvm..ARM..VMULS">VMULS</a>,       <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VADDS" title='llvm::ARM::VADDS' data-ref="llvm::ARM::VADDS" data-ref-filename="llvm..ARM..VADDS">VADDS</a>,      <b>false</b>,  <b>false</b> },</td></tr>
<tr><th id="94">94</th><td>  { <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMLSS" title='llvm::ARM::VMLSS' data-ref="llvm::ARM::VMLSS" data-ref-filename="llvm..ARM..VMLSS">VMLSS</a>,       <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMULS" title='llvm::ARM::VMULS' data-ref="llvm::ARM::VMULS" data-ref-filename="llvm..ARM..VMULS">VMULS</a>,       <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VSUBS" title='llvm::ARM::VSUBS' data-ref="llvm::ARM::VSUBS" data-ref-filename="llvm..ARM..VSUBS">VSUBS</a>,      <b>false</b>,  <b>false</b> },</td></tr>
<tr><th id="95">95</th><td>  { <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMLAD" title='llvm::ARM::VMLAD' data-ref="llvm::ARM::VMLAD" data-ref-filename="llvm..ARM..VMLAD">VMLAD</a>,       <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMULD" title='llvm::ARM::VMULD' data-ref="llvm::ARM::VMULD" data-ref-filename="llvm..ARM..VMULD">VMULD</a>,       <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VADDD" title='llvm::ARM::VADDD' data-ref="llvm::ARM::VADDD" data-ref-filename="llvm..ARM..VADDD">VADDD</a>,      <b>false</b>,  <b>false</b> },</td></tr>
<tr><th id="96">96</th><td>  { <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMLSD" title='llvm::ARM::VMLSD' data-ref="llvm::ARM::VMLSD" data-ref-filename="llvm..ARM..VMLSD">VMLSD</a>,       <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMULD" title='llvm::ARM::VMULD' data-ref="llvm::ARM::VMULD" data-ref-filename="llvm..ARM..VMULD">VMULD</a>,       <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VSUBD" title='llvm::ARM::VSUBD' data-ref="llvm::ARM::VSUBD" data-ref-filename="llvm..ARM..VSUBD">VSUBD</a>,      <b>false</b>,  <b>false</b> },</td></tr>
<tr><th id="97">97</th><td>  { <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VNMLAS" title='llvm::ARM::VNMLAS' data-ref="llvm::ARM::VNMLAS" data-ref-filename="llvm..ARM..VNMLAS">VNMLAS</a>,      <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VNMULS" title='llvm::ARM::VNMULS' data-ref="llvm::ARM::VNMULS" data-ref-filename="llvm..ARM..VNMULS">VNMULS</a>,      <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VSUBS" title='llvm::ARM::VSUBS' data-ref="llvm::ARM::VSUBS" data-ref-filename="llvm..ARM..VSUBS">VSUBS</a>,      <b>true</b>,   <b>false</b> },</td></tr>
<tr><th id="98">98</th><td>  { <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VNMLSS" title='llvm::ARM::VNMLSS' data-ref="llvm::ARM::VNMLSS" data-ref-filename="llvm..ARM..VNMLSS">VNMLSS</a>,      <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMULS" title='llvm::ARM::VMULS' data-ref="llvm::ARM::VMULS" data-ref-filename="llvm..ARM..VMULS">VMULS</a>,       <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VSUBS" title='llvm::ARM::VSUBS' data-ref="llvm::ARM::VSUBS" data-ref-filename="llvm..ARM..VSUBS">VSUBS</a>,      <b>true</b>,   <b>false</b> },</td></tr>
<tr><th id="99">99</th><td>  { <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VNMLAD" title='llvm::ARM::VNMLAD' data-ref="llvm::ARM::VNMLAD" data-ref-filename="llvm..ARM..VNMLAD">VNMLAD</a>,      <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VNMULD" title='llvm::ARM::VNMULD' data-ref="llvm::ARM::VNMULD" data-ref-filename="llvm..ARM..VNMULD">VNMULD</a>,      <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VSUBD" title='llvm::ARM::VSUBD' data-ref="llvm::ARM::VSUBD" data-ref-filename="llvm..ARM..VSUBD">VSUBD</a>,      <b>true</b>,   <b>false</b> },</td></tr>
<tr><th id="100">100</th><td>  { <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VNMLSD" title='llvm::ARM::VNMLSD' data-ref="llvm::ARM::VNMLSD" data-ref-filename="llvm..ARM..VNMLSD">VNMLSD</a>,      <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMULD" title='llvm::ARM::VMULD' data-ref="llvm::ARM::VMULD" data-ref-filename="llvm..ARM..VMULD">VMULD</a>,       <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VSUBD" title='llvm::ARM::VSUBD' data-ref="llvm::ARM::VSUBD" data-ref-filename="llvm..ARM..VSUBD">VSUBD</a>,      <b>true</b>,   <b>false</b> },</td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td>  <i>// fp SIMD ops</i></td></tr>
<tr><th id="103">103</th><td>  { <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMLAfd" title='llvm::ARM::VMLAfd' data-ref="llvm::ARM::VMLAfd" data-ref-filename="llvm..ARM..VMLAfd">VMLAfd</a>,      <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMULfd" title='llvm::ARM::VMULfd' data-ref="llvm::ARM::VMULfd" data-ref-filename="llvm..ARM..VMULfd">VMULfd</a>,      <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VADDfd" title='llvm::ARM::VADDfd' data-ref="llvm::ARM::VADDfd" data-ref-filename="llvm..ARM..VADDfd">VADDfd</a>,     <b>false</b>,  <b>false</b> },</td></tr>
<tr><th id="104">104</th><td>  { <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMLSfd" title='llvm::ARM::VMLSfd' data-ref="llvm::ARM::VMLSfd" data-ref-filename="llvm..ARM..VMLSfd">VMLSfd</a>,      <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMULfd" title='llvm::ARM::VMULfd' data-ref="llvm::ARM::VMULfd" data-ref-filename="llvm..ARM..VMULfd">VMULfd</a>,      <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VSUBfd" title='llvm::ARM::VSUBfd' data-ref="llvm::ARM::VSUBfd" data-ref-filename="llvm..ARM..VSUBfd">VSUBfd</a>,     <b>false</b>,  <b>false</b> },</td></tr>
<tr><th id="105">105</th><td>  { <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMLAfq" title='llvm::ARM::VMLAfq' data-ref="llvm::ARM::VMLAfq" data-ref-filename="llvm..ARM..VMLAfq">VMLAfq</a>,      <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMULfq" title='llvm::ARM::VMULfq' data-ref="llvm::ARM::VMULfq" data-ref-filename="llvm..ARM..VMULfq">VMULfq</a>,      <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VADDfq" title='llvm::ARM::VADDfq' data-ref="llvm::ARM::VADDfq" data-ref-filename="llvm..ARM..VADDfq">VADDfq</a>,     <b>false</b>,  <b>false</b> },</td></tr>
<tr><th id="106">106</th><td>  { <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMLSfq" title='llvm::ARM::VMLSfq' data-ref="llvm::ARM::VMLSfq" data-ref-filename="llvm..ARM..VMLSfq">VMLSfq</a>,      <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMULfq" title='llvm::ARM::VMULfq' data-ref="llvm::ARM::VMULfq" data-ref-filename="llvm..ARM..VMULfq">VMULfq</a>,      <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VSUBfq" title='llvm::ARM::VSUBfq' data-ref="llvm::ARM::VSUBfq" data-ref-filename="llvm..ARM..VSUBfq">VSUBfq</a>,     <b>false</b>,  <b>false</b> },</td></tr>
<tr><th id="107">107</th><td>  { <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMLAslfd" title='llvm::ARM::VMLAslfd' data-ref="llvm::ARM::VMLAslfd" data-ref-filename="llvm..ARM..VMLAslfd">VMLAslfd</a>,    <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMULslfd" title='llvm::ARM::VMULslfd' data-ref="llvm::ARM::VMULslfd" data-ref-filename="llvm..ARM..VMULslfd">VMULslfd</a>,    <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VADDfd" title='llvm::ARM::VADDfd' data-ref="llvm::ARM::VADDfd" data-ref-filename="llvm..ARM..VADDfd">VADDfd</a>,     <b>false</b>,  <b>true</b>  },</td></tr>
<tr><th id="108">108</th><td>  { <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMLSslfd" title='llvm::ARM::VMLSslfd' data-ref="llvm::ARM::VMLSslfd" data-ref-filename="llvm..ARM..VMLSslfd">VMLSslfd</a>,    <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMULslfd" title='llvm::ARM::VMULslfd' data-ref="llvm::ARM::VMULslfd" data-ref-filename="llvm..ARM..VMULslfd">VMULslfd</a>,    <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VSUBfd" title='llvm::ARM::VSUBfd' data-ref="llvm::ARM::VSUBfd" data-ref-filename="llvm..ARM..VSUBfd">VSUBfd</a>,     <b>false</b>,  <b>true</b>  },</td></tr>
<tr><th id="109">109</th><td>  { <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMLAslfq" title='llvm::ARM::VMLAslfq' data-ref="llvm::ARM::VMLAslfq" data-ref-filename="llvm..ARM..VMLAslfq">VMLAslfq</a>,    <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMULslfq" title='llvm::ARM::VMULslfq' data-ref="llvm::ARM::VMULslfq" data-ref-filename="llvm..ARM..VMULslfq">VMULslfq</a>,    <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VADDfq" title='llvm::ARM::VADDfq' data-ref="llvm::ARM::VADDfq" data-ref-filename="llvm..ARM..VADDfq">VADDfq</a>,     <b>false</b>,  <b>true</b>  },</td></tr>
<tr><th id="110">110</th><td>  { <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMLSslfq" title='llvm::ARM::VMLSslfq' data-ref="llvm::ARM::VMLSslfq" data-ref-filename="llvm..ARM..VMLSslfq">VMLSslfq</a>,    <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMULslfq" title='llvm::ARM::VMULslfq' data-ref="llvm::ARM::VMULslfq" data-ref-filename="llvm..ARM..VMULslfq">VMULslfq</a>,    <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VSUBfq" title='llvm::ARM::VSUBfq' data-ref="llvm::ARM::VSUBfq" data-ref-filename="llvm..ARM..VSUBfq">VSUBfq</a>,     <b>false</b>,  <b>true</b>  },</td></tr>
<tr><th id="111">111</th><td>};</td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td><a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def fn" id="_ZN4llvm16ARMBaseInstrInfoC1ERKNS_12ARMSubtargetE" title='llvm::ARMBaseInstrInfo::ARMBaseInstrInfo' data-ref="_ZN4llvm16ARMBaseInstrInfoC1ERKNS_12ARMSubtargetE" data-ref-filename="_ZN4llvm16ARMBaseInstrInfoC1ERKNS_12ARMSubtargetE">ARMBaseInstrInfo</dfn>(<em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget" data-ref-filename="llvm..ARMSubtarget">ARMSubtarget</a>&amp; <dfn class="local col9 decl" id="39STI" title='STI' data-type='const llvm::ARMSubtarget &amp;' data-ref="39STI" data-ref-filename="39STI">STI</dfn>)</td></tr>
<tr><th id="114">114</th><td>  : <a class="type" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARMGenInstrInfo" title='llvm::ARMGenInstrInfo' data-ref="llvm::ARMGenInstrInfo" data-ref-filename="llvm..ARMGenInstrInfo">ARMGenInstrInfo</a><a class="ref fn" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#_ZN4llvm15ARMGenInstrInfoC1Eiiii" title='llvm::ARMGenInstrInfo::ARMGenInstrInfo' data-ref="_ZN4llvm15ARMGenInstrInfoC1Eiiii" data-ref-filename="_ZN4llvm15ARMGenInstrInfoC1Eiiii">(</a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::ADJCALLSTACKDOWN" title='llvm::ARM::ADJCALLSTACKDOWN' data-ref="llvm::ARM::ADJCALLSTACKDOWN" data-ref-filename="llvm..ARM..ADJCALLSTACKDOWN">ADJCALLSTACKDOWN</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::ADJCALLSTACKUP" title='llvm::ARM::ADJCALLSTACKUP' data-ref="llvm::ARM::ADJCALLSTACKUP" data-ref-filename="llvm..ARM..ADJCALLSTACKUP">ADJCALLSTACKUP</a>),</td></tr>
<tr><th id="115">115</th><td>    <a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>(<a class="local col9 ref" href="#39STI" title='STI' data-ref="39STI" data-ref-filename="39STI">STI</a>) {</td></tr>
<tr><th id="116">116</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="40i" title='i' data-type='unsigned int' data-ref="40i" data-ref-filename="40i">i</dfn> = <var>0</var>, <dfn class="local col1 decl" id="41e" title='e' data-type='unsigned int' data-ref="41e" data-ref-filename="41e">e</dfn> = <a class="ref fn" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm14array_lengthofERAT0__T_" title='llvm::array_lengthof' data-ref="_ZN4llvm14array_lengthofERAT0__T_" data-ref-filename="_ZN4llvm14array_lengthofERAT0__T_">array_lengthof</a>(<a class="tu ref" href="#ARM_MLxTable" title='ARM_MLxTable' data-use='r' data-ref="ARM_MLxTable" data-ref-filename="ARM_MLxTable">ARM_MLxTable</a>); <a class="local col0 ref" href="#40i" title='i' data-ref="40i" data-ref-filename="40i">i</a> != <a class="local col1 ref" href="#41e" title='e' data-ref="41e" data-ref-filename="41e">e</a>; ++<a class="local col0 ref" href="#40i" title='i' data-ref="40i" data-ref-filename="40i">i</a>) {</td></tr>
<tr><th id="117">117</th><td>    <b>if</b> (!<a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::MLxEntryMap" title='llvm::ARMBaseInstrInfo::MLxEntryMap' data-ref="llvm::ARMBaseInstrInfo::MLxEntryMap" data-ref-filename="llvm..ARMBaseInstrInfo..MLxEntryMap">MLxEntryMap</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" title='llvm::DenseMapBase::insert' data-ref="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" data-ref-filename="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E">insert</a>(<span class='ref fn fake' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E"></span><span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<a class="tu ref" href="#ARM_MLxTable" title='ARM_MLxTable' data-use='m' data-ref="ARM_MLxTable" data-ref-filename="ARM_MLxTable">ARM_MLxTable</a>[<a class="local col0 ref" href="#40i" title='i' data-ref="40i" data-ref-filename="40i">i</a>].<a class="tu ref field" href="#ARM_MLxEntry::MLxOpc" title='ARM_MLxEntry::MLxOpc' data-use='r' data-ref="ARM_MLxEntry::MLxOpc" data-ref-filename="ARM_MLxEntry..MLxOpc">MLxOpc</a>, <span class='refarg'><a class="local col0 ref" href="#40i" title='i' data-ref="40i" data-ref-filename="40i">i</a></span>)).<span class='ref field' title='std::pair&lt;llvm::DenseMapIterator&lt;unsigned int, unsigned int, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, unsigned int&gt;, false&gt;, bool&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>)</td></tr>
<tr><th id="118">118</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Duplicated entries?"</q>);</td></tr>
<tr><th id="119">119</th><td>    <a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::MLxHazardOpcodes" title='llvm::ARMBaseInstrInfo::MLxHazardOpcodes' data-ref="llvm::ARMBaseInstrInfo::MLxHazardOpcodes" data-ref-filename="llvm..ARMBaseInstrInfo..MLxHazardOpcodes">MLxHazardOpcodes</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet6insertERKT_" title='llvm::SmallSet::insert' data-ref="_ZN4llvm8SmallSet6insertERKT_" data-ref-filename="_ZN4llvm8SmallSet6insertERKT_">insert</a>(<a class="tu ref" href="#ARM_MLxTable" title='ARM_MLxTable' data-use='m' data-ref="ARM_MLxTable" data-ref-filename="ARM_MLxTable">ARM_MLxTable</a>[<a class="local col0 ref" href="#40i" title='i' data-ref="40i" data-ref-filename="40i">i</a>].<a class="tu ref field" href="#ARM_MLxEntry::AddSubOpc" title='ARM_MLxEntry::AddSubOpc' data-use='r' data-ref="ARM_MLxEntry::AddSubOpc" data-ref-filename="ARM_MLxEntry..AddSubOpc">AddSubOpc</a>);</td></tr>
<tr><th id="120">120</th><td>    <a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::MLxHazardOpcodes" title='llvm::ARMBaseInstrInfo::MLxHazardOpcodes' data-ref="llvm::ARMBaseInstrInfo::MLxHazardOpcodes" data-ref-filename="llvm..ARMBaseInstrInfo..MLxHazardOpcodes">MLxHazardOpcodes</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet6insertERKT_" title='llvm::SmallSet::insert' data-ref="_ZN4llvm8SmallSet6insertERKT_" data-ref-filename="_ZN4llvm8SmallSet6insertERKT_">insert</a>(<a class="tu ref" href="#ARM_MLxTable" title='ARM_MLxTable' data-use='m' data-ref="ARM_MLxTable" data-ref-filename="ARM_MLxTable">ARM_MLxTable</a>[<a class="local col0 ref" href="#40i" title='i' data-ref="40i" data-ref-filename="40i">i</a>].<a class="tu ref field" href="#ARM_MLxEntry::MulOpc" title='ARM_MLxEntry::MulOpc' data-use='r' data-ref="ARM_MLxEntry::MulOpc" data-ref-filename="ARM_MLxEntry..MulOpc">MulOpc</a>);</td></tr>
<tr><th id="121">121</th><td>  }</td></tr>
<tr><th id="122">122</th><td>}</td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td><i>// Use a ScoreboardHazardRecognizer for prepass ARM scheduling. TargetInstrImpl</i></td></tr>
<tr><th id="125">125</th><td><i>// currently defaults to no prepass hazard recognizer.</i></td></tr>
<tr><th id="126">126</th><td><a class="type" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer" title='llvm::ScheduleHazardRecognizer' data-ref="llvm::ScheduleHazardRecognizer" data-ref-filename="llvm..ScheduleHazardRecognizer">ScheduleHazardRecognizer</a> *</td></tr>
<tr><th id="127">127</th><td><a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo28CreateTargetHazardRecognizerEPKNS_19TargetSubtargetInfoEPKNS_11ScheduleDAGE" title='llvm::ARMBaseInstrInfo::CreateTargetHazardRecognizer' data-ref="_ZNK4llvm16ARMBaseInstrInfo28CreateTargetHazardRecognizerEPKNS_19TargetSubtargetInfoEPKNS_11ScheduleDAGE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo28CreateTargetHazardRecognizerEPKNS_19TargetSubtargetInfoEPKNS_11ScheduleDAGE">CreateTargetHazardRecognizer</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo" data-ref-filename="llvm..TargetSubtargetInfo">TargetSubtargetInfo</a> *<dfn class="local col2 decl" id="42STI" title='STI' data-type='const llvm::TargetSubtargetInfo *' data-ref="42STI" data-ref-filename="42STI">STI</dfn>,</td></tr>
<tr><th id="128">128</th><td>                                               <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG" title='llvm::ScheduleDAG' data-ref="llvm::ScheduleDAG" data-ref-filename="llvm..ScheduleDAG">ScheduleDAG</a> *<dfn class="local col3 decl" id="43DAG" title='DAG' data-type='const llvm::ScheduleDAG *' data-ref="43DAG" data-ref-filename="43DAG">DAG</dfn>) <em>const</em> {</td></tr>
<tr><th id="129">129</th><td>  <b>if</b> (<a class="member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo24usePreRAHazardRecognizerEv" title='llvm::TargetInstrInfo::usePreRAHazardRecognizer' data-ref="_ZNK4llvm15TargetInstrInfo24usePreRAHazardRecognizerEv" data-ref-filename="_ZNK4llvm15TargetInstrInfo24usePreRAHazardRecognizerEv">usePreRAHazardRecognizer</a>()) {</td></tr>
<tr><th id="130">130</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData" data-ref-filename="llvm..InstrItineraryData">InstrItineraryData</a> *<dfn class="local col4 decl" id="44II" title='II' data-type='const llvm::InstrItineraryData *' data-ref="44II" data-ref-filename="44II">II</dfn> =</td></tr>
<tr><th id="131">131</th><td>        <b>static_cast</b>&lt;<em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget" data-ref-filename="llvm..ARMSubtarget">ARMSubtarget</a> *&gt;(<a class="local col2 ref" href="#42STI" title='STI' data-ref="42STI" data-ref-filename="42STI">STI</a>)-&gt;<a class="virtual ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget21getInstrItineraryDataEv" title='llvm::ARMSubtarget::getInstrItineraryData' data-ref="_ZNK4llvm12ARMSubtarget21getInstrItineraryDataEv" data-ref-filename="_ZNK4llvm12ARMSubtarget21getInstrItineraryDataEv">getInstrItineraryData</a>();</td></tr>
<tr><th id="132">132</th><td>    <b>return</b> <b>new</b> <a class="type" href="../../../include/llvm/CodeGen/ScoreboardHazardRecognizer.h.html#llvm::ScoreboardHazardRecognizer" title='llvm::ScoreboardHazardRecognizer' data-ref="llvm::ScoreboardHazardRecognizer" data-ref-filename="llvm..ScoreboardHazardRecognizer">ScoreboardHazardRecognizer</a><a class="ref fn" href="../../../include/llvm/CodeGen/ScoreboardHazardRecognizer.h.html#_ZN4llvm26ScoreboardHazardRecognizerC1EPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGEPKc" title='llvm::ScoreboardHazardRecognizer::ScoreboardHazardRecognizer' data-ref="_ZN4llvm26ScoreboardHazardRecognizerC1EPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGEPKc" data-ref-filename="_ZN4llvm26ScoreboardHazardRecognizerC1EPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGEPKc">(</a><a class="local col4 ref" href="#44II" title='II' data-ref="44II" data-ref-filename="44II">II</a>, <a class="local col3 ref" href="#43DAG" title='DAG' data-ref="43DAG" data-ref-filename="43DAG">DAG</a>, <q>"pre-RA-sched"</q>);</td></tr>
<tr><th id="133">133</th><td>  }</td></tr>
<tr><th id="134">134</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo28CreateTargetHazardRecognizerEPKNS_19TargetSubtargetInfoEPKNS_11ScheduleDAGE" title='llvm::TargetInstrInfo::CreateTargetHazardRecognizer' data-ref="_ZNK4llvm15TargetInstrInfo28CreateTargetHazardRecognizerEPKNS_19TargetSubtargetInfoEPKNS_11ScheduleDAGE" data-ref-filename="_ZNK4llvm15TargetInstrInfo28CreateTargetHazardRecognizerEPKNS_19TargetSubtargetInfoEPKNS_11ScheduleDAGE">CreateTargetHazardRecognizer</a>(<a class="local col2 ref" href="#42STI" title='STI' data-ref="42STI" data-ref-filename="42STI">STI</a>, <a class="local col3 ref" href="#43DAG" title='DAG' data-ref="43DAG" data-ref-filename="43DAG">DAG</a>);</td></tr>
<tr><th id="135">135</th><td>}</td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td><i>// Called during:</i></td></tr>
<tr><th id="138">138</th><td><i>// - pre-RA scheduling</i></td></tr>
<tr><th id="139">139</th><td><i>// - post-RA scheduling when FeatureUseMISched is set</i></td></tr>
<tr><th id="140">140</th><td><a class="type" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer" title='llvm::ScheduleHazardRecognizer' data-ref="llvm::ScheduleHazardRecognizer" data-ref-filename="llvm..ScheduleHazardRecognizer">ScheduleHazardRecognizer</a> *<a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo30CreateTargetMIHazardRecognizerEPKNS_18InstrItineraryDataEPKNS_13ScheduleDAGMIE" title='llvm::ARMBaseInstrInfo::CreateTargetMIHazardRecognizer' data-ref="_ZNK4llvm16ARMBaseInstrInfo30CreateTargetMIHazardRecognizerEPKNS_18InstrItineraryDataEPKNS_13ScheduleDAGMIE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo30CreateTargetMIHazardRecognizerEPKNS_18InstrItineraryDataEPKNS_13ScheduleDAGMIE">CreateTargetMIHazardRecognizer</dfn>(</td></tr>
<tr><th id="141">141</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData" data-ref-filename="llvm..InstrItineraryData">InstrItineraryData</a> *<dfn class="local col5 decl" id="45II" title='II' data-type='const llvm::InstrItineraryData *' data-ref="45II" data-ref-filename="45II">II</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI" title='llvm::ScheduleDAGMI' data-ref="llvm::ScheduleDAGMI" data-ref-filename="llvm..ScheduleDAGMI">ScheduleDAGMI</a> *<dfn class="local col6 decl" id="46DAG" title='DAG' data-type='const llvm::ScheduleDAGMI *' data-ref="46DAG" data-ref-filename="46DAG">DAG</dfn>) <em>const</em> {</td></tr>
<tr><th id="142">142</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MultiHazardRecognizer.h.html#llvm::MultiHazardRecognizer" title='llvm::MultiHazardRecognizer' data-ref="llvm::MultiHazardRecognizer" data-ref-filename="llvm..MultiHazardRecognizer">MultiHazardRecognizer</a> *<dfn class="local col7 decl" id="47MHR" title='MHR' data-type='llvm::MultiHazardRecognizer *' data-ref="47MHR" data-ref-filename="47MHR">MHR</dfn> = <b>new</b> <a class="type" href="../../../include/llvm/CodeGen/MultiHazardRecognizer.h.html#llvm::MultiHazardRecognizer" title='llvm::MultiHazardRecognizer' data-ref="llvm::MultiHazardRecognizer" data-ref-filename="llvm..MultiHazardRecognizer">MultiHazardRecognizer</a><a class="ref fn" href="../../../include/llvm/CodeGen/MultiHazardRecognizer.h.html#_ZN4llvm21MultiHazardRecognizerC1Ev" title='llvm::MultiHazardRecognizer::MultiHazardRecognizer' data-ref="_ZN4llvm21MultiHazardRecognizerC1Ev" data-ref-filename="_ZN4llvm21MultiHazardRecognizerC1Ev">(</a>);</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td>  <i>// We would like to restrict this hazard recognizer to only</i></td></tr>
<tr><th id="145">145</th><td><i>  // post-RA scheduling; we can tell that we're post-RA because we don't</i></td></tr>
<tr><th id="146">146</th><td><i>  // track VRegLiveness.</i></td></tr>
<tr><th id="147">147</th><td><i>  // Cortex-M7: TRM indicates that there is a single ITCM bank and two DTCM</i></td></tr>
<tr><th id="148">148</th><td><i>  //            banks banked on bit 2.  Assume that TCMs are in use.</i></td></tr>
<tr><th id="149">149</th><td>  <b>if</b> (<a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget10isCortexM7Ev" title='llvm::ARMSubtarget::isCortexM7' data-ref="_ZNK4llvm12ARMSubtarget10isCortexM7Ev" data-ref-filename="_ZNK4llvm12ARMSubtarget10isCortexM7Ev">isCortexM7</a>() &amp;&amp; !<a class="local col6 ref" href="#46DAG" title='DAG' data-ref="46DAG" data-ref-filename="46DAG">DAG</a>-&gt;<a class="virtual ref fn" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13ScheduleDAGMI15hasVRegLivenessEv" title='llvm::ScheduleDAGMI::hasVRegLiveness' data-ref="_ZNK4llvm13ScheduleDAGMI15hasVRegLivenessEv" data-ref-filename="_ZNK4llvm13ScheduleDAGMI15hasVRegLivenessEv">hasVRegLiveness</a>())</td></tr>
<tr><th id="150">150</th><td>    <a class="local col7 ref" href="#47MHR" title='MHR' data-ref="47MHR" data-ref-filename="47MHR">MHR</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MultiHazardRecognizer.h.html#_ZN4llvm21MultiHazardRecognizer19AddHazardRecognizerEOSt10unique_ptrINS_24ScheduleHazardRecognizerESt14default_deleteIS2_EE" title='llvm::MultiHazardRecognizer::AddHazardRecognizer' data-ref="_ZN4llvm21MultiHazardRecognizer19AddHazardRecognizerEOSt10unique_ptrINS_24ScheduleHazardRecognizerESt14default_deleteIS2_EE" data-ref-filename="_ZN4llvm21MultiHazardRecognizer19AddHazardRecognizerEOSt10unique_ptrINS_24ScheduleHazardRecognizerESt14default_deleteIS2_EE">AddHazardRecognizer</a>(</td></tr>
<tr><th id="151">151</th><td>        <span class='ref fn fake' title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-ref="_ZNSt10unique_ptrC1EOSt10unique_ptrITL0__TL0_0_E" data-ref-filename="_ZNSt10unique_ptrC1EOSt10unique_ptrITL0__TL0_0_E"></span><span class="namespace">std::</span><span class='ref fn' title='std::make_unique' data-ref="_ZSt11make_uniqueDpOT0_" data-ref-filename="_ZSt11make_uniqueDpOT0_">make_unique</span>&lt;<a class="type" href="ARMHazardRecognizer.h.html#llvm::ARMBankConflictHazardRecognizer" title='llvm::ARMBankConflictHazardRecognizer' data-ref="llvm::ARMBankConflictHazardRecognizer" data-ref-filename="llvm..ARMBankConflictHazardRecognizer">ARMBankConflictHazardRecognizer</a>&gt;(<span class='refarg'><a class="local col6 ref" href="#46DAG" title='DAG' data-ref="46DAG" data-ref-filename="46DAG">DAG</a></span>, <var>0x4</var>, <b>true</b>));</td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td>  <i>// Not inserting ARMHazardRecognizerFPMLx because that would change</i></td></tr>
<tr><th id="154">154</th><td><i>  // legacy behavior</i></td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td>  <em>auto</em> <dfn class="local col8 decl" id="48BHR" title='BHR' data-type='llvm::ScheduleHazardRecognizer *' data-ref="48BHR" data-ref-filename="48BHR">BHR</dfn> = <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo30CreateTargetMIHazardRecognizerEPKNS_18InstrItineraryDataEPKNS_13ScheduleDAGMIE" title='llvm::TargetInstrInfo::CreateTargetMIHazardRecognizer' data-ref="_ZNK4llvm15TargetInstrInfo30CreateTargetMIHazardRecognizerEPKNS_18InstrItineraryDataEPKNS_13ScheduleDAGMIE" data-ref-filename="_ZNK4llvm15TargetInstrInfo30CreateTargetMIHazardRecognizerEPKNS_18InstrItineraryDataEPKNS_13ScheduleDAGMIE">CreateTargetMIHazardRecognizer</a>(<a class="local col5 ref" href="#45II" title='II' data-ref="45II" data-ref-filename="45II">II</a>, <a class="local col6 ref" href="#46DAG" title='DAG' data-ref="46DAG" data-ref-filename="46DAG">DAG</a>);</td></tr>
<tr><th id="157">157</th><td>  <a class="local col7 ref" href="#47MHR" title='MHR' data-ref="47MHR" data-ref-filename="47MHR">MHR</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MultiHazardRecognizer.h.html#_ZN4llvm21MultiHazardRecognizer19AddHazardRecognizerEOSt10unique_ptrINS_24ScheduleHazardRecognizerESt14default_deleteIS2_EE" title='llvm::MultiHazardRecognizer::AddHazardRecognizer' data-ref="_ZN4llvm21MultiHazardRecognizer19AddHazardRecognizerEOSt10unique_ptrINS_24ScheduleHazardRecognizerESt14default_deleteIS2_EE" data-ref-filename="_ZN4llvm21MultiHazardRecognizer19AddHazardRecognizerEOSt10unique_ptrINS_24ScheduleHazardRecognizerESt14default_deleteIS2_EE">AddHazardRecognizer</a>(<span class="namespace">std::</span><span class='type' title='std::unique_ptr' data-ref="std::unique_ptr" data-ref-filename="std..unique_ptr">unique_ptr</span>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer" title='llvm::ScheduleHazardRecognizer' data-ref="llvm::ScheduleHazardRecognizer" data-ref-filename="llvm..ScheduleHazardRecognizer">ScheduleHazardRecognizer</a>&gt;<span class='ref fn' title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-ref="_ZNSt10unique_ptrC1ENSt15__uniq_ptr_implIT_T0_E7pointerE" data-ref-filename="_ZNSt10unique_ptrC1ENSt15__uniq_ptr_implIT_T0_E7pointerE">(</span><a class="local col8 ref" href="#48BHR" title='BHR' data-ref="48BHR" data-ref-filename="48BHR">BHR</a>));</td></tr>
<tr><th id="158">158</th><td>  <b>return</b> <a class="local col7 ref" href="#47MHR" title='MHR' data-ref="47MHR" data-ref-filename="47MHR">MHR</a>;</td></tr>
<tr><th id="159">159</th><td>}</td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td><i>// Called during post-RA scheduling when FeatureUseMISched is not set</i></td></tr>
<tr><th id="162">162</th><td><a class="type" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer" title='llvm::ScheduleHazardRecognizer' data-ref="llvm::ScheduleHazardRecognizer" data-ref-filename="llvm..ScheduleHazardRecognizer">ScheduleHazardRecognizer</a> *<a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::</td></tr>
<tr><th id="163">163</th><td><dfn class="virtual decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo34CreateTargetPostRAHazardRecognizerEPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGE" title='llvm::ARMBaseInstrInfo::CreateTargetPostRAHazardRecognizer' data-ref="_ZNK4llvm16ARMBaseInstrInfo34CreateTargetPostRAHazardRecognizerEPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo34CreateTargetPostRAHazardRecognizerEPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGE">CreateTargetPostRAHazardRecognizer</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData" data-ref-filename="llvm..InstrItineraryData">InstrItineraryData</a> *<dfn class="local col9 decl" id="49II" title='II' data-type='const llvm::InstrItineraryData *' data-ref="49II" data-ref-filename="49II">II</dfn>,</td></tr>
<tr><th id="164">164</th><td>                                   <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG" title='llvm::ScheduleDAG' data-ref="llvm::ScheduleDAG" data-ref-filename="llvm..ScheduleDAG">ScheduleDAG</a> *<dfn class="local col0 decl" id="50DAG" title='DAG' data-type='const llvm::ScheduleDAG *' data-ref="50DAG" data-ref-filename="50DAG">DAG</dfn>) <em>const</em> {</td></tr>
<tr><th id="165">165</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MultiHazardRecognizer.h.html#llvm::MultiHazardRecognizer" title='llvm::MultiHazardRecognizer' data-ref="llvm::MultiHazardRecognizer" data-ref-filename="llvm..MultiHazardRecognizer">MultiHazardRecognizer</a> *<dfn class="local col1 decl" id="51MHR" title='MHR' data-type='llvm::MultiHazardRecognizer *' data-ref="51MHR" data-ref-filename="51MHR">MHR</dfn> = <b>new</b> <a class="type" href="../../../include/llvm/CodeGen/MultiHazardRecognizer.h.html#llvm::MultiHazardRecognizer" title='llvm::MultiHazardRecognizer' data-ref="llvm::MultiHazardRecognizer" data-ref-filename="llvm..MultiHazardRecognizer">MultiHazardRecognizer</a><a class="ref fn" href="../../../include/llvm/CodeGen/MultiHazardRecognizer.h.html#_ZN4llvm21MultiHazardRecognizerC1Ev" title='llvm::MultiHazardRecognizer::MultiHazardRecognizer' data-ref="_ZN4llvm21MultiHazardRecognizerC1Ev" data-ref-filename="_ZN4llvm21MultiHazardRecognizerC1Ev">(</a>);</td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td>  <b>if</b> (<a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget8isThumb2Ev" title='llvm::ARMSubtarget::isThumb2' data-ref="_ZNK4llvm12ARMSubtarget8isThumb2Ev" data-ref-filename="_ZNK4llvm12ARMSubtarget8isThumb2Ev">isThumb2</a>() || <a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget11hasVFP2BaseEv" title='llvm::ARMSubtarget::hasVFP2Base' data-ref="_ZNK4llvm12ARMSubtarget11hasVFP2BaseEv" data-ref-filename="_ZNK4llvm12ARMSubtarget11hasVFP2BaseEv">hasVFP2Base</a>())</td></tr>
<tr><th id="168">168</th><td>    <a class="local col1 ref" href="#51MHR" title='MHR' data-ref="51MHR" data-ref-filename="51MHR">MHR</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MultiHazardRecognizer.h.html#_ZN4llvm21MultiHazardRecognizer19AddHazardRecognizerEOSt10unique_ptrINS_24ScheduleHazardRecognizerESt14default_deleteIS2_EE" title='llvm::MultiHazardRecognizer::AddHazardRecognizer' data-ref="_ZN4llvm21MultiHazardRecognizer19AddHazardRecognizerEOSt10unique_ptrINS_24ScheduleHazardRecognizerESt14default_deleteIS2_EE" data-ref-filename="_ZN4llvm21MultiHazardRecognizer19AddHazardRecognizerEOSt10unique_ptrINS_24ScheduleHazardRecognizerESt14default_deleteIS2_EE">AddHazardRecognizer</a>(<span class='ref fn fake' title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-ref="_ZNSt10unique_ptrC1EOSt10unique_ptrITL0__TL0_0_E" data-ref-filename="_ZNSt10unique_ptrC1EOSt10unique_ptrITL0__TL0_0_E"></span><span class="namespace">std::</span><span class='ref fn' title='std::make_unique' data-ref="_ZSt11make_uniqueDpOT0_" data-ref-filename="_ZSt11make_uniqueDpOT0_">make_unique</span>&lt;<a class="type" href="ARMHazardRecognizer.h.html#llvm::ARMHazardRecognizerFPMLx" title='llvm::ARMHazardRecognizerFPMLx' data-ref="llvm::ARMHazardRecognizerFPMLx" data-ref-filename="llvm..ARMHazardRecognizerFPMLx">ARMHazardRecognizerFPMLx</a>&gt;());</td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td>  <em>auto</em> <dfn class="local col2 decl" id="52BHR" title='BHR' data-type='llvm::ScheduleHazardRecognizer *' data-ref="52BHR" data-ref-filename="52BHR">BHR</dfn> = <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo34CreateTargetPostRAHazardRecognizerEPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGE" title='llvm::TargetInstrInfo::CreateTargetPostRAHazardRecognizer' data-ref="_ZNK4llvm15TargetInstrInfo34CreateTargetPostRAHazardRecognizerEPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGE" data-ref-filename="_ZNK4llvm15TargetInstrInfo34CreateTargetPostRAHazardRecognizerEPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGE">CreateTargetPostRAHazardRecognizer</a>(<a class="local col9 ref" href="#49II" title='II' data-ref="49II" data-ref-filename="49II">II</a>, <a class="local col0 ref" href="#50DAG" title='DAG' data-ref="50DAG" data-ref-filename="50DAG">DAG</a>);</td></tr>
<tr><th id="171">171</th><td>  <b>if</b> (<a class="local col2 ref" href="#52BHR" title='BHR' data-ref="52BHR" data-ref-filename="52BHR">BHR</a>)</td></tr>
<tr><th id="172">172</th><td>    <a class="local col1 ref" href="#51MHR" title='MHR' data-ref="51MHR" data-ref-filename="51MHR">MHR</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MultiHazardRecognizer.h.html#_ZN4llvm21MultiHazardRecognizer19AddHazardRecognizerEOSt10unique_ptrINS_24ScheduleHazardRecognizerESt14default_deleteIS2_EE" title='llvm::MultiHazardRecognizer::AddHazardRecognizer' data-ref="_ZN4llvm21MultiHazardRecognizer19AddHazardRecognizerEOSt10unique_ptrINS_24ScheduleHazardRecognizerESt14default_deleteIS2_EE" data-ref-filename="_ZN4llvm21MultiHazardRecognizer19AddHazardRecognizerEOSt10unique_ptrINS_24ScheduleHazardRecognizerESt14default_deleteIS2_EE">AddHazardRecognizer</a>(<span class="namespace">std::</span><span class='type' title='std::unique_ptr' data-ref="std::unique_ptr" data-ref-filename="std..unique_ptr">unique_ptr</span>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer" title='llvm::ScheduleHazardRecognizer' data-ref="llvm::ScheduleHazardRecognizer" data-ref-filename="llvm..ScheduleHazardRecognizer">ScheduleHazardRecognizer</a>&gt;<span class='ref fn' title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-ref="_ZNSt10unique_ptrC1ENSt15__uniq_ptr_implIT_T0_E7pointerE" data-ref-filename="_ZNSt10unique_ptrC1ENSt15__uniq_ptr_implIT_T0_E7pointerE">(</span><a class="local col2 ref" href="#52BHR" title='BHR' data-ref="52BHR" data-ref-filename="52BHR">BHR</a>));</td></tr>
<tr><th id="173">173</th><td>  <b>return</b> <a class="local col1 ref" href="#51MHR" title='MHR' data-ref="51MHR" data-ref-filename="51MHR">MHR</a>;</td></tr>
<tr><th id="174">174</th><td>}</td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo21convertToThreeAddressERNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEERN6036177" title='llvm::ARMBaseInstrInfo::convertToThreeAddress' data-ref="_ZNK4llvm16ARMBaseInstrInfo21convertToThreeAddressERNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEERN6036177" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo21convertToThreeAddressERNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEERN6036177">convertToThreeAddress</dfn>(</td></tr>
<tr><th id="177">177</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator" data-ref-filename="llvm..MachineFunction..iterator">iterator</a> &amp;<dfn class="local col3 decl" id="53MFI" title='MFI' data-type='MachineFunction::iterator &amp;' data-ref="53MFI" data-ref-filename="53MFI">MFI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="54MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="54MI" data-ref-filename="54MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables" title='llvm::LiveVariables' data-ref="llvm::LiveVariables" data-ref-filename="llvm..LiveVariables">LiveVariables</a> *<dfn class="local col5 decl" id="55LV" title='LV' data-type='llvm::LiveVariables *' data-ref="55LV" data-ref-filename="55LV">LV</dfn>) <em>const</em> {</td></tr>
<tr><th id="178">178</th><td>  <i>// FIXME: Thumb2 support.</i></td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td>  <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnableARM3Addr" title='EnableARM3Addr' data-use='m' data-ref="EnableARM3Addr" data-ref-filename="EnableARM3Addr">EnableARM3Addr</a>)</td></tr>
<tr><th id="181">181</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="56MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="56MF" data-ref-filename="56MF">MF</dfn> = *<a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI" data-ref-filename="54MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="184">184</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="57TSFlags" title='TSFlags' data-type='uint64_t' data-ref="57TSFlags" data-ref-filename="57TSFlags">TSFlags</dfn> = <a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI" data-ref-filename="54MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a>;</td></tr>
<tr><th id="185">185</th><td>  <em>bool</em> <dfn class="local col8 decl" id="58isPre" title='isPre' data-type='bool' data-ref="58isPre" data-ref-filename="58isPre">isPre</dfn> = <b>false</b>;</td></tr>
<tr><th id="186">186</th><td>  <b>switch</b> ((<a class="local col7 ref" href="#57TSFlags" title='TSFlags' data-ref="57TSFlags" data-ref-filename="57TSFlags">TSFlags</a> &amp; <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::IndexModeMask" title='llvm::ARMII::IndexModeMask' data-ref="llvm::ARMII::IndexModeMask" data-ref-filename="llvm..ARMII..IndexModeMask">IndexModeMask</a>) &gt;&gt; <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::IndexModeShift" title='llvm::ARMII::IndexModeShift' data-ref="llvm::ARMII::IndexModeShift" data-ref-filename="llvm..ARMII..IndexModeShift">IndexModeShift</a>) {</td></tr>
<tr><th id="187">187</th><td>  <b>default</b>: <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="188">188</th><td>  <b>case</b> <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::IndexModePre" title='llvm::ARMII::IndexModePre' data-ref="llvm::ARMII::IndexModePre" data-ref-filename="llvm..ARMII..IndexModePre">IndexModePre</a>:</td></tr>
<tr><th id="189">189</th><td>    <a class="local col8 ref" href="#58isPre" title='isPre' data-ref="58isPre" data-ref-filename="58isPre">isPre</a> = <b>true</b>;</td></tr>
<tr><th id="190">190</th><td>    <b>break</b>;</td></tr>
<tr><th id="191">191</th><td>  <b>case</b> <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::IndexModePost" title='llvm::ARMII::IndexModePost' data-ref="llvm::ARMII::IndexModePost" data-ref-filename="llvm..ARMII..IndexModePost">IndexModePost</a>:</td></tr>
<tr><th id="192">192</th><td>    <b>break</b>;</td></tr>
<tr><th id="193">193</th><td>  }</td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td>  <i>// Try splitting an indexed load/store to an un-indexed one plus an add/sub</i></td></tr>
<tr><th id="196">196</th><td><i>  // operation.</i></td></tr>
<tr><th id="197">197</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="59MemOpc" title='MemOpc' data-type='unsigned int' data-ref="59MemOpc" data-ref-filename="59MemOpc">MemOpc</dfn> = <a class="virtual member fn" href="ARMBaseInstrInfo.h.html#_ZNK4llvm16ARMBaseInstrInfo18getUnindexedOpcodeEj" title='llvm::ARMBaseInstrInfo::getUnindexedOpcode' data-ref="_ZNK4llvm16ARMBaseInstrInfo18getUnindexedOpcodeEj" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo18getUnindexedOpcodeEj">getUnindexedOpcode</a>(<a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI" data-ref-filename="54MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="198">198</th><td>  <b>if</b> (<a class="local col9 ref" href="#59MemOpc" title='MemOpc' data-ref="59MemOpc" data-ref-filename="59MemOpc">MemOpc</a> == <var>0</var>)</td></tr>
<tr><th id="199">199</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="200">200</th><td></td></tr>
<tr><th id="201">201</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="60UpdateMI" title='UpdateMI' data-type='llvm::MachineInstr *' data-ref="60UpdateMI" data-ref-filename="60UpdateMI">UpdateMI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="202">202</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="61MemMI" title='MemMI' data-type='llvm::MachineInstr *' data-ref="61MemMI" data-ref-filename="61MemMI">MemMI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="203">203</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="62AddrMode" title='AddrMode' data-type='unsigned int' data-ref="62AddrMode" data-ref-filename="62AddrMode">AddrMode</dfn> = (<a class="local col7 ref" href="#57TSFlags" title='TSFlags' data-ref="57TSFlags" data-ref-filename="57TSFlags">TSFlags</a> &amp; <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrModeMask" title='llvm::ARMII::AddrModeMask' data-ref="llvm::ARMII::AddrModeMask" data-ref-filename="llvm..ARMII..AddrModeMask">AddrModeMask</a>);</td></tr>
<tr><th id="204">204</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col3 decl" id="63MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="63MCID" data-ref-filename="63MCID">MCID</dfn> = <a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI" data-ref-filename="54MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="205">205</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="64NumOps" title='NumOps' data-type='unsigned int' data-ref="64NumOps" data-ref-filename="64NumOps">NumOps</dfn> = <a class="local col3 ref" href="#63MCID" title='MCID' data-ref="63MCID" data-ref-filename="63MCID">MCID</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="206">206</th><td>  <em>bool</em> <dfn class="local col5 decl" id="65isLoad" title='isLoad' data-type='bool' data-ref="65isLoad" data-ref-filename="65isLoad">isLoad</dfn> = !<a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI" data-ref-filename="54MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>();</td></tr>
<tr><th id="207">207</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="66WB" title='WB' data-type='const llvm::MachineOperand &amp;' data-ref="66WB" data-ref-filename="66WB">WB</dfn> = <a class="local col5 ref" href="#65isLoad" title='isLoad' data-ref="65isLoad" data-ref-filename="65isLoad">isLoad</a> ? <a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI" data-ref-filename="54MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>) : <a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI" data-ref-filename="54MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="208">208</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="67Base" title='Base' data-type='const llvm::MachineOperand &amp;' data-ref="67Base" data-ref-filename="67Base">Base</dfn> = <a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI" data-ref-filename="54MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="209">209</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="68Offset" title='Offset' data-type='const llvm::MachineOperand &amp;' data-ref="68Offset" data-ref-filename="68Offset">Offset</dfn> = <a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI" data-ref-filename="54MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#64NumOps" title='NumOps' data-ref="64NumOps" data-ref-filename="64NumOps">NumOps</a> - <var>3</var>);</td></tr>
<tr><th id="210">210</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="69WBReg" title='WBReg' data-type='llvm::Register' data-ref="69WBReg" data-ref-filename="69WBReg">WBReg</dfn> = <a class="local col6 ref" href="#66WB" title='WB' data-ref="66WB" data-ref-filename="66WB">WB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="211">211</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="70BaseReg" title='BaseReg' data-type='llvm::Register' data-ref="70BaseReg" data-ref-filename="70BaseReg">BaseReg</dfn> = <a class="local col7 ref" href="#67Base" title='Base' data-ref="67Base" data-ref-filename="67Base">Base</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="212">212</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="71OffReg" title='OffReg' data-type='llvm::Register' data-ref="71OffReg" data-ref-filename="71OffReg">OffReg</dfn> = <a class="local col8 ref" href="#68Offset" title='Offset' data-ref="68Offset" data-ref-filename="68Offset">Offset</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="213">213</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="72OffImm" title='OffImm' data-type='unsigned int' data-ref="72OffImm" data-ref-filename="72OffImm">OffImm</dfn> = <a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI" data-ref-filename="54MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#64NumOps" title='NumOps' data-ref="64NumOps" data-ref-filename="64NumOps">NumOps</a> - <var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="214">214</th><td>  <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes" data-ref-filename="llvm..ARMCC..CondCodes">CondCodes</a> <dfn class="local col3 decl" id="73Pred" title='Pred' data-type='ARMCC::CondCodes' data-ref="73Pred" data-ref-filename="73Pred">Pred</dfn> = (<span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes" data-ref-filename="llvm..ARMCC..CondCodes">CondCodes</a>)<a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI" data-ref-filename="54MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#64NumOps" title='NumOps' data-ref="64NumOps" data-ref-filename="64NumOps">NumOps</a> - <var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="215">215</th><td>  <b>switch</b> (<a class="local col2 ref" href="#62AddrMode" title='AddrMode' data-ref="62AddrMode" data-ref-filename="62AddrMode">AddrMode</a>) {</td></tr>
<tr><th id="216">216</th><td>  <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown indexed op!"</q>);</td></tr>
<tr><th id="217">217</th><td>  <b>case</b> <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode2" title='llvm::ARMII::AddrMode2' data-ref="llvm::ARMII::AddrMode2" data-ref-filename="llvm..ARMII..AddrMode2">AddrMode2</a>: {</td></tr>
<tr><th id="218">218</th><td>    <em>bool</em> <dfn class="local col4 decl" id="74isSub" title='isSub' data-type='bool' data-ref="74isSub" data-ref-filename="74isSub">isSub</dfn> = <span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM8getAM2OpEj" title='llvm::ARM_AM::getAM2Op' data-ref="_ZN4llvm6ARM_AM8getAM2OpEj" data-ref-filename="_ZN4llvm6ARM_AM8getAM2OpEj">getAM2Op</a>(<a class="local col2 ref" href="#72OffImm" title='OffImm' data-ref="72OffImm" data-ref-filename="72OffImm">OffImm</a>) == <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::sub" title='llvm::ARM_AM::sub' data-ref="llvm::ARM_AM::sub" data-ref-filename="llvm..ARM_AM..sub">sub</a>;</td></tr>
<tr><th id="219">219</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="75Amt" title='Amt' data-type='unsigned int' data-ref="75Amt" data-ref-filename="75Amt">Amt</dfn> = <span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM12getAM2OffsetEj" title='llvm::ARM_AM::getAM2Offset' data-ref="_ZN4llvm6ARM_AM12getAM2OffsetEj" data-ref-filename="_ZN4llvm6ARM_AM12getAM2OffsetEj">getAM2Offset</a>(<a class="local col2 ref" href="#72OffImm" title='OffImm' data-ref="72OffImm" data-ref-filename="72OffImm">OffImm</a>);</td></tr>
<tr><th id="220">220</th><td>    <b>if</b> (<a class="local col1 ref" href="#71OffReg" title='OffReg' data-ref="71OffReg" data-ref-filename="71OffReg">OffReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <var>0</var>) {</td></tr>
<tr><th id="221">221</th><td>      <b>if</b> (<span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM11getSOImmValEj" title='llvm::ARM_AM::getSOImmVal' data-ref="_ZN4llvm6ARM_AM11getSOImmValEj" data-ref-filename="_ZN4llvm6ARM_AM11getSOImmValEj">getSOImmVal</a>(<a class="local col5 ref" href="#75Amt" title='Amt' data-ref="75Amt" data-ref-filename="75Amt">Amt</a>) == -<var>1</var>)</td></tr>
<tr><th id="222">222</th><td>        <i>// Can't encode it in a so_imm operand. This transformation will</i></td></tr>
<tr><th id="223">223</th><td><i>        // add more than 1 instruction. Abandon!</i></td></tr>
<tr><th id="224">224</th><td>        <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="225">225</th><td>      <a class="local col0 ref" href="#60UpdateMI" title='UpdateMI' data-ref="60UpdateMI" data-ref-filename="60UpdateMI">UpdateMI</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#56MF" title='MF' data-ref="56MF" data-ref-filename="56MF">MF</a></span>, <a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI" data-ref-filename="54MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="226">226</th><td>                         <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col4 ref" href="#74isSub" title='isSub' data-ref="74isSub" data-ref-filename="74isSub">isSub</a> ? <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::SUBri" title='llvm::ARM::SUBri' data-ref="llvm::ARM::SUBri" data-ref-filename="llvm..ARM..SUBri">SUBri</a> : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::ADDri" title='llvm::ARM::ADDri' data-ref="llvm::ARM::ADDri" data-ref-filename="llvm..ARM..ADDri">ADDri</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#69WBReg" title='WBReg' data-ref="69WBReg" data-ref-filename="69WBReg">WBReg</a>)</td></tr>
<tr><th id="227">227</th><td>                     .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#70BaseReg" title='BaseReg' data-ref="70BaseReg" data-ref-filename="70BaseReg">BaseReg</a>)</td></tr>
<tr><th id="228">228</th><td>                     .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col5 ref" href="#75Amt" title='Amt' data-ref="75Amt" data-ref-filename="75Amt">Amt</a>)</td></tr>
<tr><th id="229">229</th><td>                     .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<a class="local col3 ref" href="#73Pred" title='Pred' data-ref="73Pred" data-ref-filename="73Pred">Pred</a>))</td></tr>
<tr><th id="230">230</th><td>                     .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL10condCodeOpEj" title='llvm::condCodeOp' data-ref="_ZN4llvmL10condCodeOpEj" data-ref-filename="_ZN4llvmL10condCodeOpEj">condCodeOp</a>());</td></tr>
<tr><th id="231">231</th><td>    } <b>else</b> <b>if</b> (<a class="local col5 ref" href="#75Amt" title='Amt' data-ref="75Amt" data-ref-filename="75Amt">Amt</a> != <var>0</var>) {</td></tr>
<tr><th id="232">232</th><td>      <span class="namespace">ARM_AM::</span><a class="type" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc" title='llvm::ARM_AM::ShiftOpc' data-ref="llvm::ARM_AM::ShiftOpc" data-ref-filename="llvm..ARM_AM..ShiftOpc">ShiftOpc</a> <dfn class="local col6 decl" id="76ShOpc" title='ShOpc' data-type='ARM_AM::ShiftOpc' data-ref="76ShOpc" data-ref-filename="76ShOpc">ShOpc</dfn> = <span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM14getAM2ShiftOpcEj" title='llvm::ARM_AM::getAM2ShiftOpc' data-ref="_ZN4llvm6ARM_AM14getAM2ShiftOpcEj" data-ref-filename="_ZN4llvm6ARM_AM14getAM2ShiftOpcEj">getAM2ShiftOpc</a>(<a class="local col2 ref" href="#72OffImm" title='OffImm' data-ref="72OffImm" data-ref-filename="72OffImm">OffImm</a>);</td></tr>
<tr><th id="233">233</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="77SOOpc" title='SOOpc' data-type='unsigned int' data-ref="77SOOpc" data-ref-filename="77SOOpc">SOOpc</dfn> = <span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM11getSORegOpcENS0_8ShiftOpcEj" title='llvm::ARM_AM::getSORegOpc' data-ref="_ZN4llvm6ARM_AM11getSORegOpcENS0_8ShiftOpcEj" data-ref-filename="_ZN4llvm6ARM_AM11getSORegOpcENS0_8ShiftOpcEj">getSORegOpc</a>(<a class="local col6 ref" href="#76ShOpc" title='ShOpc' data-ref="76ShOpc" data-ref-filename="76ShOpc">ShOpc</a>, <a class="local col5 ref" href="#75Amt" title='Amt' data-ref="75Amt" data-ref-filename="75Amt">Amt</a>);</td></tr>
<tr><th id="234">234</th><td>      <a class="local col0 ref" href="#60UpdateMI" title='UpdateMI' data-ref="60UpdateMI" data-ref-filename="60UpdateMI">UpdateMI</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#56MF" title='MF' data-ref="56MF" data-ref-filename="56MF">MF</a></span>, <a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI" data-ref-filename="54MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="235">235</th><td>                         <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col4 ref" href="#74isSub" title='isSub' data-ref="74isSub" data-ref-filename="74isSub">isSub</a> ? <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::SUBrsi" title='llvm::ARM::SUBrsi' data-ref="llvm::ARM::SUBrsi" data-ref-filename="llvm..ARM..SUBrsi">SUBrsi</a> : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::ADDrsi" title='llvm::ARM::ADDrsi' data-ref="llvm::ARM::ADDrsi" data-ref-filename="llvm..ARM..ADDrsi">ADDrsi</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#69WBReg" title='WBReg' data-ref="69WBReg" data-ref-filename="69WBReg">WBReg</a>)</td></tr>
<tr><th id="236">236</th><td>                     .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#70BaseReg" title='BaseReg' data-ref="70BaseReg" data-ref-filename="70BaseReg">BaseReg</a>)</td></tr>
<tr><th id="237">237</th><td>                     .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#71OffReg" title='OffReg' data-ref="71OffReg" data-ref-filename="71OffReg">OffReg</a>)</td></tr>
<tr><th id="238">238</th><td>                     .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><var>0</var>)</td></tr>
<tr><th id="239">239</th><td>                     .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col7 ref" href="#77SOOpc" title='SOOpc' data-ref="77SOOpc" data-ref-filename="77SOOpc">SOOpc</a>)</td></tr>
<tr><th id="240">240</th><td>                     .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<a class="local col3 ref" href="#73Pred" title='Pred' data-ref="73Pred" data-ref-filename="73Pred">Pred</a>))</td></tr>
<tr><th id="241">241</th><td>                     .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL10condCodeOpEj" title='llvm::condCodeOp' data-ref="_ZN4llvmL10condCodeOpEj" data-ref-filename="_ZN4llvmL10condCodeOpEj">condCodeOp</a>());</td></tr>
<tr><th id="242">242</th><td>    } <b>else</b></td></tr>
<tr><th id="243">243</th><td>      <a class="local col0 ref" href="#60UpdateMI" title='UpdateMI' data-ref="60UpdateMI" data-ref-filename="60UpdateMI">UpdateMI</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#56MF" title='MF' data-ref="56MF" data-ref-filename="56MF">MF</a></span>, <a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI" data-ref-filename="54MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="244">244</th><td>                         <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col4 ref" href="#74isSub" title='isSub' data-ref="74isSub" data-ref-filename="74isSub">isSub</a> ? <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::SUBrr" title='llvm::ARM::SUBrr' data-ref="llvm::ARM::SUBrr" data-ref-filename="llvm..ARM..SUBrr">SUBrr</a> : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::ADDrr" title='llvm::ARM::ADDrr' data-ref="llvm::ARM::ADDrr" data-ref-filename="llvm..ARM..ADDrr">ADDrr</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#69WBReg" title='WBReg' data-ref="69WBReg" data-ref-filename="69WBReg">WBReg</a>)</td></tr>
<tr><th id="245">245</th><td>                     .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#70BaseReg" title='BaseReg' data-ref="70BaseReg" data-ref-filename="70BaseReg">BaseReg</a>)</td></tr>
<tr><th id="246">246</th><td>                     .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#71OffReg" title='OffReg' data-ref="71OffReg" data-ref-filename="71OffReg">OffReg</a>)</td></tr>
<tr><th id="247">247</th><td>                     .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<a class="local col3 ref" href="#73Pred" title='Pred' data-ref="73Pred" data-ref-filename="73Pred">Pred</a>))</td></tr>
<tr><th id="248">248</th><td>                     .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL10condCodeOpEj" title='llvm::condCodeOp' data-ref="_ZN4llvmL10condCodeOpEj" data-ref-filename="_ZN4llvmL10condCodeOpEj">condCodeOp</a>());</td></tr>
<tr><th id="249">249</th><td>    <b>break</b>;</td></tr>
<tr><th id="250">250</th><td>  }</td></tr>
<tr><th id="251">251</th><td>  <b>case</b> <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode3" title='llvm::ARMII::AddrMode3' data-ref="llvm::ARMII::AddrMode3" data-ref-filename="llvm..ARMII..AddrMode3">AddrMode3</a> : {</td></tr>
<tr><th id="252">252</th><td>    <em>bool</em> <dfn class="local col8 decl" id="78isSub" title='isSub' data-type='bool' data-ref="78isSub" data-ref-filename="78isSub">isSub</dfn> = <span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM8getAM3OpEj" title='llvm::ARM_AM::getAM3Op' data-ref="_ZN4llvm6ARM_AM8getAM3OpEj" data-ref-filename="_ZN4llvm6ARM_AM8getAM3OpEj">getAM3Op</a>(<a class="local col2 ref" href="#72OffImm" title='OffImm' data-ref="72OffImm" data-ref-filename="72OffImm">OffImm</a>) == <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::sub" title='llvm::ARM_AM::sub' data-ref="llvm::ARM_AM::sub" data-ref-filename="llvm..ARM_AM..sub">sub</a>;</td></tr>
<tr><th id="253">253</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="79Amt" title='Amt' data-type='unsigned int' data-ref="79Amt" data-ref-filename="79Amt">Amt</dfn> = <span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM12getAM3OffsetEj" title='llvm::ARM_AM::getAM3Offset' data-ref="_ZN4llvm6ARM_AM12getAM3OffsetEj" data-ref-filename="_ZN4llvm6ARM_AM12getAM3OffsetEj">getAM3Offset</a>(<a class="local col2 ref" href="#72OffImm" title='OffImm' data-ref="72OffImm" data-ref-filename="72OffImm">OffImm</a>);</td></tr>
<tr><th id="254">254</th><td>    <b>if</b> (<a class="local col1 ref" href="#71OffReg" title='OffReg' data-ref="71OffReg" data-ref-filename="71OffReg">OffReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <var>0</var>)</td></tr>
<tr><th id="255">255</th><td>      <i>// Immediate is 8-bits. It's guaranteed to fit in a so_imm operand.</i></td></tr>
<tr><th id="256">256</th><td>      <a class="local col0 ref" href="#60UpdateMI" title='UpdateMI' data-ref="60UpdateMI" data-ref-filename="60UpdateMI">UpdateMI</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#56MF" title='MF' data-ref="56MF" data-ref-filename="56MF">MF</a></span>, <a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI" data-ref-filename="54MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="257">257</th><td>                         <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col8 ref" href="#78isSub" title='isSub' data-ref="78isSub" data-ref-filename="78isSub">isSub</a> ? <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::SUBri" title='llvm::ARM::SUBri' data-ref="llvm::ARM::SUBri" data-ref-filename="llvm..ARM..SUBri">SUBri</a> : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::ADDri" title='llvm::ARM::ADDri' data-ref="llvm::ARM::ADDri" data-ref-filename="llvm..ARM..ADDri">ADDri</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#69WBReg" title='WBReg' data-ref="69WBReg" data-ref-filename="69WBReg">WBReg</a>)</td></tr>
<tr><th id="258">258</th><td>                     .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#70BaseReg" title='BaseReg' data-ref="70BaseReg" data-ref-filename="70BaseReg">BaseReg</a>)</td></tr>
<tr><th id="259">259</th><td>                     .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col9 ref" href="#79Amt" title='Amt' data-ref="79Amt" data-ref-filename="79Amt">Amt</a>)</td></tr>
<tr><th id="260">260</th><td>                     .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<a class="local col3 ref" href="#73Pred" title='Pred' data-ref="73Pred" data-ref-filename="73Pred">Pred</a>))</td></tr>
<tr><th id="261">261</th><td>                     .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL10condCodeOpEj" title='llvm::condCodeOp' data-ref="_ZN4llvmL10condCodeOpEj" data-ref-filename="_ZN4llvmL10condCodeOpEj">condCodeOp</a>());</td></tr>
<tr><th id="262">262</th><td>    <b>else</b></td></tr>
<tr><th id="263">263</th><td>      <a class="local col0 ref" href="#60UpdateMI" title='UpdateMI' data-ref="60UpdateMI" data-ref-filename="60UpdateMI">UpdateMI</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#56MF" title='MF' data-ref="56MF" data-ref-filename="56MF">MF</a></span>, <a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI" data-ref-filename="54MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="264">264</th><td>                         <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col8 ref" href="#78isSub" title='isSub' data-ref="78isSub" data-ref-filename="78isSub">isSub</a> ? <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::SUBrr" title='llvm::ARM::SUBrr' data-ref="llvm::ARM::SUBrr" data-ref-filename="llvm..ARM..SUBrr">SUBrr</a> : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::ADDrr" title='llvm::ARM::ADDrr' data-ref="llvm::ARM::ADDrr" data-ref-filename="llvm..ARM..ADDrr">ADDrr</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#69WBReg" title='WBReg' data-ref="69WBReg" data-ref-filename="69WBReg">WBReg</a>)</td></tr>
<tr><th id="265">265</th><td>                     .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#70BaseReg" title='BaseReg' data-ref="70BaseReg" data-ref-filename="70BaseReg">BaseReg</a>)</td></tr>
<tr><th id="266">266</th><td>                     .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#71OffReg" title='OffReg' data-ref="71OffReg" data-ref-filename="71OffReg">OffReg</a>)</td></tr>
<tr><th id="267">267</th><td>                     .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<a class="local col3 ref" href="#73Pred" title='Pred' data-ref="73Pred" data-ref-filename="73Pred">Pred</a>))</td></tr>
<tr><th id="268">268</th><td>                     .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL10condCodeOpEj" title='llvm::condCodeOp' data-ref="_ZN4llvmL10condCodeOpEj" data-ref-filename="_ZN4llvmL10condCodeOpEj">condCodeOp</a>());</td></tr>
<tr><th id="269">269</th><td>    <b>break</b>;</td></tr>
<tr><th id="270">270</th><td>  }</td></tr>
<tr><th id="271">271</th><td>  }</td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td>  <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>*&gt; <span class='ref fn fake' title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev" data-ref-filename="_ZNSt6vectorC1Ev"></span><dfn class="local col0 decl" id="80NewMIs" title='NewMIs' data-type='std::vector&lt;MachineInstr *&gt;' data-ref="80NewMIs" data-ref-filename="80NewMIs">NewMIs</dfn>;</td></tr>
<tr><th id="274">274</th><td>  <b>if</b> (<a class="local col8 ref" href="#58isPre" title='isPre' data-ref="58isPre" data-ref-filename="58isPre">isPre</a>) {</td></tr>
<tr><th id="275">275</th><td>    <b>if</b> (<a class="local col5 ref" href="#65isLoad" title='isLoad' data-ref="65isLoad" data-ref-filename="65isLoad">isLoad</a>)</td></tr>
<tr><th id="276">276</th><td>      <a class="local col1 ref" href="#61MemMI" title='MemMI' data-ref="61MemMI" data-ref-filename="61MemMI">MemMI</a> =</td></tr>
<tr><th id="277">277</th><td>          <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#56MF" title='MF' data-ref="56MF" data-ref-filename="56MF">MF</a></span>, <a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI" data-ref-filename="54MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#59MemOpc" title='MemOpc' data-ref="59MemOpc" data-ref-filename="59MemOpc">MemOpc</a>), <a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI" data-ref-filename="54MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="278">278</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#69WBReg" title='WBReg' data-ref="69WBReg" data-ref-filename="69WBReg">WBReg</a>)</td></tr>
<tr><th id="279">279</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="280">280</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col3 ref" href="#73Pred" title='Pred' data-ref="73Pred" data-ref-filename="73Pred">Pred</a>);</td></tr>
<tr><th id="281">281</th><td>    <b>else</b></td></tr>
<tr><th id="282">282</th><td>      <a class="local col1 ref" href="#61MemMI" title='MemMI' data-ref="61MemMI" data-ref-filename="61MemMI">MemMI</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#56MF" title='MF' data-ref="56MF" data-ref-filename="56MF">MF</a></span>, <a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI" data-ref-filename="54MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#59MemOpc" title='MemOpc' data-ref="59MemOpc" data-ref-filename="59MemOpc">MemOpc</a>))</td></tr>
<tr><th id="283">283</th><td>                  .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI" data-ref-filename="54MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="284">284</th><td>                  .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#69WBReg" title='WBReg' data-ref="69WBReg" data-ref-filename="69WBReg">WBReg</a>)</td></tr>
<tr><th id="285">285</th><td>                  .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><var>0</var>)</td></tr>
<tr><th id="286">286</th><td>                  .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="287">287</th><td>                  .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col3 ref" href="#73Pred" title='Pred' data-ref="73Pred" data-ref-filename="73Pred">Pred</a>);</td></tr>
<tr><th id="288">288</th><td>    <a class="local col0 ref" href="#80NewMIs" title='NewMIs' data-ref="80NewMIs" data-ref-filename="80NewMIs">NewMIs</a>.<span class='ref fn' title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_" data-ref-filename="_ZNSt6vector9push_backERKT_">push_back</span>(<a class="local col1 ref" href="#61MemMI" title='MemMI' data-ref="61MemMI" data-ref-filename="61MemMI">MemMI</a>);</td></tr>
<tr><th id="289">289</th><td>    <a class="local col0 ref" href="#80NewMIs" title='NewMIs' data-ref="80NewMIs" data-ref-filename="80NewMIs">NewMIs</a>.<span class='ref fn' title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_" data-ref-filename="_ZNSt6vector9push_backERKT_">push_back</span>(<a class="local col0 ref" href="#60UpdateMI" title='UpdateMI' data-ref="60UpdateMI" data-ref-filename="60UpdateMI">UpdateMI</a>);</td></tr>
<tr><th id="290">290</th><td>  } <b>else</b> {</td></tr>
<tr><th id="291">291</th><td>    <b>if</b> (<a class="local col5 ref" href="#65isLoad" title='isLoad' data-ref="65isLoad" data-ref-filename="65isLoad">isLoad</a>)</td></tr>
<tr><th id="292">292</th><td>      <a class="local col1 ref" href="#61MemMI" title='MemMI' data-ref="61MemMI" data-ref-filename="61MemMI">MemMI</a> =</td></tr>
<tr><th id="293">293</th><td>          <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#56MF" title='MF' data-ref="56MF" data-ref-filename="56MF">MF</a></span>, <a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI" data-ref-filename="54MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#59MemOpc" title='MemOpc' data-ref="59MemOpc" data-ref-filename="59MemOpc">MemOpc</a>), <a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI" data-ref-filename="54MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="294">294</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#70BaseReg" title='BaseReg' data-ref="70BaseReg" data-ref-filename="70BaseReg">BaseReg</a>)</td></tr>
<tr><th id="295">295</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="296">296</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col3 ref" href="#73Pred" title='Pred' data-ref="73Pred" data-ref-filename="73Pred">Pred</a>);</td></tr>
<tr><th id="297">297</th><td>    <b>else</b></td></tr>
<tr><th id="298">298</th><td>      <a class="local col1 ref" href="#61MemMI" title='MemMI' data-ref="61MemMI" data-ref-filename="61MemMI">MemMI</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#56MF" title='MF' data-ref="56MF" data-ref-filename="56MF">MF</a></span>, <a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI" data-ref-filename="54MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#59MemOpc" title='MemOpc' data-ref="59MemOpc" data-ref-filename="59MemOpc">MemOpc</a>))</td></tr>
<tr><th id="299">299</th><td>                  .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI" data-ref-filename="54MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="300">300</th><td>                  .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#70BaseReg" title='BaseReg' data-ref="70BaseReg" data-ref-filename="70BaseReg">BaseReg</a>)</td></tr>
<tr><th id="301">301</th><td>                  .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><var>0</var>)</td></tr>
<tr><th id="302">302</th><td>                  .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="303">303</th><td>                  .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col3 ref" href="#73Pred" title='Pred' data-ref="73Pred" data-ref-filename="73Pred">Pred</a>);</td></tr>
<tr><th id="304">304</th><td>    <b>if</b> (<a class="local col6 ref" href="#66WB" title='WB' data-ref="66WB" data-ref-filename="66WB">WB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv" data-ref-filename="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>())</td></tr>
<tr><th id="305">305</th><td>      <a class="local col0 ref" href="#60UpdateMI" title='UpdateMI' data-ref="60UpdateMI" data-ref-filename="60UpdateMI">UpdateMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsDeadEb" title='llvm::MachineOperand::setIsDead' data-ref="_ZN4llvm14MachineOperand9setIsDeadEb" data-ref-filename="_ZN4llvm14MachineOperand9setIsDeadEb">setIsDead</a>();</td></tr>
<tr><th id="306">306</th><td>    <a class="local col0 ref" href="#80NewMIs" title='NewMIs' data-ref="80NewMIs" data-ref-filename="80NewMIs">NewMIs</a>.<span class='ref fn' title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_" data-ref-filename="_ZNSt6vector9push_backERKT_">push_back</span>(<a class="local col0 ref" href="#60UpdateMI" title='UpdateMI' data-ref="60UpdateMI" data-ref-filename="60UpdateMI">UpdateMI</a>);</td></tr>
<tr><th id="307">307</th><td>    <a class="local col0 ref" href="#80NewMIs" title='NewMIs' data-ref="80NewMIs" data-ref-filename="80NewMIs">NewMIs</a>.<span class='ref fn' title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_" data-ref-filename="_ZNSt6vector9push_backERKT_">push_back</span>(<a class="local col1 ref" href="#61MemMI" title='MemMI' data-ref="61MemMI" data-ref-filename="61MemMI">MemMI</a>);</td></tr>
<tr><th id="308">308</th><td>  }</td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td>  <i>// Transfer LiveVariables states, kill / dead info.</i></td></tr>
<tr><th id="311">311</th><td>  <b>if</b> (<a class="local col5 ref" href="#55LV" title='LV' data-ref="55LV" data-ref-filename="55LV">LV</a>) {</td></tr>
<tr><th id="312">312</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="81i" title='i' data-type='unsigned int' data-ref="81i" data-ref-filename="81i">i</dfn> = <var>0</var>, <dfn class="local col2 decl" id="82e" title='e' data-type='unsigned int' data-ref="82e" data-ref-filename="82e">e</dfn> = <a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI" data-ref-filename="54MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col1 ref" href="#81i" title='i' data-ref="81i" data-ref-filename="81i">i</a> != <a class="local col2 ref" href="#82e" title='e' data-ref="82e" data-ref-filename="82e">e</a>; ++<a class="local col1 ref" href="#81i" title='i' data-ref="81i" data-ref-filename="81i">i</a>) {</td></tr>
<tr><th id="313">313</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="83MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="83MO" data-ref-filename="83MO">MO</dfn> = <a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI" data-ref-filename="54MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#81i" title='i' data-ref="81i" data-ref-filename="81i">i</a>);</td></tr>
<tr><th id="314">314</th><td>      <b>if</b> (<a class="local col3 ref" href="#83MO" title='MO' data-ref="83MO" data-ref-filename="83MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register17isVirtualRegisterEj" title='llvm::Register::isVirtualRegister' data-ref="_ZN4llvm8Register17isVirtualRegisterEj" data-ref-filename="_ZN4llvm8Register17isVirtualRegisterEj">isVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#83MO" title='MO' data-ref="83MO" data-ref-filename="83MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="315">315</th><td>        <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="84Reg" title='Reg' data-type='llvm::Register' data-ref="84Reg" data-ref-filename="84Reg">Reg</dfn> = <a class="local col3 ref" href="#83MO" title='MO' data-ref="83MO" data-ref-filename="83MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="316">316</th><td></td></tr>
<tr><th id="317">317</th><td>        <a class="type" href="../../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables" title='llvm::LiveVariables' data-ref="llvm::LiveVariables" data-ref-filename="llvm..LiveVariables">LiveVariables</a>::<a class="type" href="../../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::VarInfo" title='llvm::LiveVariables::VarInfo' data-ref="llvm::LiveVariables::VarInfo" data-ref-filename="llvm..LiveVariables..VarInfo">VarInfo</a> &amp;<dfn class="local col5 decl" id="85VI" title='VI' data-type='LiveVariables::VarInfo &amp;' data-ref="85VI" data-ref-filename="85VI">VI</dfn> = <a class="local col5 ref" href="#55LV" title='LV' data-ref="55LV" data-ref-filename="55LV">LV</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveVariables.h.html#_ZN4llvm13LiveVariables10getVarInfoENS_8RegisterE" title='llvm::LiveVariables::getVarInfo' data-ref="_ZN4llvm13LiveVariables10getVarInfoENS_8RegisterE" data-ref-filename="_ZN4llvm13LiveVariables10getVarInfoENS_8RegisterE">getVarInfo</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#84Reg" title='Reg' data-ref="84Reg" data-ref-filename="84Reg">Reg</a>);</td></tr>
<tr><th id="318">318</th><td>        <b>if</b> (<a class="local col3 ref" href="#83MO" title='MO' data-ref="83MO" data-ref-filename="83MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv" data-ref-filename="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>()) {</td></tr>
<tr><th id="319">319</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="86NewMI" title='NewMI' data-type='llvm::MachineInstr *' data-ref="86NewMI" data-ref-filename="86NewMI">NewMI</dfn> = (<a class="local col4 ref" href="#84Reg" title='Reg' data-ref="84Reg" data-ref-filename="84Reg">Reg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col9 ref" href="#69WBReg" title='WBReg' data-ref="69WBReg" data-ref-filename="69WBReg">WBReg</a>) ? <a class="local col0 ref" href="#60UpdateMI" title='UpdateMI' data-ref="60UpdateMI" data-ref-filename="60UpdateMI">UpdateMI</a> : <a class="local col1 ref" href="#61MemMI" title='MemMI' data-ref="61MemMI" data-ref-filename="61MemMI">MemMI</a>;</td></tr>
<tr><th id="320">320</th><td>          <b>if</b> (<a class="local col3 ref" href="#83MO" title='MO' data-ref="83MO" data-ref-filename="83MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv" data-ref-filename="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>())</td></tr>
<tr><th id="321">321</th><td>            <a class="local col5 ref" href="#55LV" title='LV' data-ref="55LV" data-ref-filename="55LV">LV</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveVariables.h.html#_ZN4llvm13LiveVariables22addVirtualRegisterDeadENS_8RegisterERNS_12MachineInstrEb" title='llvm::LiveVariables::addVirtualRegisterDead' data-ref="_ZN4llvm13LiveVariables22addVirtualRegisterDeadENS_8RegisterERNS_12MachineInstrEb" data-ref-filename="_ZN4llvm13LiveVariables22addVirtualRegisterDeadENS_8RegisterERNS_12MachineInstrEb">addVirtualRegisterDead</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#84Reg" title='Reg' data-ref="84Reg" data-ref-filename="84Reg">Reg</a>, <span class='refarg'>*<a class="local col6 ref" href="#86NewMI" title='NewMI' data-ref="86NewMI" data-ref-filename="86NewMI">NewMI</a></span>);</td></tr>
<tr><th id="322">322</th><td>        }</td></tr>
<tr><th id="323">323</th><td>        <b>if</b> (<a class="local col3 ref" href="#83MO" title='MO' data-ref="83MO" data-ref-filename="83MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv" data-ref-filename="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>() &amp;&amp; <a class="local col3 ref" href="#83MO" title='MO' data-ref="83MO" data-ref-filename="83MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>()) {</td></tr>
<tr><th id="324">324</th><td>          <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="87j" title='j' data-type='unsigned int' data-ref="87j" data-ref-filename="87j">j</dfn> = <var>0</var>; <a class="local col7 ref" href="#87j" title='j' data-ref="87j" data-ref-filename="87j">j</a> &lt; <var>2</var>; ++<a class="local col7 ref" href="#87j" title='j' data-ref="87j" data-ref-filename="87j">j</a>) {</td></tr>
<tr><th id="325">325</th><td>            <i>// Look at the two new MI's in reverse order.</i></td></tr>
<tr><th id="326">326</th><td>            <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="88NewMI" title='NewMI' data-type='llvm::MachineInstr *' data-ref="88NewMI" data-ref-filename="88NewMI">NewMI</dfn> = <a class="local col0 ref" href="#80NewMIs" title='NewMIs' data-ref="80NewMIs" data-ref-filename="80NewMIs">NewMIs</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm" data-ref-filename="_ZNSt6vectorixEm">[<a class="local col7 ref" href="#87j" title='j' data-ref="87j" data-ref-filename="87j">j</a>]</span>;</td></tr>
<tr><th id="327">327</th><td>            <b>if</b> (!<a class="local col8 ref" href="#88NewMI" title='NewMI' data-ref="88NewMI" data-ref-filename="88NewMI">NewMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">readsRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#84Reg" title='Reg' data-ref="84Reg" data-ref-filename="84Reg">Reg</a>))</td></tr>
<tr><th id="328">328</th><td>              <b>continue</b>;</td></tr>
<tr><th id="329">329</th><td>            <a class="local col5 ref" href="#55LV" title='LV' data-ref="55LV" data-ref-filename="55LV">LV</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveVariables.h.html#_ZN4llvm13LiveVariables24addVirtualRegisterKilledENS_8RegisterERNS_12MachineInstrEb" title='llvm::LiveVariables::addVirtualRegisterKilled' data-ref="_ZN4llvm13LiveVariables24addVirtualRegisterKilledENS_8RegisterERNS_12MachineInstrEb" data-ref-filename="_ZN4llvm13LiveVariables24addVirtualRegisterKilledENS_8RegisterERNS_12MachineInstrEb">addVirtualRegisterKilled</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#84Reg" title='Reg' data-ref="84Reg" data-ref-filename="84Reg">Reg</a>, <span class='refarg'>*<a class="local col8 ref" href="#88NewMI" title='NewMI' data-ref="88NewMI" data-ref-filename="88NewMI">NewMI</a></span>);</td></tr>
<tr><th id="330">330</th><td>            <b>if</b> (<a class="local col5 ref" href="#85VI" title='VI' data-ref="85VI" data-ref-filename="85VI">VI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveVariables.h.html#_ZN4llvm13LiveVariables7VarInfo10removeKillERNS_12MachineInstrE" title='llvm::LiveVariables::VarInfo::removeKill' data-ref="_ZN4llvm13LiveVariables7VarInfo10removeKillERNS_12MachineInstrE" data-ref-filename="_ZN4llvm13LiveVariables7VarInfo10removeKillERNS_12MachineInstrE">removeKill</a>(<span class='refarg'><a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI" data-ref-filename="54MI">MI</a></span>))</td></tr>
<tr><th id="331">331</th><td>              <a class="local col5 ref" href="#85VI" title='VI' data-ref="85VI" data-ref-filename="85VI">VI</a>.<a class="ref field" href="../../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::VarInfo::Kills" title='llvm::LiveVariables::VarInfo::Kills' data-ref="llvm::LiveVariables::VarInfo::Kills" data-ref-filename="llvm..LiveVariables..VarInfo..Kills">Kills</a>.<span class='ref fn' title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_" data-ref-filename="_ZNSt6vector9push_backERKT_">push_back</span>(<a class="local col8 ref" href="#88NewMI" title='NewMI' data-ref="88NewMI" data-ref-filename="88NewMI">NewMI</a>);</td></tr>
<tr><th id="332">332</th><td>            <b>break</b>;</td></tr>
<tr><th id="333">333</th><td>          }</td></tr>
<tr><th id="334">334</th><td>        }</td></tr>
<tr><th id="335">335</th><td>      }</td></tr>
<tr><th id="336">336</th><td>    }</td></tr>
<tr><th id="337">337</th><td>  }</td></tr>
<tr><th id="338">338</th><td></td></tr>
<tr><th id="339">339</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col9 decl" id="89MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="89MBBI" data-ref-filename="89MBBI">MBBI</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI" data-ref-filename="54MI">MI</a>.<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>();</td></tr>
<tr><th id="340">340</th><td>  <a class="local col3 ref" href="#53MFI" title='MFI' data-ref="53MFI" data-ref-filename="53MFI">MFI</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" data-ref-filename="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#89MBBI" title='MBBI' data-ref="89MBBI" data-ref-filename="89MBBI">MBBI</a>, <a class="local col0 ref" href="#80NewMIs" title='NewMIs' data-ref="80NewMIs" data-ref-filename="80NewMIs">NewMIs</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm" data-ref-filename="_ZNSt6vectorixEm">[<var>1</var>]</span>);</td></tr>
<tr><th id="341">341</th><td>  <a class="local col3 ref" href="#53MFI" title='MFI' data-ref="53MFI" data-ref-filename="53MFI">MFI</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" data-ref-filename="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#89MBBI" title='MBBI' data-ref="89MBBI" data-ref-filename="89MBBI">MBBI</a>, <a class="local col0 ref" href="#80NewMIs" title='NewMIs' data-ref="80NewMIs" data-ref-filename="80NewMIs">NewMIs</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm" data-ref-filename="_ZNSt6vectorixEm">[<var>0</var>]</span>);</td></tr>
<tr><th id="342">342</th><td>  <b>return</b> <a class="local col0 ref" href="#80NewMIs" title='NewMIs' data-ref="80NewMIs" data-ref-filename="80NewMIs">NewMIs</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm" data-ref-filename="_ZNSt6vectorixEm">[<var>0</var>]</span>;</td></tr>
<tr><th id="343">343</th><td>}</td></tr>
<tr><th id="344">344</th><td></td></tr>
<tr><th id="345">345</th><td><i>// Branch analysis.</i></td></tr>
<tr><th id="346">346</th><td><em>bool</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb" title='llvm::ARMBaseInstrInfo::analyzeBranch' data-ref="_ZNK4llvm16ARMBaseInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb">analyzeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="90MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="90MBB" data-ref-filename="90MBB">MBB</dfn>,</td></tr>
<tr><th id="347">347</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col1 decl" id="91TBB" title='TBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="91TBB" data-ref-filename="91TBB">TBB</dfn>,</td></tr>
<tr><th id="348">348</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col2 decl" id="92FBB" title='FBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="92FBB" data-ref-filename="92FBB">FBB</dfn>,</td></tr>
<tr><th id="349">349</th><td>                                     <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col3 decl" id="93Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="93Cond" data-ref-filename="93Cond">Cond</dfn>,</td></tr>
<tr><th id="350">350</th><td>                                     <em>bool</em> <dfn class="local col4 decl" id="94AllowModify" title='AllowModify' data-type='bool' data-ref="94AllowModify" data-ref-filename="94AllowModify">AllowModify</dfn>) <em>const</em> {</td></tr>
<tr><th id="351">351</th><td>  <a class="local col1 ref" href="#91TBB" title='TBB' data-ref="91TBB" data-ref-filename="91TBB">TBB</a> = <b>nullptr</b>;</td></tr>
<tr><th id="352">352</th><td>  <a class="local col2 ref" href="#92FBB" title='FBB' data-ref="92FBB" data-ref-filename="92FBB">FBB</a> = <b>nullptr</b>;</td></tr>
<tr><th id="353">353</th><td></td></tr>
<tr><th id="354">354</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::instr_iterator" title='llvm::MachineBasicBlock::instr_iterator' data-type='Instructions::iterator' data-ref="llvm::MachineBasicBlock::instr_iterator" data-ref-filename="llvm..MachineBasicBlock..instr_iterator">instr_iterator</a> <dfn class="local col5 decl" id="95I" title='I' data-type='MachineBasicBlock::instr_iterator' data-ref="95I" data-ref-filename="95I">I</dfn> = <a class="local col0 ref" href="#90MBB" title='MBB' data-ref="90MBB" data-ref-filename="90MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9instr_endEv" title='llvm::MachineBasicBlock::instr_end' data-ref="_ZN4llvm17MachineBasicBlock9instr_endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9instr_endEv">instr_end</a>();</td></tr>
<tr><th id="355">355</th><td>  <b>if</b> (<a class="local col5 ref" href="#95I" title='I' data-ref="95I" data-ref-filename="95I">I</a> <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmeqERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">==</a> <a class="local col0 ref" href="#90MBB" title='MBB' data-ref="90MBB" data-ref-filename="90MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock11instr_beginEv" title='llvm::MachineBasicBlock::instr_begin' data-ref="_ZN4llvm17MachineBasicBlock11instr_beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock11instr_beginEv">instr_begin</a>())</td></tr>
<tr><th id="356">356</th><td>    <b>return</b> <b>false</b>; <i>// Empty blocks are easy.</i></td></tr>
<tr><th id="357">357</th><td>  <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratormmEv" title='llvm::ilist_iterator::operator--' data-ref="_ZN4llvm14ilist_iteratormmEv" data-ref-filename="_ZN4llvm14ilist_iteratormmEv">--</a><a class="local col5 ref" href="#95I" title='I' data-ref="95I" data-ref-filename="95I">I</a>;</td></tr>
<tr><th id="358">358</th><td></td></tr>
<tr><th id="359">359</th><td>  <i>// Walk backwards from the end of the basic block until the branch is</i></td></tr>
<tr><th id="360">360</th><td><i>  // analyzed or we give up.</i></td></tr>
<tr><th id="361">361</th><td>  <b>while</b> (<a class="virtual member fn" href="#_ZNK4llvm16ARMBaseInstrInfo12isPredicatedERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::isPredicated' data-ref="_ZNK4llvm16ARMBaseInstrInfo12isPredicatedERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo12isPredicatedERKNS_12MachineInstrE">isPredicated</a>(<a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv" data-ref-filename="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col5 ref" href="#95I" title='I' data-ref="95I" data-ref-filename="95I">I</a>) || <a class="local col5 ref" href="#95I" title='I' data-ref="95I" data-ref-filename="95I">I</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" title='llvm::MachineInstr::isTerminator' data-ref="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE">isTerminator</a>() || <a class="local col5 ref" href="#95I" title='I' data-ref="95I" data-ref-filename="95I">I</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugValueEv" title='llvm::MachineInstr::isDebugValue' data-ref="_ZNK4llvm12MachineInstr12isDebugValueEv" data-ref-filename="_ZNK4llvm12MachineInstr12isDebugValueEv">isDebugValue</a>()) {</td></tr>
<tr><th id="362">362</th><td>    <i>// Flag to be raised on unanalyzeable instructions. This is useful in cases</i></td></tr>
<tr><th id="363">363</th><td><i>    // where we want to clean up on the end of the basic block before we bail</i></td></tr>
<tr><th id="364">364</th><td><i>    // out.</i></td></tr>
<tr><th id="365">365</th><td>    <em>bool</em> <dfn class="local col6 decl" id="96CantAnalyze" title='CantAnalyze' data-type='bool' data-ref="96CantAnalyze" data-ref-filename="96CantAnalyze">CantAnalyze</dfn> = <b>false</b>;</td></tr>
<tr><th id="366">366</th><td></td></tr>
<tr><th id="367">367</th><td>    <i>// Skip over DEBUG values, predicated nonterminators and speculation</i></td></tr>
<tr><th id="368">368</th><td><i>    // barrier terminators.</i></td></tr>
<tr><th id="369">369</th><td>    <b>while</b> (<a class="local col5 ref" href="#95I" title='I' data-ref="95I" data-ref-filename="95I">I</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv" data-ref-filename="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>() || !<a class="local col5 ref" href="#95I" title='I' data-ref="95I" data-ref-filename="95I">I</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" title='llvm::MachineInstr::isTerminator' data-ref="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE">isTerminator</a>() ||</td></tr>
<tr><th id="370">370</th><td>           <a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL31isSpeculationBarrierEndBBOpcodeEi" title='llvm::isSpeculationBarrierEndBBOpcode' data-ref="_ZN4llvmL31isSpeculationBarrierEndBBOpcodeEi" data-ref-filename="_ZN4llvmL31isSpeculationBarrierEndBBOpcodeEi">isSpeculationBarrierEndBBOpcode</a>(<a class="local col5 ref" href="#95I" title='I' data-ref="95I" data-ref-filename="95I">I</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) ||</td></tr>
<tr><th id="371">371</th><td>           <a class="local col5 ref" href="#95I" title='I' data-ref="95I" data-ref-filename="95I">I</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2DoLoopStartTP" title='llvm::ARM::t2DoLoopStartTP' data-ref="llvm::ARM::t2DoLoopStartTP" data-ref-filename="llvm..ARM..t2DoLoopStartTP">t2DoLoopStartTP</a>){</td></tr>
<tr><th id="372">372</th><td>      <b>if</b> (<a class="local col5 ref" href="#95I" title='I' data-ref="95I" data-ref-filename="95I">I</a> <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmeqERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">==</a> <a class="local col0 ref" href="#90MBB" title='MBB' data-ref="90MBB" data-ref-filename="90MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock11instr_beginEv" title='llvm::MachineBasicBlock::instr_begin' data-ref="_ZN4llvm17MachineBasicBlock11instr_beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock11instr_beginEv">instr_begin</a>())</td></tr>
<tr><th id="373">373</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="374">374</th><td>      <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratormmEv" title='llvm::ilist_iterator::operator--' data-ref="_ZN4llvm14ilist_iteratormmEv" data-ref-filename="_ZN4llvm14ilist_iteratormmEv">--</a><a class="local col5 ref" href="#95I" title='I' data-ref="95I" data-ref-filename="95I">I</a>;</td></tr>
<tr><th id="375">375</th><td>    }</td></tr>
<tr><th id="376">376</th><td></td></tr>
<tr><th id="377">377</th><td>    <b>if</b> (<a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL22isIndirectBranchOpcodeEi" title='llvm::isIndirectBranchOpcode' data-ref="_ZN4llvmL22isIndirectBranchOpcodeEi" data-ref-filename="_ZN4llvmL22isIndirectBranchOpcodeEi">isIndirectBranchOpcode</a>(<a class="local col5 ref" href="#95I" title='I' data-ref="95I" data-ref-filename="95I">I</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) ||</td></tr>
<tr><th id="378">378</th><td>        <a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL23isJumpTableBranchOpcodeEi" title='llvm::isJumpTableBranchOpcode' data-ref="_ZN4llvmL23isJumpTableBranchOpcodeEi" data-ref-filename="_ZN4llvmL23isJumpTableBranchOpcodeEi">isJumpTableBranchOpcode</a>(<a class="local col5 ref" href="#95I" title='I' data-ref="95I" data-ref-filename="95I">I</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())) {</td></tr>
<tr><th id="379">379</th><td>      <i>// Indirect branches and jump tables can't be analyzed, but we still want</i></td></tr>
<tr><th id="380">380</th><td><i>      // to clean up any instructions at the tail of the basic block.</i></td></tr>
<tr><th id="381">381</th><td>      <a class="local col6 ref" href="#96CantAnalyze" title='CantAnalyze' data-ref="96CantAnalyze" data-ref-filename="96CantAnalyze">CantAnalyze</a> = <b>true</b>;</td></tr>
<tr><th id="382">382</th><td>    } <b>else</b> <b>if</b> (<a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL20isUncondBranchOpcodeEi" title='llvm::isUncondBranchOpcode' data-ref="_ZN4llvmL20isUncondBranchOpcodeEi" data-ref-filename="_ZN4llvmL20isUncondBranchOpcodeEi">isUncondBranchOpcode</a>(<a class="local col5 ref" href="#95I" title='I' data-ref="95I" data-ref-filename="95I">I</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())) {</td></tr>
<tr><th id="383">383</th><td>      <a class="local col1 ref" href="#91TBB" title='TBB' data-ref="91TBB" data-ref-filename="91TBB">TBB</a> = <a class="local col5 ref" href="#95I" title='I' data-ref="95I" data-ref-filename="95I">I</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="384">384</th><td>    } <b>else</b> <b>if</b> (<a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL18isCondBranchOpcodeEi" title='llvm::isCondBranchOpcode' data-ref="_ZN4llvmL18isCondBranchOpcodeEi" data-ref-filename="_ZN4llvmL18isCondBranchOpcodeEi">isCondBranchOpcode</a>(<a class="local col5 ref" href="#95I" title='I' data-ref="95I" data-ref-filename="95I">I</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())) {</td></tr>
<tr><th id="385">385</th><td>      <i>// Bail out if we encounter multiple conditional branches.</i></td></tr>
<tr><th id="386">386</th><td>      <b>if</b> (!<a class="local col3 ref" href="#93Cond" title='Cond' data-ref="93Cond" data-ref-filename="93Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv" data-ref-filename="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>())</td></tr>
<tr><th id="387">387</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="388">388</th><td></td></tr>
<tr><th id="389">389</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!FBB &amp;&amp; <q>"FBB should have been null."</q>);</td></tr>
<tr><th id="390">390</th><td>      <a class="local col2 ref" href="#92FBB" title='FBB' data-ref="92FBB" data-ref-filename="92FBB">FBB</a> = <a class="local col1 ref" href="#91TBB" title='TBB' data-ref="91TBB" data-ref-filename="91TBB">TBB</a>;</td></tr>
<tr><th id="391">391</th><td>      <a class="local col1 ref" href="#91TBB" title='TBB' data-ref="91TBB" data-ref-filename="91TBB">TBB</a> = <a class="local col5 ref" href="#95I" title='I' data-ref="95I" data-ref-filename="95I">I</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="392">392</th><td>      <a class="local col3 ref" href="#93Cond" title='Cond' data-ref="93Cond" data-ref-filename="93Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col5 ref" href="#95I" title='I' data-ref="95I" data-ref-filename="95I">I</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="393">393</th><td>      <a class="local col3 ref" href="#93Cond" title='Cond' data-ref="93Cond" data-ref-filename="93Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col5 ref" href="#95I" title='I' data-ref="95I" data-ref-filename="95I">I</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="394">394</th><td>    } <b>else</b> <b>if</b> (<a class="local col5 ref" href="#95I" title='I' data-ref="95I" data-ref-filename="95I">I</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isReturnENS0_9QueryTypeE" title='llvm::MachineInstr::isReturn' data-ref="_ZNK4llvm12MachineInstr8isReturnENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr8isReturnENS0_9QueryTypeE">isReturn</a>()) {</td></tr>
<tr><th id="395">395</th><td>      <i>// Returns can't be analyzed, but we should run cleanup.</i></td></tr>
<tr><th id="396">396</th><td>      <a class="local col6 ref" href="#96CantAnalyze" title='CantAnalyze' data-ref="96CantAnalyze" data-ref-filename="96CantAnalyze">CantAnalyze</a> = <b>true</b>;</td></tr>
<tr><th id="397">397</th><td>    } <b>else</b> {</td></tr>
<tr><th id="398">398</th><td>      <i>// We encountered other unrecognized terminator. Bail out immediately.</i></td></tr>
<tr><th id="399">399</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="400">400</th><td>    }</td></tr>
<tr><th id="401">401</th><td></td></tr>
<tr><th id="402">402</th><td>    <i>// Cleanup code - to be run for unpredicated unconditional branches and</i></td></tr>
<tr><th id="403">403</th><td><i>    //                returns.</i></td></tr>
<tr><th id="404">404</th><td>    <b>if</b> (!<a class="virtual member fn" href="#_ZNK4llvm16ARMBaseInstrInfo12isPredicatedERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::isPredicated' data-ref="_ZNK4llvm16ARMBaseInstrInfo12isPredicatedERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo12isPredicatedERKNS_12MachineInstrE">isPredicated</a>(<a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv" data-ref-filename="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col5 ref" href="#95I" title='I' data-ref="95I" data-ref-filename="95I">I</a>) &amp;&amp;</td></tr>
<tr><th id="405">405</th><td>          (<a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL20isUncondBranchOpcodeEi" title='llvm::isUncondBranchOpcode' data-ref="_ZN4llvmL20isUncondBranchOpcodeEi" data-ref-filename="_ZN4llvmL20isUncondBranchOpcodeEi">isUncondBranchOpcode</a>(<a class="local col5 ref" href="#95I" title='I' data-ref="95I" data-ref-filename="95I">I</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) ||</td></tr>
<tr><th id="406">406</th><td>           <a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL22isIndirectBranchOpcodeEi" title='llvm::isIndirectBranchOpcode' data-ref="_ZN4llvmL22isIndirectBranchOpcodeEi" data-ref-filename="_ZN4llvmL22isIndirectBranchOpcodeEi">isIndirectBranchOpcode</a>(<a class="local col5 ref" href="#95I" title='I' data-ref="95I" data-ref-filename="95I">I</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) ||</td></tr>
<tr><th id="407">407</th><td>           <a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL23isJumpTableBranchOpcodeEi" title='llvm::isJumpTableBranchOpcode' data-ref="_ZN4llvmL23isJumpTableBranchOpcodeEi" data-ref-filename="_ZN4llvmL23isJumpTableBranchOpcodeEi">isJumpTableBranchOpcode</a>(<a class="local col5 ref" href="#95I" title='I' data-ref="95I" data-ref-filename="95I">I</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) ||</td></tr>
<tr><th id="408">408</th><td>           <a class="local col5 ref" href="#95I" title='I' data-ref="95I" data-ref-filename="95I">I</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isReturnENS0_9QueryTypeE" title='llvm::MachineInstr::isReturn' data-ref="_ZNK4llvm12MachineInstr8isReturnENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr8isReturnENS0_9QueryTypeE">isReturn</a>())) {</td></tr>
<tr><th id="409">409</th><td>      <i>// Forget any previous condition branch information - it no longer applies.</i></td></tr>
<tr><th id="410">410</th><td>      <a class="local col3 ref" href="#93Cond" title='Cond' data-ref="93Cond" data-ref-filename="93Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv" data-ref-filename="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="411">411</th><td>      <a class="local col2 ref" href="#92FBB" title='FBB' data-ref="92FBB" data-ref-filename="92FBB">FBB</a> = <b>nullptr</b>;</td></tr>
<tr><th id="412">412</th><td></td></tr>
<tr><th id="413">413</th><td>      <i>// If we can modify the function, delete everything below this</i></td></tr>
<tr><th id="414">414</th><td><i>      // unconditional branch.</i></td></tr>
<tr><th id="415">415</th><td>      <b>if</b> (<a class="local col4 ref" href="#94AllowModify" title='AllowModify' data-ref="94AllowModify" data-ref-filename="94AllowModify">AllowModify</a>) {</td></tr>
<tr><th id="416">416</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col7 decl" id="97DI" title='DI' data-type='MachineBasicBlock::iterator' data-ref="97DI" data-ref-filename="97DI">DI</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="ref fn fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEC1ERKS5_" data-ref-filename="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEC1ERKS5_"></a><a class="local col5 ref" href="#95I" title='I' data-ref="95I" data-ref-filename="95I">I</a>);</td></tr>
<tr><th id="417">417</th><td>        <b>while</b> (<a class="local col7 ref" href="#97DI" title='DI' data-ref="97DI" data-ref-filename="97DI">DI</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEERKNS_32MachineInstrBundleIteratorTraitsIS1_XT0_EE23nonconst_instr_iteratorE" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEERKNS_32MachineInstrBundleIteratorTraitsIS1_XT0_EE23nonconst_instr_iteratorE" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEERKNS_32MachineInstrBundleIteratorTraitsIS1_XT0_EE23nonconst_instr_iteratorE">!=</a> <a class="local col0 ref" href="#90MBB" title='MBB' data-ref="90MBB" data-ref-filename="90MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9instr_endEv" title='llvm::MachineBasicBlock::instr_end' data-ref="_ZN4llvm17MachineBasicBlock9instr_endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9instr_endEv">instr_end</a>()) {</td></tr>
<tr><th id="418">418</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="98InstToDelete" title='InstToDelete' data-type='llvm::MachineInstr &amp;' data-ref="98InstToDelete" data-ref-filename="98InstToDelete">InstToDelete</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#97DI" title='DI' data-ref="97DI" data-ref-filename="97DI">DI</a>;</td></tr>
<tr><th id="419">419</th><td>          <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col7 ref" href="#97DI" title='DI' data-ref="97DI" data-ref-filename="97DI">DI</a>;</td></tr>
<tr><th id="420">420</th><td>          <i>// Speculation barriers must not be deleted.</i></td></tr>
<tr><th id="421">421</th><td>          <b>if</b> (<a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL31isSpeculationBarrierEndBBOpcodeEi" title='llvm::isSpeculationBarrierEndBBOpcode' data-ref="_ZN4llvmL31isSpeculationBarrierEndBBOpcodeEi" data-ref-filename="_ZN4llvmL31isSpeculationBarrierEndBBOpcodeEi">isSpeculationBarrierEndBBOpcode</a>(<a class="local col8 ref" href="#98InstToDelete" title='InstToDelete' data-ref="98InstToDelete" data-ref-filename="98InstToDelete">InstToDelete</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()))</td></tr>
<tr><th id="422">422</th><td>            <b>continue</b>;</td></tr>
<tr><th id="423">423</th><td>          <a class="local col8 ref" href="#98InstToDelete" title='InstToDelete' data-ref="98InstToDelete" data-ref-filename="98InstToDelete">InstToDelete</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="424">424</th><td>        }</td></tr>
<tr><th id="425">425</th><td>      }</td></tr>
<tr><th id="426">426</th><td>    }</td></tr>
<tr><th id="427">427</th><td></td></tr>
<tr><th id="428">428</th><td>    <b>if</b> (<a class="local col6 ref" href="#96CantAnalyze" title='CantAnalyze' data-ref="96CantAnalyze" data-ref-filename="96CantAnalyze">CantAnalyze</a>) {</td></tr>
<tr><th id="429">429</th><td>      <i>// We may not be able to analyze the block, but we could still have</i></td></tr>
<tr><th id="430">430</th><td><i>      // an unconditional branch as the last instruction in the block, which</i></td></tr>
<tr><th id="431">431</th><td><i>      // just branches to layout successor. If this is the case, then just</i></td></tr>
<tr><th id="432">432</th><td><i>      // remove it if we're allowed to make modifications.</i></td></tr>
<tr><th id="433">433</th><td>      <b>if</b> (<a class="local col4 ref" href="#94AllowModify" title='AllowModify' data-ref="94AllowModify" data-ref-filename="94AllowModify">AllowModify</a> &amp;&amp; !<a class="virtual member fn" href="#_ZNK4llvm16ARMBaseInstrInfo12isPredicatedERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::isPredicated' data-ref="_ZNK4llvm16ARMBaseInstrInfo12isPredicatedERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo12isPredicatedERKNS_12MachineInstrE">isPredicated</a>(<a class="local col0 ref" href="#90MBB" title='MBB' data-ref="90MBB" data-ref-filename="90MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock4backEv" title='llvm::MachineBasicBlock::back' data-ref="_ZN4llvm17MachineBasicBlock4backEv" data-ref-filename="_ZN4llvm17MachineBasicBlock4backEv">back</a>()) &amp;&amp;</td></tr>
<tr><th id="434">434</th><td>          <a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL20isUncondBranchOpcodeEi" title='llvm::isUncondBranchOpcode' data-ref="_ZN4llvmL20isUncondBranchOpcodeEi" data-ref-filename="_ZN4llvmL20isUncondBranchOpcodeEi">isUncondBranchOpcode</a>(<a class="local col0 ref" href="#90MBB" title='MBB' data-ref="90MBB" data-ref-filename="90MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock4backEv" title='llvm::MachineBasicBlock::back' data-ref="_ZN4llvm17MachineBasicBlock4backEv" data-ref-filename="_ZN4llvm17MachineBasicBlock4backEv">back</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) &amp;&amp;</td></tr>
<tr><th id="435">435</th><td>          <a class="local col1 ref" href="#91TBB" title='TBB' data-ref="91TBB" data-ref-filename="91TBB">TBB</a> &amp;&amp; <a class="local col0 ref" href="#90MBB" title='MBB' data-ref="90MBB" data-ref-filename="90MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock17isLayoutSuccessorEPKS0_" title='llvm::MachineBasicBlock::isLayoutSuccessor' data-ref="_ZNK4llvm17MachineBasicBlock17isLayoutSuccessorEPKS0_" data-ref-filename="_ZNK4llvm17MachineBasicBlock17isLayoutSuccessorEPKS0_">isLayoutSuccessor</a>(<a class="local col1 ref" href="#91TBB" title='TBB' data-ref="91TBB" data-ref-filename="91TBB">TBB</a>))</td></tr>
<tr><th id="436">436</th><td>        <a class="virtual member fn" href="#_ZNK4llvm16ARMBaseInstrInfo12removeBranchERNS_17MachineBasicBlockEPi" title='llvm::ARMBaseInstrInfo::removeBranch' data-ref="_ZNK4llvm16ARMBaseInstrInfo12removeBranchERNS_17MachineBasicBlockEPi" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo12removeBranchERNS_17MachineBasicBlockEPi">removeBranch</a>(<span class='refarg'><a class="local col0 ref" href="#90MBB" title='MBB' data-ref="90MBB" data-ref-filename="90MBB">MBB</a></span>);</td></tr>
<tr><th id="437">437</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="438">438</th><td>    }</td></tr>
<tr><th id="439">439</th><td></td></tr>
<tr><th id="440">440</th><td>    <b>if</b> (<a class="local col5 ref" href="#95I" title='I' data-ref="95I" data-ref-filename="95I">I</a> <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmeqERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">==</a> <a class="local col0 ref" href="#90MBB" title='MBB' data-ref="90MBB" data-ref-filename="90MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock11instr_beginEv" title='llvm::MachineBasicBlock::instr_begin' data-ref="_ZN4llvm17MachineBasicBlock11instr_beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock11instr_beginEv">instr_begin</a>())</td></tr>
<tr><th id="441">441</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="442">442</th><td></td></tr>
<tr><th id="443">443</th><td>    <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratormmEv" title='llvm::ilist_iterator::operator--' data-ref="_ZN4llvm14ilist_iteratormmEv" data-ref-filename="_ZN4llvm14ilist_iteratormmEv">--</a><a class="local col5 ref" href="#95I" title='I' data-ref="95I" data-ref-filename="95I">I</a>;</td></tr>
<tr><th id="444">444</th><td>  }</td></tr>
<tr><th id="445">445</th><td></td></tr>
<tr><th id="446">446</th><td>  <i>// We made it past the terminators without bailing out - we must have</i></td></tr>
<tr><th id="447">447</th><td><i>  // analyzed this branch successfully.</i></td></tr>
<tr><th id="448">448</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="449">449</th><td>}</td></tr>
<tr><th id="450">450</th><td></td></tr>
<tr><th id="451">451</th><td><em>unsigned</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo12removeBranchERNS_17MachineBasicBlockEPi" title='llvm::ARMBaseInstrInfo::removeBranch' data-ref="_ZNK4llvm16ARMBaseInstrInfo12removeBranchERNS_17MachineBasicBlockEPi" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo12removeBranchERNS_17MachineBasicBlockEPi">removeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="99MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="99MBB" data-ref-filename="99MBB">MBB</dfn>,</td></tr>
<tr><th id="452">452</th><td>                                        <em>int</em> *<dfn class="local col0 decl" id="100BytesRemoved" title='BytesRemoved' data-type='int *' data-ref="100BytesRemoved" data-ref-filename="100BytesRemoved">BytesRemoved</dfn>) <em>const</em> {</td></tr>
<tr><th id="453">453</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!BytesRemoved &amp;&amp; <q>"code size not handled"</q>);</td></tr>
<tr><th id="454">454</th><td></td></tr>
<tr><th id="455">455</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col1 decl" id="101I" title='I' data-type='MachineBasicBlock::iterator' data-ref="101I" data-ref-filename="101I">I</dfn> = <a class="local col9 ref" href="#99MBB" title='MBB' data-ref="99MBB" data-ref-filename="99MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock20getLastNonDebugInstrEv" title='llvm::MachineBasicBlock::getLastNonDebugInstr' data-ref="_ZN4llvm17MachineBasicBlock20getLastNonDebugInstrEv" data-ref-filename="_ZN4llvm17MachineBasicBlock20getLastNonDebugInstrEv">getLastNonDebugInstr</a>();</td></tr>
<tr><th id="456">456</th><td>  <b>if</b> (<a class="local col1 ref" href="#101I" title='I' data-ref="101I" data-ref-filename="101I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col9 ref" href="#99MBB" title='MBB' data-ref="99MBB" data-ref-filename="99MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>())</td></tr>
<tr><th id="457">457</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="458">458</th><td></td></tr>
<tr><th id="459">459</th><td>  <b>if</b> (!<a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL20isUncondBranchOpcodeEi" title='llvm::isUncondBranchOpcode' data-ref="_ZN4llvmL20isUncondBranchOpcodeEi" data-ref-filename="_ZN4llvmL20isUncondBranchOpcodeEi">isUncondBranchOpcode</a>(<a class="local col1 ref" href="#101I" title='I' data-ref="101I" data-ref-filename="101I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) &amp;&amp;</td></tr>
<tr><th id="460">460</th><td>      !<a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL18isCondBranchOpcodeEi" title='llvm::isCondBranchOpcode' data-ref="_ZN4llvmL18isCondBranchOpcodeEi" data-ref-filename="_ZN4llvmL18isCondBranchOpcodeEi">isCondBranchOpcode</a>(<a class="local col1 ref" href="#101I" title='I' data-ref="101I" data-ref-filename="101I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()))</td></tr>
<tr><th id="461">461</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="462">462</th><td></td></tr>
<tr><th id="463">463</th><td>  <i>// Remove the branch.</i></td></tr>
<tr><th id="464">464</th><td>  <a class="local col1 ref" href="#101I" title='I' data-ref="101I" data-ref-filename="101I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="465">465</th><td></td></tr>
<tr><th id="466">466</th><td>  <a class="local col1 ref" href="#101I" title='I' data-ref="101I" data-ref-filename="101I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col9 ref" href="#99MBB" title='MBB' data-ref="99MBB" data-ref-filename="99MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="467">467</th><td></td></tr>
<tr><th id="468">468</th><td>  <b>if</b> (<a class="local col1 ref" href="#101I" title='I' data-ref="101I" data-ref-filename="101I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col9 ref" href="#99MBB" title='MBB' data-ref="99MBB" data-ref-filename="99MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>()) <b>return</b> <var>1</var>;</td></tr>
<tr><th id="469">469</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col1 ref" href="#101I" title='I' data-ref="101I" data-ref-filename="101I">I</a>;</td></tr>
<tr><th id="470">470</th><td>  <b>if</b> (!<a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL18isCondBranchOpcodeEi" title='llvm::isCondBranchOpcode' data-ref="_ZN4llvmL18isCondBranchOpcodeEi" data-ref-filename="_ZN4llvmL18isCondBranchOpcodeEi">isCondBranchOpcode</a>(<a class="local col1 ref" href="#101I" title='I' data-ref="101I" data-ref-filename="101I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()))</td></tr>
<tr><th id="471">471</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="472">472</th><td></td></tr>
<tr><th id="473">473</th><td>  <i>// Remove the branch.</i></td></tr>
<tr><th id="474">474</th><td>  <a class="local col1 ref" href="#101I" title='I' data-ref="101I" data-ref-filename="101I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="475">475</th><td>  <b>return</b> <var>2</var>;</td></tr>
<tr><th id="476">476</th><td>}</td></tr>
<tr><th id="477">477</th><td></td></tr>
<tr><th id="478">478</th><td><em>unsigned</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi" title='llvm::ARMBaseInstrInfo::insertBranch' data-ref="_ZNK4llvm16ARMBaseInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi">insertBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="102MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="102MBB" data-ref-filename="102MBB">MBB</dfn>,</td></tr>
<tr><th id="479">479</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="103TBB" title='TBB' data-type='llvm::MachineBasicBlock *' data-ref="103TBB" data-ref-filename="103TBB">TBB</dfn>,</td></tr>
<tr><th id="480">480</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="104FBB" title='FBB' data-type='llvm::MachineBasicBlock *' data-ref="104FBB" data-ref-filename="104FBB">FBB</dfn>,</td></tr>
<tr><th id="481">481</th><td>                                        <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; <dfn class="local col5 decl" id="105Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="105Cond" data-ref-filename="105Cond">Cond</dfn>,</td></tr>
<tr><th id="482">482</th><td>                                        <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col6 decl" id="106DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="106DL" data-ref-filename="106DL">DL</dfn>,</td></tr>
<tr><th id="483">483</th><td>                                        <em>int</em> *<dfn class="local col7 decl" id="107BytesAdded" title='BytesAdded' data-type='int *' data-ref="107BytesAdded" data-ref-filename="107BytesAdded">BytesAdded</dfn>) <em>const</em> {</td></tr>
<tr><th id="484">484</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!BytesAdded &amp;&amp; <q>"code size not handled"</q>);</td></tr>
<tr><th id="485">485</th><td>  <a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo" data-ref-filename="llvm..ARMFunctionInfo">ARMFunctionInfo</a> *<dfn class="local col8 decl" id="108AFI" title='AFI' data-type='llvm::ARMFunctionInfo *' data-ref="108AFI" data-ref-filename="108AFI">AFI</dfn> = <a class="local col2 ref" href="#102MBB" title='MBB' data-ref="102MBB" data-ref-filename="102MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo" data-ref-filename="llvm..ARMFunctionInfo">ARMFunctionInfo</a>&gt;();</td></tr>
<tr><th id="486">486</th><td>  <em>int</em> <dfn class="local col9 decl" id="109BOpc" title='BOpc' data-type='int' data-ref="109BOpc" data-ref-filename="109BOpc">BOpc</dfn>   = !<a class="local col8 ref" href="#108AFI" title='AFI' data-ref="108AFI" data-ref-filename="108AFI">AFI</a>-&gt;<a class="ref fn" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo15isThumbFunctionEv" title='llvm::ARMFunctionInfo::isThumbFunction' data-ref="_ZNK4llvm15ARMFunctionInfo15isThumbFunctionEv" data-ref-filename="_ZNK4llvm15ARMFunctionInfo15isThumbFunctionEv">isThumbFunction</a>()</td></tr>
<tr><th id="487">487</th><td>    ? <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::B" title='llvm::ARM::B' data-ref="llvm::ARM::B" data-ref-filename="llvm..ARM..B">B</a> : (<a class="local col8 ref" href="#108AFI" title='AFI' data-ref="108AFI" data-ref-filename="108AFI">AFI</a>-&gt;<a class="ref fn" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo16isThumb2FunctionEv" title='llvm::ARMFunctionInfo::isThumb2Function' data-ref="_ZNK4llvm15ARMFunctionInfo16isThumb2FunctionEv" data-ref-filename="_ZNK4llvm15ARMFunctionInfo16isThumb2FunctionEv">isThumb2Function</a>() ? <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2B" title='llvm::ARM::t2B' data-ref="llvm::ARM::t2B" data-ref-filename="llvm..ARM..t2B">t2B</a> : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tB" title='llvm::ARM::tB' data-ref="llvm::ARM::tB" data-ref-filename="llvm..ARM..tB">tB</a>);</td></tr>
<tr><th id="488">488</th><td>  <em>int</em> <dfn class="local col0 decl" id="110BccOpc" title='BccOpc' data-type='int' data-ref="110BccOpc" data-ref-filename="110BccOpc">BccOpc</dfn> = !<a class="local col8 ref" href="#108AFI" title='AFI' data-ref="108AFI" data-ref-filename="108AFI">AFI</a>-&gt;<a class="ref fn" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo15isThumbFunctionEv" title='llvm::ARMFunctionInfo::isThumbFunction' data-ref="_ZNK4llvm15ARMFunctionInfo15isThumbFunctionEv" data-ref-filename="_ZNK4llvm15ARMFunctionInfo15isThumbFunctionEv">isThumbFunction</a>()</td></tr>
<tr><th id="489">489</th><td>    ? <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::Bcc" title='llvm::ARM::Bcc' data-ref="llvm::ARM::Bcc" data-ref-filename="llvm..ARM..Bcc">Bcc</a> : (<a class="local col8 ref" href="#108AFI" title='AFI' data-ref="108AFI" data-ref-filename="108AFI">AFI</a>-&gt;<a class="ref fn" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo16isThumb2FunctionEv" title='llvm::ARMFunctionInfo::isThumb2Function' data-ref="_ZNK4llvm15ARMFunctionInfo16isThumb2FunctionEv" data-ref-filename="_ZNK4llvm15ARMFunctionInfo16isThumb2FunctionEv">isThumb2Function</a>() ? <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2Bcc" title='llvm::ARM::t2Bcc' data-ref="llvm::ARM::t2Bcc" data-ref-filename="llvm..ARM..t2Bcc">t2Bcc</a> : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tBcc" title='llvm::ARM::tBcc' data-ref="llvm::ARM::tBcc" data-ref-filename="llvm..ARM..tBcc">tBcc</a>);</td></tr>
<tr><th id="490">490</th><td>  <em>bool</em> <dfn class="local col1 decl" id="111isThumb" title='isThumb' data-type='bool' data-ref="111isThumb" data-ref-filename="111isThumb">isThumb</dfn> = <a class="local col8 ref" href="#108AFI" title='AFI' data-ref="108AFI" data-ref-filename="108AFI">AFI</a>-&gt;<a class="ref fn" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo15isThumbFunctionEv" title='llvm::ARMFunctionInfo::isThumbFunction' data-ref="_ZNK4llvm15ARMFunctionInfo15isThumbFunctionEv" data-ref-filename="_ZNK4llvm15ARMFunctionInfo15isThumbFunctionEv">isThumbFunction</a>() || <a class="local col8 ref" href="#108AFI" title='AFI' data-ref="108AFI" data-ref-filename="108AFI">AFI</a>-&gt;<a class="ref fn" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo16isThumb2FunctionEv" title='llvm::ARMFunctionInfo::isThumb2Function' data-ref="_ZNK4llvm15ARMFunctionInfo16isThumb2FunctionEv" data-ref-filename="_ZNK4llvm15ARMFunctionInfo16isThumb2FunctionEv">isThumb2Function</a>();</td></tr>
<tr><th id="491">491</th><td></td></tr>
<tr><th id="492">492</th><td>  <i>// Shouldn't be a fall through.</i></td></tr>
<tr><th id="493">493</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(TBB &amp;&amp; <q>"insertBranch must not be told to insert a fallthrough"</q>);</td></tr>
<tr><th id="494">494</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((Cond.size() == <var>2</var> || Cond.size() == <var>0</var>) &amp;&amp;</td></tr>
<tr><th id="495">495</th><td>         <q>"ARM branch conditions have two components!"</q>);</td></tr>
<tr><th id="496">496</th><td></td></tr>
<tr><th id="497">497</th><td>  <i>// For conditional branches, we use addOperand to preserve CPSR flags.</i></td></tr>
<tr><th id="498">498</th><td></td></tr>
<tr><th id="499">499</th><td>  <b>if</b> (!<a class="local col4 ref" href="#104FBB" title='FBB' data-ref="104FBB" data-ref-filename="104FBB">FBB</a>) {</td></tr>
<tr><th id="500">500</th><td>    <b>if</b> (<a class="local col5 ref" href="#105Cond" title='Cond' data-ref="105Cond" data-ref-filename="105Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5emptyEv" title='llvm::ArrayRef::empty' data-ref="_ZNK4llvm8ArrayRef5emptyEv" data-ref-filename="_ZNK4llvm8ArrayRef5emptyEv">empty</a>()) { <i>// Unconditional branch?</i></td></tr>
<tr><th id="501">501</th><td>      <b>if</b> (<a class="local col1 ref" href="#111isThumb" title='isThumb' data-ref="111isThumb" data-ref-filename="111isThumb">isThumb</a>)</td></tr>
<tr><th id="502">502</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(&amp;<a class="local col2 ref" href="#102MBB" title='MBB' data-ref="102MBB" data-ref-filename="102MBB">MBB</a>, <a class="local col6 ref" href="#106DL" title='DL' data-ref="106DL" data-ref-filename="106DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#109BOpc" title='BOpc' data-ref="109BOpc" data-ref-filename="109BOpc">BOpc</a>)).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col3 ref" href="#103TBB" title='TBB' data-ref="103TBB" data-ref-filename="103TBB">TBB</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="503">503</th><td>      <b>else</b></td></tr>
<tr><th id="504">504</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(&amp;<a class="local col2 ref" href="#102MBB" title='MBB' data-ref="102MBB" data-ref-filename="102MBB">MBB</a>, <a class="local col6 ref" href="#106DL" title='DL' data-ref="106DL" data-ref-filename="106DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#109BOpc" title='BOpc' data-ref="109BOpc" data-ref-filename="109BOpc">BOpc</a>)).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col3 ref" href="#103TBB" title='TBB' data-ref="103TBB" data-ref-filename="103TBB">TBB</a>);</td></tr>
<tr><th id="505">505</th><td>    } <b>else</b></td></tr>
<tr><th id="506">506</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(&amp;<a class="local col2 ref" href="#102MBB" title='MBB' data-ref="102MBB" data-ref-filename="102MBB">MBB</a>, <a class="local col6 ref" href="#106DL" title='DL' data-ref="106DL" data-ref-filename="106DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col0 ref" href="#110BccOpc" title='BccOpc' data-ref="110BccOpc" data-ref-filename="110BccOpc">BccOpc</a>))</td></tr>
<tr><th id="507">507</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col3 ref" href="#103TBB" title='TBB' data-ref="103TBB" data-ref-filename="103TBB">TBB</a>)</td></tr>
<tr><th id="508">508</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col5 ref" href="#105Cond" title='Cond' data-ref="105Cond" data-ref-filename="105Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>())</td></tr>
<tr><th id="509">509</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col5 ref" href="#105Cond" title='Cond' data-ref="105Cond" data-ref-filename="105Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>);</td></tr>
<tr><th id="510">510</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="511">511</th><td>  }</td></tr>
<tr><th id="512">512</th><td></td></tr>
<tr><th id="513">513</th><td>  <i>// Two-way conditional branch.</i></td></tr>
<tr><th id="514">514</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(&amp;<a class="local col2 ref" href="#102MBB" title='MBB' data-ref="102MBB" data-ref-filename="102MBB">MBB</a>, <a class="local col6 ref" href="#106DL" title='DL' data-ref="106DL" data-ref-filename="106DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col0 ref" href="#110BccOpc" title='BccOpc' data-ref="110BccOpc" data-ref-filename="110BccOpc">BccOpc</a>))</td></tr>
<tr><th id="515">515</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col3 ref" href="#103TBB" title='TBB' data-ref="103TBB" data-ref-filename="103TBB">TBB</a>)</td></tr>
<tr><th id="516">516</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col5 ref" href="#105Cond" title='Cond' data-ref="105Cond" data-ref-filename="105Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>())</td></tr>
<tr><th id="517">517</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col5 ref" href="#105Cond" title='Cond' data-ref="105Cond" data-ref-filename="105Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>);</td></tr>
<tr><th id="518">518</th><td>  <b>if</b> (<a class="local col1 ref" href="#111isThumb" title='isThumb' data-ref="111isThumb" data-ref-filename="111isThumb">isThumb</a>)</td></tr>
<tr><th id="519">519</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(&amp;<a class="local col2 ref" href="#102MBB" title='MBB' data-ref="102MBB" data-ref-filename="102MBB">MBB</a>, <a class="local col6 ref" href="#106DL" title='DL' data-ref="106DL" data-ref-filename="106DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#109BOpc" title='BOpc' data-ref="109BOpc" data-ref-filename="109BOpc">BOpc</a>)).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col4 ref" href="#104FBB" title='FBB' data-ref="104FBB" data-ref-filename="104FBB">FBB</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="520">520</th><td>  <b>else</b></td></tr>
<tr><th id="521">521</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(&amp;<a class="local col2 ref" href="#102MBB" title='MBB' data-ref="102MBB" data-ref-filename="102MBB">MBB</a>, <a class="local col6 ref" href="#106DL" title='DL' data-ref="106DL" data-ref-filename="106DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#109BOpc" title='BOpc' data-ref="109BOpc" data-ref-filename="109BOpc">BOpc</a>)).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col4 ref" href="#104FBB" title='FBB' data-ref="104FBB" data-ref-filename="104FBB">FBB</a>);</td></tr>
<tr><th id="522">522</th><td>  <b>return</b> <var>2</var>;</td></tr>
<tr><th id="523">523</th><td>}</td></tr>
<tr><th id="524">524</th><td></td></tr>
<tr><th id="525">525</th><td><em>bool</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::</td></tr>
<tr><th id="526">526</th><td><dfn class="virtual decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE" title='llvm::ARMBaseInstrInfo::reverseBranchCondition' data-ref="_ZNK4llvm16ARMBaseInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE">reverseBranchCondition</dfn>(<a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col2 decl" id="112Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="112Cond" data-ref-filename="112Cond">Cond</dfn>) <em>const</em> {</td></tr>
<tr><th id="527">527</th><td>  <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes" data-ref-filename="llvm..ARMCC..CondCodes">CondCodes</a> <dfn class="local col3 decl" id="113CC" title='CC' data-type='ARMCC::CondCodes' data-ref="113CC" data-ref-filename="113CC">CC</dfn> = (<span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes" data-ref-filename="llvm..ARMCC..CondCodes">CondCodes</a>)(<em>int</em>)<a class="local col2 ref" href="#112Cond" title='Cond' data-ref="112Cond" data-ref-filename="112Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="528">528</th><td>  <a class="local col2 ref" href="#112Cond" title='Cond' data-ref="112Cond" data-ref-filename="112Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<span class="namespace">ARMCC::</span><a class="ref fn" href="Utils/ARMBaseInfo.h.html#_ZN4llvm5ARMCCL20getOppositeConditionENS0_9CondCodesE" title='llvm::ARMCC::getOppositeCondition' data-ref="_ZN4llvm5ARMCCL20getOppositeConditionENS0_9CondCodesE" data-ref-filename="_ZN4llvm5ARMCCL20getOppositeConditionENS0_9CondCodesE">getOppositeCondition</a>(<a class="local col3 ref" href="#113CC" title='CC' data-ref="113CC" data-ref-filename="113CC">CC</a>));</td></tr>
<tr><th id="529">529</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="530">530</th><td>}</td></tr>
<tr><th id="531">531</th><td></td></tr>
<tr><th id="532">532</th><td><em>bool</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo12isPredicatedERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::isPredicated' data-ref="_ZNK4llvm16ARMBaseInstrInfo12isPredicatedERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo12isPredicatedERKNS_12MachineInstrE">isPredicated</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="114MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="114MI" data-ref-filename="114MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="533">533</th><td>  <b>if</b> (<a class="local col4 ref" href="#114MI" title='MI' data-ref="114MI" data-ref-filename="114MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBundleEv" title='llvm::MachineInstr::isBundle' data-ref="_ZNK4llvm12MachineInstr8isBundleEv" data-ref-filename="_ZNK4llvm12MachineInstr8isBundleEv">isBundle</a>()) {</td></tr>
<tr><th id="534">534</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_instr_iterator" title='llvm::MachineBasicBlock::const_instr_iterator' data-type='Instructions::const_iterator' data-ref="llvm::MachineBasicBlock::const_instr_iterator" data-ref-filename="llvm..MachineBasicBlock..const_instr_iterator">const_instr_iterator</a> <dfn class="local col5 decl" id="115I" title='I' data-type='MachineBasicBlock::const_instr_iterator' data-ref="115I" data-ref-filename="115I">I</dfn> = <a class="local col4 ref" href="#114MI" title='MI' data-ref="114MI" data-ref-filename="114MI">MI</a>.<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZNK4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZNK4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZNK4llvm15ilist_node_impl11getIteratorEv">getIterator</a>();</td></tr>
<tr><th id="535">535</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_instr_iterator" title='llvm::MachineBasicBlock::const_instr_iterator' data-type='Instructions::const_iterator' data-ref="llvm::MachineBasicBlock::const_instr_iterator" data-ref-filename="llvm..MachineBasicBlock..const_instr_iterator">const_instr_iterator</a> <dfn class="local col6 decl" id="116E" title='E' data-type='MachineBasicBlock::const_instr_iterator' data-ref="116E" data-ref-filename="116E">E</dfn> = <a class="local col4 ref" href="#114MI" title='MI' data-ref="114MI" data-ref-filename="114MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv" data-ref-filename="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9instr_endEv" title='llvm::MachineBasicBlock::instr_end' data-ref="_ZNK4llvm17MachineBasicBlock9instr_endEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock9instr_endEv">instr_end</a>();</td></tr>
<tr><th id="536">536</th><td>    <b>while</b> (<a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv" data-ref-filename="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col5 ref" href="#115I" title='I' data-ref="115I" data-ref-filename="115I">I</a> <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" data-ref-filename="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col6 ref" href="#116E" title='E' data-ref="116E" data-ref-filename="116E">E</a> &amp;&amp; <a class="local col5 ref" href="#115I" title='I' data-ref="115I" data-ref-filename="115I">I</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14isInsideBundleEv" title='llvm::MachineInstr::isInsideBundle' data-ref="_ZNK4llvm12MachineInstr14isInsideBundleEv" data-ref-filename="_ZNK4llvm12MachineInstr14isInsideBundleEv">isInsideBundle</a>()) {</td></tr>
<tr><th id="537">537</th><td>      <em>int</em> <dfn class="local col7 decl" id="117PIdx" title='PIdx' data-type='int' data-ref="117PIdx" data-ref-filename="117PIdx">PIdx</dfn> = <a class="local col5 ref" href="#115I" title='I' data-ref="115I" data-ref-filename="115I">I</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr23findFirstPredOperandIdxEv" title='llvm::MachineInstr::findFirstPredOperandIdx' data-ref="_ZNK4llvm12MachineInstr23findFirstPredOperandIdxEv" data-ref-filename="_ZNK4llvm12MachineInstr23findFirstPredOperandIdxEv">findFirstPredOperandIdx</a>();</td></tr>
<tr><th id="538">538</th><td>      <b>if</b> (<a class="local col7 ref" href="#117PIdx" title='PIdx' data-ref="117PIdx" data-ref-filename="117PIdx">PIdx</a> != -<var>1</var> &amp;&amp; <a class="local col5 ref" href="#115I" title='I' data-ref="115I" data-ref-filename="115I">I</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#117PIdx" title='PIdx' data-ref="117PIdx" data-ref-filename="117PIdx">PIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() != <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>)</td></tr>
<tr><th id="539">539</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="540">540</th><td>    }</td></tr>
<tr><th id="541">541</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="542">542</th><td>  }</td></tr>
<tr><th id="543">543</th><td></td></tr>
<tr><th id="544">544</th><td>  <em>int</em> <dfn class="local col8 decl" id="118PIdx" title='PIdx' data-type='int' data-ref="118PIdx" data-ref-filename="118PIdx">PIdx</dfn> = <a class="local col4 ref" href="#114MI" title='MI' data-ref="114MI" data-ref-filename="114MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr23findFirstPredOperandIdxEv" title='llvm::MachineInstr::findFirstPredOperandIdx' data-ref="_ZNK4llvm12MachineInstr23findFirstPredOperandIdxEv" data-ref-filename="_ZNK4llvm12MachineInstr23findFirstPredOperandIdxEv">findFirstPredOperandIdx</a>();</td></tr>
<tr><th id="545">545</th><td>  <b>return</b> <a class="local col8 ref" href="#118PIdx" title='PIdx' data-ref="118PIdx" data-ref-filename="118PIdx">PIdx</a> != -<var>1</var> &amp;&amp; <a class="local col4 ref" href="#114MI" title='MI' data-ref="114MI" data-ref-filename="114MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#118PIdx" title='PIdx' data-ref="118PIdx" data-ref-filename="118PIdx">PIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() != <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>;</td></tr>
<tr><th id="546">546</th><td>}</td></tr>
<tr><th id="547">547</th><td></td></tr>
<tr><th id="548">548</th><td><span class="namespace">std::</span><span class='typedef' title='std::string' data-type='basic_string&lt;char&gt;' data-ref="std::string" data-ref-filename="std..string">string</span> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo23createMIROperandCommentB5cxx11ERKNS_12MachineInstrERKNS_14MachineOperandEjPKNS_18TargetRegisterInfoE" title='llvm::ARMBaseInstrInfo::createMIROperandComment' data-ref="_ZNK4llvm16ARMBaseInstrInfo23createMIROperandCommentB5cxx11ERKNS_12MachineInstrERKNS_14MachineOperandEjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo23createMIROperandCommentB5cxx11ERKNS_12MachineInstrERKNS_14MachineOperandEjPKNS_18TargetRegisterInfoE">createMIROperandComment</dfn>(</td></tr>
<tr><th id="549">549</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="119MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="119MI" data-ref-filename="119MI">MI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="120Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="120Op" data-ref-filename="120Op">Op</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="121OpIdx" title='OpIdx' data-type='unsigned int' data-ref="121OpIdx" data-ref-filename="121OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="550">550</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col2 decl" id="122TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="122TRI" data-ref-filename="122TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="551">551</th><td></td></tr>
<tr><th id="552">552</th><td>  <i>// First, let's see if there is a generic comment for this operand</i></td></tr>
<tr><th id="553">553</th><td>  <span class="namespace">std::</span><span class='typedef' title='std::string' data-type='basic_string&lt;char&gt;' data-ref="std::string" data-ref-filename="std..string">string</span> <dfn class="local col3 decl" id="123GenericComment" title='GenericComment' data-type='std::string' data-ref="123GenericComment" data-ref-filename="123GenericComment">GenericComment</dfn> =</td></tr>
<tr><th id="554">554</th><td>      <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo23createMIROperandCommentB5cxx11ERKNS_12MachineInstrERKNS_14MachineOperandEjPKNS_18TargetRegisterInfoE" title='llvm::TargetInstrInfo::createMIROperandComment' data-ref="_ZNK4llvm15TargetInstrInfo23createMIROperandCommentB5cxx11ERKNS_12MachineInstrERKNS_14MachineOperandEjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm15TargetInstrInfo23createMIROperandCommentB5cxx11ERKNS_12MachineInstrERKNS_14MachineOperandEjPKNS_18TargetRegisterInfoE">createMIROperandComment</a>(<a class="local col9 ref" href="#119MI" title='MI' data-ref="119MI" data-ref-filename="119MI">MI</a>, <a class="local col0 ref" href="#120Op" title='Op' data-ref="120Op" data-ref-filename="120Op">Op</a>, <a class="local col1 ref" href="#121OpIdx" title='OpIdx' data-ref="121OpIdx" data-ref-filename="121OpIdx">OpIdx</a>, <a class="local col2 ref" href="#122TRI" title='TRI' data-ref="122TRI" data-ref-filename="122TRI">TRI</a>);</td></tr>
<tr><th id="555">555</th><td>  <b>if</b> (!<a class="local col3 ref" href="#123GenericComment" title='GenericComment' data-ref="123GenericComment" data-ref-filename="123GenericComment">GenericComment</a>.<span class='ref fn' title='std::__cxx11::basic_string::empty' data-ref="_ZNKSt7__cxx1112basic_string5emptyEv" data-ref-filename="_ZNKSt7__cxx1112basic_string5emptyEv">empty</span>())</td></tr>
<tr><th id="556">556</th><td>    <b>return</b> <a class="local col3 ref" href="#123GenericComment" title='GenericComment' data-ref="123GenericComment" data-ref-filename="123GenericComment">GenericComment</a>;</td></tr>
<tr><th id="557">557</th><td></td></tr>
<tr><th id="558">558</th><td>  <i>// If not, check if we have an immediate operand.</i></td></tr>
<tr><th id="559">559</th><td>  <b>if</b> (<a class="local col0 ref" href="#120Op" title='Op' data-ref="120Op" data-ref-filename="120Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7getTypeEv" title='llvm::MachineOperand::getType' data-ref="_ZNK4llvm14MachineOperand7getTypeEv" data-ref-filename="_ZNK4llvm14MachineOperand7getTypeEv">getType</a>() != <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MO_Immediate" title='llvm::MachineOperand::MO_Immediate' data-ref="llvm::MachineOperand::MO_Immediate" data-ref-filename="llvm..MachineOperand..MO_Immediate">MO_Immediate</a>)</td></tr>
<tr><th id="560">560</th><td>    <b>return</b> <span class="namespace">std::</span><span class='typedef' title='std::string' data-type='basic_string&lt;char&gt;' data-ref="std::string" data-ref-filename="std..string">string</span><span class='ref fn' title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1Ev" data-ref-filename="_ZNSt7__cxx1112basic_stringC1Ev">(</span>);</td></tr>
<tr><th id="561">561</th><td></td></tr>
<tr><th id="562">562</th><td>  <i>// And print its corresponding condition code if the immediate is a</i></td></tr>
<tr><th id="563">563</th><td><i>  // predicate.</i></td></tr>
<tr><th id="564">564</th><td>  <em>int</em> <dfn class="local col4 decl" id="124FirstPredOp" title='FirstPredOp' data-type='int' data-ref="124FirstPredOp" data-ref-filename="124FirstPredOp">FirstPredOp</dfn> = <a class="local col9 ref" href="#119MI" title='MI' data-ref="119MI" data-ref-filename="119MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr23findFirstPredOperandIdxEv" title='llvm::MachineInstr::findFirstPredOperandIdx' data-ref="_ZNK4llvm12MachineInstr23findFirstPredOperandIdxEv" data-ref-filename="_ZNK4llvm12MachineInstr23findFirstPredOperandIdxEv">findFirstPredOperandIdx</a>();</td></tr>
<tr><th id="565">565</th><td>  <b>if</b> (<a class="local col4 ref" href="#124FirstPredOp" title='FirstPredOp' data-ref="124FirstPredOp" data-ref-filename="124FirstPredOp">FirstPredOp</a> != (<em>int</em>) <a class="local col1 ref" href="#121OpIdx" title='OpIdx' data-ref="121OpIdx" data-ref-filename="121OpIdx">OpIdx</a>)</td></tr>
<tr><th id="566">566</th><td>    <b>return</b> <span class="namespace">std::</span><span class='typedef' title='std::string' data-type='basic_string&lt;char&gt;' data-ref="std::string" data-ref-filename="std..string">string</span><span class='ref fn' title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1Ev" data-ref-filename="_ZNSt7__cxx1112basic_stringC1Ev">(</span>);</td></tr>
<tr><th id="567">567</th><td></td></tr>
<tr><th id="568">568</th><td>  <span class="namespace">std::</span><span class='typedef' title='std::string' data-type='basic_string&lt;char&gt;' data-ref="std::string" data-ref-filename="std..string">string</span> <dfn class="local col5 decl" id="125CC" title='CC' data-type='std::string' data-ref="125CC" data-ref-filename="125CC">CC</dfn> = <span class='ref fn fake' title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1EPKT_RKT1_" data-ref-filename="_ZNSt7__cxx1112basic_stringC1EPKT_RKT1_"></span><q>"CC::"</q>;</td></tr>
<tr><th id="569">569</th><td>  <a class="local col5 ref" href="#125CC" title='CC' data-ref="125CC" data-ref-filename="125CC">CC</a> <span class='ref fn' title='std::__cxx11::basic_string::operator+=' data-ref="_ZNSt7__cxx1112basic_stringpLEPKT_" data-ref-filename="_ZNSt7__cxx1112basic_stringpLEPKT_">+=</span> <a class="ref fn" href="Utils/ARMBaseInfo.h.html#_ZN4llvmL19ARMCondCodeToStringENS_5ARMCC9CondCodesE" title='llvm::ARMCondCodeToString' data-ref="_ZN4llvmL19ARMCondCodeToStringENS_5ARMCC9CondCodesE" data-ref-filename="_ZN4llvmL19ARMCondCodeToStringENS_5ARMCC9CondCodesE">ARMCondCodeToString</a>((<span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes" data-ref-filename="llvm..ARMCC..CondCodes">CondCodes</a>)<a class="local col0 ref" href="#120Op" title='Op' data-ref="120Op" data-ref-filename="120Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="570">570</th><td>  <b>return</b> <a class="local col5 ref" href="#125CC" title='CC' data-ref="125CC" data-ref-filename="125CC">CC</a>;</td></tr>
<tr><th id="571">571</th><td>}</td></tr>
<tr><th id="572">572</th><td></td></tr>
<tr><th id="573">573</th><td><em>bool</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo20PredicateInstructionERNS_12MachineInstrENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::ARMBaseInstrInfo::PredicateInstruction' data-ref="_ZNK4llvm16ARMBaseInstrInfo20PredicateInstructionERNS_12MachineInstrENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo20PredicateInstructionERNS_12MachineInstrENS_8ArrayRefINS_14MachineOperandEEE">PredicateInstruction</dfn>(</td></tr>
<tr><th id="574">574</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="126MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="126MI" data-ref-filename="126MI">MI</dfn>, <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; <dfn class="local col7 decl" id="127Pred" title='Pred' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="127Pred" data-ref-filename="127Pred">Pred</dfn>) <em>const</em> {</td></tr>
<tr><th id="575">575</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="128Opc" title='Opc' data-type='unsigned int' data-ref="128Opc" data-ref-filename="128Opc">Opc</dfn> = <a class="local col6 ref" href="#126MI" title='MI' data-ref="126MI" data-ref-filename="126MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="576">576</th><td>  <b>if</b> (<a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL20isUncondBranchOpcodeEi" title='llvm::isUncondBranchOpcode' data-ref="_ZN4llvmL20isUncondBranchOpcodeEi" data-ref-filename="_ZN4llvmL20isUncondBranchOpcodeEi">isUncondBranchOpcode</a>(<a class="local col8 ref" href="#128Opc" title='Opc' data-ref="128Opc" data-ref-filename="128Opc">Opc</a>)) {</td></tr>
<tr><th id="577">577</th><td>    <a class="local col6 ref" href="#126MI" title='MI' data-ref="126MI" data-ref-filename="126MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="ref fn" href="#_ZN4llvm27getMatchingCondBranchOpcodeEj" title='llvm::getMatchingCondBranchOpcode' data-ref="_ZN4llvm27getMatchingCondBranchOpcodeEj" data-ref-filename="_ZN4llvm27getMatchingCondBranchOpcodeEj">getMatchingCondBranchOpcode</a>(<a class="local col8 ref" href="#128Opc" title='Opc' data-ref="128Opc" data-ref-filename="128Opc">Opc</a>)));</td></tr>
<tr><th id="578">578</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">(</a>*<a class="local col6 ref" href="#126MI" title='MI' data-ref="126MI" data-ref-filename="126MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col6 ref" href="#126MI" title='MI' data-ref="126MI" data-ref-filename="126MI">MI</a>)</td></tr>
<tr><th id="579">579</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col7 ref" href="#127Pred" title='Pred' data-ref="127Pred" data-ref-filename="127Pred">Pred</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>())</td></tr>
<tr><th id="580">580</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="local col7 ref" href="#127Pred" title='Pred' data-ref="127Pred" data-ref-filename="127Pred">Pred</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="581">581</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="582">582</th><td>  }</td></tr>
<tr><th id="583">583</th><td></td></tr>
<tr><th id="584">584</th><td>  <em>int</em> <dfn class="local col9 decl" id="129PIdx" title='PIdx' data-type='int' data-ref="129PIdx" data-ref-filename="129PIdx">PIdx</dfn> = <a class="local col6 ref" href="#126MI" title='MI' data-ref="126MI" data-ref-filename="126MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr23findFirstPredOperandIdxEv" title='llvm::MachineInstr::findFirstPredOperandIdx' data-ref="_ZNK4llvm12MachineInstr23findFirstPredOperandIdxEv" data-ref-filename="_ZNK4llvm12MachineInstr23findFirstPredOperandIdxEv">findFirstPredOperandIdx</a>();</td></tr>
<tr><th id="585">585</th><td>  <b>if</b> (<a class="local col9 ref" href="#129PIdx" title='PIdx' data-ref="129PIdx" data-ref-filename="129PIdx">PIdx</a> != -<var>1</var>) {</td></tr>
<tr><th id="586">586</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="130PMO" title='PMO' data-type='llvm::MachineOperand &amp;' data-ref="130PMO" data-ref-filename="130PMO">PMO</dfn> = <a class="local col6 ref" href="#126MI" title='MI' data-ref="126MI" data-ref-filename="126MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#129PIdx" title='PIdx' data-ref="129PIdx" data-ref-filename="129PIdx">PIdx</a>);</td></tr>
<tr><th id="587">587</th><td>    <a class="local col0 ref" href="#130PMO" title='PMO' data-ref="130PMO" data-ref-filename="130PMO">PMO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col7 ref" href="#127Pred" title='Pred' data-ref="127Pred" data-ref-filename="127Pred">Pred</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="588">588</th><td>    <a class="local col6 ref" href="#126MI" title='MI' data-ref="126MI" data-ref-filename="126MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#129PIdx" title='PIdx' data-ref="129PIdx" data-ref-filename="129PIdx">PIdx</a>+<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="local col7 ref" href="#127Pred" title='Pred' data-ref="127Pred" data-ref-filename="127Pred">Pred</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="589">589</th><td></td></tr>
<tr><th id="590">590</th><td>    <i>// Thumb 1 arithmetic instructions do not set CPSR when executed inside an</i></td></tr>
<tr><th id="591">591</th><td><i>    // IT block. This affects how they are printed.</i></td></tr>
<tr><th id="592">592</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col1 decl" id="131MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="131MCID" data-ref-filename="131MCID">MCID</dfn> = <a class="local col6 ref" href="#126MI" title='MI' data-ref="126MI" data-ref-filename="126MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="593">593</th><td>    <b>if</b> (<a class="local col1 ref" href="#131MCID" title='MCID' data-ref="131MCID" data-ref-filename="131MCID">MCID</a>.<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::ThumbArithFlagSetting" title='llvm::ARMII::ThumbArithFlagSetting' data-ref="llvm::ARMII::ThumbArithFlagSetting" data-ref-filename="llvm..ARMII..ThumbArithFlagSetting">ThumbArithFlagSetting</a>) {</td></tr>
<tr><th id="594">594</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MCID.OpInfo[<var>1</var>].isOptionalDef() &amp;&amp; <q>"CPSR def isn't expected operand"</q>);</td></tr>
<tr><th id="595">595</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((MI.getOperand(<var>1</var>).isDead() ||</td></tr>
<tr><th id="596">596</th><td>              MI.getOperand(<var>1</var>).getReg() != ARM::CPSR) &amp;&amp;</td></tr>
<tr><th id="597">597</th><td>             <q>"if conversion tried to stop defining used CPSR"</q>);</td></tr>
<tr><th id="598">598</th><td>      <a class="local col6 ref" href="#126MI" title='MI' data-ref="126MI" data-ref-filename="126MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::NoRegister" title='llvm::ARM::NoRegister' data-ref="llvm::ARM::NoRegister" data-ref-filename="llvm..ARM..NoRegister">NoRegister</a>);</td></tr>
<tr><th id="599">599</th><td>    }</td></tr>
<tr><th id="600">600</th><td></td></tr>
<tr><th id="601">601</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="602">602</th><td>  }</td></tr>
<tr><th id="603">603</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="604">604</th><td>}</td></tr>
<tr><th id="605">605</th><td></td></tr>
<tr><th id="606">606</th><td><em>bool</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo17SubsumesPredicateENS_8ArrayRefINS_14MachineOperandEEES3_" title='llvm::ARMBaseInstrInfo::SubsumesPredicate' data-ref="_ZNK4llvm16ARMBaseInstrInfo17SubsumesPredicateENS_8ArrayRefINS_14MachineOperandEEES3_" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo17SubsumesPredicateENS_8ArrayRefINS_14MachineOperandEEES3_">SubsumesPredicate</dfn>(<a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; <dfn class="local col2 decl" id="132Pred1" title='Pred1' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="132Pred1" data-ref-filename="132Pred1">Pred1</dfn>,</td></tr>
<tr><th id="607">607</th><td>                                         <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; <dfn class="local col3 decl" id="133Pred2" title='Pred2' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="133Pred2" data-ref-filename="133Pred2">Pred2</dfn>) <em>const</em> {</td></tr>
<tr><th id="608">608</th><td>  <b>if</b> (<a class="local col2 ref" href="#132Pred1" title='Pred1' data-ref="132Pred1" data-ref-filename="132Pred1">Pred1</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv" data-ref-filename="_ZNK4llvm8ArrayRef4sizeEv">size</a>() &gt; <var>2</var> || <a class="local col3 ref" href="#133Pred2" title='Pred2' data-ref="133Pred2" data-ref-filename="133Pred2">Pred2</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv" data-ref-filename="_ZNK4llvm8ArrayRef4sizeEv">size</a>() &gt; <var>2</var>)</td></tr>
<tr><th id="609">609</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="610">610</th><td></td></tr>
<tr><th id="611">611</th><td>  <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes" data-ref-filename="llvm..ARMCC..CondCodes">CondCodes</a> <dfn class="local col4 decl" id="134CC1" title='CC1' data-type='ARMCC::CondCodes' data-ref="134CC1" data-ref-filename="134CC1">CC1</dfn> = (<span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes" data-ref-filename="llvm..ARMCC..CondCodes">CondCodes</a>)<a class="local col2 ref" href="#132Pred1" title='Pred1' data-ref="132Pred1" data-ref-filename="132Pred1">Pred1</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="612">612</th><td>  <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes" data-ref-filename="llvm..ARMCC..CondCodes">CondCodes</a> <dfn class="local col5 decl" id="135CC2" title='CC2' data-type='ARMCC::CondCodes' data-ref="135CC2" data-ref-filename="135CC2">CC2</dfn> = (<span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes" data-ref-filename="llvm..ARMCC..CondCodes">CondCodes</a>)<a class="local col3 ref" href="#133Pred2" title='Pred2' data-ref="133Pred2" data-ref-filename="133Pred2">Pred2</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="613">613</th><td>  <b>if</b> (<a class="local col4 ref" href="#134CC1" title='CC1' data-ref="134CC1" data-ref-filename="134CC1">CC1</a> == <a class="local col5 ref" href="#135CC2" title='CC2' data-ref="135CC2" data-ref-filename="135CC2">CC2</a>)</td></tr>
<tr><th id="614">614</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="615">615</th><td></td></tr>
<tr><th id="616">616</th><td>  <b>switch</b> (<a class="local col4 ref" href="#134CC1" title='CC1' data-ref="134CC1" data-ref-filename="134CC1">CC1</a>) {</td></tr>
<tr><th id="617">617</th><td>  <b>default</b>:</td></tr>
<tr><th id="618">618</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="619">619</th><td>  <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>:</td></tr>
<tr><th id="620">620</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="621">621</th><td>  <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::HS" title='llvm::ARMCC::HS' data-ref="llvm::ARMCC::HS" data-ref-filename="llvm..ARMCC..HS">HS</a>:</td></tr>
<tr><th id="622">622</th><td>    <b>return</b> <a class="local col5 ref" href="#135CC2" title='CC2' data-ref="135CC2" data-ref-filename="135CC2">CC2</a> == <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::HI" title='llvm::ARMCC::HI' data-ref="llvm::ARMCC::HI" data-ref-filename="llvm..ARMCC..HI">HI</a>;</td></tr>
<tr><th id="623">623</th><td>  <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::LS" title='llvm::ARMCC::LS' data-ref="llvm::ARMCC::LS" data-ref-filename="llvm..ARMCC..LS">LS</a>:</td></tr>
<tr><th id="624">624</th><td>    <b>return</b> <a class="local col5 ref" href="#135CC2" title='CC2' data-ref="135CC2" data-ref-filename="135CC2">CC2</a> == <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::LO" title='llvm::ARMCC::LO' data-ref="llvm::ARMCC::LO" data-ref-filename="llvm..ARMCC..LO">LO</a> || <a class="local col5 ref" href="#135CC2" title='CC2' data-ref="135CC2" data-ref-filename="135CC2">CC2</a> == <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::EQ" title='llvm::ARMCC::EQ' data-ref="llvm::ARMCC::EQ" data-ref-filename="llvm..ARMCC..EQ">EQ</a>;</td></tr>
<tr><th id="625">625</th><td>  <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::GE" title='llvm::ARMCC::GE' data-ref="llvm::ARMCC::GE" data-ref-filename="llvm..ARMCC..GE">GE</a>:</td></tr>
<tr><th id="626">626</th><td>    <b>return</b> <a class="local col5 ref" href="#135CC2" title='CC2' data-ref="135CC2" data-ref-filename="135CC2">CC2</a> == <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::GT" title='llvm::ARMCC::GT' data-ref="llvm::ARMCC::GT" data-ref-filename="llvm..ARMCC..GT">GT</a>;</td></tr>
<tr><th id="627">627</th><td>  <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::LE" title='llvm::ARMCC::LE' data-ref="llvm::ARMCC::LE" data-ref-filename="llvm..ARMCC..LE">LE</a>:</td></tr>
<tr><th id="628">628</th><td>    <b>return</b> <a class="local col5 ref" href="#135CC2" title='CC2' data-ref="135CC2" data-ref-filename="135CC2">CC2</a> == <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::LT" title='llvm::ARMCC::LT' data-ref="llvm::ARMCC::LT" data-ref-filename="llvm..ARMCC..LT">LT</a>;</td></tr>
<tr><th id="629">629</th><td>  }</td></tr>
<tr><th id="630">630</th><td>}</td></tr>
<tr><th id="631">631</th><td></td></tr>
<tr><th id="632">632</th><td><em>bool</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo17ClobbersPredicateERNS_12MachineInstrERSt6vectorINS_14MachineOperandESaIS4_EEb" title='llvm::ARMBaseInstrInfo::ClobbersPredicate' data-ref="_ZNK4llvm16ARMBaseInstrInfo17ClobbersPredicateERNS_12MachineInstrERSt6vectorINS_14MachineOperandESaIS4_EEb" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo17ClobbersPredicateERNS_12MachineInstrERSt6vectorINS_14MachineOperandESaIS4_EEb">ClobbersPredicate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="136MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="136MI" data-ref-filename="136MI">MI</dfn>,</td></tr>
<tr><th id="633">633</th><td>                                         <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col7 decl" id="137Pred" title='Pred' data-type='std::vector&lt;MachineOperand&gt; &amp;' data-ref="137Pred" data-ref-filename="137Pred">Pred</dfn>,</td></tr>
<tr><th id="634">634</th><td>                                         <em>bool</em> <dfn class="local col8 decl" id="138SkipDead" title='SkipDead' data-type='bool' data-ref="138SkipDead" data-ref-filename="138SkipDead">SkipDead</dfn>) <em>const</em> {</td></tr>
<tr><th id="635">635</th><td>  <em>bool</em> <dfn class="local col9 decl" id="139Found" title='Found' data-type='bool' data-ref="139Found" data-ref-filename="139Found">Found</dfn> = <b>false</b>;</td></tr>
<tr><th id="636">636</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="140i" title='i' data-type='unsigned int' data-ref="140i" data-ref-filename="140i">i</dfn> = <var>0</var>, <dfn class="local col1 decl" id="141e" title='e' data-type='unsigned int' data-ref="141e" data-ref-filename="141e">e</dfn> = <a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI" data-ref-filename="136MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col0 ref" href="#140i" title='i' data-ref="140i" data-ref-filename="140i">i</a> != <a class="local col1 ref" href="#141e" title='e' data-ref="141e" data-ref-filename="141e">e</a>; ++<a class="local col0 ref" href="#140i" title='i' data-ref="140i" data-ref-filename="140i">i</a>) {</td></tr>
<tr><th id="637">637</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="142MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="142MO" data-ref-filename="142MO">MO</dfn> = <a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI" data-ref-filename="136MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#140i" title='i' data-ref="140i" data-ref-filename="140i">i</a>);</td></tr>
<tr><th id="638">638</th><td>    <em>bool</em> <dfn class="local col3 decl" id="143ClobbersCPSR" title='ClobbersCPSR' data-type='bool' data-ref="143ClobbersCPSR" data-ref-filename="143ClobbersCPSR">ClobbersCPSR</dfn> = <a class="local col2 ref" href="#142MO" title='MO' data-ref="142MO" data-ref-filename="142MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9isRegMaskEv" title='llvm::MachineOperand::isRegMask' data-ref="_ZNK4llvm14MachineOperand9isRegMaskEv" data-ref-filename="_ZNK4llvm14MachineOperand9isRegMaskEv">isRegMask</a>() &amp;&amp; <a class="local col2 ref" href="#142MO" title='MO' data-ref="142MO" data-ref-filename="142MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand15clobbersPhysRegENS_10MCRegisterE" title='llvm::MachineOperand::clobbersPhysReg' data-ref="_ZNK4llvm14MachineOperand15clobbersPhysRegENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14MachineOperand15clobbersPhysRegENS_10MCRegisterE">clobbersPhysReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::CPSR" title='llvm::ARM::CPSR' data-ref="llvm::ARM::CPSR" data-ref-filename="llvm..ARM..CPSR">CPSR</a>);</td></tr>
<tr><th id="639">639</th><td>    <em>bool</em> <dfn class="local col4 decl" id="144IsCPSR" title='IsCPSR' data-type='bool' data-ref="144IsCPSR" data-ref-filename="144IsCPSR">IsCPSR</dfn> = <a class="local col2 ref" href="#142MO" title='MO' data-ref="142MO" data-ref-filename="142MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col2 ref" href="#142MO" title='MO' data-ref="142MO" data-ref-filename="142MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv" data-ref-filename="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp; <a class="local col2 ref" href="#142MO" title='MO' data-ref="142MO" data-ref-filename="142MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::CPSR" title='llvm::ARM::CPSR' data-ref="llvm::ARM::CPSR" data-ref-filename="llvm..ARM..CPSR">CPSR</a>;</td></tr>
<tr><th id="640">640</th><td>    <b>if</b> (<a class="local col3 ref" href="#143ClobbersCPSR" title='ClobbersCPSR' data-ref="143ClobbersCPSR" data-ref-filename="143ClobbersCPSR">ClobbersCPSR</a> || <a class="local col4 ref" href="#144IsCPSR" title='IsCPSR' data-ref="144IsCPSR" data-ref-filename="144IsCPSR">IsCPSR</a>) {</td></tr>
<tr><th id="641">641</th><td></td></tr>
<tr><th id="642">642</th><td>      <i>// Filter out T1 instructions that have a dead CPSR,</i></td></tr>
<tr><th id="643">643</th><td><i>      // allowing IT blocks to be generated containing T1 instructions</i></td></tr>
<tr><th id="644">644</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col5 decl" id="145MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="145MCID" data-ref-filename="145MCID">MCID</dfn> = <a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI" data-ref-filename="136MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="645">645</th><td>      <b>if</b> (<a class="local col5 ref" href="#145MCID" title='MCID' data-ref="145MCID" data-ref-filename="145MCID">MCID</a>.<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::ThumbArithFlagSetting" title='llvm::ARMII::ThumbArithFlagSetting' data-ref="llvm::ARMII::ThumbArithFlagSetting" data-ref-filename="llvm..ARMII..ThumbArithFlagSetting">ThumbArithFlagSetting</a> &amp;&amp; <a class="local col2 ref" href="#142MO" title='MO' data-ref="142MO" data-ref-filename="142MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv" data-ref-filename="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>() &amp;&amp;</td></tr>
<tr><th id="646">646</th><td>          <a class="local col8 ref" href="#138SkipDead" title='SkipDead' data-ref="138SkipDead" data-ref-filename="138SkipDead">SkipDead</a>)</td></tr>
<tr><th id="647">647</th><td>        <b>continue</b>;</td></tr>
<tr><th id="648">648</th><td></td></tr>
<tr><th id="649">649</th><td>      <a class="local col7 ref" href="#137Pred" title='Pred' data-ref="137Pred" data-ref-filename="137Pred">Pred</a>.<span class='ref fn' title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_" data-ref-filename="_ZNSt6vector9push_backERKT_">push_back</span>(<a class="local col2 ref" href="#142MO" title='MO' data-ref="142MO" data-ref-filename="142MO">MO</a>);</td></tr>
<tr><th id="650">650</th><td>      <a class="local col9 ref" href="#139Found" title='Found' data-ref="139Found" data-ref-filename="139Found">Found</a> = <b>true</b>;</td></tr>
<tr><th id="651">651</th><td>    }</td></tr>
<tr><th id="652">652</th><td>  }</td></tr>
<tr><th id="653">653</th><td></td></tr>
<tr><th id="654">654</th><td>  <b>return</b> <a class="local col9 ref" href="#139Found" title='Found' data-ref="139Found" data-ref-filename="139Found">Found</a>;</td></tr>
<tr><th id="655">655</th><td>}</td></tr>
<tr><th id="656">656</th><td></td></tr>
<tr><th id="657">657</th><td><em>bool</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def fn" id="_ZN4llvm16ARMBaseInstrInfo13isCPSRDefinedERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::isCPSRDefined' data-ref="_ZN4llvm16ARMBaseInstrInfo13isCPSRDefinedERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm16ARMBaseInstrInfo13isCPSRDefinedERKNS_12MachineInstrE">isCPSRDefined</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="146MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="146MI" data-ref-filename="146MI">MI</dfn>) {</td></tr>
<tr><th id="658">658</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col7 decl" id="147MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="147MO" data-ref-filename="147MO">MO</dfn> : <a class="local col6 ref" href="#146MI" title='MI' data-ref="146MI" data-ref-filename="146MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv" data-ref-filename="_ZNK4llvm12MachineInstr8operandsEv">operands</a>())</td></tr>
<tr><th id="659">659</th><td>    <b>if</b> (<a class="local col7 ref" href="#147MO" title='MO' data-ref="147MO" data-ref-filename="147MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col7 ref" href="#147MO" title='MO' data-ref="147MO" data-ref-filename="147MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::CPSR" title='llvm::ARM::CPSR' data-ref="llvm::ARM::CPSR" data-ref-filename="llvm..ARM..CPSR">CPSR</a> &amp;&amp; <a class="local col7 ref" href="#147MO" title='MO' data-ref="147MO" data-ref-filename="147MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv" data-ref-filename="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp; !<a class="local col7 ref" href="#147MO" title='MO' data-ref="147MO" data-ref-filename="147MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv" data-ref-filename="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>())</td></tr>
<tr><th id="660">660</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="661">661</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="662">662</th><td>}</td></tr>
<tr><th id="663">663</th><td></td></tr>
<tr><th id="664">664</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL20isEligibleForITBlockPKN4llvm12MachineInstrE" title='isEligibleForITBlock' data-type='bool isEligibleForITBlock(const llvm::MachineInstr * MI)' data-ref="_ZL20isEligibleForITBlockPKN4llvm12MachineInstrE" data-ref-filename="_ZL20isEligibleForITBlockPKN4llvm12MachineInstrE">isEligibleForITBlock</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="148MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="148MI" data-ref-filename="148MI">MI</dfn>) {</td></tr>
<tr><th id="665">665</th><td>  <b>switch</b> (<a class="local col8 ref" href="#148MI" title='MI' data-ref="148MI" data-ref-filename="148MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="666">666</th><td>  <b>default</b>: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="667">667</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tADC" title='llvm::ARM::tADC' data-ref="llvm::ARM::tADC" data-ref-filename="llvm..ARM..tADC">tADC</a>:   <i>// ADC (register) T1</i></td></tr>
<tr><th id="668">668</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tADDi3" title='llvm::ARM::tADDi3' data-ref="llvm::ARM::tADDi3" data-ref-filename="llvm..ARM..tADDi3">tADDi3</a>: <i>// ADD (immediate) T1</i></td></tr>
<tr><th id="669">669</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tADDi8" title='llvm::ARM::tADDi8' data-ref="llvm::ARM::tADDi8" data-ref-filename="llvm..ARM..tADDi8">tADDi8</a>: <i>// ADD (immediate) T2</i></td></tr>
<tr><th id="670">670</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tADDrr" title='llvm::ARM::tADDrr' data-ref="llvm::ARM::tADDrr" data-ref-filename="llvm..ARM..tADDrr">tADDrr</a>: <i>// ADD (register) T1</i></td></tr>
<tr><th id="671">671</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tAND" title='llvm::ARM::tAND' data-ref="llvm::ARM::tAND" data-ref-filename="llvm..ARM..tAND">tAND</a>:   <i>// AND (register) T1</i></td></tr>
<tr><th id="672">672</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tASRri" title='llvm::ARM::tASRri' data-ref="llvm::ARM::tASRri" data-ref-filename="llvm..ARM..tASRri">tASRri</a>: <i>// ASR (immediate) T1</i></td></tr>
<tr><th id="673">673</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tASRrr" title='llvm::ARM::tASRrr' data-ref="llvm::ARM::tASRrr" data-ref-filename="llvm..ARM..tASRrr">tASRrr</a>: <i>// ASR (register) T1</i></td></tr>
<tr><th id="674">674</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tBIC" title='llvm::ARM::tBIC' data-ref="llvm::ARM::tBIC" data-ref-filename="llvm..ARM..tBIC">tBIC</a>:   <i>// BIC (register) T1</i></td></tr>
<tr><th id="675">675</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tEOR" title='llvm::ARM::tEOR' data-ref="llvm::ARM::tEOR" data-ref-filename="llvm..ARM..tEOR">tEOR</a>:   <i>// EOR (register) T1</i></td></tr>
<tr><th id="676">676</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tLSLri" title='llvm::ARM::tLSLri' data-ref="llvm::ARM::tLSLri" data-ref-filename="llvm..ARM..tLSLri">tLSLri</a>: <i>// LSL (immediate) T1</i></td></tr>
<tr><th id="677">677</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tLSLrr" title='llvm::ARM::tLSLrr' data-ref="llvm::ARM::tLSLrr" data-ref-filename="llvm..ARM..tLSLrr">tLSLrr</a>: <i>// LSL (register) T1</i></td></tr>
<tr><th id="678">678</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tLSRri" title='llvm::ARM::tLSRri' data-ref="llvm::ARM::tLSRri" data-ref-filename="llvm..ARM..tLSRri">tLSRri</a>: <i>// LSR (immediate) T1</i></td></tr>
<tr><th id="679">679</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tLSRrr" title='llvm::ARM::tLSRrr' data-ref="llvm::ARM::tLSRrr" data-ref-filename="llvm..ARM..tLSRrr">tLSRrr</a>: <i>// LSR (register) T1</i></td></tr>
<tr><th id="680">680</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tMUL" title='llvm::ARM::tMUL' data-ref="llvm::ARM::tMUL" data-ref-filename="llvm..ARM..tMUL">tMUL</a>:   <i>// MUL T1</i></td></tr>
<tr><th id="681">681</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tMVN" title='llvm::ARM::tMVN' data-ref="llvm::ARM::tMVN" data-ref-filename="llvm..ARM..tMVN">tMVN</a>:   <i>// MVN (register) T1</i></td></tr>
<tr><th id="682">682</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tORR" title='llvm::ARM::tORR' data-ref="llvm::ARM::tORR" data-ref-filename="llvm..ARM..tORR">tORR</a>:   <i>// ORR (register) T1</i></td></tr>
<tr><th id="683">683</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tROR" title='llvm::ARM::tROR' data-ref="llvm::ARM::tROR" data-ref-filename="llvm..ARM..tROR">tROR</a>:   <i>// ROR (register) T1</i></td></tr>
<tr><th id="684">684</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tRSB" title='llvm::ARM::tRSB' data-ref="llvm::ARM::tRSB" data-ref-filename="llvm..ARM..tRSB">tRSB</a>:   <i>// RSB (immediate) T1</i></td></tr>
<tr><th id="685">685</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tSBC" title='llvm::ARM::tSBC' data-ref="llvm::ARM::tSBC" data-ref-filename="llvm..ARM..tSBC">tSBC</a>:   <i>// SBC (register) T1</i></td></tr>
<tr><th id="686">686</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tSUBi3" title='llvm::ARM::tSUBi3' data-ref="llvm::ARM::tSUBi3" data-ref-filename="llvm..ARM..tSUBi3">tSUBi3</a>: <i>// SUB (immediate) T1</i></td></tr>
<tr><th id="687">687</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tSUBi8" title='llvm::ARM::tSUBi8' data-ref="llvm::ARM::tSUBi8" data-ref-filename="llvm..ARM..tSUBi8">tSUBi8</a>: <i>// SUB (immediate) T2</i></td></tr>
<tr><th id="688">688</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tSUBrr" title='llvm::ARM::tSUBrr' data-ref="llvm::ARM::tSUBrr" data-ref-filename="llvm..ARM..tSUBrr">tSUBrr</a>: <i>// SUB (register) T1</i></td></tr>
<tr><th id="689">689</th><td>    <b>return</b> !<a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<a class="ref fn" href="#_ZN4llvm16ARMBaseInstrInfo13isCPSRDefinedERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::isCPSRDefined' data-ref="_ZN4llvm16ARMBaseInstrInfo13isCPSRDefinedERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm16ARMBaseInstrInfo13isCPSRDefinedERKNS_12MachineInstrE">isCPSRDefined</a>(*<a class="local col8 ref" href="#148MI" title='MI' data-ref="148MI" data-ref-filename="148MI">MI</a>);</td></tr>
<tr><th id="690">690</th><td>  }</td></tr>
<tr><th id="691">691</th><td>}</td></tr>
<tr><th id="692">692</th><td></td></tr>
<tr><th id="693">693</th><td><i class="doc">/// isPredicable - Return true if the specified instruction can be predicated.</i></td></tr>
<tr><th id="694">694</th><td><i class="doc">/// By default, this returns true for every instruction with a</i></td></tr>
<tr><th id="695">695</th><td><i class="doc">/// PredicateOperand.</i></td></tr>
<tr><th id="696">696</th><td><em>bool</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo12isPredicableERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::isPredicable' data-ref="_ZNK4llvm16ARMBaseInstrInfo12isPredicableERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo12isPredicableERKNS_12MachineInstrE">isPredicable</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="149MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="149MI" data-ref-filename="149MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="697">697</th><td>  <b>if</b> (!<a class="local col9 ref" href="#149MI" title='MI' data-ref="149MI" data-ref-filename="149MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isPredicableENS0_9QueryTypeE" title='llvm::MachineInstr::isPredicable' data-ref="_ZNK4llvm12MachineInstr12isPredicableENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr12isPredicableENS0_9QueryTypeE">isPredicable</a>())</td></tr>
<tr><th id="698">698</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="699">699</th><td></td></tr>
<tr><th id="700">700</th><td>  <b>if</b> (<a class="local col9 ref" href="#149MI" title='MI' data-ref="149MI" data-ref-filename="149MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBundleEv" title='llvm::MachineInstr::isBundle' data-ref="_ZNK4llvm12MachineInstr8isBundleEv" data-ref-filename="_ZNK4llvm12MachineInstr8isBundleEv">isBundle</a>())</td></tr>
<tr><th id="701">701</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="702">702</th><td></td></tr>
<tr><th id="703">703</th><td>  <b>if</b> (!<a class="tu ref fn" href="#_ZL20isEligibleForITBlockPKN4llvm12MachineInstrE" title='isEligibleForITBlock' data-use='c' data-ref="_ZL20isEligibleForITBlockPKN4llvm12MachineInstrE" data-ref-filename="_ZL20isEligibleForITBlockPKN4llvm12MachineInstrE">isEligibleForITBlock</a>(&amp;<a class="local col9 ref" href="#149MI" title='MI' data-ref="149MI" data-ref-filename="149MI">MI</a>))</td></tr>
<tr><th id="704">704</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="705">705</th><td></td></tr>
<tr><th id="706">706</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col0 decl" id="150MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="150MF" data-ref-filename="150MF">MF</dfn> = <a class="local col9 ref" href="#149MI" title='MI' data-ref="149MI" data-ref-filename="149MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv" data-ref-filename="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="707">707</th><td>  <em>const</em> <a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo" data-ref-filename="llvm..ARMFunctionInfo">ARMFunctionInfo</a> *<dfn class="local col1 decl" id="151AFI" title='AFI' data-type='const llvm::ARMFunctionInfo *' data-ref="151AFI" data-ref-filename="151AFI">AFI</dfn> =</td></tr>
<tr><th id="708">708</th><td>      <a class="local col0 ref" href="#150MF" title='MF' data-ref="150MF" data-ref-filename="150MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZNK4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo" data-ref-filename="llvm..ARMFunctionInfo">ARMFunctionInfo</a>&gt;();</td></tr>
<tr><th id="709">709</th><td></td></tr>
<tr><th id="710">710</th><td>  <i>// Neon instructions in Thumb2 IT blocks are deprecated, see ARMARM.</i></td></tr>
<tr><th id="711">711</th><td><i>  // In their ARM encoding, they can't be encoded in a conditional form.</i></td></tr>
<tr><th id="712">712</th><td>  <b>if</b> ((<a class="local col9 ref" href="#149MI" title='MI' data-ref="149MI" data-ref-filename="149MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::DomainMask" title='llvm::ARMII::DomainMask' data-ref="llvm::ARMII::DomainMask" data-ref-filename="llvm..ARMII..DomainMask">DomainMask</a>) == <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::DomainNEON" title='llvm::ARMII::DomainNEON' data-ref="llvm::ARMII::DomainNEON" data-ref-filename="llvm..ARMII..DomainNEON">DomainNEON</a>)</td></tr>
<tr><th id="713">713</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="714">714</th><td></td></tr>
<tr><th id="715">715</th><td>  <i>// Make indirect control flow changes unpredicable when SLS mitigation is</i></td></tr>
<tr><th id="716">716</th><td><i>  // enabled.</i></td></tr>
<tr><th id="717">717</th><td>  <em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget" data-ref-filename="llvm..ARMSubtarget">ARMSubtarget</a> &amp;<dfn class="local col2 decl" id="152ST" title='ST' data-type='const llvm::ARMSubtarget &amp;' data-ref="152ST" data-ref-filename="152ST">ST</dfn> = <a class="local col0 ref" href="#150MF" title='MF' data-ref="150MF" data-ref-filename="150MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget" data-ref-filename="llvm..ARMSubtarget">ARMSubtarget</a>&gt;();</td></tr>
<tr><th id="718">718</th><td>  <b>if</b> (<a class="local col2 ref" href="#152ST" title='ST' data-ref="152ST" data-ref-filename="152ST">ST</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget14hardenSlsRetBrEv" title='llvm::ARMSubtarget::hardenSlsRetBr' data-ref="_ZNK4llvm12ARMSubtarget14hardenSlsRetBrEv" data-ref-filename="_ZNK4llvm12ARMSubtarget14hardenSlsRetBrEv">hardenSlsRetBr</a>() &amp;&amp; <a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL34isIndirectControlFlowNotComingBackERKNS_12MachineInstrE" title='llvm::isIndirectControlFlowNotComingBack' data-ref="_ZN4llvmL34isIndirectControlFlowNotComingBackERKNS_12MachineInstrE" data-ref-filename="_ZN4llvmL34isIndirectControlFlowNotComingBackERKNS_12MachineInstrE">isIndirectControlFlowNotComingBack</a>(<a class="local col9 ref" href="#149MI" title='MI' data-ref="149MI" data-ref-filename="149MI">MI</a>))</td></tr>
<tr><th id="719">719</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="720">720</th><td>  <b>if</b> (<a class="local col2 ref" href="#152ST" title='ST' data-ref="152ST" data-ref-filename="152ST">ST</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget12hardenSlsBlrEv" title='llvm::ARMSubtarget::hardenSlsBlr' data-ref="_ZNK4llvm12ARMSubtarget12hardenSlsBlrEv" data-ref-filename="_ZNK4llvm12ARMSubtarget12hardenSlsBlrEv">hardenSlsBlr</a>() &amp;&amp; <a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL14isIndirectCallERKNS_12MachineInstrE" title='llvm::isIndirectCall' data-ref="_ZN4llvmL14isIndirectCallERKNS_12MachineInstrE" data-ref-filename="_ZN4llvmL14isIndirectCallERKNS_12MachineInstrE">isIndirectCall</a>(<a class="local col9 ref" href="#149MI" title='MI' data-ref="149MI" data-ref-filename="149MI">MI</a>))</td></tr>
<tr><th id="721">721</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="722">722</th><td></td></tr>
<tr><th id="723">723</th><td>  <b>if</b> (<a class="local col1 ref" href="#151AFI" title='AFI' data-ref="151AFI" data-ref-filename="151AFI">AFI</a>-&gt;<a class="ref fn" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo16isThumb2FunctionEv" title='llvm::ARMFunctionInfo::isThumb2Function' data-ref="_ZNK4llvm15ARMFunctionInfo16isThumb2FunctionEv" data-ref-filename="_ZNK4llvm15ARMFunctionInfo16isThumb2FunctionEv">isThumb2Function</a>()) {</td></tr>
<tr><th id="724">724</th><td>    <b>if</b> (<a class="member fn" href="ARMBaseInstrInfo.h.html#_ZNK4llvm16ARMBaseInstrInfo12getSubtargetEv" title='llvm::ARMBaseInstrInfo::getSubtarget' data-ref="_ZNK4llvm16ARMBaseInstrInfo12getSubtargetEv" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo12getSubtargetEv">getSubtarget</a>().<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget10restrictITEv" title='llvm::ARMSubtarget::restrictIT' data-ref="_ZNK4llvm12ARMSubtarget10restrictITEv" data-ref-filename="_ZNK4llvm12ARMSubtarget10restrictITEv">restrictIT</a>())</td></tr>
<tr><th id="725">725</th><td>      <b>return</b> <a class="ref fn" href="ARMFeatures.h.html#_ZN4llvm17isV8EligibleForITEPKT_" title='llvm::isV8EligibleForIT' data-ref="_ZN4llvm17isV8EligibleForITEPKT_" data-ref-filename="_ZN4llvm17isV8EligibleForITEPKT_">isV8EligibleForIT</a>(&amp;<a class="local col9 ref" href="#149MI" title='MI' data-ref="149MI" data-ref-filename="149MI">MI</a>);</td></tr>
<tr><th id="726">726</th><td>  }</td></tr>
<tr><th id="727">727</th><td></td></tr>
<tr><th id="728">728</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="729">729</th><td>}</td></tr>
<tr><th id="730">730</th><td></td></tr>
<tr><th id="731">731</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="732">732</th><td></td></tr>
<tr><th id="733">733</th><td><b>template</b> &lt;&gt; <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm10IsCPSRDeadEPKT_" title='llvm::IsCPSRDead' data-ref="_ZN4llvm10IsCPSRDeadEPKT_" data-ref-filename="_ZN4llvm10IsCPSRDeadEPKT_">IsCPSRDead</dfn>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>&gt;(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="153MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="153MI" data-ref-filename="153MI">MI</dfn>) {</td></tr>
<tr><th id="734">734</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="154i" title='i' data-type='unsigned int' data-ref="154i" data-ref-filename="154i">i</dfn> = <var>0</var>, <dfn class="local col5 decl" id="155e" title='e' data-type='unsigned int' data-ref="155e" data-ref-filename="155e">e</dfn> = <a class="local col3 ref" href="#153MI" title='MI' data-ref="153MI" data-ref-filename="153MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col4 ref" href="#154i" title='i' data-ref="154i" data-ref-filename="154i">i</a> != <a class="local col5 ref" href="#155e" title='e' data-ref="155e" data-ref-filename="155e">e</a>; ++<a class="local col4 ref" href="#154i" title='i' data-ref="154i" data-ref-filename="154i">i</a>) {</td></tr>
<tr><th id="735">735</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="156MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="156MO" data-ref-filename="156MO">MO</dfn> = <a class="local col3 ref" href="#153MI" title='MI' data-ref="153MI" data-ref-filename="153MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#154i" title='i' data-ref="154i" data-ref-filename="154i">i</a>);</td></tr>
<tr><th id="736">736</th><td>    <b>if</b> (!<a class="local col6 ref" href="#156MO" title='MO' data-ref="156MO" data-ref-filename="156MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || <a class="local col6 ref" href="#156MO" title='MO' data-ref="156MO" data-ref-filename="156MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv" data-ref-filename="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>() || <a class="local col6 ref" href="#156MO" title='MO' data-ref="156MO" data-ref-filename="156MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv" data-ref-filename="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>())</td></tr>
<tr><th id="737">737</th><td>      <b>continue</b>;</td></tr>
<tr><th id="738">738</th><td>    <b>if</b> (<a class="local col6 ref" href="#156MO" title='MO' data-ref="156MO" data-ref-filename="156MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneEi" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneEi" data-ref-filename="_ZNK4llvm8RegisterneEi">!=</a> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::CPSR" title='llvm::ARM::CPSR' data-ref="llvm::ARM::CPSR" data-ref-filename="llvm..ARM..CPSR">CPSR</a>)</td></tr>
<tr><th id="739">739</th><td>      <b>continue</b>;</td></tr>
<tr><th id="740">740</th><td>    <b>if</b> (!<a class="local col6 ref" href="#156MO" title='MO' data-ref="156MO" data-ref-filename="156MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv" data-ref-filename="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>())</td></tr>
<tr><th id="741">741</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="742">742</th><td>  }</td></tr>
<tr><th id="743">743</th><td>  <i>// all definitions of CPSR are dead</i></td></tr>
<tr><th id="744">744</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="745">745</th><td>}</td></tr>
<tr><th id="746">746</th><td></td></tr>
<tr><th id="747">747</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="748">748</th><td></td></tr>
<tr><th id="749">749</th><td><i class="doc">/// GetInstSize - Return the size of the specified MachineInstr.</i></td></tr>
<tr><th id="750">750</th><td><i class="doc">///</i></td></tr>
<tr><th id="751">751</th><td><em>unsigned</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::getInstSizeInBytes' data-ref="_ZNK4llvm16ARMBaseInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE">getInstSizeInBytes</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="157MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="157MI" data-ref-filename="157MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="752">752</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="158MBB" title='MBB' data-type='const llvm::MachineBasicBlock &amp;' data-ref="158MBB" data-ref-filename="158MBB">MBB</dfn> = *<a class="local col7 ref" href="#157MI" title='MI' data-ref="157MI" data-ref-filename="157MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv" data-ref-filename="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="753">753</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col9 decl" id="159MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="159MF" data-ref-filename="159MF">MF</dfn> = <a class="local col8 ref" href="#158MBB" title='MBB' data-ref="158MBB" data-ref-filename="158MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="754">754</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCAsmInfo.h.html#llvm::MCAsmInfo" title='llvm::MCAsmInfo' data-ref="llvm::MCAsmInfo" data-ref-filename="llvm..MCAsmInfo">MCAsmInfo</a> *<dfn class="local col0 decl" id="160MAI" title='MAI' data-type='const llvm::MCAsmInfo *' data-ref="160MAI" data-ref-filename="160MAI">MAI</dfn> = <a class="local col9 ref" href="#159MF" title='MF' data-ref="159MF" data-ref-filename="159MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9getTargetEv" title='llvm::MachineFunction::getTarget' data-ref="_ZNK4llvm15MachineFunction9getTargetEv" data-ref-filename="_ZNK4llvm15MachineFunction9getTargetEv">getTarget</a>().<a class="ref fn" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine12getMCAsmInfoEv" title='llvm::TargetMachine::getMCAsmInfo' data-ref="_ZNK4llvm13TargetMachine12getMCAsmInfoEv" data-ref-filename="_ZNK4llvm13TargetMachine12getMCAsmInfoEv">getMCAsmInfo</a>();</td></tr>
<tr><th id="755">755</th><td></td></tr>
<tr><th id="756">756</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col1 decl" id="161MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="161MCID" data-ref-filename="161MCID">MCID</dfn> = <a class="local col7 ref" href="#157MI" title='MI' data-ref="157MI" data-ref-filename="157MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="757">757</th><td>  <b>if</b> (<a class="local col1 ref" href="#161MCID" title='MCID' data-ref="161MCID" data-ref-filename="161MCID">MCID</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc7getSizeEv" title='llvm::MCInstrDesc::getSize' data-ref="_ZNK4llvm11MCInstrDesc7getSizeEv" data-ref-filename="_ZNK4llvm11MCInstrDesc7getSizeEv">getSize</a>())</td></tr>
<tr><th id="758">758</th><td>    <b>return</b> <a class="local col1 ref" href="#161MCID" title='MCID' data-ref="161MCID" data-ref-filename="161MCID">MCID</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc7getSizeEv" title='llvm::MCInstrDesc::getSize' data-ref="_ZNK4llvm11MCInstrDesc7getSizeEv" data-ref-filename="_ZNK4llvm11MCInstrDesc7getSizeEv">getSize</a>();</td></tr>
<tr><th id="759">759</th><td></td></tr>
<tr><th id="760">760</th><td>  <b>switch</b> (<a class="local col7 ref" href="#157MI" title='MI' data-ref="157MI" data-ref-filename="157MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="761">761</th><td>  <b>default</b>:</td></tr>
<tr><th id="762">762</th><td>    <i>// pseudo-instruction sizes are zero.</i></td></tr>
<tr><th id="763">763</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="764">764</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#107" title='llvm::TargetOpcode::BUNDLE' data-ref="llvm::TargetOpcode::BUNDLE" data-ref-filename="llvm..TargetOpcode..BUNDLE">BUNDLE</a>:</td></tr>
<tr><th id="765">765</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm16ARMBaseInstrInfo19getInstBundleLengthERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::getInstBundleLength' data-ref="_ZNK4llvm16ARMBaseInstrInfo19getInstBundleLengthERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo19getInstBundleLengthERKNS_12MachineInstrE">getInstBundleLength</a>(<a class="local col7 ref" href="#157MI" title='MI' data-ref="157MI" data-ref-filename="157MI">MI</a>);</td></tr>
<tr><th id="766">766</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MOVi16_ga_pcrel" title='llvm::ARM::MOVi16_ga_pcrel' data-ref="llvm::ARM::MOVi16_ga_pcrel" data-ref-filename="llvm..ARM..MOVi16_ga_pcrel">MOVi16_ga_pcrel</a>:</td></tr>
<tr><th id="767">767</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MOVTi16_ga_pcrel" title='llvm::ARM::MOVTi16_ga_pcrel' data-ref="llvm::ARM::MOVTi16_ga_pcrel" data-ref-filename="llvm..ARM..MOVTi16_ga_pcrel">MOVTi16_ga_pcrel</a>:</td></tr>
<tr><th id="768">768</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2MOVi16_ga_pcrel" title='llvm::ARM::t2MOVi16_ga_pcrel' data-ref="llvm::ARM::t2MOVi16_ga_pcrel" data-ref-filename="llvm..ARM..t2MOVi16_ga_pcrel">t2MOVi16_ga_pcrel</a>:</td></tr>
<tr><th id="769">769</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2MOVTi16_ga_pcrel" title='llvm::ARM::t2MOVTi16_ga_pcrel' data-ref="llvm::ARM::t2MOVTi16_ga_pcrel" data-ref-filename="llvm..ARM..t2MOVTi16_ga_pcrel">t2MOVTi16_ga_pcrel</a>:</td></tr>
<tr><th id="770">770</th><td>    <b>return</b> <var>4</var>;</td></tr>
<tr><th id="771">771</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MOVi32imm" title='llvm::ARM::MOVi32imm' data-ref="llvm::ARM::MOVi32imm" data-ref-filename="llvm..ARM..MOVi32imm">MOVi32imm</a>:</td></tr>
<tr><th id="772">772</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2MOVi32imm" title='llvm::ARM::t2MOVi32imm' data-ref="llvm::ARM::t2MOVi32imm" data-ref-filename="llvm..ARM..t2MOVi32imm">t2MOVi32imm</a>:</td></tr>
<tr><th id="773">773</th><td>    <b>return</b> <var>8</var>;</td></tr>
<tr><th id="774">774</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::CONSTPOOL_ENTRY" title='llvm::ARM::CONSTPOOL_ENTRY' data-ref="llvm::ARM::CONSTPOOL_ENTRY" data-ref-filename="llvm..ARM..CONSTPOOL_ENTRY">CONSTPOOL_ENTRY</a>:</td></tr>
<tr><th id="775">775</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::JUMPTABLE_INSTS" title='llvm::ARM::JUMPTABLE_INSTS' data-ref="llvm::ARM::JUMPTABLE_INSTS" data-ref-filename="llvm..ARM..JUMPTABLE_INSTS">JUMPTABLE_INSTS</a>:</td></tr>
<tr><th id="776">776</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::JUMPTABLE_ADDRS" title='llvm::ARM::JUMPTABLE_ADDRS' data-ref="llvm::ARM::JUMPTABLE_ADDRS" data-ref-filename="llvm..ARM..JUMPTABLE_ADDRS">JUMPTABLE_ADDRS</a>:</td></tr>
<tr><th id="777">777</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::JUMPTABLE_TBB" title='llvm::ARM::JUMPTABLE_TBB' data-ref="llvm::ARM::JUMPTABLE_TBB" data-ref-filename="llvm..ARM..JUMPTABLE_TBB">JUMPTABLE_TBB</a>:</td></tr>
<tr><th id="778">778</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::JUMPTABLE_TBH" title='llvm::ARM::JUMPTABLE_TBH' data-ref="llvm::ARM::JUMPTABLE_TBH" data-ref-filename="llvm..ARM..JUMPTABLE_TBH">JUMPTABLE_TBH</a>:</td></tr>
<tr><th id="779">779</th><td>    <i>// If this machine instr is a constant pool entry, its size is recorded as</i></td></tr>
<tr><th id="780">780</th><td><i>    // operand #2.</i></td></tr>
<tr><th id="781">781</th><td>    <b>return</b> <a class="local col7 ref" href="#157MI" title='MI' data-ref="157MI" data-ref-filename="157MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="782">782</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::Int_eh_sjlj_longjmp" title='llvm::ARM::Int_eh_sjlj_longjmp' data-ref="llvm::ARM::Int_eh_sjlj_longjmp" data-ref-filename="llvm..ARM..Int_eh_sjlj_longjmp">Int_eh_sjlj_longjmp</a>:</td></tr>
<tr><th id="783">783</th><td>    <b>return</b> <var>16</var>;</td></tr>
<tr><th id="784">784</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tInt_eh_sjlj_longjmp" title='llvm::ARM::tInt_eh_sjlj_longjmp' data-ref="llvm::ARM::tInt_eh_sjlj_longjmp" data-ref-filename="llvm..ARM..tInt_eh_sjlj_longjmp">tInt_eh_sjlj_longjmp</a>:</td></tr>
<tr><th id="785">785</th><td>    <b>return</b> <var>10</var>;</td></tr>
<tr><th id="786">786</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tInt_WIN_eh_sjlj_longjmp" title='llvm::ARM::tInt_WIN_eh_sjlj_longjmp' data-ref="llvm::ARM::tInt_WIN_eh_sjlj_longjmp" data-ref-filename="llvm..ARM..tInt_WIN_eh_sjlj_longjmp">tInt_WIN_eh_sjlj_longjmp</a>:</td></tr>
<tr><th id="787">787</th><td>    <b>return</b> <var>12</var>;</td></tr>
<tr><th id="788">788</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::Int_eh_sjlj_setjmp" title='llvm::ARM::Int_eh_sjlj_setjmp' data-ref="llvm::ARM::Int_eh_sjlj_setjmp" data-ref-filename="llvm..ARM..Int_eh_sjlj_setjmp">Int_eh_sjlj_setjmp</a>:</td></tr>
<tr><th id="789">789</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::Int_eh_sjlj_setjmp_nofp" title='llvm::ARM::Int_eh_sjlj_setjmp_nofp' data-ref="llvm::ARM::Int_eh_sjlj_setjmp_nofp" data-ref-filename="llvm..ARM..Int_eh_sjlj_setjmp_nofp">Int_eh_sjlj_setjmp_nofp</a>:</td></tr>
<tr><th id="790">790</th><td>    <b>return</b> <var>20</var>;</td></tr>
<tr><th id="791">791</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tInt_eh_sjlj_setjmp" title='llvm::ARM::tInt_eh_sjlj_setjmp' data-ref="llvm::ARM::tInt_eh_sjlj_setjmp" data-ref-filename="llvm..ARM..tInt_eh_sjlj_setjmp">tInt_eh_sjlj_setjmp</a>:</td></tr>
<tr><th id="792">792</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2Int_eh_sjlj_setjmp" title='llvm::ARM::t2Int_eh_sjlj_setjmp' data-ref="llvm::ARM::t2Int_eh_sjlj_setjmp" data-ref-filename="llvm..ARM..t2Int_eh_sjlj_setjmp">t2Int_eh_sjlj_setjmp</a>:</td></tr>
<tr><th id="793">793</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2Int_eh_sjlj_setjmp_nofp" title='llvm::ARM::t2Int_eh_sjlj_setjmp_nofp' data-ref="llvm::ARM::t2Int_eh_sjlj_setjmp_nofp" data-ref-filename="llvm..ARM..t2Int_eh_sjlj_setjmp_nofp">t2Int_eh_sjlj_setjmp_nofp</a>:</td></tr>
<tr><th id="794">794</th><td>    <b>return</b> <var>12</var>;</td></tr>
<tr><th id="795">795</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::SPACE" title='llvm::ARM::SPACE' data-ref="llvm::ARM::SPACE" data-ref-filename="llvm..ARM..SPACE">SPACE</a>:</td></tr>
<tr><th id="796">796</th><td>    <b>return</b> <a class="local col7 ref" href="#157MI" title='MI' data-ref="157MI" data-ref-filename="157MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="797">797</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::INLINEASM" title='llvm::ARM::INLINEASM' data-ref="llvm::ARM::INLINEASM" data-ref-filename="llvm..ARM..INLINEASM">INLINEASM</a>:</td></tr>
<tr><th id="798">798</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::INLINEASM_BR" title='llvm::ARM::INLINEASM_BR' data-ref="llvm::ARM::INLINEASM_BR" data-ref-filename="llvm..ARM..INLINEASM_BR">INLINEASM_BR</a>: {</td></tr>
<tr><th id="799">799</th><td>    <i>// If this machine instr is an inline asm, measure it.</i></td></tr>
<tr><th id="800">800</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="162Size" title='Size' data-type='unsigned int' data-ref="162Size" data-ref-filename="162Size">Size</dfn> = <a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo18getInlineAsmLengthEPKcRKNS_9MCAsmInfoEPKNS_19TargetSubtargetInfoE" title='llvm::TargetInstrInfo::getInlineAsmLength' data-ref="_ZNK4llvm15TargetInstrInfo18getInlineAsmLengthEPKcRKNS_9MCAsmInfoEPKNS_19TargetSubtargetInfoE" data-ref-filename="_ZNK4llvm15TargetInstrInfo18getInlineAsmLengthEPKcRKNS_9MCAsmInfoEPKNS_19TargetSubtargetInfoE">getInlineAsmLength</a>(<a class="local col7 ref" href="#157MI" title='MI' data-ref="157MI" data-ref-filename="157MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand13getSymbolNameEv" title='llvm::MachineOperand::getSymbolName' data-ref="_ZNK4llvm14MachineOperand13getSymbolNameEv" data-ref-filename="_ZNK4llvm14MachineOperand13getSymbolNameEv">getSymbolName</a>(), *<a class="local col0 ref" href="#160MAI" title='MAI' data-ref="160MAI" data-ref-filename="160MAI">MAI</a>);</td></tr>
<tr><th id="801">801</th><td>    <b>if</b> (!<a class="local col9 ref" href="#159MF" title='MF' data-ref="159MF" data-ref-filename="159MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZNK4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo" data-ref-filename="llvm..ARMFunctionInfo">ARMFunctionInfo</a>&gt;()-&gt;<a class="ref fn" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo15isThumbFunctionEv" title='llvm::ARMFunctionInfo::isThumbFunction' data-ref="_ZNK4llvm15ARMFunctionInfo15isThumbFunctionEv" data-ref-filename="_ZNK4llvm15ARMFunctionInfo15isThumbFunctionEv">isThumbFunction</a>())</td></tr>
<tr><th id="802">802</th><td>      <a class="local col2 ref" href="#162Size" title='Size' data-ref="162Size" data-ref-filename="162Size">Size</a> = <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm7alignToEmmm" title='llvm::alignTo' data-ref="_ZN4llvm7alignToEmmm" data-ref-filename="_ZN4llvm7alignToEmmm">alignTo</a>(<a class="local col2 ref" href="#162Size" title='Size' data-ref="162Size" data-ref-filename="162Size">Size</a>, <var>4</var>);</td></tr>
<tr><th id="803">803</th><td>    <b>return</b> <a class="local col2 ref" href="#162Size" title='Size' data-ref="162Size" data-ref-filename="162Size">Size</a>;</td></tr>
<tr><th id="804">804</th><td>  }</td></tr>
<tr><th id="805">805</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::SpeculationBarrierISBDSBEndBB" title='llvm::ARM::SpeculationBarrierISBDSBEndBB' data-ref="llvm::ARM::SpeculationBarrierISBDSBEndBB" data-ref-filename="llvm..ARM..SpeculationBarrierISBDSBEndBB">SpeculationBarrierISBDSBEndBB</a>:</td></tr>
<tr><th id="806">806</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2SpeculationBarrierISBDSBEndBB" title='llvm::ARM::t2SpeculationBarrierISBDSBEndBB' data-ref="llvm::ARM::t2SpeculationBarrierISBDSBEndBB" data-ref-filename="llvm..ARM..t2SpeculationBarrierISBDSBEndBB">t2SpeculationBarrierISBDSBEndBB</a>:</td></tr>
<tr><th id="807">807</th><td>    <i>// This gets lowered to 2 4-byte instructions.</i></td></tr>
<tr><th id="808">808</th><td>    <b>return</b> <var>8</var>;</td></tr>
<tr><th id="809">809</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::SpeculationBarrierSBEndBB" title='llvm::ARM::SpeculationBarrierSBEndBB' data-ref="llvm::ARM::SpeculationBarrierSBEndBB" data-ref-filename="llvm..ARM..SpeculationBarrierSBEndBB">SpeculationBarrierSBEndBB</a>:</td></tr>
<tr><th id="810">810</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2SpeculationBarrierSBEndBB" title='llvm::ARM::t2SpeculationBarrierSBEndBB' data-ref="llvm::ARM::t2SpeculationBarrierSBEndBB" data-ref-filename="llvm..ARM..t2SpeculationBarrierSBEndBB">t2SpeculationBarrierSBEndBB</a>:</td></tr>
<tr><th id="811">811</th><td>    <i>// This gets lowered to 1 4-byte instructions.</i></td></tr>
<tr><th id="812">812</th><td>    <b>return</b> <var>4</var>;</td></tr>
<tr><th id="813">813</th><td>  }</td></tr>
<tr><th id="814">814</th><td>}</td></tr>
<tr><th id="815">815</th><td></td></tr>
<tr><th id="816">816</th><td><em>unsigned</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo19getInstBundleLengthERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::getInstBundleLength' data-ref="_ZNK4llvm16ARMBaseInstrInfo19getInstBundleLengthERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo19getInstBundleLengthERKNS_12MachineInstrE">getInstBundleLength</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="163MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="163MI" data-ref-filename="163MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="817">817</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="164Size" title='Size' data-type='unsigned int' data-ref="164Size" data-ref-filename="164Size">Size</dfn> = <var>0</var>;</td></tr>
<tr><th id="818">818</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_instr_iterator" title='llvm::MachineBasicBlock::const_instr_iterator' data-type='Instructions::const_iterator' data-ref="llvm::MachineBasicBlock::const_instr_iterator" data-ref-filename="llvm..MachineBasicBlock..const_instr_iterator">const_instr_iterator</a> <dfn class="local col5 decl" id="165I" title='I' data-type='MachineBasicBlock::const_instr_iterator' data-ref="165I" data-ref-filename="165I">I</dfn> = <a class="local col3 ref" href="#163MI" title='MI' data-ref="163MI" data-ref-filename="163MI">MI</a>.<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZNK4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZNK4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZNK4llvm15ilist_node_impl11getIteratorEv">getIterator</a>();</td></tr>
<tr><th id="819">819</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_instr_iterator" title='llvm::MachineBasicBlock::const_instr_iterator' data-type='Instructions::const_iterator' data-ref="llvm::MachineBasicBlock::const_instr_iterator" data-ref-filename="llvm..MachineBasicBlock..const_instr_iterator">const_instr_iterator</a> <dfn class="local col6 decl" id="166E" title='E' data-type='MachineBasicBlock::const_instr_iterator' data-ref="166E" data-ref-filename="166E">E</dfn> = <a class="local col3 ref" href="#163MI" title='MI' data-ref="163MI" data-ref-filename="163MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv" data-ref-filename="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9instr_endEv" title='llvm::MachineBasicBlock::instr_end' data-ref="_ZNK4llvm17MachineBasicBlock9instr_endEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock9instr_endEv">instr_end</a>();</td></tr>
<tr><th id="820">820</th><td>  <b>while</b> (<a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv" data-ref-filename="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col5 ref" href="#165I" title='I' data-ref="165I" data-ref-filename="165I">I</a> <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" data-ref-filename="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col6 ref" href="#166E" title='E' data-ref="166E" data-ref-filename="166E">E</a> &amp;&amp; <a class="local col5 ref" href="#165I" title='I' data-ref="165I" data-ref-filename="165I">I</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14isInsideBundleEv" title='llvm::MachineInstr::isInsideBundle' data-ref="_ZNK4llvm12MachineInstr14isInsideBundleEv" data-ref-filename="_ZNK4llvm12MachineInstr14isInsideBundleEv">isInsideBundle</a>()) {</td></tr>
<tr><th id="821">821</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!I-&gt;isBundle() &amp;&amp; <q>"No nested bundle!"</q>);</td></tr>
<tr><th id="822">822</th><td>    <a class="local col4 ref" href="#164Size" title='Size' data-ref="164Size" data-ref-filename="164Size">Size</a> += <a class="virtual member fn" href="#_ZNK4llvm16ARMBaseInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::getInstSizeInBytes' data-ref="_ZNK4llvm16ARMBaseInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE">getInstSizeInBytes</a>(<a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv" data-ref-filename="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col5 ref" href="#165I" title='I' data-ref="165I" data-ref-filename="165I">I</a>);</td></tr>
<tr><th id="823">823</th><td>  }</td></tr>
<tr><th id="824">824</th><td>  <b>return</b> <a class="local col4 ref" href="#164Size" title='Size' data-ref="164Size" data-ref-filename="164Size">Size</a>;</td></tr>
<tr><th id="825">825</th><td>}</td></tr>
<tr><th id="826">826</th><td></td></tr>
<tr><th id="827">827</th><td><em>void</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo12copyFromCPSRERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbRKNS_12ARMSubtargetE" title='llvm::ARMBaseInstrInfo::copyFromCPSR' data-ref="_ZNK4llvm16ARMBaseInstrInfo12copyFromCPSRERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbRKNS_12ARMSubtargetE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo12copyFromCPSRERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbRKNS_12ARMSubtargetE">copyFromCPSR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="167MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="167MBB" data-ref-filename="167MBB">MBB</dfn>,</td></tr>
<tr><th id="828">828</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col8 decl" id="168I" title='I' data-type='MachineBasicBlock::iterator' data-ref="168I" data-ref-filename="168I">I</dfn>,</td></tr>
<tr><th id="829">829</th><td>                                    <em>unsigned</em> <dfn class="local col9 decl" id="169DestReg" title='DestReg' data-type='unsigned int' data-ref="169DestReg" data-ref-filename="169DestReg">DestReg</dfn>, <em>bool</em> <dfn class="local col0 decl" id="170KillSrc" title='KillSrc' data-type='bool' data-ref="170KillSrc" data-ref-filename="170KillSrc">KillSrc</dfn>,</td></tr>
<tr><th id="830">830</th><td>                                    <em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget" data-ref-filename="llvm..ARMSubtarget">ARMSubtarget</a> &amp;<dfn class="local col1 decl" id="171Subtarget" title='Subtarget' data-type='const llvm::ARMSubtarget &amp;' data-ref="171Subtarget" data-ref-filename="171Subtarget">Subtarget</dfn>) <em>const</em> {</td></tr>
<tr><th id="831">831</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="172Opc" title='Opc' data-type='unsigned int' data-ref="172Opc" data-ref-filename="172Opc">Opc</dfn> = <a class="local col1 ref" href="#171Subtarget" title='Subtarget' data-ref="171Subtarget" data-ref-filename="171Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7isThumbEv" title='llvm::ARMSubtarget::isThumb' data-ref="_ZNK4llvm12ARMSubtarget7isThumbEv" data-ref-filename="_ZNK4llvm12ARMSubtarget7isThumbEv">isThumb</a>()</td></tr>
<tr><th id="832">832</th><td>                     ? (<a class="local col1 ref" href="#171Subtarget" title='Subtarget' data-ref="171Subtarget" data-ref-filename="171Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget8isMClassEv" title='llvm::ARMSubtarget::isMClass' data-ref="_ZNK4llvm12ARMSubtarget8isMClassEv" data-ref-filename="_ZNK4llvm12ARMSubtarget8isMClassEv">isMClass</a>() ? <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2MRS_M" title='llvm::ARM::t2MRS_M' data-ref="llvm::ARM::t2MRS_M" data-ref-filename="llvm..ARM..t2MRS_M">t2MRS_M</a> : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2MRS_AR" title='llvm::ARM::t2MRS_AR' data-ref="llvm::ARM::t2MRS_AR" data-ref-filename="llvm..ARM..t2MRS_AR">t2MRS_AR</a>)</td></tr>
<tr><th id="833">833</th><td>                     : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MRS" title='llvm::ARM::MRS' data-ref="llvm::ARM::MRS" data-ref-filename="llvm..ARM..MRS">MRS</a>;</td></tr>
<tr><th id="834">834</th><td></td></tr>
<tr><th id="835">835</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col3 decl" id="173MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="173MIB" data-ref-filename="173MIB">MIB</dfn> =</td></tr>
<tr><th id="836">836</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#167MBB" title='MBB' data-ref="167MBB" data-ref-filename="167MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#168I" title='I' data-ref="168I" data-ref-filename="168I">I</a>, <a class="local col8 ref" href="#168I" title='I' data-ref="168I" data-ref-filename="168I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col2 ref" href="#172Opc" title='Opc' data-ref="172Opc" data-ref-filename="172Opc">Opc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col9 ref" href="#169DestReg" title='DestReg' data-ref="169DestReg" data-ref-filename="169DestReg">DestReg</a>);</td></tr>
<tr><th id="837">837</th><td></td></tr>
<tr><th id="838">838</th><td>  <i>// There is only 1 A/R class MRS instruction, and it always refers to</i></td></tr>
<tr><th id="839">839</th><td><i>  // APSR. However, there are lots of other possibilities on M-class cores.</i></td></tr>
<tr><th id="840">840</th><td>  <b>if</b> (<a class="local col1 ref" href="#171Subtarget" title='Subtarget' data-ref="171Subtarget" data-ref-filename="171Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget8isMClassEv" title='llvm::ARMSubtarget::isMClass' data-ref="_ZNK4llvm12ARMSubtarget8isMClassEv" data-ref-filename="_ZNK4llvm12ARMSubtarget8isMClassEv">isMClass</a>())</td></tr>
<tr><th id="841">841</th><td>    <a class="local col3 ref" href="#173MIB" title='MIB' data-ref="173MIB" data-ref-filename="173MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0x800</var>);</td></tr>
<tr><th id="842">842</th><td></td></tr>
<tr><th id="843">843</th><td>  <a class="local col3 ref" href="#173MIB" title='MIB' data-ref="173MIB" data-ref-filename="173MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>))</td></tr>
<tr><th id="844">844</th><td>     .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::CPSR" title='llvm::ARM::CPSR' data-ref="llvm::ARM::CPSR" data-ref-filename="llvm..ARM..CPSR">CPSR</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a> | <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col0 ref" href="#170KillSrc" title='KillSrc' data-ref="170KillSrc" data-ref-filename="170KillSrc">KillSrc</a>));</td></tr>
<tr><th id="845">845</th><td>}</td></tr>
<tr><th id="846">846</th><td></td></tr>
<tr><th id="847">847</th><td><em>void</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo10copyToCPSRERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbRKNS_12ARMSubtargetE" title='llvm::ARMBaseInstrInfo::copyToCPSR' data-ref="_ZNK4llvm16ARMBaseInstrInfo10copyToCPSRERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbRKNS_12ARMSubtargetE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo10copyToCPSRERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbRKNS_12ARMSubtargetE">copyToCPSR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="174MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="174MBB" data-ref-filename="174MBB">MBB</dfn>,</td></tr>
<tr><th id="848">848</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col5 decl" id="175I" title='I' data-type='MachineBasicBlock::iterator' data-ref="175I" data-ref-filename="175I">I</dfn>,</td></tr>
<tr><th id="849">849</th><td>                                  <em>unsigned</em> <dfn class="local col6 decl" id="176SrcReg" title='SrcReg' data-type='unsigned int' data-ref="176SrcReg" data-ref-filename="176SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col7 decl" id="177KillSrc" title='KillSrc' data-type='bool' data-ref="177KillSrc" data-ref-filename="177KillSrc">KillSrc</dfn>,</td></tr>
<tr><th id="850">850</th><td>                                  <em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget" data-ref-filename="llvm..ARMSubtarget">ARMSubtarget</a> &amp;<dfn class="local col8 decl" id="178Subtarget" title='Subtarget' data-type='const llvm::ARMSubtarget &amp;' data-ref="178Subtarget" data-ref-filename="178Subtarget">Subtarget</dfn>) <em>const</em> {</td></tr>
<tr><th id="851">851</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="179Opc" title='Opc' data-type='unsigned int' data-ref="179Opc" data-ref-filename="179Opc">Opc</dfn> = <a class="local col8 ref" href="#178Subtarget" title='Subtarget' data-ref="178Subtarget" data-ref-filename="178Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7isThumbEv" title='llvm::ARMSubtarget::isThumb' data-ref="_ZNK4llvm12ARMSubtarget7isThumbEv" data-ref-filename="_ZNK4llvm12ARMSubtarget7isThumbEv">isThumb</a>()</td></tr>
<tr><th id="852">852</th><td>                     ? (<a class="local col8 ref" href="#178Subtarget" title='Subtarget' data-ref="178Subtarget" data-ref-filename="178Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget8isMClassEv" title='llvm::ARMSubtarget::isMClass' data-ref="_ZNK4llvm12ARMSubtarget8isMClassEv" data-ref-filename="_ZNK4llvm12ARMSubtarget8isMClassEv">isMClass</a>() ? <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2MSR_M" title='llvm::ARM::t2MSR_M' data-ref="llvm::ARM::t2MSR_M" data-ref-filename="llvm..ARM..t2MSR_M">t2MSR_M</a> : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2MSR_AR" title='llvm::ARM::t2MSR_AR' data-ref="llvm::ARM::t2MSR_AR" data-ref-filename="llvm..ARM..t2MSR_AR">t2MSR_AR</a>)</td></tr>
<tr><th id="853">853</th><td>                     : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MSR" title='llvm::ARM::MSR' data-ref="llvm::ARM::MSR" data-ref-filename="llvm..ARM..MSR">MSR</a>;</td></tr>
<tr><th id="854">854</th><td></td></tr>
<tr><th id="855">855</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col0 decl" id="180MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="180MIB" data-ref-filename="180MIB">MIB</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#174MBB" title='MBB' data-ref="174MBB" data-ref-filename="174MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#175I" title='I' data-ref="175I" data-ref-filename="175I">I</a>, <a class="local col5 ref" href="#175I" title='I' data-ref="175I" data-ref-filename="175I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#179Opc" title='Opc' data-ref="179Opc" data-ref-filename="179Opc">Opc</a>));</td></tr>
<tr><th id="856">856</th><td></td></tr>
<tr><th id="857">857</th><td>  <b>if</b> (<a class="local col8 ref" href="#178Subtarget" title='Subtarget' data-ref="178Subtarget" data-ref-filename="178Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget8isMClassEv" title='llvm::ARMSubtarget::isMClass' data-ref="_ZNK4llvm12ARMSubtarget8isMClassEv" data-ref-filename="_ZNK4llvm12ARMSubtarget8isMClassEv">isMClass</a>())</td></tr>
<tr><th id="858">858</th><td>    <a class="local col0 ref" href="#180MIB" title='MIB' data-ref="180MIB" data-ref-filename="180MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0x800</var>);</td></tr>
<tr><th id="859">859</th><td>  <b>else</b></td></tr>
<tr><th id="860">860</th><td>    <a class="local col0 ref" href="#180MIB" title='MIB' data-ref="180MIB" data-ref-filename="180MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>8</var>);</td></tr>
<tr><th id="861">861</th><td></td></tr>
<tr><th id="862">862</th><td>  <a class="local col0 ref" href="#180MIB" title='MIB' data-ref="180MIB" data-ref-filename="180MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col6 ref" href="#176SrcReg" title='SrcReg' data-ref="176SrcReg" data-ref-filename="176SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col7 ref" href="#177KillSrc" title='KillSrc' data-ref="177KillSrc" data-ref-filename="177KillSrc">KillSrc</a>))</td></tr>
<tr><th id="863">863</th><td>     .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>))</td></tr>
<tr><th id="864">864</th><td>     .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::CPSR" title='llvm::ARM::CPSR' data-ref="llvm::ARM::CPSR" data-ref-filename="llvm..ARM..CPSR">CPSR</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a> | <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a>);</td></tr>
<tr><th id="865">865</th><td>}</td></tr>
<tr><th id="866">866</th><td></td></tr>
<tr><th id="867">867</th><td><em>void</em> <span class="namespace">llvm::</span><dfn class="decl def fn" id="_ZN4llvm26addUnpredicatedMveVpredNOpERNS_19MachineInstrBuilderE" title='llvm::addUnpredicatedMveVpredNOp' data-ref="_ZN4llvm26addUnpredicatedMveVpredNOpERNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm26addUnpredicatedMveVpredNOpERNS_19MachineInstrBuilderE">addUnpredicatedMveVpredNOp</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col1 decl" id="181MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="181MIB" data-ref-filename="181MIB">MIB</dfn>) {</td></tr>
<tr><th id="868">868</th><td>  <a class="local col1 ref" href="#181MIB" title='MIB' data-ref="181MIB" data-ref-filename="181MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">ARMVCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMVCC::None" title='llvm::ARMVCC::None' data-ref="llvm::ARMVCC::None" data-ref-filename="llvm..ARMVCC..None">None</a>);</td></tr>
<tr><th id="869">869</th><td>  <a class="local col1 ref" href="#181MIB" title='MIB' data-ref="181MIB" data-ref-filename="181MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><var>0</var>);</td></tr>
<tr><th id="870">870</th><td>}</td></tr>
<tr><th id="871">871</th><td></td></tr>
<tr><th id="872">872</th><td><em>void</em> <span class="namespace">llvm::</span><dfn class="decl def fn" id="_ZN4llvm26addUnpredicatedMveVpredROpERNS_19MachineInstrBuilderENS_8RegisterE" title='llvm::addUnpredicatedMveVpredROp' data-ref="_ZN4llvm26addUnpredicatedMveVpredROpERNS_19MachineInstrBuilderENS_8RegisterE" data-ref-filename="_ZN4llvm26addUnpredicatedMveVpredROpERNS_19MachineInstrBuilderENS_8RegisterE">addUnpredicatedMveVpredROp</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col2 decl" id="182MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="182MIB" data-ref-filename="182MIB">MIB</dfn>,</td></tr>
<tr><th id="873">873</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="183DestReg" title='DestReg' data-type='llvm::Register' data-ref="183DestReg" data-ref-filename="183DestReg">DestReg</dfn>) {</td></tr>
<tr><th id="874">874</th><td>  <a class="ref fn" href="#_ZN4llvm26addUnpredicatedMveVpredNOpERNS_19MachineInstrBuilderE" title='llvm::addUnpredicatedMveVpredNOp' data-ref="_ZN4llvm26addUnpredicatedMveVpredNOpERNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm26addUnpredicatedMveVpredNOpERNS_19MachineInstrBuilderE">addUnpredicatedMveVpredNOp</a>(<span class='refarg'><a class="local col2 ref" href="#182MIB" title='MIB' data-ref="182MIB" data-ref-filename="182MIB">MIB</a></span>);</td></tr>
<tr><th id="875">875</th><td>  <a class="local col2 ref" href="#182MIB" title='MIB' data-ref="182MIB" data-ref-filename="182MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#183DestReg" title='DestReg' data-ref="183DestReg" data-ref-filename="183DestReg">DestReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Undef" title='llvm::RegState::Undef' data-ref="llvm::RegState::Undef" data-ref-filename="llvm..RegState..Undef">Undef</a>);</td></tr>
<tr><th id="876">876</th><td>}</td></tr>
<tr><th id="877">877</th><td></td></tr>
<tr><th id="878">878</th><td><em>void</em> <span class="namespace">llvm::</span><dfn class="decl def fn" id="_ZN4llvm24addPredicatedMveVpredNOpERNS_19MachineInstrBuilderEj" title='llvm::addPredicatedMveVpredNOp' data-ref="_ZN4llvm24addPredicatedMveVpredNOpERNS_19MachineInstrBuilderEj" data-ref-filename="_ZN4llvm24addPredicatedMveVpredNOpERNS_19MachineInstrBuilderEj">addPredicatedMveVpredNOp</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col4 decl" id="184MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="184MIB" data-ref-filename="184MIB">MIB</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="185Cond" title='Cond' data-type='unsigned int' data-ref="185Cond" data-ref-filename="185Cond">Cond</dfn>) {</td></tr>
<tr><th id="879">879</th><td>  <a class="local col4 ref" href="#184MIB" title='MIB' data-ref="184MIB" data-ref-filename="184MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col5 ref" href="#185Cond" title='Cond' data-ref="185Cond" data-ref-filename="185Cond">Cond</a>);</td></tr>
<tr><th id="880">880</th><td>  <a class="local col4 ref" href="#184MIB" title='MIB' data-ref="184MIB" data-ref-filename="184MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::VPR" title='llvm::ARM::VPR' data-ref="llvm::ARM::VPR" data-ref-filename="llvm..ARM..VPR">VPR</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a>);</td></tr>
<tr><th id="881">881</th><td>}</td></tr>
<tr><th id="882">882</th><td></td></tr>
<tr><th id="883">883</th><td><em>void</em> <span class="namespace">llvm::</span><dfn class="decl def fn" id="_ZN4llvm24addPredicatedMveVpredROpERNS_19MachineInstrBuilderEjj" title='llvm::addPredicatedMveVpredROp' data-ref="_ZN4llvm24addPredicatedMveVpredROpERNS_19MachineInstrBuilderEjj" data-ref-filename="_ZN4llvm24addPredicatedMveVpredROpERNS_19MachineInstrBuilderEjj">addPredicatedMveVpredROp</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col6 decl" id="186MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="186MIB" data-ref-filename="186MIB">MIB</dfn>,</td></tr>
<tr><th id="884">884</th><td>                                    <em>unsigned</em> <dfn class="local col7 decl" id="187Cond" title='Cond' data-type='unsigned int' data-ref="187Cond" data-ref-filename="187Cond">Cond</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="188Inactive" title='Inactive' data-type='unsigned int' data-ref="188Inactive" data-ref-filename="188Inactive">Inactive</dfn>) {</td></tr>
<tr><th id="885">885</th><td>  <a class="ref fn" href="#_ZN4llvm24addPredicatedMveVpredNOpERNS_19MachineInstrBuilderEj" title='llvm::addPredicatedMveVpredNOp' data-ref="_ZN4llvm24addPredicatedMveVpredNOpERNS_19MachineInstrBuilderEj" data-ref-filename="_ZN4llvm24addPredicatedMveVpredNOpERNS_19MachineInstrBuilderEj">addPredicatedMveVpredNOp</a>(<span class='refarg'><a class="local col6 ref" href="#186MIB" title='MIB' data-ref="186MIB" data-ref-filename="186MIB">MIB</a></span>, <a class="local col7 ref" href="#187Cond" title='Cond' data-ref="187Cond" data-ref-filename="187Cond">Cond</a>);</td></tr>
<tr><th id="886">886</th><td>  <a class="local col6 ref" href="#186MIB" title='MIB' data-ref="186MIB" data-ref-filename="186MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col8 ref" href="#188Inactive" title='Inactive' data-ref="188Inactive" data-ref-filename="188Inactive">Inactive</a>);</td></tr>
<tr><th id="887">887</th><td>}</td></tr>
<tr><th id="888">888</th><td></td></tr>
<tr><th id="889">889</th><td><em>void</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b" title='llvm::ARMBaseInstrInfo::copyPhysReg' data-ref="_ZNK4llvm16ARMBaseInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b">copyPhysReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="189MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="189MBB" data-ref-filename="189MBB">MBB</dfn>,</td></tr>
<tr><th id="890">890</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col0 decl" id="190I" title='I' data-type='MachineBasicBlock::iterator' data-ref="190I" data-ref-filename="190I">I</dfn>,</td></tr>
<tr><th id="891">891</th><td>                                   <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col1 decl" id="191DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="191DL" data-ref-filename="191DL">DL</dfn>, <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col2 decl" id="192DestReg" title='DestReg' data-type='llvm::MCRegister' data-ref="192DestReg" data-ref-filename="192DestReg">DestReg</dfn>,</td></tr>
<tr><th id="892">892</th><td>                                   <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col3 decl" id="193SrcReg" title='SrcReg' data-type='llvm::MCRegister' data-ref="193SrcReg" data-ref-filename="193SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col4 decl" id="194KillSrc" title='KillSrc' data-type='bool' data-ref="194KillSrc" data-ref-filename="194KillSrc">KillSrc</dfn>) <em>const</em> {</td></tr>
<tr><th id="893">893</th><td>  <em>bool</em> <dfn class="local col5 decl" id="195GPRDest" title='GPRDest' data-type='bool' data-ref="195GPRDest" data-ref-filename="195GPRDest">GPRDest</dfn> = <span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::GPRRegClass" title='llvm::ARM::GPRRegClass' data-ref="llvm::ARM::GPRRegClass" data-ref-filename="llvm..ARM..GPRRegClass">GPRRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col2 ref" href="#192DestReg" title='DestReg' data-ref="192DestReg" data-ref-filename="192DestReg">DestReg</a>);</td></tr>
<tr><th id="894">894</th><td>  <em>bool</em> <dfn class="local col6 decl" id="196GPRSrc" title='GPRSrc' data-type='bool' data-ref="196GPRSrc" data-ref-filename="196GPRSrc">GPRSrc</dfn> = <span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::GPRRegClass" title='llvm::ARM::GPRRegClass' data-ref="llvm::ARM::GPRRegClass" data-ref-filename="llvm..ARM..GPRRegClass">GPRRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col3 ref" href="#193SrcReg" title='SrcReg' data-ref="193SrcReg" data-ref-filename="193SrcReg">SrcReg</a>);</td></tr>
<tr><th id="895">895</th><td></td></tr>
<tr><th id="896">896</th><td>  <b>if</b> (<a class="local col5 ref" href="#195GPRDest" title='GPRDest' data-ref="195GPRDest" data-ref-filename="195GPRDest">GPRDest</a> &amp;&amp; <a class="local col6 ref" href="#196GPRSrc" title='GPRSrc' data-ref="196GPRSrc" data-ref-filename="196GPRSrc">GPRSrc</a>) {</td></tr>
<tr><th id="897">897</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col9 ref" href="#189MBB" title='MBB' data-ref="189MBB" data-ref-filename="189MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#190I" title='I' data-ref="190I" data-ref-filename="190I">I</a>, <a class="local col1 ref" href="#191DL" title='DL' data-ref="191DL" data-ref-filename="191DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MOVr" title='llvm::ARM::MOVr' data-ref="llvm::ARM::MOVr" data-ref-filename="llvm..ARM..MOVr">MOVr</a>), <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col2 ref" href="#192DestReg" title='DestReg' data-ref="192DestReg" data-ref-filename="192DestReg">DestReg</a>)</td></tr>
<tr><th id="898">898</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col3 ref" href="#193SrcReg" title='SrcReg' data-ref="193SrcReg" data-ref-filename="193SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col4 ref" href="#194KillSrc" title='KillSrc' data-ref="194KillSrc" data-ref-filename="194KillSrc">KillSrc</a>))</td></tr>
<tr><th id="899">899</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>))</td></tr>
<tr><th id="900">900</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL10condCodeOpEj" title='llvm::condCodeOp' data-ref="_ZN4llvmL10condCodeOpEj" data-ref-filename="_ZN4llvmL10condCodeOpEj">condCodeOp</a>());</td></tr>
<tr><th id="901">901</th><td>    <b>return</b>;</td></tr>
<tr><th id="902">902</th><td>  }</td></tr>
<tr><th id="903">903</th><td></td></tr>
<tr><th id="904">904</th><td>  <em>bool</em> <dfn class="local col7 decl" id="197SPRDest" title='SPRDest' data-type='bool' data-ref="197SPRDest" data-ref-filename="197SPRDest">SPRDest</dfn> = <span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::SPRRegClass" title='llvm::ARM::SPRRegClass' data-ref="llvm::ARM::SPRRegClass" data-ref-filename="llvm..ARM..SPRRegClass">SPRRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col2 ref" href="#192DestReg" title='DestReg' data-ref="192DestReg" data-ref-filename="192DestReg">DestReg</a>);</td></tr>
<tr><th id="905">905</th><td>  <em>bool</em> <dfn class="local col8 decl" id="198SPRSrc" title='SPRSrc' data-type='bool' data-ref="198SPRSrc" data-ref-filename="198SPRSrc">SPRSrc</dfn> = <span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::SPRRegClass" title='llvm::ARM::SPRRegClass' data-ref="llvm::ARM::SPRRegClass" data-ref-filename="llvm..ARM..SPRRegClass">SPRRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col3 ref" href="#193SrcReg" title='SrcReg' data-ref="193SrcReg" data-ref-filename="193SrcReg">SrcReg</a>);</td></tr>
<tr><th id="906">906</th><td></td></tr>
<tr><th id="907">907</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="199Opc" title='Opc' data-type='unsigned int' data-ref="199Opc" data-ref-filename="199Opc">Opc</dfn> = <var>0</var>;</td></tr>
<tr><th id="908">908</th><td>  <b>if</b> (<a class="local col7 ref" href="#197SPRDest" title='SPRDest' data-ref="197SPRDest" data-ref-filename="197SPRDest">SPRDest</a> &amp;&amp; <a class="local col8 ref" href="#198SPRSrc" title='SPRSrc' data-ref="198SPRSrc" data-ref-filename="198SPRSrc">SPRSrc</a>)</td></tr>
<tr><th id="909">909</th><td>    <a class="local col9 ref" href="#199Opc" title='Opc' data-ref="199Opc" data-ref-filename="199Opc">Opc</a> = <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMOVS" title='llvm::ARM::VMOVS' data-ref="llvm::ARM::VMOVS" data-ref-filename="llvm..ARM..VMOVS">VMOVS</a>;</td></tr>
<tr><th id="910">910</th><td>  <b>else</b> <b>if</b> (<a class="local col5 ref" href="#195GPRDest" title='GPRDest' data-ref="195GPRDest" data-ref-filename="195GPRDest">GPRDest</a> &amp;&amp; <a class="local col8 ref" href="#198SPRSrc" title='SPRSrc' data-ref="198SPRSrc" data-ref-filename="198SPRSrc">SPRSrc</a>)</td></tr>
<tr><th id="911">911</th><td>    <a class="local col9 ref" href="#199Opc" title='Opc' data-ref="199Opc" data-ref-filename="199Opc">Opc</a> = <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMOVRS" title='llvm::ARM::VMOVRS' data-ref="llvm::ARM::VMOVRS" data-ref-filename="llvm..ARM..VMOVRS">VMOVRS</a>;</td></tr>
<tr><th id="912">912</th><td>  <b>else</b> <b>if</b> (<a class="local col7 ref" href="#197SPRDest" title='SPRDest' data-ref="197SPRDest" data-ref-filename="197SPRDest">SPRDest</a> &amp;&amp; <a class="local col6 ref" href="#196GPRSrc" title='GPRSrc' data-ref="196GPRSrc" data-ref-filename="196GPRSrc">GPRSrc</a>)</td></tr>
<tr><th id="913">913</th><td>    <a class="local col9 ref" href="#199Opc" title='Opc' data-ref="199Opc" data-ref-filename="199Opc">Opc</a> = <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMOVSR" title='llvm::ARM::VMOVSR' data-ref="llvm::ARM::VMOVSR" data-ref-filename="llvm..ARM..VMOVSR">VMOVSR</a>;</td></tr>
<tr><th id="914">914</th><td>  <b>else</b> <b>if</b> (<span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::DPRRegClass" title='llvm::ARM::DPRRegClass' data-ref="llvm::ARM::DPRRegClass" data-ref-filename="llvm..ARM..DPRRegClass">DPRRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col2 ref" href="#192DestReg" title='DestReg' data-ref="192DestReg" data-ref-filename="192DestReg">DestReg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col3 ref" href="#193SrcReg" title='SrcReg' data-ref="193SrcReg" data-ref-filename="193SrcReg">SrcReg</a>) &amp;&amp; <a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7hasFP64Ev" title='llvm::ARMSubtarget::hasFP64' data-ref="_ZNK4llvm12ARMSubtarget7hasFP64Ev" data-ref-filename="_ZNK4llvm12ARMSubtarget7hasFP64Ev">hasFP64</a>())</td></tr>
<tr><th id="915">915</th><td>    <a class="local col9 ref" href="#199Opc" title='Opc' data-ref="199Opc" data-ref-filename="199Opc">Opc</a> = <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMOVD" title='llvm::ARM::VMOVD' data-ref="llvm::ARM::VMOVD" data-ref-filename="llvm..ARM..VMOVD">VMOVD</a>;</td></tr>
<tr><th id="916">916</th><td>  <b>else</b> <b>if</b> (<span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::QPRRegClass" title='llvm::ARM::QPRRegClass' data-ref="llvm::ARM::QPRRegClass" data-ref-filename="llvm..ARM..QPRRegClass">QPRRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col2 ref" href="#192DestReg" title='DestReg' data-ref="192DestReg" data-ref-filename="192DestReg">DestReg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col3 ref" href="#193SrcReg" title='SrcReg' data-ref="193SrcReg" data-ref-filename="193SrcReg">SrcReg</a>))</td></tr>
<tr><th id="917">917</th><td>    <a class="local col9 ref" href="#199Opc" title='Opc' data-ref="199Opc" data-ref-filename="199Opc">Opc</a> = <a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7hasNEONEv" title='llvm::ARMSubtarget::hasNEON' data-ref="_ZNK4llvm12ARMSubtarget7hasNEONEv" data-ref-filename="_ZNK4llvm12ARMSubtarget7hasNEONEv">hasNEON</a>() ? <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VORRq" title='llvm::ARM::VORRq' data-ref="llvm::ARM::VORRq" data-ref-filename="llvm..ARM..VORRq">VORRq</a> : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VORR" title='llvm::ARM::MVE_VORR' data-ref="llvm::ARM::MVE_VORR" data-ref-filename="llvm..ARM..MVE_VORR">MVE_VORR</a>;</td></tr>
<tr><th id="918">918</th><td></td></tr>
<tr><th id="919">919</th><td>  <b>if</b> (<a class="local col9 ref" href="#199Opc" title='Opc' data-ref="199Opc" data-ref-filename="199Opc">Opc</a>) {</td></tr>
<tr><th id="920">920</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col0 decl" id="200MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="200MIB" data-ref-filename="200MIB">MIB</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col9 ref" href="#189MBB" title='MBB' data-ref="189MBB" data-ref-filename="189MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#190I" title='I' data-ref="190I" data-ref-filename="190I">I</a>, <a class="local col1 ref" href="#191DL" title='DL' data-ref="191DL" data-ref-filename="191DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#199Opc" title='Opc' data-ref="199Opc" data-ref-filename="199Opc">Opc</a>), <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col2 ref" href="#192DestReg" title='DestReg' data-ref="192DestReg" data-ref-filename="192DestReg">DestReg</a>);</td></tr>
<tr><th id="921">921</th><td>    <a class="local col0 ref" href="#200MIB" title='MIB' data-ref="200MIB" data-ref-filename="200MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col3 ref" href="#193SrcReg" title='SrcReg' data-ref="193SrcReg" data-ref-filename="193SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col4 ref" href="#194KillSrc" title='KillSrc' data-ref="194KillSrc" data-ref-filename="194KillSrc">KillSrc</a>));</td></tr>
<tr><th id="922">922</th><td>    <b>if</b> (<a class="local col9 ref" href="#199Opc" title='Opc' data-ref="199Opc" data-ref-filename="199Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VORRq" title='llvm::ARM::VORRq' data-ref="llvm::ARM::VORRq" data-ref-filename="llvm..ARM..VORRq">VORRq</a> || <a class="local col9 ref" href="#199Opc" title='Opc' data-ref="199Opc" data-ref-filename="199Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VORR" title='llvm::ARM::MVE_VORR' data-ref="llvm::ARM::MVE_VORR" data-ref-filename="llvm..ARM..MVE_VORR">MVE_VORR</a>)</td></tr>
<tr><th id="923">923</th><td>      <a class="local col0 ref" href="#200MIB" title='MIB' data-ref="200MIB" data-ref-filename="200MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col3 ref" href="#193SrcReg" title='SrcReg' data-ref="193SrcReg" data-ref-filename="193SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col4 ref" href="#194KillSrc" title='KillSrc' data-ref="194KillSrc" data-ref-filename="194KillSrc">KillSrc</a>));</td></tr>
<tr><th id="924">924</th><td>    <b>if</b> (<a class="local col9 ref" href="#199Opc" title='Opc' data-ref="199Opc" data-ref-filename="199Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VORR" title='llvm::ARM::MVE_VORR' data-ref="llvm::ARM::MVE_VORR" data-ref-filename="llvm..ARM..MVE_VORR">MVE_VORR</a>)</td></tr>
<tr><th id="925">925</th><td>      <a class="ref fn" href="#_ZN4llvm26addUnpredicatedMveVpredROpERNS_19MachineInstrBuilderENS_8RegisterE" title='llvm::addUnpredicatedMveVpredROp' data-ref="_ZN4llvm26addUnpredicatedMveVpredROpERNS_19MachineInstrBuilderENS_8RegisterE" data-ref-filename="_ZN4llvm26addUnpredicatedMveVpredROpERNS_19MachineInstrBuilderENS_8RegisterE">addUnpredicatedMveVpredROp</a>(<span class='refarg'><a class="local col0 ref" href="#200MIB" title='MIB' data-ref="200MIB" data-ref-filename="200MIB">MIB</a></span>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col2 ref" href="#192DestReg" title='DestReg' data-ref="192DestReg" data-ref-filename="192DestReg">DestReg</a>);</td></tr>
<tr><th id="926">926</th><td>    <b>else</b></td></tr>
<tr><th id="927">927</th><td>      <a class="local col0 ref" href="#200MIB" title='MIB' data-ref="200MIB" data-ref-filename="200MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="928">928</th><td>    <b>return</b>;</td></tr>
<tr><th id="929">929</th><td>  }</td></tr>
<tr><th id="930">930</th><td></td></tr>
<tr><th id="931">931</th><td>  <i>// Handle register classes that require multiple instructions.</i></td></tr>
<tr><th id="932">932</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="201BeginIdx" title='BeginIdx' data-type='unsigned int' data-ref="201BeginIdx" data-ref-filename="201BeginIdx">BeginIdx</dfn> = <var>0</var>;</td></tr>
<tr><th id="933">933</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="202SubRegs" title='SubRegs' data-type='unsigned int' data-ref="202SubRegs" data-ref-filename="202SubRegs">SubRegs</dfn> = <var>0</var>;</td></tr>
<tr><th id="934">934</th><td>  <em>int</em> <dfn class="local col3 decl" id="203Spacing" title='Spacing' data-type='int' data-ref="203Spacing" data-ref-filename="203Spacing">Spacing</dfn> = <var>1</var>;</td></tr>
<tr><th id="935">935</th><td></td></tr>
<tr><th id="936">936</th><td>  <i>// Use VORRq when possible.</i></td></tr>
<tr><th id="937">937</th><td>  <b>if</b> (<span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::QQPRRegClass" title='llvm::ARM::QQPRRegClass' data-ref="llvm::ARM::QQPRRegClass" data-ref-filename="llvm..ARM..QQPRRegClass">QQPRRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col2 ref" href="#192DestReg" title='DestReg' data-ref="192DestReg" data-ref-filename="192DestReg">DestReg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col3 ref" href="#193SrcReg" title='SrcReg' data-ref="193SrcReg" data-ref-filename="193SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="938">938</th><td>    <a class="local col9 ref" href="#199Opc" title='Opc' data-ref="199Opc" data-ref-filename="199Opc">Opc</a> = <a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7hasNEONEv" title='llvm::ARMSubtarget::hasNEON' data-ref="_ZNK4llvm12ARMSubtarget7hasNEONEv" data-ref-filename="_ZNK4llvm12ARMSubtarget7hasNEONEv">hasNEON</a>() ? <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VORRq" title='llvm::ARM::VORRq' data-ref="llvm::ARM::VORRq" data-ref-filename="llvm..ARM..VORRq">VORRq</a> : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VORR" title='llvm::ARM::MVE_VORR' data-ref="llvm::ARM::MVE_VORR" data-ref-filename="llvm..ARM..MVE_VORR">MVE_VORR</a>;</td></tr>
<tr><th id="939">939</th><td>    <a class="local col1 ref" href="#201BeginIdx" title='BeginIdx' data-ref="201BeginIdx" data-ref-filename="201BeginIdx">BeginIdx</a> = <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::qsub_0" title='llvm::ARM::qsub_0' data-ref="llvm::ARM::qsub_0" data-ref-filename="llvm..ARM..qsub_0">qsub_0</a>;</td></tr>
<tr><th id="940">940</th><td>    <a class="local col2 ref" href="#202SubRegs" title='SubRegs' data-ref="202SubRegs" data-ref-filename="202SubRegs">SubRegs</a> = <var>2</var>;</td></tr>
<tr><th id="941">941</th><td>  } <b>else</b> <b>if</b> (<span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::QQQQPRRegClass" title='llvm::ARM::QQQQPRRegClass' data-ref="llvm::ARM::QQQQPRRegClass" data-ref-filename="llvm..ARM..QQQQPRRegClass">QQQQPRRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col2 ref" href="#192DestReg" title='DestReg' data-ref="192DestReg" data-ref-filename="192DestReg">DestReg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col3 ref" href="#193SrcReg" title='SrcReg' data-ref="193SrcReg" data-ref-filename="193SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="942">942</th><td>    <a class="local col9 ref" href="#199Opc" title='Opc' data-ref="199Opc" data-ref-filename="199Opc">Opc</a> = <a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7hasNEONEv" title='llvm::ARMSubtarget::hasNEON' data-ref="_ZNK4llvm12ARMSubtarget7hasNEONEv" data-ref-filename="_ZNK4llvm12ARMSubtarget7hasNEONEv">hasNEON</a>() ? <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VORRq" title='llvm::ARM::VORRq' data-ref="llvm::ARM::VORRq" data-ref-filename="llvm..ARM..VORRq">VORRq</a> : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VORR" title='llvm::ARM::MVE_VORR' data-ref="llvm::ARM::MVE_VORR" data-ref-filename="llvm..ARM..MVE_VORR">MVE_VORR</a>;</td></tr>
<tr><th id="943">943</th><td>    <a class="local col1 ref" href="#201BeginIdx" title='BeginIdx' data-ref="201BeginIdx" data-ref-filename="201BeginIdx">BeginIdx</a> = <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::qsub_0" title='llvm::ARM::qsub_0' data-ref="llvm::ARM::qsub_0" data-ref-filename="llvm..ARM..qsub_0">qsub_0</a>;</td></tr>
<tr><th id="944">944</th><td>    <a class="local col2 ref" href="#202SubRegs" title='SubRegs' data-ref="202SubRegs" data-ref-filename="202SubRegs">SubRegs</a> = <var>4</var>;</td></tr>
<tr><th id="945">945</th><td>  <i>// Fall back to VMOVD.</i></td></tr>
<tr><th id="946">946</th><td>  } <b>else</b> <b>if</b> (<span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::DPairRegClass" title='llvm::ARM::DPairRegClass' data-ref="llvm::ARM::DPairRegClass" data-ref-filename="llvm..ARM..DPairRegClass">DPairRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col2 ref" href="#192DestReg" title='DestReg' data-ref="192DestReg" data-ref-filename="192DestReg">DestReg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col3 ref" href="#193SrcReg" title='SrcReg' data-ref="193SrcReg" data-ref-filename="193SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="947">947</th><td>    <a class="local col9 ref" href="#199Opc" title='Opc' data-ref="199Opc" data-ref-filename="199Opc">Opc</a> = <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMOVD" title='llvm::ARM::VMOVD' data-ref="llvm::ARM::VMOVD" data-ref-filename="llvm..ARM..VMOVD">VMOVD</a>;</td></tr>
<tr><th id="948">948</th><td>    <a class="local col1 ref" href="#201BeginIdx" title='BeginIdx' data-ref="201BeginIdx" data-ref-filename="201BeginIdx">BeginIdx</a> = <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::dsub_0" title='llvm::ARM::dsub_0' data-ref="llvm::ARM::dsub_0" data-ref-filename="llvm..ARM..dsub_0">dsub_0</a>;</td></tr>
<tr><th id="949">949</th><td>    <a class="local col2 ref" href="#202SubRegs" title='SubRegs' data-ref="202SubRegs" data-ref-filename="202SubRegs">SubRegs</a> = <var>2</var>;</td></tr>
<tr><th id="950">950</th><td>  } <b>else</b> <b>if</b> (<span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::DTripleRegClass" title='llvm::ARM::DTripleRegClass' data-ref="llvm::ARM::DTripleRegClass" data-ref-filename="llvm..ARM..DTripleRegClass">DTripleRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col2 ref" href="#192DestReg" title='DestReg' data-ref="192DestReg" data-ref-filename="192DestReg">DestReg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col3 ref" href="#193SrcReg" title='SrcReg' data-ref="193SrcReg" data-ref-filename="193SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="951">951</th><td>    <a class="local col9 ref" href="#199Opc" title='Opc' data-ref="199Opc" data-ref-filename="199Opc">Opc</a> = <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMOVD" title='llvm::ARM::VMOVD' data-ref="llvm::ARM::VMOVD" data-ref-filename="llvm..ARM..VMOVD">VMOVD</a>;</td></tr>
<tr><th id="952">952</th><td>    <a class="local col1 ref" href="#201BeginIdx" title='BeginIdx' data-ref="201BeginIdx" data-ref-filename="201BeginIdx">BeginIdx</a> = <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::dsub_0" title='llvm::ARM::dsub_0' data-ref="llvm::ARM::dsub_0" data-ref-filename="llvm..ARM..dsub_0">dsub_0</a>;</td></tr>
<tr><th id="953">953</th><td>    <a class="local col2 ref" href="#202SubRegs" title='SubRegs' data-ref="202SubRegs" data-ref-filename="202SubRegs">SubRegs</a> = <var>3</var>;</td></tr>
<tr><th id="954">954</th><td>  } <b>else</b> <b>if</b> (<span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::DQuadRegClass" title='llvm::ARM::DQuadRegClass' data-ref="llvm::ARM::DQuadRegClass" data-ref-filename="llvm..ARM..DQuadRegClass">DQuadRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col2 ref" href="#192DestReg" title='DestReg' data-ref="192DestReg" data-ref-filename="192DestReg">DestReg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col3 ref" href="#193SrcReg" title='SrcReg' data-ref="193SrcReg" data-ref-filename="193SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="955">955</th><td>    <a class="local col9 ref" href="#199Opc" title='Opc' data-ref="199Opc" data-ref-filename="199Opc">Opc</a> = <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMOVD" title='llvm::ARM::VMOVD' data-ref="llvm::ARM::VMOVD" data-ref-filename="llvm..ARM..VMOVD">VMOVD</a>;</td></tr>
<tr><th id="956">956</th><td>    <a class="local col1 ref" href="#201BeginIdx" title='BeginIdx' data-ref="201BeginIdx" data-ref-filename="201BeginIdx">BeginIdx</a> = <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::dsub_0" title='llvm::ARM::dsub_0' data-ref="llvm::ARM::dsub_0" data-ref-filename="llvm..ARM..dsub_0">dsub_0</a>;</td></tr>
<tr><th id="957">957</th><td>    <a class="local col2 ref" href="#202SubRegs" title='SubRegs' data-ref="202SubRegs" data-ref-filename="202SubRegs">SubRegs</a> = <var>4</var>;</td></tr>
<tr><th id="958">958</th><td>  } <b>else</b> <b>if</b> (<span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::GPRPairRegClass" title='llvm::ARM::GPRPairRegClass' data-ref="llvm::ARM::GPRPairRegClass" data-ref-filename="llvm..ARM..GPRPairRegClass">GPRPairRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col2 ref" href="#192DestReg" title='DestReg' data-ref="192DestReg" data-ref-filename="192DestReg">DestReg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col3 ref" href="#193SrcReg" title='SrcReg' data-ref="193SrcReg" data-ref-filename="193SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="959">959</th><td>    <a class="local col9 ref" href="#199Opc" title='Opc' data-ref="199Opc" data-ref-filename="199Opc">Opc</a> = <a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget8isThumb2Ev" title='llvm::ARMSubtarget::isThumb2' data-ref="_ZNK4llvm12ARMSubtarget8isThumb2Ev" data-ref-filename="_ZNK4llvm12ARMSubtarget8isThumb2Ev">isThumb2</a>() ? <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tMOVr" title='llvm::ARM::tMOVr' data-ref="llvm::ARM::tMOVr" data-ref-filename="llvm..ARM..tMOVr">tMOVr</a> : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MOVr" title='llvm::ARM::MOVr' data-ref="llvm::ARM::MOVr" data-ref-filename="llvm..ARM..MOVr">MOVr</a>;</td></tr>
<tr><th id="960">960</th><td>    <a class="local col1 ref" href="#201BeginIdx" title='BeginIdx' data-ref="201BeginIdx" data-ref-filename="201BeginIdx">BeginIdx</a> = <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::gsub_0" title='llvm::ARM::gsub_0' data-ref="llvm::ARM::gsub_0" data-ref-filename="llvm..ARM..gsub_0">gsub_0</a>;</td></tr>
<tr><th id="961">961</th><td>    <a class="local col2 ref" href="#202SubRegs" title='SubRegs' data-ref="202SubRegs" data-ref-filename="202SubRegs">SubRegs</a> = <var>2</var>;</td></tr>
<tr><th id="962">962</th><td>  } <b>else</b> <b>if</b> (<span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::DPairSpcRegClass" title='llvm::ARM::DPairSpcRegClass' data-ref="llvm::ARM::DPairSpcRegClass" data-ref-filename="llvm..ARM..DPairSpcRegClass">DPairSpcRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col2 ref" href="#192DestReg" title='DestReg' data-ref="192DestReg" data-ref-filename="192DestReg">DestReg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col3 ref" href="#193SrcReg" title='SrcReg' data-ref="193SrcReg" data-ref-filename="193SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="963">963</th><td>    <a class="local col9 ref" href="#199Opc" title='Opc' data-ref="199Opc" data-ref-filename="199Opc">Opc</a> = <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMOVD" title='llvm::ARM::VMOVD' data-ref="llvm::ARM::VMOVD" data-ref-filename="llvm..ARM..VMOVD">VMOVD</a>;</td></tr>
<tr><th id="964">964</th><td>    <a class="local col1 ref" href="#201BeginIdx" title='BeginIdx' data-ref="201BeginIdx" data-ref-filename="201BeginIdx">BeginIdx</a> = <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::dsub_0" title='llvm::ARM::dsub_0' data-ref="llvm::ARM::dsub_0" data-ref-filename="llvm..ARM..dsub_0">dsub_0</a>;</td></tr>
<tr><th id="965">965</th><td>    <a class="local col2 ref" href="#202SubRegs" title='SubRegs' data-ref="202SubRegs" data-ref-filename="202SubRegs">SubRegs</a> = <var>2</var>;</td></tr>
<tr><th id="966">966</th><td>    <a class="local col3 ref" href="#203Spacing" title='Spacing' data-ref="203Spacing" data-ref-filename="203Spacing">Spacing</a> = <var>2</var>;</td></tr>
<tr><th id="967">967</th><td>  } <b>else</b> <b>if</b> (<span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::DTripleSpcRegClass" title='llvm::ARM::DTripleSpcRegClass' data-ref="llvm::ARM::DTripleSpcRegClass" data-ref-filename="llvm..ARM..DTripleSpcRegClass">DTripleSpcRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col2 ref" href="#192DestReg" title='DestReg' data-ref="192DestReg" data-ref-filename="192DestReg">DestReg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col3 ref" href="#193SrcReg" title='SrcReg' data-ref="193SrcReg" data-ref-filename="193SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="968">968</th><td>    <a class="local col9 ref" href="#199Opc" title='Opc' data-ref="199Opc" data-ref-filename="199Opc">Opc</a> = <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMOVD" title='llvm::ARM::VMOVD' data-ref="llvm::ARM::VMOVD" data-ref-filename="llvm..ARM..VMOVD">VMOVD</a>;</td></tr>
<tr><th id="969">969</th><td>    <a class="local col1 ref" href="#201BeginIdx" title='BeginIdx' data-ref="201BeginIdx" data-ref-filename="201BeginIdx">BeginIdx</a> = <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::dsub_0" title='llvm::ARM::dsub_0' data-ref="llvm::ARM::dsub_0" data-ref-filename="llvm..ARM..dsub_0">dsub_0</a>;</td></tr>
<tr><th id="970">970</th><td>    <a class="local col2 ref" href="#202SubRegs" title='SubRegs' data-ref="202SubRegs" data-ref-filename="202SubRegs">SubRegs</a> = <var>3</var>;</td></tr>
<tr><th id="971">971</th><td>    <a class="local col3 ref" href="#203Spacing" title='Spacing' data-ref="203Spacing" data-ref-filename="203Spacing">Spacing</a> = <var>2</var>;</td></tr>
<tr><th id="972">972</th><td>  } <b>else</b> <b>if</b> (<span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::DQuadSpcRegClass" title='llvm::ARM::DQuadSpcRegClass' data-ref="llvm::ARM::DQuadSpcRegClass" data-ref-filename="llvm..ARM..DQuadSpcRegClass">DQuadSpcRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col2 ref" href="#192DestReg" title='DestReg' data-ref="192DestReg" data-ref-filename="192DestReg">DestReg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col3 ref" href="#193SrcReg" title='SrcReg' data-ref="193SrcReg" data-ref-filename="193SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="973">973</th><td>    <a class="local col9 ref" href="#199Opc" title='Opc' data-ref="199Opc" data-ref-filename="199Opc">Opc</a> = <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMOVD" title='llvm::ARM::VMOVD' data-ref="llvm::ARM::VMOVD" data-ref-filename="llvm..ARM..VMOVD">VMOVD</a>;</td></tr>
<tr><th id="974">974</th><td>    <a class="local col1 ref" href="#201BeginIdx" title='BeginIdx' data-ref="201BeginIdx" data-ref-filename="201BeginIdx">BeginIdx</a> = <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::dsub_0" title='llvm::ARM::dsub_0' data-ref="llvm::ARM::dsub_0" data-ref-filename="llvm..ARM..dsub_0">dsub_0</a>;</td></tr>
<tr><th id="975">975</th><td>    <a class="local col2 ref" href="#202SubRegs" title='SubRegs' data-ref="202SubRegs" data-ref-filename="202SubRegs">SubRegs</a> = <var>4</var>;</td></tr>
<tr><th id="976">976</th><td>    <a class="local col3 ref" href="#203Spacing" title='Spacing' data-ref="203Spacing" data-ref-filename="203Spacing">Spacing</a> = <var>2</var>;</td></tr>
<tr><th id="977">977</th><td>  } <b>else</b> <b>if</b> (<span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::DPRRegClass" title='llvm::ARM::DPRRegClass' data-ref="llvm::ARM::DPRRegClass" data-ref-filename="llvm..ARM..DPRRegClass">DPRRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col2 ref" href="#192DestReg" title='DestReg' data-ref="192DestReg" data-ref-filename="192DestReg">DestReg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col3 ref" href="#193SrcReg" title='SrcReg' data-ref="193SrcReg" data-ref-filename="193SrcReg">SrcReg</a>) &amp;&amp;</td></tr>
<tr><th id="978">978</th><td>             !<a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7hasFP64Ev" title='llvm::ARMSubtarget::hasFP64' data-ref="_ZNK4llvm12ARMSubtarget7hasFP64Ev" data-ref-filename="_ZNK4llvm12ARMSubtarget7hasFP64Ev">hasFP64</a>()) {</td></tr>
<tr><th id="979">979</th><td>    <a class="local col9 ref" href="#199Opc" title='Opc' data-ref="199Opc" data-ref-filename="199Opc">Opc</a> = <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMOVS" title='llvm::ARM::VMOVS' data-ref="llvm::ARM::VMOVS" data-ref-filename="llvm..ARM..VMOVS">VMOVS</a>;</td></tr>
<tr><th id="980">980</th><td>    <a class="local col1 ref" href="#201BeginIdx" title='BeginIdx' data-ref="201BeginIdx" data-ref-filename="201BeginIdx">BeginIdx</a> = <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::ssub_0" title='llvm::ARM::ssub_0' data-ref="llvm::ARM::ssub_0" data-ref-filename="llvm..ARM..ssub_0">ssub_0</a>;</td></tr>
<tr><th id="981">981</th><td>    <a class="local col2 ref" href="#202SubRegs" title='SubRegs' data-ref="202SubRegs" data-ref-filename="202SubRegs">SubRegs</a> = <var>2</var>;</td></tr>
<tr><th id="982">982</th><td>  } <b>else</b> <b>if</b> (<a class="local col3 ref" href="#193SrcReg" title='SrcReg' data-ref="193SrcReg" data-ref-filename="193SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistereqEi" title='llvm::MCRegister::operator==' data-ref="_ZNK4llvm10MCRegistereqEi" data-ref-filename="_ZNK4llvm10MCRegistereqEi">==</a> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::CPSR" title='llvm::ARM::CPSR' data-ref="llvm::ARM::CPSR" data-ref-filename="llvm..ARM..CPSR">CPSR</a>) {</td></tr>
<tr><th id="983">983</th><td>    <a class="member fn" href="#_ZNK4llvm16ARMBaseInstrInfo12copyFromCPSRERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbRKNS_12ARMSubtargetE" title='llvm::ARMBaseInstrInfo::copyFromCPSR' data-ref="_ZNK4llvm16ARMBaseInstrInfo12copyFromCPSRERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbRKNS_12ARMSubtargetE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo12copyFromCPSRERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbRKNS_12ARMSubtargetE">copyFromCPSR</a>(<span class='refarg'><a class="local col9 ref" href="#189MBB" title='MBB' data-ref="189MBB" data-ref-filename="189MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#190I" title='I' data-ref="190I" data-ref-filename="190I">I</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col2 ref" href="#192DestReg" title='DestReg' data-ref="192DestReg" data-ref-filename="192DestReg">DestReg</a>, <a class="local col4 ref" href="#194KillSrc" title='KillSrc' data-ref="194KillSrc" data-ref-filename="194KillSrc">KillSrc</a>, <a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>);</td></tr>
<tr><th id="984">984</th><td>    <b>return</b>;</td></tr>
<tr><th id="985">985</th><td>  } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#192DestReg" title='DestReg' data-ref="192DestReg" data-ref-filename="192DestReg">DestReg</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistereqEi" title='llvm::MCRegister::operator==' data-ref="_ZNK4llvm10MCRegistereqEi" data-ref-filename="_ZNK4llvm10MCRegistereqEi">==</a> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::CPSR" title='llvm::ARM::CPSR' data-ref="llvm::ARM::CPSR" data-ref-filename="llvm..ARM..CPSR">CPSR</a>) {</td></tr>
<tr><th id="986">986</th><td>    <a class="member fn" href="#_ZNK4llvm16ARMBaseInstrInfo10copyToCPSRERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbRKNS_12ARMSubtargetE" title='llvm::ARMBaseInstrInfo::copyToCPSR' data-ref="_ZNK4llvm16ARMBaseInstrInfo10copyToCPSRERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbRKNS_12ARMSubtargetE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo10copyToCPSRERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbRKNS_12ARMSubtargetE">copyToCPSR</a>(<span class='refarg'><a class="local col9 ref" href="#189MBB" title='MBB' data-ref="189MBB" data-ref-filename="189MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#190I" title='I' data-ref="190I" data-ref-filename="190I">I</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col3 ref" href="#193SrcReg" title='SrcReg' data-ref="193SrcReg" data-ref-filename="193SrcReg">SrcReg</a>, <a class="local col4 ref" href="#194KillSrc" title='KillSrc' data-ref="194KillSrc" data-ref-filename="194KillSrc">KillSrc</a>, <a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>);</td></tr>
<tr><th id="987">987</th><td>    <b>return</b>;</td></tr>
<tr><th id="988">988</th><td>  } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#192DestReg" title='DestReg' data-ref="192DestReg" data-ref-filename="192DestReg">DestReg</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistereqEi" title='llvm::MCRegister::operator==' data-ref="_ZNK4llvm10MCRegistereqEi" data-ref-filename="_ZNK4llvm10MCRegistereqEi">==</a> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::VPR" title='llvm::ARM::VPR' data-ref="llvm::ARM::VPR" data-ref-filename="llvm..ARM..VPR">VPR</a>) {</td></tr>
<tr><th id="989">989</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(ARM::GPRRegClass.contains(SrcReg));</td></tr>
<tr><th id="990">990</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col9 ref" href="#189MBB" title='MBB' data-ref="189MBB" data-ref-filename="189MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#190I" title='I' data-ref="190I" data-ref-filename="190I">I</a>, <a class="local col0 ref" href="#190I" title='I' data-ref="190I" data-ref-filename="190I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMSR_P0" title='llvm::ARM::VMSR_P0' data-ref="llvm::ARM::VMSR_P0" data-ref-filename="llvm..ARM..VMSR_P0">VMSR_P0</a>), <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col2 ref" href="#192DestReg" title='DestReg' data-ref="192DestReg" data-ref-filename="192DestReg">DestReg</a>)</td></tr>
<tr><th id="991">991</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col3 ref" href="#193SrcReg" title='SrcReg' data-ref="193SrcReg" data-ref-filename="193SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col4 ref" href="#194KillSrc" title='KillSrc' data-ref="194KillSrc" data-ref-filename="194KillSrc">KillSrc</a>))</td></tr>
<tr><th id="992">992</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="993">993</th><td>    <b>return</b>;</td></tr>
<tr><th id="994">994</th><td>  } <b>else</b> <b>if</b> (<a class="local col3 ref" href="#193SrcReg" title='SrcReg' data-ref="193SrcReg" data-ref-filename="193SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistereqEi" title='llvm::MCRegister::operator==' data-ref="_ZNK4llvm10MCRegistereqEi" data-ref-filename="_ZNK4llvm10MCRegistereqEi">==</a> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::VPR" title='llvm::ARM::VPR' data-ref="llvm::ARM::VPR" data-ref-filename="llvm..ARM..VPR">VPR</a>) {</td></tr>
<tr><th id="995">995</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(ARM::GPRRegClass.contains(DestReg));</td></tr>
<tr><th id="996">996</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col9 ref" href="#189MBB" title='MBB' data-ref="189MBB" data-ref-filename="189MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#190I" title='I' data-ref="190I" data-ref-filename="190I">I</a>, <a class="local col0 ref" href="#190I" title='I' data-ref="190I" data-ref-filename="190I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMRS_P0" title='llvm::ARM::VMRS_P0' data-ref="llvm::ARM::VMRS_P0" data-ref-filename="llvm..ARM..VMRS_P0">VMRS_P0</a>), <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col2 ref" href="#192DestReg" title='DestReg' data-ref="192DestReg" data-ref-filename="192DestReg">DestReg</a>)</td></tr>
<tr><th id="997">997</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col3 ref" href="#193SrcReg" title='SrcReg' data-ref="193SrcReg" data-ref-filename="193SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col4 ref" href="#194KillSrc" title='KillSrc' data-ref="194KillSrc" data-ref-filename="194KillSrc">KillSrc</a>))</td></tr>
<tr><th id="998">998</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="999">999</th><td>    <b>return</b>;</td></tr>
<tr><th id="1000">1000</th><td>  } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#192DestReg" title='DestReg' data-ref="192DestReg" data-ref-filename="192DestReg">DestReg</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistereqEi" title='llvm::MCRegister::operator==' data-ref="_ZNK4llvm10MCRegistereqEi" data-ref-filename="_ZNK4llvm10MCRegistereqEi">==</a> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::FPSCR_NZCV" title='llvm::ARM::FPSCR_NZCV' data-ref="llvm::ARM::FPSCR_NZCV" data-ref-filename="llvm..ARM..FPSCR_NZCV">FPSCR_NZCV</a>) {</td></tr>
<tr><th id="1001">1001</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(ARM::GPRRegClass.contains(SrcReg));</td></tr>
<tr><th id="1002">1002</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col9 ref" href="#189MBB" title='MBB' data-ref="189MBB" data-ref-filename="189MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#190I" title='I' data-ref="190I" data-ref-filename="190I">I</a>, <a class="local col0 ref" href="#190I" title='I' data-ref="190I" data-ref-filename="190I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMSR_FPSCR_NZCVQC" title='llvm::ARM::VMSR_FPSCR_NZCVQC' data-ref="llvm::ARM::VMSR_FPSCR_NZCVQC" data-ref-filename="llvm..ARM..VMSR_FPSCR_NZCVQC">VMSR_FPSCR_NZCVQC</a>), <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col2 ref" href="#192DestReg" title='DestReg' data-ref="192DestReg" data-ref-filename="192DestReg">DestReg</a>)</td></tr>
<tr><th id="1003">1003</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col3 ref" href="#193SrcReg" title='SrcReg' data-ref="193SrcReg" data-ref-filename="193SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col4 ref" href="#194KillSrc" title='KillSrc' data-ref="194KillSrc" data-ref-filename="194KillSrc">KillSrc</a>))</td></tr>
<tr><th id="1004">1004</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1005">1005</th><td>    <b>return</b>;</td></tr>
<tr><th id="1006">1006</th><td>  } <b>else</b> <b>if</b> (<a class="local col3 ref" href="#193SrcReg" title='SrcReg' data-ref="193SrcReg" data-ref-filename="193SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistereqEi" title='llvm::MCRegister::operator==' data-ref="_ZNK4llvm10MCRegistereqEi" data-ref-filename="_ZNK4llvm10MCRegistereqEi">==</a> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::FPSCR_NZCV" title='llvm::ARM::FPSCR_NZCV' data-ref="llvm::ARM::FPSCR_NZCV" data-ref-filename="llvm..ARM..FPSCR_NZCV">FPSCR_NZCV</a>) {</td></tr>
<tr><th id="1007">1007</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(ARM::GPRRegClass.contains(DestReg));</td></tr>
<tr><th id="1008">1008</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col9 ref" href="#189MBB" title='MBB' data-ref="189MBB" data-ref-filename="189MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#190I" title='I' data-ref="190I" data-ref-filename="190I">I</a>, <a class="local col0 ref" href="#190I" title='I' data-ref="190I" data-ref-filename="190I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMRS_FPSCR_NZCVQC" title='llvm::ARM::VMRS_FPSCR_NZCVQC' data-ref="llvm::ARM::VMRS_FPSCR_NZCVQC" data-ref-filename="llvm..ARM..VMRS_FPSCR_NZCVQC">VMRS_FPSCR_NZCVQC</a>), <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col2 ref" href="#192DestReg" title='DestReg' data-ref="192DestReg" data-ref-filename="192DestReg">DestReg</a>)</td></tr>
<tr><th id="1009">1009</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col3 ref" href="#193SrcReg" title='SrcReg' data-ref="193SrcReg" data-ref-filename="193SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col4 ref" href="#194KillSrc" title='KillSrc' data-ref="194KillSrc" data-ref-filename="194KillSrc">KillSrc</a>))</td></tr>
<tr><th id="1010">1010</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1011">1011</th><td>    <b>return</b>;</td></tr>
<tr><th id="1012">1012</th><td>  }</td></tr>
<tr><th id="1013">1013</th><td></td></tr>
<tr><th id="1014">1014</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Opc &amp;&amp; <q>"Impossible reg-to-reg copy"</q>);</td></tr>
<tr><th id="1015">1015</th><td></td></tr>
<tr><th id="1016">1016</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col4 decl" id="204TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="204TRI" data-ref-filename="204TRI">TRI</dfn> = &amp;<a class="virtual member fn" href="ARMBaseInstrInfo.h.html#_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv" title='llvm::ARMBaseInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="1017">1017</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1Ev" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1Ev" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1Ev"></a><dfn class="local col5 decl" id="205Mov" title='Mov' data-type='llvm::MachineInstrBuilder' data-ref="205Mov" data-ref-filename="205Mov">Mov</dfn>;</td></tr>
<tr><th id="1018">1018</th><td></td></tr>
<tr><th id="1019">1019</th><td>  <i>// Copy register tuples backward when the first Dest reg overlaps with SrcReg.</i></td></tr>
<tr><th id="1020">1020</th><td>  <b>if</b> (<a class="local col4 ref" href="#204TRI" title='TRI' data-ref="204TRI" data-ref-filename="204TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo11regsOverlapENS_8RegisterES1_" title='llvm::TargetRegisterInfo::regsOverlap' data-ref="_ZNK4llvm18TargetRegisterInfo11regsOverlapENS_8RegisterES1_" data-ref-filename="_ZNK4llvm18TargetRegisterInfo11regsOverlapENS_8RegisterES1_">regsOverlap</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col3 ref" href="#193SrcReg" title='SrcReg' data-ref="193SrcReg" data-ref-filename="193SrcReg">SrcReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col4 ref" href="#204TRI" title='TRI' data-ref="204TRI" data-ref-filename="204TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col2 ref" href="#192DestReg" title='DestReg' data-ref="192DestReg" data-ref-filename="192DestReg">DestReg</a>, <a class="local col1 ref" href="#201BeginIdx" title='BeginIdx' data-ref="201BeginIdx" data-ref-filename="201BeginIdx">BeginIdx</a>))) {</td></tr>
<tr><th id="1021">1021</th><td>    <a class="local col1 ref" href="#201BeginIdx" title='BeginIdx' data-ref="201BeginIdx" data-ref-filename="201BeginIdx">BeginIdx</a> = <a class="local col1 ref" href="#201BeginIdx" title='BeginIdx' data-ref="201BeginIdx" data-ref-filename="201BeginIdx">BeginIdx</a> + ((<a class="local col2 ref" href="#202SubRegs" title='SubRegs' data-ref="202SubRegs" data-ref-filename="202SubRegs">SubRegs</a> - <var>1</var>) * <a class="local col3 ref" href="#203Spacing" title='Spacing' data-ref="203Spacing" data-ref-filename="203Spacing">Spacing</a>);</td></tr>
<tr><th id="1022">1022</th><td>    <a class="local col3 ref" href="#203Spacing" title='Spacing' data-ref="203Spacing" data-ref-filename="203Spacing">Spacing</a> = -<a class="local col3 ref" href="#203Spacing" title='Spacing' data-ref="203Spacing" data-ref-filename="203Spacing">Spacing</a>;</td></tr>
<tr><th id="1023">1023</th><td>  }</td></tr>
<tr><th id="1024">1024</th><td><u>#<span data-ppcond="1024">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="1025">1025</th><td>  SmallSet&lt;<em>unsigned</em>, <var>4</var>&gt; DstRegs;</td></tr>
<tr><th id="1026">1026</th><td><u>#<span data-ppcond="1024">endif</span></u></td></tr>
<tr><th id="1027">1027</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="206i" title='i' data-type='unsigned int' data-ref="206i" data-ref-filename="206i">i</dfn> = <var>0</var>; <a class="local col6 ref" href="#206i" title='i' data-ref="206i" data-ref-filename="206i">i</a> != <a class="local col2 ref" href="#202SubRegs" title='SubRegs' data-ref="202SubRegs" data-ref-filename="202SubRegs">SubRegs</a>; ++<a class="local col6 ref" href="#206i" title='i' data-ref="206i" data-ref-filename="206i">i</a>) {</td></tr>
<tr><th id="1028">1028</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="207Dst" title='Dst' data-type='llvm::Register' data-ref="207Dst" data-ref-filename="207Dst">Dst</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col4 ref" href="#204TRI" title='TRI' data-ref="204TRI" data-ref-filename="204TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col2 ref" href="#192DestReg" title='DestReg' data-ref="192DestReg" data-ref-filename="192DestReg">DestReg</a>, <a class="local col1 ref" href="#201BeginIdx" title='BeginIdx' data-ref="201BeginIdx" data-ref-filename="201BeginIdx">BeginIdx</a> + <a class="local col6 ref" href="#206i" title='i' data-ref="206i" data-ref-filename="206i">i</a> * <a class="local col3 ref" href="#203Spacing" title='Spacing' data-ref="203Spacing" data-ref-filename="203Spacing">Spacing</a>);</td></tr>
<tr><th id="1029">1029</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="208Src" title='Src' data-type='llvm::Register' data-ref="208Src" data-ref-filename="208Src">Src</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col4 ref" href="#204TRI" title='TRI' data-ref="204TRI" data-ref-filename="204TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col3 ref" href="#193SrcReg" title='SrcReg' data-ref="193SrcReg" data-ref-filename="193SrcReg">SrcReg</a>, <a class="local col1 ref" href="#201BeginIdx" title='BeginIdx' data-ref="201BeginIdx" data-ref-filename="201BeginIdx">BeginIdx</a> + <a class="local col6 ref" href="#206i" title='i' data-ref="206i" data-ref-filename="206i">i</a> * <a class="local col3 ref" href="#203Spacing" title='Spacing' data-ref="203Spacing" data-ref-filename="203Spacing">Spacing</a>);</td></tr>
<tr><th id="1030">1030</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Dst &amp;&amp; Src &amp;&amp; <q>"Bad sub-register"</q>);</td></tr>
<tr><th id="1031">1031</th><td><u>#<span data-ppcond="1031">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="1032">1032</th><td>    assert(!DstRegs.count(Src) &amp;&amp; <q>"destructive vector copy"</q>);</td></tr>
<tr><th id="1033">1033</th><td>    DstRegs.insert(Dst);</td></tr>
<tr><th id="1034">1034</th><td><u>#<span data-ppcond="1031">endif</span></u></td></tr>
<tr><th id="1035">1035</th><td>    <a class="local col5 ref" href="#205Mov" title='Mov' data-ref="205Mov" data-ref-filename="205Mov">Mov</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col9 ref" href="#189MBB" title='MBB' data-ref="189MBB" data-ref-filename="189MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#190I" title='I' data-ref="190I" data-ref-filename="190I">I</a>, <a class="local col0 ref" href="#190I" title='I' data-ref="190I" data-ref-filename="190I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#199Opc" title='Opc' data-ref="199Opc" data-ref-filename="199Opc">Opc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#207Dst" title='Dst' data-ref="207Dst" data-ref-filename="207Dst">Dst</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#208Src" title='Src' data-ref="208Src" data-ref-filename="208Src">Src</a>);</td></tr>
<tr><th id="1036">1036</th><td>    <i>// VORR (NEON or MVE) takes two source operands.</i></td></tr>
<tr><th id="1037">1037</th><td>    <b>if</b> (<a class="local col9 ref" href="#199Opc" title='Opc' data-ref="199Opc" data-ref-filename="199Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VORRq" title='llvm::ARM::VORRq' data-ref="llvm::ARM::VORRq" data-ref-filename="llvm..ARM..VORRq">VORRq</a> || <a class="local col9 ref" href="#199Opc" title='Opc' data-ref="199Opc" data-ref-filename="199Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VORR" title='llvm::ARM::MVE_VORR' data-ref="llvm::ARM::MVE_VORR" data-ref-filename="llvm..ARM..MVE_VORR">MVE_VORR</a>) {</td></tr>
<tr><th id="1038">1038</th><td>      <a class="local col5 ref" href="#205Mov" title='Mov' data-ref="205Mov" data-ref-filename="205Mov">Mov</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#208Src" title='Src' data-ref="208Src" data-ref-filename="208Src">Src</a>);</td></tr>
<tr><th id="1039">1039</th><td>    }</td></tr>
<tr><th id="1040">1040</th><td>    <i>// MVE VORR takes predicate operands in place of an ordinary condition.</i></td></tr>
<tr><th id="1041">1041</th><td>    <b>if</b> (<a class="local col9 ref" href="#199Opc" title='Opc' data-ref="199Opc" data-ref-filename="199Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VORR" title='llvm::ARM::MVE_VORR' data-ref="llvm::ARM::MVE_VORR" data-ref-filename="llvm..ARM..MVE_VORR">MVE_VORR</a>)</td></tr>
<tr><th id="1042">1042</th><td>      <a class="ref fn" href="#_ZN4llvm26addUnpredicatedMveVpredROpERNS_19MachineInstrBuilderENS_8RegisterE" title='llvm::addUnpredicatedMveVpredROp' data-ref="_ZN4llvm26addUnpredicatedMveVpredROpERNS_19MachineInstrBuilderENS_8RegisterE" data-ref-filename="_ZN4llvm26addUnpredicatedMveVpredROpERNS_19MachineInstrBuilderENS_8RegisterE">addUnpredicatedMveVpredROp</a>(<span class='refarg'><a class="local col5 ref" href="#205Mov" title='Mov' data-ref="205Mov" data-ref-filename="205Mov">Mov</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#207Dst" title='Dst' data-ref="207Dst" data-ref-filename="207Dst">Dst</a>);</td></tr>
<tr><th id="1043">1043</th><td>    <b>else</b></td></tr>
<tr><th id="1044">1044</th><td>      <a class="local col5 ref" href="#205Mov" title='Mov' data-ref="205Mov" data-ref-filename="205Mov">Mov</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="local col5 ref" href="#205Mov" title='Mov' data-ref="205Mov" data-ref-filename="205Mov">Mov</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1045">1045</th><td>    <i>// MOVr can set CC.</i></td></tr>
<tr><th id="1046">1046</th><td>    <b>if</b> (<a class="local col9 ref" href="#199Opc" title='Opc' data-ref="199Opc" data-ref-filename="199Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MOVr" title='llvm::ARM::MOVr' data-ref="llvm::ARM::MOVr" data-ref-filename="llvm..ARM..MOVr">MOVr</a>)</td></tr>
<tr><th id="1047">1047</th><td>      <a class="local col5 ref" href="#205Mov" title='Mov' data-ref="205Mov" data-ref-filename="205Mov">Mov</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="local col5 ref" href="#205Mov" title='Mov' data-ref="205Mov" data-ref-filename="205Mov">Mov</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL10condCodeOpEj" title='llvm::condCodeOp' data-ref="_ZN4llvmL10condCodeOpEj" data-ref-filename="_ZN4llvmL10condCodeOpEj">condCodeOp</a>());</td></tr>
<tr><th id="1048">1048</th><td>  }</td></tr>
<tr><th id="1049">1049</th><td>  <i>// Add implicit super-register defs and kills to the last instruction.</i></td></tr>
<tr><th id="1050">1050</th><td>  <a class="local col5 ref" href="#205Mov" title='Mov' data-ref="205Mov" data-ref-filename="205Mov">Mov</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr18addRegisterDefinedENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::addRegisterDefined' data-ref="_ZN4llvm12MachineInstr18addRegisterDefinedENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZN4llvm12MachineInstr18addRegisterDefinedENS_8RegisterEPKNS_18TargetRegisterInfoE">addRegisterDefined</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col2 ref" href="#192DestReg" title='DestReg' data-ref="192DestReg" data-ref-filename="192DestReg">DestReg</a>, <a class="local col4 ref" href="#204TRI" title='TRI' data-ref="204TRI" data-ref-filename="204TRI">TRI</a>);</td></tr>
<tr><th id="1051">1051</th><td>  <b>if</b> (<a class="local col4 ref" href="#194KillSrc" title='KillSrc' data-ref="194KillSrc" data-ref-filename="194KillSrc">KillSrc</a>)</td></tr>
<tr><th id="1052">1052</th><td>    <a class="local col5 ref" href="#205Mov" title='Mov' data-ref="205Mov" data-ref-filename="205Mov">Mov</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr17addRegisterKilledENS_8RegisterEPKNS_18TargetRegisterInfoEb" title='llvm::MachineInstr::addRegisterKilled' data-ref="_ZN4llvm12MachineInstr17addRegisterKilledENS_8RegisterEPKNS_18TargetRegisterInfoEb" data-ref-filename="_ZN4llvm12MachineInstr17addRegisterKilledENS_8RegisterEPKNS_18TargetRegisterInfoEb">addRegisterKilled</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col3 ref" href="#193SrcReg" title='SrcReg' data-ref="193SrcReg" data-ref-filename="193SrcReg">SrcReg</a>, <a class="local col4 ref" href="#204TRI" title='TRI' data-ref="204TRI" data-ref-filename="204TRI">TRI</a>);</td></tr>
<tr><th id="1053">1053</th><td>}</td></tr>
<tr><th id="1054">1054</th><td></td></tr>
<tr><th id="1055">1055</th><td><a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::DestSourcePair" title='llvm::DestSourcePair' data-ref="llvm::DestSourcePair" data-ref-filename="llvm..DestSourcePair">DestSourcePair</a>&gt;</td></tr>
<tr><th id="1056">1056</th><td><a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo15isCopyInstrImplERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::isCopyInstrImpl' data-ref="_ZNK4llvm16ARMBaseInstrInfo15isCopyInstrImplERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo15isCopyInstrImplERKNS_12MachineInstrE">isCopyInstrImpl</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="209MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="209MI" data-ref-filename="209MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1057">1057</th><td>  <i>// VMOVRRD is also a copy instruction but it requires</i></td></tr>
<tr><th id="1058">1058</th><td><i>  // special way of handling. It is more complex copy version</i></td></tr>
<tr><th id="1059">1059</th><td><i>  // and since that we are not considering it. For recognition</i></td></tr>
<tr><th id="1060">1060</th><td><i>  // of such instruction isExtractSubregLike MI interface fuction</i></td></tr>
<tr><th id="1061">1061</th><td><i>  // could be used.</i></td></tr>
<tr><th id="1062">1062</th><td><i>  // VORRq is considered as a move only if two inputs are</i></td></tr>
<tr><th id="1063">1063</th><td><i>  // the same register.</i></td></tr>
<tr><th id="1064">1064</th><td>  <b>if</b> (!<a class="local col9 ref" href="#209MI" title='MI' data-ref="209MI" data-ref-filename="209MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9isMoveRegENS0_9QueryTypeE" title='llvm::MachineInstr::isMoveReg' data-ref="_ZNK4llvm12MachineInstr9isMoveRegENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr9isMoveRegENS0_9QueryTypeE">isMoveReg</a>() ||</td></tr>
<tr><th id="1065">1065</th><td>      (<a class="local col9 ref" href="#209MI" title='MI' data-ref="209MI" data-ref-filename="209MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VORRq" title='llvm::ARM::VORRq' data-ref="llvm::ARM::VORRq" data-ref-filename="llvm..ARM..VORRq">VORRq</a> &amp;&amp;</td></tr>
<tr><th id="1066">1066</th><td>       <a class="local col9 ref" href="#209MI" title='MI' data-ref="209MI" data-ref-filename="209MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneERKS0_" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneERKS0_" data-ref-filename="_ZNK4llvm8RegisterneERKS0_">!=</a> <a class="local col9 ref" href="#209MI" title='MI' data-ref="209MI" data-ref-filename="209MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="1067">1067</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="1068">1068</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::DestSourcePair" title='llvm::DestSourcePair' data-ref="llvm::DestSourcePair" data-ref-filename="llvm..DestSourcePair">DestSourcePair</a><a class="ref fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZN4llvm14DestSourcePairC1ERKNS_14MachineOperandES3_" title='llvm::DestSourcePair::DestSourcePair' data-ref="_ZN4llvm14DestSourcePairC1ERKNS_14MachineOperandES3_" data-ref-filename="_ZN4llvm14DestSourcePairC1ERKNS_14MachineOperandES3_">{</a><a class="local col9 ref" href="#209MI" title='MI' data-ref="209MI" data-ref-filename="209MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>), <a class="local col9 ref" href="#209MI" title='MI' data-ref="209MI" data-ref-filename="209MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>)};</td></tr>
<tr><th id="1069">1069</th><td>}</td></tr>
<tr><th id="1070">1070</th><td></td></tr>
<tr><th id="1071">1071</th><td><a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="typedef" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::ParamLoadedValue" title='llvm::ParamLoadedValue' data-type='std::pair&lt;MachineOperand, DIExpression *&gt;' data-ref="llvm::ParamLoadedValue" data-ref-filename="llvm..ParamLoadedValue">ParamLoadedValue</a>&gt;</td></tr>
<tr><th id="1072">1072</th><td><a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo19describeLoadedValueERKNS_12MachineInstrENS_8RegisterE" title='llvm::ARMBaseInstrInfo::describeLoadedValue' data-ref="_ZNK4llvm16ARMBaseInstrInfo19describeLoadedValueERKNS_12MachineInstrENS_8RegisterE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo19describeLoadedValueERKNS_12MachineInstrENS_8RegisterE">describeLoadedValue</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="210MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="210MI" data-ref-filename="210MI">MI</dfn>,</td></tr>
<tr><th id="1073">1073</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="211Reg" title='Reg' data-type='llvm::Register' data-ref="211Reg" data-ref-filename="211Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="1074">1074</th><td>  <b>if</b> (<em>auto</em> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><dfn class="local col2 decl" id="212DstSrcPair" title='DstSrcPair' data-type='llvm::Optional&lt;llvm::DestSourcePair&gt;' data-ref="212DstSrcPair" data-ref-filename="212DstSrcPair"><a class="local col2 ref" href="#212DstSrcPair" title='DstSrcPair' data-ref="212DstSrcPair" data-ref-filename="212DstSrcPair">DstSrcPair</a></dfn> = <a class="virtual member fn" href="#_ZNK4llvm16ARMBaseInstrInfo15isCopyInstrImplERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::isCopyInstrImpl' data-ref="_ZNK4llvm16ARMBaseInstrInfo15isCopyInstrImplERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo15isCopyInstrImplERKNS_12MachineInstrE">isCopyInstrImpl</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>)) {</td></tr>
<tr><th id="1075">1075</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="213DstReg" title='DstReg' data-type='llvm::Register' data-ref="213DstReg" data-ref-filename="213DstReg">DstReg</dfn> = <a class="local col2 ref" href="#212DstSrcPair" title='DstSrcPair' data-ref="212DstSrcPair" data-ref-filename="212DstSrcPair">DstSrcPair</a><a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-ref="_ZN4llvm8OptionalptEv" data-ref-filename="_ZN4llvm8OptionalptEv">-&gt;</a><a class="ref field" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::DestSourcePair::Destination" title='llvm::DestSourcePair::Destination' data-ref="llvm::DestSourcePair::Destination" data-ref-filename="llvm..DestSourcePair..Destination">Destination</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1076">1076</th><td></td></tr>
<tr><th id="1077">1077</th><td>    <i>// TODO: We don't handle cases where the forwarding reg is narrower/wider</i></td></tr>
<tr><th id="1078">1078</th><td><i>    // than the copy registers. Consider for example:</i></td></tr>
<tr><th id="1079">1079</th><td><i>    //</i></td></tr>
<tr><th id="1080">1080</th><td><i>    //   s16 = VMOVS s0</i></td></tr>
<tr><th id="1081">1081</th><td><i>    //   s17 = VMOVS s1</i></td></tr>
<tr><th id="1082">1082</th><td><i>    //   call @callee(d0)</i></td></tr>
<tr><th id="1083">1083</th><td><i>    //</i></td></tr>
<tr><th id="1084">1084</th><td><i>    // We'd like to describe the call site value of d0 as d8, but this requires</i></td></tr>
<tr><th id="1085">1085</th><td><i>    // gathering and merging the descriptions for the two VMOVS instructions.</i></td></tr>
<tr><th id="1086">1086</th><td><i>    //</i></td></tr>
<tr><th id="1087">1087</th><td><i>    // We also don't handle the reverse situation, where the forwarding reg is</i></td></tr>
<tr><th id="1088">1088</th><td><i>    // narrower than the copy destination:</i></td></tr>
<tr><th id="1089">1089</th><td><i>    //</i></td></tr>
<tr><th id="1090">1090</th><td><i>    //   d8 = VMOVD d0</i></td></tr>
<tr><th id="1091">1091</th><td><i>    //   call @callee(s1)</i></td></tr>
<tr><th id="1092">1092</th><td><i>    //</i></td></tr>
<tr><th id="1093">1093</th><td><i>    // We need to produce a fragment description (the call site value of s1 is</i></td></tr>
<tr><th id="1094">1094</th><td><i>    // /not/ just d8).</i></td></tr>
<tr><th id="1095">1095</th><td>    <b>if</b> (<a class="local col3 ref" href="#213DstReg" title='DstReg' data-ref="213DstReg" data-ref-filename="213DstReg">DstReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneERKS0_" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneERKS0_" data-ref-filename="_ZNK4llvm8RegisterneERKS0_">!=</a> <a class="local col1 ref" href="#211Reg" title='Reg' data-ref="211Reg" data-ref-filename="211Reg">Reg</a>)</td></tr>
<tr><th id="1096">1096</th><td>      <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="1097">1097</th><td>  }</td></tr>
<tr><th id="1098">1098</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo19describeLoadedValueERKNS_12MachineInstrENS_8RegisterE" title='llvm::TargetInstrInfo::describeLoadedValue' data-ref="_ZNK4llvm15TargetInstrInfo19describeLoadedValueERKNS_12MachineInstrENS_8RegisterE" data-ref-filename="_ZNK4llvm15TargetInstrInfo19describeLoadedValueERKNS_12MachineInstrENS_8RegisterE">describeLoadedValue</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#211Reg" title='Reg' data-ref="211Reg" data-ref-filename="211Reg">Reg</a>);</td></tr>
<tr><th id="1099">1099</th><td>}</td></tr>
<tr><th id="1100">1100</th><td></td></tr>
<tr><th id="1101">1101</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;</td></tr>
<tr><th id="1102">1102</th><td><a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" title='llvm::ARMBaseInstrInfo::AddDReg' data-ref="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE">AddDReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col4 decl" id="214MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="214MIB" data-ref-filename="214MIB">MIB</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="215Reg" title='Reg' data-type='unsigned int' data-ref="215Reg" data-ref-filename="215Reg">Reg</dfn>,</td></tr>
<tr><th id="1103">1103</th><td>                          <em>unsigned</em> <dfn class="local col6 decl" id="216SubIdx" title='SubIdx' data-type='unsigned int' data-ref="216SubIdx" data-ref-filename="216SubIdx">SubIdx</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="217State" title='State' data-type='unsigned int' data-ref="217State" data-ref-filename="217State">State</dfn>,</td></tr>
<tr><th id="1104">1104</th><td>                          <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col8 decl" id="218TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="218TRI" data-ref-filename="218TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1105">1105</th><td>  <b>if</b> (!<a class="local col6 ref" href="#216SubIdx" title='SubIdx' data-ref="216SubIdx" data-ref-filename="216SubIdx">SubIdx</a>)</td></tr>
<tr><th id="1106">1106</th><td>    <b>return</b> <a class="local col4 ref" href="#214MIB" title='MIB' data-ref="214MIB" data-ref-filename="214MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col5 ref" href="#215Reg" title='Reg' data-ref="215Reg" data-ref-filename="215Reg">Reg</a>, <a class="local col7 ref" href="#217State" title='State' data-ref="217State" data-ref-filename="217State">State</a>);</td></tr>
<tr><th id="1107">1107</th><td></td></tr>
<tr><th id="1108">1108</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register18isPhysicalRegisterEj" title='llvm::Register::isPhysicalRegister' data-ref="_ZN4llvm8Register18isPhysicalRegisterEj" data-ref-filename="_ZN4llvm8Register18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col5 ref" href="#215Reg" title='Reg' data-ref="215Reg" data-ref-filename="215Reg">Reg</a>))</td></tr>
<tr><th id="1109">1109</th><td>    <b>return</b> <a class="local col4 ref" href="#214MIB" title='MIB' data-ref="214MIB" data-ref-filename="214MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col8 ref" href="#218TRI" title='TRI' data-ref="218TRI" data-ref-filename="218TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col5 ref" href="#215Reg" title='Reg' data-ref="215Reg" data-ref-filename="215Reg">Reg</a>, <a class="local col6 ref" href="#216SubIdx" title='SubIdx' data-ref="216SubIdx" data-ref-filename="216SubIdx">SubIdx</a>), <a class="local col7 ref" href="#217State" title='State' data-ref="217State" data-ref-filename="217State">State</a>);</td></tr>
<tr><th id="1110">1110</th><td>  <b>return</b> <a class="local col4 ref" href="#214MIB" title='MIB' data-ref="214MIB" data-ref-filename="214MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col5 ref" href="#215Reg" title='Reg' data-ref="215Reg" data-ref-filename="215Reg">Reg</a>, <a class="local col7 ref" href="#217State" title='State' data-ref="217State" data-ref-filename="217State">State</a>, <a class="local col6 ref" href="#216SubIdx" title='SubIdx' data-ref="216SubIdx" data-ref-filename="216SubIdx">SubIdx</a>);</td></tr>
<tr><th id="1111">1111</th><td>}</td></tr>
<tr><th id="1112">1112</th><td></td></tr>
<tr><th id="1113">1113</th><td><em>void</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::</td></tr>
<tr><th id="1114">1114</th><td><dfn class="virtual decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_15384722" title='llvm::ARMBaseInstrInfo::storeRegToStackSlot' data-ref="_ZNK4llvm16ARMBaseInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_15384722" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_15384722">storeRegToStackSlot</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="219MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="219MBB" data-ref-filename="219MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col0 decl" id="220I" title='I' data-type='MachineBasicBlock::iterator' data-ref="220I" data-ref-filename="220I">I</dfn>,</td></tr>
<tr><th id="1115">1115</th><td>                    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="221SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="221SrcReg" data-ref-filename="221SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col2 decl" id="222isKill" title='isKill' data-type='bool' data-ref="222isKill" data-ref-filename="222isKill">isKill</dfn>, <em>int</em> <dfn class="local col3 decl" id="223FI" title='FI' data-type='int' data-ref="223FI" data-ref-filename="223FI">FI</dfn>,</td></tr>
<tr><th id="1116">1116</th><td>                    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="224RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="224RC" data-ref-filename="224RC">RC</dfn>,</td></tr>
<tr><th id="1117">1117</th><td>                    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col5 decl" id="225TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="225TRI" data-ref-filename="225TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1118">1118</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="226MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="226MF" data-ref-filename="226MF">MF</dfn> = *<a class="local col9 ref" href="#219MBB" title='MBB' data-ref="219MBB" data-ref-filename="219MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="1119">1119</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" data-ref-filename="llvm..MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col7 decl" id="227MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="227MFI" data-ref-filename="227MFI">MFI</dfn> = <a class="local col6 ref" href="#226MF" title='MF' data-ref="226MF" data-ref-filename="226MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv" data-ref-filename="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="1120">1120</th><td>  <a class="type" href="../../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a> <dfn class="local col8 decl" id="228Alignment" title='Alignment' data-type='llvm::Align' data-ref="228Alignment" data-ref-filename="228Alignment">Alignment</dfn> = <a class="local col7 ref" href="#227MFI" title='MFI' data-ref="227MFI" data-ref-filename="227MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo14getObjectAlignEi" title='llvm::MachineFrameInfo::getObjectAlign' data-ref="_ZNK4llvm16MachineFrameInfo14getObjectAlignEi" data-ref-filename="_ZNK4llvm16MachineFrameInfo14getObjectAlignEi">getObjectAlign</a>(<a class="local col3 ref" href="#223FI" title='FI' data-ref="223FI" data-ref-filename="223FI">FI</a>);</td></tr>
<tr><th id="1121">1121</th><td></td></tr>
<tr><th id="1122">1122</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *<dfn class="local col9 decl" id="229MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="229MMO" data-ref-filename="229MMO">MMO</dfn> = <a class="local col6 ref" href="#226MF" title='MF' data-ref="226MF" data-ref-filename="226MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_" data-ref-filename="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_">getMachineMemOperand</a>(</td></tr>
<tr><th id="1123">1123</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo" data-ref-filename="llvm..MachinePointerInfo">MachinePointerInfo</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil" title='llvm::MachinePointerInfo::getFixedStack' data-ref="_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil" data-ref-filename="_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil">getFixedStack</a>(<span class='refarg'><a class="local col6 ref" href="#226MF" title='MF' data-ref="226MF" data-ref-filename="226MF">MF</a></span>, <a class="local col3 ref" href="#223FI" title='FI' data-ref="223FI" data-ref-filename="223FI">FI</a>), <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::MOStore" title='llvm::MachineMemOperand::MOStore' data-ref="llvm::MachineMemOperand::MOStore" data-ref-filename="llvm..MachineMemOperand..MOStore">MOStore</a>,</td></tr>
<tr><th id="1124">1124</th><td>      <a class="local col7 ref" href="#227MFI" title='MFI' data-ref="227MFI" data-ref-filename="227MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo13getObjectSizeEi" title='llvm::MachineFrameInfo::getObjectSize' data-ref="_ZNK4llvm16MachineFrameInfo13getObjectSizeEi" data-ref-filename="_ZNK4llvm16MachineFrameInfo13getObjectSizeEi">getObjectSize</a>(<a class="local col3 ref" href="#223FI" title='FI' data-ref="223FI" data-ref-filename="223FI">FI</a>), <a class="ref fn fake" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1ERKS0_" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1ERKS0_" data-ref-filename="_ZN4llvm5AlignC1ERKS0_"></a><a class="local col8 ref" href="#228Alignment" title='Alignment' data-ref="228Alignment" data-ref-filename="228Alignment">Alignment</a>);</td></tr>
<tr><th id="1125">1125</th><td></td></tr>
<tr><th id="1126">1126</th><td>  <b>switch</b> (<a class="local col5 ref" href="#225TRI" title='TRI' data-ref="225TRI" data-ref-filename="225TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getSpillSize' data-ref="_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE">getSpillSize</a>(*<a class="local col4 ref" href="#224RC" title='RC' data-ref="224RC" data-ref-filename="224RC">RC</a>)) {</td></tr>
<tr><th id="1127">1127</th><td>    <b>case</b> <var>2</var>:</td></tr>
<tr><th id="1128">1128</th><td>      <b>if</b> (<span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::HPRRegClass" title='llvm::ARM::HPRRegClass' data-ref="llvm::ARM::HPRRegClass" data-ref-filename="llvm..ARM..HPRRegClass">HPRRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col4 ref" href="#224RC" title='RC' data-ref="224RC" data-ref-filename="224RC">RC</a>)) {</td></tr>
<tr><th id="1129">1129</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col9 ref" href="#219MBB" title='MBB' data-ref="219MBB" data-ref-filename="219MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#220I" title='I' data-ref="220I" data-ref-filename="220I">I</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VSTRH" title='llvm::ARM::VSTRH' data-ref="llvm::ARM::VSTRH" data-ref-filename="llvm..ARM..VSTRH">VSTRH</a>))</td></tr>
<tr><th id="1130">1130</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#221SrcReg" title='SrcReg' data-ref="221SrcReg" data-ref-filename="221SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col2 ref" href="#222isKill" title='isKill' data-ref="222isKill" data-ref-filename="222isKill">isKill</a>))</td></tr>
<tr><th id="1131">1131</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col3 ref" href="#223FI" title='FI' data-ref="223FI" data-ref-filename="223FI">FI</a>)</td></tr>
<tr><th id="1132">1132</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="1133">1133</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col9 ref" href="#229MMO" title='MMO' data-ref="229MMO" data-ref-filename="229MMO">MMO</a>)</td></tr>
<tr><th id="1134">1134</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1135">1135</th><td>      } <b>else</b></td></tr>
<tr><th id="1136">1136</th><td>        <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown reg class!"</q>);</td></tr>
<tr><th id="1137">1137</th><td>      <b>break</b>;</td></tr>
<tr><th id="1138">1138</th><td>    <b>case</b> <var>4</var>:</td></tr>
<tr><th id="1139">1139</th><td>      <b>if</b> (<span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::GPRRegClass" title='llvm::ARM::GPRRegClass' data-ref="llvm::ARM::GPRRegClass" data-ref-filename="llvm..ARM..GPRRegClass">GPRRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col4 ref" href="#224RC" title='RC' data-ref="224RC" data-ref-filename="224RC">RC</a>)) {</td></tr>
<tr><th id="1140">1140</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col9 ref" href="#219MBB" title='MBB' data-ref="219MBB" data-ref-filename="219MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#220I" title='I' data-ref="220I" data-ref-filename="220I">I</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::STRi12" title='llvm::ARM::STRi12' data-ref="llvm::ARM::STRi12" data-ref-filename="llvm..ARM..STRi12">STRi12</a>))</td></tr>
<tr><th id="1141">1141</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#221SrcReg" title='SrcReg' data-ref="221SrcReg" data-ref-filename="221SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col2 ref" href="#222isKill" title='isKill' data-ref="222isKill" data-ref-filename="222isKill">isKill</a>))</td></tr>
<tr><th id="1142">1142</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col3 ref" href="#223FI" title='FI' data-ref="223FI" data-ref-filename="223FI">FI</a>)</td></tr>
<tr><th id="1143">1143</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="1144">1144</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col9 ref" href="#229MMO" title='MMO' data-ref="229MMO" data-ref-filename="229MMO">MMO</a>)</td></tr>
<tr><th id="1145">1145</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1146">1146</th><td>      } <b>else</b> <b>if</b> (<span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::SPRRegClass" title='llvm::ARM::SPRRegClass' data-ref="llvm::ARM::SPRRegClass" data-ref-filename="llvm..ARM..SPRRegClass">SPRRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col4 ref" href="#224RC" title='RC' data-ref="224RC" data-ref-filename="224RC">RC</a>)) {</td></tr>
<tr><th id="1147">1147</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col9 ref" href="#219MBB" title='MBB' data-ref="219MBB" data-ref-filename="219MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#220I" title='I' data-ref="220I" data-ref-filename="220I">I</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VSTRS" title='llvm::ARM::VSTRS' data-ref="llvm::ARM::VSTRS" data-ref-filename="llvm..ARM..VSTRS">VSTRS</a>))</td></tr>
<tr><th id="1148">1148</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#221SrcReg" title='SrcReg' data-ref="221SrcReg" data-ref-filename="221SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col2 ref" href="#222isKill" title='isKill' data-ref="222isKill" data-ref-filename="222isKill">isKill</a>))</td></tr>
<tr><th id="1149">1149</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col3 ref" href="#223FI" title='FI' data-ref="223FI" data-ref-filename="223FI">FI</a>)</td></tr>
<tr><th id="1150">1150</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="1151">1151</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col9 ref" href="#229MMO" title='MMO' data-ref="229MMO" data-ref-filename="229MMO">MMO</a>)</td></tr>
<tr><th id="1152">1152</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1153">1153</th><td>      } <b>else</b> <b>if</b> (<span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::VCCRRegClass" title='llvm::ARM::VCCRRegClass' data-ref="llvm::ARM::VCCRRegClass" data-ref-filename="llvm..ARM..VCCRRegClass">VCCRRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col4 ref" href="#224RC" title='RC' data-ref="224RC" data-ref-filename="224RC">RC</a>)) {</td></tr>
<tr><th id="1154">1154</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col9 ref" href="#219MBB" title='MBB' data-ref="219MBB" data-ref-filename="219MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#220I" title='I' data-ref="220I" data-ref-filename="220I">I</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VSTR_P0_off" title='llvm::ARM::VSTR_P0_off' data-ref="llvm::ARM::VSTR_P0_off" data-ref-filename="llvm..ARM..VSTR_P0_off">VSTR_P0_off</a>))</td></tr>
<tr><th id="1155">1155</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#221SrcReg" title='SrcReg' data-ref="221SrcReg" data-ref-filename="221SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col2 ref" href="#222isKill" title='isKill' data-ref="222isKill" data-ref-filename="222isKill">isKill</a>))</td></tr>
<tr><th id="1156">1156</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col3 ref" href="#223FI" title='FI' data-ref="223FI" data-ref-filename="223FI">FI</a>)</td></tr>
<tr><th id="1157">1157</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="1158">1158</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col9 ref" href="#229MMO" title='MMO' data-ref="229MMO" data-ref-filename="229MMO">MMO</a>)</td></tr>
<tr><th id="1159">1159</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1160">1160</th><td>      } <b>else</b></td></tr>
<tr><th id="1161">1161</th><td>        <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown reg class!"</q>);</td></tr>
<tr><th id="1162">1162</th><td>      <b>break</b>;</td></tr>
<tr><th id="1163">1163</th><td>    <b>case</b> <var>8</var>:</td></tr>
<tr><th id="1164">1164</th><td>      <b>if</b> (<span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::DPRRegClass" title='llvm::ARM::DPRRegClass' data-ref="llvm::ARM::DPRRegClass" data-ref-filename="llvm..ARM..DPRRegClass">DPRRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col4 ref" href="#224RC" title='RC' data-ref="224RC" data-ref-filename="224RC">RC</a>)) {</td></tr>
<tr><th id="1165">1165</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col9 ref" href="#219MBB" title='MBB' data-ref="219MBB" data-ref-filename="219MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#220I" title='I' data-ref="220I" data-ref-filename="220I">I</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VSTRD" title='llvm::ARM::VSTRD' data-ref="llvm::ARM::VSTRD" data-ref-filename="llvm..ARM..VSTRD">VSTRD</a>))</td></tr>
<tr><th id="1166">1166</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#221SrcReg" title='SrcReg' data-ref="221SrcReg" data-ref-filename="221SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col2 ref" href="#222isKill" title='isKill' data-ref="222isKill" data-ref-filename="222isKill">isKill</a>))</td></tr>
<tr><th id="1167">1167</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col3 ref" href="#223FI" title='FI' data-ref="223FI" data-ref-filename="223FI">FI</a>)</td></tr>
<tr><th id="1168">1168</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="1169">1169</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col9 ref" href="#229MMO" title='MMO' data-ref="229MMO" data-ref-filename="229MMO">MMO</a>)</td></tr>
<tr><th id="1170">1170</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1171">1171</th><td>      } <b>else</b> <b>if</b> (<span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::GPRPairRegClass" title='llvm::ARM::GPRPairRegClass' data-ref="llvm::ARM::GPRPairRegClass" data-ref-filename="llvm..ARM..GPRPairRegClass">GPRPairRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col4 ref" href="#224RC" title='RC' data-ref="224RC" data-ref-filename="224RC">RC</a>)) {</td></tr>
<tr><th id="1172">1172</th><td>        <b>if</b> (<a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget10hasV5TEOpsEv" title='llvm::ARMSubtarget::hasV5TEOps' data-ref="_ZNK4llvm12ARMSubtarget10hasV5TEOpsEv" data-ref-filename="_ZNK4llvm12ARMSubtarget10hasV5TEOpsEv">hasV5TEOps</a>()) {</td></tr>
<tr><th id="1173">1173</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col0 decl" id="230MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="230MIB" data-ref-filename="230MIB">MIB</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col9 ref" href="#219MBB" title='MBB' data-ref="219MBB" data-ref-filename="219MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#220I" title='I' data-ref="220I" data-ref-filename="220I">I</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::STRD" title='llvm::ARM::STRD' data-ref="llvm::ARM::STRD" data-ref-filename="llvm..ARM..STRD">STRD</a>));</td></tr>
<tr><th id="1174">1174</th><td>          <a class="member fn" href="#_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" title='llvm::ARMBaseInstrInfo::AddDReg' data-ref="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE">AddDReg</a>(<span class='refarg'><a class="local col0 ref" href="#230MIB" title='MIB' data-ref="230MIB" data-ref-filename="230MIB">MIB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col1 ref" href="#221SrcReg" title='SrcReg' data-ref="221SrcReg" data-ref-filename="221SrcReg">SrcReg</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::gsub_0" title='llvm::ARM::gsub_0' data-ref="llvm::ARM::gsub_0" data-ref-filename="llvm..ARM..gsub_0">gsub_0</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col2 ref" href="#222isKill" title='isKill' data-ref="222isKill" data-ref-filename="222isKill">isKill</a>), <a class="local col5 ref" href="#225TRI" title='TRI' data-ref="225TRI" data-ref-filename="225TRI">TRI</a>);</td></tr>
<tr><th id="1175">1175</th><td>          <a class="member fn" href="#_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" title='llvm::ARMBaseInstrInfo::AddDReg' data-ref="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE">AddDReg</a>(<span class='refarg'><a class="local col0 ref" href="#230MIB" title='MIB' data-ref="230MIB" data-ref-filename="230MIB">MIB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col1 ref" href="#221SrcReg" title='SrcReg' data-ref="221SrcReg" data-ref-filename="221SrcReg">SrcReg</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::gsub_1" title='llvm::ARM::gsub_1' data-ref="llvm::ARM::gsub_1" data-ref-filename="llvm..ARM..gsub_1">gsub_1</a>, <var>0</var>, <a class="local col5 ref" href="#225TRI" title='TRI' data-ref="225TRI" data-ref-filename="225TRI">TRI</a>);</td></tr>
<tr><th id="1176">1176</th><td>          <a class="local col0 ref" href="#230MIB" title='MIB' data-ref="230MIB" data-ref-filename="230MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col3 ref" href="#223FI" title='FI' data-ref="223FI" data-ref-filename="223FI">FI</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col9 ref" href="#229MMO" title='MMO' data-ref="229MMO" data-ref-filename="229MMO">MMO</a>)</td></tr>
<tr><th id="1177">1177</th><td>             .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1178">1178</th><td>        } <b>else</b> {</td></tr>
<tr><th id="1179">1179</th><td>          <i>// Fallback to STM instruction, which has existed since the dawn of</i></td></tr>
<tr><th id="1180">1180</th><td><i>          // time.</i></td></tr>
<tr><th id="1181">1181</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col1 decl" id="231MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="231MIB" data-ref-filename="231MIB">MIB</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col9 ref" href="#219MBB" title='MBB' data-ref="219MBB" data-ref-filename="219MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#220I" title='I' data-ref="220I" data-ref-filename="220I">I</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::STMIA" title='llvm::ARM::STMIA' data-ref="llvm::ARM::STMIA" data-ref-filename="llvm..ARM..STMIA">STMIA</a>))</td></tr>
<tr><th id="1182">1182</th><td>                                        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col3 ref" href="#223FI" title='FI' data-ref="223FI" data-ref-filename="223FI">FI</a>)</td></tr>
<tr><th id="1183">1183</th><td>                                        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col9 ref" href="#229MMO" title='MMO' data-ref="229MMO" data-ref-filename="229MMO">MMO</a>)</td></tr>
<tr><th id="1184">1184</th><td>                                        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1185">1185</th><td>          <a class="member fn" href="#_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" title='llvm::ARMBaseInstrInfo::AddDReg' data-ref="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE">AddDReg</a>(<span class='refarg'><a class="local col1 ref" href="#231MIB" title='MIB' data-ref="231MIB" data-ref-filename="231MIB">MIB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col1 ref" href="#221SrcReg" title='SrcReg' data-ref="221SrcReg" data-ref-filename="221SrcReg">SrcReg</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::gsub_0" title='llvm::ARM::gsub_0' data-ref="llvm::ARM::gsub_0" data-ref-filename="llvm..ARM..gsub_0">gsub_0</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col2 ref" href="#222isKill" title='isKill' data-ref="222isKill" data-ref-filename="222isKill">isKill</a>), <a class="local col5 ref" href="#225TRI" title='TRI' data-ref="225TRI" data-ref-filename="225TRI">TRI</a>);</td></tr>
<tr><th id="1186">1186</th><td>          <a class="member fn" href="#_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" title='llvm::ARMBaseInstrInfo::AddDReg' data-ref="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE">AddDReg</a>(<span class='refarg'><a class="local col1 ref" href="#231MIB" title='MIB' data-ref="231MIB" data-ref-filename="231MIB">MIB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col1 ref" href="#221SrcReg" title='SrcReg' data-ref="221SrcReg" data-ref-filename="221SrcReg">SrcReg</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::gsub_1" title='llvm::ARM::gsub_1' data-ref="llvm::ARM::gsub_1" data-ref-filename="llvm..ARM..gsub_1">gsub_1</a>, <var>0</var>, <a class="local col5 ref" href="#225TRI" title='TRI' data-ref="225TRI" data-ref-filename="225TRI">TRI</a>);</td></tr>
<tr><th id="1187">1187</th><td>        }</td></tr>
<tr><th id="1188">1188</th><td>      } <b>else</b></td></tr>
<tr><th id="1189">1189</th><td>        <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown reg class!"</q>);</td></tr>
<tr><th id="1190">1190</th><td>      <b>break</b>;</td></tr>
<tr><th id="1191">1191</th><td>    <b>case</b> <var>16</var>:</td></tr>
<tr><th id="1192">1192</th><td>      <b>if</b> (<span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::DPairRegClass" title='llvm::ARM::DPairRegClass' data-ref="llvm::ARM::DPairRegClass" data-ref-filename="llvm..ARM..DPairRegClass">DPairRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col4 ref" href="#224RC" title='RC' data-ref="224RC" data-ref-filename="224RC">RC</a>) &amp;&amp; <a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7hasNEONEv" title='llvm::ARMSubtarget::hasNEON' data-ref="_ZNK4llvm12ARMSubtarget7hasNEONEv" data-ref-filename="_ZNK4llvm12ARMSubtarget7hasNEONEv">hasNEON</a>()) {</td></tr>
<tr><th id="1193">1193</th><td>        <i>// Use aligned spills if the stack can be realigned.</i></td></tr>
<tr><th id="1194">1194</th><td>        <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1ERKS0_" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1ERKS0_" data-ref-filename="_ZN4llvm5AlignC1ERKS0_"></a><a class="local col8 ref" href="#228Alignment" title='Alignment' data-ref="228Alignment" data-ref-filename="228Alignment">Alignment</a> <a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvmgeENS_5AlignEm" title='llvm::operator&gt;=' data-ref="_ZN4llvmgeENS_5AlignEm" data-ref-filename="_ZN4llvmgeENS_5AlignEm">&gt;=</a> <var>16</var> &amp;&amp; <a class="virtual member fn" href="ARMBaseInstrInfo.h.html#_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv" title='llvm::ARMBaseInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv">getRegisterInfo</a>().<a class="virtual ref fn" href="ARMBaseRegisterInfo.h.html#_ZNK4llvm19ARMBaseRegisterInfo15canRealignStackERKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::canRealignStack' data-ref="_ZNK4llvm19ARMBaseRegisterInfo15canRealignStackERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm19ARMBaseRegisterInfo15canRealignStackERKNS_15MachineFunctionE">canRealignStack</a>(<a class="local col6 ref" href="#226MF" title='MF' data-ref="226MF" data-ref-filename="226MF">MF</a>)) {</td></tr>
<tr><th id="1195">1195</th><td>          <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col9 ref" href="#219MBB" title='MBB' data-ref="219MBB" data-ref-filename="219MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#220I" title='I' data-ref="220I" data-ref-filename="220I">I</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1q64" title='llvm::ARM::VST1q64' data-ref="llvm::ARM::VST1q64" data-ref-filename="llvm..ARM..VST1q64">VST1q64</a>))</td></tr>
<tr><th id="1196">1196</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col3 ref" href="#223FI" title='FI' data-ref="223FI" data-ref-filename="223FI">FI</a>)</td></tr>
<tr><th id="1197">1197</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>16</var>)</td></tr>
<tr><th id="1198">1198</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#221SrcReg" title='SrcReg' data-ref="221SrcReg" data-ref-filename="221SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col2 ref" href="#222isKill" title='isKill' data-ref="222isKill" data-ref-filename="222isKill">isKill</a>))</td></tr>
<tr><th id="1199">1199</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col9 ref" href="#229MMO" title='MMO' data-ref="229MMO" data-ref-filename="229MMO">MMO</a>)</td></tr>
<tr><th id="1200">1200</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1201">1201</th><td>        } <b>else</b> {</td></tr>
<tr><th id="1202">1202</th><td>          <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col9 ref" href="#219MBB" title='MBB' data-ref="219MBB" data-ref-filename="219MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#220I" title='I' data-ref="220I" data-ref-filename="220I">I</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VSTMQIA" title='llvm::ARM::VSTMQIA' data-ref="llvm::ARM::VSTMQIA" data-ref-filename="llvm..ARM..VSTMQIA">VSTMQIA</a>))</td></tr>
<tr><th id="1203">1203</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#221SrcReg" title='SrcReg' data-ref="221SrcReg" data-ref-filename="221SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col2 ref" href="#222isKill" title='isKill' data-ref="222isKill" data-ref-filename="222isKill">isKill</a>))</td></tr>
<tr><th id="1204">1204</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col3 ref" href="#223FI" title='FI' data-ref="223FI" data-ref-filename="223FI">FI</a>)</td></tr>
<tr><th id="1205">1205</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col9 ref" href="#229MMO" title='MMO' data-ref="229MMO" data-ref-filename="229MMO">MMO</a>)</td></tr>
<tr><th id="1206">1206</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1207">1207</th><td>        }</td></tr>
<tr><th id="1208">1208</th><td>      } <b>else</b> <b>if</b> (<span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::QPRRegClass" title='llvm::ARM::QPRRegClass' data-ref="llvm::ARM::QPRRegClass" data-ref-filename="llvm..ARM..QPRRegClass">QPRRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col4 ref" href="#224RC" title='RC' data-ref="224RC" data-ref-filename="224RC">RC</a>) &amp;&amp;</td></tr>
<tr><th id="1209">1209</th><td>                 <a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget16hasMVEIntegerOpsEv" title='llvm::ARMSubtarget::hasMVEIntegerOps' data-ref="_ZNK4llvm12ARMSubtarget16hasMVEIntegerOpsEv" data-ref-filename="_ZNK4llvm12ARMSubtarget16hasMVEIntegerOpsEv">hasMVEIntegerOps</a>()) {</td></tr>
<tr><th id="1210">1210</th><td>        <em>auto</em> <dfn class="local col2 decl" id="232MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="232MIB" data-ref-filename="232MIB">MIB</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col9 ref" href="#219MBB" title='MBB' data-ref="219MBB" data-ref-filename="219MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#220I" title='I' data-ref="220I" data-ref-filename="220I">I</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VSTRWU32" title='llvm::ARM::MVE_VSTRWU32' data-ref="llvm::ARM::MVE_VSTRWU32" data-ref-filename="llvm..ARM..MVE_VSTRWU32">MVE_VSTRWU32</a>));</td></tr>
<tr><th id="1211">1211</th><td>        <a class="local col2 ref" href="#232MIB" title='MIB' data-ref="232MIB" data-ref-filename="232MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#221SrcReg" title='SrcReg' data-ref="221SrcReg" data-ref-filename="221SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col2 ref" href="#222isKill" title='isKill' data-ref="222isKill" data-ref-filename="222isKill">isKill</a>))</td></tr>
<tr><th id="1212">1212</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col3 ref" href="#223FI" title='FI' data-ref="223FI" data-ref-filename="223FI">FI</a>)</td></tr>
<tr><th id="1213">1213</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="1214">1214</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col9 ref" href="#229MMO" title='MMO' data-ref="229MMO" data-ref-filename="229MMO">MMO</a>);</td></tr>
<tr><th id="1215">1215</th><td>        <a class="ref fn" href="#_ZN4llvm26addUnpredicatedMveVpredNOpERNS_19MachineInstrBuilderE" title='llvm::addUnpredicatedMveVpredNOp' data-ref="_ZN4llvm26addUnpredicatedMveVpredNOpERNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm26addUnpredicatedMveVpredNOpERNS_19MachineInstrBuilderE">addUnpredicatedMveVpredNOp</a>(<span class='refarg'><a class="local col2 ref" href="#232MIB" title='MIB' data-ref="232MIB" data-ref-filename="232MIB">MIB</a></span>);</td></tr>
<tr><th id="1216">1216</th><td>      } <b>else</b></td></tr>
<tr><th id="1217">1217</th><td>        <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown reg class!"</q>);</td></tr>
<tr><th id="1218">1218</th><td>      <b>break</b>;</td></tr>
<tr><th id="1219">1219</th><td>    <b>case</b> <var>24</var>:</td></tr>
<tr><th id="1220">1220</th><td>      <b>if</b> (<span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::DTripleRegClass" title='llvm::ARM::DTripleRegClass' data-ref="llvm::ARM::DTripleRegClass" data-ref-filename="llvm..ARM..DTripleRegClass">DTripleRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col4 ref" href="#224RC" title='RC' data-ref="224RC" data-ref-filename="224RC">RC</a>)) {</td></tr>
<tr><th id="1221">1221</th><td>        <i>// Use aligned spills if the stack can be realigned.</i></td></tr>
<tr><th id="1222">1222</th><td>        <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1ERKS0_" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1ERKS0_" data-ref-filename="_ZN4llvm5AlignC1ERKS0_"></a><a class="local col8 ref" href="#228Alignment" title='Alignment' data-ref="228Alignment" data-ref-filename="228Alignment">Alignment</a> <a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvmgeENS_5AlignEm" title='llvm::operator&gt;=' data-ref="_ZN4llvmgeENS_5AlignEm" data-ref-filename="_ZN4llvmgeENS_5AlignEm">&gt;=</a> <var>16</var> &amp;&amp; <a class="virtual member fn" href="ARMBaseInstrInfo.h.html#_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv" title='llvm::ARMBaseInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv">getRegisterInfo</a>().<a class="virtual ref fn" href="ARMBaseRegisterInfo.h.html#_ZNK4llvm19ARMBaseRegisterInfo15canRealignStackERKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::canRealignStack' data-ref="_ZNK4llvm19ARMBaseRegisterInfo15canRealignStackERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm19ARMBaseRegisterInfo15canRealignStackERKNS_15MachineFunctionE">canRealignStack</a>(<a class="local col6 ref" href="#226MF" title='MF' data-ref="226MF" data-ref-filename="226MF">MF</a>) &amp;&amp;</td></tr>
<tr><th id="1223">1223</th><td>            <a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7hasNEONEv" title='llvm::ARMSubtarget::hasNEON' data-ref="_ZNK4llvm12ARMSubtarget7hasNEONEv" data-ref-filename="_ZNK4llvm12ARMSubtarget7hasNEONEv">hasNEON</a>()) {</td></tr>
<tr><th id="1224">1224</th><td>          <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col9 ref" href="#219MBB" title='MBB' data-ref="219MBB" data-ref-filename="219MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#220I" title='I' data-ref="220I" data-ref-filename="220I">I</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1d64TPseudo" title='llvm::ARM::VST1d64TPseudo' data-ref="llvm::ARM::VST1d64TPseudo" data-ref-filename="llvm..ARM..VST1d64TPseudo">VST1d64TPseudo</a>))</td></tr>
<tr><th id="1225">1225</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col3 ref" href="#223FI" title='FI' data-ref="223FI" data-ref-filename="223FI">FI</a>)</td></tr>
<tr><th id="1226">1226</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>16</var>)</td></tr>
<tr><th id="1227">1227</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#221SrcReg" title='SrcReg' data-ref="221SrcReg" data-ref-filename="221SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col2 ref" href="#222isKill" title='isKill' data-ref="222isKill" data-ref-filename="222isKill">isKill</a>))</td></tr>
<tr><th id="1228">1228</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col9 ref" href="#229MMO" title='MMO' data-ref="229MMO" data-ref-filename="229MMO">MMO</a>)</td></tr>
<tr><th id="1229">1229</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1230">1230</th><td>        } <b>else</b> {</td></tr>
<tr><th id="1231">1231</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col3 decl" id="233MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="233MIB" data-ref-filename="233MIB">MIB</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col9 ref" href="#219MBB" title='MBB' data-ref="219MBB" data-ref-filename="219MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#220I" title='I' data-ref="220I" data-ref-filename="220I">I</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>),</td></tr>
<tr><th id="1232">1232</th><td>                                            <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VSTMDIA" title='llvm::ARM::VSTMDIA' data-ref="llvm::ARM::VSTMDIA" data-ref-filename="llvm..ARM..VSTMDIA">VSTMDIA</a>))</td></tr>
<tr><th id="1233">1233</th><td>                                        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col3 ref" href="#223FI" title='FI' data-ref="223FI" data-ref-filename="223FI">FI</a>)</td></tr>
<tr><th id="1234">1234</th><td>                                        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>))</td></tr>
<tr><th id="1235">1235</th><td>                                        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col9 ref" href="#229MMO" title='MMO' data-ref="229MMO" data-ref-filename="229MMO">MMO</a>);</td></tr>
<tr><th id="1236">1236</th><td>          <a class="local col3 ref" href="#233MIB" title='MIB' data-ref="233MIB" data-ref-filename="233MIB">MIB</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="member fn" href="#_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" title='llvm::ARMBaseInstrInfo::AddDReg' data-ref="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE">AddDReg</a>(<span class='refarg'><a class="local col3 ref" href="#233MIB" title='MIB' data-ref="233MIB" data-ref-filename="233MIB">MIB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col1 ref" href="#221SrcReg" title='SrcReg' data-ref="221SrcReg" data-ref-filename="221SrcReg">SrcReg</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::dsub_0" title='llvm::ARM::dsub_0' data-ref="llvm::ARM::dsub_0" data-ref-filename="llvm..ARM..dsub_0">dsub_0</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col2 ref" href="#222isKill" title='isKill' data-ref="222isKill" data-ref-filename="222isKill">isKill</a>), <a class="local col5 ref" href="#225TRI" title='TRI' data-ref="225TRI" data-ref-filename="225TRI">TRI</a>);</td></tr>
<tr><th id="1237">1237</th><td>          <a class="local col3 ref" href="#233MIB" title='MIB' data-ref="233MIB" data-ref-filename="233MIB">MIB</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="member fn" href="#_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" title='llvm::ARMBaseInstrInfo::AddDReg' data-ref="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE">AddDReg</a>(<span class='refarg'><a class="local col3 ref" href="#233MIB" title='MIB' data-ref="233MIB" data-ref-filename="233MIB">MIB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col1 ref" href="#221SrcReg" title='SrcReg' data-ref="221SrcReg" data-ref-filename="221SrcReg">SrcReg</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::dsub_1" title='llvm::ARM::dsub_1' data-ref="llvm::ARM::dsub_1" data-ref-filename="llvm..ARM..dsub_1">dsub_1</a>, <var>0</var>, <a class="local col5 ref" href="#225TRI" title='TRI' data-ref="225TRI" data-ref-filename="225TRI">TRI</a>);</td></tr>
<tr><th id="1238">1238</th><td>          <a class="member fn" href="#_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" title='llvm::ARMBaseInstrInfo::AddDReg' data-ref="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE">AddDReg</a>(<span class='refarg'><a class="local col3 ref" href="#233MIB" title='MIB' data-ref="233MIB" data-ref-filename="233MIB">MIB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col1 ref" href="#221SrcReg" title='SrcReg' data-ref="221SrcReg" data-ref-filename="221SrcReg">SrcReg</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::dsub_2" title='llvm::ARM::dsub_2' data-ref="llvm::ARM::dsub_2" data-ref-filename="llvm..ARM..dsub_2">dsub_2</a>, <var>0</var>, <a class="local col5 ref" href="#225TRI" title='TRI' data-ref="225TRI" data-ref-filename="225TRI">TRI</a>);</td></tr>
<tr><th id="1239">1239</th><td>        }</td></tr>
<tr><th id="1240">1240</th><td>      } <b>else</b></td></tr>
<tr><th id="1241">1241</th><td>        <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown reg class!"</q>);</td></tr>
<tr><th id="1242">1242</th><td>      <b>break</b>;</td></tr>
<tr><th id="1243">1243</th><td>    <b>case</b> <var>32</var>:</td></tr>
<tr><th id="1244">1244</th><td>      <b>if</b> (<span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::QQPRRegClass" title='llvm::ARM::QQPRRegClass' data-ref="llvm::ARM::QQPRRegClass" data-ref-filename="llvm..ARM..QQPRRegClass">QQPRRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col4 ref" href="#224RC" title='RC' data-ref="224RC" data-ref-filename="224RC">RC</a>) || <span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::DQuadRegClass" title='llvm::ARM::DQuadRegClass' data-ref="llvm::ARM::DQuadRegClass" data-ref-filename="llvm..ARM..DQuadRegClass">DQuadRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col4 ref" href="#224RC" title='RC' data-ref="224RC" data-ref-filename="224RC">RC</a>)) {</td></tr>
<tr><th id="1245">1245</th><td>        <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1ERKS0_" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1ERKS0_" data-ref-filename="_ZN4llvm5AlignC1ERKS0_"></a><a class="local col8 ref" href="#228Alignment" title='Alignment' data-ref="228Alignment" data-ref-filename="228Alignment">Alignment</a> <a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvmgeENS_5AlignEm" title='llvm::operator&gt;=' data-ref="_ZN4llvmgeENS_5AlignEm" data-ref-filename="_ZN4llvmgeENS_5AlignEm">&gt;=</a> <var>16</var> &amp;&amp; <a class="virtual member fn" href="ARMBaseInstrInfo.h.html#_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv" title='llvm::ARMBaseInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv">getRegisterInfo</a>().<a class="virtual ref fn" href="ARMBaseRegisterInfo.h.html#_ZNK4llvm19ARMBaseRegisterInfo15canRealignStackERKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::canRealignStack' data-ref="_ZNK4llvm19ARMBaseRegisterInfo15canRealignStackERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm19ARMBaseRegisterInfo15canRealignStackERKNS_15MachineFunctionE">canRealignStack</a>(<a class="local col6 ref" href="#226MF" title='MF' data-ref="226MF" data-ref-filename="226MF">MF</a>) &amp;&amp;</td></tr>
<tr><th id="1246">1246</th><td>            <a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7hasNEONEv" title='llvm::ARMSubtarget::hasNEON' data-ref="_ZNK4llvm12ARMSubtarget7hasNEONEv" data-ref-filename="_ZNK4llvm12ARMSubtarget7hasNEONEv">hasNEON</a>()) {</td></tr>
<tr><th id="1247">1247</th><td>          <i>// FIXME: It's possible to only store part of the QQ register if the</i></td></tr>
<tr><th id="1248">1248</th><td><i>          // spilled def has a sub-register index.</i></td></tr>
<tr><th id="1249">1249</th><td>          <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col9 ref" href="#219MBB" title='MBB' data-ref="219MBB" data-ref-filename="219MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#220I" title='I' data-ref="220I" data-ref-filename="220I">I</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1d64QPseudo" title='llvm::ARM::VST1d64QPseudo' data-ref="llvm::ARM::VST1d64QPseudo" data-ref-filename="llvm..ARM..VST1d64QPseudo">VST1d64QPseudo</a>))</td></tr>
<tr><th id="1250">1250</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col3 ref" href="#223FI" title='FI' data-ref="223FI" data-ref-filename="223FI">FI</a>)</td></tr>
<tr><th id="1251">1251</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>16</var>)</td></tr>
<tr><th id="1252">1252</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#221SrcReg" title='SrcReg' data-ref="221SrcReg" data-ref-filename="221SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col2 ref" href="#222isKill" title='isKill' data-ref="222isKill" data-ref-filename="222isKill">isKill</a>))</td></tr>
<tr><th id="1253">1253</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col9 ref" href="#229MMO" title='MMO' data-ref="229MMO" data-ref-filename="229MMO">MMO</a>)</td></tr>
<tr><th id="1254">1254</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1255">1255</th><td>        } <b>else</b> {</td></tr>
<tr><th id="1256">1256</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col4 decl" id="234MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="234MIB" data-ref-filename="234MIB">MIB</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col9 ref" href="#219MBB" title='MBB' data-ref="219MBB" data-ref-filename="219MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#220I" title='I' data-ref="220I" data-ref-filename="220I">I</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>),</td></tr>
<tr><th id="1257">1257</th><td>                                            <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VSTMDIA" title='llvm::ARM::VSTMDIA' data-ref="llvm::ARM::VSTMDIA" data-ref-filename="llvm..ARM..VSTMDIA">VSTMDIA</a>))</td></tr>
<tr><th id="1258">1258</th><td>                                        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col3 ref" href="#223FI" title='FI' data-ref="223FI" data-ref-filename="223FI">FI</a>)</td></tr>
<tr><th id="1259">1259</th><td>                                        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>))</td></tr>
<tr><th id="1260">1260</th><td>                                        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col9 ref" href="#229MMO" title='MMO' data-ref="229MMO" data-ref-filename="229MMO">MMO</a>);</td></tr>
<tr><th id="1261">1261</th><td>          <a class="local col4 ref" href="#234MIB" title='MIB' data-ref="234MIB" data-ref-filename="234MIB">MIB</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="member fn" href="#_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" title='llvm::ARMBaseInstrInfo::AddDReg' data-ref="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE">AddDReg</a>(<span class='refarg'><a class="local col4 ref" href="#234MIB" title='MIB' data-ref="234MIB" data-ref-filename="234MIB">MIB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col1 ref" href="#221SrcReg" title='SrcReg' data-ref="221SrcReg" data-ref-filename="221SrcReg">SrcReg</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::dsub_0" title='llvm::ARM::dsub_0' data-ref="llvm::ARM::dsub_0" data-ref-filename="llvm..ARM..dsub_0">dsub_0</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col2 ref" href="#222isKill" title='isKill' data-ref="222isKill" data-ref-filename="222isKill">isKill</a>), <a class="local col5 ref" href="#225TRI" title='TRI' data-ref="225TRI" data-ref-filename="225TRI">TRI</a>);</td></tr>
<tr><th id="1262">1262</th><td>          <a class="local col4 ref" href="#234MIB" title='MIB' data-ref="234MIB" data-ref-filename="234MIB">MIB</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="member fn" href="#_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" title='llvm::ARMBaseInstrInfo::AddDReg' data-ref="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE">AddDReg</a>(<span class='refarg'><a class="local col4 ref" href="#234MIB" title='MIB' data-ref="234MIB" data-ref-filename="234MIB">MIB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col1 ref" href="#221SrcReg" title='SrcReg' data-ref="221SrcReg" data-ref-filename="221SrcReg">SrcReg</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::dsub_1" title='llvm::ARM::dsub_1' data-ref="llvm::ARM::dsub_1" data-ref-filename="llvm..ARM..dsub_1">dsub_1</a>, <var>0</var>, <a class="local col5 ref" href="#225TRI" title='TRI' data-ref="225TRI" data-ref-filename="225TRI">TRI</a>);</td></tr>
<tr><th id="1263">1263</th><td>          <a class="local col4 ref" href="#234MIB" title='MIB' data-ref="234MIB" data-ref-filename="234MIB">MIB</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="member fn" href="#_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" title='llvm::ARMBaseInstrInfo::AddDReg' data-ref="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE">AddDReg</a>(<span class='refarg'><a class="local col4 ref" href="#234MIB" title='MIB' data-ref="234MIB" data-ref-filename="234MIB">MIB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col1 ref" href="#221SrcReg" title='SrcReg' data-ref="221SrcReg" data-ref-filename="221SrcReg">SrcReg</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::dsub_2" title='llvm::ARM::dsub_2' data-ref="llvm::ARM::dsub_2" data-ref-filename="llvm..ARM..dsub_2">dsub_2</a>, <var>0</var>, <a class="local col5 ref" href="#225TRI" title='TRI' data-ref="225TRI" data-ref-filename="225TRI">TRI</a>);</td></tr>
<tr><th id="1264">1264</th><td>                <a class="member fn" href="#_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" title='llvm::ARMBaseInstrInfo::AddDReg' data-ref="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE">AddDReg</a>(<span class='refarg'><a class="local col4 ref" href="#234MIB" title='MIB' data-ref="234MIB" data-ref-filename="234MIB">MIB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col1 ref" href="#221SrcReg" title='SrcReg' data-ref="221SrcReg" data-ref-filename="221SrcReg">SrcReg</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::dsub_3" title='llvm::ARM::dsub_3' data-ref="llvm::ARM::dsub_3" data-ref-filename="llvm..ARM..dsub_3">dsub_3</a>, <var>0</var>, <a class="local col5 ref" href="#225TRI" title='TRI' data-ref="225TRI" data-ref-filename="225TRI">TRI</a>);</td></tr>
<tr><th id="1265">1265</th><td>        }</td></tr>
<tr><th id="1266">1266</th><td>      } <b>else</b></td></tr>
<tr><th id="1267">1267</th><td>        <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown reg class!"</q>);</td></tr>
<tr><th id="1268">1268</th><td>      <b>break</b>;</td></tr>
<tr><th id="1269">1269</th><td>    <b>case</b> <var>64</var>:</td></tr>
<tr><th id="1270">1270</th><td>      <b>if</b> (<span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::QQQQPRRegClass" title='llvm::ARM::QQQQPRRegClass' data-ref="llvm::ARM::QQQQPRRegClass" data-ref-filename="llvm..ARM..QQQQPRRegClass">QQQQPRRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col4 ref" href="#224RC" title='RC' data-ref="224RC" data-ref-filename="224RC">RC</a>)) {</td></tr>
<tr><th id="1271">1271</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col5 decl" id="235MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="235MIB" data-ref-filename="235MIB">MIB</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col9 ref" href="#219MBB" title='MBB' data-ref="219MBB" data-ref-filename="219MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#220I" title='I' data-ref="220I" data-ref-filename="220I">I</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VSTMDIA" title='llvm::ARM::VSTMDIA' data-ref="llvm::ARM::VSTMDIA" data-ref-filename="llvm..ARM..VSTMDIA">VSTMDIA</a>))</td></tr>
<tr><th id="1272">1272</th><td>                                      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col3 ref" href="#223FI" title='FI' data-ref="223FI" data-ref-filename="223FI">FI</a>)</td></tr>
<tr><th id="1273">1273</th><td>                                      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>))</td></tr>
<tr><th id="1274">1274</th><td>                                      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col9 ref" href="#229MMO" title='MMO' data-ref="229MMO" data-ref-filename="229MMO">MMO</a>);</td></tr>
<tr><th id="1275">1275</th><td>        <a class="local col5 ref" href="#235MIB" title='MIB' data-ref="235MIB" data-ref-filename="235MIB">MIB</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="member fn" href="#_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" title='llvm::ARMBaseInstrInfo::AddDReg' data-ref="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE">AddDReg</a>(<span class='refarg'><a class="local col5 ref" href="#235MIB" title='MIB' data-ref="235MIB" data-ref-filename="235MIB">MIB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col1 ref" href="#221SrcReg" title='SrcReg' data-ref="221SrcReg" data-ref-filename="221SrcReg">SrcReg</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::dsub_0" title='llvm::ARM::dsub_0' data-ref="llvm::ARM::dsub_0" data-ref-filename="llvm..ARM..dsub_0">dsub_0</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col2 ref" href="#222isKill" title='isKill' data-ref="222isKill" data-ref-filename="222isKill">isKill</a>), <a class="local col5 ref" href="#225TRI" title='TRI' data-ref="225TRI" data-ref-filename="225TRI">TRI</a>);</td></tr>
<tr><th id="1276">1276</th><td>        <a class="local col5 ref" href="#235MIB" title='MIB' data-ref="235MIB" data-ref-filename="235MIB">MIB</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="member fn" href="#_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" title='llvm::ARMBaseInstrInfo::AddDReg' data-ref="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE">AddDReg</a>(<span class='refarg'><a class="local col5 ref" href="#235MIB" title='MIB' data-ref="235MIB" data-ref-filename="235MIB">MIB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col1 ref" href="#221SrcReg" title='SrcReg' data-ref="221SrcReg" data-ref-filename="221SrcReg">SrcReg</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::dsub_1" title='llvm::ARM::dsub_1' data-ref="llvm::ARM::dsub_1" data-ref-filename="llvm..ARM..dsub_1">dsub_1</a>, <var>0</var>, <a class="local col5 ref" href="#225TRI" title='TRI' data-ref="225TRI" data-ref-filename="225TRI">TRI</a>);</td></tr>
<tr><th id="1277">1277</th><td>        <a class="local col5 ref" href="#235MIB" title='MIB' data-ref="235MIB" data-ref-filename="235MIB">MIB</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="member fn" href="#_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" title='llvm::ARMBaseInstrInfo::AddDReg' data-ref="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE">AddDReg</a>(<span class='refarg'><a class="local col5 ref" href="#235MIB" title='MIB' data-ref="235MIB" data-ref-filename="235MIB">MIB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col1 ref" href="#221SrcReg" title='SrcReg' data-ref="221SrcReg" data-ref-filename="221SrcReg">SrcReg</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::dsub_2" title='llvm::ARM::dsub_2' data-ref="llvm::ARM::dsub_2" data-ref-filename="llvm..ARM..dsub_2">dsub_2</a>, <var>0</var>, <a class="local col5 ref" href="#225TRI" title='TRI' data-ref="225TRI" data-ref-filename="225TRI">TRI</a>);</td></tr>
<tr><th id="1278">1278</th><td>        <a class="local col5 ref" href="#235MIB" title='MIB' data-ref="235MIB" data-ref-filename="235MIB">MIB</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="member fn" href="#_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" title='llvm::ARMBaseInstrInfo::AddDReg' data-ref="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE">AddDReg</a>(<span class='refarg'><a class="local col5 ref" href="#235MIB" title='MIB' data-ref="235MIB" data-ref-filename="235MIB">MIB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col1 ref" href="#221SrcReg" title='SrcReg' data-ref="221SrcReg" data-ref-filename="221SrcReg">SrcReg</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::dsub_3" title='llvm::ARM::dsub_3' data-ref="llvm::ARM::dsub_3" data-ref-filename="llvm..ARM..dsub_3">dsub_3</a>, <var>0</var>, <a class="local col5 ref" href="#225TRI" title='TRI' data-ref="225TRI" data-ref-filename="225TRI">TRI</a>);</td></tr>
<tr><th id="1279">1279</th><td>        <a class="local col5 ref" href="#235MIB" title='MIB' data-ref="235MIB" data-ref-filename="235MIB">MIB</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="member fn" href="#_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" title='llvm::ARMBaseInstrInfo::AddDReg' data-ref="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE">AddDReg</a>(<span class='refarg'><a class="local col5 ref" href="#235MIB" title='MIB' data-ref="235MIB" data-ref-filename="235MIB">MIB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col1 ref" href="#221SrcReg" title='SrcReg' data-ref="221SrcReg" data-ref-filename="221SrcReg">SrcReg</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::dsub_4" title='llvm::ARM::dsub_4' data-ref="llvm::ARM::dsub_4" data-ref-filename="llvm..ARM..dsub_4">dsub_4</a>, <var>0</var>, <a class="local col5 ref" href="#225TRI" title='TRI' data-ref="225TRI" data-ref-filename="225TRI">TRI</a>);</td></tr>
<tr><th id="1280">1280</th><td>        <a class="local col5 ref" href="#235MIB" title='MIB' data-ref="235MIB" data-ref-filename="235MIB">MIB</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="member fn" href="#_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" title='llvm::ARMBaseInstrInfo::AddDReg' data-ref="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE">AddDReg</a>(<span class='refarg'><a class="local col5 ref" href="#235MIB" title='MIB' data-ref="235MIB" data-ref-filename="235MIB">MIB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col1 ref" href="#221SrcReg" title='SrcReg' data-ref="221SrcReg" data-ref-filename="221SrcReg">SrcReg</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::dsub_5" title='llvm::ARM::dsub_5' data-ref="llvm::ARM::dsub_5" data-ref-filename="llvm..ARM..dsub_5">dsub_5</a>, <var>0</var>, <a class="local col5 ref" href="#225TRI" title='TRI' data-ref="225TRI" data-ref-filename="225TRI">TRI</a>);</td></tr>
<tr><th id="1281">1281</th><td>        <a class="local col5 ref" href="#235MIB" title='MIB' data-ref="235MIB" data-ref-filename="235MIB">MIB</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="member fn" href="#_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" title='llvm::ARMBaseInstrInfo::AddDReg' data-ref="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE">AddDReg</a>(<span class='refarg'><a class="local col5 ref" href="#235MIB" title='MIB' data-ref="235MIB" data-ref-filename="235MIB">MIB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col1 ref" href="#221SrcReg" title='SrcReg' data-ref="221SrcReg" data-ref-filename="221SrcReg">SrcReg</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::dsub_6" title='llvm::ARM::dsub_6' data-ref="llvm::ARM::dsub_6" data-ref-filename="llvm..ARM..dsub_6">dsub_6</a>, <var>0</var>, <a class="local col5 ref" href="#225TRI" title='TRI' data-ref="225TRI" data-ref-filename="225TRI">TRI</a>);</td></tr>
<tr><th id="1282">1282</th><td>              <a class="member fn" href="#_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" title='llvm::ARMBaseInstrInfo::AddDReg' data-ref="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE">AddDReg</a>(<span class='refarg'><a class="local col5 ref" href="#235MIB" title='MIB' data-ref="235MIB" data-ref-filename="235MIB">MIB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col1 ref" href="#221SrcReg" title='SrcReg' data-ref="221SrcReg" data-ref-filename="221SrcReg">SrcReg</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::dsub_7" title='llvm::ARM::dsub_7' data-ref="llvm::ARM::dsub_7" data-ref-filename="llvm..ARM..dsub_7">dsub_7</a>, <var>0</var>, <a class="local col5 ref" href="#225TRI" title='TRI' data-ref="225TRI" data-ref-filename="225TRI">TRI</a>);</td></tr>
<tr><th id="1283">1283</th><td>      } <b>else</b></td></tr>
<tr><th id="1284">1284</th><td>        <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown reg class!"</q>);</td></tr>
<tr><th id="1285">1285</th><td>      <b>break</b>;</td></tr>
<tr><th id="1286">1286</th><td>    <b>default</b>:</td></tr>
<tr><th id="1287">1287</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown reg class!"</q>);</td></tr>
<tr><th id="1288">1288</th><td>  }</td></tr>
<tr><th id="1289">1289</th><td>}</td></tr>
<tr><th id="1290">1290</th><td></td></tr>
<tr><th id="1291">1291</th><td><em>unsigned</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi" title='llvm::ARMBaseInstrInfo::isStoreToStackSlot' data-ref="_ZNK4llvm16ARMBaseInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi">isStoreToStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="236MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="236MI" data-ref-filename="236MI">MI</dfn>,</td></tr>
<tr><th id="1292">1292</th><td>                                              <em>int</em> &amp;<dfn class="local col7 decl" id="237FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="237FrameIndex" data-ref-filename="237FrameIndex">FrameIndex</dfn>) <em>const</em> {</td></tr>
<tr><th id="1293">1293</th><td>  <b>switch</b> (<a class="local col6 ref" href="#236MI" title='MI' data-ref="236MI" data-ref-filename="236MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1294">1294</th><td>  <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1295">1295</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::STRrs" title='llvm::ARM::STRrs' data-ref="llvm::ARM::STRrs" data-ref-filename="llvm..ARM..STRrs">STRrs</a>:</td></tr>
<tr><th id="1296">1296</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2STRs" title='llvm::ARM::t2STRs' data-ref="llvm::ARM::t2STRs" data-ref-filename="llvm..ARM..t2STRs">t2STRs</a>: <i>// FIXME: don't use t2STRs to access frame.</i></td></tr>
<tr><th id="1297">1297</th><td>    <b>if</b> (<a class="local col6 ref" href="#236MI" title='MI' data-ref="236MI" data-ref-filename="236MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv" data-ref-filename="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>() &amp;&amp; <a class="local col6 ref" href="#236MI" title='MI' data-ref="236MI" data-ref-filename="236MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp;</td></tr>
<tr><th id="1298">1298</th><td>        <a class="local col6 ref" href="#236MI" title='MI' data-ref="236MI" data-ref-filename="236MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; <a class="local col6 ref" href="#236MI" title='MI' data-ref="236MI" data-ref-filename="236MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <var>0</var> &amp;&amp;</td></tr>
<tr><th id="1299">1299</th><td>        <a class="local col6 ref" href="#236MI" title='MI' data-ref="236MI" data-ref-filename="236MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>0</var>) {</td></tr>
<tr><th id="1300">1300</th><td>      <a class="local col7 ref" href="#237FrameIndex" title='FrameIndex' data-ref="237FrameIndex" data-ref-filename="237FrameIndex">FrameIndex</a> = <a class="local col6 ref" href="#236MI" title='MI' data-ref="236MI" data-ref-filename="236MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv" data-ref-filename="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="1301">1301</th><td>      <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col6 ref" href="#236MI" title='MI' data-ref="236MI" data-ref-filename="236MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1302">1302</th><td>    }</td></tr>
<tr><th id="1303">1303</th><td>    <b>break</b>;</td></tr>
<tr><th id="1304">1304</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::STRi12" title='llvm::ARM::STRi12' data-ref="llvm::ARM::STRi12" data-ref-filename="llvm..ARM..STRi12">STRi12</a>:</td></tr>
<tr><th id="1305">1305</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2STRi12" title='llvm::ARM::t2STRi12' data-ref="llvm::ARM::t2STRi12" data-ref-filename="llvm..ARM..t2STRi12">t2STRi12</a>:</td></tr>
<tr><th id="1306">1306</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tSTRspi" title='llvm::ARM::tSTRspi' data-ref="llvm::ARM::tSTRspi" data-ref-filename="llvm..ARM..tSTRspi">tSTRspi</a>:</td></tr>
<tr><th id="1307">1307</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VSTRD" title='llvm::ARM::VSTRD' data-ref="llvm::ARM::VSTRD" data-ref-filename="llvm..ARM..VSTRD">VSTRD</a>:</td></tr>
<tr><th id="1308">1308</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VSTRS" title='llvm::ARM::VSTRS' data-ref="llvm::ARM::VSTRS" data-ref-filename="llvm..ARM..VSTRS">VSTRS</a>:</td></tr>
<tr><th id="1309">1309</th><td>    <b>if</b> (<a class="local col6 ref" href="#236MI" title='MI' data-ref="236MI" data-ref-filename="236MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv" data-ref-filename="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>() &amp;&amp; <a class="local col6 ref" href="#236MI" title='MI' data-ref="236MI" data-ref-filename="236MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp;</td></tr>
<tr><th id="1310">1310</th><td>        <a class="local col6 ref" href="#236MI" title='MI' data-ref="236MI" data-ref-filename="236MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>0</var>) {</td></tr>
<tr><th id="1311">1311</th><td>      <a class="local col7 ref" href="#237FrameIndex" title='FrameIndex' data-ref="237FrameIndex" data-ref-filename="237FrameIndex">FrameIndex</a> = <a class="local col6 ref" href="#236MI" title='MI' data-ref="236MI" data-ref-filename="236MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv" data-ref-filename="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="1312">1312</th><td>      <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col6 ref" href="#236MI" title='MI' data-ref="236MI" data-ref-filename="236MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1313">1313</th><td>    }</td></tr>
<tr><th id="1314">1314</th><td>    <b>break</b>;</td></tr>
<tr><th id="1315">1315</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VSTR_P0_off" title='llvm::ARM::VSTR_P0_off' data-ref="llvm::ARM::VSTR_P0_off" data-ref-filename="llvm..ARM..VSTR_P0_off">VSTR_P0_off</a>:</td></tr>
<tr><th id="1316">1316</th><td>    <b>if</b> (<a class="local col6 ref" href="#236MI" title='MI' data-ref="236MI" data-ref-filename="236MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv" data-ref-filename="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>() &amp;&amp; <a class="local col6 ref" href="#236MI" title='MI' data-ref="236MI" data-ref-filename="236MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp;</td></tr>
<tr><th id="1317">1317</th><td>        <a class="local col6 ref" href="#236MI" title='MI' data-ref="236MI" data-ref-filename="236MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>0</var>) {</td></tr>
<tr><th id="1318">1318</th><td>      <a class="local col7 ref" href="#237FrameIndex" title='FrameIndex' data-ref="237FrameIndex" data-ref-filename="237FrameIndex">FrameIndex</a> = <a class="local col6 ref" href="#236MI" title='MI' data-ref="236MI" data-ref-filename="236MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv" data-ref-filename="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="1319">1319</th><td>      <b>return</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::P0" title='llvm::ARM::P0' data-ref="llvm::ARM::P0" data-ref-filename="llvm..ARM..P0">P0</a>;</td></tr>
<tr><th id="1320">1320</th><td>    }</td></tr>
<tr><th id="1321">1321</th><td>    <b>break</b>;</td></tr>
<tr><th id="1322">1322</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1q64" title='llvm::ARM::VST1q64' data-ref="llvm::ARM::VST1q64" data-ref-filename="llvm..ARM..VST1q64">VST1q64</a>:</td></tr>
<tr><th id="1323">1323</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1d64TPseudo" title='llvm::ARM::VST1d64TPseudo' data-ref="llvm::ARM::VST1d64TPseudo" data-ref-filename="llvm..ARM..VST1d64TPseudo">VST1d64TPseudo</a>:</td></tr>
<tr><th id="1324">1324</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1d64QPseudo" title='llvm::ARM::VST1d64QPseudo' data-ref="llvm::ARM::VST1d64QPseudo" data-ref-filename="llvm..ARM..VST1d64QPseudo">VST1d64QPseudo</a>:</td></tr>
<tr><th id="1325">1325</th><td>    <b>if</b> (<a class="local col6 ref" href="#236MI" title='MI' data-ref="236MI" data-ref-filename="236MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv" data-ref-filename="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>() &amp;&amp; <a class="local col6 ref" href="#236MI" title='MI' data-ref="236MI" data-ref-filename="236MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() == <var>0</var>) {</td></tr>
<tr><th id="1326">1326</th><td>      <a class="local col7 ref" href="#237FrameIndex" title='FrameIndex' data-ref="237FrameIndex" data-ref-filename="237FrameIndex">FrameIndex</a> = <a class="local col6 ref" href="#236MI" title='MI' data-ref="236MI" data-ref-filename="236MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv" data-ref-filename="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="1327">1327</th><td>      <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col6 ref" href="#236MI" title='MI' data-ref="236MI" data-ref-filename="236MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1328">1328</th><td>    }</td></tr>
<tr><th id="1329">1329</th><td>    <b>break</b>;</td></tr>
<tr><th id="1330">1330</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VSTMQIA" title='llvm::ARM::VSTMQIA' data-ref="llvm::ARM::VSTMQIA" data-ref-filename="llvm..ARM..VSTMQIA">VSTMQIA</a>:</td></tr>
<tr><th id="1331">1331</th><td>    <b>if</b> (<a class="local col6 ref" href="#236MI" title='MI' data-ref="236MI" data-ref-filename="236MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv" data-ref-filename="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>() &amp;&amp; <a class="local col6 ref" href="#236MI" title='MI' data-ref="236MI" data-ref-filename="236MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() == <var>0</var>) {</td></tr>
<tr><th id="1332">1332</th><td>      <a class="local col7 ref" href="#237FrameIndex" title='FrameIndex' data-ref="237FrameIndex" data-ref-filename="237FrameIndex">FrameIndex</a> = <a class="local col6 ref" href="#236MI" title='MI' data-ref="236MI" data-ref-filename="236MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv" data-ref-filename="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="1333">1333</th><td>      <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col6 ref" href="#236MI" title='MI' data-ref="236MI" data-ref-filename="236MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1334">1334</th><td>    }</td></tr>
<tr><th id="1335">1335</th><td>    <b>break</b>;</td></tr>
<tr><th id="1336">1336</th><td>  }</td></tr>
<tr><th id="1337">1337</th><td></td></tr>
<tr><th id="1338">1338</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1339">1339</th><td>}</td></tr>
<tr><th id="1340">1340</th><td></td></tr>
<tr><th id="1341">1341</th><td><em>unsigned</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo24isStoreToStackSlotPostFEERKNS_12MachineInstrERi" title='llvm::ARMBaseInstrInfo::isStoreToStackSlotPostFE' data-ref="_ZNK4llvm16ARMBaseInstrInfo24isStoreToStackSlotPostFEERKNS_12MachineInstrERi" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo24isStoreToStackSlotPostFEERKNS_12MachineInstrERi">isStoreToStackSlotPostFE</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="238MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="238MI" data-ref-filename="238MI">MI</dfn>,</td></tr>
<tr><th id="1342">1342</th><td>                                                    <em>int</em> &amp;<dfn class="local col9 decl" id="239FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="239FrameIndex" data-ref-filename="239FrameIndex">FrameIndex</dfn>) <em>const</em> {</td></tr>
<tr><th id="1343">1343</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *, <var>1</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col0 decl" id="240Accesses" title='Accesses' data-type='SmallVector&lt;const llvm::MachineMemOperand *, 1&gt;' data-ref="240Accesses" data-ref-filename="240Accesses">Accesses</dfn>;</td></tr>
<tr><th id="1344">1344</th><td>  <b>if</b> (<a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI" data-ref-filename="238MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>() &amp;&amp; <a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo19hasStoreToStackSlotERKNS_12MachineInstrERNS_15SmallVectorImplIPKNS_17MachineMemOperandEEE" title='llvm::TargetInstrInfo::hasStoreToStackSlot' data-ref="_ZNK4llvm15TargetInstrInfo19hasStoreToStackSlotERKNS_12MachineInstrERNS_15SmallVectorImplIPKNS_17MachineMemOperandEEE" data-ref-filename="_ZNK4llvm15TargetInstrInfo19hasStoreToStackSlotERKNS_12MachineInstrERNS_15SmallVectorImplIPKNS_17MachineMemOperandEEE">hasStoreToStackSlot</a>(<a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI" data-ref-filename="238MI">MI</a>, <span class='refarg'><a class="local col0 ref" href="#240Accesses" title='Accesses' data-ref="240Accesses" data-ref-filename="240Accesses">Accesses</a></span>) &amp;&amp;</td></tr>
<tr><th id="1345">1345</th><td>      <a class="local col0 ref" href="#240Accesses" title='Accesses' data-ref="240Accesses" data-ref-filename="240Accesses">Accesses</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv" data-ref-filename="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() == <var>1</var>) {</td></tr>
<tr><th id="1346">1346</th><td>    <a class="local col9 ref" href="#239FrameIndex" title='FrameIndex' data-ref="239FrameIndex" data-ref-filename="239FrameIndex">FrameIndex</a> =</td></tr>
<tr><th id="1347">1347</th><td>        <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::FixedStackPseudoSourceValue" title='llvm::FixedStackPseudoSourceValue' data-ref="llvm::FixedStackPseudoSourceValue" data-ref-filename="llvm..FixedStackPseudoSourceValue">FixedStackPseudoSourceValue</a>&gt;(<a class="local col0 ref" href="#240Accesses" title='Accesses' data-ref="240Accesses" data-ref-filename="240Accesses">Accesses</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5frontEv" title='llvm::SmallVectorTemplateCommon::front' data-ref="_ZN4llvm25SmallVectorTemplateCommon5frontEv" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommon5frontEv">front</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand14getPseudoValueEv" title='llvm::MachineMemOperand::getPseudoValue' data-ref="_ZNK4llvm17MachineMemOperand14getPseudoValueEv" data-ref-filename="_ZNK4llvm17MachineMemOperand14getPseudoValueEv">getPseudoValue</a>())</td></tr>
<tr><th id="1348">1348</th><td>            -&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#_ZNK4llvm27FixedStackPseudoSourceValue13getFrameIndexEv" title='llvm::FixedStackPseudoSourceValue::getFrameIndex' data-ref="_ZNK4llvm27FixedStackPseudoSourceValue13getFrameIndexEv" data-ref-filename="_ZNK4llvm27FixedStackPseudoSourceValue13getFrameIndexEv">getFrameIndex</a>();</td></tr>
<tr><th id="1349">1349</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1350">1350</th><td>  }</td></tr>
<tr><th id="1351">1351</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1352">1352</th><td>}</td></tr>
<tr><th id="1353">1353</th><td></td></tr>
<tr><th id="1354">1354</th><td><em>void</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::</td></tr>
<tr><th id="1355">1355</th><td><dfn class="virtual decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_113396408" title='llvm::ARMBaseInstrInfo::loadRegFromStackSlot' data-ref="_ZNK4llvm16ARMBaseInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_113396408" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_113396408">loadRegFromStackSlot</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="241MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="241MBB" data-ref-filename="241MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col2 decl" id="242I" title='I' data-type='MachineBasicBlock::iterator' data-ref="242I" data-ref-filename="242I">I</dfn>,</td></tr>
<tr><th id="1356">1356</th><td>                     <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="243DestReg" title='DestReg' data-type='llvm::Register' data-ref="243DestReg" data-ref-filename="243DestReg">DestReg</dfn>, <em>int</em> <dfn class="local col4 decl" id="244FI" title='FI' data-type='int' data-ref="244FI" data-ref-filename="244FI">FI</dfn>,</td></tr>
<tr><th id="1357">1357</th><td>                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="245RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="245RC" data-ref-filename="245RC">RC</dfn>,</td></tr>
<tr><th id="1358">1358</th><td>                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col6 decl" id="246TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="246TRI" data-ref-filename="246TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1359">1359</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col7 decl" id="247DL" title='DL' data-type='llvm::DebugLoc' data-ref="247DL" data-ref-filename="247DL">DL</dfn>;</td></tr>
<tr><th id="1360">1360</th><td>  <b>if</b> (<a class="local col2 ref" href="#242I" title='I' data-ref="242I" data-ref-filename="242I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col1 ref" href="#241MBB" title='MBB' data-ref="241MBB" data-ref-filename="241MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>()) <a class="local col7 ref" href="#247DL" title='DL' data-ref="247DL" data-ref-filename="247DL">DL</a> <a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::operator=' data-ref="_ZN4llvm8DebugLocaSERKS0_" data-ref-filename="_ZN4llvm8DebugLocaSERKS0_">=</a> <a class="local col2 ref" href="#242I" title='I' data-ref="242I" data-ref-filename="242I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1361">1361</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="248MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="248MF" data-ref-filename="248MF">MF</dfn> = *<a class="local col1 ref" href="#241MBB" title='MBB' data-ref="241MBB" data-ref-filename="241MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="1362">1362</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" data-ref-filename="llvm..MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col9 decl" id="249MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="249MFI" data-ref-filename="249MFI">MFI</dfn> = <a class="local col8 ref" href="#248MF" title='MF' data-ref="248MF" data-ref-filename="248MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv" data-ref-filename="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="1363">1363</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a> <dfn class="local col0 decl" id="250Alignment" title='Alignment' data-type='const llvm::Align' data-ref="250Alignment" data-ref-filename="250Alignment">Alignment</dfn> = <a class="local col9 ref" href="#249MFI" title='MFI' data-ref="249MFI" data-ref-filename="249MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo14getObjectAlignEi" title='llvm::MachineFrameInfo::getObjectAlign' data-ref="_ZNK4llvm16MachineFrameInfo14getObjectAlignEi" data-ref-filename="_ZNK4llvm16MachineFrameInfo14getObjectAlignEi">getObjectAlign</a>(<a class="local col4 ref" href="#244FI" title='FI' data-ref="244FI" data-ref-filename="244FI">FI</a>);</td></tr>
<tr><th id="1364">1364</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *<dfn class="local col1 decl" id="251MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="251MMO" data-ref-filename="251MMO">MMO</dfn> = <a class="local col8 ref" href="#248MF" title='MF' data-ref="248MF" data-ref-filename="248MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_" data-ref-filename="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_">getMachineMemOperand</a>(</td></tr>
<tr><th id="1365">1365</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo" data-ref-filename="llvm..MachinePointerInfo">MachinePointerInfo</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil" title='llvm::MachinePointerInfo::getFixedStack' data-ref="_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil" data-ref-filename="_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil">getFixedStack</a>(<span class='refarg'><a class="local col8 ref" href="#248MF" title='MF' data-ref="248MF" data-ref-filename="248MF">MF</a></span>, <a class="local col4 ref" href="#244FI" title='FI' data-ref="244FI" data-ref-filename="244FI">FI</a>), <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::MOLoad" title='llvm::MachineMemOperand::MOLoad' data-ref="llvm::MachineMemOperand::MOLoad" data-ref-filename="llvm..MachineMemOperand..MOLoad">MOLoad</a>,</td></tr>
<tr><th id="1366">1366</th><td>      <a class="local col9 ref" href="#249MFI" title='MFI' data-ref="249MFI" data-ref-filename="249MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo13getObjectSizeEi" title='llvm::MachineFrameInfo::getObjectSize' data-ref="_ZNK4llvm16MachineFrameInfo13getObjectSizeEi" data-ref-filename="_ZNK4llvm16MachineFrameInfo13getObjectSizeEi">getObjectSize</a>(<a class="local col4 ref" href="#244FI" title='FI' data-ref="244FI" data-ref-filename="244FI">FI</a>), <a class="ref fn fake" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1ERKS0_" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1ERKS0_" data-ref-filename="_ZN4llvm5AlignC1ERKS0_"></a><a class="local col0 ref" href="#250Alignment" title='Alignment' data-ref="250Alignment" data-ref-filename="250Alignment">Alignment</a>);</td></tr>
<tr><th id="1367">1367</th><td></td></tr>
<tr><th id="1368">1368</th><td>  <b>switch</b> (<a class="local col6 ref" href="#246TRI" title='TRI' data-ref="246TRI" data-ref-filename="246TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getSpillSize' data-ref="_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE">getSpillSize</a>(*<a class="local col5 ref" href="#245RC" title='RC' data-ref="245RC" data-ref-filename="245RC">RC</a>)) {</td></tr>
<tr><th id="1369">1369</th><td>  <b>case</b> <var>2</var>:</td></tr>
<tr><th id="1370">1370</th><td>    <b>if</b> (<span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::HPRRegClass" title='llvm::ARM::HPRRegClass' data-ref="llvm::ARM::HPRRegClass" data-ref-filename="llvm..ARM..HPRRegClass">HPRRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col5 ref" href="#245RC" title='RC' data-ref="245RC" data-ref-filename="245RC">RC</a>)) {</td></tr>
<tr><th id="1371">1371</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#241MBB" title='MBB' data-ref="241MBB" data-ref-filename="241MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#242I" title='I' data-ref="242I" data-ref-filename="242I">I</a>, <a class="local col7 ref" href="#247DL" title='DL' data-ref="247DL" data-ref-filename="247DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLDRH" title='llvm::ARM::VLDRH' data-ref="llvm::ARM::VLDRH" data-ref-filename="llvm..ARM..VLDRH">VLDRH</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#243DestReg" title='DestReg' data-ref="243DestReg" data-ref-filename="243DestReg">DestReg</a>)</td></tr>
<tr><th id="1372">1372</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col4 ref" href="#244FI" title='FI' data-ref="244FI" data-ref-filename="244FI">FI</a>)</td></tr>
<tr><th id="1373">1373</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="1374">1374</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col1 ref" href="#251MMO" title='MMO' data-ref="251MMO" data-ref-filename="251MMO">MMO</a>)</td></tr>
<tr><th id="1375">1375</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1376">1376</th><td>    } <b>else</b></td></tr>
<tr><th id="1377">1377</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown reg class!"</q>);</td></tr>
<tr><th id="1378">1378</th><td>    <b>break</b>;</td></tr>
<tr><th id="1379">1379</th><td>  <b>case</b> <var>4</var>:</td></tr>
<tr><th id="1380">1380</th><td>    <b>if</b> (<span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::GPRRegClass" title='llvm::ARM::GPRRegClass' data-ref="llvm::ARM::GPRRegClass" data-ref-filename="llvm..ARM..GPRRegClass">GPRRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col5 ref" href="#245RC" title='RC' data-ref="245RC" data-ref-filename="245RC">RC</a>)) {</td></tr>
<tr><th id="1381">1381</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#241MBB" title='MBB' data-ref="241MBB" data-ref-filename="241MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#242I" title='I' data-ref="242I" data-ref-filename="242I">I</a>, <a class="local col7 ref" href="#247DL" title='DL' data-ref="247DL" data-ref-filename="247DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDRi12" title='llvm::ARM::LDRi12' data-ref="llvm::ARM::LDRi12" data-ref-filename="llvm..ARM..LDRi12">LDRi12</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#243DestReg" title='DestReg' data-ref="243DestReg" data-ref-filename="243DestReg">DestReg</a>)</td></tr>
<tr><th id="1382">1382</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col4 ref" href="#244FI" title='FI' data-ref="244FI" data-ref-filename="244FI">FI</a>)</td></tr>
<tr><th id="1383">1383</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="1384">1384</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col1 ref" href="#251MMO" title='MMO' data-ref="251MMO" data-ref-filename="251MMO">MMO</a>)</td></tr>
<tr><th id="1385">1385</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1386">1386</th><td>    } <b>else</b> <b>if</b> (<span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::SPRRegClass" title='llvm::ARM::SPRRegClass' data-ref="llvm::ARM::SPRRegClass" data-ref-filename="llvm..ARM..SPRRegClass">SPRRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col5 ref" href="#245RC" title='RC' data-ref="245RC" data-ref-filename="245RC">RC</a>)) {</td></tr>
<tr><th id="1387">1387</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#241MBB" title='MBB' data-ref="241MBB" data-ref-filename="241MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#242I" title='I' data-ref="242I" data-ref-filename="242I">I</a>, <a class="local col7 ref" href="#247DL" title='DL' data-ref="247DL" data-ref-filename="247DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLDRS" title='llvm::ARM::VLDRS' data-ref="llvm::ARM::VLDRS" data-ref-filename="llvm..ARM..VLDRS">VLDRS</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#243DestReg" title='DestReg' data-ref="243DestReg" data-ref-filename="243DestReg">DestReg</a>)</td></tr>
<tr><th id="1388">1388</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col4 ref" href="#244FI" title='FI' data-ref="244FI" data-ref-filename="244FI">FI</a>)</td></tr>
<tr><th id="1389">1389</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="1390">1390</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col1 ref" href="#251MMO" title='MMO' data-ref="251MMO" data-ref-filename="251MMO">MMO</a>)</td></tr>
<tr><th id="1391">1391</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1392">1392</th><td>    } <b>else</b> <b>if</b> (<span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::VCCRRegClass" title='llvm::ARM::VCCRRegClass' data-ref="llvm::ARM::VCCRRegClass" data-ref-filename="llvm..ARM..VCCRRegClass">VCCRRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col5 ref" href="#245RC" title='RC' data-ref="245RC" data-ref-filename="245RC">RC</a>)) {</td></tr>
<tr><th id="1393">1393</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#241MBB" title='MBB' data-ref="241MBB" data-ref-filename="241MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#242I" title='I' data-ref="242I" data-ref-filename="242I">I</a>, <a class="local col7 ref" href="#247DL" title='DL' data-ref="247DL" data-ref-filename="247DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLDR_P0_off" title='llvm::ARM::VLDR_P0_off' data-ref="llvm::ARM::VLDR_P0_off" data-ref-filename="llvm..ARM..VLDR_P0_off">VLDR_P0_off</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#243DestReg" title='DestReg' data-ref="243DestReg" data-ref-filename="243DestReg">DestReg</a>)</td></tr>
<tr><th id="1394">1394</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col4 ref" href="#244FI" title='FI' data-ref="244FI" data-ref-filename="244FI">FI</a>)</td></tr>
<tr><th id="1395">1395</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="1396">1396</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col1 ref" href="#251MMO" title='MMO' data-ref="251MMO" data-ref-filename="251MMO">MMO</a>)</td></tr>
<tr><th id="1397">1397</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1398">1398</th><td>    } <b>else</b></td></tr>
<tr><th id="1399">1399</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown reg class!"</q>);</td></tr>
<tr><th id="1400">1400</th><td>    <b>break</b>;</td></tr>
<tr><th id="1401">1401</th><td>  <b>case</b> <var>8</var>:</td></tr>
<tr><th id="1402">1402</th><td>    <b>if</b> (<span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::DPRRegClass" title='llvm::ARM::DPRRegClass' data-ref="llvm::ARM::DPRRegClass" data-ref-filename="llvm..ARM..DPRRegClass">DPRRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col5 ref" href="#245RC" title='RC' data-ref="245RC" data-ref-filename="245RC">RC</a>)) {</td></tr>
<tr><th id="1403">1403</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#241MBB" title='MBB' data-ref="241MBB" data-ref-filename="241MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#242I" title='I' data-ref="242I" data-ref-filename="242I">I</a>, <a class="local col7 ref" href="#247DL" title='DL' data-ref="247DL" data-ref-filename="247DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLDRD" title='llvm::ARM::VLDRD' data-ref="llvm::ARM::VLDRD" data-ref-filename="llvm..ARM..VLDRD">VLDRD</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#243DestReg" title='DestReg' data-ref="243DestReg" data-ref-filename="243DestReg">DestReg</a>)</td></tr>
<tr><th id="1404">1404</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col4 ref" href="#244FI" title='FI' data-ref="244FI" data-ref-filename="244FI">FI</a>)</td></tr>
<tr><th id="1405">1405</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="1406">1406</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col1 ref" href="#251MMO" title='MMO' data-ref="251MMO" data-ref-filename="251MMO">MMO</a>)</td></tr>
<tr><th id="1407">1407</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1408">1408</th><td>    } <b>else</b> <b>if</b> (<span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::GPRPairRegClass" title='llvm::ARM::GPRPairRegClass' data-ref="llvm::ARM::GPRPairRegClass" data-ref-filename="llvm..ARM..GPRPairRegClass">GPRPairRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col5 ref" href="#245RC" title='RC' data-ref="245RC" data-ref-filename="245RC">RC</a>)) {</td></tr>
<tr><th id="1409">1409</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1Ev" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1Ev" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1Ev"></a><dfn class="local col2 decl" id="252MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="252MIB" data-ref-filename="252MIB">MIB</dfn>;</td></tr>
<tr><th id="1410">1410</th><td></td></tr>
<tr><th id="1411">1411</th><td>      <b>if</b> (<a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget10hasV5TEOpsEv" title='llvm::ARMSubtarget::hasV5TEOps' data-ref="_ZNK4llvm12ARMSubtarget10hasV5TEOpsEv" data-ref-filename="_ZNK4llvm12ARMSubtarget10hasV5TEOpsEv">hasV5TEOps</a>()) {</td></tr>
<tr><th id="1412">1412</th><td>        <a class="local col2 ref" href="#252MIB" title='MIB' data-ref="252MIB" data-ref-filename="252MIB">MIB</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSEOS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSEOS0_">=</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#241MBB" title='MBB' data-ref="241MBB" data-ref-filename="241MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#242I" title='I' data-ref="242I" data-ref-filename="242I">I</a>, <a class="local col7 ref" href="#247DL" title='DL' data-ref="247DL" data-ref-filename="247DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDRD" title='llvm::ARM::LDRD' data-ref="llvm::ARM::LDRD" data-ref-filename="llvm..ARM..LDRD">LDRD</a>));</td></tr>
<tr><th id="1413">1413</th><td>        <a class="member fn" href="#_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" title='llvm::ARMBaseInstrInfo::AddDReg' data-ref="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE">AddDReg</a>(<span class='refarg'><a class="local col2 ref" href="#252MIB" title='MIB' data-ref="252MIB" data-ref-filename="252MIB">MIB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#243DestReg" title='DestReg' data-ref="243DestReg" data-ref-filename="243DestReg">DestReg</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::gsub_0" title='llvm::ARM::gsub_0' data-ref="llvm::ARM::gsub_0" data-ref-filename="llvm..ARM..gsub_0">gsub_0</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::DefineNoRead" title='llvm::RegState::DefineNoRead' data-ref="llvm::RegState::DefineNoRead" data-ref-filename="llvm..RegState..DefineNoRead">DefineNoRead</a>, <a class="local col6 ref" href="#246TRI" title='TRI' data-ref="246TRI" data-ref-filename="246TRI">TRI</a>);</td></tr>
<tr><th id="1414">1414</th><td>        <a class="member fn" href="#_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" title='llvm::ARMBaseInstrInfo::AddDReg' data-ref="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE">AddDReg</a>(<span class='refarg'><a class="local col2 ref" href="#252MIB" title='MIB' data-ref="252MIB" data-ref-filename="252MIB">MIB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#243DestReg" title='DestReg' data-ref="243DestReg" data-ref-filename="243DestReg">DestReg</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::gsub_1" title='llvm::ARM::gsub_1' data-ref="llvm::ARM::gsub_1" data-ref-filename="llvm..ARM..gsub_1">gsub_1</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::DefineNoRead" title='llvm::RegState::DefineNoRead' data-ref="llvm::RegState::DefineNoRead" data-ref-filename="llvm..RegState..DefineNoRead">DefineNoRead</a>, <a class="local col6 ref" href="#246TRI" title='TRI' data-ref="246TRI" data-ref-filename="246TRI">TRI</a>);</td></tr>
<tr><th id="1415">1415</th><td>        <a class="local col2 ref" href="#252MIB" title='MIB' data-ref="252MIB" data-ref-filename="252MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col4 ref" href="#244FI" title='FI' data-ref="244FI" data-ref-filename="244FI">FI</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col1 ref" href="#251MMO" title='MMO' data-ref="251MMO" data-ref-filename="251MMO">MMO</a>)</td></tr>
<tr><th id="1416">1416</th><td>           .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1417">1417</th><td>      } <b>else</b> {</td></tr>
<tr><th id="1418">1418</th><td>        <i>// Fallback to LDM instruction, which has existed since the dawn of</i></td></tr>
<tr><th id="1419">1419</th><td><i>        // time.</i></td></tr>
<tr><th id="1420">1420</th><td>        <a class="local col2 ref" href="#252MIB" title='MIB' data-ref="252MIB" data-ref-filename="252MIB">MIB</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#241MBB" title='MBB' data-ref="241MBB" data-ref-filename="241MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#242I" title='I' data-ref="242I" data-ref-filename="242I">I</a>, <a class="local col7 ref" href="#247DL" title='DL' data-ref="247DL" data-ref-filename="247DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDMIA" title='llvm::ARM::LDMIA' data-ref="llvm::ARM::LDMIA" data-ref-filename="llvm..ARM..LDMIA">LDMIA</a>))</td></tr>
<tr><th id="1421">1421</th><td>                  .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col4 ref" href="#244FI" title='FI' data-ref="244FI" data-ref-filename="244FI">FI</a>)</td></tr>
<tr><th id="1422">1422</th><td>                  .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col1 ref" href="#251MMO" title='MMO' data-ref="251MMO" data-ref-filename="251MMO">MMO</a>)</td></tr>
<tr><th id="1423">1423</th><td>                  .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1424">1424</th><td>        <a class="local col2 ref" href="#252MIB" title='MIB' data-ref="252MIB" data-ref-filename="252MIB">MIB</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="member fn" href="#_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" title='llvm::ARMBaseInstrInfo::AddDReg' data-ref="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE">AddDReg</a>(<span class='refarg'><a class="local col2 ref" href="#252MIB" title='MIB' data-ref="252MIB" data-ref-filename="252MIB">MIB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#243DestReg" title='DestReg' data-ref="243DestReg" data-ref-filename="243DestReg">DestReg</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::gsub_0" title='llvm::ARM::gsub_0' data-ref="llvm::ARM::gsub_0" data-ref-filename="llvm..ARM..gsub_0">gsub_0</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::DefineNoRead" title='llvm::RegState::DefineNoRead' data-ref="llvm::RegState::DefineNoRead" data-ref-filename="llvm..RegState..DefineNoRead">DefineNoRead</a>, <a class="local col6 ref" href="#246TRI" title='TRI' data-ref="246TRI" data-ref-filename="246TRI">TRI</a>);</td></tr>
<tr><th id="1425">1425</th><td>        <a class="local col2 ref" href="#252MIB" title='MIB' data-ref="252MIB" data-ref-filename="252MIB">MIB</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="member fn" href="#_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" title='llvm::ARMBaseInstrInfo::AddDReg' data-ref="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE">AddDReg</a>(<span class='refarg'><a class="local col2 ref" href="#252MIB" title='MIB' data-ref="252MIB" data-ref-filename="252MIB">MIB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#243DestReg" title='DestReg' data-ref="243DestReg" data-ref-filename="243DestReg">DestReg</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::gsub_1" title='llvm::ARM::gsub_1' data-ref="llvm::ARM::gsub_1" data-ref-filename="llvm..ARM..gsub_1">gsub_1</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::DefineNoRead" title='llvm::RegState::DefineNoRead' data-ref="llvm::RegState::DefineNoRead" data-ref-filename="llvm..RegState..DefineNoRead">DefineNoRead</a>, <a class="local col6 ref" href="#246TRI" title='TRI' data-ref="246TRI" data-ref-filename="246TRI">TRI</a>);</td></tr>
<tr><th id="1426">1426</th><td>      }</td></tr>
<tr><th id="1427">1427</th><td></td></tr>
<tr><th id="1428">1428</th><td>      <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register18isPhysicalRegisterEj" title='llvm::Register::isPhysicalRegister' data-ref="_ZN4llvm8Register18isPhysicalRegisterEj" data-ref-filename="_ZN4llvm8Register18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#243DestReg" title='DestReg' data-ref="243DestReg" data-ref-filename="243DestReg">DestReg</a>))</td></tr>
<tr><th id="1429">1429</th><td>        <a class="local col2 ref" href="#252MIB" title='MIB' data-ref="252MIB" data-ref-filename="252MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#243DestReg" title='DestReg' data-ref="243DestReg" data-ref-filename="243DestReg">DestReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::ImplicitDefine" title='llvm::RegState::ImplicitDefine' data-ref="llvm::RegState::ImplicitDefine" data-ref-filename="llvm..RegState..ImplicitDefine">ImplicitDefine</a>);</td></tr>
<tr><th id="1430">1430</th><td>    } <b>else</b></td></tr>
<tr><th id="1431">1431</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown reg class!"</q>);</td></tr>
<tr><th id="1432">1432</th><td>    <b>break</b>;</td></tr>
<tr><th id="1433">1433</th><td>  <b>case</b> <var>16</var>:</td></tr>
<tr><th id="1434">1434</th><td>    <b>if</b> (<span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::DPairRegClass" title='llvm::ARM::DPairRegClass' data-ref="llvm::ARM::DPairRegClass" data-ref-filename="llvm..ARM..DPairRegClass">DPairRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col5 ref" href="#245RC" title='RC' data-ref="245RC" data-ref-filename="245RC">RC</a>) &amp;&amp; <a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7hasNEONEv" title='llvm::ARMSubtarget::hasNEON' data-ref="_ZNK4llvm12ARMSubtarget7hasNEONEv" data-ref-filename="_ZNK4llvm12ARMSubtarget7hasNEONEv">hasNEON</a>()) {</td></tr>
<tr><th id="1435">1435</th><td>      <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1ERKS0_" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1ERKS0_" data-ref-filename="_ZN4llvm5AlignC1ERKS0_"></a><a class="local col0 ref" href="#250Alignment" title='Alignment' data-ref="250Alignment" data-ref-filename="250Alignment">Alignment</a> <a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvmgeENS_5AlignEm" title='llvm::operator&gt;=' data-ref="_ZN4llvmgeENS_5AlignEm" data-ref-filename="_ZN4llvmgeENS_5AlignEm">&gt;=</a> <var>16</var> &amp;&amp; <a class="virtual member fn" href="ARMBaseInstrInfo.h.html#_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv" title='llvm::ARMBaseInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv">getRegisterInfo</a>().<a class="virtual ref fn" href="ARMBaseRegisterInfo.h.html#_ZNK4llvm19ARMBaseRegisterInfo15canRealignStackERKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::canRealignStack' data-ref="_ZNK4llvm19ARMBaseRegisterInfo15canRealignStackERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm19ARMBaseRegisterInfo15canRealignStackERKNS_15MachineFunctionE">canRealignStack</a>(<a class="local col8 ref" href="#248MF" title='MF' data-ref="248MF" data-ref-filename="248MF">MF</a>)) {</td></tr>
<tr><th id="1436">1436</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#241MBB" title='MBB' data-ref="241MBB" data-ref-filename="241MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#242I" title='I' data-ref="242I" data-ref-filename="242I">I</a>, <a class="local col7 ref" href="#247DL" title='DL' data-ref="247DL" data-ref-filename="247DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1q64" title='llvm::ARM::VLD1q64' data-ref="llvm::ARM::VLD1q64" data-ref-filename="llvm..ARM..VLD1q64">VLD1q64</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#243DestReg" title='DestReg' data-ref="243DestReg" data-ref-filename="243DestReg">DestReg</a>)</td></tr>
<tr><th id="1437">1437</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col4 ref" href="#244FI" title='FI' data-ref="244FI" data-ref-filename="244FI">FI</a>)</td></tr>
<tr><th id="1438">1438</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>16</var>)</td></tr>
<tr><th id="1439">1439</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col1 ref" href="#251MMO" title='MMO' data-ref="251MMO" data-ref-filename="251MMO">MMO</a>)</td></tr>
<tr><th id="1440">1440</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1441">1441</th><td>      } <b>else</b> {</td></tr>
<tr><th id="1442">1442</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#241MBB" title='MBB' data-ref="241MBB" data-ref-filename="241MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#242I" title='I' data-ref="242I" data-ref-filename="242I">I</a>, <a class="local col7 ref" href="#247DL" title='DL' data-ref="247DL" data-ref-filename="247DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLDMQIA" title='llvm::ARM::VLDMQIA' data-ref="llvm::ARM::VLDMQIA" data-ref-filename="llvm..ARM..VLDMQIA">VLDMQIA</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#243DestReg" title='DestReg' data-ref="243DestReg" data-ref-filename="243DestReg">DestReg</a>)</td></tr>
<tr><th id="1443">1443</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col4 ref" href="#244FI" title='FI' data-ref="244FI" data-ref-filename="244FI">FI</a>)</td></tr>
<tr><th id="1444">1444</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col1 ref" href="#251MMO" title='MMO' data-ref="251MMO" data-ref-filename="251MMO">MMO</a>)</td></tr>
<tr><th id="1445">1445</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1446">1446</th><td>      }</td></tr>
<tr><th id="1447">1447</th><td>    } <b>else</b> <b>if</b> (<span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::QPRRegClass" title='llvm::ARM::QPRRegClass' data-ref="llvm::ARM::QPRRegClass" data-ref-filename="llvm..ARM..QPRRegClass">QPRRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col5 ref" href="#245RC" title='RC' data-ref="245RC" data-ref-filename="245RC">RC</a>) &amp;&amp;</td></tr>
<tr><th id="1448">1448</th><td>               <a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget16hasMVEIntegerOpsEv" title='llvm::ARMSubtarget::hasMVEIntegerOps' data-ref="_ZNK4llvm12ARMSubtarget16hasMVEIntegerOpsEv" data-ref-filename="_ZNK4llvm12ARMSubtarget16hasMVEIntegerOpsEv">hasMVEIntegerOps</a>()) {</td></tr>
<tr><th id="1449">1449</th><td>      <em>auto</em> <dfn class="local col3 decl" id="253MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="253MIB" data-ref-filename="253MIB">MIB</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#241MBB" title='MBB' data-ref="241MBB" data-ref-filename="241MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#242I" title='I' data-ref="242I" data-ref-filename="242I">I</a>, <a class="local col7 ref" href="#247DL" title='DL' data-ref="247DL" data-ref-filename="247DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VLDRWU32" title='llvm::ARM::MVE_VLDRWU32' data-ref="llvm::ARM::MVE_VLDRWU32" data-ref-filename="llvm..ARM..MVE_VLDRWU32">MVE_VLDRWU32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#243DestReg" title='DestReg' data-ref="243DestReg" data-ref-filename="243DestReg">DestReg</a>);</td></tr>
<tr><th id="1450">1450</th><td>      <a class="local col3 ref" href="#253MIB" title='MIB' data-ref="253MIB" data-ref-filename="253MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col4 ref" href="#244FI" title='FI' data-ref="244FI" data-ref-filename="244FI">FI</a>)</td></tr>
<tr><th id="1451">1451</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="1452">1452</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col1 ref" href="#251MMO" title='MMO' data-ref="251MMO" data-ref-filename="251MMO">MMO</a>);</td></tr>
<tr><th id="1453">1453</th><td>      <a class="ref fn" href="#_ZN4llvm26addUnpredicatedMveVpredNOpERNS_19MachineInstrBuilderE" title='llvm::addUnpredicatedMveVpredNOp' data-ref="_ZN4llvm26addUnpredicatedMveVpredNOpERNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm26addUnpredicatedMveVpredNOpERNS_19MachineInstrBuilderE">addUnpredicatedMveVpredNOp</a>(<span class='refarg'><a class="local col3 ref" href="#253MIB" title='MIB' data-ref="253MIB" data-ref-filename="253MIB">MIB</a></span>);</td></tr>
<tr><th id="1454">1454</th><td>    } <b>else</b></td></tr>
<tr><th id="1455">1455</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown reg class!"</q>);</td></tr>
<tr><th id="1456">1456</th><td>    <b>break</b>;</td></tr>
<tr><th id="1457">1457</th><td>  <b>case</b> <var>24</var>:</td></tr>
<tr><th id="1458">1458</th><td>    <b>if</b> (<span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::DTripleRegClass" title='llvm::ARM::DTripleRegClass' data-ref="llvm::ARM::DTripleRegClass" data-ref-filename="llvm..ARM..DTripleRegClass">DTripleRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col5 ref" href="#245RC" title='RC' data-ref="245RC" data-ref-filename="245RC">RC</a>)) {</td></tr>
<tr><th id="1459">1459</th><td>      <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1ERKS0_" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1ERKS0_" data-ref-filename="_ZN4llvm5AlignC1ERKS0_"></a><a class="local col0 ref" href="#250Alignment" title='Alignment' data-ref="250Alignment" data-ref-filename="250Alignment">Alignment</a> <a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvmgeENS_5AlignEm" title='llvm::operator&gt;=' data-ref="_ZN4llvmgeENS_5AlignEm" data-ref-filename="_ZN4llvmgeENS_5AlignEm">&gt;=</a> <var>16</var> &amp;&amp; <a class="virtual member fn" href="ARMBaseInstrInfo.h.html#_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv" title='llvm::ARMBaseInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv">getRegisterInfo</a>().<a class="virtual ref fn" href="ARMBaseRegisterInfo.h.html#_ZNK4llvm19ARMBaseRegisterInfo15canRealignStackERKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::canRealignStack' data-ref="_ZNK4llvm19ARMBaseRegisterInfo15canRealignStackERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm19ARMBaseRegisterInfo15canRealignStackERKNS_15MachineFunctionE">canRealignStack</a>(<a class="local col8 ref" href="#248MF" title='MF' data-ref="248MF" data-ref-filename="248MF">MF</a>) &amp;&amp;</td></tr>
<tr><th id="1460">1460</th><td>          <a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7hasNEONEv" title='llvm::ARMSubtarget::hasNEON' data-ref="_ZNK4llvm12ARMSubtarget7hasNEONEv" data-ref-filename="_ZNK4llvm12ARMSubtarget7hasNEONEv">hasNEON</a>()) {</td></tr>
<tr><th id="1461">1461</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#241MBB" title='MBB' data-ref="241MBB" data-ref-filename="241MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#242I" title='I' data-ref="242I" data-ref-filename="242I">I</a>, <a class="local col7 ref" href="#247DL" title='DL' data-ref="247DL" data-ref-filename="247DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d64TPseudo" title='llvm::ARM::VLD1d64TPseudo' data-ref="llvm::ARM::VLD1d64TPseudo" data-ref-filename="llvm..ARM..VLD1d64TPseudo">VLD1d64TPseudo</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#243DestReg" title='DestReg' data-ref="243DestReg" data-ref-filename="243DestReg">DestReg</a>)</td></tr>
<tr><th id="1462">1462</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col4 ref" href="#244FI" title='FI' data-ref="244FI" data-ref-filename="244FI">FI</a>)</td></tr>
<tr><th id="1463">1463</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>16</var>)</td></tr>
<tr><th id="1464">1464</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col1 ref" href="#251MMO" title='MMO' data-ref="251MMO" data-ref-filename="251MMO">MMO</a>)</td></tr>
<tr><th id="1465">1465</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1466">1466</th><td>      } <b>else</b> {</td></tr>
<tr><th id="1467">1467</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col4 decl" id="254MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="254MIB" data-ref-filename="254MIB">MIB</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#241MBB" title='MBB' data-ref="241MBB" data-ref-filename="241MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#242I" title='I' data-ref="242I" data-ref-filename="242I">I</a>, <a class="local col7 ref" href="#247DL" title='DL' data-ref="247DL" data-ref-filename="247DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLDMDIA" title='llvm::ARM::VLDMDIA' data-ref="llvm::ARM::VLDMDIA" data-ref-filename="llvm..ARM..VLDMDIA">VLDMDIA</a>))</td></tr>
<tr><th id="1468">1468</th><td>                                      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col4 ref" href="#244FI" title='FI' data-ref="244FI" data-ref-filename="244FI">FI</a>)</td></tr>
<tr><th id="1469">1469</th><td>                                      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col1 ref" href="#251MMO" title='MMO' data-ref="251MMO" data-ref-filename="251MMO">MMO</a>)</td></tr>
<tr><th id="1470">1470</th><td>                                      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1471">1471</th><td>        <a class="local col4 ref" href="#254MIB" title='MIB' data-ref="254MIB" data-ref-filename="254MIB">MIB</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="member fn" href="#_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" title='llvm::ARMBaseInstrInfo::AddDReg' data-ref="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE">AddDReg</a>(<span class='refarg'><a class="local col4 ref" href="#254MIB" title='MIB' data-ref="254MIB" data-ref-filename="254MIB">MIB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#243DestReg" title='DestReg' data-ref="243DestReg" data-ref-filename="243DestReg">DestReg</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::dsub_0" title='llvm::ARM::dsub_0' data-ref="llvm::ARM::dsub_0" data-ref-filename="llvm..ARM..dsub_0">dsub_0</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::DefineNoRead" title='llvm::RegState::DefineNoRead' data-ref="llvm::RegState::DefineNoRead" data-ref-filename="llvm..RegState..DefineNoRead">DefineNoRead</a>, <a class="local col6 ref" href="#246TRI" title='TRI' data-ref="246TRI" data-ref-filename="246TRI">TRI</a>);</td></tr>
<tr><th id="1472">1472</th><td>        <a class="local col4 ref" href="#254MIB" title='MIB' data-ref="254MIB" data-ref-filename="254MIB">MIB</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="member fn" href="#_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" title='llvm::ARMBaseInstrInfo::AddDReg' data-ref="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE">AddDReg</a>(<span class='refarg'><a class="local col4 ref" href="#254MIB" title='MIB' data-ref="254MIB" data-ref-filename="254MIB">MIB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#243DestReg" title='DestReg' data-ref="243DestReg" data-ref-filename="243DestReg">DestReg</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::dsub_1" title='llvm::ARM::dsub_1' data-ref="llvm::ARM::dsub_1" data-ref-filename="llvm..ARM..dsub_1">dsub_1</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::DefineNoRead" title='llvm::RegState::DefineNoRead' data-ref="llvm::RegState::DefineNoRead" data-ref-filename="llvm..RegState..DefineNoRead">DefineNoRead</a>, <a class="local col6 ref" href="#246TRI" title='TRI' data-ref="246TRI" data-ref-filename="246TRI">TRI</a>);</td></tr>
<tr><th id="1473">1473</th><td>        <a class="local col4 ref" href="#254MIB" title='MIB' data-ref="254MIB" data-ref-filename="254MIB">MIB</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="member fn" href="#_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" title='llvm::ARMBaseInstrInfo::AddDReg' data-ref="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE">AddDReg</a>(<span class='refarg'><a class="local col4 ref" href="#254MIB" title='MIB' data-ref="254MIB" data-ref-filename="254MIB">MIB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#243DestReg" title='DestReg' data-ref="243DestReg" data-ref-filename="243DestReg">DestReg</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::dsub_2" title='llvm::ARM::dsub_2' data-ref="llvm::ARM::dsub_2" data-ref-filename="llvm..ARM..dsub_2">dsub_2</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::DefineNoRead" title='llvm::RegState::DefineNoRead' data-ref="llvm::RegState::DefineNoRead" data-ref-filename="llvm..RegState..DefineNoRead">DefineNoRead</a>, <a class="local col6 ref" href="#246TRI" title='TRI' data-ref="246TRI" data-ref-filename="246TRI">TRI</a>);</td></tr>
<tr><th id="1474">1474</th><td>        <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register18isPhysicalRegisterEj" title='llvm::Register::isPhysicalRegister' data-ref="_ZN4llvm8Register18isPhysicalRegisterEj" data-ref-filename="_ZN4llvm8Register18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#243DestReg" title='DestReg' data-ref="243DestReg" data-ref-filename="243DestReg">DestReg</a>))</td></tr>
<tr><th id="1475">1475</th><td>          <a class="local col4 ref" href="#254MIB" title='MIB' data-ref="254MIB" data-ref-filename="254MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#243DestReg" title='DestReg' data-ref="243DestReg" data-ref-filename="243DestReg">DestReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::ImplicitDefine" title='llvm::RegState::ImplicitDefine' data-ref="llvm::RegState::ImplicitDefine" data-ref-filename="llvm..RegState..ImplicitDefine">ImplicitDefine</a>);</td></tr>
<tr><th id="1476">1476</th><td>      }</td></tr>
<tr><th id="1477">1477</th><td>    } <b>else</b></td></tr>
<tr><th id="1478">1478</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown reg class!"</q>);</td></tr>
<tr><th id="1479">1479</th><td>    <b>break</b>;</td></tr>
<tr><th id="1480">1480</th><td>   <b>case</b> <var>32</var>:</td></tr>
<tr><th id="1481">1481</th><td>    <b>if</b> (<span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::QQPRRegClass" title='llvm::ARM::QQPRRegClass' data-ref="llvm::ARM::QQPRRegClass" data-ref-filename="llvm..ARM..QQPRRegClass">QQPRRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col5 ref" href="#245RC" title='RC' data-ref="245RC" data-ref-filename="245RC">RC</a>) || <span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::DQuadRegClass" title='llvm::ARM::DQuadRegClass' data-ref="llvm::ARM::DQuadRegClass" data-ref-filename="llvm..ARM..DQuadRegClass">DQuadRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col5 ref" href="#245RC" title='RC' data-ref="245RC" data-ref-filename="245RC">RC</a>)) {</td></tr>
<tr><th id="1482">1482</th><td>      <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1ERKS0_" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1ERKS0_" data-ref-filename="_ZN4llvm5AlignC1ERKS0_"></a><a class="local col0 ref" href="#250Alignment" title='Alignment' data-ref="250Alignment" data-ref-filename="250Alignment">Alignment</a> <a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvmgeENS_5AlignEm" title='llvm::operator&gt;=' data-ref="_ZN4llvmgeENS_5AlignEm" data-ref-filename="_ZN4llvmgeENS_5AlignEm">&gt;=</a> <var>16</var> &amp;&amp; <a class="virtual member fn" href="ARMBaseInstrInfo.h.html#_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv" title='llvm::ARMBaseInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv">getRegisterInfo</a>().<a class="virtual ref fn" href="ARMBaseRegisterInfo.h.html#_ZNK4llvm19ARMBaseRegisterInfo15canRealignStackERKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::canRealignStack' data-ref="_ZNK4llvm19ARMBaseRegisterInfo15canRealignStackERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm19ARMBaseRegisterInfo15canRealignStackERKNS_15MachineFunctionE">canRealignStack</a>(<a class="local col8 ref" href="#248MF" title='MF' data-ref="248MF" data-ref-filename="248MF">MF</a>) &amp;&amp;</td></tr>
<tr><th id="1483">1483</th><td>          <a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7hasNEONEv" title='llvm::ARMSubtarget::hasNEON' data-ref="_ZNK4llvm12ARMSubtarget7hasNEONEv" data-ref-filename="_ZNK4llvm12ARMSubtarget7hasNEONEv">hasNEON</a>()) {</td></tr>
<tr><th id="1484">1484</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#241MBB" title='MBB' data-ref="241MBB" data-ref-filename="241MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#242I" title='I' data-ref="242I" data-ref-filename="242I">I</a>, <a class="local col7 ref" href="#247DL" title='DL' data-ref="247DL" data-ref-filename="247DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d64QPseudo" title='llvm::ARM::VLD1d64QPseudo' data-ref="llvm::ARM::VLD1d64QPseudo" data-ref-filename="llvm..ARM..VLD1d64QPseudo">VLD1d64QPseudo</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#243DestReg" title='DestReg' data-ref="243DestReg" data-ref-filename="243DestReg">DestReg</a>)</td></tr>
<tr><th id="1485">1485</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col4 ref" href="#244FI" title='FI' data-ref="244FI" data-ref-filename="244FI">FI</a>)</td></tr>
<tr><th id="1486">1486</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>16</var>)</td></tr>
<tr><th id="1487">1487</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col1 ref" href="#251MMO" title='MMO' data-ref="251MMO" data-ref-filename="251MMO">MMO</a>)</td></tr>
<tr><th id="1488">1488</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1489">1489</th><td>      } <b>else</b> {</td></tr>
<tr><th id="1490">1490</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col5 decl" id="255MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="255MIB" data-ref-filename="255MIB">MIB</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#241MBB" title='MBB' data-ref="241MBB" data-ref-filename="241MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#242I" title='I' data-ref="242I" data-ref-filename="242I">I</a>, <a class="local col7 ref" href="#247DL" title='DL' data-ref="247DL" data-ref-filename="247DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLDMDIA" title='llvm::ARM::VLDMDIA' data-ref="llvm::ARM::VLDMDIA" data-ref-filename="llvm..ARM..VLDMDIA">VLDMDIA</a>))</td></tr>
<tr><th id="1491">1491</th><td>                                      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col4 ref" href="#244FI" title='FI' data-ref="244FI" data-ref-filename="244FI">FI</a>)</td></tr>
<tr><th id="1492">1492</th><td>                                      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>))</td></tr>
<tr><th id="1493">1493</th><td>                                      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col1 ref" href="#251MMO" title='MMO' data-ref="251MMO" data-ref-filename="251MMO">MMO</a>);</td></tr>
<tr><th id="1494">1494</th><td>        <a class="local col5 ref" href="#255MIB" title='MIB' data-ref="255MIB" data-ref-filename="255MIB">MIB</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="member fn" href="#_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" title='llvm::ARMBaseInstrInfo::AddDReg' data-ref="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE">AddDReg</a>(<span class='refarg'><a class="local col5 ref" href="#255MIB" title='MIB' data-ref="255MIB" data-ref-filename="255MIB">MIB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#243DestReg" title='DestReg' data-ref="243DestReg" data-ref-filename="243DestReg">DestReg</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::dsub_0" title='llvm::ARM::dsub_0' data-ref="llvm::ARM::dsub_0" data-ref-filename="llvm..ARM..dsub_0">dsub_0</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::DefineNoRead" title='llvm::RegState::DefineNoRead' data-ref="llvm::RegState::DefineNoRead" data-ref-filename="llvm..RegState..DefineNoRead">DefineNoRead</a>, <a class="local col6 ref" href="#246TRI" title='TRI' data-ref="246TRI" data-ref-filename="246TRI">TRI</a>);</td></tr>
<tr><th id="1495">1495</th><td>        <a class="local col5 ref" href="#255MIB" title='MIB' data-ref="255MIB" data-ref-filename="255MIB">MIB</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="member fn" href="#_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" title='llvm::ARMBaseInstrInfo::AddDReg' data-ref="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE">AddDReg</a>(<span class='refarg'><a class="local col5 ref" href="#255MIB" title='MIB' data-ref="255MIB" data-ref-filename="255MIB">MIB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#243DestReg" title='DestReg' data-ref="243DestReg" data-ref-filename="243DestReg">DestReg</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::dsub_1" title='llvm::ARM::dsub_1' data-ref="llvm::ARM::dsub_1" data-ref-filename="llvm..ARM..dsub_1">dsub_1</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::DefineNoRead" title='llvm::RegState::DefineNoRead' data-ref="llvm::RegState::DefineNoRead" data-ref-filename="llvm..RegState..DefineNoRead">DefineNoRead</a>, <a class="local col6 ref" href="#246TRI" title='TRI' data-ref="246TRI" data-ref-filename="246TRI">TRI</a>);</td></tr>
<tr><th id="1496">1496</th><td>        <a class="local col5 ref" href="#255MIB" title='MIB' data-ref="255MIB" data-ref-filename="255MIB">MIB</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="member fn" href="#_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" title='llvm::ARMBaseInstrInfo::AddDReg' data-ref="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE">AddDReg</a>(<span class='refarg'><a class="local col5 ref" href="#255MIB" title='MIB' data-ref="255MIB" data-ref-filename="255MIB">MIB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#243DestReg" title='DestReg' data-ref="243DestReg" data-ref-filename="243DestReg">DestReg</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::dsub_2" title='llvm::ARM::dsub_2' data-ref="llvm::ARM::dsub_2" data-ref-filename="llvm..ARM..dsub_2">dsub_2</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::DefineNoRead" title='llvm::RegState::DefineNoRead' data-ref="llvm::RegState::DefineNoRead" data-ref-filename="llvm..RegState..DefineNoRead">DefineNoRead</a>, <a class="local col6 ref" href="#246TRI" title='TRI' data-ref="246TRI" data-ref-filename="246TRI">TRI</a>);</td></tr>
<tr><th id="1497">1497</th><td>        <a class="local col5 ref" href="#255MIB" title='MIB' data-ref="255MIB" data-ref-filename="255MIB">MIB</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="member fn" href="#_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" title='llvm::ARMBaseInstrInfo::AddDReg' data-ref="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE">AddDReg</a>(<span class='refarg'><a class="local col5 ref" href="#255MIB" title='MIB' data-ref="255MIB" data-ref-filename="255MIB">MIB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#243DestReg" title='DestReg' data-ref="243DestReg" data-ref-filename="243DestReg">DestReg</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::dsub_3" title='llvm::ARM::dsub_3' data-ref="llvm::ARM::dsub_3" data-ref-filename="llvm..ARM..dsub_3">dsub_3</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::DefineNoRead" title='llvm::RegState::DefineNoRead' data-ref="llvm::RegState::DefineNoRead" data-ref-filename="llvm..RegState..DefineNoRead">DefineNoRead</a>, <a class="local col6 ref" href="#246TRI" title='TRI' data-ref="246TRI" data-ref-filename="246TRI">TRI</a>);</td></tr>
<tr><th id="1498">1498</th><td>        <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register18isPhysicalRegisterEj" title='llvm::Register::isPhysicalRegister' data-ref="_ZN4llvm8Register18isPhysicalRegisterEj" data-ref-filename="_ZN4llvm8Register18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#243DestReg" title='DestReg' data-ref="243DestReg" data-ref-filename="243DestReg">DestReg</a>))</td></tr>
<tr><th id="1499">1499</th><td>          <a class="local col5 ref" href="#255MIB" title='MIB' data-ref="255MIB" data-ref-filename="255MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#243DestReg" title='DestReg' data-ref="243DestReg" data-ref-filename="243DestReg">DestReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::ImplicitDefine" title='llvm::RegState::ImplicitDefine' data-ref="llvm::RegState::ImplicitDefine" data-ref-filename="llvm..RegState..ImplicitDefine">ImplicitDefine</a>);</td></tr>
<tr><th id="1500">1500</th><td>      }</td></tr>
<tr><th id="1501">1501</th><td>    } <b>else</b></td></tr>
<tr><th id="1502">1502</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown reg class!"</q>);</td></tr>
<tr><th id="1503">1503</th><td>    <b>break</b>;</td></tr>
<tr><th id="1504">1504</th><td>  <b>case</b> <var>64</var>:</td></tr>
<tr><th id="1505">1505</th><td>    <b>if</b> (<span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::QQQQPRRegClass" title='llvm::ARM::QQQQPRRegClass' data-ref="llvm::ARM::QQQQPRRegClass" data-ref-filename="llvm..ARM..QQQQPRRegClass">QQQQPRRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col5 ref" href="#245RC" title='RC' data-ref="245RC" data-ref-filename="245RC">RC</a>)) {</td></tr>
<tr><th id="1506">1506</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col6 decl" id="256MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="256MIB" data-ref-filename="256MIB">MIB</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#241MBB" title='MBB' data-ref="241MBB" data-ref-filename="241MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#242I" title='I' data-ref="242I" data-ref-filename="242I">I</a>, <a class="local col7 ref" href="#247DL" title='DL' data-ref="247DL" data-ref-filename="247DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLDMDIA" title='llvm::ARM::VLDMDIA' data-ref="llvm::ARM::VLDMDIA" data-ref-filename="llvm..ARM..VLDMDIA">VLDMDIA</a>))</td></tr>
<tr><th id="1507">1507</th><td>                                    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col4 ref" href="#244FI" title='FI' data-ref="244FI" data-ref-filename="244FI">FI</a>)</td></tr>
<tr><th id="1508">1508</th><td>                                    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>))</td></tr>
<tr><th id="1509">1509</th><td>                                    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col1 ref" href="#251MMO" title='MMO' data-ref="251MMO" data-ref-filename="251MMO">MMO</a>);</td></tr>
<tr><th id="1510">1510</th><td>      <a class="local col6 ref" href="#256MIB" title='MIB' data-ref="256MIB" data-ref-filename="256MIB">MIB</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="member fn" href="#_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" title='llvm::ARMBaseInstrInfo::AddDReg' data-ref="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE">AddDReg</a>(<span class='refarg'><a class="local col6 ref" href="#256MIB" title='MIB' data-ref="256MIB" data-ref-filename="256MIB">MIB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#243DestReg" title='DestReg' data-ref="243DestReg" data-ref-filename="243DestReg">DestReg</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::dsub_0" title='llvm::ARM::dsub_0' data-ref="llvm::ARM::dsub_0" data-ref-filename="llvm..ARM..dsub_0">dsub_0</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::DefineNoRead" title='llvm::RegState::DefineNoRead' data-ref="llvm::RegState::DefineNoRead" data-ref-filename="llvm..RegState..DefineNoRead">DefineNoRead</a>, <a class="local col6 ref" href="#246TRI" title='TRI' data-ref="246TRI" data-ref-filename="246TRI">TRI</a>);</td></tr>
<tr><th id="1511">1511</th><td>      <a class="local col6 ref" href="#256MIB" title='MIB' data-ref="256MIB" data-ref-filename="256MIB">MIB</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="member fn" href="#_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" title='llvm::ARMBaseInstrInfo::AddDReg' data-ref="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE">AddDReg</a>(<span class='refarg'><a class="local col6 ref" href="#256MIB" title='MIB' data-ref="256MIB" data-ref-filename="256MIB">MIB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#243DestReg" title='DestReg' data-ref="243DestReg" data-ref-filename="243DestReg">DestReg</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::dsub_1" title='llvm::ARM::dsub_1' data-ref="llvm::ARM::dsub_1" data-ref-filename="llvm..ARM..dsub_1">dsub_1</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::DefineNoRead" title='llvm::RegState::DefineNoRead' data-ref="llvm::RegState::DefineNoRead" data-ref-filename="llvm..RegState..DefineNoRead">DefineNoRead</a>, <a class="local col6 ref" href="#246TRI" title='TRI' data-ref="246TRI" data-ref-filename="246TRI">TRI</a>);</td></tr>
<tr><th id="1512">1512</th><td>      <a class="local col6 ref" href="#256MIB" title='MIB' data-ref="256MIB" data-ref-filename="256MIB">MIB</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="member fn" href="#_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" title='llvm::ARMBaseInstrInfo::AddDReg' data-ref="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE">AddDReg</a>(<span class='refarg'><a class="local col6 ref" href="#256MIB" title='MIB' data-ref="256MIB" data-ref-filename="256MIB">MIB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#243DestReg" title='DestReg' data-ref="243DestReg" data-ref-filename="243DestReg">DestReg</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::dsub_2" title='llvm::ARM::dsub_2' data-ref="llvm::ARM::dsub_2" data-ref-filename="llvm..ARM..dsub_2">dsub_2</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::DefineNoRead" title='llvm::RegState::DefineNoRead' data-ref="llvm::RegState::DefineNoRead" data-ref-filename="llvm..RegState..DefineNoRead">DefineNoRead</a>, <a class="local col6 ref" href="#246TRI" title='TRI' data-ref="246TRI" data-ref-filename="246TRI">TRI</a>);</td></tr>
<tr><th id="1513">1513</th><td>      <a class="local col6 ref" href="#256MIB" title='MIB' data-ref="256MIB" data-ref-filename="256MIB">MIB</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="member fn" href="#_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" title='llvm::ARMBaseInstrInfo::AddDReg' data-ref="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE">AddDReg</a>(<span class='refarg'><a class="local col6 ref" href="#256MIB" title='MIB' data-ref="256MIB" data-ref-filename="256MIB">MIB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#243DestReg" title='DestReg' data-ref="243DestReg" data-ref-filename="243DestReg">DestReg</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::dsub_3" title='llvm::ARM::dsub_3' data-ref="llvm::ARM::dsub_3" data-ref-filename="llvm..ARM..dsub_3">dsub_3</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::DefineNoRead" title='llvm::RegState::DefineNoRead' data-ref="llvm::RegState::DefineNoRead" data-ref-filename="llvm..RegState..DefineNoRead">DefineNoRead</a>, <a class="local col6 ref" href="#246TRI" title='TRI' data-ref="246TRI" data-ref-filename="246TRI">TRI</a>);</td></tr>
<tr><th id="1514">1514</th><td>      <a class="local col6 ref" href="#256MIB" title='MIB' data-ref="256MIB" data-ref-filename="256MIB">MIB</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="member fn" href="#_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" title='llvm::ARMBaseInstrInfo::AddDReg' data-ref="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE">AddDReg</a>(<span class='refarg'><a class="local col6 ref" href="#256MIB" title='MIB' data-ref="256MIB" data-ref-filename="256MIB">MIB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#243DestReg" title='DestReg' data-ref="243DestReg" data-ref-filename="243DestReg">DestReg</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::dsub_4" title='llvm::ARM::dsub_4' data-ref="llvm::ARM::dsub_4" data-ref-filename="llvm..ARM..dsub_4">dsub_4</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::DefineNoRead" title='llvm::RegState::DefineNoRead' data-ref="llvm::RegState::DefineNoRead" data-ref-filename="llvm..RegState..DefineNoRead">DefineNoRead</a>, <a class="local col6 ref" href="#246TRI" title='TRI' data-ref="246TRI" data-ref-filename="246TRI">TRI</a>);</td></tr>
<tr><th id="1515">1515</th><td>      <a class="local col6 ref" href="#256MIB" title='MIB' data-ref="256MIB" data-ref-filename="256MIB">MIB</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="member fn" href="#_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" title='llvm::ARMBaseInstrInfo::AddDReg' data-ref="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE">AddDReg</a>(<span class='refarg'><a class="local col6 ref" href="#256MIB" title='MIB' data-ref="256MIB" data-ref-filename="256MIB">MIB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#243DestReg" title='DestReg' data-ref="243DestReg" data-ref-filename="243DestReg">DestReg</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::dsub_5" title='llvm::ARM::dsub_5' data-ref="llvm::ARM::dsub_5" data-ref-filename="llvm..ARM..dsub_5">dsub_5</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::DefineNoRead" title='llvm::RegState::DefineNoRead' data-ref="llvm::RegState::DefineNoRead" data-ref-filename="llvm..RegState..DefineNoRead">DefineNoRead</a>, <a class="local col6 ref" href="#246TRI" title='TRI' data-ref="246TRI" data-ref-filename="246TRI">TRI</a>);</td></tr>
<tr><th id="1516">1516</th><td>      <a class="local col6 ref" href="#256MIB" title='MIB' data-ref="256MIB" data-ref-filename="256MIB">MIB</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="member fn" href="#_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" title='llvm::ARMBaseInstrInfo::AddDReg' data-ref="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE">AddDReg</a>(<span class='refarg'><a class="local col6 ref" href="#256MIB" title='MIB' data-ref="256MIB" data-ref-filename="256MIB">MIB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#243DestReg" title='DestReg' data-ref="243DestReg" data-ref-filename="243DestReg">DestReg</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::dsub_6" title='llvm::ARM::dsub_6' data-ref="llvm::ARM::dsub_6" data-ref-filename="llvm..ARM..dsub_6">dsub_6</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::DefineNoRead" title='llvm::RegState::DefineNoRead' data-ref="llvm::RegState::DefineNoRead" data-ref-filename="llvm..RegState..DefineNoRead">DefineNoRead</a>, <a class="local col6 ref" href="#246TRI" title='TRI' data-ref="246TRI" data-ref-filename="246TRI">TRI</a>);</td></tr>
<tr><th id="1517">1517</th><td>      <a class="local col6 ref" href="#256MIB" title='MIB' data-ref="256MIB" data-ref-filename="256MIB">MIB</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="member fn" href="#_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" title='llvm::ARMBaseInstrInfo::AddDReg' data-ref="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE">AddDReg</a>(<span class='refarg'><a class="local col6 ref" href="#256MIB" title='MIB' data-ref="256MIB" data-ref-filename="256MIB">MIB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#243DestReg" title='DestReg' data-ref="243DestReg" data-ref-filename="243DestReg">DestReg</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::dsub_7" title='llvm::ARM::dsub_7' data-ref="llvm::ARM::dsub_7" data-ref-filename="llvm..ARM..dsub_7">dsub_7</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::DefineNoRead" title='llvm::RegState::DefineNoRead' data-ref="llvm::RegState::DefineNoRead" data-ref-filename="llvm..RegState..DefineNoRead">DefineNoRead</a>, <a class="local col6 ref" href="#246TRI" title='TRI' data-ref="246TRI" data-ref-filename="246TRI">TRI</a>);</td></tr>
<tr><th id="1518">1518</th><td>      <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register18isPhysicalRegisterEj" title='llvm::Register::isPhysicalRegister' data-ref="_ZN4llvm8Register18isPhysicalRegisterEj" data-ref-filename="_ZN4llvm8Register18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#243DestReg" title='DestReg' data-ref="243DestReg" data-ref-filename="243DestReg">DestReg</a>))</td></tr>
<tr><th id="1519">1519</th><td>        <a class="local col6 ref" href="#256MIB" title='MIB' data-ref="256MIB" data-ref-filename="256MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#243DestReg" title='DestReg' data-ref="243DestReg" data-ref-filename="243DestReg">DestReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::ImplicitDefine" title='llvm::RegState::ImplicitDefine' data-ref="llvm::RegState::ImplicitDefine" data-ref-filename="llvm..RegState..ImplicitDefine">ImplicitDefine</a>);</td></tr>
<tr><th id="1520">1520</th><td>    } <b>else</b></td></tr>
<tr><th id="1521">1521</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown reg class!"</q>);</td></tr>
<tr><th id="1522">1522</th><td>    <b>break</b>;</td></tr>
<tr><th id="1523">1523</th><td>  <b>default</b>:</td></tr>
<tr><th id="1524">1524</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown regclass!"</q>);</td></tr>
<tr><th id="1525">1525</th><td>  }</td></tr>
<tr><th id="1526">1526</th><td>}</td></tr>
<tr><th id="1527">1527</th><td></td></tr>
<tr><th id="1528">1528</th><td><em>unsigned</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi" title='llvm::ARMBaseInstrInfo::isLoadFromStackSlot' data-ref="_ZNK4llvm16ARMBaseInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi">isLoadFromStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="257MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="257MI" data-ref-filename="257MI">MI</dfn>,</td></tr>
<tr><th id="1529">1529</th><td>                                               <em>int</em> &amp;<dfn class="local col8 decl" id="258FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="258FrameIndex" data-ref-filename="258FrameIndex">FrameIndex</dfn>) <em>const</em> {</td></tr>
<tr><th id="1530">1530</th><td>  <b>switch</b> (<a class="local col7 ref" href="#257MI" title='MI' data-ref="257MI" data-ref-filename="257MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1531">1531</th><td>  <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1532">1532</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDRrs" title='llvm::ARM::LDRrs' data-ref="llvm::ARM::LDRrs" data-ref-filename="llvm..ARM..LDRrs">LDRrs</a>:</td></tr>
<tr><th id="1533">1533</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRs" title='llvm::ARM::t2LDRs' data-ref="llvm::ARM::t2LDRs" data-ref-filename="llvm..ARM..t2LDRs">t2LDRs</a>:  <i>// FIXME: don't use t2LDRs to access frame.</i></td></tr>
<tr><th id="1534">1534</th><td>    <b>if</b> (<a class="local col7 ref" href="#257MI" title='MI' data-ref="257MI" data-ref-filename="257MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv" data-ref-filename="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>() &amp;&amp; <a class="local col7 ref" href="#257MI" title='MI' data-ref="257MI" data-ref-filename="257MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp;</td></tr>
<tr><th id="1535">1535</th><td>        <a class="local col7 ref" href="#257MI" title='MI' data-ref="257MI" data-ref-filename="257MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; <a class="local col7 ref" href="#257MI" title='MI' data-ref="257MI" data-ref-filename="257MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <var>0</var> &amp;&amp;</td></tr>
<tr><th id="1536">1536</th><td>        <a class="local col7 ref" href="#257MI" title='MI' data-ref="257MI" data-ref-filename="257MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>0</var>) {</td></tr>
<tr><th id="1537">1537</th><td>      <a class="local col8 ref" href="#258FrameIndex" title='FrameIndex' data-ref="258FrameIndex" data-ref-filename="258FrameIndex">FrameIndex</a> = <a class="local col7 ref" href="#257MI" title='MI' data-ref="257MI" data-ref-filename="257MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv" data-ref-filename="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="1538">1538</th><td>      <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#257MI" title='MI' data-ref="257MI" data-ref-filename="257MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1539">1539</th><td>    }</td></tr>
<tr><th id="1540">1540</th><td>    <b>break</b>;</td></tr>
<tr><th id="1541">1541</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDRi12" title='llvm::ARM::LDRi12' data-ref="llvm::ARM::LDRi12" data-ref-filename="llvm..ARM..LDRi12">LDRi12</a>:</td></tr>
<tr><th id="1542">1542</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRi12" title='llvm::ARM::t2LDRi12' data-ref="llvm::ARM::t2LDRi12" data-ref-filename="llvm..ARM..t2LDRi12">t2LDRi12</a>:</td></tr>
<tr><th id="1543">1543</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tLDRspi" title='llvm::ARM::tLDRspi' data-ref="llvm::ARM::tLDRspi" data-ref-filename="llvm..ARM..tLDRspi">tLDRspi</a>:</td></tr>
<tr><th id="1544">1544</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLDRD" title='llvm::ARM::VLDRD' data-ref="llvm::ARM::VLDRD" data-ref-filename="llvm..ARM..VLDRD">VLDRD</a>:</td></tr>
<tr><th id="1545">1545</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLDRS" title='llvm::ARM::VLDRS' data-ref="llvm::ARM::VLDRS" data-ref-filename="llvm..ARM..VLDRS">VLDRS</a>:</td></tr>
<tr><th id="1546">1546</th><td>    <b>if</b> (<a class="local col7 ref" href="#257MI" title='MI' data-ref="257MI" data-ref-filename="257MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv" data-ref-filename="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>() &amp;&amp; <a class="local col7 ref" href="#257MI" title='MI' data-ref="257MI" data-ref-filename="257MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp;</td></tr>
<tr><th id="1547">1547</th><td>        <a class="local col7 ref" href="#257MI" title='MI' data-ref="257MI" data-ref-filename="257MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>0</var>) {</td></tr>
<tr><th id="1548">1548</th><td>      <a class="local col8 ref" href="#258FrameIndex" title='FrameIndex' data-ref="258FrameIndex" data-ref-filename="258FrameIndex">FrameIndex</a> = <a class="local col7 ref" href="#257MI" title='MI' data-ref="257MI" data-ref-filename="257MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv" data-ref-filename="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="1549">1549</th><td>      <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#257MI" title='MI' data-ref="257MI" data-ref-filename="257MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1550">1550</th><td>    }</td></tr>
<tr><th id="1551">1551</th><td>    <b>break</b>;</td></tr>
<tr><th id="1552">1552</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLDR_P0_off" title='llvm::ARM::VLDR_P0_off' data-ref="llvm::ARM::VLDR_P0_off" data-ref-filename="llvm..ARM..VLDR_P0_off">VLDR_P0_off</a>:</td></tr>
<tr><th id="1553">1553</th><td>    <b>if</b> (<a class="local col7 ref" href="#257MI" title='MI' data-ref="257MI" data-ref-filename="257MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv" data-ref-filename="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>() &amp;&amp; <a class="local col7 ref" href="#257MI" title='MI' data-ref="257MI" data-ref-filename="257MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp;</td></tr>
<tr><th id="1554">1554</th><td>        <a class="local col7 ref" href="#257MI" title='MI' data-ref="257MI" data-ref-filename="257MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>0</var>) {</td></tr>
<tr><th id="1555">1555</th><td>      <a class="local col8 ref" href="#258FrameIndex" title='FrameIndex' data-ref="258FrameIndex" data-ref-filename="258FrameIndex">FrameIndex</a> = <a class="local col7 ref" href="#257MI" title='MI' data-ref="257MI" data-ref-filename="257MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv" data-ref-filename="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="1556">1556</th><td>      <b>return</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::P0" title='llvm::ARM::P0' data-ref="llvm::ARM::P0" data-ref-filename="llvm..ARM..P0">P0</a>;</td></tr>
<tr><th id="1557">1557</th><td>    }</td></tr>
<tr><th id="1558">1558</th><td>    <b>break</b>;</td></tr>
<tr><th id="1559">1559</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1q64" title='llvm::ARM::VLD1q64' data-ref="llvm::ARM::VLD1q64" data-ref-filename="llvm..ARM..VLD1q64">VLD1q64</a>:</td></tr>
<tr><th id="1560">1560</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d8TPseudo" title='llvm::ARM::VLD1d8TPseudo' data-ref="llvm::ARM::VLD1d8TPseudo" data-ref-filename="llvm..ARM..VLD1d8TPseudo">VLD1d8TPseudo</a>:</td></tr>
<tr><th id="1561">1561</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d16TPseudo" title='llvm::ARM::VLD1d16TPseudo' data-ref="llvm::ARM::VLD1d16TPseudo" data-ref-filename="llvm..ARM..VLD1d16TPseudo">VLD1d16TPseudo</a>:</td></tr>
<tr><th id="1562">1562</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d32TPseudo" title='llvm::ARM::VLD1d32TPseudo' data-ref="llvm::ARM::VLD1d32TPseudo" data-ref-filename="llvm..ARM..VLD1d32TPseudo">VLD1d32TPseudo</a>:</td></tr>
<tr><th id="1563">1563</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d64TPseudo" title='llvm::ARM::VLD1d64TPseudo' data-ref="llvm::ARM::VLD1d64TPseudo" data-ref-filename="llvm..ARM..VLD1d64TPseudo">VLD1d64TPseudo</a>:</td></tr>
<tr><th id="1564">1564</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d8QPseudo" title='llvm::ARM::VLD1d8QPseudo' data-ref="llvm::ARM::VLD1d8QPseudo" data-ref-filename="llvm..ARM..VLD1d8QPseudo">VLD1d8QPseudo</a>:</td></tr>
<tr><th id="1565">1565</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d16QPseudo" title='llvm::ARM::VLD1d16QPseudo' data-ref="llvm::ARM::VLD1d16QPseudo" data-ref-filename="llvm..ARM..VLD1d16QPseudo">VLD1d16QPseudo</a>:</td></tr>
<tr><th id="1566">1566</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d32QPseudo" title='llvm::ARM::VLD1d32QPseudo' data-ref="llvm::ARM::VLD1d32QPseudo" data-ref-filename="llvm..ARM..VLD1d32QPseudo">VLD1d32QPseudo</a>:</td></tr>
<tr><th id="1567">1567</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d64QPseudo" title='llvm::ARM::VLD1d64QPseudo' data-ref="llvm::ARM::VLD1d64QPseudo" data-ref-filename="llvm..ARM..VLD1d64QPseudo">VLD1d64QPseudo</a>:</td></tr>
<tr><th id="1568">1568</th><td>    <b>if</b> (<a class="local col7 ref" href="#257MI" title='MI' data-ref="257MI" data-ref-filename="257MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv" data-ref-filename="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>() &amp;&amp; <a class="local col7 ref" href="#257MI" title='MI' data-ref="257MI" data-ref-filename="257MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() == <var>0</var>) {</td></tr>
<tr><th id="1569">1569</th><td>      <a class="local col8 ref" href="#258FrameIndex" title='FrameIndex' data-ref="258FrameIndex" data-ref-filename="258FrameIndex">FrameIndex</a> = <a class="local col7 ref" href="#257MI" title='MI' data-ref="257MI" data-ref-filename="257MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv" data-ref-filename="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="1570">1570</th><td>      <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#257MI" title='MI' data-ref="257MI" data-ref-filename="257MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1571">1571</th><td>    }</td></tr>
<tr><th id="1572">1572</th><td>    <b>break</b>;</td></tr>
<tr><th id="1573">1573</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLDMQIA" title='llvm::ARM::VLDMQIA' data-ref="llvm::ARM::VLDMQIA" data-ref-filename="llvm..ARM..VLDMQIA">VLDMQIA</a>:</td></tr>
<tr><th id="1574">1574</th><td>    <b>if</b> (<a class="local col7 ref" href="#257MI" title='MI' data-ref="257MI" data-ref-filename="257MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv" data-ref-filename="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>() &amp;&amp; <a class="local col7 ref" href="#257MI" title='MI' data-ref="257MI" data-ref-filename="257MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() == <var>0</var>) {</td></tr>
<tr><th id="1575">1575</th><td>      <a class="local col8 ref" href="#258FrameIndex" title='FrameIndex' data-ref="258FrameIndex" data-ref-filename="258FrameIndex">FrameIndex</a> = <a class="local col7 ref" href="#257MI" title='MI' data-ref="257MI" data-ref-filename="257MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv" data-ref-filename="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="1576">1576</th><td>      <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#257MI" title='MI' data-ref="257MI" data-ref-filename="257MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1577">1577</th><td>    }</td></tr>
<tr><th id="1578">1578</th><td>    <b>break</b>;</td></tr>
<tr><th id="1579">1579</th><td>  }</td></tr>
<tr><th id="1580">1580</th><td></td></tr>
<tr><th id="1581">1581</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1582">1582</th><td>}</td></tr>
<tr><th id="1583">1583</th><td></td></tr>
<tr><th id="1584">1584</th><td><em>unsigned</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo25isLoadFromStackSlotPostFEERKNS_12MachineInstrERi" title='llvm::ARMBaseInstrInfo::isLoadFromStackSlotPostFE' data-ref="_ZNK4llvm16ARMBaseInstrInfo25isLoadFromStackSlotPostFEERKNS_12MachineInstrERi" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo25isLoadFromStackSlotPostFEERKNS_12MachineInstrERi">isLoadFromStackSlotPostFE</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="259MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="259MI" data-ref-filename="259MI">MI</dfn>,</td></tr>
<tr><th id="1585">1585</th><td>                                                     <em>int</em> &amp;<dfn class="local col0 decl" id="260FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="260FrameIndex" data-ref-filename="260FrameIndex">FrameIndex</dfn>) <em>const</em> {</td></tr>
<tr><th id="1586">1586</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *, <var>1</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col1 decl" id="261Accesses" title='Accesses' data-type='SmallVector&lt;const llvm::MachineMemOperand *, 1&gt;' data-ref="261Accesses" data-ref-filename="261Accesses">Accesses</dfn>;</td></tr>
<tr><th id="1587">1587</th><td>  <b>if</b> (<a class="local col9 ref" href="#259MI" title='MI' data-ref="259MI" data-ref-filename="259MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>() &amp;&amp; <a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo20hasLoadFromStackSlotERKNS_12MachineInstrERNS_15SmallVectorImplIPKNS_17MachineMemOperandEEE" title='llvm::TargetInstrInfo::hasLoadFromStackSlot' data-ref="_ZNK4llvm15TargetInstrInfo20hasLoadFromStackSlotERKNS_12MachineInstrERNS_15SmallVectorImplIPKNS_17MachineMemOperandEEE" data-ref-filename="_ZNK4llvm15TargetInstrInfo20hasLoadFromStackSlotERKNS_12MachineInstrERNS_15SmallVectorImplIPKNS_17MachineMemOperandEEE">hasLoadFromStackSlot</a>(<a class="local col9 ref" href="#259MI" title='MI' data-ref="259MI" data-ref-filename="259MI">MI</a>, <span class='refarg'><a class="local col1 ref" href="#261Accesses" title='Accesses' data-ref="261Accesses" data-ref-filename="261Accesses">Accesses</a></span>) &amp;&amp;</td></tr>
<tr><th id="1588">1588</th><td>      <a class="local col1 ref" href="#261Accesses" title='Accesses' data-ref="261Accesses" data-ref-filename="261Accesses">Accesses</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv" data-ref-filename="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() == <var>1</var>) {</td></tr>
<tr><th id="1589">1589</th><td>    <a class="local col0 ref" href="#260FrameIndex" title='FrameIndex' data-ref="260FrameIndex" data-ref-filename="260FrameIndex">FrameIndex</a> =</td></tr>
<tr><th id="1590">1590</th><td>        <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::FixedStackPseudoSourceValue" title='llvm::FixedStackPseudoSourceValue' data-ref="llvm::FixedStackPseudoSourceValue" data-ref-filename="llvm..FixedStackPseudoSourceValue">FixedStackPseudoSourceValue</a>&gt;(<a class="local col1 ref" href="#261Accesses" title='Accesses' data-ref="261Accesses" data-ref-filename="261Accesses">Accesses</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5frontEv" title='llvm::SmallVectorTemplateCommon::front' data-ref="_ZN4llvm25SmallVectorTemplateCommon5frontEv" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommon5frontEv">front</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand14getPseudoValueEv" title='llvm::MachineMemOperand::getPseudoValue' data-ref="_ZNK4llvm17MachineMemOperand14getPseudoValueEv" data-ref-filename="_ZNK4llvm17MachineMemOperand14getPseudoValueEv">getPseudoValue</a>())</td></tr>
<tr><th id="1591">1591</th><td>            -&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#_ZNK4llvm27FixedStackPseudoSourceValue13getFrameIndexEv" title='llvm::FixedStackPseudoSourceValue::getFrameIndex' data-ref="_ZNK4llvm27FixedStackPseudoSourceValue13getFrameIndexEv" data-ref-filename="_ZNK4llvm27FixedStackPseudoSourceValue13getFrameIndexEv">getFrameIndex</a>();</td></tr>
<tr><th id="1592">1592</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1593">1593</th><td>  }</td></tr>
<tr><th id="1594">1594</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1595">1595</th><td>}</td></tr>
<tr><th id="1596">1596</th><td></td></tr>
<tr><th id="1597">1597</th><td><i class="doc">/// Expands MEMCPY to either LDMIA/STMIA or LDMIA_UPD/STMID_UPD</i></td></tr>
<tr><th id="1598">1598</th><td><i class="doc">/// depending on whether the result is used.</i></td></tr>
<tr><th id="1599">1599</th><td><em>void</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo12expandMEMCPYENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::ARMBaseInstrInfo::expandMEMCPY' data-ref="_ZNK4llvm16ARMBaseInstrInfo12expandMEMCPYENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo12expandMEMCPYENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">expandMEMCPY</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col2 decl" id="262MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="262MI" data-ref-filename="262MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1600">1600</th><td>  <em>bool</em> <dfn class="local col3 decl" id="263isThumb1" title='isThumb1' data-type='bool' data-ref="263isThumb1" data-ref-filename="263isThumb1">isThumb1</dfn> = <a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget12isThumb1OnlyEv" title='llvm::ARMSubtarget::isThumb1Only' data-ref="_ZNK4llvm12ARMSubtarget12isThumb1OnlyEv" data-ref-filename="_ZNK4llvm12ARMSubtarget12isThumb1OnlyEv">isThumb1Only</a>();</td></tr>
<tr><th id="1601">1601</th><td>  <em>bool</em> <dfn class="local col4 decl" id="264isThumb2" title='isThumb2' data-type='bool' data-ref="264isThumb2" data-ref-filename="264isThumb2">isThumb2</dfn> = <a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget8isThumb2Ev" title='llvm::ARMSubtarget::isThumb2' data-ref="_ZNK4llvm12ARMSubtarget8isThumb2Ev" data-ref-filename="_ZNK4llvm12ARMSubtarget8isThumb2Ev">isThumb2</a>();</td></tr>
<tr><th id="1602">1602</th><td>  <em>const</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a> *<dfn class="local col5 decl" id="265TII" title='TII' data-type='const llvm::ARMBaseInstrInfo *' data-ref="265TII" data-ref-filename="265TII">TII</dfn> = <a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="virtual ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget12getInstrInfoEv" title='llvm::ARMSubtarget::getInstrInfo' data-ref="_ZNK4llvm12ARMSubtarget12getInstrInfoEv" data-ref-filename="_ZNK4llvm12ARMSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="1603">1603</th><td></td></tr>
<tr><th id="1604">1604</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <dfn class="local col6 decl" id="266dl" title='dl' data-type='llvm::DebugLoc' data-ref="266dl" data-ref-filename="266dl">dl</dfn> = <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_" data-ref-filename="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col2 ref" href="#262MI" title='MI' data-ref="262MI" data-ref-filename="262MI">MI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1605">1605</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="267BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="267BB" data-ref-filename="267BB">BB</dfn> = <a class="local col2 ref" href="#262MI" title='MI' data-ref="262MI" data-ref-filename="262MI">MI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="1606">1606</th><td></td></tr>
<tr><th id="1607">1607</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1Ev" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1Ev" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1Ev"></a><dfn class="local col8 decl" id="268LDM" title='LDM' data-type='llvm::MachineInstrBuilder' data-ref="268LDM" data-ref-filename="268LDM">LDM</dfn>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1Ev" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1Ev" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1Ev"></a><dfn class="local col9 decl" id="269STM" title='STM' data-type='llvm::MachineInstrBuilder' data-ref="269STM" data-ref-filename="269STM">STM</dfn>;</td></tr>
<tr><th id="1608">1608</th><td>  <b>if</b> (<a class="local col3 ref" href="#263isThumb1" title='isThumb1' data-ref="263isThumb1" data-ref-filename="263isThumb1">isThumb1</a> || !<a class="local col2 ref" href="#262MI" title='MI' data-ref="262MI" data-ref-filename="262MI">MI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv" data-ref-filename="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>()) {</td></tr>
<tr><th id="1609">1609</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> <dfn class="local col0 decl" id="270LDWb" title='LDWb' data-type='llvm::MachineOperand' data-ref="270LDWb" data-ref-filename="270LDWb">LDWb</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#49" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_" data-ref-filename="_ZN4llvm14MachineOperandC1ERKS0_">(</a><a class="local col2 ref" href="#262MI" title='MI' data-ref="262MI" data-ref-filename="262MI">MI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="1610">1610</th><td>    <a class="local col8 ref" href="#268LDM" title='LDM' data-ref="268LDM" data-ref-filename="268LDM">LDM</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="local col7 ref" href="#267BB" title='BB' data-ref="267BB" data-ref-filename="267BB">BB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#262MI" title='MI' data-ref="262MI" data-ref-filename="262MI">MI</a>, <a class="local col6 ref" href="#266dl" title='dl' data-ref="266dl" data-ref-filename="266dl">dl</a>, <a class="local col5 ref" href="#265TII" title='TII' data-ref="265TII" data-ref-filename="265TII">TII</a>-&gt;<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col4 ref" href="#264isThumb2" title='isThumb2' data-ref="264isThumb2" data-ref-filename="264isThumb2">isThumb2</a> ? <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDMIA_UPD" title='llvm::ARM::t2LDMIA_UPD' data-ref="llvm::ARM::t2LDMIA_UPD" data-ref-filename="llvm..ARM..t2LDMIA_UPD">t2LDMIA_UPD</a></td></tr>
<tr><th id="1611">1611</th><td>                                                 : <a class="local col3 ref" href="#263isThumb1" title='isThumb1' data-ref="263isThumb1" data-ref-filename="263isThumb1">isThumb1</a> ? <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tLDMIA_UPD" title='llvm::ARM::tLDMIA_UPD' data-ref="llvm::ARM::tLDMIA_UPD" data-ref-filename="llvm..ARM..tLDMIA_UPD">tLDMIA_UPD</a></td></tr>
<tr><th id="1612">1612</th><td>                                                            : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDMIA_UPD" title='llvm::ARM::LDMIA_UPD' data-ref="llvm::ARM::LDMIA_UPD" data-ref-filename="llvm..ARM..LDMIA_UPD">LDMIA_UPD</a>))</td></tr>
<tr><th id="1613">1613</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col0 ref" href="#270LDWb" title='LDWb' data-ref="270LDWb" data-ref-filename="270LDWb">LDWb</a>);</td></tr>
<tr><th id="1614">1614</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1615">1615</th><td>    <a class="local col8 ref" href="#268LDM" title='LDM' data-ref="268LDM" data-ref-filename="268LDM">LDM</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSEOS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSEOS0_">=</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="local col7 ref" href="#267BB" title='BB' data-ref="267BB" data-ref-filename="267BB">BB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#262MI" title='MI' data-ref="262MI" data-ref-filename="262MI">MI</a>, <a class="local col6 ref" href="#266dl" title='dl' data-ref="266dl" data-ref-filename="266dl">dl</a>, <a class="local col5 ref" href="#265TII" title='TII' data-ref="265TII" data-ref-filename="265TII">TII</a>-&gt;<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col4 ref" href="#264isThumb2" title='isThumb2' data-ref="264isThumb2" data-ref-filename="264isThumb2">isThumb2</a> ? <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDMIA" title='llvm::ARM::t2LDMIA' data-ref="llvm::ARM::t2LDMIA" data-ref-filename="llvm..ARM..t2LDMIA">t2LDMIA</a> : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDMIA" title='llvm::ARM::LDMIA' data-ref="llvm::ARM::LDMIA" data-ref-filename="llvm..ARM..LDMIA">LDMIA</a>));</td></tr>
<tr><th id="1616">1616</th><td>  }</td></tr>
<tr><th id="1617">1617</th><td></td></tr>
<tr><th id="1618">1618</th><td>  <b>if</b> (<a class="local col3 ref" href="#263isThumb1" title='isThumb1' data-ref="263isThumb1" data-ref-filename="263isThumb1">isThumb1</a> || !<a class="local col2 ref" href="#262MI" title='MI' data-ref="262MI" data-ref-filename="262MI">MI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv" data-ref-filename="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>()) {</td></tr>
<tr><th id="1619">1619</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> <dfn class="local col1 decl" id="271STWb" title='STWb' data-type='llvm::MachineOperand' data-ref="271STWb" data-ref-filename="271STWb">STWb</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#49" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_" data-ref-filename="_ZN4llvm14MachineOperandC1ERKS0_">(</a><a class="local col2 ref" href="#262MI" title='MI' data-ref="262MI" data-ref-filename="262MI">MI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="1620">1620</th><td>    <a class="local col9 ref" href="#269STM" title='STM' data-ref="269STM" data-ref-filename="269STM">STM</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="local col7 ref" href="#267BB" title='BB' data-ref="267BB" data-ref-filename="267BB">BB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#262MI" title='MI' data-ref="262MI" data-ref-filename="262MI">MI</a>, <a class="local col6 ref" href="#266dl" title='dl' data-ref="266dl" data-ref-filename="266dl">dl</a>, <a class="local col5 ref" href="#265TII" title='TII' data-ref="265TII" data-ref-filename="265TII">TII</a>-&gt;<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col4 ref" href="#264isThumb2" title='isThumb2' data-ref="264isThumb2" data-ref-filename="264isThumb2">isThumb2</a> ? <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2STMIA_UPD" title='llvm::ARM::t2STMIA_UPD' data-ref="llvm::ARM::t2STMIA_UPD" data-ref-filename="llvm..ARM..t2STMIA_UPD">t2STMIA_UPD</a></td></tr>
<tr><th id="1621">1621</th><td>                                                 : <a class="local col3 ref" href="#263isThumb1" title='isThumb1' data-ref="263isThumb1" data-ref-filename="263isThumb1">isThumb1</a> ? <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tSTMIA_UPD" title='llvm::ARM::tSTMIA_UPD' data-ref="llvm::ARM::tSTMIA_UPD" data-ref-filename="llvm..ARM..tSTMIA_UPD">tSTMIA_UPD</a></td></tr>
<tr><th id="1622">1622</th><td>                                                            : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::STMIA_UPD" title='llvm::ARM::STMIA_UPD' data-ref="llvm::ARM::STMIA_UPD" data-ref-filename="llvm..ARM..STMIA_UPD">STMIA_UPD</a>))</td></tr>
<tr><th id="1623">1623</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col1 ref" href="#271STWb" title='STWb' data-ref="271STWb" data-ref-filename="271STWb">STWb</a>);</td></tr>
<tr><th id="1624">1624</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1625">1625</th><td>    <a class="local col9 ref" href="#269STM" title='STM' data-ref="269STM" data-ref-filename="269STM">STM</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSEOS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSEOS0_">=</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="local col7 ref" href="#267BB" title='BB' data-ref="267BB" data-ref-filename="267BB">BB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#262MI" title='MI' data-ref="262MI" data-ref-filename="262MI">MI</a>, <a class="local col6 ref" href="#266dl" title='dl' data-ref="266dl" data-ref-filename="266dl">dl</a>, <a class="local col5 ref" href="#265TII" title='TII' data-ref="265TII" data-ref-filename="265TII">TII</a>-&gt;<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col4 ref" href="#264isThumb2" title='isThumb2' data-ref="264isThumb2" data-ref-filename="264isThumb2">isThumb2</a> ? <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2STMIA" title='llvm::ARM::t2STMIA' data-ref="llvm::ARM::t2STMIA" data-ref-filename="llvm..ARM..t2STMIA">t2STMIA</a> : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::STMIA" title='llvm::ARM::STMIA' data-ref="llvm::ARM::STMIA" data-ref-filename="llvm..ARM..STMIA">STMIA</a>));</td></tr>
<tr><th id="1626">1626</th><td>  }</td></tr>
<tr><th id="1627">1627</th><td></td></tr>
<tr><th id="1628">1628</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> <dfn class="local col2 decl" id="272LDBase" title='LDBase' data-type='llvm::MachineOperand' data-ref="272LDBase" data-ref-filename="272LDBase">LDBase</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#49" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_" data-ref-filename="_ZN4llvm14MachineOperandC1ERKS0_">(</a><a class="local col2 ref" href="#262MI" title='MI' data-ref="262MI" data-ref-filename="262MI">MI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>));</td></tr>
<tr><th id="1629">1629</th><td>  <a class="local col8 ref" href="#268LDM" title='LDM' data-ref="268LDM" data-ref-filename="268LDM">LDM</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col2 ref" href="#272LDBase" title='LDBase' data-ref="272LDBase" data-ref-filename="272LDBase">LDBase</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1630">1630</th><td></td></tr>
<tr><th id="1631">1631</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> <dfn class="local col3 decl" id="273STBase" title='STBase' data-type='llvm::MachineOperand' data-ref="273STBase" data-ref-filename="273STBase">STBase</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#49" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_" data-ref-filename="_ZN4llvm14MachineOperandC1ERKS0_">(</a><a class="local col2 ref" href="#262MI" title='MI' data-ref="262MI" data-ref-filename="262MI">MI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="1632">1632</th><td>  <a class="local col9 ref" href="#269STM" title='STM' data-ref="269STM" data-ref-filename="269STM">STM</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col3 ref" href="#273STBase" title='STBase' data-ref="273STBase" data-ref-filename="273STBase">STBase</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1633">1633</th><td></td></tr>
<tr><th id="1634">1634</th><td>  <i>// Sort the scratch registers into ascending order.</i></td></tr>
<tr><th id="1635">1635</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col4 decl" id="274TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="274TRI" data-ref-filename="274TRI">TRI</dfn> = <a class="virtual member fn" href="ARMBaseInstrInfo.h.html#_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv" title='llvm::ARMBaseInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="1636">1636</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>6</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col5 decl" id="275ScratchRegs" title='ScratchRegs' data-type='SmallVector&lt;unsigned int, 6&gt;' data-ref="275ScratchRegs" data-ref-filename="275ScratchRegs">ScratchRegs</dfn>;</td></tr>
<tr><th id="1637">1637</th><td>  <b>for</b>(<em>unsigned</em> <dfn class="local col6 decl" id="276I" title='I' data-type='unsigned int' data-ref="276I" data-ref-filename="276I">I</dfn> = <var>5</var>; <a class="local col6 ref" href="#276I" title='I' data-ref="276I" data-ref-filename="276I">I</a> &lt; <a class="local col2 ref" href="#262MI" title='MI' data-ref="262MI" data-ref-filename="262MI">MI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); ++<a class="local col6 ref" href="#276I" title='I' data-ref="276I" data-ref-filename="276I">I</a>)</td></tr>
<tr><th id="1638">1638</th><td>    <a class="local col5 ref" href="#275ScratchRegs" title='ScratchRegs' data-ref="275ScratchRegs" data-ref-filename="275ScratchRegs">ScratchRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col2 ref" href="#262MI" title='MI' data-ref="262MI" data-ref-filename="262MI">MI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#276I" title='I' data-ref="276I" data-ref-filename="276I">I</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1639">1639</th><td>  <span class="namespace">llvm::</span><a class="tu ref fn" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm4sortEOT_T0_" title='llvm::sort' data-use='c' data-ref="_ZN4llvm4sortEOT_T0_" data-ref-filename="_ZN4llvm4sortEOT_T0_">sort</a>(<span class='refarg'><a class="local col5 ref" href="#275ScratchRegs" title='ScratchRegs' data-ref="275ScratchRegs" data-ref-filename="275ScratchRegs">ScratchRegs</a></span>,</td></tr>
<tr><th id="1640">1640</th><td>             [&amp;<a class="local col4 ref" href="#274TRI" title='TRI' data-ref="274TRI" data-ref-filename="274TRI">TRI</a>](<em>const</em> <em>unsigned</em> &amp;<dfn class="local col7 decl" id="277Reg1" title='Reg1' data-type='const unsigned int &amp;' data-ref="277Reg1" data-ref-filename="277Reg1">Reg1</dfn>, <em>const</em> <em>unsigned</em> &amp;<dfn class="local col8 decl" id="278Reg2" title='Reg2' data-type='const unsigned int &amp;' data-ref="278Reg2" data-ref-filename="278Reg2">Reg2</dfn>) -&gt; <em>bool</em> {</td></tr>
<tr><th id="1641">1641</th><td>               <b>return</b> <a class="local col4 ref" href="#274TRI" title='TRI' data-ref="274TRI" data-ref-filename="274TRI">TRI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE">getEncodingValue</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col7 ref" href="#277Reg1" title='Reg1' data-ref="277Reg1" data-ref-filename="277Reg1">Reg1</a>) &lt;</td></tr>
<tr><th id="1642">1642</th><td>                      <a class="local col4 ref" href="#274TRI" title='TRI' data-ref="274TRI" data-ref-filename="274TRI">TRI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE">getEncodingValue</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col8 ref" href="#278Reg2" title='Reg2' data-ref="278Reg2" data-ref-filename="278Reg2">Reg2</a>);</td></tr>
<tr><th id="1643">1643</th><td>             });</td></tr>
<tr><th id="1644">1644</th><td></td></tr>
<tr><th id="1645">1645</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col9 decl" id="279Reg" title='Reg' data-type='const unsigned int &amp;' data-ref="279Reg" data-ref-filename="279Reg">Reg</dfn> : <a class="local col5 ref" href="#275ScratchRegs" title='ScratchRegs' data-ref="275ScratchRegs" data-ref-filename="275ScratchRegs">ScratchRegs</a>) {</td></tr>
<tr><th id="1646">1646</th><td>    <a class="local col8 ref" href="#268LDM" title='LDM' data-ref="268LDM" data-ref-filename="268LDM">LDM</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col9 ref" href="#279Reg" title='Reg' data-ref="279Reg" data-ref-filename="279Reg">Reg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a>);</td></tr>
<tr><th id="1647">1647</th><td>    <a class="local col9 ref" href="#269STM" title='STM' data-ref="269STM" data-ref-filename="269STM">STM</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col9 ref" href="#279Reg" title='Reg' data-ref="279Reg" data-ref-filename="279Reg">Reg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>);</td></tr>
<tr><th id="1648">1648</th><td>  }</td></tr>
<tr><th id="1649">1649</th><td></td></tr>
<tr><th id="1650">1650</th><td>  <a class="local col7 ref" href="#267BB" title='BB' data-ref="267BB" data-ref-filename="267BB">BB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#262MI" title='MI' data-ref="262MI" data-ref-filename="262MI">MI</a>);</td></tr>
<tr><th id="1651">1651</th><td>}</td></tr>
<tr><th id="1652">1652</th><td></td></tr>
<tr><th id="1653">1653</th><td><em>bool</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo18expandPostRAPseudoERNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::expandPostRAPseudo' data-ref="_ZNK4llvm16ARMBaseInstrInfo18expandPostRAPseudoERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo18expandPostRAPseudoERNS_12MachineInstrE">expandPostRAPseudo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="280MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="280MI" data-ref-filename="280MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1654">1654</th><td>  <b>if</b> (<a class="local col0 ref" href="#280MI" title='MI' data-ref="280MI" data-ref-filename="280MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#135" title='llvm::TargetOpcode::LOAD_STACK_GUARD' data-ref="llvm::TargetOpcode::LOAD_STACK_GUARD" data-ref-filename="llvm..TargetOpcode..LOAD_STACK_GUARD">LOAD_STACK_GUARD</a>) {</td></tr>
<tr><th id="1655">1655</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(getSubtarget().getTargetTriple().isOSBinFormatMachO() &amp;&amp;</td></tr>
<tr><th id="1656">1656</th><td>           <q>"LOAD_STACK_GUARD currently supported only for MachO."</q>);</td></tr>
<tr><th id="1657">1657</th><td>    <a class="virtual member fn" href="ARMBaseInstrInfo.h.html#_ZNK4llvm16ARMBaseInstrInfo20expandLoadStackGuardENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::ARMBaseInstrInfo::expandLoadStackGuard' data-ref="_ZNK4llvm16ARMBaseInstrInfo20expandLoadStackGuardENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo20expandLoadStackGuardENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">expandLoadStackGuard</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col0 ref" href="#280MI" title='MI' data-ref="280MI" data-ref-filename="280MI">MI</a>);</td></tr>
<tr><th id="1658">1658</th><td>    <a class="local col0 ref" href="#280MI" title='MI' data-ref="280MI" data-ref-filename="280MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col0 ref" href="#280MI" title='MI' data-ref="280MI" data-ref-filename="280MI">MI</a>);</td></tr>
<tr><th id="1659">1659</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1660">1660</th><td>  }</td></tr>
<tr><th id="1661">1661</th><td></td></tr>
<tr><th id="1662">1662</th><td>  <b>if</b> (<a class="local col0 ref" href="#280MI" title='MI' data-ref="280MI" data-ref-filename="280MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MEMCPY" title='llvm::ARM::MEMCPY' data-ref="llvm::ARM::MEMCPY" data-ref-filename="llvm..ARM..MEMCPY">MEMCPY</a>) {</td></tr>
<tr><th id="1663">1663</th><td>    <a class="member fn" href="#_ZNK4llvm16ARMBaseInstrInfo12expandMEMCPYENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::ARMBaseInstrInfo::expandMEMCPY' data-ref="_ZNK4llvm16ARMBaseInstrInfo12expandMEMCPYENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo12expandMEMCPYENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">expandMEMCPY</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col0 ref" href="#280MI" title='MI' data-ref="280MI" data-ref-filename="280MI">MI</a>);</td></tr>
<tr><th id="1664">1664</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1665">1665</th><td>  }</td></tr>
<tr><th id="1666">1666</th><td></td></tr>
<tr><th id="1667">1667</th><td>  <i>// This hook gets to expand COPY instructions before they become</i></td></tr>
<tr><th id="1668">1668</th><td><i>  // copyPhysReg() calls.  Look for VMOVS instructions that can legally be</i></td></tr>
<tr><th id="1669">1669</th><td><i>  // widened to VMOVD.  We prefer the VMOVD when possible because it may be</i></td></tr>
<tr><th id="1670">1670</th><td><i>  // changed into a VORR that can go down the NEON pipeline.</i></td></tr>
<tr><th id="1671">1671</th><td>  <b>if</b> (!<a class="local col0 ref" href="#280MI" title='MI' data-ref="280MI" data-ref-filename="280MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv" data-ref-filename="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>() || <a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget14dontWidenVMOVSEv" title='llvm::ARMSubtarget::dontWidenVMOVS' data-ref="_ZNK4llvm12ARMSubtarget14dontWidenVMOVSEv" data-ref-filename="_ZNK4llvm12ARMSubtarget14dontWidenVMOVSEv">dontWidenVMOVS</a>() || !<a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7hasFP64Ev" title='llvm::ARMSubtarget::hasFP64' data-ref="_ZNK4llvm12ARMSubtarget7hasFP64Ev" data-ref-filename="_ZNK4llvm12ARMSubtarget7hasFP64Ev">hasFP64</a>())</td></tr>
<tr><th id="1672">1672</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1673">1673</th><td></td></tr>
<tr><th id="1674">1674</th><td>  <i>// Look for a copy between even S-registers.  That is where we keep floats</i></td></tr>
<tr><th id="1675">1675</th><td><i>  // when using NEON v2f32 instructions for f32 arithmetic.</i></td></tr>
<tr><th id="1676">1676</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="281DstRegS" title='DstRegS' data-type='llvm::Register' data-ref="281DstRegS" data-ref-filename="281DstRegS">DstRegS</dfn> = <a class="local col0 ref" href="#280MI" title='MI' data-ref="280MI" data-ref-filename="280MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1677">1677</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="282SrcRegS" title='SrcRegS' data-type='llvm::Register' data-ref="282SrcRegS" data-ref-filename="282SrcRegS">SrcRegS</dfn> = <a class="local col0 ref" href="#280MI" title='MI' data-ref="280MI" data-ref-filename="280MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1678">1678</th><td>  <b>if</b> (!<span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::SPRRegClass" title='llvm::ARM::SPRRegClass' data-ref="llvm::ARM::SPRRegClass" data-ref-filename="llvm..ARM..SPRRegClass">SPRRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#281DstRegS" title='DstRegS' data-ref="281DstRegS" data-ref-filename="281DstRegS">DstRegS</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#282SrcRegS" title='SrcRegS' data-ref="282SrcRegS" data-ref-filename="282SrcRegS">SrcRegS</a>))</td></tr>
<tr><th id="1679">1679</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1680">1680</th><td></td></tr>
<tr><th id="1681">1681</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col3 decl" id="283TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="283TRI" data-ref-filename="283TRI">TRI</dfn> = &amp;<a class="virtual member fn" href="ARMBaseInstrInfo.h.html#_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv" title='llvm::ARMBaseInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="1682">1682</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="284DstRegD" title='DstRegD' data-type='unsigned int' data-ref="284DstRegD" data-ref-filename="284DstRegD">DstRegD</dfn> = <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col3 ref" href="#283TRI" title='TRI' data-ref="283TRI" data-ref-filename="283TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getMatchingSuperReg' data-ref="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE">getMatchingSuperReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col1 ref" href="#281DstRegS" title='DstRegS' data-ref="281DstRegS" data-ref-filename="281DstRegS">DstRegS</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::ssub_0" title='llvm::ARM::ssub_0' data-ref="llvm::ARM::ssub_0" data-ref-filename="llvm..ARM..ssub_0">ssub_0</a>,</td></tr>
<tr><th id="1683">1683</th><td>                                              &amp;<span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::DPRRegClass" title='llvm::ARM::DPRRegClass' data-ref="llvm::ARM::DPRRegClass" data-ref-filename="llvm..ARM..DPRRegClass">DPRRegClass</a>);</td></tr>
<tr><th id="1684">1684</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="285SrcRegD" title='SrcRegD' data-type='unsigned int' data-ref="285SrcRegD" data-ref-filename="285SrcRegD">SrcRegD</dfn> = <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col3 ref" href="#283TRI" title='TRI' data-ref="283TRI" data-ref-filename="283TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getMatchingSuperReg' data-ref="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE">getMatchingSuperReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col2 ref" href="#282SrcRegS" title='SrcRegS' data-ref="282SrcRegS" data-ref-filename="282SrcRegS">SrcRegS</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::ssub_0" title='llvm::ARM::ssub_0' data-ref="llvm::ARM::ssub_0" data-ref-filename="llvm..ARM..ssub_0">ssub_0</a>,</td></tr>
<tr><th id="1685">1685</th><td>                                              &amp;<span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::DPRRegClass" title='llvm::ARM::DPRRegClass' data-ref="llvm::ARM::DPRRegClass" data-ref-filename="llvm..ARM..DPRRegClass">DPRRegClass</a>);</td></tr>
<tr><th id="1686">1686</th><td>  <b>if</b> (!<a class="local col4 ref" href="#284DstRegD" title='DstRegD' data-ref="284DstRegD" data-ref-filename="284DstRegD">DstRegD</a> || !<a class="local col5 ref" href="#285SrcRegD" title='SrcRegD' data-ref="285SrcRegD" data-ref-filename="285SrcRegD">SrcRegD</a>)</td></tr>
<tr><th id="1687">1687</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1688">1688</th><td></td></tr>
<tr><th id="1689">1689</th><td>  <i>// We want to widen this into a DstRegD = VMOVD SrcRegD copy.  This is only</i></td></tr>
<tr><th id="1690">1690</th><td><i>  // legal if the COPY already defines the full DstRegD, and it isn't a</i></td></tr>
<tr><th id="1691">1691</th><td><i>  // sub-register insertion.</i></td></tr>
<tr><th id="1692">1692</th><td>  <b>if</b> (!<a class="local col0 ref" href="#280MI" title='MI' data-ref="280MI" data-ref-filename="280MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr15definesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::definesRegister' data-ref="_ZNK4llvm12MachineInstr15definesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr15definesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">definesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#284DstRegD" title='DstRegD' data-ref="284DstRegD" data-ref-filename="284DstRegD">DstRegD</a>, <a class="local col3 ref" href="#283TRI" title='TRI' data-ref="283TRI" data-ref-filename="283TRI">TRI</a>) || <a class="local col0 ref" href="#280MI" title='MI' data-ref="280MI" data-ref-filename="280MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">readsRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#284DstRegD" title='DstRegD' data-ref="284DstRegD" data-ref-filename="284DstRegD">DstRegD</a>, <a class="local col3 ref" href="#283TRI" title='TRI' data-ref="283TRI" data-ref-filename="283TRI">TRI</a>))</td></tr>
<tr><th id="1693">1693</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1694">1694</th><td></td></tr>
<tr><th id="1695">1695</th><td>  <i>// A dead copy shouldn't show up here, but reject it just in case.</i></td></tr>
<tr><th id="1696">1696</th><td>  <b>if</b> (<a class="local col0 ref" href="#280MI" title='MI' data-ref="280MI" data-ref-filename="280MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv" data-ref-filename="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>())</td></tr>
<tr><th id="1697">1697</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1698">1698</th><td></td></tr>
<tr><th id="1699">1699</th><td>  <i>// All clear, widen the COPY.</i></td></tr>
<tr><th id="1700">1700</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"widening:    "</q> &lt;&lt; MI);</td></tr>
<tr><th id="1701">1701</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col6 decl" id="286MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="286MIB" data-ref-filename="286MIB">MIB</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">(</a>*<a class="local col0 ref" href="#280MI" title='MI' data-ref="280MI" data-ref-filename="280MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col0 ref" href="#280MI" title='MI' data-ref="280MI" data-ref-filename="280MI">MI</a>);</td></tr>
<tr><th id="1702">1702</th><td></td></tr>
<tr><th id="1703">1703</th><td>  <i>// Get rid of the old implicit-def of DstRegD.  Leave it if it defines a Q-reg</i></td></tr>
<tr><th id="1704">1704</th><td><i>  // or some other super-register.</i></td></tr>
<tr><th id="1705">1705</th><td>  <em>int</em> <dfn class="local col7 decl" id="287ImpDefIdx" title='ImpDefIdx' data-type='int' data-ref="287ImpDefIdx" data-ref-filename="287ImpDefIdx">ImpDefIdx</dfn> = <a class="local col0 ref" href="#280MI" title='MI' data-ref="280MI" data-ref-filename="280MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr25findRegisterDefOperandIdxENS_8RegisterEbbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterDefOperandIdx' data-ref="_ZNK4llvm12MachineInstr25findRegisterDefOperandIdxENS_8RegisterEbbPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr25findRegisterDefOperandIdxENS_8RegisterEbbPKNS_18TargetRegisterInfoE">findRegisterDefOperandIdx</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#284DstRegD" title='DstRegD' data-ref="284DstRegD" data-ref-filename="284DstRegD">DstRegD</a>);</td></tr>
<tr><th id="1706">1706</th><td>  <b>if</b> (<a class="local col7 ref" href="#287ImpDefIdx" title='ImpDefIdx' data-ref="287ImpDefIdx" data-ref-filename="287ImpDefIdx">ImpDefIdx</a> != -<var>1</var>)</td></tr>
<tr><th id="1707">1707</th><td>    <a class="local col0 ref" href="#280MI" title='MI' data-ref="280MI" data-ref-filename="280MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col7 ref" href="#287ImpDefIdx" title='ImpDefIdx' data-ref="287ImpDefIdx" data-ref-filename="287ImpDefIdx">ImpDefIdx</a>);</td></tr>
<tr><th id="1708">1708</th><td></td></tr>
<tr><th id="1709">1709</th><td>  <i>// Change the opcode and operands.</i></td></tr>
<tr><th id="1710">1710</th><td>  <a class="local col0 ref" href="#280MI" title='MI' data-ref="280MI" data-ref-filename="280MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMOVD" title='llvm::ARM::VMOVD' data-ref="llvm::ARM::VMOVD" data-ref-filename="llvm..ARM..VMOVD">VMOVD</a>));</td></tr>
<tr><th id="1711">1711</th><td>  <a class="local col0 ref" href="#280MI" title='MI' data-ref="280MI" data-ref-filename="280MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#284DstRegD" title='DstRegD' data-ref="284DstRegD" data-ref-filename="284DstRegD">DstRegD</a>);</td></tr>
<tr><th id="1712">1712</th><td>  <a class="local col0 ref" href="#280MI" title='MI' data-ref="280MI" data-ref-filename="280MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col5 ref" href="#285SrcRegD" title='SrcRegD' data-ref="285SrcRegD" data-ref-filename="285SrcRegD">SrcRegD</a>);</td></tr>
<tr><th id="1713">1713</th><td>  <a class="local col6 ref" href="#286MIB" title='MIB' data-ref="286MIB" data-ref-filename="286MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1714">1714</th><td></td></tr>
<tr><th id="1715">1715</th><td>  <i>// We are now reading SrcRegD instead of SrcRegS.  This may upset the</i></td></tr>
<tr><th id="1716">1716</th><td><i>  // register scavenger and machine verifier, so we need to indicate that we</i></td></tr>
<tr><th id="1717">1717</th><td><i>  // are reading an undefined value from SrcRegD, but a proper value from</i></td></tr>
<tr><th id="1718">1718</th><td><i>  // SrcRegS.</i></td></tr>
<tr><th id="1719">1719</th><td>  <a class="local col0 ref" href="#280MI" title='MI' data-ref="280MI" data-ref-filename="280MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand10setIsUndefEb" title='llvm::MachineOperand::setIsUndef' data-ref="_ZN4llvm14MachineOperand10setIsUndefEb" data-ref-filename="_ZN4llvm14MachineOperand10setIsUndefEb">setIsUndef</a>();</td></tr>
<tr><th id="1720">1720</th><td>  <a class="local col6 ref" href="#286MIB" title='MIB' data-ref="286MIB" data-ref-filename="286MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#282SrcRegS" title='SrcRegS' data-ref="282SrcRegS" data-ref-filename="282SrcRegS">SrcRegS</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a>);</td></tr>
<tr><th id="1721">1721</th><td></td></tr>
<tr><th id="1722">1722</th><td>  <i>// SrcRegD may actually contain an unrelated value in the ssub_1</i></td></tr>
<tr><th id="1723">1723</th><td><i>  // sub-register.  Don't kill it.  Only kill the ssub_0 sub-register.</i></td></tr>
<tr><th id="1724">1724</th><td>  <b>if</b> (<a class="local col0 ref" href="#280MI" title='MI' data-ref="280MI" data-ref-filename="280MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>()) {</td></tr>
<tr><th id="1725">1725</th><td>    <a class="local col0 ref" href="#280MI" title='MI' data-ref="280MI" data-ref-filename="280MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb" data-ref-filename="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>false</b>);</td></tr>
<tr><th id="1726">1726</th><td>    <a class="local col0 ref" href="#280MI" title='MI' data-ref="280MI" data-ref-filename="280MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr17addRegisterKilledENS_8RegisterEPKNS_18TargetRegisterInfoEb" title='llvm::MachineInstr::addRegisterKilled' data-ref="_ZN4llvm12MachineInstr17addRegisterKilledENS_8RegisterEPKNS_18TargetRegisterInfoEb" data-ref-filename="_ZN4llvm12MachineInstr17addRegisterKilledENS_8RegisterEPKNS_18TargetRegisterInfoEb">addRegisterKilled</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#282SrcRegS" title='SrcRegS' data-ref="282SrcRegS" data-ref-filename="282SrcRegS">SrcRegS</a>, <a class="local col3 ref" href="#283TRI" title='TRI' data-ref="283TRI" data-ref-filename="283TRI">TRI</a>, <b>true</b>);</td></tr>
<tr><th id="1727">1727</th><td>  }</td></tr>
<tr><th id="1728">1728</th><td></td></tr>
<tr><th id="1729">1729</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"replaced by: "</q> &lt;&lt; MI);</td></tr>
<tr><th id="1730">1730</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1731">1731</th><td>}</td></tr>
<tr><th id="1732">1732</th><td></td></tr>
<tr><th id="1733">1733</th><td><i class="doc" data-doc="_ZL12duplicateCPVRN4llvm15MachineFunctionERj">/// Create a copy of a const pool value. Update CPI to the new index and return</i></td></tr>
<tr><th id="1734">1734</th><td><i class="doc" data-doc="_ZL12duplicateCPVRN4llvm15MachineFunctionERj">/// the label UID.</i></td></tr>
<tr><th id="1735">1735</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZL12duplicateCPVRN4llvm15MachineFunctionERj" title='duplicateCPV' data-type='unsigned int duplicateCPV(llvm::MachineFunction &amp; MF, unsigned int &amp; CPI)' data-ref="_ZL12duplicateCPVRN4llvm15MachineFunctionERj" data-ref-filename="_ZL12duplicateCPVRN4llvm15MachineFunctionERj">duplicateCPV</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="288MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="288MF" data-ref-filename="288MF">MF</dfn>, <em>unsigned</em> &amp;<dfn class="local col9 decl" id="289CPI" title='CPI' data-type='unsigned int &amp;' data-ref="289CPI" data-ref-filename="289CPI">CPI</dfn>) {</td></tr>
<tr><th id="1736">1736</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#llvm::MachineConstantPool" title='llvm::MachineConstantPool' data-ref="llvm::MachineConstantPool" data-ref-filename="llvm..MachineConstantPool">MachineConstantPool</a> *<dfn class="local col0 decl" id="290MCP" title='MCP' data-type='llvm::MachineConstantPool *' data-ref="290MCP" data-ref-filename="290MCP">MCP</dfn> = <a class="local col8 ref" href="#288MF" title='MF' data-ref="288MF" data-ref-filename="288MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction15getConstantPoolEv" title='llvm::MachineFunction::getConstantPool' data-ref="_ZN4llvm15MachineFunction15getConstantPoolEv" data-ref-filename="_ZN4llvm15MachineFunction15getConstantPoolEv">getConstantPool</a>();</td></tr>
<tr><th id="1737">1737</th><td>  <a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo" data-ref-filename="llvm..ARMFunctionInfo">ARMFunctionInfo</a> *<dfn class="local col1 decl" id="291AFI" title='AFI' data-type='llvm::ARMFunctionInfo *' data-ref="291AFI" data-ref-filename="291AFI">AFI</dfn> = <a class="local col8 ref" href="#288MF" title='MF' data-ref="288MF" data-ref-filename="288MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo" data-ref-filename="llvm..ARMFunctionInfo">ARMFunctionInfo</a>&gt;();</td></tr>
<tr><th id="1738">1738</th><td></td></tr>
<tr><th id="1739">1739</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#llvm::MachineConstantPoolEntry" title='llvm::MachineConstantPoolEntry' data-ref="llvm::MachineConstantPoolEntry" data-ref-filename="llvm..MachineConstantPoolEntry">MachineConstantPoolEntry</a> &amp;<dfn class="local col2 decl" id="292MCPE" title='MCPE' data-type='const llvm::MachineConstantPoolEntry &amp;' data-ref="292MCPE" data-ref-filename="292MCPE">MCPE</dfn> = <a class="local col0 ref" href="#290MCP" title='MCP' data-ref="290MCP" data-ref-filename="290MCP">MCP</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#_ZNK4llvm19MachineConstantPool12getConstantsEv" title='llvm::MachineConstantPool::getConstants' data-ref="_ZNK4llvm19MachineConstantPool12getConstantsEv" data-ref-filename="_ZNK4llvm19MachineConstantPool12getConstantsEv">getConstants</a>()<span class='ref fn' title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm" data-ref-filename="_ZNKSt6vectorixEm">[<a class="local col9 ref" href="#289CPI" title='CPI' data-ref="289CPI" data-ref-filename="289CPI">CPI</a>]</span>;</td></tr>
<tr><th id="1740">1740</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MCPE.isMachineConstantPoolEntry() &amp;&amp;</td></tr>
<tr><th id="1741">1741</th><td>         <q>"Expecting a machine constantpool entry!"</q>);</td></tr>
<tr><th id="1742">1742</th><td>  <a class="type" href="ARMConstantPoolValue.h.html#llvm::ARMConstantPoolValue" title='llvm::ARMConstantPoolValue' data-ref="llvm::ARMConstantPoolValue" data-ref-filename="llvm..ARMConstantPoolValue">ARMConstantPoolValue</a> *<dfn class="local col3 decl" id="293ACPV" title='ACPV' data-type='llvm::ARMConstantPoolValue *' data-ref="293ACPV" data-ref-filename="293ACPV">ACPV</dfn> =</td></tr>
<tr><th id="1743">1743</th><td>    <b>static_cast</b>&lt;<a class="type" href="ARMConstantPoolValue.h.html#llvm::ARMConstantPoolValue" title='llvm::ARMConstantPoolValue' data-ref="llvm::ARMConstantPoolValue" data-ref-filename="llvm..ARMConstantPoolValue">ARMConstantPoolValue</a>*&gt;(<a class="local col2 ref" href="#292MCPE" title='MCPE' data-ref="292MCPE" data-ref-filename="292MCPE">MCPE</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#llvm::MachineConstantPoolEntry::Val" title='llvm::MachineConstantPoolEntry::Val' data-ref="llvm::MachineConstantPoolEntry::Val" data-ref-filename="llvm..MachineConstantPoolEntry..Val">Val</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#llvm::MachineConstantPoolEntry::(anonymous)::MachineCPVal" title='llvm::MachineConstantPoolEntry::(anonymous union)::MachineCPVal' data-ref="llvm::MachineConstantPoolEntry::(anonymous)::MachineCPVal" data-ref-filename="llvm..MachineConstantPoolEntry..(anonymous)..MachineCPVal">MachineCPVal</a>);</td></tr>
<tr><th id="1744">1744</th><td></td></tr>
<tr><th id="1745">1745</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="294PCLabelId" title='PCLabelId' data-type='unsigned int' data-ref="294PCLabelId" data-ref-filename="294PCLabelId">PCLabelId</dfn> = <a class="local col1 ref" href="#291AFI" title='AFI' data-ref="291AFI" data-ref-filename="291AFI">AFI</a>-&gt;<a class="ref fn" href="ARMMachineFunctionInfo.h.html#_ZN4llvm15ARMFunctionInfo17createPICLabelUIdEv" title='llvm::ARMFunctionInfo::createPICLabelUId' data-ref="_ZN4llvm15ARMFunctionInfo17createPICLabelUIdEv" data-ref-filename="_ZN4llvm15ARMFunctionInfo17createPICLabelUIdEv">createPICLabelUId</a>();</td></tr>
<tr><th id="1746">1746</th><td>  <a class="type" href="ARMConstantPoolValue.h.html#llvm::ARMConstantPoolValue" title='llvm::ARMConstantPoolValue' data-ref="llvm::ARMConstantPoolValue" data-ref-filename="llvm..ARMConstantPoolValue">ARMConstantPoolValue</a> *<dfn class="local col5 decl" id="295NewCPV" title='NewCPV' data-type='llvm::ARMConstantPoolValue *' data-ref="295NewCPV" data-ref-filename="295NewCPV">NewCPV</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="1747">1747</th><td></td></tr>
<tr><th id="1748">1748</th><td>  <i>// FIXME: The below assumes PIC relocation model and that the function</i></td></tr>
<tr><th id="1749">1749</th><td><i>  // is Thumb mode (t1 or t2). PCAdjustment would be 8 for ARM mode PIC, and</i></td></tr>
<tr><th id="1750">1750</th><td><i>  // zero for non-PIC in ARM or Thumb. The callers are all of thumb LDR</i></td></tr>
<tr><th id="1751">1751</th><td><i>  // instructions, so that's probably OK, but is PIC always correct when</i></td></tr>
<tr><th id="1752">1752</th><td><i>  // we get here?</i></td></tr>
<tr><th id="1753">1753</th><td>  <b>if</b> (<a class="local col3 ref" href="#293ACPV" title='ACPV' data-ref="293ACPV" data-ref-filename="293ACPV">ACPV</a>-&gt;<a class="ref fn" href="ARMConstantPoolValue.h.html#_ZNK4llvm20ARMConstantPoolValue13isGlobalValueEv" title='llvm::ARMConstantPoolValue::isGlobalValue' data-ref="_ZNK4llvm20ARMConstantPoolValue13isGlobalValueEv" data-ref-filename="_ZNK4llvm20ARMConstantPoolValue13isGlobalValueEv">isGlobalValue</a>())</td></tr>
<tr><th id="1754">1754</th><td>    <a class="local col5 ref" href="#295NewCPV" title='NewCPV' data-ref="295NewCPV" data-ref-filename="295NewCPV">NewCPV</a> = <a class="type" href="ARMConstantPoolValue.h.html#llvm::ARMConstantPoolConstant" title='llvm::ARMConstantPoolConstant' data-ref="llvm::ARMConstantPoolConstant" data-ref-filename="llvm..ARMConstantPoolConstant">ARMConstantPoolConstant</a>::<a class="ref fn" href="ARMConstantPoolValue.h.html#_ZN4llvm23ARMConstantPoolConstant6CreateEPKNS_8ConstantEjNS_5ARMCP9ARMCPKindEhNS4_13ARMCPModifierEb" title='llvm::ARMConstantPoolConstant::Create' data-ref="_ZN4llvm23ARMConstantPoolConstant6CreateEPKNS_8ConstantEjNS_5ARMCP9ARMCPKindEhNS4_13ARMCPModifierEb" data-ref-filename="_ZN4llvm23ARMConstantPoolConstant6CreateEPKNS_8ConstantEjNS_5ARMCP9ARMCPKindEhNS4_13ARMCPModifierEb">Create</a>(</td></tr>
<tr><th id="1755">1755</th><td>        <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="ARMConstantPoolValue.h.html#llvm::ARMConstantPoolConstant" title='llvm::ARMConstantPoolConstant' data-ref="llvm::ARMConstantPoolConstant" data-ref-filename="llvm..ARMConstantPoolConstant">ARMConstantPoolConstant</a>&gt;(<a class="local col3 ref" href="#293ACPV" title='ACPV' data-ref="293ACPV" data-ref-filename="293ACPV">ACPV</a>)-&gt;<a class="ref fn" href="ARMConstantPoolValue.h.html#_ZNK4llvm23ARMConstantPoolConstant5getGVEv" title='llvm::ARMConstantPoolConstant::getGV' data-ref="_ZNK4llvm23ARMConstantPoolConstant5getGVEv" data-ref-filename="_ZNK4llvm23ARMConstantPoolConstant5getGVEv">getGV</a>(), <a class="local col4 ref" href="#294PCLabelId" title='PCLabelId' data-ref="294PCLabelId" data-ref-filename="294PCLabelId">PCLabelId</a>, <span class="namespace">ARMCP::</span><a class="enum" href="ARMConstantPoolValue.h.html#llvm::ARMCP::CPValue" title='llvm::ARMCP::CPValue' data-ref="llvm::ARMCP::CPValue" data-ref-filename="llvm..ARMCP..CPValue">CPValue</a>,</td></tr>
<tr><th id="1756">1756</th><td>        <var>4</var>, <a class="local col3 ref" href="#293ACPV" title='ACPV' data-ref="293ACPV" data-ref-filename="293ACPV">ACPV</a>-&gt;<a class="ref fn" href="ARMConstantPoolValue.h.html#_ZNK4llvm20ARMConstantPoolValue11getModifierEv" title='llvm::ARMConstantPoolValue::getModifier' data-ref="_ZNK4llvm20ARMConstantPoolValue11getModifierEv" data-ref-filename="_ZNK4llvm20ARMConstantPoolValue11getModifierEv">getModifier</a>(), <a class="local col3 ref" href="#293ACPV" title='ACPV' data-ref="293ACPV" data-ref-filename="293ACPV">ACPV</a>-&gt;<a class="ref fn" href="ARMConstantPoolValue.h.html#_ZNK4llvm20ARMConstantPoolValue21mustAddCurrentAddressEv" title='llvm::ARMConstantPoolValue::mustAddCurrentAddress' data-ref="_ZNK4llvm20ARMConstantPoolValue21mustAddCurrentAddressEv" data-ref-filename="_ZNK4llvm20ARMConstantPoolValue21mustAddCurrentAddressEv">mustAddCurrentAddress</a>());</td></tr>
<tr><th id="1757">1757</th><td>  <b>else</b> <b>if</b> (<a class="local col3 ref" href="#293ACPV" title='ACPV' data-ref="293ACPV" data-ref-filename="293ACPV">ACPV</a>-&gt;<a class="ref fn" href="ARMConstantPoolValue.h.html#_ZNK4llvm20ARMConstantPoolValue11isExtSymbolEv" title='llvm::ARMConstantPoolValue::isExtSymbol' data-ref="_ZNK4llvm20ARMConstantPoolValue11isExtSymbolEv" data-ref-filename="_ZNK4llvm20ARMConstantPoolValue11isExtSymbolEv">isExtSymbol</a>())</td></tr>
<tr><th id="1758">1758</th><td>    <a class="local col5 ref" href="#295NewCPV" title='NewCPV' data-ref="295NewCPV" data-ref-filename="295NewCPV">NewCPV</a> = <a class="type" href="ARMConstantPoolValue.h.html#llvm::ARMConstantPoolSymbol" title='llvm::ARMConstantPoolSymbol' data-ref="llvm::ARMConstantPoolSymbol" data-ref-filename="llvm..ARMConstantPoolSymbol">ARMConstantPoolSymbol</a>::</td></tr>
<tr><th id="1759">1759</th><td>      <a class="ref fn" href="ARMConstantPoolValue.h.html#_ZN4llvm21ARMConstantPoolSymbol6CreateERNS_11LLVMContextENS_9StringRefEjh" title='llvm::ARMConstantPoolSymbol::Create' data-ref="_ZN4llvm21ARMConstantPoolSymbol6CreateERNS_11LLVMContextENS_9StringRefEjh" data-ref-filename="_ZN4llvm21ARMConstantPoolSymbol6CreateERNS_11LLVMContextENS_9StringRefEjh">Create</a>(<span class='refarg'><a class="local col8 ref" href="#288MF" title='MF' data-ref="288MF" data-ref-filename="288MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10getContextEv" title='llvm::Function::getContext' data-ref="_ZNK4llvm8Function10getContextEv" data-ref-filename="_ZNK4llvm8Function10getContextEv">getContext</a>()</span>,</td></tr>
<tr><th id="1760">1760</th><td>             <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="ARMConstantPoolValue.h.html#llvm::ARMConstantPoolSymbol" title='llvm::ARMConstantPoolSymbol' data-ref="llvm::ARMConstantPoolSymbol" data-ref-filename="llvm..ARMConstantPoolSymbol">ARMConstantPoolSymbol</a>&gt;(<a class="local col3 ref" href="#293ACPV" title='ACPV' data-ref="293ACPV" data-ref-filename="293ACPV">ACPV</a>)-&gt;<a class="ref fn" href="ARMConstantPoolValue.h.html#_ZNK4llvm21ARMConstantPoolSymbol9getSymbolEv" title='llvm::ARMConstantPoolSymbol::getSymbol' data-ref="_ZNK4llvm21ARMConstantPoolSymbol9getSymbolEv" data-ref-filename="_ZNK4llvm21ARMConstantPoolSymbol9getSymbolEv">getSymbol</a>(), <a class="local col4 ref" href="#294PCLabelId" title='PCLabelId' data-ref="294PCLabelId" data-ref-filename="294PCLabelId">PCLabelId</a>, <var>4</var>);</td></tr>
<tr><th id="1761">1761</th><td>  <b>else</b> <b>if</b> (<a class="local col3 ref" href="#293ACPV" title='ACPV' data-ref="293ACPV" data-ref-filename="293ACPV">ACPV</a>-&gt;<a class="ref fn" href="ARMConstantPoolValue.h.html#_ZNK4llvm20ARMConstantPoolValue14isBlockAddressEv" title='llvm::ARMConstantPoolValue::isBlockAddress' data-ref="_ZNK4llvm20ARMConstantPoolValue14isBlockAddressEv" data-ref-filename="_ZNK4llvm20ARMConstantPoolValue14isBlockAddressEv">isBlockAddress</a>())</td></tr>
<tr><th id="1762">1762</th><td>    <a class="local col5 ref" href="#295NewCPV" title='NewCPV' data-ref="295NewCPV" data-ref-filename="295NewCPV">NewCPV</a> = <a class="type" href="ARMConstantPoolValue.h.html#llvm::ARMConstantPoolConstant" title='llvm::ARMConstantPoolConstant' data-ref="llvm::ARMConstantPoolConstant" data-ref-filename="llvm..ARMConstantPoolConstant">ARMConstantPoolConstant</a>::</td></tr>
<tr><th id="1763">1763</th><td>      <a class="ref fn" href="ARMConstantPoolValue.h.html#_ZN4llvm23ARMConstantPoolConstant6CreateEPKNS_8ConstantEjNS_5ARMCP9ARMCPKindEh" title='llvm::ARMConstantPoolConstant::Create' data-ref="_ZN4llvm23ARMConstantPoolConstant6CreateEPKNS_8ConstantEjNS_5ARMCP9ARMCPKindEh" data-ref-filename="_ZN4llvm23ARMConstantPoolConstant6CreateEPKNS_8ConstantEjNS_5ARMCP9ARMCPKindEh">Create</a>(<a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="ARMConstantPoolValue.h.html#llvm::ARMConstantPoolConstant" title='llvm::ARMConstantPoolConstant' data-ref="llvm::ARMConstantPoolConstant" data-ref-filename="llvm..ARMConstantPoolConstant">ARMConstantPoolConstant</a>&gt;(<a class="local col3 ref" href="#293ACPV" title='ACPV' data-ref="293ACPV" data-ref-filename="293ACPV">ACPV</a>)-&gt;<a class="ref fn" href="ARMConstantPoolValue.h.html#_ZNK4llvm23ARMConstantPoolConstant15getBlockAddressEv" title='llvm::ARMConstantPoolConstant::getBlockAddress' data-ref="_ZNK4llvm23ARMConstantPoolConstant15getBlockAddressEv" data-ref-filename="_ZNK4llvm23ARMConstantPoolConstant15getBlockAddressEv">getBlockAddress</a>(), <a class="local col4 ref" href="#294PCLabelId" title='PCLabelId' data-ref="294PCLabelId" data-ref-filename="294PCLabelId">PCLabelId</a>,</td></tr>
<tr><th id="1764">1764</th><td>             <span class="namespace">ARMCP::</span><a class="enum" href="ARMConstantPoolValue.h.html#llvm::ARMCP::CPBlockAddress" title='llvm::ARMCP::CPBlockAddress' data-ref="llvm::ARMCP::CPBlockAddress" data-ref-filename="llvm..ARMCP..CPBlockAddress">CPBlockAddress</a>, <var>4</var>);</td></tr>
<tr><th id="1765">1765</th><td>  <b>else</b> <b>if</b> (<a class="local col3 ref" href="#293ACPV" title='ACPV' data-ref="293ACPV" data-ref-filename="293ACPV">ACPV</a>-&gt;<a class="ref fn" href="ARMConstantPoolValue.h.html#_ZNK4llvm20ARMConstantPoolValue6isLSDAEv" title='llvm::ARMConstantPoolValue::isLSDA' data-ref="_ZNK4llvm20ARMConstantPoolValue6isLSDAEv" data-ref-filename="_ZNK4llvm20ARMConstantPoolValue6isLSDAEv">isLSDA</a>())</td></tr>
<tr><th id="1766">1766</th><td>    <a class="local col5 ref" href="#295NewCPV" title='NewCPV' data-ref="295NewCPV" data-ref-filename="295NewCPV">NewCPV</a> = <a class="type" href="ARMConstantPoolValue.h.html#llvm::ARMConstantPoolConstant" title='llvm::ARMConstantPoolConstant' data-ref="llvm::ARMConstantPoolConstant" data-ref-filename="llvm..ARMConstantPoolConstant">ARMConstantPoolConstant</a>::<a class="ref fn" href="ARMConstantPoolValue.h.html#_ZN4llvm23ARMConstantPoolConstant6CreateEPKNS_8ConstantEjNS_5ARMCP9ARMCPKindEh" title='llvm::ARMConstantPoolConstant::Create' data-ref="_ZN4llvm23ARMConstantPoolConstant6CreateEPKNS_8ConstantEjNS_5ARMCP9ARMCPKindEh" data-ref-filename="_ZN4llvm23ARMConstantPoolConstant6CreateEPKNS_8ConstantEjNS_5ARMCP9ARMCPKindEh">Create</a>(&amp;<a class="local col8 ref" href="#288MF" title='MF' data-ref="288MF" data-ref-filename="288MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>(), <a class="local col4 ref" href="#294PCLabelId" title='PCLabelId' data-ref="294PCLabelId" data-ref-filename="294PCLabelId">PCLabelId</a>,</td></tr>
<tr><th id="1767">1767</th><td>                                             <span class="namespace">ARMCP::</span><a class="enum" href="ARMConstantPoolValue.h.html#llvm::ARMCP::CPLSDA" title='llvm::ARMCP::CPLSDA' data-ref="llvm::ARMCP::CPLSDA" data-ref-filename="llvm..ARMCP..CPLSDA">CPLSDA</a>, <var>4</var>);</td></tr>
<tr><th id="1768">1768</th><td>  <b>else</b> <b>if</b> (<a class="local col3 ref" href="#293ACPV" title='ACPV' data-ref="293ACPV" data-ref-filename="293ACPV">ACPV</a>-&gt;<a class="ref fn" href="ARMConstantPoolValue.h.html#_ZNK4llvm20ARMConstantPoolValue19isMachineBasicBlockEv" title='llvm::ARMConstantPoolValue::isMachineBasicBlock' data-ref="_ZNK4llvm20ARMConstantPoolValue19isMachineBasicBlockEv" data-ref-filename="_ZNK4llvm20ARMConstantPoolValue19isMachineBasicBlockEv">isMachineBasicBlock</a>())</td></tr>
<tr><th id="1769">1769</th><td>    <a class="local col5 ref" href="#295NewCPV" title='NewCPV' data-ref="295NewCPV" data-ref-filename="295NewCPV">NewCPV</a> = <a class="type" href="ARMConstantPoolValue.h.html#llvm::ARMConstantPoolMBB" title='llvm::ARMConstantPoolMBB' data-ref="llvm::ARMConstantPoolMBB" data-ref-filename="llvm..ARMConstantPoolMBB">ARMConstantPoolMBB</a>::</td></tr>
<tr><th id="1770">1770</th><td>      <a class="ref fn" href="ARMConstantPoolValue.h.html#_ZN4llvm18ARMConstantPoolMBB6CreateERNS_11LLVMContextEPKNS_17MachineBasicBlockEjh" title='llvm::ARMConstantPoolMBB::Create' data-ref="_ZN4llvm18ARMConstantPoolMBB6CreateERNS_11LLVMContextEPKNS_17MachineBasicBlockEjh" data-ref-filename="_ZN4llvm18ARMConstantPoolMBB6CreateERNS_11LLVMContextEPKNS_17MachineBasicBlockEjh">Create</a>(<span class='refarg'><a class="local col8 ref" href="#288MF" title='MF' data-ref="288MF" data-ref-filename="288MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10getContextEv" title='llvm::Function::getContext' data-ref="_ZNK4llvm8Function10getContextEv" data-ref-filename="_ZNK4llvm8Function10getContextEv">getContext</a>()</span>,</td></tr>
<tr><th id="1771">1771</th><td>             <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="ARMConstantPoolValue.h.html#llvm::ARMConstantPoolMBB" title='llvm::ARMConstantPoolMBB' data-ref="llvm::ARMConstantPoolMBB" data-ref-filename="llvm..ARMConstantPoolMBB">ARMConstantPoolMBB</a>&gt;(<a class="local col3 ref" href="#293ACPV" title='ACPV' data-ref="293ACPV" data-ref-filename="293ACPV">ACPV</a>)-&gt;<a class="ref fn" href="ARMConstantPoolValue.h.html#_ZNK4llvm18ARMConstantPoolMBB6getMBBEv" title='llvm::ARMConstantPoolMBB::getMBB' data-ref="_ZNK4llvm18ARMConstantPoolMBB6getMBBEv" data-ref-filename="_ZNK4llvm18ARMConstantPoolMBB6getMBBEv">getMBB</a>(), <a class="local col4 ref" href="#294PCLabelId" title='PCLabelId' data-ref="294PCLabelId" data-ref-filename="294PCLabelId">PCLabelId</a>, <var>4</var>);</td></tr>
<tr><th id="1772">1772</th><td>  <b>else</b></td></tr>
<tr><th id="1773">1773</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected ARM constantpool value type!!"</q>);</td></tr>
<tr><th id="1774">1774</th><td>  <a class="local col9 ref" href="#289CPI" title='CPI' data-ref="289CPI" data-ref-filename="289CPI">CPI</a> = <a class="local col0 ref" href="#290MCP" title='MCP' data-ref="290MCP" data-ref-filename="290MCP">MCP</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#_ZN4llvm19MachineConstantPool20getConstantPoolIndexEPNS_24MachineConstantPoolValueENS_5AlignE" title='llvm::MachineConstantPool::getConstantPoolIndex' data-ref="_ZN4llvm19MachineConstantPool20getConstantPoolIndexEPNS_24MachineConstantPoolValueENS_5AlignE" data-ref-filename="_ZN4llvm19MachineConstantPool20getConstantPoolIndexEPNS_24MachineConstantPoolValueENS_5AlignE">getConstantPoolIndex</a>(<a class="local col5 ref" href="#295NewCPV" title='NewCPV' data-ref="295NewCPV" data-ref-filename="295NewCPV">NewCPV</a>, <a class="local col2 ref" href="#292MCPE" title='MCPE' data-ref="292MCPE" data-ref-filename="292MCPE">MCPE</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#_ZNK4llvm24MachineConstantPoolEntry8getAlignEv" title='llvm::MachineConstantPoolEntry::getAlign' data-ref="_ZNK4llvm24MachineConstantPoolEntry8getAlignEv" data-ref-filename="_ZNK4llvm24MachineConstantPoolEntry8getAlignEv">getAlign</a>());</td></tr>
<tr><th id="1775">1775</th><td>  <b>return</b> <a class="local col4 ref" href="#294PCLabelId" title='PCLabelId' data-ref="294PCLabelId" data-ref-filename="294PCLabelId">PCLabelId</a>;</td></tr>
<tr><th id="1776">1776</th><td>}</td></tr>
<tr><th id="1777">1777</th><td></td></tr>
<tr><th id="1778">1778</th><td><em>void</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo13reMaterializeERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEjRKS4_RKNS_18TargetRegisterInfoE" title='llvm::ARMBaseInstrInfo::reMaterialize' data-ref="_ZNK4llvm16ARMBaseInstrInfo13reMaterializeERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEjRKS4_RKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo13reMaterializeERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEjRKS4_RKNS_18TargetRegisterInfoE">reMaterialize</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="296MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="296MBB" data-ref-filename="296MBB">MBB</dfn>,</td></tr>
<tr><th id="1779">1779</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col7 decl" id="297I" title='I' data-type='MachineBasicBlock::iterator' data-ref="297I" data-ref-filename="297I">I</dfn>,</td></tr>
<tr><th id="1780">1780</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="298DestReg" title='DestReg' data-type='llvm::Register' data-ref="298DestReg" data-ref-filename="298DestReg">DestReg</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="299SubIdx" title='SubIdx' data-type='unsigned int' data-ref="299SubIdx" data-ref-filename="299SubIdx">SubIdx</dfn>,</td></tr>
<tr><th id="1781">1781</th><td>                                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="300Orig" title='Orig' data-type='const llvm::MachineInstr &amp;' data-ref="300Orig" data-ref-filename="300Orig">Orig</dfn>,</td></tr>
<tr><th id="1782">1782</th><td>                                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col1 decl" id="301TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="301TRI" data-ref-filename="301TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1783">1783</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="302Opcode" title='Opcode' data-type='unsigned int' data-ref="302Opcode" data-ref-filename="302Opcode">Opcode</dfn> = <a class="local col0 ref" href="#300Orig" title='Orig' data-ref="300Orig" data-ref-filename="300Orig">Orig</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1784">1784</th><td>  <b>switch</b> (<a class="local col2 ref" href="#302Opcode" title='Opcode' data-ref="302Opcode" data-ref-filename="302Opcode">Opcode</a>) {</td></tr>
<tr><th id="1785">1785</th><td>  <b>default</b>: {</td></tr>
<tr><th id="1786">1786</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="303MI" title='MI' data-type='llvm::MachineInstr *' data-ref="303MI" data-ref-filename="303MI">MI</dfn> = <a class="local col6 ref" href="#296MBB" title='MBB' data-ref="296MBB" data-ref-filename="296MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction17CloneMachineInstrEPKNS_12MachineInstrE" title='llvm::MachineFunction::CloneMachineInstr' data-ref="_ZN4llvm15MachineFunction17CloneMachineInstrEPKNS_12MachineInstrE" data-ref-filename="_ZN4llvm15MachineFunction17CloneMachineInstrEPKNS_12MachineInstrE">CloneMachineInstr</a>(&amp;<a class="local col0 ref" href="#300Orig" title='Orig' data-ref="300Orig" data-ref-filename="300Orig">Orig</a>);</td></tr>
<tr><th id="1787">1787</th><td>    <a class="local col3 ref" href="#303MI" title='MI' data-ref="303MI" data-ref-filename="303MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr18substituteRegisterENS_8RegisterES1_jRKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::substituteRegister' data-ref="_ZN4llvm12MachineInstr18substituteRegisterENS_8RegisterES1_jRKNS_18TargetRegisterInfoE" data-ref-filename="_ZN4llvm12MachineInstr18substituteRegisterENS_8RegisterES1_jRKNS_18TargetRegisterInfoE">substituteRegister</a>(<a class="local col0 ref" href="#300Orig" title='Orig' data-ref="300Orig" data-ref-filename="300Orig">Orig</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#298DestReg" title='DestReg' data-ref="298DestReg" data-ref-filename="298DestReg">DestReg</a>, <a class="local col9 ref" href="#299SubIdx" title='SubIdx' data-ref="299SubIdx" data-ref-filename="299SubIdx">SubIdx</a>, <a class="local col1 ref" href="#301TRI" title='TRI' data-ref="301TRI" data-ref-filename="301TRI">TRI</a>);</td></tr>
<tr><th id="1788">1788</th><td>    <a class="local col6 ref" href="#296MBB" title='MBB' data-ref="296MBB" data-ref-filename="296MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" data-ref-filename="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#297I" title='I' data-ref="297I" data-ref-filename="297I">I</a>, <a class="local col3 ref" href="#303MI" title='MI' data-ref="303MI" data-ref-filename="303MI">MI</a>);</td></tr>
<tr><th id="1789">1789</th><td>    <b>break</b>;</td></tr>
<tr><th id="1790">1790</th><td>  }</td></tr>
<tr><th id="1791">1791</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tLDRpci_pic" title='llvm::ARM::tLDRpci_pic' data-ref="llvm::ARM::tLDRpci_pic" data-ref-filename="llvm..ARM..tLDRpci_pic">tLDRpci_pic</a>:</td></tr>
<tr><th id="1792">1792</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRpci_pic" title='llvm::ARM::t2LDRpci_pic' data-ref="llvm::ARM::t2LDRpci_pic" data-ref-filename="llvm..ARM..t2LDRpci_pic">t2LDRpci_pic</a>: {</td></tr>
<tr><th id="1793">1793</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="304MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="304MF" data-ref-filename="304MF">MF</dfn> = *<a class="local col6 ref" href="#296MBB" title='MBB' data-ref="296MBB" data-ref-filename="296MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="1794">1794</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="305CPI" title='CPI' data-type='unsigned int' data-ref="305CPI" data-ref-filename="305CPI">CPI</dfn> = <a class="local col0 ref" href="#300Orig" title='Orig' data-ref="300Orig" data-ref-filename="300Orig">Orig</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv" data-ref-filename="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="1795">1795</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="306PCLabelId" title='PCLabelId' data-type='unsigned int' data-ref="306PCLabelId" data-ref-filename="306PCLabelId">PCLabelId</dfn> = <a class="tu ref fn" href="#_ZL12duplicateCPVRN4llvm15MachineFunctionERj" title='duplicateCPV' data-use='c' data-ref="_ZL12duplicateCPVRN4llvm15MachineFunctionERj" data-ref-filename="_ZL12duplicateCPVRN4llvm15MachineFunctionERj">duplicateCPV</a>(<span class='refarg'><a class="local col4 ref" href="#304MF" title='MF' data-ref="304MF" data-ref-filename="304MF">MF</a></span>, <span class='refarg'><a class="local col5 ref" href="#305CPI" title='CPI' data-ref="305CPI" data-ref-filename="305CPI">CPI</a></span>);</td></tr>
<tr><th id="1796">1796</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#296MBB" title='MBB' data-ref="296MBB" data-ref-filename="296MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#297I" title='I' data-ref="297I" data-ref-filename="297I">I</a>, <a class="local col0 ref" href="#300Orig" title='Orig' data-ref="300Orig" data-ref-filename="300Orig">Orig</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col2 ref" href="#302Opcode" title='Opcode' data-ref="302Opcode" data-ref-filename="302Opcode">Opcode</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#298DestReg" title='DestReg' data-ref="298DestReg" data-ref-filename="298DestReg">DestReg</a>)</td></tr>
<tr><th id="1797">1797</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder20addConstantPoolIndexEjij" title='llvm::MachineInstrBuilder::addConstantPoolIndex' data-ref="_ZNK4llvm19MachineInstrBuilder20addConstantPoolIndexEjij" data-ref-filename="_ZNK4llvm19MachineInstrBuilder20addConstantPoolIndexEjij">addConstantPoolIndex</a>(<a class="local col5 ref" href="#305CPI" title='CPI' data-ref="305CPI" data-ref-filename="305CPI">CPI</a>)</td></tr>
<tr><th id="1798">1798</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col6 ref" href="#306PCLabelId" title='PCLabelId' data-ref="306PCLabelId" data-ref-filename="306PCLabelId">PCLabelId</a>)</td></tr>
<tr><th id="1799">1799</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" title='llvm::MachineInstrBuilder::cloneMemRefs' data-ref="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE">cloneMemRefs</a>(<a class="local col0 ref" href="#300Orig" title='Orig' data-ref="300Orig" data-ref-filename="300Orig">Orig</a>);</td></tr>
<tr><th id="1800">1800</th><td>    <b>break</b>;</td></tr>
<tr><th id="1801">1801</th><td>  }</td></tr>
<tr><th id="1802">1802</th><td>  }</td></tr>
<tr><th id="1803">1803</th><td>}</td></tr>
<tr><th id="1804">1804</th><td></td></tr>
<tr><th id="1805">1805</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;</td></tr>
<tr><th id="1806">1806</th><td><a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo9duplicateERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKS4_" title='llvm::ARMBaseInstrInfo::duplicate' data-ref="_ZNK4llvm16ARMBaseInstrInfo9duplicateERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKS4_" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo9duplicateERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKS4_">duplicate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="307MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="307MBB" data-ref-filename="307MBB">MBB</dfn>,</td></tr>
<tr><th id="1807">1807</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col8 decl" id="308InsertBefore" title='InsertBefore' data-type='MachineBasicBlock::iterator' data-ref="308InsertBefore" data-ref-filename="308InsertBefore">InsertBefore</dfn>,</td></tr>
<tr><th id="1808">1808</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="309Orig" title='Orig' data-type='const llvm::MachineInstr &amp;' data-ref="309Orig" data-ref-filename="309Orig">Orig</dfn>) <em>const</em> {</td></tr>
<tr><th id="1809">1809</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="310Cloned" title='Cloned' data-type='llvm::MachineInstr &amp;' data-ref="310Cloned" data-ref-filename="310Cloned">Cloned</dfn> = <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo9duplicateERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKS4_" title='llvm::TargetInstrInfo::duplicate' data-ref="_ZNK4llvm15TargetInstrInfo9duplicateERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKS4_" data-ref-filename="_ZNK4llvm15TargetInstrInfo9duplicateERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKS4_">duplicate</a>(<span class='refarg'><a class="local col7 ref" href="#307MBB" title='MBB' data-ref="307MBB" data-ref-filename="307MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#308InsertBefore" title='InsertBefore' data-ref="308InsertBefore" data-ref-filename="308InsertBefore">InsertBefore</a>, <a class="local col9 ref" href="#309Orig" title='Orig' data-ref="309Orig" data-ref-filename="309Orig">Orig</a>);</td></tr>
<tr><th id="1810">1810</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::instr_iterator" title='llvm::MachineBasicBlock::instr_iterator' data-type='Instructions::iterator' data-ref="llvm::MachineBasicBlock::instr_iterator" data-ref-filename="llvm..MachineBasicBlock..instr_iterator">instr_iterator</a> <dfn class="local col1 decl" id="311I" title='I' data-type='MachineBasicBlock::instr_iterator' data-ref="311I" data-ref-filename="311I">I</dfn> = <a class="local col0 ref" href="#310Cloned" title='Cloned' data-ref="310Cloned" data-ref-filename="310Cloned">Cloned</a>.<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>();</td></tr>
<tr><th id="1811">1811</th><td>  <b>for</b> (;;) {</td></tr>
<tr><th id="1812">1812</th><td>    <b>switch</b> (<a class="local col1 ref" href="#311I" title='I' data-ref="311I" data-ref-filename="311I">I</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1813">1813</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tLDRpci_pic" title='llvm::ARM::tLDRpci_pic' data-ref="llvm::ARM::tLDRpci_pic" data-ref-filename="llvm..ARM..tLDRpci_pic">tLDRpci_pic</a>:</td></tr>
<tr><th id="1814">1814</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRpci_pic" title='llvm::ARM::t2LDRpci_pic' data-ref="llvm::ARM::t2LDRpci_pic" data-ref-filename="llvm..ARM..t2LDRpci_pic">t2LDRpci_pic</a>: {</td></tr>
<tr><th id="1815">1815</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="312MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="312MF" data-ref-filename="312MF">MF</dfn> = *<a class="local col7 ref" href="#307MBB" title='MBB' data-ref="307MBB" data-ref-filename="307MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="1816">1816</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="313CPI" title='CPI' data-type='unsigned int' data-ref="313CPI" data-ref-filename="313CPI">CPI</dfn> = <a class="local col1 ref" href="#311I" title='I' data-ref="311I" data-ref-filename="311I">I</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv" data-ref-filename="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="1817">1817</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="314PCLabelId" title='PCLabelId' data-type='unsigned int' data-ref="314PCLabelId" data-ref-filename="314PCLabelId">PCLabelId</dfn> = <a class="tu ref fn" href="#_ZL12duplicateCPVRN4llvm15MachineFunctionERj" title='duplicateCPV' data-use='c' data-ref="_ZL12duplicateCPVRN4llvm15MachineFunctionERj" data-ref-filename="_ZL12duplicateCPVRN4llvm15MachineFunctionERj">duplicateCPV</a>(<span class='refarg'><a class="local col2 ref" href="#312MF" title='MF' data-ref="312MF" data-ref-filename="312MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#313CPI" title='CPI' data-ref="313CPI" data-ref-filename="313CPI">CPI</a></span>);</td></tr>
<tr><th id="1818">1818</th><td>      <a class="local col1 ref" href="#311I" title='I' data-ref="311I" data-ref-filename="311I">I</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand8setIndexEi" title='llvm::MachineOperand::setIndex' data-ref="_ZN4llvm14MachineOperand8setIndexEi" data-ref-filename="_ZN4llvm14MachineOperand8setIndexEi">setIndex</a>(<a class="local col3 ref" href="#313CPI" title='CPI' data-ref="313CPI" data-ref-filename="313CPI">CPI</a>);</td></tr>
<tr><th id="1819">1819</th><td>      <a class="local col1 ref" href="#311I" title='I' data-ref="311I" data-ref-filename="311I">I</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col4 ref" href="#314PCLabelId" title='PCLabelId' data-ref="314PCLabelId" data-ref-filename="314PCLabelId">PCLabelId</a>);</td></tr>
<tr><th id="1820">1820</th><td>      <b>break</b>;</td></tr>
<tr><th id="1821">1821</th><td>    }</td></tr>
<tr><th id="1822">1822</th><td>    }</td></tr>
<tr><th id="1823">1823</th><td>    <b>if</b> (!<a class="local col1 ref" href="#311I" title='I' data-ref="311I" data-ref-filename="311I">I</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17isBundledWithSuccEv" title='llvm::MachineInstr::isBundledWithSucc' data-ref="_ZNK4llvm12MachineInstr17isBundledWithSuccEv" data-ref-filename="_ZNK4llvm12MachineInstr17isBundledWithSuccEv">isBundledWithSucc</a>())</td></tr>
<tr><th id="1824">1824</th><td>      <b>break</b>;</td></tr>
<tr><th id="1825">1825</th><td>    <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv" data-ref-filename="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col1 ref" href="#311I" title='I' data-ref="311I" data-ref-filename="311I">I</a>;</td></tr>
<tr><th id="1826">1826</th><td>  }</td></tr>
<tr><th id="1827">1827</th><td>  <b>return</b> <a class="local col0 ref" href="#310Cloned" title='Cloned' data-ref="310Cloned" data-ref-filename="310Cloned">Cloned</a>;</td></tr>
<tr><th id="1828">1828</th><td>}</td></tr>
<tr><th id="1829">1829</th><td></td></tr>
<tr><th id="1830">1830</th><td><em>bool</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo16produceSameValueERKNS_12MachineInstrES3_PKNS_19MachineRegisterInfoE" title='llvm::ARMBaseInstrInfo::produceSameValue' data-ref="_ZNK4llvm16ARMBaseInstrInfo16produceSameValueERKNS_12MachineInstrES3_PKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo16produceSameValueERKNS_12MachineInstrES3_PKNS_19MachineRegisterInfoE">produceSameValue</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="315MI0" title='MI0' data-type='const llvm::MachineInstr &amp;' data-ref="315MI0" data-ref-filename="315MI0">MI0</dfn>,</td></tr>
<tr><th id="1831">1831</th><td>                                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="316MI1" title='MI1' data-type='const llvm::MachineInstr &amp;' data-ref="316MI1" data-ref-filename="316MI1">MI1</dfn>,</td></tr>
<tr><th id="1832">1832</th><td>                                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col7 decl" id="317MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="317MRI" data-ref-filename="317MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1833">1833</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="318Opcode" title='Opcode' data-type='unsigned int' data-ref="318Opcode" data-ref-filename="318Opcode">Opcode</dfn> = <a class="local col5 ref" href="#315MI0" title='MI0' data-ref="315MI0" data-ref-filename="315MI0">MI0</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1834">1834</th><td>  <b>if</b> (<a class="local col8 ref" href="#318Opcode" title='Opcode' data-ref="318Opcode" data-ref-filename="318Opcode">Opcode</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRpci" title='llvm::ARM::t2LDRpci' data-ref="llvm::ARM::t2LDRpci" data-ref-filename="llvm..ARM..t2LDRpci">t2LDRpci</a> ||</td></tr>
<tr><th id="1835">1835</th><td>      <a class="local col8 ref" href="#318Opcode" title='Opcode' data-ref="318Opcode" data-ref-filename="318Opcode">Opcode</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRpci_pic" title='llvm::ARM::t2LDRpci_pic' data-ref="llvm::ARM::t2LDRpci_pic" data-ref-filename="llvm..ARM..t2LDRpci_pic">t2LDRpci_pic</a> ||</td></tr>
<tr><th id="1836">1836</th><td>      <a class="local col8 ref" href="#318Opcode" title='Opcode' data-ref="318Opcode" data-ref-filename="318Opcode">Opcode</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tLDRpci" title='llvm::ARM::tLDRpci' data-ref="llvm::ARM::tLDRpci" data-ref-filename="llvm..ARM..tLDRpci">tLDRpci</a> ||</td></tr>
<tr><th id="1837">1837</th><td>      <a class="local col8 ref" href="#318Opcode" title='Opcode' data-ref="318Opcode" data-ref-filename="318Opcode">Opcode</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tLDRpci_pic" title='llvm::ARM::tLDRpci_pic' data-ref="llvm::ARM::tLDRpci_pic" data-ref-filename="llvm..ARM..tLDRpci_pic">tLDRpci_pic</a> ||</td></tr>
<tr><th id="1838">1838</th><td>      <a class="local col8 ref" href="#318Opcode" title='Opcode' data-ref="318Opcode" data-ref-filename="318Opcode">Opcode</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDRLIT_ga_pcrel" title='llvm::ARM::LDRLIT_ga_pcrel' data-ref="llvm::ARM::LDRLIT_ga_pcrel" data-ref-filename="llvm..ARM..LDRLIT_ga_pcrel">LDRLIT_ga_pcrel</a> ||</td></tr>
<tr><th id="1839">1839</th><td>      <a class="local col8 ref" href="#318Opcode" title='Opcode' data-ref="318Opcode" data-ref-filename="318Opcode">Opcode</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDRLIT_ga_pcrel_ldr" title='llvm::ARM::LDRLIT_ga_pcrel_ldr' data-ref="llvm::ARM::LDRLIT_ga_pcrel_ldr" data-ref-filename="llvm..ARM..LDRLIT_ga_pcrel_ldr">LDRLIT_ga_pcrel_ldr</a> ||</td></tr>
<tr><th id="1840">1840</th><td>      <a class="local col8 ref" href="#318Opcode" title='Opcode' data-ref="318Opcode" data-ref-filename="318Opcode">Opcode</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tLDRLIT_ga_pcrel" title='llvm::ARM::tLDRLIT_ga_pcrel' data-ref="llvm::ARM::tLDRLIT_ga_pcrel" data-ref-filename="llvm..ARM..tLDRLIT_ga_pcrel">tLDRLIT_ga_pcrel</a> ||</td></tr>
<tr><th id="1841">1841</th><td>      <a class="local col8 ref" href="#318Opcode" title='Opcode' data-ref="318Opcode" data-ref-filename="318Opcode">Opcode</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MOV_ga_pcrel" title='llvm::ARM::MOV_ga_pcrel' data-ref="llvm::ARM::MOV_ga_pcrel" data-ref-filename="llvm..ARM..MOV_ga_pcrel">MOV_ga_pcrel</a> ||</td></tr>
<tr><th id="1842">1842</th><td>      <a class="local col8 ref" href="#318Opcode" title='Opcode' data-ref="318Opcode" data-ref-filename="318Opcode">Opcode</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MOV_ga_pcrel_ldr" title='llvm::ARM::MOV_ga_pcrel_ldr' data-ref="llvm::ARM::MOV_ga_pcrel_ldr" data-ref-filename="llvm..ARM..MOV_ga_pcrel_ldr">MOV_ga_pcrel_ldr</a> ||</td></tr>
<tr><th id="1843">1843</th><td>      <a class="local col8 ref" href="#318Opcode" title='Opcode' data-ref="318Opcode" data-ref-filename="318Opcode">Opcode</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2MOV_ga_pcrel" title='llvm::ARM::t2MOV_ga_pcrel' data-ref="llvm::ARM::t2MOV_ga_pcrel" data-ref-filename="llvm..ARM..t2MOV_ga_pcrel">t2MOV_ga_pcrel</a>) {</td></tr>
<tr><th id="1844">1844</th><td>    <b>if</b> (<a class="local col6 ref" href="#316MI1" title='MI1' data-ref="316MI1" data-ref-filename="316MI1">MI1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <a class="local col8 ref" href="#318Opcode" title='Opcode' data-ref="318Opcode" data-ref-filename="318Opcode">Opcode</a>)</td></tr>
<tr><th id="1845">1845</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1846">1846</th><td>    <b>if</b> (<a class="local col5 ref" href="#315MI0" title='MI0' data-ref="315MI0" data-ref-filename="315MI0">MI0</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() != <a class="local col6 ref" href="#316MI1" title='MI1' data-ref="316MI1" data-ref-filename="316MI1">MI1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>())</td></tr>
<tr><th id="1847">1847</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1848">1848</th><td></td></tr>
<tr><th id="1849">1849</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="319MO0" title='MO0' data-type='const llvm::MachineOperand &amp;' data-ref="319MO0" data-ref-filename="319MO0">MO0</dfn> = <a class="local col5 ref" href="#315MI0" title='MI0' data-ref="315MI0" data-ref-filename="315MI0">MI0</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="1850">1850</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="320MO1" title='MO1' data-type='const llvm::MachineOperand &amp;' data-ref="320MO1" data-ref-filename="320MO1">MO1</dfn> = <a class="local col6 ref" href="#316MI1" title='MI1' data-ref="316MI1" data-ref-filename="316MI1">MI1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="1851">1851</th><td>    <b>if</b> (<a class="local col9 ref" href="#319MO0" title='MO0' data-ref="319MO0" data-ref-filename="319MO0">MO0</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getOffsetEv" title='llvm::MachineOperand::getOffset' data-ref="_ZNK4llvm14MachineOperand9getOffsetEv" data-ref-filename="_ZNK4llvm14MachineOperand9getOffsetEv">getOffset</a>() != <a class="local col0 ref" href="#320MO1" title='MO1' data-ref="320MO1" data-ref-filename="320MO1">MO1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getOffsetEv" title='llvm::MachineOperand::getOffset' data-ref="_ZNK4llvm14MachineOperand9getOffsetEv" data-ref-filename="_ZNK4llvm14MachineOperand9getOffsetEv">getOffset</a>())</td></tr>
<tr><th id="1852">1852</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1853">1853</th><td></td></tr>
<tr><th id="1854">1854</th><td>    <b>if</b> (<a class="local col8 ref" href="#318Opcode" title='Opcode' data-ref="318Opcode" data-ref-filename="318Opcode">Opcode</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDRLIT_ga_pcrel" title='llvm::ARM::LDRLIT_ga_pcrel' data-ref="llvm::ARM::LDRLIT_ga_pcrel" data-ref-filename="llvm..ARM..LDRLIT_ga_pcrel">LDRLIT_ga_pcrel</a> ||</td></tr>
<tr><th id="1855">1855</th><td>        <a class="local col8 ref" href="#318Opcode" title='Opcode' data-ref="318Opcode" data-ref-filename="318Opcode">Opcode</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDRLIT_ga_pcrel_ldr" title='llvm::ARM::LDRLIT_ga_pcrel_ldr' data-ref="llvm::ARM::LDRLIT_ga_pcrel_ldr" data-ref-filename="llvm..ARM..LDRLIT_ga_pcrel_ldr">LDRLIT_ga_pcrel_ldr</a> ||</td></tr>
<tr><th id="1856">1856</th><td>        <a class="local col8 ref" href="#318Opcode" title='Opcode' data-ref="318Opcode" data-ref-filename="318Opcode">Opcode</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tLDRLIT_ga_pcrel" title='llvm::ARM::tLDRLIT_ga_pcrel' data-ref="llvm::ARM::tLDRLIT_ga_pcrel" data-ref-filename="llvm..ARM..tLDRLIT_ga_pcrel">tLDRLIT_ga_pcrel</a> ||</td></tr>
<tr><th id="1857">1857</th><td>        <a class="local col8 ref" href="#318Opcode" title='Opcode' data-ref="318Opcode" data-ref-filename="318Opcode">Opcode</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MOV_ga_pcrel" title='llvm::ARM::MOV_ga_pcrel' data-ref="llvm::ARM::MOV_ga_pcrel" data-ref-filename="llvm..ARM..MOV_ga_pcrel">MOV_ga_pcrel</a> ||</td></tr>
<tr><th id="1858">1858</th><td>        <a class="local col8 ref" href="#318Opcode" title='Opcode' data-ref="318Opcode" data-ref-filename="318Opcode">Opcode</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MOV_ga_pcrel_ldr" title='llvm::ARM::MOV_ga_pcrel_ldr' data-ref="llvm::ARM::MOV_ga_pcrel_ldr" data-ref-filename="llvm..ARM..MOV_ga_pcrel_ldr">MOV_ga_pcrel_ldr</a> ||</td></tr>
<tr><th id="1859">1859</th><td>        <a class="local col8 ref" href="#318Opcode" title='Opcode' data-ref="318Opcode" data-ref-filename="318Opcode">Opcode</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2MOV_ga_pcrel" title='llvm::ARM::t2MOV_ga_pcrel' data-ref="llvm::ARM::t2MOV_ga_pcrel" data-ref-filename="llvm..ARM..t2MOV_ga_pcrel">t2MOV_ga_pcrel</a>)</td></tr>
<tr><th id="1860">1860</th><td>      <i>// Ignore the PC labels.</i></td></tr>
<tr><th id="1861">1861</th><td>      <b>return</b> <a class="local col9 ref" href="#319MO0" title='MO0' data-ref="319MO0" data-ref-filename="319MO0">MO0</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getGlobalEv" title='llvm::MachineOperand::getGlobal' data-ref="_ZNK4llvm14MachineOperand9getGlobalEv" data-ref-filename="_ZNK4llvm14MachineOperand9getGlobalEv">getGlobal</a>() == <a class="local col0 ref" href="#320MO1" title='MO1' data-ref="320MO1" data-ref-filename="320MO1">MO1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getGlobalEv" title='llvm::MachineOperand::getGlobal' data-ref="_ZNK4llvm14MachineOperand9getGlobalEv" data-ref-filename="_ZNK4llvm14MachineOperand9getGlobalEv">getGlobal</a>();</td></tr>
<tr><th id="1862">1862</th><td></td></tr>
<tr><th id="1863">1863</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col1 decl" id="321MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="321MF" data-ref-filename="321MF">MF</dfn> = <a class="local col5 ref" href="#315MI0" title='MI0' data-ref="315MI0" data-ref-filename="315MI0">MI0</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv" data-ref-filename="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="1864">1864</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#llvm::MachineConstantPool" title='llvm::MachineConstantPool' data-ref="llvm::MachineConstantPool" data-ref-filename="llvm..MachineConstantPool">MachineConstantPool</a> *<dfn class="local col2 decl" id="322MCP" title='MCP' data-type='const llvm::MachineConstantPool *' data-ref="322MCP" data-ref-filename="322MCP">MCP</dfn> = <a class="local col1 ref" href="#321MF" title='MF' data-ref="321MF" data-ref-filename="321MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction15getConstantPoolEv" title='llvm::MachineFunction::getConstantPool' data-ref="_ZNK4llvm15MachineFunction15getConstantPoolEv" data-ref-filename="_ZNK4llvm15MachineFunction15getConstantPoolEv">getConstantPool</a>();</td></tr>
<tr><th id="1865">1865</th><td>    <em>int</em> <dfn class="local col3 decl" id="323CPI0" title='CPI0' data-type='int' data-ref="323CPI0" data-ref-filename="323CPI0">CPI0</dfn> = <a class="local col9 ref" href="#319MO0" title='MO0' data-ref="319MO0" data-ref-filename="319MO0">MO0</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv" data-ref-filename="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="1866">1866</th><td>    <em>int</em> <dfn class="local col4 decl" id="324CPI1" title='CPI1' data-type='int' data-ref="324CPI1" data-ref-filename="324CPI1">CPI1</dfn> = <a class="local col0 ref" href="#320MO1" title='MO1' data-ref="320MO1" data-ref-filename="320MO1">MO1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv" data-ref-filename="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="1867">1867</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#llvm::MachineConstantPoolEntry" title='llvm::MachineConstantPoolEntry' data-ref="llvm::MachineConstantPoolEntry" data-ref-filename="llvm..MachineConstantPoolEntry">MachineConstantPoolEntry</a> &amp;<dfn class="local col5 decl" id="325MCPE0" title='MCPE0' data-type='const llvm::MachineConstantPoolEntry &amp;' data-ref="325MCPE0" data-ref-filename="325MCPE0">MCPE0</dfn> = <a class="local col2 ref" href="#322MCP" title='MCP' data-ref="322MCP" data-ref-filename="322MCP">MCP</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#_ZNK4llvm19MachineConstantPool12getConstantsEv" title='llvm::MachineConstantPool::getConstants' data-ref="_ZNK4llvm19MachineConstantPool12getConstantsEv" data-ref-filename="_ZNK4llvm19MachineConstantPool12getConstantsEv">getConstants</a>()<span class='ref fn' title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm" data-ref-filename="_ZNKSt6vectorixEm">[<a class="local col3 ref" href="#323CPI0" title='CPI0' data-ref="323CPI0" data-ref-filename="323CPI0">CPI0</a>]</span>;</td></tr>
<tr><th id="1868">1868</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#llvm::MachineConstantPoolEntry" title='llvm::MachineConstantPoolEntry' data-ref="llvm::MachineConstantPoolEntry" data-ref-filename="llvm..MachineConstantPoolEntry">MachineConstantPoolEntry</a> &amp;<dfn class="local col6 decl" id="326MCPE1" title='MCPE1' data-type='const llvm::MachineConstantPoolEntry &amp;' data-ref="326MCPE1" data-ref-filename="326MCPE1">MCPE1</dfn> = <a class="local col2 ref" href="#322MCP" title='MCP' data-ref="322MCP" data-ref-filename="322MCP">MCP</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#_ZNK4llvm19MachineConstantPool12getConstantsEv" title='llvm::MachineConstantPool::getConstants' data-ref="_ZNK4llvm19MachineConstantPool12getConstantsEv" data-ref-filename="_ZNK4llvm19MachineConstantPool12getConstantsEv">getConstants</a>()<span class='ref fn' title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm" data-ref-filename="_ZNKSt6vectorixEm">[<a class="local col4 ref" href="#324CPI1" title='CPI1' data-ref="324CPI1" data-ref-filename="324CPI1">CPI1</a>]</span>;</td></tr>
<tr><th id="1869">1869</th><td>    <em>bool</em> <dfn class="local col7 decl" id="327isARMCP0" title='isARMCP0' data-type='bool' data-ref="327isARMCP0" data-ref-filename="327isARMCP0">isARMCP0</dfn> = <a class="local col5 ref" href="#325MCPE0" title='MCPE0' data-ref="325MCPE0" data-ref-filename="325MCPE0">MCPE0</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#_ZNK4llvm24MachineConstantPoolEntry26isMachineConstantPoolEntryEv" title='llvm::MachineConstantPoolEntry::isMachineConstantPoolEntry' data-ref="_ZNK4llvm24MachineConstantPoolEntry26isMachineConstantPoolEntryEv" data-ref-filename="_ZNK4llvm24MachineConstantPoolEntry26isMachineConstantPoolEntryEv">isMachineConstantPoolEntry</a>();</td></tr>
<tr><th id="1870">1870</th><td>    <em>bool</em> <dfn class="local col8 decl" id="328isARMCP1" title='isARMCP1' data-type='bool' data-ref="328isARMCP1" data-ref-filename="328isARMCP1">isARMCP1</dfn> = <a class="local col6 ref" href="#326MCPE1" title='MCPE1' data-ref="326MCPE1" data-ref-filename="326MCPE1">MCPE1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#_ZNK4llvm24MachineConstantPoolEntry26isMachineConstantPoolEntryEv" title='llvm::MachineConstantPoolEntry::isMachineConstantPoolEntry' data-ref="_ZNK4llvm24MachineConstantPoolEntry26isMachineConstantPoolEntryEv" data-ref-filename="_ZNK4llvm24MachineConstantPoolEntry26isMachineConstantPoolEntryEv">isMachineConstantPoolEntry</a>();</td></tr>
<tr><th id="1871">1871</th><td>    <b>if</b> (<a class="local col7 ref" href="#327isARMCP0" title='isARMCP0' data-ref="327isARMCP0" data-ref-filename="327isARMCP0">isARMCP0</a> &amp;&amp; <a class="local col8 ref" href="#328isARMCP1" title='isARMCP1' data-ref="328isARMCP1" data-ref-filename="328isARMCP1">isARMCP1</a>) {</td></tr>
<tr><th id="1872">1872</th><td>      <a class="type" href="ARMConstantPoolValue.h.html#llvm::ARMConstantPoolValue" title='llvm::ARMConstantPoolValue' data-ref="llvm::ARMConstantPoolValue" data-ref-filename="llvm..ARMConstantPoolValue">ARMConstantPoolValue</a> *<dfn class="local col9 decl" id="329ACPV0" title='ACPV0' data-type='llvm::ARMConstantPoolValue *' data-ref="329ACPV0" data-ref-filename="329ACPV0">ACPV0</dfn> =</td></tr>
<tr><th id="1873">1873</th><td>        <b>static_cast</b>&lt;<a class="type" href="ARMConstantPoolValue.h.html#llvm::ARMConstantPoolValue" title='llvm::ARMConstantPoolValue' data-ref="llvm::ARMConstantPoolValue" data-ref-filename="llvm..ARMConstantPoolValue">ARMConstantPoolValue</a>*&gt;(<a class="local col5 ref" href="#325MCPE0" title='MCPE0' data-ref="325MCPE0" data-ref-filename="325MCPE0">MCPE0</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#llvm::MachineConstantPoolEntry::Val" title='llvm::MachineConstantPoolEntry::Val' data-ref="llvm::MachineConstantPoolEntry::Val" data-ref-filename="llvm..MachineConstantPoolEntry..Val">Val</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#llvm::MachineConstantPoolEntry::(anonymous)::MachineCPVal" title='llvm::MachineConstantPoolEntry::(anonymous union)::MachineCPVal' data-ref="llvm::MachineConstantPoolEntry::(anonymous)::MachineCPVal" data-ref-filename="llvm..MachineConstantPoolEntry..(anonymous)..MachineCPVal">MachineCPVal</a>);</td></tr>
<tr><th id="1874">1874</th><td>      <a class="type" href="ARMConstantPoolValue.h.html#llvm::ARMConstantPoolValue" title='llvm::ARMConstantPoolValue' data-ref="llvm::ARMConstantPoolValue" data-ref-filename="llvm..ARMConstantPoolValue">ARMConstantPoolValue</a> *<dfn class="local col0 decl" id="330ACPV1" title='ACPV1' data-type='llvm::ARMConstantPoolValue *' data-ref="330ACPV1" data-ref-filename="330ACPV1">ACPV1</dfn> =</td></tr>
<tr><th id="1875">1875</th><td>        <b>static_cast</b>&lt;<a class="type" href="ARMConstantPoolValue.h.html#llvm::ARMConstantPoolValue" title='llvm::ARMConstantPoolValue' data-ref="llvm::ARMConstantPoolValue" data-ref-filename="llvm..ARMConstantPoolValue">ARMConstantPoolValue</a>*&gt;(<a class="local col6 ref" href="#326MCPE1" title='MCPE1' data-ref="326MCPE1" data-ref-filename="326MCPE1">MCPE1</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#llvm::MachineConstantPoolEntry::Val" title='llvm::MachineConstantPoolEntry::Val' data-ref="llvm::MachineConstantPoolEntry::Val" data-ref-filename="llvm..MachineConstantPoolEntry..Val">Val</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#llvm::MachineConstantPoolEntry::(anonymous)::MachineCPVal" title='llvm::MachineConstantPoolEntry::(anonymous union)::MachineCPVal' data-ref="llvm::MachineConstantPoolEntry::(anonymous)::MachineCPVal" data-ref-filename="llvm..MachineConstantPoolEntry..(anonymous)..MachineCPVal">MachineCPVal</a>);</td></tr>
<tr><th id="1876">1876</th><td>      <b>return</b> <a class="local col9 ref" href="#329ACPV0" title='ACPV0' data-ref="329ACPV0" data-ref-filename="329ACPV0">ACPV0</a>-&gt;<a class="virtual ref fn" href="ARMConstantPoolValue.h.html#_ZN4llvm20ARMConstantPoolValue12hasSameValueEPS0_" title='llvm::ARMConstantPoolValue::hasSameValue' data-ref="_ZN4llvm20ARMConstantPoolValue12hasSameValueEPS0_" data-ref-filename="_ZN4llvm20ARMConstantPoolValue12hasSameValueEPS0_">hasSameValue</a>(<a class="local col0 ref" href="#330ACPV1" title='ACPV1' data-ref="330ACPV1" data-ref-filename="330ACPV1">ACPV1</a>);</td></tr>
<tr><th id="1877">1877</th><td>    } <b>else</b> <b>if</b> (!<a class="local col7 ref" href="#327isARMCP0" title='isARMCP0' data-ref="327isARMCP0" data-ref-filename="327isARMCP0">isARMCP0</a> &amp;&amp; !<a class="local col8 ref" href="#328isARMCP1" title='isARMCP1' data-ref="328isARMCP1" data-ref-filename="328isARMCP1">isARMCP1</a>) {</td></tr>
<tr><th id="1878">1878</th><td>      <b>return</b> <a class="local col5 ref" href="#325MCPE0" title='MCPE0' data-ref="325MCPE0" data-ref-filename="325MCPE0">MCPE0</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#llvm::MachineConstantPoolEntry::Val" title='llvm::MachineConstantPoolEntry::Val' data-ref="llvm::MachineConstantPoolEntry::Val" data-ref-filename="llvm..MachineConstantPoolEntry..Val">Val</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#llvm::MachineConstantPoolEntry::(anonymous)::ConstVal" title='llvm::MachineConstantPoolEntry::(anonymous union)::ConstVal' data-ref="llvm::MachineConstantPoolEntry::(anonymous)::ConstVal" data-ref-filename="llvm..MachineConstantPoolEntry..(anonymous)..ConstVal">ConstVal</a> == <a class="local col6 ref" href="#326MCPE1" title='MCPE1' data-ref="326MCPE1" data-ref-filename="326MCPE1">MCPE1</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#llvm::MachineConstantPoolEntry::Val" title='llvm::MachineConstantPoolEntry::Val' data-ref="llvm::MachineConstantPoolEntry::Val" data-ref-filename="llvm..MachineConstantPoolEntry..Val">Val</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#llvm::MachineConstantPoolEntry::(anonymous)::ConstVal" title='llvm::MachineConstantPoolEntry::(anonymous union)::ConstVal' data-ref="llvm::MachineConstantPoolEntry::(anonymous)::ConstVal" data-ref-filename="llvm..MachineConstantPoolEntry..(anonymous)..ConstVal">ConstVal</a>;</td></tr>
<tr><th id="1879">1879</th><td>    }</td></tr>
<tr><th id="1880">1880</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1881">1881</th><td>  } <b>else</b> <b>if</b> (<a class="local col8 ref" href="#318Opcode" title='Opcode' data-ref="318Opcode" data-ref-filename="318Opcode">Opcode</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::PICLDR" title='llvm::ARM::PICLDR' data-ref="llvm::ARM::PICLDR" data-ref-filename="llvm..ARM..PICLDR">PICLDR</a>) {</td></tr>
<tr><th id="1882">1882</th><td>    <b>if</b> (<a class="local col6 ref" href="#316MI1" title='MI1' data-ref="316MI1" data-ref-filename="316MI1">MI1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <a class="local col8 ref" href="#318Opcode" title='Opcode' data-ref="318Opcode" data-ref-filename="318Opcode">Opcode</a>)</td></tr>
<tr><th id="1883">1883</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1884">1884</th><td>    <b>if</b> (<a class="local col5 ref" href="#315MI0" title='MI0' data-ref="315MI0" data-ref-filename="315MI0">MI0</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() != <a class="local col6 ref" href="#316MI1" title='MI1' data-ref="316MI1" data-ref-filename="316MI1">MI1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>())</td></tr>
<tr><th id="1885">1885</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1886">1886</th><td></td></tr>
<tr><th id="1887">1887</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="331Addr0" title='Addr0' data-type='llvm::Register' data-ref="331Addr0" data-ref-filename="331Addr0">Addr0</dfn> = <a class="local col5 ref" href="#315MI0" title='MI0' data-ref="315MI0" data-ref-filename="315MI0">MI0</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1888">1888</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="332Addr1" title='Addr1' data-type='llvm::Register' data-ref="332Addr1" data-ref-filename="332Addr1">Addr1</dfn> = <a class="local col6 ref" href="#316MI1" title='MI1' data-ref="316MI1" data-ref-filename="316MI1">MI1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1889">1889</th><td>    <b>if</b> (<a class="local col1 ref" href="#331Addr0" title='Addr0' data-ref="331Addr0" data-ref-filename="331Addr0">Addr0</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneERKS0_" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneERKS0_" data-ref-filename="_ZNK4llvm8RegisterneERKS0_">!=</a> <a class="local col2 ref" href="#332Addr1" title='Addr1' data-ref="332Addr1" data-ref-filename="332Addr1">Addr1</a>) {</td></tr>
<tr><th id="1890">1890</th><td>      <b>if</b> (!<a class="local col7 ref" href="#317MRI" title='MRI' data-ref="317MRI" data-ref-filename="317MRI">MRI</a> || !<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register17isVirtualRegisterEj" title='llvm::Register::isVirtualRegister' data-ref="_ZN4llvm8Register17isVirtualRegisterEj" data-ref-filename="_ZN4llvm8Register17isVirtualRegisterEj">isVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col1 ref" href="#331Addr0" title='Addr0' data-ref="331Addr0" data-ref-filename="331Addr0">Addr0</a>) ||</td></tr>
<tr><th id="1891">1891</th><td>          !<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register17isVirtualRegisterEj" title='llvm::Register::isVirtualRegister' data-ref="_ZN4llvm8Register17isVirtualRegisterEj" data-ref-filename="_ZN4llvm8Register17isVirtualRegisterEj">isVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col2 ref" href="#332Addr1" title='Addr1' data-ref="332Addr1" data-ref-filename="332Addr1">Addr1</a>))</td></tr>
<tr><th id="1892">1892</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1893">1893</th><td></td></tr>
<tr><th id="1894">1894</th><td>      <i>// This assumes SSA form.</i></td></tr>
<tr><th id="1895">1895</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="333Def0" title='Def0' data-type='llvm::MachineInstr *' data-ref="333Def0" data-ref-filename="333Def0">Def0</dfn> = <a class="local col7 ref" href="#317MRI" title='MRI' data-ref="317MRI" data-ref-filename="317MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#331Addr0" title='Addr0' data-ref="331Addr0" data-ref-filename="331Addr0">Addr0</a>);</td></tr>
<tr><th id="1896">1896</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="334Def1" title='Def1' data-type='llvm::MachineInstr *' data-ref="334Def1" data-ref-filename="334Def1">Def1</dfn> = <a class="local col7 ref" href="#317MRI" title='MRI' data-ref="317MRI" data-ref-filename="317MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#332Addr1" title='Addr1' data-ref="332Addr1" data-ref-filename="332Addr1">Addr1</a>);</td></tr>
<tr><th id="1897">1897</th><td>      <i>// Check if the loaded value, e.g. a constantpool of a global address, are</i></td></tr>
<tr><th id="1898">1898</th><td><i>      // the same.</i></td></tr>
<tr><th id="1899">1899</th><td>      <b>if</b> (!<a class="virtual member fn" href="#_ZNK4llvm16ARMBaseInstrInfo16produceSameValueERKNS_12MachineInstrES3_PKNS_19MachineRegisterInfoE" title='llvm::ARMBaseInstrInfo::produceSameValue' data-ref="_ZNK4llvm16ARMBaseInstrInfo16produceSameValueERKNS_12MachineInstrES3_PKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo16produceSameValueERKNS_12MachineInstrES3_PKNS_19MachineRegisterInfoE">produceSameValue</a>(*<a class="local col3 ref" href="#333Def0" title='Def0' data-ref="333Def0" data-ref-filename="333Def0">Def0</a>, *<a class="local col4 ref" href="#334Def1" title='Def1' data-ref="334Def1" data-ref-filename="334Def1">Def1</a>, <a class="local col7 ref" href="#317MRI" title='MRI' data-ref="317MRI" data-ref-filename="317MRI">MRI</a>))</td></tr>
<tr><th id="1900">1900</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1901">1901</th><td>    }</td></tr>
<tr><th id="1902">1902</th><td></td></tr>
<tr><th id="1903">1903</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="335i" title='i' data-type='unsigned int' data-ref="335i" data-ref-filename="335i">i</dfn> = <var>3</var>, <dfn class="local col6 decl" id="336e" title='e' data-type='unsigned int' data-ref="336e" data-ref-filename="336e">e</dfn> = <a class="local col5 ref" href="#315MI0" title='MI0' data-ref="315MI0" data-ref-filename="315MI0">MI0</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col5 ref" href="#335i" title='i' data-ref="335i" data-ref-filename="335i">i</a> != <a class="local col6 ref" href="#336e" title='e' data-ref="336e" data-ref-filename="336e">e</a>; ++<a class="local col5 ref" href="#335i" title='i' data-ref="335i" data-ref-filename="335i">i</a>) {</td></tr>
<tr><th id="1904">1904</th><td>      <i>// %12 = PICLDR %11, 0, 14, %noreg</i></td></tr>
<tr><th id="1905">1905</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="337MO0" title='MO0' data-type='const llvm::MachineOperand &amp;' data-ref="337MO0" data-ref-filename="337MO0">MO0</dfn> = <a class="local col5 ref" href="#315MI0" title='MI0' data-ref="315MI0" data-ref-filename="315MI0">MI0</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#335i" title='i' data-ref="335i" data-ref-filename="335i">i</a>);</td></tr>
<tr><th id="1906">1906</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="338MO1" title='MO1' data-type='const llvm::MachineOperand &amp;' data-ref="338MO1" data-ref-filename="338MO1">MO1</dfn> = <a class="local col6 ref" href="#316MI1" title='MI1' data-ref="316MI1" data-ref-filename="316MI1">MI1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#335i" title='i' data-ref="335i" data-ref-filename="335i">i</a>);</td></tr>
<tr><th id="1907">1907</th><td>      <b>if</b> (!<a class="local col7 ref" href="#337MO0" title='MO0' data-ref="337MO0" data-ref-filename="337MO0">MO0</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand13isIdenticalToERKS0_" title='llvm::MachineOperand::isIdenticalTo' data-ref="_ZNK4llvm14MachineOperand13isIdenticalToERKS0_" data-ref-filename="_ZNK4llvm14MachineOperand13isIdenticalToERKS0_">isIdenticalTo</a>(<a class="local col8 ref" href="#338MO1" title='MO1' data-ref="338MO1" data-ref-filename="338MO1">MO1</a>))</td></tr>
<tr><th id="1908">1908</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1909">1909</th><td>    }</td></tr>
<tr><th id="1910">1910</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1911">1911</th><td>  }</td></tr>
<tr><th id="1912">1912</th><td></td></tr>
<tr><th id="1913">1913</th><td>  <b>return</b> <a class="local col5 ref" href="#315MI0" title='MI0' data-ref="315MI0" data-ref-filename="315MI0">MI0</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13isIdenticalToERKS0_NS0_11MICheckTypeE" title='llvm::MachineInstr::isIdenticalTo' data-ref="_ZNK4llvm12MachineInstr13isIdenticalToERKS0_NS0_11MICheckTypeE" data-ref-filename="_ZNK4llvm12MachineInstr13isIdenticalToERKS0_NS0_11MICheckTypeE">isIdenticalTo</a>(<a class="local col6 ref" href="#316MI1" title='MI1' data-ref="316MI1" data-ref-filename="316MI1">MI1</a>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::IgnoreVRegDefs" title='llvm::MachineInstr::IgnoreVRegDefs' data-ref="llvm::MachineInstr::IgnoreVRegDefs" data-ref-filename="llvm..MachineInstr..IgnoreVRegDefs">IgnoreVRegDefs</a>);</td></tr>
<tr><th id="1914">1914</th><td>}</td></tr>
<tr><th id="1915">1915</th><td></td></tr>
<tr><th id="1916">1916</th><td><i class="doc">/// areLoadsFromSameBasePtr - This is used by the pre-regalloc scheduler to</i></td></tr>
<tr><th id="1917">1917</th><td><i class="doc">/// determine if two loads are loading from the same base address. It should</i></td></tr>
<tr><th id="1918">1918</th><td><i class="doc">/// only return true if the base pointers are the same and the only differences</i></td></tr>
<tr><th id="1919">1919</th><td><i class="doc">/// between the two addresses is the offset. It also returns the offsets by</i></td></tr>
<tr><th id="1920">1920</th><td><i class="doc">/// reference.</i></td></tr>
<tr><th id="1921">1921</th><td><i class="doc">///</i></td></tr>
<tr><th id="1922">1922</th><td><i class="doc">/// FIXME: remove this in favor of the MachineInstr interface once pre-RA-sched</i></td></tr>
<tr><th id="1923">1923</th><td><i class="doc">/// is permanently disabled.</i></td></tr>
<tr><th id="1924">1924</th><td><em>bool</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo23areLoadsFromSameBasePtrEPNS_6SDNodeES2_RlS3_" title='llvm::ARMBaseInstrInfo::areLoadsFromSameBasePtr' data-ref="_ZNK4llvm16ARMBaseInstrInfo23areLoadsFromSameBasePtrEPNS_6SDNodeES2_RlS3_" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo23areLoadsFromSameBasePtrEPNS_6SDNodeES2_RlS3_">areLoadsFromSameBasePtr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col9 decl" id="339Load1" title='Load1' data-type='llvm::SDNode *' data-ref="339Load1" data-ref-filename="339Load1">Load1</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col0 decl" id="340Load2" title='Load2' data-type='llvm::SDNode *' data-ref="340Load2" data-ref-filename="340Load2">Load2</dfn>,</td></tr>
<tr><th id="1925">1925</th><td>                                               <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> &amp;<dfn class="local col1 decl" id="341Offset1" title='Offset1' data-type='int64_t &amp;' data-ref="341Offset1" data-ref-filename="341Offset1">Offset1</dfn>,</td></tr>
<tr><th id="1926">1926</th><td>                                               <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> &amp;<dfn class="local col2 decl" id="342Offset2" title='Offset2' data-type='int64_t &amp;' data-ref="342Offset2" data-ref-filename="342Offset2">Offset2</dfn>) <em>const</em> {</td></tr>
<tr><th id="1927">1927</th><td>  <i>// Don't worry about Thumb: just ARM and Thumb2.</i></td></tr>
<tr><th id="1928">1928</th><td>  <b>if</b> (<a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget12isThumb1OnlyEv" title='llvm::ARMSubtarget::isThumb1Only' data-ref="_ZNK4llvm12ARMSubtarget12isThumb1OnlyEv" data-ref-filename="_ZNK4llvm12ARMSubtarget12isThumb1OnlyEv">isThumb1Only</a>()) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1929">1929</th><td></td></tr>
<tr><th id="1930">1930</th><td>  <b>if</b> (!<a class="local col9 ref" href="#339Load1" title='Load1' data-ref="339Load1" data-ref-filename="339Load1">Load1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode15isMachineOpcodeEv" title='llvm::SDNode::isMachineOpcode' data-ref="_ZNK4llvm6SDNode15isMachineOpcodeEv" data-ref-filename="_ZNK4llvm6SDNode15isMachineOpcodeEv">isMachineOpcode</a>() || !<a class="local col0 ref" href="#340Load2" title='Load2' data-ref="340Load2" data-ref-filename="340Load2">Load2</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode15isMachineOpcodeEv" title='llvm::SDNode::isMachineOpcode' data-ref="_ZNK4llvm6SDNode15isMachineOpcodeEv" data-ref-filename="_ZNK4llvm6SDNode15isMachineOpcodeEv">isMachineOpcode</a>())</td></tr>
<tr><th id="1931">1931</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1932">1932</th><td></td></tr>
<tr><th id="1933">1933</th><td>  <b>switch</b> (<a class="local col9 ref" href="#339Load1" title='Load1' data-ref="339Load1" data-ref-filename="339Load1">Load1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv" data-ref-filename="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>()) {</td></tr>
<tr><th id="1934">1934</th><td>  <b>default</b>:</td></tr>
<tr><th id="1935">1935</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1936">1936</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDRi12" title='llvm::ARM::LDRi12' data-ref="llvm::ARM::LDRi12" data-ref-filename="llvm..ARM..LDRi12">LDRi12</a>:</td></tr>
<tr><th id="1937">1937</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDRBi12" title='llvm::ARM::LDRBi12' data-ref="llvm::ARM::LDRBi12" data-ref-filename="llvm..ARM..LDRBi12">LDRBi12</a>:</td></tr>
<tr><th id="1938">1938</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDRD" title='llvm::ARM::LDRD' data-ref="llvm::ARM::LDRD" data-ref-filename="llvm..ARM..LDRD">LDRD</a>:</td></tr>
<tr><th id="1939">1939</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDRH" title='llvm::ARM::LDRH' data-ref="llvm::ARM::LDRH" data-ref-filename="llvm..ARM..LDRH">LDRH</a>:</td></tr>
<tr><th id="1940">1940</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDRSB" title='llvm::ARM::LDRSB' data-ref="llvm::ARM::LDRSB" data-ref-filename="llvm..ARM..LDRSB">LDRSB</a>:</td></tr>
<tr><th id="1941">1941</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDRSH" title='llvm::ARM::LDRSH' data-ref="llvm::ARM::LDRSH" data-ref-filename="llvm..ARM..LDRSH">LDRSH</a>:</td></tr>
<tr><th id="1942">1942</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLDRD" title='llvm::ARM::VLDRD' data-ref="llvm::ARM::VLDRD" data-ref-filename="llvm..ARM..VLDRD">VLDRD</a>:</td></tr>
<tr><th id="1943">1943</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLDRS" title='llvm::ARM::VLDRS' data-ref="llvm::ARM::VLDRS" data-ref-filename="llvm..ARM..VLDRS">VLDRS</a>:</td></tr>
<tr><th id="1944">1944</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRi8" title='llvm::ARM::t2LDRi8' data-ref="llvm::ARM::t2LDRi8" data-ref-filename="llvm..ARM..t2LDRi8">t2LDRi8</a>:</td></tr>
<tr><th id="1945">1945</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRBi8" title='llvm::ARM::t2LDRBi8' data-ref="llvm::ARM::t2LDRBi8" data-ref-filename="llvm..ARM..t2LDRBi8">t2LDRBi8</a>:</td></tr>
<tr><th id="1946">1946</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRDi8" title='llvm::ARM::t2LDRDi8' data-ref="llvm::ARM::t2LDRDi8" data-ref-filename="llvm..ARM..t2LDRDi8">t2LDRDi8</a>:</td></tr>
<tr><th id="1947">1947</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRSHi8" title='llvm::ARM::t2LDRSHi8' data-ref="llvm::ARM::t2LDRSHi8" data-ref-filename="llvm..ARM..t2LDRSHi8">t2LDRSHi8</a>:</td></tr>
<tr><th id="1948">1948</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRi12" title='llvm::ARM::t2LDRi12' data-ref="llvm::ARM::t2LDRi12" data-ref-filename="llvm..ARM..t2LDRi12">t2LDRi12</a>:</td></tr>
<tr><th id="1949">1949</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRBi12" title='llvm::ARM::t2LDRBi12' data-ref="llvm::ARM::t2LDRBi12" data-ref-filename="llvm..ARM..t2LDRBi12">t2LDRBi12</a>:</td></tr>
<tr><th id="1950">1950</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRSHi12" title='llvm::ARM::t2LDRSHi12' data-ref="llvm::ARM::t2LDRSHi12" data-ref-filename="llvm..ARM..t2LDRSHi12">t2LDRSHi12</a>:</td></tr>
<tr><th id="1951">1951</th><td>    <b>break</b>;</td></tr>
<tr><th id="1952">1952</th><td>  }</td></tr>
<tr><th id="1953">1953</th><td></td></tr>
<tr><th id="1954">1954</th><td>  <b>switch</b> (<a class="local col0 ref" href="#340Load2" title='Load2' data-ref="340Load2" data-ref-filename="340Load2">Load2</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv" data-ref-filename="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>()) {</td></tr>
<tr><th id="1955">1955</th><td>  <b>default</b>:</td></tr>
<tr><th id="1956">1956</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1957">1957</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDRi12" title='llvm::ARM::LDRi12' data-ref="llvm::ARM::LDRi12" data-ref-filename="llvm..ARM..LDRi12">LDRi12</a>:</td></tr>
<tr><th id="1958">1958</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDRBi12" title='llvm::ARM::LDRBi12' data-ref="llvm::ARM::LDRBi12" data-ref-filename="llvm..ARM..LDRBi12">LDRBi12</a>:</td></tr>
<tr><th id="1959">1959</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDRD" title='llvm::ARM::LDRD' data-ref="llvm::ARM::LDRD" data-ref-filename="llvm..ARM..LDRD">LDRD</a>:</td></tr>
<tr><th id="1960">1960</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDRH" title='llvm::ARM::LDRH' data-ref="llvm::ARM::LDRH" data-ref-filename="llvm..ARM..LDRH">LDRH</a>:</td></tr>
<tr><th id="1961">1961</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDRSB" title='llvm::ARM::LDRSB' data-ref="llvm::ARM::LDRSB" data-ref-filename="llvm..ARM..LDRSB">LDRSB</a>:</td></tr>
<tr><th id="1962">1962</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDRSH" title='llvm::ARM::LDRSH' data-ref="llvm::ARM::LDRSH" data-ref-filename="llvm..ARM..LDRSH">LDRSH</a>:</td></tr>
<tr><th id="1963">1963</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLDRD" title='llvm::ARM::VLDRD' data-ref="llvm::ARM::VLDRD" data-ref-filename="llvm..ARM..VLDRD">VLDRD</a>:</td></tr>
<tr><th id="1964">1964</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLDRS" title='llvm::ARM::VLDRS' data-ref="llvm::ARM::VLDRS" data-ref-filename="llvm..ARM..VLDRS">VLDRS</a>:</td></tr>
<tr><th id="1965">1965</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRi8" title='llvm::ARM::t2LDRi8' data-ref="llvm::ARM::t2LDRi8" data-ref-filename="llvm..ARM..t2LDRi8">t2LDRi8</a>:</td></tr>
<tr><th id="1966">1966</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRBi8" title='llvm::ARM::t2LDRBi8' data-ref="llvm::ARM::t2LDRBi8" data-ref-filename="llvm..ARM..t2LDRBi8">t2LDRBi8</a>:</td></tr>
<tr><th id="1967">1967</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRSHi8" title='llvm::ARM::t2LDRSHi8' data-ref="llvm::ARM::t2LDRSHi8" data-ref-filename="llvm..ARM..t2LDRSHi8">t2LDRSHi8</a>:</td></tr>
<tr><th id="1968">1968</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRi12" title='llvm::ARM::t2LDRi12' data-ref="llvm::ARM::t2LDRi12" data-ref-filename="llvm..ARM..t2LDRi12">t2LDRi12</a>:</td></tr>
<tr><th id="1969">1969</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRBi12" title='llvm::ARM::t2LDRBi12' data-ref="llvm::ARM::t2LDRBi12" data-ref-filename="llvm..ARM..t2LDRBi12">t2LDRBi12</a>:</td></tr>
<tr><th id="1970">1970</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRSHi12" title='llvm::ARM::t2LDRSHi12' data-ref="llvm::ARM::t2LDRSHi12" data-ref-filename="llvm..ARM..t2LDRSHi12">t2LDRSHi12</a>:</td></tr>
<tr><th id="1971">1971</th><td>    <b>break</b>;</td></tr>
<tr><th id="1972">1972</th><td>  }</td></tr>
<tr><th id="1973">1973</th><td></td></tr>
<tr><th id="1974">1974</th><td>  <i>// Check if base addresses and chain operands match.</i></td></tr>
<tr><th id="1975">1975</th><td>  <b>if</b> (<a class="local col9 ref" href="#339Load1" title='Load1' data-ref="339Load1" data-ref-filename="339Load1">Load1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj" data-ref-filename="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>) <a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueneERKS0_" title='llvm::SDValue::operator!=' data-ref="_ZNK4llvm7SDValueneERKS0_" data-ref-filename="_ZNK4llvm7SDValueneERKS0_">!=</a> <a class="local col0 ref" href="#340Load2" title='Load2' data-ref="340Load2" data-ref-filename="340Load2">Load2</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj" data-ref-filename="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>) ||</td></tr>
<tr><th id="1976">1976</th><td>      <a class="local col9 ref" href="#339Load1" title='Load1' data-ref="339Load1" data-ref-filename="339Load1">Load1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj" data-ref-filename="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>4</var>) <a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueneERKS0_" title='llvm::SDValue::operator!=' data-ref="_ZNK4llvm7SDValueneERKS0_" data-ref-filename="_ZNK4llvm7SDValueneERKS0_">!=</a> <a class="local col0 ref" href="#340Load2" title='Load2' data-ref="340Load2" data-ref-filename="340Load2">Load2</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj" data-ref-filename="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>4</var>))</td></tr>
<tr><th id="1977">1977</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1978">1978</th><td></td></tr>
<tr><th id="1979">1979</th><td>  <i>// Index should be Reg0.</i></td></tr>
<tr><th id="1980">1980</th><td>  <b>if</b> (<a class="local col9 ref" href="#339Load1" title='Load1' data-ref="339Load1" data-ref-filename="339Load1">Load1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj" data-ref-filename="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>3</var>) <a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueneERKS0_" title='llvm::SDValue::operator!=' data-ref="_ZNK4llvm7SDValueneERKS0_" data-ref-filename="_ZNK4llvm7SDValueneERKS0_">!=</a> <a class="local col0 ref" href="#340Load2" title='Load2' data-ref="340Load2" data-ref-filename="340Load2">Load2</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj" data-ref-filename="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>3</var>))</td></tr>
<tr><th id="1981">1981</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1982">1982</th><td></td></tr>
<tr><th id="1983">1983</th><td>  <i>// Determine the offsets.</i></td></tr>
<tr><th id="1984">1984</th><td>  <b>if</b> (<a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_" data-ref-filename="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col9 ref" href="#339Load1" title='Load1' data-ref="339Load1" data-ref-filename="339Load1">Load1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj" data-ref-filename="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>)) &amp;&amp;</td></tr>
<tr><th id="1985">1985</th><td>      <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_" data-ref-filename="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col0 ref" href="#340Load2" title='Load2' data-ref="340Load2" data-ref-filename="340Load2">Load2</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj" data-ref-filename="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>))) {</td></tr>
<tr><th id="1986">1986</th><td>    <a class="local col1 ref" href="#341Offset1" title='Offset1' data-ref="341Offset1" data-ref-filename="341Offset1">Offset1</a> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_" data-ref-filename="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col9 ref" href="#339Load1" title='Load1' data-ref="339Load1" data-ref-filename="339Load1">Load1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj" data-ref-filename="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>))-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getSExtValueEv" title='llvm::ConstantSDNode::getSExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getSExtValueEv" data-ref-filename="_ZNK4llvm14ConstantSDNode12getSExtValueEv">getSExtValue</a>();</td></tr>
<tr><th id="1987">1987</th><td>    <a class="local col2 ref" href="#342Offset2" title='Offset2' data-ref="342Offset2" data-ref-filename="342Offset2">Offset2</a> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_" data-ref-filename="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col0 ref" href="#340Load2" title='Load2' data-ref="340Load2" data-ref-filename="340Load2">Load2</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj" data-ref-filename="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>))-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getSExtValueEv" title='llvm::ConstantSDNode::getSExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getSExtValueEv" data-ref-filename="_ZNK4llvm14ConstantSDNode12getSExtValueEv">getSExtValue</a>();</td></tr>
<tr><th id="1988">1988</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1989">1989</th><td>  }</td></tr>
<tr><th id="1990">1990</th><td></td></tr>
<tr><th id="1991">1991</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1992">1992</th><td>}</td></tr>
<tr><th id="1993">1993</th><td></td></tr>
<tr><th id="1994">1994</th><td><i class="doc">/// shouldScheduleLoadsNear - This is a used by the pre-regalloc scheduler to</i></td></tr>
<tr><th id="1995">1995</th><td><i class="doc">/// determine (in conjunction with areLoadsFromSameBasePtr) if two loads should</i></td></tr>
<tr><th id="1996">1996</th><td><i class="doc">/// be scheduled togther. On some targets if two loads are loading from</i></td></tr>
<tr><th id="1997">1997</th><td><i class="doc">/// addresses in the same cache line, it's better if they are scheduled</i></td></tr>
<tr><th id="1998">1998</th><td><i class="doc">/// together. This function takes two integers that represent the load offsets</i></td></tr>
<tr><th id="1999">1999</th><td><i class="doc">/// from the common base address. It returns true if it decides it's desirable</i></td></tr>
<tr><th id="2000">2000</th><td><i class="doc">/// to schedule the two loads together. "NumLoads" is the number of loads that</i></td></tr>
<tr><th id="2001">2001</th><td><i class="doc">/// have already been scheduled after Load1.</i></td></tr>
<tr><th id="2002">2002</th><td><i class="doc">///</i></td></tr>
<tr><th id="2003">2003</th><td><i class="doc">/// FIXME: remove this in favor of the MachineInstr interface once pre-RA-sched</i></td></tr>
<tr><th id="2004">2004</th><td><i class="doc">/// is permanently disabled.</i></td></tr>
<tr><th id="2005">2005</th><td><em>bool</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo23shouldScheduleLoadsNearEPNS_6SDNodeES2_llj" title='llvm::ARMBaseInstrInfo::shouldScheduleLoadsNear' data-ref="_ZNK4llvm16ARMBaseInstrInfo23shouldScheduleLoadsNearEPNS_6SDNodeES2_llj" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo23shouldScheduleLoadsNearEPNS_6SDNodeES2_llj">shouldScheduleLoadsNear</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col3 decl" id="343Load1" title='Load1' data-type='llvm::SDNode *' data-ref="343Load1" data-ref-filename="343Load1">Load1</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col4 decl" id="344Load2" title='Load2' data-type='llvm::SDNode *' data-ref="344Load2" data-ref-filename="344Load2">Load2</dfn>,</td></tr>
<tr><th id="2006">2006</th><td>                                               <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col5 decl" id="345Offset1" title='Offset1' data-type='int64_t' data-ref="345Offset1" data-ref-filename="345Offset1">Offset1</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col6 decl" id="346Offset2" title='Offset2' data-type='int64_t' data-ref="346Offset2" data-ref-filename="346Offset2">Offset2</dfn>,</td></tr>
<tr><th id="2007">2007</th><td>                                               <em>unsigned</em> <dfn class="local col7 decl" id="347NumLoads" title='NumLoads' data-type='unsigned int' data-ref="347NumLoads" data-ref-filename="347NumLoads">NumLoads</dfn>) <em>const</em> {</td></tr>
<tr><th id="2008">2008</th><td>  <i>// Don't worry about Thumb: just ARM and Thumb2.</i></td></tr>
<tr><th id="2009">2009</th><td>  <b>if</b> (<a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget12isThumb1OnlyEv" title='llvm::ARMSubtarget::isThumb1Only' data-ref="_ZNK4llvm12ARMSubtarget12isThumb1OnlyEv" data-ref-filename="_ZNK4llvm12ARMSubtarget12isThumb1OnlyEv">isThumb1Only</a>()) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2010">2010</th><td></td></tr>
<tr><th id="2011">2011</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Offset2 &gt; Offset1);</td></tr>
<tr><th id="2012">2012</th><td></td></tr>
<tr><th id="2013">2013</th><td>  <b>if</b> ((<a class="local col6 ref" href="#346Offset2" title='Offset2' data-ref="346Offset2" data-ref-filename="346Offset2">Offset2</a> - <a class="local col5 ref" href="#345Offset1" title='Offset1' data-ref="345Offset1" data-ref-filename="345Offset1">Offset1</a>) / <var>8</var> &gt; <var>64</var>)</td></tr>
<tr><th id="2014">2014</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2015">2015</th><td></td></tr>
<tr><th id="2016">2016</th><td>  <i>// Check if the machine opcodes are different. If they are different</i></td></tr>
<tr><th id="2017">2017</th><td><i>  // then we consider them to not be of the same base address,</i></td></tr>
<tr><th id="2018">2018</th><td><i>  // EXCEPT in the case of Thumb2 byte loads where one is LDRBi8 and the other LDRBi12.</i></td></tr>
<tr><th id="2019">2019</th><td><i>  // In this case, they are considered to be the same because they are different</i></td></tr>
<tr><th id="2020">2020</th><td><i>  // encoding forms of the same basic instruction.</i></td></tr>
<tr><th id="2021">2021</th><td>  <b>if</b> ((<a class="local col3 ref" href="#343Load1" title='Load1' data-ref="343Load1" data-ref-filename="343Load1">Load1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv" data-ref-filename="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>() != <a class="local col4 ref" href="#344Load2" title='Load2' data-ref="344Load2" data-ref-filename="344Load2">Load2</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv" data-ref-filename="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>()) &amp;&amp;</td></tr>
<tr><th id="2022">2022</th><td>      !((<a class="local col3 ref" href="#343Load1" title='Load1' data-ref="343Load1" data-ref-filename="343Load1">Load1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv" data-ref-filename="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>() == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRBi8" title='llvm::ARM::t2LDRBi8' data-ref="llvm::ARM::t2LDRBi8" data-ref-filename="llvm..ARM..t2LDRBi8">t2LDRBi8</a> &amp;&amp;</td></tr>
<tr><th id="2023">2023</th><td>         <a class="local col4 ref" href="#344Load2" title='Load2' data-ref="344Load2" data-ref-filename="344Load2">Load2</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv" data-ref-filename="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>() == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRBi12" title='llvm::ARM::t2LDRBi12' data-ref="llvm::ARM::t2LDRBi12" data-ref-filename="llvm..ARM..t2LDRBi12">t2LDRBi12</a>) ||</td></tr>
<tr><th id="2024">2024</th><td>        (<a class="local col3 ref" href="#343Load1" title='Load1' data-ref="343Load1" data-ref-filename="343Load1">Load1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv" data-ref-filename="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>() == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRBi12" title='llvm::ARM::t2LDRBi12' data-ref="llvm::ARM::t2LDRBi12" data-ref-filename="llvm..ARM..t2LDRBi12">t2LDRBi12</a> &amp;&amp;</td></tr>
<tr><th id="2025">2025</th><td>         <a class="local col4 ref" href="#344Load2" title='Load2' data-ref="344Load2" data-ref-filename="344Load2">Load2</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv" data-ref-filename="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>() == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRBi8" title='llvm::ARM::t2LDRBi8' data-ref="llvm::ARM::t2LDRBi8" data-ref-filename="llvm..ARM..t2LDRBi8">t2LDRBi8</a>)))</td></tr>
<tr><th id="2026">2026</th><td>    <b>return</b> <b>false</b>;  <i>// FIXME: overly conservative?</i></td></tr>
<tr><th id="2027">2027</th><td></td></tr>
<tr><th id="2028">2028</th><td>  <i>// Four loads in a row should be sufficient.</i></td></tr>
<tr><th id="2029">2029</th><td>  <b>if</b> (<a class="local col7 ref" href="#347NumLoads" title='NumLoads' data-ref="347NumLoads" data-ref-filename="347NumLoads">NumLoads</a> &gt;= <var>3</var>)</td></tr>
<tr><th id="2030">2030</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2031">2031</th><td></td></tr>
<tr><th id="2032">2032</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2033">2033</th><td>}</td></tr>
<tr><th id="2034">2034</th><td></td></tr>
<tr><th id="2035">2035</th><td><em>bool</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE" title='llvm::ARMBaseInstrInfo::isSchedulingBoundary' data-ref="_ZNK4llvm16ARMBaseInstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE">isSchedulingBoundary</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="348MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="348MI" data-ref-filename="348MI">MI</dfn>,</td></tr>
<tr><th id="2036">2036</th><td>                                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="349MBB" title='MBB' data-type='const llvm::MachineBasicBlock *' data-ref="349MBB" data-ref-filename="349MBB">MBB</dfn>,</td></tr>
<tr><th id="2037">2037</th><td>                                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="350MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="350MF" data-ref-filename="350MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="2038">2038</th><td>  <i>// Debug info is never a scheduling boundary. It's necessary to be explicit</i></td></tr>
<tr><th id="2039">2039</th><td><i>  // due to the special treatment of IT instructions below, otherwise a</i></td></tr>
<tr><th id="2040">2040</th><td><i>  // dbg_value followed by an IT will result in the IT instruction being</i></td></tr>
<tr><th id="2041">2041</th><td><i>  // considered a scheduling hazard, which is wrong. It should be the actual</i></td></tr>
<tr><th id="2042">2042</th><td><i>  // instruction preceding the dbg_value instruction(s), just like it is</i></td></tr>
<tr><th id="2043">2043</th><td><i>  // when debug info is not present.</i></td></tr>
<tr><th id="2044">2044</th><td>  <b>if</b> (<a class="local col8 ref" href="#348MI" title='MI' data-ref="348MI" data-ref-filename="348MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv" data-ref-filename="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="2045">2045</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2046">2046</th><td></td></tr>
<tr><th id="2047">2047</th><td>  <i>// Terminators and labels can't be scheduled around.</i></td></tr>
<tr><th id="2048">2048</th><td>  <b>if</b> (<a class="local col8 ref" href="#348MI" title='MI' data-ref="348MI" data-ref-filename="348MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" title='llvm::MachineInstr::isTerminator' data-ref="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE">isTerminator</a>() || <a class="local col8 ref" href="#348MI" title='MI' data-ref="348MI" data-ref-filename="348MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isPositionEv" title='llvm::MachineInstr::isPosition' data-ref="_ZNK4llvm12MachineInstr10isPositionEv" data-ref-filename="_ZNK4llvm12MachineInstr10isPositionEv">isPosition</a>())</td></tr>
<tr><th id="2049">2049</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2050">2050</th><td></td></tr>
<tr><th id="2051">2051</th><td>  <i>// INLINEASM_BR can jump to another block</i></td></tr>
<tr><th id="2052">2052</th><td>  <b>if</b> (<a class="local col8 ref" href="#348MI" title='MI' data-ref="348MI" data-ref-filename="348MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#31" title='llvm::TargetOpcode::INLINEASM_BR' data-ref="llvm::TargetOpcode::INLINEASM_BR" data-ref-filename="llvm..TargetOpcode..INLINEASM_BR">INLINEASM_BR</a>)</td></tr>
<tr><th id="2053">2053</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2054">2054</th><td></td></tr>
<tr><th id="2055">2055</th><td>  <i>// Treat the start of the IT block as a scheduling boundary, but schedule</i></td></tr>
<tr><th id="2056">2056</th><td><i>  // t2IT along with all instructions following it.</i></td></tr>
<tr><th id="2057">2057</th><td><i>  // FIXME: This is a big hammer. But the alternative is to add all potential</i></td></tr>
<tr><th id="2058">2058</th><td><i>  // true and anti dependencies to IT block instructions as implicit operands</i></td></tr>
<tr><th id="2059">2059</th><td><i>  // to the t2IT instruction. The added compile time and complexity does not</i></td></tr>
<tr><th id="2060">2060</th><td><i>  // seem worth it.</i></td></tr>
<tr><th id="2061">2061</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator" data-ref-filename="llvm..MachineBasicBlock..const_iterator">const_iterator</a> <dfn class="local col1 decl" id="351I" title='I' data-type='MachineBasicBlock::const_iterator' data-ref="351I" data-ref-filename="351I">I</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col8 ref" href="#348MI" title='MI' data-ref="348MI" data-ref-filename="348MI">MI</a>;</td></tr>
<tr><th id="2062">2062</th><td>  <i>// Make sure to skip any debug instructions</i></td></tr>
<tr><th id="2063">2063</th><td>  <b>while</b> (<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col1 ref" href="#351I" title='I' data-ref="351I" data-ref-filename="351I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col9 ref" href="#349MBB" title='MBB' data-ref="349MBB" data-ref-filename="349MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZNK4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock3endEv">end</a>() &amp;&amp; <a class="local col1 ref" href="#351I" title='I' data-ref="351I" data-ref-filename="351I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv" data-ref-filename="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="2064">2064</th><td>    ;</td></tr>
<tr><th id="2065">2065</th><td>  <b>if</b> (<a class="local col1 ref" href="#351I" title='I' data-ref="351I" data-ref-filename="351I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col9 ref" href="#349MBB" title='MBB' data-ref="349MBB" data-ref-filename="349MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZNK4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock3endEv">end</a>() &amp;&amp; <a class="local col1 ref" href="#351I" title='I' data-ref="351I" data-ref-filename="351I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2IT" title='llvm::ARM::t2IT' data-ref="llvm::ARM::t2IT" data-ref-filename="llvm..ARM..t2IT">t2IT</a>)</td></tr>
<tr><th id="2066">2066</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2067">2067</th><td></td></tr>
<tr><th id="2068">2068</th><td>  <i>// Don't attempt to schedule around any instruction that defines</i></td></tr>
<tr><th id="2069">2069</th><td><i>  // a stack-oriented pointer, as it's unlikely to be profitable. This</i></td></tr>
<tr><th id="2070">2070</th><td><i>  // saves compile time, because it doesn't require every single</i></td></tr>
<tr><th id="2071">2071</th><td><i>  // stack slot reference to depend on the instruction that does the</i></td></tr>
<tr><th id="2072">2072</th><td><i>  // modification.</i></td></tr>
<tr><th id="2073">2073</th><td><i>  // Calls don't actually change the stack pointer, even if they have imp-defs.</i></td></tr>
<tr><th id="2074">2074</th><td><i>  // No ARM calling conventions change the stack pointer. (X86 calling</i></td></tr>
<tr><th id="2075">2075</th><td><i>  // conventions sometimes do).</i></td></tr>
<tr><th id="2076">2076</th><td>  <b>if</b> (!<a class="local col8 ref" href="#348MI" title='MI' data-ref="348MI" data-ref-filename="348MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>() &amp;&amp; <a class="local col8 ref" href="#348MI" title='MI' data-ref="348MI" data-ref-filename="348MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr15definesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::definesRegister' data-ref="_ZNK4llvm12MachineInstr15definesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr15definesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">definesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::SP" title='llvm::ARM::SP' data-ref="llvm::ARM::SP" data-ref-filename="llvm..ARM..SP">SP</a>))</td></tr>
<tr><th id="2077">2077</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2078">2078</th><td></td></tr>
<tr><th id="2079">2079</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2080">2080</th><td>}</td></tr>
<tr><th id="2081">2081</th><td></td></tr>
<tr><th id="2082">2082</th><td><em>bool</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::</td></tr>
<tr><th id="2083">2083</th><td><dfn class="virtual decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo19isProfitableToIfCvtERNS_17MachineBasicBlockEjjNS_17BranchProbabilityE" title='llvm::ARMBaseInstrInfo::isProfitableToIfCvt' data-ref="_ZNK4llvm16ARMBaseInstrInfo19isProfitableToIfCvtERNS_17MachineBasicBlockEjjNS_17BranchProbabilityE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo19isProfitableToIfCvtERNS_17MachineBasicBlockEjjNS_17BranchProbabilityE">isProfitableToIfCvt</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="352MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="352MBB" data-ref-filename="352MBB">MBB</dfn>,</td></tr>
<tr><th id="2084">2084</th><td>                    <em>unsigned</em> <dfn class="local col3 decl" id="353NumCycles" title='NumCycles' data-type='unsigned int' data-ref="353NumCycles" data-ref-filename="353NumCycles">NumCycles</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="354ExtraPredCycles" title='ExtraPredCycles' data-type='unsigned int' data-ref="354ExtraPredCycles" data-ref-filename="354ExtraPredCycles">ExtraPredCycles</dfn>,</td></tr>
<tr><th id="2085">2085</th><td>                    <a class="type" href="../../../include/llvm/Support/BranchProbability.h.html#llvm::BranchProbability" title='llvm::BranchProbability' data-ref="llvm::BranchProbability" data-ref-filename="llvm..BranchProbability">BranchProbability</a> <dfn class="local col5 decl" id="355Probability" title='Probability' data-type='llvm::BranchProbability' data-ref="355Probability" data-ref-filename="355Probability">Probability</dfn>) <em>const</em> {</td></tr>
<tr><th id="2086">2086</th><td>  <b>if</b> (!<a class="local col3 ref" href="#353NumCycles" title='NumCycles' data-ref="353NumCycles" data-ref-filename="353NumCycles">NumCycles</a>)</td></tr>
<tr><th id="2087">2087</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2088">2088</th><td></td></tr>
<tr><th id="2089">2089</th><td>  <i>// If we are optimizing for size, see if the branch in the predecessor can be</i></td></tr>
<tr><th id="2090">2090</th><td><i>  // lowered to cbn?z by the constant island lowering pass, and return false if</i></td></tr>
<tr><th id="2091">2091</th><td><i>  // so. This results in a shorter instruction sequence.</i></td></tr>
<tr><th id="2092">2092</th><td>  <b>if</b> (<a class="local col2 ref" href="#352MBB" title='MBB' data-ref="352MBB" data-ref-filename="352MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10hasOptSizeEv" title='llvm::Function::hasOptSize' data-ref="_ZNK4llvm8Function10hasOptSizeEv" data-ref-filename="_ZNK4llvm8Function10hasOptSizeEv">hasOptSize</a>()) {</td></tr>
<tr><th id="2093">2093</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="356Pred" title='Pred' data-type='llvm::MachineBasicBlock *' data-ref="356Pred" data-ref-filename="356Pred">Pred</dfn> = <span class='ref fn' title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*" data-ref-filename="__gnu_cxx..__normal_iterator..operator*">*</span><a class="local col2 ref" href="#352MBB" title='MBB' data-ref="352MBB" data-ref-filename="352MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10pred_beginEv" title='llvm::MachineBasicBlock::pred_begin' data-ref="_ZN4llvm17MachineBasicBlock10pred_beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock10pred_beginEv">pred_begin</a>();</td></tr>
<tr><th id="2094">2094</th><td>    <b>if</b> (!<a class="local col6 ref" href="#356Pred" title='Pred' data-ref="356Pred" data-ref-filename="356Pred">Pred</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock5emptyEv" title='llvm::MachineBasicBlock::empty' data-ref="_ZNK4llvm17MachineBasicBlock5emptyEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock5emptyEv">empty</a>()) {</td></tr>
<tr><th id="2095">2095</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="357LastMI" title='LastMI' data-type='llvm::MachineInstr *' data-ref="357LastMI" data-ref-filename="357LastMI">LastMI</dfn> = &amp;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#356Pred" title='Pred' data-ref="356Pred" data-ref-filename="356Pred">Pred</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6rbeginEv" title='llvm::MachineBasicBlock::rbegin' data-ref="_ZN4llvm17MachineBasicBlock6rbeginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock6rbeginEv">rbegin</a>();</td></tr>
<tr><th id="2096">2096</th><td>      <b>if</b> (<a class="local col7 ref" href="#357LastMI" title='LastMI' data-ref="357LastMI" data-ref-filename="357LastMI">LastMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2Bcc" title='llvm::ARM::t2Bcc' data-ref="llvm::ARM::t2Bcc" data-ref-filename="llvm..ARM..t2Bcc">t2Bcc</a>) {</td></tr>
<tr><th id="2097">2097</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col8 decl" id="358TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="358TRI" data-ref-filename="358TRI">TRI</dfn> = &amp;<a class="virtual member fn" href="ARMBaseInstrInfo.h.html#_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv" title='llvm::ARMBaseInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="2098">2098</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="359CmpMI" title='CmpMI' data-type='llvm::MachineInstr *' data-ref="359CmpMI" data-ref-filename="359CmpMI">CmpMI</dfn> = <a class="ref fn" href="#_ZN4llvm20findCMPToFoldIntoCBZEPNS_12MachineInstrEPKNS_18TargetRegisterInfoE" title='llvm::findCMPToFoldIntoCBZ' data-ref="_ZN4llvm20findCMPToFoldIntoCBZEPNS_12MachineInstrEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZN4llvm20findCMPToFoldIntoCBZEPNS_12MachineInstrEPKNS_18TargetRegisterInfoE">findCMPToFoldIntoCBZ</a>(<a class="local col7 ref" href="#357LastMI" title='LastMI' data-ref="357LastMI" data-ref-filename="357LastMI">LastMI</a>, <a class="local col8 ref" href="#358TRI" title='TRI' data-ref="358TRI" data-ref-filename="358TRI">TRI</a>);</td></tr>
<tr><th id="2099">2099</th><td>        <b>if</b> (<a class="local col9 ref" href="#359CmpMI" title='CmpMI' data-ref="359CmpMI" data-ref-filename="359CmpMI">CmpMI</a>)</td></tr>
<tr><th id="2100">2100</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2101">2101</th><td>      }</td></tr>
<tr><th id="2102">2102</th><td>    }</td></tr>
<tr><th id="2103">2103</th><td>  }</td></tr>
<tr><th id="2104">2104</th><td>  <b>return</b> <a class="virtual member fn" href="#_ZNK4llvm16ARMBaseInstrInfo19isProfitableToIfCvtERNS_17MachineBasicBlockEjjS2_jjNS_17BranchProbabilityE" title='llvm::ARMBaseInstrInfo::isProfitableToIfCvt' data-ref="_ZNK4llvm16ARMBaseInstrInfo19isProfitableToIfCvtERNS_17MachineBasicBlockEjjS2_jjNS_17BranchProbabilityE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo19isProfitableToIfCvtERNS_17MachineBasicBlockEjjS2_jjNS_17BranchProbabilityE">isProfitableToIfCvt</a>(<span class='refarg'><a class="local col2 ref" href="#352MBB" title='MBB' data-ref="352MBB" data-ref-filename="352MBB">MBB</a></span>, <a class="local col3 ref" href="#353NumCycles" title='NumCycles' data-ref="353NumCycles" data-ref-filename="353NumCycles">NumCycles</a>, <a class="local col4 ref" href="#354ExtraPredCycles" title='ExtraPredCycles' data-ref="354ExtraPredCycles" data-ref-filename="354ExtraPredCycles">ExtraPredCycles</a>,</td></tr>
<tr><th id="2105">2105</th><td>                             <span class='refarg'><a class="local col2 ref" href="#352MBB" title='MBB' data-ref="352MBB" data-ref-filename="352MBB">MBB</a></span>, <var>0</var>, <var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/BranchProbability.h.html#30" title='llvm::BranchProbability::BranchProbability' data-ref="_ZN4llvm17BranchProbabilityC1ERKS0_" data-ref-filename="_ZN4llvm17BranchProbabilityC1ERKS0_"></a><a class="local col5 ref" href="#355Probability" title='Probability' data-ref="355Probability" data-ref-filename="355Probability">Probability</a>);</td></tr>
<tr><th id="2106">2106</th><td>}</td></tr>
<tr><th id="2107">2107</th><td></td></tr>
<tr><th id="2108">2108</th><td><em>bool</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::</td></tr>
<tr><th id="2109">2109</th><td><dfn class="virtual decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo19isProfitableToIfCvtERNS_17MachineBasicBlockEjjS2_jjNS_17BranchProbabilityE" title='llvm::ARMBaseInstrInfo::isProfitableToIfCvt' data-ref="_ZNK4llvm16ARMBaseInstrInfo19isProfitableToIfCvtERNS_17MachineBasicBlockEjjS2_jjNS_17BranchProbabilityE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo19isProfitableToIfCvtERNS_17MachineBasicBlockEjjS2_jjNS_17BranchProbabilityE">isProfitableToIfCvt</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="360TBB" title='TBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="360TBB" data-ref-filename="360TBB">TBB</dfn>,</td></tr>
<tr><th id="2110">2110</th><td>                    <em>unsigned</em> <dfn class="local col1 decl" id="361TCycles" title='TCycles' data-type='unsigned int' data-ref="361TCycles" data-ref-filename="361TCycles">TCycles</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="362TExtra" title='TExtra' data-type='unsigned int' data-ref="362TExtra" data-ref-filename="362TExtra">TExtra</dfn>,</td></tr>
<tr><th id="2111">2111</th><td>                    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="363FBB" title='FBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="363FBB" data-ref-filename="363FBB">FBB</dfn>,</td></tr>
<tr><th id="2112">2112</th><td>                    <em>unsigned</em> <dfn class="local col4 decl" id="364FCycles" title='FCycles' data-type='unsigned int' data-ref="364FCycles" data-ref-filename="364FCycles">FCycles</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="365FExtra" title='FExtra' data-type='unsigned int' data-ref="365FExtra" data-ref-filename="365FExtra">FExtra</dfn>,</td></tr>
<tr><th id="2113">2113</th><td>                    <a class="type" href="../../../include/llvm/Support/BranchProbability.h.html#llvm::BranchProbability" title='llvm::BranchProbability' data-ref="llvm::BranchProbability" data-ref-filename="llvm..BranchProbability">BranchProbability</a> <dfn class="local col6 decl" id="366Probability" title='Probability' data-type='llvm::BranchProbability' data-ref="366Probability" data-ref-filename="366Probability">Probability</dfn>) <em>const</em> {</td></tr>
<tr><th id="2114">2114</th><td>  <b>if</b> (!<a class="local col1 ref" href="#361TCycles" title='TCycles' data-ref="361TCycles" data-ref-filename="361TCycles">TCycles</a>)</td></tr>
<tr><th id="2115">2115</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2116">2116</th><td></td></tr>
<tr><th id="2117">2117</th><td>  <i>// In thumb code we often end up trading one branch for a IT block, and</i></td></tr>
<tr><th id="2118">2118</th><td><i>  // if we are cloning the instruction can increase code size. Prevent</i></td></tr>
<tr><th id="2119">2119</th><td><i>  // blocks with multiple predecesors from being ifcvted to prevent this</i></td></tr>
<tr><th id="2120">2120</th><td><i>  // cloning.</i></td></tr>
<tr><th id="2121">2121</th><td>  <b>if</b> (<a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget8isThumb2Ev" title='llvm::ARMSubtarget::isThumb2' data-ref="_ZNK4llvm12ARMSubtarget8isThumb2Ev" data-ref-filename="_ZNK4llvm12ARMSubtarget8isThumb2Ev">isThumb2</a>() &amp;&amp; <a class="local col0 ref" href="#360TBB" title='TBB' data-ref="360TBB" data-ref-filename="360TBB">TBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10hasMinSizeEv" title='llvm::Function::hasMinSize' data-ref="_ZNK4llvm8Function10hasMinSizeEv" data-ref-filename="_ZNK4llvm8Function10hasMinSizeEv">hasMinSize</a>()) {</td></tr>
<tr><th id="2122">2122</th><td>    <b>if</b> (<a class="local col0 ref" href="#360TBB" title='TBB' data-ref="360TBB" data-ref-filename="360TBB">TBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9pred_sizeEv" title='llvm::MachineBasicBlock::pred_size' data-ref="_ZNK4llvm17MachineBasicBlock9pred_sizeEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock9pred_sizeEv">pred_size</a>() != <var>1</var> || <a class="local col3 ref" href="#363FBB" title='FBB' data-ref="363FBB" data-ref-filename="363FBB">FBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9pred_sizeEv" title='llvm::MachineBasicBlock::pred_size' data-ref="_ZNK4llvm17MachineBasicBlock9pred_sizeEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock9pred_sizeEv">pred_size</a>() != <var>1</var>)</td></tr>
<tr><th id="2123">2123</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2124">2124</th><td>  }</td></tr>
<tr><th id="2125">2125</th><td></td></tr>
<tr><th id="2126">2126</th><td>  <i>// Attempt to estimate the relative costs of predication versus branching.</i></td></tr>
<tr><th id="2127">2127</th><td><i>  // Here we scale up each component of UnpredCost to avoid precision issue when</i></td></tr>
<tr><th id="2128">2128</th><td><i>  // scaling TCycles/FCycles by Probability.</i></td></tr>
<tr><th id="2129">2129</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col7 decl" id="367ScalingUpFactor" title='ScalingUpFactor' data-type='const unsigned int' data-ref="367ScalingUpFactor" data-ref-filename="367ScalingUpFactor">ScalingUpFactor</dfn> = <var>1024</var>;</td></tr>
<tr><th id="2130">2130</th><td></td></tr>
<tr><th id="2131">2131</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="368PredCost" title='PredCost' data-type='unsigned int' data-ref="368PredCost" data-ref-filename="368PredCost">PredCost</dfn> = (<a class="local col1 ref" href="#361TCycles" title='TCycles' data-ref="361TCycles" data-ref-filename="361TCycles">TCycles</a> + <a class="local col4 ref" href="#364FCycles" title='FCycles' data-ref="364FCycles" data-ref-filename="364FCycles">FCycles</a> + <a class="local col2 ref" href="#362TExtra" title='TExtra' data-ref="362TExtra" data-ref-filename="362TExtra">TExtra</a> + <a class="local col5 ref" href="#365FExtra" title='FExtra' data-ref="365FExtra" data-ref-filename="365FExtra">FExtra</a>) * <a class="local col7 ref" href="#367ScalingUpFactor" title='ScalingUpFactor' data-ref="367ScalingUpFactor" data-ref-filename="367ScalingUpFactor">ScalingUpFactor</a>;</td></tr>
<tr><th id="2132">2132</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="369UnpredCost" title='UnpredCost' data-type='unsigned int' data-ref="369UnpredCost" data-ref-filename="369UnpredCost">UnpredCost</dfn>;</td></tr>
<tr><th id="2133">2133</th><td>  <b>if</b> (!<a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget18hasBranchPredictorEv" title='llvm::ARMSubtarget::hasBranchPredictor' data-ref="_ZNK4llvm12ARMSubtarget18hasBranchPredictorEv" data-ref-filename="_ZNK4llvm12ARMSubtarget18hasBranchPredictorEv">hasBranchPredictor</a>()) {</td></tr>
<tr><th id="2134">2134</th><td>    <i>// When we don't have a branch predictor it's always cheaper to not take a</i></td></tr>
<tr><th id="2135">2135</th><td><i>    // branch than take it, so we have to take that into account.</i></td></tr>
<tr><th id="2136">2136</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="370NotTakenBranchCost" title='NotTakenBranchCost' data-type='unsigned int' data-ref="370NotTakenBranchCost" data-ref-filename="370NotTakenBranchCost">NotTakenBranchCost</dfn> = <var>1</var>;</td></tr>
<tr><th id="2137">2137</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="371TakenBranchCost" title='TakenBranchCost' data-type='unsigned int' data-ref="371TakenBranchCost" data-ref-filename="371TakenBranchCost">TakenBranchCost</dfn> = <a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget23getMispredictionPenaltyEv" title='llvm::ARMSubtarget::getMispredictionPenalty' data-ref="_ZNK4llvm12ARMSubtarget23getMispredictionPenaltyEv" data-ref-filename="_ZNK4llvm12ARMSubtarget23getMispredictionPenaltyEv">getMispredictionPenalty</a>();</td></tr>
<tr><th id="2138">2138</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="372TUnpredCycles" title='TUnpredCycles' data-type='unsigned int' data-ref="372TUnpredCycles" data-ref-filename="372TUnpredCycles">TUnpredCycles</dfn>, <dfn class="local col3 decl" id="373FUnpredCycles" title='FUnpredCycles' data-type='unsigned int' data-ref="373FUnpredCycles" data-ref-filename="373FUnpredCycles">FUnpredCycles</dfn>;</td></tr>
<tr><th id="2139">2139</th><td>    <b>if</b> (!<a class="local col4 ref" href="#364FCycles" title='FCycles' data-ref="364FCycles" data-ref-filename="364FCycles">FCycles</a>) {</td></tr>
<tr><th id="2140">2140</th><td>      <i>// Triangle: TBB is the fallthrough</i></td></tr>
<tr><th id="2141">2141</th><td>      <a class="local col2 ref" href="#372TUnpredCycles" title='TUnpredCycles' data-ref="372TUnpredCycles" data-ref-filename="372TUnpredCycles">TUnpredCycles</a> = <a class="local col1 ref" href="#361TCycles" title='TCycles' data-ref="361TCycles" data-ref-filename="361TCycles">TCycles</a> + <a class="local col0 ref" href="#370NotTakenBranchCost" title='NotTakenBranchCost' data-ref="370NotTakenBranchCost" data-ref-filename="370NotTakenBranchCost">NotTakenBranchCost</a>;</td></tr>
<tr><th id="2142">2142</th><td>      <a class="local col3 ref" href="#373FUnpredCycles" title='FUnpredCycles' data-ref="373FUnpredCycles" data-ref-filename="373FUnpredCycles">FUnpredCycles</a> = <a class="local col1 ref" href="#371TakenBranchCost" title='TakenBranchCost' data-ref="371TakenBranchCost" data-ref-filename="371TakenBranchCost">TakenBranchCost</a>;</td></tr>
<tr><th id="2143">2143</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2144">2144</th><td>      <i>// Diamond: TBB is the block that is branched to, FBB is the fallthrough</i></td></tr>
<tr><th id="2145">2145</th><td>      <a class="local col2 ref" href="#372TUnpredCycles" title='TUnpredCycles' data-ref="372TUnpredCycles" data-ref-filename="372TUnpredCycles">TUnpredCycles</a> = <a class="local col1 ref" href="#361TCycles" title='TCycles' data-ref="361TCycles" data-ref-filename="361TCycles">TCycles</a> + <a class="local col1 ref" href="#371TakenBranchCost" title='TakenBranchCost' data-ref="371TakenBranchCost" data-ref-filename="371TakenBranchCost">TakenBranchCost</a>;</td></tr>
<tr><th id="2146">2146</th><td>      <a class="local col3 ref" href="#373FUnpredCycles" title='FUnpredCycles' data-ref="373FUnpredCycles" data-ref-filename="373FUnpredCycles">FUnpredCycles</a> = <a class="local col4 ref" href="#364FCycles" title='FCycles' data-ref="364FCycles" data-ref-filename="364FCycles">FCycles</a> + <a class="local col0 ref" href="#370NotTakenBranchCost" title='NotTakenBranchCost' data-ref="370NotTakenBranchCost" data-ref-filename="370NotTakenBranchCost">NotTakenBranchCost</a>;</td></tr>
<tr><th id="2147">2147</th><td>      <i>// The branch at the end of FBB will disappear when it's predicated, so</i></td></tr>
<tr><th id="2148">2148</th><td><i>      // discount it from PredCost.</i></td></tr>
<tr><th id="2149">2149</th><td>      <a class="local col8 ref" href="#368PredCost" title='PredCost' data-ref="368PredCost" data-ref-filename="368PredCost">PredCost</a> -= <var>1</var> * <a class="local col7 ref" href="#367ScalingUpFactor" title='ScalingUpFactor' data-ref="367ScalingUpFactor" data-ref-filename="367ScalingUpFactor">ScalingUpFactor</a>;</td></tr>
<tr><th id="2150">2150</th><td>    }</td></tr>
<tr><th id="2151">2151</th><td>    <i>// The total cost is the cost of each path scaled by their probabilites</i></td></tr>
<tr><th id="2152">2152</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="374TUnpredCost" title='TUnpredCost' data-type='unsigned int' data-ref="374TUnpredCost" data-ref-filename="374TUnpredCost">TUnpredCost</dfn> = <a class="local col6 ref" href="#366Probability" title='Probability' data-ref="366Probability" data-ref-filename="366Probability">Probability</a>.<a class="ref fn" href="../../../include/llvm/Support/BranchProbability.h.html#_ZNK4llvm17BranchProbability5scaleEm" title='llvm::BranchProbability::scale' data-ref="_ZNK4llvm17BranchProbability5scaleEm" data-ref-filename="_ZNK4llvm17BranchProbability5scaleEm">scale</a>(<a class="local col2 ref" href="#372TUnpredCycles" title='TUnpredCycles' data-ref="372TUnpredCycles" data-ref-filename="372TUnpredCycles">TUnpredCycles</a> * <a class="local col7 ref" href="#367ScalingUpFactor" title='ScalingUpFactor' data-ref="367ScalingUpFactor" data-ref-filename="367ScalingUpFactor">ScalingUpFactor</a>);</td></tr>
<tr><th id="2153">2153</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="375FUnpredCost" title='FUnpredCost' data-type='unsigned int' data-ref="375FUnpredCost" data-ref-filename="375FUnpredCost">FUnpredCost</dfn> = <a class="local col6 ref" href="#366Probability" title='Probability' data-ref="366Probability" data-ref-filename="366Probability">Probability</a>.<a class="ref fn" href="../../../include/llvm/Support/BranchProbability.h.html#_ZNK4llvm17BranchProbability8getComplEv" title='llvm::BranchProbability::getCompl' data-ref="_ZNK4llvm17BranchProbability8getComplEv" data-ref-filename="_ZNK4llvm17BranchProbability8getComplEv">getCompl</a>().<a class="ref fn" href="../../../include/llvm/Support/BranchProbability.h.html#_ZNK4llvm17BranchProbability5scaleEm" title='llvm::BranchProbability::scale' data-ref="_ZNK4llvm17BranchProbability5scaleEm" data-ref-filename="_ZNK4llvm17BranchProbability5scaleEm">scale</a>(<a class="local col3 ref" href="#373FUnpredCycles" title='FUnpredCycles' data-ref="373FUnpredCycles" data-ref-filename="373FUnpredCycles">FUnpredCycles</a> * <a class="local col7 ref" href="#367ScalingUpFactor" title='ScalingUpFactor' data-ref="367ScalingUpFactor" data-ref-filename="367ScalingUpFactor">ScalingUpFactor</a>);</td></tr>
<tr><th id="2154">2154</th><td>    <a class="local col9 ref" href="#369UnpredCost" title='UnpredCost' data-ref="369UnpredCost" data-ref-filename="369UnpredCost">UnpredCost</a> = <a class="local col4 ref" href="#374TUnpredCost" title='TUnpredCost' data-ref="374TUnpredCost" data-ref-filename="374TUnpredCost">TUnpredCost</a> + <a class="local col5 ref" href="#375FUnpredCost" title='FUnpredCost' data-ref="375FUnpredCost" data-ref-filename="375FUnpredCost">FUnpredCost</a>;</td></tr>
<tr><th id="2155">2155</th><td>    <i>// When predicating assume that the first IT can be folded away but later</i></td></tr>
<tr><th id="2156">2156</th><td><i>    // ones cost one cycle each</i></td></tr>
<tr><th id="2157">2157</th><td>    <b>if</b> (<a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget8isThumb2Ev" title='llvm::ARMSubtarget::isThumb2' data-ref="_ZNK4llvm12ARMSubtarget8isThumb2Ev" data-ref-filename="_ZNK4llvm12ARMSubtarget8isThumb2Ev">isThumb2</a>() &amp;&amp; <a class="local col1 ref" href="#361TCycles" title='TCycles' data-ref="361TCycles" data-ref-filename="361TCycles">TCycles</a> + <a class="local col4 ref" href="#364FCycles" title='FCycles' data-ref="364FCycles" data-ref-filename="364FCycles">FCycles</a> &gt; <var>4</var>) {</td></tr>
<tr><th id="2158">2158</th><td>      <a class="local col8 ref" href="#368PredCost" title='PredCost' data-ref="368PredCost" data-ref-filename="368PredCost">PredCost</a> += ((<a class="local col1 ref" href="#361TCycles" title='TCycles' data-ref="361TCycles" data-ref-filename="361TCycles">TCycles</a> + <a class="local col4 ref" href="#364FCycles" title='FCycles' data-ref="364FCycles" data-ref-filename="364FCycles">FCycles</a> - <var>4</var>) / <var>4</var>) * <a class="local col7 ref" href="#367ScalingUpFactor" title='ScalingUpFactor' data-ref="367ScalingUpFactor" data-ref-filename="367ScalingUpFactor">ScalingUpFactor</a>;</td></tr>
<tr><th id="2159">2159</th><td>    }</td></tr>
<tr><th id="2160">2160</th><td>  } <b>else</b> {</td></tr>
<tr><th id="2161">2161</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="376TUnpredCost" title='TUnpredCost' data-type='unsigned int' data-ref="376TUnpredCost" data-ref-filename="376TUnpredCost">TUnpredCost</dfn> = <a class="local col6 ref" href="#366Probability" title='Probability' data-ref="366Probability" data-ref-filename="366Probability">Probability</a>.<a class="ref fn" href="../../../include/llvm/Support/BranchProbability.h.html#_ZNK4llvm17BranchProbability5scaleEm" title='llvm::BranchProbability::scale' data-ref="_ZNK4llvm17BranchProbability5scaleEm" data-ref-filename="_ZNK4llvm17BranchProbability5scaleEm">scale</a>(<a class="local col1 ref" href="#361TCycles" title='TCycles' data-ref="361TCycles" data-ref-filename="361TCycles">TCycles</a> * <a class="local col7 ref" href="#367ScalingUpFactor" title='ScalingUpFactor' data-ref="367ScalingUpFactor" data-ref-filename="367ScalingUpFactor">ScalingUpFactor</a>);</td></tr>
<tr><th id="2162">2162</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="377FUnpredCost" title='FUnpredCost' data-type='unsigned int' data-ref="377FUnpredCost" data-ref-filename="377FUnpredCost">FUnpredCost</dfn> =</td></tr>
<tr><th id="2163">2163</th><td>      <a class="local col6 ref" href="#366Probability" title='Probability' data-ref="366Probability" data-ref-filename="366Probability">Probability</a>.<a class="ref fn" href="../../../include/llvm/Support/BranchProbability.h.html#_ZNK4llvm17BranchProbability8getComplEv" title='llvm::BranchProbability::getCompl' data-ref="_ZNK4llvm17BranchProbability8getComplEv" data-ref-filename="_ZNK4llvm17BranchProbability8getComplEv">getCompl</a>().<a class="ref fn" href="../../../include/llvm/Support/BranchProbability.h.html#_ZNK4llvm17BranchProbability5scaleEm" title='llvm::BranchProbability::scale' data-ref="_ZNK4llvm17BranchProbability5scaleEm" data-ref-filename="_ZNK4llvm17BranchProbability5scaleEm">scale</a>(<a class="local col4 ref" href="#364FCycles" title='FCycles' data-ref="364FCycles" data-ref-filename="364FCycles">FCycles</a> * <a class="local col7 ref" href="#367ScalingUpFactor" title='ScalingUpFactor' data-ref="367ScalingUpFactor" data-ref-filename="367ScalingUpFactor">ScalingUpFactor</a>);</td></tr>
<tr><th id="2164">2164</th><td>    <a class="local col9 ref" href="#369UnpredCost" title='UnpredCost' data-ref="369UnpredCost" data-ref-filename="369UnpredCost">UnpredCost</a> = <a class="local col6 ref" href="#376TUnpredCost" title='TUnpredCost' data-ref="376TUnpredCost" data-ref-filename="376TUnpredCost">TUnpredCost</a> + <a class="local col7 ref" href="#377FUnpredCost" title='FUnpredCost' data-ref="377FUnpredCost" data-ref-filename="377FUnpredCost">FUnpredCost</a>;</td></tr>
<tr><th id="2165">2165</th><td>    <a class="local col9 ref" href="#369UnpredCost" title='UnpredCost' data-ref="369UnpredCost" data-ref-filename="369UnpredCost">UnpredCost</a> += <var>1</var> * <a class="local col7 ref" href="#367ScalingUpFactor" title='ScalingUpFactor' data-ref="367ScalingUpFactor" data-ref-filename="367ScalingUpFactor">ScalingUpFactor</a>; <i>// The branch itself</i></td></tr>
<tr><th id="2166">2166</th><td>    <a class="local col9 ref" href="#369UnpredCost" title='UnpredCost' data-ref="369UnpredCost" data-ref-filename="369UnpredCost">UnpredCost</a> += <a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget23getMispredictionPenaltyEv" title='llvm::ARMSubtarget::getMispredictionPenalty' data-ref="_ZNK4llvm12ARMSubtarget23getMispredictionPenaltyEv" data-ref-filename="_ZNK4llvm12ARMSubtarget23getMispredictionPenaltyEv">getMispredictionPenalty</a>() * <a class="local col7 ref" href="#367ScalingUpFactor" title='ScalingUpFactor' data-ref="367ScalingUpFactor" data-ref-filename="367ScalingUpFactor">ScalingUpFactor</a> / <var>10</var>;</td></tr>
<tr><th id="2167">2167</th><td>  }</td></tr>
<tr><th id="2168">2168</th><td></td></tr>
<tr><th id="2169">2169</th><td>  <b>return</b> <a class="local col8 ref" href="#368PredCost" title='PredCost' data-ref="368PredCost" data-ref-filename="368PredCost">PredCost</a> &lt;= <a class="local col9 ref" href="#369UnpredCost" title='UnpredCost' data-ref="369UnpredCost" data-ref-filename="369UnpredCost">UnpredCost</a>;</td></tr>
<tr><th id="2170">2170</th><td>}</td></tr>
<tr><th id="2171">2171</th><td></td></tr>
<tr><th id="2172">2172</th><td><em>unsigned</em></td></tr>
<tr><th id="2173">2173</th><td><a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo32extraSizeToPredicateInstructionsERKNS_15MachineFunctionEj" title='llvm::ARMBaseInstrInfo::extraSizeToPredicateInstructions' data-ref="_ZNK4llvm16ARMBaseInstrInfo32extraSizeToPredicateInstructionsERKNS_15MachineFunctionEj" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo32extraSizeToPredicateInstructionsERKNS_15MachineFunctionEj">extraSizeToPredicateInstructions</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="378MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="378MF" data-ref-filename="378MF">MF</dfn>,</td></tr>
<tr><th id="2174">2174</th><td>                                                   <em>unsigned</em> <dfn class="local col9 decl" id="379NumInsts" title='NumInsts' data-type='unsigned int' data-ref="379NumInsts" data-ref-filename="379NumInsts">NumInsts</dfn>) <em>const</em> {</td></tr>
<tr><th id="2175">2175</th><td>  <i>// Thumb2 needs a 2-byte IT instruction to predicate up to 4 instructions.</i></td></tr>
<tr><th id="2176">2176</th><td><i>  // ARM has a condition code field in every predicable instruction, using it</i></td></tr>
<tr><th id="2177">2177</th><td><i>  // doesn't change code size.</i></td></tr>
<tr><th id="2178">2178</th><td>  <b>if</b> (!<a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget8isThumb2Ev" title='llvm::ARMSubtarget::isThumb2' data-ref="_ZNK4llvm12ARMSubtarget8isThumb2Ev" data-ref-filename="_ZNK4llvm12ARMSubtarget8isThumb2Ev">isThumb2</a>())</td></tr>
<tr><th id="2179">2179</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="2180">2180</th><td></td></tr>
<tr><th id="2181">2181</th><td>  <i>// It's possible that the size of the IT is restricted to a single block.</i></td></tr>
<tr><th id="2182">2182</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="380MaxInsts" title='MaxInsts' data-type='unsigned int' data-ref="380MaxInsts" data-ref-filename="380MaxInsts">MaxInsts</dfn> = <a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget10restrictITEv" title='llvm::ARMSubtarget::restrictIT' data-ref="_ZNK4llvm12ARMSubtarget10restrictITEv" data-ref-filename="_ZNK4llvm12ARMSubtarget10restrictITEv">restrictIT</a>() ? <var>1</var> : <var>4</var>;</td></tr>
<tr><th id="2183">2183</th><td>  <b>return</b> <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm10divideCeilEmm" title='llvm::divideCeil' data-ref="_ZN4llvm10divideCeilEmm" data-ref-filename="_ZN4llvm10divideCeilEmm">divideCeil</a>(<a class="local col9 ref" href="#379NumInsts" title='NumInsts' data-ref="379NumInsts" data-ref-filename="379NumInsts">NumInsts</a>, <a class="local col0 ref" href="#380MaxInsts" title='MaxInsts' data-ref="380MaxInsts" data-ref-filename="380MaxInsts">MaxInsts</a>) * <var>2</var>;</td></tr>
<tr><th id="2184">2184</th><td>}</td></tr>
<tr><th id="2185">2185</th><td></td></tr>
<tr><th id="2186">2186</th><td><em>unsigned</em></td></tr>
<tr><th id="2187">2187</th><td><a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo25predictBranchSizeForIfCvtERNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::predictBranchSizeForIfCvt' data-ref="_ZNK4llvm16ARMBaseInstrInfo25predictBranchSizeForIfCvtERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo25predictBranchSizeForIfCvtERNS_12MachineInstrE">predictBranchSizeForIfCvt</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="381MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="381MI" data-ref-filename="381MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2188">2188</th><td>  <i>// If this branch is likely to be folded into the comparison to form a</i></td></tr>
<tr><th id="2189">2189</th><td><i>  // CB(N)Z, then removing it won't reduce code size at all, because that will</i></td></tr>
<tr><th id="2190">2190</th><td><i>  // just replace the CB(N)Z with a CMP.</i></td></tr>
<tr><th id="2191">2191</th><td>  <b>if</b> (<a class="local col1 ref" href="#381MI" title='MI' data-ref="381MI" data-ref-filename="381MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2Bcc" title='llvm::ARM::t2Bcc' data-ref="llvm::ARM::t2Bcc" data-ref-filename="llvm..ARM..t2Bcc">t2Bcc</a> &amp;&amp;</td></tr>
<tr><th id="2192">2192</th><td>      <a class="ref fn" href="#_ZN4llvm20findCMPToFoldIntoCBZEPNS_12MachineInstrEPKNS_18TargetRegisterInfoE" title='llvm::findCMPToFoldIntoCBZ' data-ref="_ZN4llvm20findCMPToFoldIntoCBZEPNS_12MachineInstrEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZN4llvm20findCMPToFoldIntoCBZEPNS_12MachineInstrEPKNS_18TargetRegisterInfoE">findCMPToFoldIntoCBZ</a>(&amp;<a class="local col1 ref" href="#381MI" title='MI' data-ref="381MI" data-ref-filename="381MI">MI</a>, &amp;<a class="virtual member fn" href="ARMBaseInstrInfo.h.html#_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv" title='llvm::ARMBaseInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv">getRegisterInfo</a>()))</td></tr>
<tr><th id="2193">2193</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="2194">2194</th><td></td></tr>
<tr><th id="2195">2195</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="382Size" title='Size' data-type='unsigned int' data-ref="382Size" data-ref-filename="382Size">Size</dfn> = <a class="virtual member fn" href="#_ZNK4llvm16ARMBaseInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::getInstSizeInBytes' data-ref="_ZNK4llvm16ARMBaseInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE">getInstSizeInBytes</a>(<a class="local col1 ref" href="#381MI" title='MI' data-ref="381MI" data-ref-filename="381MI">MI</a>);</td></tr>
<tr><th id="2196">2196</th><td></td></tr>
<tr><th id="2197">2197</th><td>  <i>// For Thumb2, all branches are 32-bit instructions during the if conversion</i></td></tr>
<tr><th id="2198">2198</th><td><i>  // pass, but may be replaced with 16-bit instructions during size reduction.</i></td></tr>
<tr><th id="2199">2199</th><td><i>  // Since the branches considered by if conversion tend to be forward branches</i></td></tr>
<tr><th id="2200">2200</th><td><i>  // over small basic blocks, they are very likely to be in range for the</i></td></tr>
<tr><th id="2201">2201</th><td><i>  // narrow instructions, so we assume the final code size will be half what it</i></td></tr>
<tr><th id="2202">2202</th><td><i>  // currently is.</i></td></tr>
<tr><th id="2203">2203</th><td>  <b>if</b> (<a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget8isThumb2Ev" title='llvm::ARMSubtarget::isThumb2' data-ref="_ZNK4llvm12ARMSubtarget8isThumb2Ev" data-ref-filename="_ZNK4llvm12ARMSubtarget8isThumb2Ev">isThumb2</a>())</td></tr>
<tr><th id="2204">2204</th><td>    <a class="local col2 ref" href="#382Size" title='Size' data-ref="382Size" data-ref-filename="382Size">Size</a> /= <var>2</var>;</td></tr>
<tr><th id="2205">2205</th><td></td></tr>
<tr><th id="2206">2206</th><td>  <b>return</b> <a class="local col2 ref" href="#382Size" title='Size' data-ref="382Size" data-ref-filename="382Size">Size</a>;</td></tr>
<tr><th id="2207">2207</th><td>}</td></tr>
<tr><th id="2208">2208</th><td></td></tr>
<tr><th id="2209">2209</th><td><em>bool</em></td></tr>
<tr><th id="2210">2210</th><td><a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo25isProfitableToUnpredicateERNS_17MachineBasicBlockES2_" title='llvm::ARMBaseInstrInfo::isProfitableToUnpredicate' data-ref="_ZNK4llvm16ARMBaseInstrInfo25isProfitableToUnpredicateERNS_17MachineBasicBlockES2_" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo25isProfitableToUnpredicateERNS_17MachineBasicBlockES2_">isProfitableToUnpredicate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="383TMBB" title='TMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="383TMBB" data-ref-filename="383TMBB">TMBB</dfn>,</td></tr>
<tr><th id="2211">2211</th><td>                                            <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="384FMBB" title='FMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="384FMBB" data-ref-filename="384FMBB">FMBB</dfn>) <em>const</em> {</td></tr>
<tr><th id="2212">2212</th><td>  <i>// Reduce false anti-dependencies to let the target's out-of-order execution</i></td></tr>
<tr><th id="2213">2213</th><td><i>  // engine do its thing.</i></td></tr>
<tr><th id="2214">2214</th><td>  <b>return</b> <a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget25isProfitableToUnpredicateEv" title='llvm::ARMSubtarget::isProfitableToUnpredicate' data-ref="_ZNK4llvm12ARMSubtarget25isProfitableToUnpredicateEv" data-ref-filename="_ZNK4llvm12ARMSubtarget25isProfitableToUnpredicateEv">isProfitableToUnpredicate</a>();</td></tr>
<tr><th id="2215">2215</th><td>}</td></tr>
<tr><th id="2216">2216</th><td></td></tr>
<tr><th id="2217">2217</th><td><i class="doc">/// getInstrPredicate - If instruction is predicated, returns its predicate</i></td></tr>
<tr><th id="2218">2218</th><td><i class="doc">/// condition, otherwise returns AL. It also returns the condition code</i></td></tr>
<tr><th id="2219">2219</th><td><i class="doc">/// register by reference.</i></td></tr>
<tr><th id="2220">2220</th><td><span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes" data-ref-filename="llvm..ARMCC..CondCodes">CondCodes</a> <span class="namespace">llvm::</span><dfn class="decl def fn" id="_ZN4llvm17getInstrPredicateERKNS_12MachineInstrERNS_8RegisterE" title='llvm::getInstrPredicate' data-ref="_ZN4llvm17getInstrPredicateERKNS_12MachineInstrERNS_8RegisterE" data-ref-filename="_ZN4llvm17getInstrPredicateERKNS_12MachineInstrERNS_8RegisterE">getInstrPredicate</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="385MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="385MI" data-ref-filename="385MI">MI</dfn>,</td></tr>
<tr><th id="2221">2221</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> &amp;<dfn class="local col6 decl" id="386PredReg" title='PredReg' data-type='llvm::Register &amp;' data-ref="386PredReg" data-ref-filename="386PredReg">PredReg</dfn>) {</td></tr>
<tr><th id="2222">2222</th><td>  <em>int</em> <dfn class="local col7 decl" id="387PIdx" title='PIdx' data-type='int' data-ref="387PIdx" data-ref-filename="387PIdx">PIdx</dfn> = <a class="local col5 ref" href="#385MI" title='MI' data-ref="385MI" data-ref-filename="385MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr23findFirstPredOperandIdxEv" title='llvm::MachineInstr::findFirstPredOperandIdx' data-ref="_ZNK4llvm12MachineInstr23findFirstPredOperandIdxEv" data-ref-filename="_ZNK4llvm12MachineInstr23findFirstPredOperandIdxEv">findFirstPredOperandIdx</a>();</td></tr>
<tr><th id="2223">2223</th><td>  <b>if</b> (<a class="local col7 ref" href="#387PIdx" title='PIdx' data-ref="387PIdx" data-ref-filename="387PIdx">PIdx</a> == -<var>1</var>) {</td></tr>
<tr><th id="2224">2224</th><td>    <a class="local col6 ref" href="#386PredReg" title='PredReg' data-ref="386PredReg" data-ref-filename="386PredReg">PredReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><var>0</var>;</td></tr>
<tr><th id="2225">2225</th><td>    <b>return</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>;</td></tr>
<tr><th id="2226">2226</th><td>  }</td></tr>
<tr><th id="2227">2227</th><td></td></tr>
<tr><th id="2228">2228</th><td>  <a class="local col6 ref" href="#386PredReg" title='PredReg' data-ref="386PredReg" data-ref-filename="386PredReg">PredReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col5 ref" href="#385MI" title='MI' data-ref="385MI" data-ref-filename="385MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#387PIdx" title='PIdx' data-ref="387PIdx" data-ref-filename="387PIdx">PIdx</a>+<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2229">2229</th><td>  <b>return</b> (<span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes" data-ref-filename="llvm..ARMCC..CondCodes">CondCodes</a>)<a class="local col5 ref" href="#385MI" title='MI' data-ref="385MI" data-ref-filename="385MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#387PIdx" title='PIdx' data-ref="387PIdx" data-ref-filename="387PIdx">PIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="2230">2230</th><td>}</td></tr>
<tr><th id="2231">2231</th><td></td></tr>
<tr><th id="2232">2232</th><td><em>unsigned</em> <span class="namespace">llvm::</span><dfn class="decl def fn" id="_ZN4llvm27getMatchingCondBranchOpcodeEj" title='llvm::getMatchingCondBranchOpcode' data-ref="_ZN4llvm27getMatchingCondBranchOpcodeEj" data-ref-filename="_ZN4llvm27getMatchingCondBranchOpcodeEj">getMatchingCondBranchOpcode</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="388Opc" title='Opc' data-type='unsigned int' data-ref="388Opc" data-ref-filename="388Opc">Opc</dfn>) {</td></tr>
<tr><th id="2233">2233</th><td>  <b>if</b> (<a class="local col8 ref" href="#388Opc" title='Opc' data-ref="388Opc" data-ref-filename="388Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::B" title='llvm::ARM::B' data-ref="llvm::ARM::B" data-ref-filename="llvm..ARM..B">B</a>)</td></tr>
<tr><th id="2234">2234</th><td>    <b>return</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::Bcc" title='llvm::ARM::Bcc' data-ref="llvm::ARM::Bcc" data-ref-filename="llvm..ARM..Bcc">Bcc</a>;</td></tr>
<tr><th id="2235">2235</th><td>  <b>if</b> (<a class="local col8 ref" href="#388Opc" title='Opc' data-ref="388Opc" data-ref-filename="388Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tB" title='llvm::ARM::tB' data-ref="llvm::ARM::tB" data-ref-filename="llvm..ARM..tB">tB</a>)</td></tr>
<tr><th id="2236">2236</th><td>    <b>return</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tBcc" title='llvm::ARM::tBcc' data-ref="llvm::ARM::tBcc" data-ref-filename="llvm..ARM..tBcc">tBcc</a>;</td></tr>
<tr><th id="2237">2237</th><td>  <b>if</b> (<a class="local col8 ref" href="#388Opc" title='Opc' data-ref="388Opc" data-ref-filename="388Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2B" title='llvm::ARM::t2B' data-ref="llvm::ARM::t2B" data-ref-filename="llvm..ARM..t2B">t2B</a>)</td></tr>
<tr><th id="2238">2238</th><td>    <b>return</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2Bcc" title='llvm::ARM::t2Bcc' data-ref="llvm::ARM::t2Bcc" data-ref-filename="llvm..ARM..t2Bcc">t2Bcc</a>;</td></tr>
<tr><th id="2239">2239</th><td></td></tr>
<tr><th id="2240">2240</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown unconditional branch opcode!"</q>);</td></tr>
<tr><th id="2241">2241</th><td>}</td></tr>
<tr><th id="2242">2242</th><td></td></tr>
<tr><th id="2243">2243</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" title='llvm::ARMBaseInstrInfo::commuteInstructionImpl' data-ref="_ZNK4llvm16ARMBaseInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj">commuteInstructionImpl</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="389MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="389MI" data-ref-filename="389MI">MI</dfn>,</td></tr>
<tr><th id="2244">2244</th><td>                                                       <em>bool</em> <dfn class="local col0 decl" id="390NewMI" title='NewMI' data-type='bool' data-ref="390NewMI" data-ref-filename="390NewMI">NewMI</dfn>,</td></tr>
<tr><th id="2245">2245</th><td>                                                       <em>unsigned</em> <dfn class="local col1 decl" id="391OpIdx1" title='OpIdx1' data-type='unsigned int' data-ref="391OpIdx1" data-ref-filename="391OpIdx1">OpIdx1</dfn>,</td></tr>
<tr><th id="2246">2246</th><td>                                                       <em>unsigned</em> <dfn class="local col2 decl" id="392OpIdx2" title='OpIdx2' data-type='unsigned int' data-ref="392OpIdx2" data-ref-filename="392OpIdx2">OpIdx2</dfn>) <em>const</em> {</td></tr>
<tr><th id="2247">2247</th><td>  <b>switch</b> (<a class="local col9 ref" href="#389MI" title='MI' data-ref="389MI" data-ref-filename="389MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="2248">2248</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MOVCCr" title='llvm::ARM::MOVCCr' data-ref="llvm::ARM::MOVCCr" data-ref-filename="llvm..ARM..MOVCCr">MOVCCr</a>:</td></tr>
<tr><th id="2249">2249</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2MOVCCr" title='llvm::ARM::t2MOVCCr' data-ref="llvm::ARM::t2MOVCCr" data-ref-filename="llvm..ARM..t2MOVCCr">t2MOVCCr</a>: {</td></tr>
<tr><th id="2250">2250</th><td>    <i>// MOVCC can be commuted by inverting the condition.</i></td></tr>
<tr><th id="2251">2251</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col3 decl" id="393PredReg" title='PredReg' data-type='llvm::Register' data-ref="393PredReg" data-ref-filename="393PredReg">PredReg</dfn>;</td></tr>
<tr><th id="2252">2252</th><td>    <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes" data-ref-filename="llvm..ARMCC..CondCodes">CondCodes</a> <dfn class="local col4 decl" id="394CC" title='CC' data-type='ARMCC::CondCodes' data-ref="394CC" data-ref-filename="394CC">CC</dfn> = <a class="ref fn" href="#_ZN4llvm17getInstrPredicateERKNS_12MachineInstrERNS_8RegisterE" title='llvm::getInstrPredicate' data-ref="_ZN4llvm17getInstrPredicateERKNS_12MachineInstrERNS_8RegisterE" data-ref-filename="_ZN4llvm17getInstrPredicateERKNS_12MachineInstrERNS_8RegisterE">getInstrPredicate</a>(<a class="local col9 ref" href="#389MI" title='MI' data-ref="389MI" data-ref-filename="389MI">MI</a>, <span class='refarg'><a class="local col3 ref" href="#393PredReg" title='PredReg' data-ref="393PredReg" data-ref-filename="393PredReg">PredReg</a></span>);</td></tr>
<tr><th id="2253">2253</th><td>    <i>// MOVCC AL can't be inverted. Shouldn't happen.</i></td></tr>
<tr><th id="2254">2254</th><td>    <b>if</b> (<a class="local col4 ref" href="#394CC" title='CC' data-ref="394CC" data-ref-filename="394CC">CC</a> == <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a> || <a class="local col3 ref" href="#393PredReg" title='PredReg' data-ref="393PredReg" data-ref-filename="393PredReg">PredReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneEi" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneEi" data-ref-filename="_ZNK4llvm8RegisterneEi">!=</a> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::CPSR" title='llvm::ARM::CPSR' data-ref="llvm::ARM::CPSR" data-ref-filename="llvm..ARM..CPSR">CPSR</a>)</td></tr>
<tr><th id="2255">2255</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="2256">2256</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="395CommutedMI" title='CommutedMI' data-type='llvm::MachineInstr *' data-ref="395CommutedMI" data-ref-filename="395CommutedMI">CommutedMI</dfn> =</td></tr>
<tr><th id="2257">2257</th><td>        <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" title='llvm::TargetInstrInfo::commuteInstructionImpl' data-ref="_ZNK4llvm15TargetInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" data-ref-filename="_ZNK4llvm15TargetInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj">commuteInstructionImpl</a>(<span class='refarg'><a class="local col9 ref" href="#389MI" title='MI' data-ref="389MI" data-ref-filename="389MI">MI</a></span>, <a class="local col0 ref" href="#390NewMI" title='NewMI' data-ref="390NewMI" data-ref-filename="390NewMI">NewMI</a>, <a class="local col1 ref" href="#391OpIdx1" title='OpIdx1' data-ref="391OpIdx1" data-ref-filename="391OpIdx1">OpIdx1</a>, <a class="local col2 ref" href="#392OpIdx2" title='OpIdx2' data-ref="392OpIdx2" data-ref-filename="392OpIdx2">OpIdx2</a>);</td></tr>
<tr><th id="2258">2258</th><td>    <b>if</b> (!<a class="local col5 ref" href="#395CommutedMI" title='CommutedMI' data-ref="395CommutedMI" data-ref-filename="395CommutedMI">CommutedMI</a>)</td></tr>
<tr><th id="2259">2259</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="2260">2260</th><td>    <i>// After swapping the MOVCC operands, also invert the condition.</i></td></tr>
<tr><th id="2261">2261</th><td>    <a class="local col5 ref" href="#395CommutedMI" title='CommutedMI' data-ref="395CommutedMI" data-ref-filename="395CommutedMI">CommutedMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#395CommutedMI" title='CommutedMI' data-ref="395CommutedMI" data-ref-filename="395CommutedMI">CommutedMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr23findFirstPredOperandIdxEv" title='llvm::MachineInstr::findFirstPredOperandIdx' data-ref="_ZNK4llvm12MachineInstr23findFirstPredOperandIdxEv" data-ref-filename="_ZNK4llvm12MachineInstr23findFirstPredOperandIdxEv">findFirstPredOperandIdx</a>())</td></tr>
<tr><th id="2262">2262</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<span class="namespace">ARMCC::</span><a class="ref fn" href="Utils/ARMBaseInfo.h.html#_ZN4llvm5ARMCCL20getOppositeConditionENS0_9CondCodesE" title='llvm::ARMCC::getOppositeCondition' data-ref="_ZN4llvm5ARMCCL20getOppositeConditionENS0_9CondCodesE" data-ref-filename="_ZN4llvm5ARMCCL20getOppositeConditionENS0_9CondCodesE">getOppositeCondition</a>(<a class="local col4 ref" href="#394CC" title='CC' data-ref="394CC" data-ref-filename="394CC">CC</a>));</td></tr>
<tr><th id="2263">2263</th><td>    <b>return</b> <a class="local col5 ref" href="#395CommutedMI" title='CommutedMI' data-ref="395CommutedMI" data-ref-filename="395CommutedMI">CommutedMI</a>;</td></tr>
<tr><th id="2264">2264</th><td>  }</td></tr>
<tr><th id="2265">2265</th><td>  }</td></tr>
<tr><th id="2266">2266</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" title='llvm::TargetInstrInfo::commuteInstructionImpl' data-ref="_ZNK4llvm15TargetInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" data-ref-filename="_ZNK4llvm15TargetInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj">commuteInstructionImpl</a>(<span class='refarg'><a class="local col9 ref" href="#389MI" title='MI' data-ref="389MI" data-ref-filename="389MI">MI</a></span>, <a class="local col0 ref" href="#390NewMI" title='NewMI' data-ref="390NewMI" data-ref-filename="390NewMI">NewMI</a>, <a class="local col1 ref" href="#391OpIdx1" title='OpIdx1' data-ref="391OpIdx1" data-ref-filename="391OpIdx1">OpIdx1</a>, <a class="local col2 ref" href="#392OpIdx2" title='OpIdx2' data-ref="392OpIdx2" data-ref-filename="392OpIdx2">OpIdx2</a>);</td></tr>
<tr><th id="2267">2267</th><td>}</td></tr>
<tr><th id="2268">2268</th><td></td></tr>
<tr><th id="2269">2269</th><td><i class="doc">/// Identify instructions that can be folded into a MOVCC instruction, and</i></td></tr>
<tr><th id="2270">2270</th><td><i class="doc">/// return the defining instruction.</i></td></tr>
<tr><th id="2271">2271</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *</td></tr>
<tr><th id="2272">2272</th><td><a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo16canFoldIntoMOVCCENS_8RegisterERKNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoE" title='llvm::ARMBaseInstrInfo::canFoldIntoMOVCC' data-ref="_ZNK4llvm16ARMBaseInstrInfo16canFoldIntoMOVCCENS_8RegisterERKNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo16canFoldIntoMOVCCENS_8RegisterERKNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoE">canFoldIntoMOVCC</dfn>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="396Reg" title='Reg' data-type='llvm::Register' data-ref="396Reg" data-ref-filename="396Reg">Reg</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="397MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="397MRI" data-ref-filename="397MRI">MRI</dfn>,</td></tr>
<tr><th id="2273">2273</th><td>                                   <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col8 decl" id="398TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="398TII" data-ref-filename="398TII">TII</dfn>) <em>const</em> {</td></tr>
<tr><th id="2274">2274</th><td>  <b>if</b> (!<a class="local col6 ref" href="#396Reg" title='Reg' data-ref="396Reg" data-ref-filename="396Reg">Reg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>())</td></tr>
<tr><th id="2275">2275</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="2276">2276</th><td>  <b>if</b> (!<a class="local col7 ref" href="#397MRI" title='MRI' data-ref="397MRI" data-ref-filename="397MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE" title='llvm::MachineRegisterInfo::hasOneNonDBGUse' data-ref="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE">hasOneNonDBGUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#396Reg" title='Reg' data-ref="396Reg" data-ref-filename="396Reg">Reg</a>))</td></tr>
<tr><th id="2277">2277</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="2278">2278</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="399MI" title='MI' data-type='llvm::MachineInstr *' data-ref="399MI" data-ref-filename="399MI">MI</dfn> = <a class="local col7 ref" href="#397MRI" title='MRI' data-ref="397MRI" data-ref-filename="397MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#396Reg" title='Reg' data-ref="396Reg" data-ref-filename="396Reg">Reg</a>);</td></tr>
<tr><th id="2279">2279</th><td>  <b>if</b> (!<a class="local col9 ref" href="#399MI" title='MI' data-ref="399MI" data-ref-filename="399MI">MI</a>)</td></tr>
<tr><th id="2280">2280</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="2281">2281</th><td>  <i>// Check if MI can be predicated and folded into the MOVCC.</i></td></tr>
<tr><th id="2282">2282</th><td>  <b>if</b> (!<a class="virtual member fn" href="#_ZNK4llvm16ARMBaseInstrInfo12isPredicableERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::isPredicable' data-ref="_ZNK4llvm16ARMBaseInstrInfo12isPredicableERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo12isPredicableERKNS_12MachineInstrE">isPredicable</a>(*<a class="local col9 ref" href="#399MI" title='MI' data-ref="399MI" data-ref-filename="399MI">MI</a>))</td></tr>
<tr><th id="2283">2283</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="2284">2284</th><td>  <i>// Check if MI has any non-dead defs or physreg uses. This also detects</i></td></tr>
<tr><th id="2285">2285</th><td><i>  // predicated instructions which will be reading CPSR.</i></td></tr>
<tr><th id="2286">2286</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="400i" title='i' data-type='unsigned int' data-ref="400i" data-ref-filename="400i">i</dfn> = <var>1</var>, <dfn class="local col1 decl" id="401e" title='e' data-type='unsigned int' data-ref="401e" data-ref-filename="401e">e</dfn> = <a class="local col9 ref" href="#399MI" title='MI' data-ref="399MI" data-ref-filename="399MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col0 ref" href="#400i" title='i' data-ref="400i" data-ref-filename="400i">i</a> != <a class="local col1 ref" href="#401e" title='e' data-ref="401e" data-ref-filename="401e">e</a>; ++<a class="local col0 ref" href="#400i" title='i' data-ref="400i" data-ref-filename="400i">i</a>) {</td></tr>
<tr><th id="2287">2287</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="402MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="402MO" data-ref-filename="402MO">MO</dfn> = <a class="local col9 ref" href="#399MI" title='MI' data-ref="399MI" data-ref-filename="399MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#400i" title='i' data-ref="400i" data-ref-filename="400i">i</a>);</td></tr>
<tr><th id="2288">2288</th><td>    <i>// Reject frame index operands, PEI can't handle the predicated pseudos.</i></td></tr>
<tr><th id="2289">2289</th><td>    <b>if</b> (<a class="local col2 ref" href="#402MO" title='MO' data-ref="402MO" data-ref-filename="402MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv" data-ref-filename="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>() || <a class="local col2 ref" href="#402MO" title='MO' data-ref="402MO" data-ref-filename="402MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isCPIEv" title='llvm::MachineOperand::isCPI' data-ref="_ZNK4llvm14MachineOperand5isCPIEv" data-ref-filename="_ZNK4llvm14MachineOperand5isCPIEv">isCPI</a>() || <a class="local col2 ref" href="#402MO" title='MO' data-ref="402MO" data-ref-filename="402MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isJTIEv" title='llvm::MachineOperand::isJTI' data-ref="_ZNK4llvm14MachineOperand5isJTIEv" data-ref-filename="_ZNK4llvm14MachineOperand5isJTIEv">isJTI</a>())</td></tr>
<tr><th id="2290">2290</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="2291">2291</th><td>    <b>if</b> (!<a class="local col2 ref" href="#402MO" title='MO' data-ref="402MO" data-ref-filename="402MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="2292">2292</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2293">2293</th><td>    <i>// MI can't have any tied operands, that would conflict with predication.</i></td></tr>
<tr><th id="2294">2294</th><td>    <b>if</b> (<a class="local col2 ref" href="#402MO" title='MO' data-ref="402MO" data-ref-filename="402MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isTiedEv" title='llvm::MachineOperand::isTied' data-ref="_ZNK4llvm14MachineOperand6isTiedEv" data-ref-filename="_ZNK4llvm14MachineOperand6isTiedEv">isTied</a>())</td></tr>
<tr><th id="2295">2295</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="2296">2296</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register18isPhysicalRegisterEj" title='llvm::Register::isPhysicalRegister' data-ref="_ZN4llvm8Register18isPhysicalRegisterEj" data-ref-filename="_ZN4llvm8Register18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col2 ref" href="#402MO" title='MO' data-ref="402MO" data-ref-filename="402MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="2297">2297</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="2298">2298</th><td>    <b>if</b> (<a class="local col2 ref" href="#402MO" title='MO' data-ref="402MO" data-ref-filename="402MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv" data-ref-filename="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp; !<a class="local col2 ref" href="#402MO" title='MO' data-ref="402MO" data-ref-filename="402MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv" data-ref-filename="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>())</td></tr>
<tr><th id="2299">2299</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="2300">2300</th><td>  }</td></tr>
<tr><th id="2301">2301</th><td>  <em>bool</em> <dfn class="local col3 decl" id="403DontMoveAcrossStores" title='DontMoveAcrossStores' data-type='bool' data-ref="403DontMoveAcrossStores" data-ref-filename="403DontMoveAcrossStores">DontMoveAcrossStores</dfn> = <b>true</b>;</td></tr>
<tr><th id="2302">2302</th><td>  <b>if</b> (!<a class="local col9 ref" href="#399MI" title='MI' data-ref="399MI" data-ref-filename="399MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isSafeToMoveEPNS_9AAResultsERb" title='llvm::MachineInstr::isSafeToMove' data-ref="_ZNK4llvm12MachineInstr12isSafeToMoveEPNS_9AAResultsERb" data-ref-filename="_ZNK4llvm12MachineInstr12isSafeToMoveEPNS_9AAResultsERb">isSafeToMove</a>(<i>/* AliasAnalysis = */</i> <b>nullptr</b>, <span class='refarg'><a class="local col3 ref" href="#403DontMoveAcrossStores" title='DontMoveAcrossStores' data-ref="403DontMoveAcrossStores" data-ref-filename="403DontMoveAcrossStores">DontMoveAcrossStores</a></span>))</td></tr>
<tr><th id="2303">2303</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="2304">2304</th><td>  <b>return</b> <a class="local col9 ref" href="#399MI" title='MI' data-ref="399MI" data-ref-filename="399MI">MI</a>;</td></tr>
<tr><th id="2305">2305</th><td>}</td></tr>
<tr><th id="2306">2306</th><td></td></tr>
<tr><th id="2307">2307</th><td><em>bool</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo13analyzeSelectERKNS_12MachineInstrERNS_15SmallVectorImplINS_14MachineOperandEEERjS8_Rb" title='llvm::ARMBaseInstrInfo::analyzeSelect' data-ref="_ZNK4llvm16ARMBaseInstrInfo13analyzeSelectERKNS_12MachineInstrERNS_15SmallVectorImplINS_14MachineOperandEEERjS8_Rb" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo13analyzeSelectERKNS_12MachineInstrERNS_15SmallVectorImplINS_14MachineOperandEEERjS8_Rb">analyzeSelect</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="404MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="404MI" data-ref-filename="404MI">MI</dfn>,</td></tr>
<tr><th id="2308">2308</th><td>                                     <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col5 decl" id="405Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="405Cond" data-ref-filename="405Cond">Cond</dfn>,</td></tr>
<tr><th id="2309">2309</th><td>                                     <em>unsigned</em> &amp;<dfn class="local col6 decl" id="406TrueOp" title='TrueOp' data-type='unsigned int &amp;' data-ref="406TrueOp" data-ref-filename="406TrueOp">TrueOp</dfn>, <em>unsigned</em> &amp;<dfn class="local col7 decl" id="407FalseOp" title='FalseOp' data-type='unsigned int &amp;' data-ref="407FalseOp" data-ref-filename="407FalseOp">FalseOp</dfn>,</td></tr>
<tr><th id="2310">2310</th><td>                                     <em>bool</em> &amp;<dfn class="local col8 decl" id="408Optimizable" title='Optimizable' data-type='bool &amp;' data-ref="408Optimizable" data-ref-filename="408Optimizable">Optimizable</dfn>) <em>const</em> {</td></tr>
<tr><th id="2311">2311</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((MI.getOpcode() == ARM::MOVCCr || MI.getOpcode() == ARM::t2MOVCCr) &amp;&amp;</td></tr>
<tr><th id="2312">2312</th><td>         <q>"Unknown select instruction"</q>);</td></tr>
<tr><th id="2313">2313</th><td>  <i>// MOVCC operands:</i></td></tr>
<tr><th id="2314">2314</th><td><i>  // 0: Def.</i></td></tr>
<tr><th id="2315">2315</th><td><i>  // 1: True use.</i></td></tr>
<tr><th id="2316">2316</th><td><i>  // 2: False use.</i></td></tr>
<tr><th id="2317">2317</th><td><i>  // 3: Condition code.</i></td></tr>
<tr><th id="2318">2318</th><td><i>  // 4: CPSR use.</i></td></tr>
<tr><th id="2319">2319</th><td>  <a class="local col6 ref" href="#406TrueOp" title='TrueOp' data-ref="406TrueOp" data-ref-filename="406TrueOp">TrueOp</a> = <var>1</var>;</td></tr>
<tr><th id="2320">2320</th><td>  <a class="local col7 ref" href="#407FalseOp" title='FalseOp' data-ref="407FalseOp" data-ref-filename="407FalseOp">FalseOp</a> = <var>2</var>;</td></tr>
<tr><th id="2321">2321</th><td>  <a class="local col5 ref" href="#405Cond" title='Cond' data-ref="405Cond" data-ref-filename="405Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col4 ref" href="#404MI" title='MI' data-ref="404MI" data-ref-filename="404MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>));</td></tr>
<tr><th id="2322">2322</th><td>  <a class="local col5 ref" href="#405Cond" title='Cond' data-ref="405Cond" data-ref-filename="405Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col4 ref" href="#404MI" title='MI' data-ref="404MI" data-ref-filename="404MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>));</td></tr>
<tr><th id="2323">2323</th><td>  <i>// We can always fold a def.</i></td></tr>
<tr><th id="2324">2324</th><td>  <a class="local col8 ref" href="#408Optimizable" title='Optimizable' data-ref="408Optimizable" data-ref-filename="408Optimizable">Optimizable</a> = <b>true</b>;</td></tr>
<tr><th id="2325">2325</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2326">2326</th><td>}</td></tr>
<tr><th id="2327">2327</th><td></td></tr>
<tr><th id="2328">2328</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *</td></tr>
<tr><th id="2329">2329</th><td><a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo14optimizeSelectERNS_12MachineInstrERNS_15SmallPtrSetImplIPS1_EEb" title='llvm::ARMBaseInstrInfo::optimizeSelect' data-ref="_ZNK4llvm16ARMBaseInstrInfo14optimizeSelectERNS_12MachineInstrERNS_15SmallPtrSetImplIPS1_EEb" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo14optimizeSelectERNS_12MachineInstrERNS_15SmallPtrSetImplIPS1_EEb">optimizeSelect</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="409MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="409MI" data-ref-filename="409MI">MI</dfn>,</td></tr>
<tr><th id="2330">2330</th><td>                                 <a class="type" href="../../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSetImpl" title='llvm::SmallPtrSetImpl' data-ref="llvm::SmallPtrSetImpl" data-ref-filename="llvm..SmallPtrSetImpl">SmallPtrSetImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col0 decl" id="410SeenMIs" title='SeenMIs' data-type='SmallPtrSetImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="410SeenMIs" data-ref-filename="410SeenMIs">SeenMIs</dfn>,</td></tr>
<tr><th id="2331">2331</th><td>                                 <em>bool</em> <dfn class="local col1 decl" id="411PreferFalse" title='PreferFalse' data-type='bool' data-ref="411PreferFalse" data-ref-filename="411PreferFalse">PreferFalse</dfn>) <em>const</em> {</td></tr>
<tr><th id="2332">2332</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((MI.getOpcode() == ARM::MOVCCr || MI.getOpcode() == ARM::t2MOVCCr) &amp;&amp;</td></tr>
<tr><th id="2333">2333</th><td>         <q>"Unknown select instruction"</q>);</td></tr>
<tr><th id="2334">2334</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="412MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="412MRI" data-ref-filename="412MRI">MRI</dfn> = <a class="local col9 ref" href="#409MI" title='MI' data-ref="409MI" data-ref-filename="409MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="2335">2335</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="413DefMI" title='DefMI' data-type='llvm::MachineInstr *' data-ref="413DefMI" data-ref-filename="413DefMI">DefMI</dfn> = <a class="member fn" href="#_ZNK4llvm16ARMBaseInstrInfo16canFoldIntoMOVCCENS_8RegisterERKNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoE" title='llvm::ARMBaseInstrInfo::canFoldIntoMOVCC' data-ref="_ZNK4llvm16ARMBaseInstrInfo16canFoldIntoMOVCCENS_8RegisterERKNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo16canFoldIntoMOVCCENS_8RegisterERKNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoE">canFoldIntoMOVCC</a>(<a class="local col9 ref" href="#409MI" title='MI' data-ref="409MI" data-ref-filename="409MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col2 ref" href="#412MRI" title='MRI' data-ref="412MRI" data-ref-filename="412MRI">MRI</a>, <b>this</b>);</td></tr>
<tr><th id="2336">2336</th><td>  <em>bool</em> <dfn class="local col4 decl" id="414Invert" title='Invert' data-type='bool' data-ref="414Invert" data-ref-filename="414Invert">Invert</dfn> = !<a class="local col3 ref" href="#413DefMI" title='DefMI' data-ref="413DefMI" data-ref-filename="413DefMI">DefMI</a>;</td></tr>
<tr><th id="2337">2337</th><td>  <b>if</b> (!<a class="local col3 ref" href="#413DefMI" title='DefMI' data-ref="413DefMI" data-ref-filename="413DefMI">DefMI</a>)</td></tr>
<tr><th id="2338">2338</th><td>    <a class="local col3 ref" href="#413DefMI" title='DefMI' data-ref="413DefMI" data-ref-filename="413DefMI">DefMI</a> = <a class="member fn" href="#_ZNK4llvm16ARMBaseInstrInfo16canFoldIntoMOVCCENS_8RegisterERKNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoE" title='llvm::ARMBaseInstrInfo::canFoldIntoMOVCC' data-ref="_ZNK4llvm16ARMBaseInstrInfo16canFoldIntoMOVCCENS_8RegisterERKNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo16canFoldIntoMOVCCENS_8RegisterERKNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoE">canFoldIntoMOVCC</a>(<a class="local col9 ref" href="#409MI" title='MI' data-ref="409MI" data-ref-filename="409MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col2 ref" href="#412MRI" title='MRI' data-ref="412MRI" data-ref-filename="412MRI">MRI</a>, <b>this</b>);</td></tr>
<tr><th id="2339">2339</th><td>  <b>if</b> (!<a class="local col3 ref" href="#413DefMI" title='DefMI' data-ref="413DefMI" data-ref-filename="413DefMI">DefMI</a>)</td></tr>
<tr><th id="2340">2340</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="2341">2341</th><td></td></tr>
<tr><th id="2342">2342</th><td>  <i>// Find new register class to use.</i></td></tr>
<tr><th id="2343">2343</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> <dfn class="local col5 decl" id="415FalseReg" title='FalseReg' data-type='llvm::MachineOperand' data-ref="415FalseReg" data-ref-filename="415FalseReg">FalseReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineOperand.h.html#49" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_" data-ref-filename="_ZN4llvm14MachineOperandC1ERKS0_"></a><a class="local col9 ref" href="#409MI" title='MI' data-ref="409MI" data-ref-filename="409MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#414Invert" title='Invert' data-ref="414Invert" data-ref-filename="414Invert">Invert</a> ? <var>2</var> : <var>1</var>);</td></tr>
<tr><th id="2344">2344</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="416DestReg" title='DestReg' data-type='llvm::Register' data-ref="416DestReg" data-ref-filename="416DestReg">DestReg</dfn> = <a class="local col9 ref" href="#409MI" title='MI' data-ref="409MI" data-ref-filename="409MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2345">2345</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="417PreviousClass" title='PreviousClass' data-type='const llvm::TargetRegisterClass *' data-ref="417PreviousClass" data-ref-filename="417PreviousClass">PreviousClass</dfn> = <a class="local col2 ref" href="#412MRI" title='MRI' data-ref="412MRI" data-ref-filename="412MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="local col5 ref" href="#415FalseReg" title='FalseReg' data-ref="415FalseReg" data-ref-filename="415FalseReg">FalseReg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="2346">2346</th><td>  <b>if</b> (!<a class="local col2 ref" href="#412MRI" title='MRI' data-ref="412MRI" data-ref-filename="412MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#416DestReg" title='DestReg' data-ref="416DestReg" data-ref-filename="416DestReg">DestReg</a>, <a class="local col7 ref" href="#417PreviousClass" title='PreviousClass' data-ref="417PreviousClass" data-ref-filename="417PreviousClass">PreviousClass</a>))</td></tr>
<tr><th id="2347">2347</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="2348">2348</th><td></td></tr>
<tr><th id="2349">2349</th><td>  <i>// Create a new predicated version of DefMI.</i></td></tr>
<tr><th id="2350">2350</th><td><i>  // Rfalse is the first use.</i></td></tr>
<tr><th id="2351">2351</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col8 decl" id="418NewMI" title='NewMI' data-type='llvm::MachineInstrBuilder' data-ref="418NewMI" data-ref-filename="418NewMI">NewMI</dfn> =</td></tr>
<tr><th id="2352">2352</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col9 ref" href="#409MI" title='MI' data-ref="409MI" data-ref-filename="409MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, <span class='refarg'><a class="local col9 ref" href="#409MI" title='MI' data-ref="409MI" data-ref-filename="409MI">MI</a></span>, <a class="local col9 ref" href="#409MI" title='MI' data-ref="409MI" data-ref-filename="409MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="local col3 ref" href="#413DefMI" title='DefMI' data-ref="413DefMI" data-ref-filename="413DefMI">DefMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#416DestReg" title='DestReg' data-ref="416DestReg" data-ref-filename="416DestReg">DestReg</a>);</td></tr>
<tr><th id="2353">2353</th><td></td></tr>
<tr><th id="2354">2354</th><td>  <i>// Copy all the DefMI operands, excluding its (null) predicate.</i></td></tr>
<tr><th id="2355">2355</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col9 decl" id="419DefDesc" title='DefDesc' data-type='const llvm::MCInstrDesc &amp;' data-ref="419DefDesc" data-ref-filename="419DefDesc">DefDesc</dfn> = <a class="local col3 ref" href="#413DefMI" title='DefMI' data-ref="413DefMI" data-ref-filename="413DefMI">DefMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="2356">2356</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="420i" title='i' data-type='unsigned int' data-ref="420i" data-ref-filename="420i">i</dfn> = <var>1</var>, <dfn class="local col1 decl" id="421e" title='e' data-type='unsigned int' data-ref="421e" data-ref-filename="421e">e</dfn> = <a class="local col9 ref" href="#419DefDesc" title='DefDesc' data-ref="419DefDesc" data-ref-filename="419DefDesc">DefDesc</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="2357">2357</th><td>       <a class="local col0 ref" href="#420i" title='i' data-ref="420i" data-ref-filename="420i">i</a> != <a class="local col1 ref" href="#421e" title='e' data-ref="421e" data-ref-filename="421e">e</a> &amp;&amp; !<a class="local col9 ref" href="#419DefDesc" title='DefDesc' data-ref="419DefDesc" data-ref-filename="419DefDesc">DefDesc</a>.<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo" data-ref-filename="llvm..MCInstrDesc..OpInfo">OpInfo</a>[<a class="local col0 ref" href="#420i" title='i' data-ref="420i" data-ref-filename="420i">i</a>].<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm13MCOperandInfo11isPredicateEv" title='llvm::MCOperandInfo::isPredicate' data-ref="_ZNK4llvm13MCOperandInfo11isPredicateEv" data-ref-filename="_ZNK4llvm13MCOperandInfo11isPredicateEv">isPredicate</a>(); ++<a class="local col0 ref" href="#420i" title='i' data-ref="420i" data-ref-filename="420i">i</a>)</td></tr>
<tr><th id="2358">2358</th><td>    <a class="local col8 ref" href="#418NewMI" title='NewMI' data-ref="418NewMI" data-ref-filename="418NewMI">NewMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col3 ref" href="#413DefMI" title='DefMI' data-ref="413DefMI" data-ref-filename="413DefMI">DefMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#420i" title='i' data-ref="420i" data-ref-filename="420i">i</a>));</td></tr>
<tr><th id="2359">2359</th><td></td></tr>
<tr><th id="2360">2360</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="422CondCode" title='CondCode' data-type='unsigned int' data-ref="422CondCode" data-ref-filename="422CondCode">CondCode</dfn> = <a class="local col9 ref" href="#409MI" title='MI' data-ref="409MI" data-ref-filename="409MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="2361">2361</th><td>  <b>if</b> (<a class="local col4 ref" href="#414Invert" title='Invert' data-ref="414Invert" data-ref-filename="414Invert">Invert</a>)</td></tr>
<tr><th id="2362">2362</th><td>    <a class="local col8 ref" href="#418NewMI" title='NewMI' data-ref="418NewMI" data-ref-filename="418NewMI">NewMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">ARMCC::</span><a class="ref fn" href="Utils/ARMBaseInfo.h.html#_ZN4llvm5ARMCCL20getOppositeConditionENS0_9CondCodesE" title='llvm::ARMCC::getOppositeCondition' data-ref="_ZN4llvm5ARMCCL20getOppositeConditionENS0_9CondCodesE" data-ref-filename="_ZN4llvm5ARMCCL20getOppositeConditionENS0_9CondCodesE">getOppositeCondition</a>(<span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes" data-ref-filename="llvm..ARMCC..CondCodes">CondCodes</a>(<a class="local col2 ref" href="#422CondCode" title='CondCode' data-ref="422CondCode" data-ref-filename="422CondCode">CondCode</a>)));</td></tr>
<tr><th id="2363">2363</th><td>  <b>else</b></td></tr>
<tr><th id="2364">2364</th><td>    <a class="local col8 ref" href="#418NewMI" title='NewMI' data-ref="418NewMI" data-ref-filename="418NewMI">NewMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#422CondCode" title='CondCode' data-ref="422CondCode" data-ref-filename="422CondCode">CondCode</a>);</td></tr>
<tr><th id="2365">2365</th><td>  <a class="local col8 ref" href="#418NewMI" title='NewMI' data-ref="418NewMI" data-ref-filename="418NewMI">NewMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col9 ref" href="#409MI" title='MI' data-ref="409MI" data-ref-filename="409MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>));</td></tr>
<tr><th id="2366">2366</th><td></td></tr>
<tr><th id="2367">2367</th><td>  <i>// DefMI is not the -S version that sets CPSR, so add an optional %noreg.</i></td></tr>
<tr><th id="2368">2368</th><td>  <b>if</b> (<a class="local col8 ref" href="#418NewMI" title='NewMI' data-ref="418NewMI" data-ref-filename="418NewMI">NewMI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14hasOptionalDefENS0_9QueryTypeE" title='llvm::MachineInstr::hasOptionalDef' data-ref="_ZNK4llvm12MachineInstr14hasOptionalDefENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr14hasOptionalDefENS0_9QueryTypeE">hasOptionalDef</a>())</td></tr>
<tr><th id="2369">2369</th><td>    <a class="local col8 ref" href="#418NewMI" title='NewMI' data-ref="418NewMI" data-ref-filename="418NewMI">NewMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL10condCodeOpEj" title='llvm::condCodeOp' data-ref="_ZN4llvmL10condCodeOpEj" data-ref-filename="_ZN4llvmL10condCodeOpEj">condCodeOp</a>());</td></tr>
<tr><th id="2370">2370</th><td></td></tr>
<tr><th id="2371">2371</th><td>  <i>// The output register value when the predicate is false is an implicit</i></td></tr>
<tr><th id="2372">2372</th><td><i>  // register operand tied to the first def.</i></td></tr>
<tr><th id="2373">2373</th><td><i>  // The tie makes the register allocator ensure the FalseReg is allocated the</i></td></tr>
<tr><th id="2374">2374</th><td><i>  // same register as operand 0.</i></td></tr>
<tr><th id="2375">2375</th><td>  <a class="local col5 ref" href="#415FalseReg" title='FalseReg' data-ref="415FalseReg" data-ref-filename="415FalseReg">FalseReg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand11setImplicitEb" title='llvm::MachineOperand::setImplicit' data-ref="_ZN4llvm14MachineOperand11setImplicitEb" data-ref-filename="_ZN4llvm14MachineOperand11setImplicitEb">setImplicit</a>();</td></tr>
<tr><th id="2376">2376</th><td>  <a class="local col8 ref" href="#418NewMI" title='NewMI' data-ref="418NewMI" data-ref-filename="418NewMI">NewMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col5 ref" href="#415FalseReg" title='FalseReg' data-ref="415FalseReg" data-ref-filename="415FalseReg">FalseReg</a>);</td></tr>
<tr><th id="2377">2377</th><td>  <a class="local col8 ref" href="#418NewMI" title='NewMI' data-ref="418NewMI" data-ref-filename="418NewMI">NewMI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr11tieOperandsEjj" title='llvm::MachineInstr::tieOperands' data-ref="_ZN4llvm12MachineInstr11tieOperandsEjj" data-ref-filename="_ZN4llvm12MachineInstr11tieOperandsEjj">tieOperands</a>(<var>0</var>, <a class="local col8 ref" href="#418NewMI" title='NewMI' data-ref="418NewMI" data-ref-filename="418NewMI">NewMI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() - <var>1</var>);</td></tr>
<tr><th id="2378">2378</th><td></td></tr>
<tr><th id="2379">2379</th><td>  <i>// Update SeenMIs set: register newly created MI and erase removed DefMI.</i></td></tr>
<tr><th id="2380">2380</th><td>  <a class="local col0 ref" href="#410SeenMIs" title='SeenMIs' data-ref="410SeenMIs" data-ref-filename="410SeenMIs">SeenMIs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_" data-ref-filename="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col8 ref" href="#418NewMI" title='NewMI' data-ref="418NewMI" data-ref-filename="418NewMI">NewMI</a>);</td></tr>
<tr><th id="2381">2381</th><td>  <a class="local col0 ref" href="#410SeenMIs" title='SeenMIs' data-ref="410SeenMIs" data-ref-filename="410SeenMIs">SeenMIs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl5eraseET_" title='llvm::SmallPtrSetImpl::erase' data-ref="_ZN4llvm15SmallPtrSetImpl5eraseET_" data-ref-filename="_ZN4llvm15SmallPtrSetImpl5eraseET_">erase</a>(<a class="local col3 ref" href="#413DefMI" title='DefMI' data-ref="413DefMI" data-ref-filename="413DefMI">DefMI</a>);</td></tr>
<tr><th id="2382">2382</th><td></td></tr>
<tr><th id="2383">2383</th><td>  <i>// If MI is inside a loop, and DefMI is outside the loop, then kill flags on</i></td></tr>
<tr><th id="2384">2384</th><td><i>  // DefMI would be invalid when tranferred inside the loop.  Checking for a</i></td></tr>
<tr><th id="2385">2385</th><td><i>  // loop is expensive, but at least remove kill flags if they are in different</i></td></tr>
<tr><th id="2386">2386</th><td><i>  // BBs.</i></td></tr>
<tr><th id="2387">2387</th><td>  <b>if</b> (<a class="local col3 ref" href="#413DefMI" title='DefMI' data-ref="413DefMI" data-ref-filename="413DefMI">DefMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="local col9 ref" href="#409MI" title='MI' data-ref="409MI" data-ref-filename="409MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>())</td></tr>
<tr><th id="2388">2388</th><td>    <a class="local col8 ref" href="#418NewMI" title='NewMI' data-ref="418NewMI" data-ref-filename="418NewMI">NewMI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13clearKillInfoEv" title='llvm::MachineInstr::clearKillInfo' data-ref="_ZN4llvm12MachineInstr13clearKillInfoEv" data-ref-filename="_ZN4llvm12MachineInstr13clearKillInfoEv">clearKillInfo</a>();</td></tr>
<tr><th id="2389">2389</th><td></td></tr>
<tr><th id="2390">2390</th><td>  <i>// The caller will erase MI, but not DefMI.</i></td></tr>
<tr><th id="2391">2391</th><td>  <a class="local col3 ref" href="#413DefMI" title='DefMI' data-ref="413DefMI" data-ref-filename="413DefMI">DefMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2392">2392</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col8 ref" href="#418NewMI" title='NewMI' data-ref="418NewMI" data-ref-filename="418NewMI">NewMI</a>;</td></tr>
<tr><th id="2393">2393</th><td>}</td></tr>
<tr><th id="2394">2394</th><td></td></tr>
<tr><th id="2395">2395</th><td><i class="doc">/// Map pseudo instructions that imply an 'S' bit onto real opcodes. Whether the</i></td></tr>
<tr><th id="2396">2396</th><td><i class="doc">/// instruction is encoded with an 'S' bit is determined by the optional CPSR</i></td></tr>
<tr><th id="2397">2397</th><td><i class="doc">/// def operand.</i></td></tr>
<tr><th id="2398">2398</th><td><i class="doc">///</i></td></tr>
<tr><th id="2399">2399</th><td><i class="doc">/// This will go away once we can teach tblgen how to set the optional CPSR def</i></td></tr>
<tr><th id="2400">2400</th><td><i class="doc">/// operand itself.</i></td></tr>
<tr><th id="2401">2401</th><td><b>struct</b> <dfn class="type def" id="AddSubFlagsOpcodePair" title='AddSubFlagsOpcodePair' data-ref="AddSubFlagsOpcodePair" data-ref-filename="AddSubFlagsOpcodePair">AddSubFlagsOpcodePair</dfn> {</td></tr>
<tr><th id="2402">2402</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="tu decl field" id="AddSubFlagsOpcodePair::PseudoOpc" title='AddSubFlagsOpcodePair::PseudoOpc' data-type='uint16_t' data-ref="AddSubFlagsOpcodePair::PseudoOpc" data-ref-filename="AddSubFlagsOpcodePair..PseudoOpc">PseudoOpc</dfn>;</td></tr>
<tr><th id="2403">2403</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="tu decl field" id="AddSubFlagsOpcodePair::MachineOpc" title='AddSubFlagsOpcodePair::MachineOpc' data-type='uint16_t' data-ref="AddSubFlagsOpcodePair::MachineOpc" data-ref-filename="AddSubFlagsOpcodePair..MachineOpc">MachineOpc</dfn>;</td></tr>
<tr><th id="2404">2404</th><td>};</td></tr>
<tr><th id="2405">2405</th><td></td></tr>
<tr><th id="2406">2406</th><td><em>static</em> <em>const</em> <a class="type" href="#AddSubFlagsOpcodePair" title='AddSubFlagsOpcodePair' data-ref="AddSubFlagsOpcodePair" data-ref-filename="AddSubFlagsOpcodePair">AddSubFlagsOpcodePair</a> <dfn class="tu decl def" id="AddSubFlagsOpcodeMap" title='AddSubFlagsOpcodeMap' data-type='const AddSubFlagsOpcodePair [29]' data-ref="AddSubFlagsOpcodeMap" data-ref-filename="AddSubFlagsOpcodeMap">AddSubFlagsOpcodeMap</dfn>[] = {</td></tr>
<tr><th id="2407">2407</th><td>  {<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::ADDSri" title='llvm::ARM::ADDSri' data-ref="llvm::ARM::ADDSri" data-ref-filename="llvm..ARM..ADDSri">ADDSri</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::ADDri" title='llvm::ARM::ADDri' data-ref="llvm::ARM::ADDri" data-ref-filename="llvm..ARM..ADDri">ADDri</a>},</td></tr>
<tr><th id="2408">2408</th><td>  {<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::ADDSrr" title='llvm::ARM::ADDSrr' data-ref="llvm::ARM::ADDSrr" data-ref-filename="llvm..ARM..ADDSrr">ADDSrr</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::ADDrr" title='llvm::ARM::ADDrr' data-ref="llvm::ARM::ADDrr" data-ref-filename="llvm..ARM..ADDrr">ADDrr</a>},</td></tr>
<tr><th id="2409">2409</th><td>  {<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::ADDSrsi" title='llvm::ARM::ADDSrsi' data-ref="llvm::ARM::ADDSrsi" data-ref-filename="llvm..ARM..ADDSrsi">ADDSrsi</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::ADDrsi" title='llvm::ARM::ADDrsi' data-ref="llvm::ARM::ADDrsi" data-ref-filename="llvm..ARM..ADDrsi">ADDrsi</a>},</td></tr>
<tr><th id="2410">2410</th><td>  {<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::ADDSrsr" title='llvm::ARM::ADDSrsr' data-ref="llvm::ARM::ADDSrsr" data-ref-filename="llvm..ARM..ADDSrsr">ADDSrsr</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::ADDrsr" title='llvm::ARM::ADDrsr' data-ref="llvm::ARM::ADDrsr" data-ref-filename="llvm..ARM..ADDrsr">ADDrsr</a>},</td></tr>
<tr><th id="2411">2411</th><td></td></tr>
<tr><th id="2412">2412</th><td>  {<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::SUBSri" title='llvm::ARM::SUBSri' data-ref="llvm::ARM::SUBSri" data-ref-filename="llvm..ARM..SUBSri">SUBSri</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::SUBri" title='llvm::ARM::SUBri' data-ref="llvm::ARM::SUBri" data-ref-filename="llvm..ARM..SUBri">SUBri</a>},</td></tr>
<tr><th id="2413">2413</th><td>  {<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::SUBSrr" title='llvm::ARM::SUBSrr' data-ref="llvm::ARM::SUBSrr" data-ref-filename="llvm..ARM..SUBSrr">SUBSrr</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::SUBrr" title='llvm::ARM::SUBrr' data-ref="llvm::ARM::SUBrr" data-ref-filename="llvm..ARM..SUBrr">SUBrr</a>},</td></tr>
<tr><th id="2414">2414</th><td>  {<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::SUBSrsi" title='llvm::ARM::SUBSrsi' data-ref="llvm::ARM::SUBSrsi" data-ref-filename="llvm..ARM..SUBSrsi">SUBSrsi</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::SUBrsi" title='llvm::ARM::SUBrsi' data-ref="llvm::ARM::SUBrsi" data-ref-filename="llvm..ARM..SUBrsi">SUBrsi</a>},</td></tr>
<tr><th id="2415">2415</th><td>  {<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::SUBSrsr" title='llvm::ARM::SUBSrsr' data-ref="llvm::ARM::SUBSrsr" data-ref-filename="llvm..ARM..SUBSrsr">SUBSrsr</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::SUBrsr" title='llvm::ARM::SUBrsr' data-ref="llvm::ARM::SUBrsr" data-ref-filename="llvm..ARM..SUBrsr">SUBrsr</a>},</td></tr>
<tr><th id="2416">2416</th><td></td></tr>
<tr><th id="2417">2417</th><td>  {<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::RSBSri" title='llvm::ARM::RSBSri' data-ref="llvm::ARM::RSBSri" data-ref-filename="llvm..ARM..RSBSri">RSBSri</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::RSBri" title='llvm::ARM::RSBri' data-ref="llvm::ARM::RSBri" data-ref-filename="llvm..ARM..RSBri">RSBri</a>},</td></tr>
<tr><th id="2418">2418</th><td>  {<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::RSBSrsi" title='llvm::ARM::RSBSrsi' data-ref="llvm::ARM::RSBSrsi" data-ref-filename="llvm..ARM..RSBSrsi">RSBSrsi</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::RSBrsi" title='llvm::ARM::RSBrsi' data-ref="llvm::ARM::RSBrsi" data-ref-filename="llvm..ARM..RSBrsi">RSBrsi</a>},</td></tr>
<tr><th id="2419">2419</th><td>  {<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::RSBSrsr" title='llvm::ARM::RSBSrsr' data-ref="llvm::ARM::RSBSrsr" data-ref-filename="llvm..ARM..RSBSrsr">RSBSrsr</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::RSBrsr" title='llvm::ARM::RSBrsr' data-ref="llvm::ARM::RSBrsr" data-ref-filename="llvm..ARM..RSBrsr">RSBrsr</a>},</td></tr>
<tr><th id="2420">2420</th><td></td></tr>
<tr><th id="2421">2421</th><td>  {<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tADDSi3" title='llvm::ARM::tADDSi3' data-ref="llvm::ARM::tADDSi3" data-ref-filename="llvm..ARM..tADDSi3">tADDSi3</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tADDi3" title='llvm::ARM::tADDi3' data-ref="llvm::ARM::tADDi3" data-ref-filename="llvm..ARM..tADDi3">tADDi3</a>},</td></tr>
<tr><th id="2422">2422</th><td>  {<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tADDSi8" title='llvm::ARM::tADDSi8' data-ref="llvm::ARM::tADDSi8" data-ref-filename="llvm..ARM..tADDSi8">tADDSi8</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tADDi8" title='llvm::ARM::tADDi8' data-ref="llvm::ARM::tADDi8" data-ref-filename="llvm..ARM..tADDi8">tADDi8</a>},</td></tr>
<tr><th id="2423">2423</th><td>  {<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tADDSrr" title='llvm::ARM::tADDSrr' data-ref="llvm::ARM::tADDSrr" data-ref-filename="llvm..ARM..tADDSrr">tADDSrr</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tADDrr" title='llvm::ARM::tADDrr' data-ref="llvm::ARM::tADDrr" data-ref-filename="llvm..ARM..tADDrr">tADDrr</a>},</td></tr>
<tr><th id="2424">2424</th><td>  {<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tADCS" title='llvm::ARM::tADCS' data-ref="llvm::ARM::tADCS" data-ref-filename="llvm..ARM..tADCS">tADCS</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tADC" title='llvm::ARM::tADC' data-ref="llvm::ARM::tADC" data-ref-filename="llvm..ARM..tADC">tADC</a>},</td></tr>
<tr><th id="2425">2425</th><td></td></tr>
<tr><th id="2426">2426</th><td>  {<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tSUBSi3" title='llvm::ARM::tSUBSi3' data-ref="llvm::ARM::tSUBSi3" data-ref-filename="llvm..ARM..tSUBSi3">tSUBSi3</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tSUBi3" title='llvm::ARM::tSUBi3' data-ref="llvm::ARM::tSUBi3" data-ref-filename="llvm..ARM..tSUBi3">tSUBi3</a>},</td></tr>
<tr><th id="2427">2427</th><td>  {<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tSUBSi8" title='llvm::ARM::tSUBSi8' data-ref="llvm::ARM::tSUBSi8" data-ref-filename="llvm..ARM..tSUBSi8">tSUBSi8</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tSUBi8" title='llvm::ARM::tSUBi8' data-ref="llvm::ARM::tSUBi8" data-ref-filename="llvm..ARM..tSUBi8">tSUBi8</a>},</td></tr>
<tr><th id="2428">2428</th><td>  {<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tSUBSrr" title='llvm::ARM::tSUBSrr' data-ref="llvm::ARM::tSUBSrr" data-ref-filename="llvm..ARM..tSUBSrr">tSUBSrr</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tSUBrr" title='llvm::ARM::tSUBrr' data-ref="llvm::ARM::tSUBrr" data-ref-filename="llvm..ARM..tSUBrr">tSUBrr</a>},</td></tr>
<tr><th id="2429">2429</th><td>  {<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tSBCS" title='llvm::ARM::tSBCS' data-ref="llvm::ARM::tSBCS" data-ref-filename="llvm..ARM..tSBCS">tSBCS</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tSBC" title='llvm::ARM::tSBC' data-ref="llvm::ARM::tSBC" data-ref-filename="llvm..ARM..tSBC">tSBC</a>},</td></tr>
<tr><th id="2430">2430</th><td>  {<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tRSBS" title='llvm::ARM::tRSBS' data-ref="llvm::ARM::tRSBS" data-ref-filename="llvm..ARM..tRSBS">tRSBS</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tRSB" title='llvm::ARM::tRSB' data-ref="llvm::ARM::tRSB" data-ref-filename="llvm..ARM..tRSB">tRSB</a>},</td></tr>
<tr><th id="2431">2431</th><td>  {<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tLSLSri" title='llvm::ARM::tLSLSri' data-ref="llvm::ARM::tLSLSri" data-ref-filename="llvm..ARM..tLSLSri">tLSLSri</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tLSLri" title='llvm::ARM::tLSLri' data-ref="llvm::ARM::tLSLri" data-ref-filename="llvm..ARM..tLSLri">tLSLri</a>},</td></tr>
<tr><th id="2432">2432</th><td></td></tr>
<tr><th id="2433">2433</th><td>  {<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2ADDSri" title='llvm::ARM::t2ADDSri' data-ref="llvm::ARM::t2ADDSri" data-ref-filename="llvm..ARM..t2ADDSri">t2ADDSri</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2ADDri" title='llvm::ARM::t2ADDri' data-ref="llvm::ARM::t2ADDri" data-ref-filename="llvm..ARM..t2ADDri">t2ADDri</a>},</td></tr>
<tr><th id="2434">2434</th><td>  {<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2ADDSrr" title='llvm::ARM::t2ADDSrr' data-ref="llvm::ARM::t2ADDSrr" data-ref-filename="llvm..ARM..t2ADDSrr">t2ADDSrr</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2ADDrr" title='llvm::ARM::t2ADDrr' data-ref="llvm::ARM::t2ADDrr" data-ref-filename="llvm..ARM..t2ADDrr">t2ADDrr</a>},</td></tr>
<tr><th id="2435">2435</th><td>  {<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2ADDSrs" title='llvm::ARM::t2ADDSrs' data-ref="llvm::ARM::t2ADDSrs" data-ref-filename="llvm..ARM..t2ADDSrs">t2ADDSrs</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2ADDrs" title='llvm::ARM::t2ADDrs' data-ref="llvm::ARM::t2ADDrs" data-ref-filename="llvm..ARM..t2ADDrs">t2ADDrs</a>},</td></tr>
<tr><th id="2436">2436</th><td></td></tr>
<tr><th id="2437">2437</th><td>  {<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2SUBSri" title='llvm::ARM::t2SUBSri' data-ref="llvm::ARM::t2SUBSri" data-ref-filename="llvm..ARM..t2SUBSri">t2SUBSri</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2SUBri" title='llvm::ARM::t2SUBri' data-ref="llvm::ARM::t2SUBri" data-ref-filename="llvm..ARM..t2SUBri">t2SUBri</a>},</td></tr>
<tr><th id="2438">2438</th><td>  {<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2SUBSrr" title='llvm::ARM::t2SUBSrr' data-ref="llvm::ARM::t2SUBSrr" data-ref-filename="llvm..ARM..t2SUBSrr">t2SUBSrr</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2SUBrr" title='llvm::ARM::t2SUBrr' data-ref="llvm::ARM::t2SUBrr" data-ref-filename="llvm..ARM..t2SUBrr">t2SUBrr</a>},</td></tr>
<tr><th id="2439">2439</th><td>  {<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2SUBSrs" title='llvm::ARM::t2SUBSrs' data-ref="llvm::ARM::t2SUBSrs" data-ref-filename="llvm..ARM..t2SUBSrs">t2SUBSrs</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2SUBrs" title='llvm::ARM::t2SUBrs' data-ref="llvm::ARM::t2SUBrs" data-ref-filename="llvm..ARM..t2SUBrs">t2SUBrs</a>},</td></tr>
<tr><th id="2440">2440</th><td></td></tr>
<tr><th id="2441">2441</th><td>  {<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2RSBSri" title='llvm::ARM::t2RSBSri' data-ref="llvm::ARM::t2RSBSri" data-ref-filename="llvm..ARM..t2RSBSri">t2RSBSri</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2RSBri" title='llvm::ARM::t2RSBri' data-ref="llvm::ARM::t2RSBri" data-ref-filename="llvm..ARM..t2RSBri">t2RSBri</a>},</td></tr>
<tr><th id="2442">2442</th><td>  {<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2RSBSrs" title='llvm::ARM::t2RSBSrs' data-ref="llvm::ARM::t2RSBSrs" data-ref-filename="llvm..ARM..t2RSBSrs">t2RSBSrs</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2RSBrs" title='llvm::ARM::t2RSBrs' data-ref="llvm::ARM::t2RSBrs" data-ref-filename="llvm..ARM..t2RSBrs">t2RSBrs</a>},</td></tr>
<tr><th id="2443">2443</th><td>};</td></tr>
<tr><th id="2444">2444</th><td></td></tr>
<tr><th id="2445">2445</th><td><em>unsigned</em> <span class="namespace">llvm::</span><dfn class="decl def fn" id="_ZN4llvm24convertAddSubFlagsOpcodeEj" title='llvm::convertAddSubFlagsOpcode' data-ref="_ZN4llvm24convertAddSubFlagsOpcodeEj" data-ref-filename="_ZN4llvm24convertAddSubFlagsOpcodeEj">convertAddSubFlagsOpcode</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="423OldOpc" title='OldOpc' data-type='unsigned int' data-ref="423OldOpc" data-ref-filename="423OldOpc">OldOpc</dfn>) {</td></tr>
<tr><th id="2446">2446</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="424i" title='i' data-type='unsigned int' data-ref="424i" data-ref-filename="424i">i</dfn> = <var>0</var>, <dfn class="local col5 decl" id="425e" title='e' data-type='unsigned int' data-ref="425e" data-ref-filename="425e">e</dfn> = <a class="ref fn" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm14array_lengthofERAT0__T_" title='llvm::array_lengthof' data-ref="_ZN4llvm14array_lengthofERAT0__T_" data-ref-filename="_ZN4llvm14array_lengthofERAT0__T_">array_lengthof</a>(<a class="tu ref" href="#AddSubFlagsOpcodeMap" title='AddSubFlagsOpcodeMap' data-use='r' data-ref="AddSubFlagsOpcodeMap" data-ref-filename="AddSubFlagsOpcodeMap">AddSubFlagsOpcodeMap</a>); <a class="local col4 ref" href="#424i" title='i' data-ref="424i" data-ref-filename="424i">i</a> != <a class="local col5 ref" href="#425e" title='e' data-ref="425e" data-ref-filename="425e">e</a>; ++<a class="local col4 ref" href="#424i" title='i' data-ref="424i" data-ref-filename="424i">i</a>)</td></tr>
<tr><th id="2447">2447</th><td>    <b>if</b> (<a class="local col3 ref" href="#423OldOpc" title='OldOpc' data-ref="423OldOpc" data-ref-filename="423OldOpc">OldOpc</a> == <a class="tu ref" href="#AddSubFlagsOpcodeMap" title='AddSubFlagsOpcodeMap' data-use='m' data-ref="AddSubFlagsOpcodeMap" data-ref-filename="AddSubFlagsOpcodeMap">AddSubFlagsOpcodeMap</a>[<a class="local col4 ref" href="#424i" title='i' data-ref="424i" data-ref-filename="424i">i</a>].<a class="tu ref field" href="#AddSubFlagsOpcodePair::PseudoOpc" title='AddSubFlagsOpcodePair::PseudoOpc' data-use='r' data-ref="AddSubFlagsOpcodePair::PseudoOpc" data-ref-filename="AddSubFlagsOpcodePair..PseudoOpc">PseudoOpc</a>)</td></tr>
<tr><th id="2448">2448</th><td>      <b>return</b> <a class="tu ref" href="#AddSubFlagsOpcodeMap" title='AddSubFlagsOpcodeMap' data-use='m' data-ref="AddSubFlagsOpcodeMap" data-ref-filename="AddSubFlagsOpcodeMap">AddSubFlagsOpcodeMap</a>[<a class="local col4 ref" href="#424i" title='i' data-ref="424i" data-ref-filename="424i">i</a>].<a class="tu ref field" href="#AddSubFlagsOpcodePair::MachineOpc" title='AddSubFlagsOpcodePair::MachineOpc' data-use='r' data-ref="AddSubFlagsOpcodePair::MachineOpc" data-ref-filename="AddSubFlagsOpcodePair..MachineOpc">MachineOpc</a>;</td></tr>
<tr><th id="2449">2449</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="2450">2450</th><td>}</td></tr>
<tr><th id="2451">2451</th><td></td></tr>
<tr><th id="2452">2452</th><td><em>void</em> <span class="namespace">llvm::</span><dfn class="decl def fn" id="_ZN4llvm23emitARMRegPlusImmediateERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterES9_iNS_2162132" title='llvm::emitARMRegPlusImmediate' data-ref="_ZN4llvm23emitARMRegPlusImmediateERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterES9_iNS_2162132" data-ref-filename="_ZN4llvm23emitARMRegPlusImmediateERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterES9_iNS_2162132">emitARMRegPlusImmediate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="426MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="426MBB" data-ref-filename="426MBB">MBB</dfn>,</td></tr>
<tr><th id="2453">2453</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col7 decl" id="427MBBI" title='MBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="427MBBI" data-ref-filename="427MBBI">MBBI</dfn>,</td></tr>
<tr><th id="2454">2454</th><td>                                   <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col8 decl" id="428dl" title='dl' data-type='const llvm::DebugLoc &amp;' data-ref="428dl" data-ref-filename="428dl">dl</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="429DestReg" title='DestReg' data-type='llvm::Register' data-ref="429DestReg" data-ref-filename="429DestReg">DestReg</dfn>,</td></tr>
<tr><th id="2455">2455</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="430BaseReg" title='BaseReg' data-type='llvm::Register' data-ref="430BaseReg" data-ref-filename="430BaseReg">BaseReg</dfn>, <em>int</em> <dfn class="local col1 decl" id="431NumBytes" title='NumBytes' data-type='int' data-ref="431NumBytes" data-ref-filename="431NumBytes">NumBytes</dfn>,</td></tr>
<tr><th id="2456">2456</th><td>                                   <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes" data-ref-filename="llvm..ARMCC..CondCodes">CondCodes</a> <dfn class="local col2 decl" id="432Pred" title='Pred' data-type='ARMCC::CondCodes' data-ref="432Pred" data-ref-filename="432Pred">Pred</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="433PredReg" title='PredReg' data-type='llvm::Register' data-ref="433PredReg" data-ref-filename="433PredReg">PredReg</dfn>,</td></tr>
<tr><th id="2457">2457</th><td>                                   <em>const</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a> &amp;<dfn class="local col4 decl" id="434TII" title='TII' data-type='const llvm::ARMBaseInstrInfo &amp;' data-ref="434TII" data-ref-filename="434TII">TII</dfn>,</td></tr>
<tr><th id="2458">2458</th><td>                                   <em>unsigned</em> <dfn class="local col5 decl" id="435MIFlags" title='MIFlags' data-type='unsigned int' data-ref="435MIFlags" data-ref-filename="435MIFlags">MIFlags</dfn>) {</td></tr>
<tr><th id="2459">2459</th><td>  <b>if</b> (<a class="local col1 ref" href="#431NumBytes" title='NumBytes' data-ref="431NumBytes" data-ref-filename="431NumBytes">NumBytes</a> == <var>0</var> &amp;&amp; <a class="local col9 ref" href="#429DestReg" title='DestReg' data-ref="429DestReg" data-ref-filename="429DestReg">DestReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneERKS0_" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneERKS0_" data-ref-filename="_ZNK4llvm8RegisterneERKS0_">!=</a> <a class="local col0 ref" href="#430BaseReg" title='BaseReg' data-ref="430BaseReg" data-ref-filename="430BaseReg">BaseReg</a>) {</td></tr>
<tr><th id="2460">2460</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#426MBB" title='MBB' data-ref="426MBB" data-ref-filename="426MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#427MBBI" title='MBBI' data-ref="427MBBI" data-ref-filename="427MBBI">MBBI</a>, <a class="local col8 ref" href="#428dl" title='dl' data-ref="428dl" data-ref-filename="428dl">dl</a>, <a class="local col4 ref" href="#434TII" title='TII' data-ref="434TII" data-ref-filename="434TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MOVr" title='llvm::ARM::MOVr' data-ref="llvm::ARM::MOVr" data-ref-filename="llvm..ARM..MOVr">MOVr</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#429DestReg" title='DestReg' data-ref="429DestReg" data-ref-filename="429DestReg">DestReg</a>)</td></tr>
<tr><th id="2461">2461</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#430BaseReg" title='BaseReg' data-ref="430BaseReg" data-ref-filename="430BaseReg">BaseReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>)</td></tr>
<tr><th id="2462">2462</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<a class="local col2 ref" href="#432Pred" title='Pred' data-ref="432Pred" data-ref-filename="432Pred">Pred</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#433PredReg" title='PredReg' data-ref="433PredReg" data-ref-filename="433PredReg">PredReg</a>))</td></tr>
<tr><th id="2463">2463</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL10condCodeOpEj" title='llvm::condCodeOp' data-ref="_ZN4llvmL10condCodeOpEj" data-ref-filename="_ZN4llvmL10condCodeOpEj">condCodeOp</a>())</td></tr>
<tr><th id="2464">2464</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" title='llvm::MachineInstrBuilder::setMIFlags' data-ref="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj">setMIFlags</a>(<a class="local col5 ref" href="#435MIFlags" title='MIFlags' data-ref="435MIFlags" data-ref-filename="435MIFlags">MIFlags</a>);</td></tr>
<tr><th id="2465">2465</th><td>    <b>return</b>;</td></tr>
<tr><th id="2466">2466</th><td>  }</td></tr>
<tr><th id="2467">2467</th><td></td></tr>
<tr><th id="2468">2468</th><td>  <em>bool</em> <dfn class="local col6 decl" id="436isSub" title='isSub' data-type='bool' data-ref="436isSub" data-ref-filename="436isSub">isSub</dfn> = <a class="local col1 ref" href="#431NumBytes" title='NumBytes' data-ref="431NumBytes" data-ref-filename="431NumBytes">NumBytes</a> &lt; <var>0</var>;</td></tr>
<tr><th id="2469">2469</th><td>  <b>if</b> (<a class="local col6 ref" href="#436isSub" title='isSub' data-ref="436isSub" data-ref-filename="436isSub">isSub</a>) <a class="local col1 ref" href="#431NumBytes" title='NumBytes' data-ref="431NumBytes" data-ref-filename="431NumBytes">NumBytes</a> = -<a class="local col1 ref" href="#431NumBytes" title='NumBytes' data-ref="431NumBytes" data-ref-filename="431NumBytes">NumBytes</a>;</td></tr>
<tr><th id="2470">2470</th><td></td></tr>
<tr><th id="2471">2471</th><td>  <b>while</b> (<a class="local col1 ref" href="#431NumBytes" title='NumBytes' data-ref="431NumBytes" data-ref-filename="431NumBytes">NumBytes</a>) {</td></tr>
<tr><th id="2472">2472</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="437RotAmt" title='RotAmt' data-type='unsigned int' data-ref="437RotAmt" data-ref-filename="437RotAmt">RotAmt</dfn> = <span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM17getSOImmValRotateEj" title='llvm::ARM_AM::getSOImmValRotate' data-ref="_ZN4llvm6ARM_AM17getSOImmValRotateEj" data-ref-filename="_ZN4llvm6ARM_AM17getSOImmValRotateEj">getSOImmValRotate</a>(<a class="local col1 ref" href="#431NumBytes" title='NumBytes' data-ref="431NumBytes" data-ref-filename="431NumBytes">NumBytes</a>);</td></tr>
<tr><th id="2473">2473</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="438ThisVal" title='ThisVal' data-type='unsigned int' data-ref="438ThisVal" data-ref-filename="438ThisVal">ThisVal</dfn> = <a class="local col1 ref" href="#431NumBytes" title='NumBytes' data-ref="431NumBytes" data-ref-filename="431NumBytes">NumBytes</a> &amp; <span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM6rotr32Ejj" title='llvm::ARM_AM::rotr32' data-ref="_ZN4llvm6ARM_AM6rotr32Ejj" data-ref-filename="_ZN4llvm6ARM_AM6rotr32Ejj">rotr32</a>(<var>0xFF</var>, <a class="local col7 ref" href="#437RotAmt" title='RotAmt' data-ref="437RotAmt" data-ref-filename="437RotAmt">RotAmt</a>);</td></tr>
<tr><th id="2474">2474</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(ThisVal &amp;&amp; <q>"Didn't extract field correctly"</q>);</td></tr>
<tr><th id="2475">2475</th><td></td></tr>
<tr><th id="2476">2476</th><td>    <i>// We will handle these bits from offset, clear them.</i></td></tr>
<tr><th id="2477">2477</th><td>    <a class="local col1 ref" href="#431NumBytes" title='NumBytes' data-ref="431NumBytes" data-ref-filename="431NumBytes">NumBytes</a> &amp;= ~<a class="local col8 ref" href="#438ThisVal" title='ThisVal' data-ref="438ThisVal" data-ref-filename="438ThisVal">ThisVal</a>;</td></tr>
<tr><th id="2478">2478</th><td></td></tr>
<tr><th id="2479">2479</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(ARM_AM::getSOImmVal(ThisVal) != -<var>1</var> &amp;&amp; <q>"Bit extraction didn't work?"</q>);</td></tr>
<tr><th id="2480">2480</th><td></td></tr>
<tr><th id="2481">2481</th><td>    <i>// Build the new ADD / SUB.</i></td></tr>
<tr><th id="2482">2482</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="439Opc" title='Opc' data-type='unsigned int' data-ref="439Opc" data-ref-filename="439Opc">Opc</dfn> = <a class="local col6 ref" href="#436isSub" title='isSub' data-ref="436isSub" data-ref-filename="436isSub">isSub</a> ? <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::SUBri" title='llvm::ARM::SUBri' data-ref="llvm::ARM::SUBri" data-ref-filename="llvm..ARM..SUBri">SUBri</a> : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::ADDri" title='llvm::ARM::ADDri' data-ref="llvm::ARM::ADDri" data-ref-filename="llvm..ARM..ADDri">ADDri</a>;</td></tr>
<tr><th id="2483">2483</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#426MBB" title='MBB' data-ref="426MBB" data-ref-filename="426MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#427MBBI" title='MBBI' data-ref="427MBBI" data-ref-filename="427MBBI">MBBI</a>, <a class="local col8 ref" href="#428dl" title='dl' data-ref="428dl" data-ref-filename="428dl">dl</a>, <a class="local col4 ref" href="#434TII" title='TII' data-ref="434TII" data-ref-filename="434TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#439Opc" title='Opc' data-ref="439Opc" data-ref-filename="439Opc">Opc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#429DestReg" title='DestReg' data-ref="429DestReg" data-ref-filename="429DestReg">DestReg</a>)</td></tr>
<tr><th id="2484">2484</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#430BaseReg" title='BaseReg' data-ref="430BaseReg" data-ref-filename="430BaseReg">BaseReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>)</td></tr>
<tr><th id="2485">2485</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col8 ref" href="#438ThisVal" title='ThisVal' data-ref="438ThisVal" data-ref-filename="438ThisVal">ThisVal</a>)</td></tr>
<tr><th id="2486">2486</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<a class="local col2 ref" href="#432Pred" title='Pred' data-ref="432Pred" data-ref-filename="432Pred">Pred</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#433PredReg" title='PredReg' data-ref="433PredReg" data-ref-filename="433PredReg">PredReg</a>))</td></tr>
<tr><th id="2487">2487</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL10condCodeOpEj" title='llvm::condCodeOp' data-ref="_ZN4llvmL10condCodeOpEj" data-ref-filename="_ZN4llvmL10condCodeOpEj">condCodeOp</a>())</td></tr>
<tr><th id="2488">2488</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" title='llvm::MachineInstrBuilder::setMIFlags' data-ref="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj">setMIFlags</a>(<a class="local col5 ref" href="#435MIFlags" title='MIFlags' data-ref="435MIFlags" data-ref-filename="435MIFlags">MIFlags</a>);</td></tr>
<tr><th id="2489">2489</th><td>    <a class="local col0 ref" href="#430BaseReg" title='BaseReg' data-ref="430BaseReg" data-ref-filename="430BaseReg">BaseReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col9 ref" href="#429DestReg" title='DestReg' data-ref="429DestReg" data-ref-filename="429DestReg">DestReg</a>;</td></tr>
<tr><th id="2490">2490</th><td>  }</td></tr>
<tr><th id="2491">2491</th><td>}</td></tr>
<tr><th id="2492">2492</th><td></td></tr>
<tr><th id="2493">2493</th><td><em>bool</em> <span class="namespace">llvm::</span><dfn class="decl def fn" id="_ZN4llvm26tryFoldSPUpdateIntoPushPopERKNS_12ARMSubtargetERNS_15MachineFunctionEPNS_12MachineInstrEj" title='llvm::tryFoldSPUpdateIntoPushPop' data-ref="_ZN4llvm26tryFoldSPUpdateIntoPushPopERKNS_12ARMSubtargetERNS_15MachineFunctionEPNS_12MachineInstrEj" data-ref-filename="_ZN4llvm26tryFoldSPUpdateIntoPushPopERKNS_12ARMSubtargetERNS_15MachineFunctionEPNS_12MachineInstrEj">tryFoldSPUpdateIntoPushPop</dfn>(<em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget" data-ref-filename="llvm..ARMSubtarget">ARMSubtarget</a> &amp;<dfn class="local col0 decl" id="440Subtarget" title='Subtarget' data-type='const llvm::ARMSubtarget &amp;' data-ref="440Subtarget" data-ref-filename="440Subtarget">Subtarget</dfn>,</td></tr>
<tr><th id="2494">2494</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="441MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="441MF" data-ref-filename="441MF">MF</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="442MI" title='MI' data-type='llvm::MachineInstr *' data-ref="442MI" data-ref-filename="442MI">MI</dfn>,</td></tr>
<tr><th id="2495">2495</th><td>                                      <em>unsigned</em> <dfn class="local col3 decl" id="443NumBytes" title='NumBytes' data-type='unsigned int' data-ref="443NumBytes" data-ref-filename="443NumBytes">NumBytes</dfn>) {</td></tr>
<tr><th id="2496">2496</th><td>  <i>// This optimisation potentially adds lots of load and store</i></td></tr>
<tr><th id="2497">2497</th><td><i>  // micro-operations, it's only really a great benefit to code-size.</i></td></tr>
<tr><th id="2498">2498</th><td>  <b>if</b> (!<a class="local col0 ref" href="#440Subtarget" title='Subtarget' data-ref="440Subtarget" data-ref-filename="440Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget10hasMinSizeEv" title='llvm::ARMSubtarget::hasMinSize' data-ref="_ZNK4llvm12ARMSubtarget10hasMinSizeEv" data-ref-filename="_ZNK4llvm12ARMSubtarget10hasMinSizeEv">hasMinSize</a>())</td></tr>
<tr><th id="2499">2499</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2500">2500</th><td></td></tr>
<tr><th id="2501">2501</th><td>  <i>// If only one register is pushed/popped, LLVM can use an LDR/STR</i></td></tr>
<tr><th id="2502">2502</th><td><i>  // instead. We can't modify those so make sure we're dealing with an</i></td></tr>
<tr><th id="2503">2503</th><td><i>  // instruction we understand.</i></td></tr>
<tr><th id="2504">2504</th><td>  <em>bool</em> <dfn class="local col4 decl" id="444IsPop" title='IsPop' data-type='bool' data-ref="444IsPop" data-ref-filename="444IsPop">IsPop</dfn> = <a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL11isPopOpcodeEi" title='llvm::isPopOpcode' data-ref="_ZN4llvmL11isPopOpcodeEi" data-ref-filename="_ZN4llvmL11isPopOpcodeEi">isPopOpcode</a>(<a class="local col2 ref" href="#442MI" title='MI' data-ref="442MI" data-ref-filename="442MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="2505">2505</th><td>  <em>bool</em> <dfn class="local col5 decl" id="445IsPush" title='IsPush' data-type='bool' data-ref="445IsPush" data-ref-filename="445IsPush">IsPush</dfn> = <a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL12isPushOpcodeEi" title='llvm::isPushOpcode' data-ref="_ZN4llvmL12isPushOpcodeEi" data-ref-filename="_ZN4llvmL12isPushOpcodeEi">isPushOpcode</a>(<a class="local col2 ref" href="#442MI" title='MI' data-ref="442MI" data-ref-filename="442MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="2506">2506</th><td>  <b>if</b> (!<a class="local col5 ref" href="#445IsPush" title='IsPush' data-ref="445IsPush" data-ref-filename="445IsPush">IsPush</a> &amp;&amp; !<a class="local col4 ref" href="#444IsPop" title='IsPop' data-ref="444IsPop" data-ref-filename="444IsPop">IsPop</a>)</td></tr>
<tr><th id="2507">2507</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2508">2508</th><td></td></tr>
<tr><th id="2509">2509</th><td>  <em>bool</em> <dfn class="local col6 decl" id="446IsVFPPushPop" title='IsVFPPushPop' data-type='bool' data-ref="446IsVFPPushPop" data-ref-filename="446IsVFPPushPop">IsVFPPushPop</dfn> = <a class="local col2 ref" href="#442MI" title='MI' data-ref="442MI" data-ref-filename="442MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VSTMDDB_UPD" title='llvm::ARM::VSTMDDB_UPD' data-ref="llvm::ARM::VSTMDDB_UPD" data-ref-filename="llvm..ARM..VSTMDDB_UPD">VSTMDDB_UPD</a> ||</td></tr>
<tr><th id="2510">2510</th><td>                      <a class="local col2 ref" href="#442MI" title='MI' data-ref="442MI" data-ref-filename="442MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLDMDIA_UPD" title='llvm::ARM::VLDMDIA_UPD' data-ref="llvm::ARM::VLDMDIA_UPD" data-ref-filename="llvm..ARM..VLDMDIA_UPD">VLDMDIA_UPD</a>;</td></tr>
<tr><th id="2511">2511</th><td>  <em>bool</em> <dfn class="local col7 decl" id="447IsT1PushPop" title='IsT1PushPop' data-type='bool' data-ref="447IsT1PushPop" data-ref-filename="447IsT1PushPop">IsT1PushPop</dfn> = <a class="local col2 ref" href="#442MI" title='MI' data-ref="442MI" data-ref-filename="442MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tPUSH" title='llvm::ARM::tPUSH' data-ref="llvm::ARM::tPUSH" data-ref-filename="llvm..ARM..tPUSH">tPUSH</a> ||</td></tr>
<tr><th id="2512">2512</th><td>                     <a class="local col2 ref" href="#442MI" title='MI' data-ref="442MI" data-ref-filename="442MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tPOP" title='llvm::ARM::tPOP' data-ref="llvm::ARM::tPOP" data-ref-filename="llvm..ARM..tPOP">tPOP</a> ||</td></tr>
<tr><th id="2513">2513</th><td>                     <a class="local col2 ref" href="#442MI" title='MI' data-ref="442MI" data-ref-filename="442MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tPOP_RET" title='llvm::ARM::tPOP_RET' data-ref="llvm::ARM::tPOP_RET" data-ref-filename="llvm..ARM..tPOP_RET">tPOP_RET</a>;</td></tr>
<tr><th id="2514">2514</th><td></td></tr>
<tr><th id="2515">2515</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((IsT1PushPop || (MI-&gt;getOperand(<var>0</var>).getReg() == ARM::SP &amp;&amp;</td></tr>
<tr><th id="2516">2516</th><td>                          MI-&gt;getOperand(<var>1</var>).getReg() == ARM::SP)) &amp;&amp;</td></tr>
<tr><th id="2517">2517</th><td>         <q>"trying to fold sp update into non-sp-updating push/pop"</q>);</td></tr>
<tr><th id="2518">2518</th><td></td></tr>
<tr><th id="2519">2519</th><td>  <i>// The VFP push &amp; pop act on D-registers, so we can only fold an adjustment</i></td></tr>
<tr><th id="2520">2520</th><td><i>  // by a multiple of 8 bytes in correctly. Similarly rN is 4-bytes. Don't try</i></td></tr>
<tr><th id="2521">2521</th><td><i>  // if this is violated.</i></td></tr>
<tr><th id="2522">2522</th><td>  <b>if</b> (<a class="local col3 ref" href="#443NumBytes" title='NumBytes' data-ref="443NumBytes" data-ref-filename="443NumBytes">NumBytes</a> % (<a class="local col6 ref" href="#446IsVFPPushPop" title='IsVFPPushPop' data-ref="446IsVFPPushPop" data-ref-filename="446IsVFPPushPop">IsVFPPushPop</a> ? <var>8</var> : <var>4</var>) != <var>0</var>)</td></tr>
<tr><th id="2523">2523</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2524">2524</th><td></td></tr>
<tr><th id="2525">2525</th><td>  <i>// ARM and Thumb2 push/pop insts have explicit "sp, sp" operands (+</i></td></tr>
<tr><th id="2526">2526</th><td><i>  // pred) so the list starts at 4. Thumb1 starts after the predicate.</i></td></tr>
<tr><th id="2527">2527</th><td>  <em>int</em> <dfn class="local col8 decl" id="448RegListIdx" title='RegListIdx' data-type='int' data-ref="448RegListIdx" data-ref-filename="448RegListIdx">RegListIdx</dfn> = <a class="local col7 ref" href="#447IsT1PushPop" title='IsT1PushPop' data-ref="447IsT1PushPop" data-ref-filename="447IsT1PushPop">IsT1PushPop</a> ? <var>2</var> : <var>4</var>;</td></tr>
<tr><th id="2528">2528</th><td></td></tr>
<tr><th id="2529">2529</th><td>  <i>// Calculate the space we'll need in terms of registers.</i></td></tr>
<tr><th id="2530">2530</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="449RegsNeeded" title='RegsNeeded' data-type='unsigned int' data-ref="449RegsNeeded" data-ref-filename="449RegsNeeded">RegsNeeded</dfn>;</td></tr>
<tr><th id="2531">2531</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="450RegClass" title='RegClass' data-type='const llvm::TargetRegisterClass *' data-ref="450RegClass" data-ref-filename="450RegClass">RegClass</dfn>;</td></tr>
<tr><th id="2532">2532</th><td>  <b>if</b> (<a class="local col6 ref" href="#446IsVFPPushPop" title='IsVFPPushPop' data-ref="446IsVFPPushPop" data-ref-filename="446IsVFPPushPop">IsVFPPushPop</a>) {</td></tr>
<tr><th id="2533">2533</th><td>    <a class="local col9 ref" href="#449RegsNeeded" title='RegsNeeded' data-ref="449RegsNeeded" data-ref-filename="449RegsNeeded">RegsNeeded</a> = <a class="local col3 ref" href="#443NumBytes" title='NumBytes' data-ref="443NumBytes" data-ref-filename="443NumBytes">NumBytes</a> / <var>8</var>;</td></tr>
<tr><th id="2534">2534</th><td>    <a class="local col0 ref" href="#450RegClass" title='RegClass' data-ref="450RegClass" data-ref-filename="450RegClass">RegClass</a> = &amp;<span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::DPRRegClass" title='llvm::ARM::DPRRegClass' data-ref="llvm::ARM::DPRRegClass" data-ref-filename="llvm..ARM..DPRRegClass">DPRRegClass</a>;</td></tr>
<tr><th id="2535">2535</th><td>  } <b>else</b> {</td></tr>
<tr><th id="2536">2536</th><td>    <a class="local col9 ref" href="#449RegsNeeded" title='RegsNeeded' data-ref="449RegsNeeded" data-ref-filename="449RegsNeeded">RegsNeeded</a> = <a class="local col3 ref" href="#443NumBytes" title='NumBytes' data-ref="443NumBytes" data-ref-filename="443NumBytes">NumBytes</a> / <var>4</var>;</td></tr>
<tr><th id="2537">2537</th><td>    <a class="local col0 ref" href="#450RegClass" title='RegClass' data-ref="450RegClass" data-ref-filename="450RegClass">RegClass</a> = &amp;<span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::GPRRegClass" title='llvm::ARM::GPRRegClass' data-ref="llvm::ARM::GPRRegClass" data-ref-filename="llvm..ARM..GPRRegClass">GPRRegClass</a>;</td></tr>
<tr><th id="2538">2538</th><td>  }</td></tr>
<tr><th id="2539">2539</th><td></td></tr>
<tr><th id="2540">2540</th><td>  <i>// We're going to have to strip all list operands off before</i></td></tr>
<tr><th id="2541">2541</th><td><i>  // re-adding them since the order matters, so save the existing ones</i></td></tr>
<tr><th id="2542">2542</th><td><i>  // for later.</i></td></tr>
<tr><th id="2543">2543</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>, <var>4</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col1 decl" id="451RegList" title='RegList' data-type='SmallVector&lt;llvm::MachineOperand, 4&gt;' data-ref="451RegList" data-ref-filename="451RegList">RegList</dfn>;</td></tr>
<tr><th id="2544">2544</th><td></td></tr>
<tr><th id="2545">2545</th><td>  <i>// We're also going to need the first register transferred by this</i></td></tr>
<tr><th id="2546">2546</th><td><i>  // instruction, which won't necessarily be the first register in the list.</i></td></tr>
<tr><th id="2547">2547</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="452FirstRegEnc" title='FirstRegEnc' data-type='unsigned int' data-ref="452FirstRegEnc" data-ref-filename="452FirstRegEnc">FirstRegEnc</dfn> = -<var>1</var>;</td></tr>
<tr><th id="2548">2548</th><td></td></tr>
<tr><th id="2549">2549</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col3 decl" id="453TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="453TRI" data-ref-filename="453TRI">TRI</dfn> = <a class="local col1 ref" href="#441MF" title='MF' data-ref="441MF" data-ref-filename="441MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" title='llvm::MachineRegisterInfo::getTargetRegisterInfo' data-ref="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" data-ref-filename="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv">getTargetRegisterInfo</a>();</td></tr>
<tr><th id="2550">2550</th><td>  <b>for</b> (<em>int</em> <dfn class="local col4 decl" id="454i" title='i' data-type='int' data-ref="454i" data-ref-filename="454i">i</dfn> = <a class="local col2 ref" href="#442MI" title='MI' data-ref="442MI" data-ref-filename="442MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() - <var>1</var>; <a class="local col4 ref" href="#454i" title='i' data-ref="454i" data-ref-filename="454i">i</a> &gt;= <a class="local col8 ref" href="#448RegListIdx" title='RegListIdx' data-ref="448RegListIdx" data-ref-filename="448RegListIdx">RegListIdx</a>; --<a class="local col4 ref" href="#454i" title='i' data-ref="454i" data-ref-filename="454i">i</a>) {</td></tr>
<tr><th id="2551">2551</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="455MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="455MO" data-ref-filename="455MO">MO</dfn> = <a class="local col2 ref" href="#442MI" title='MI' data-ref="442MI" data-ref-filename="442MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#454i" title='i' data-ref="454i" data-ref-filename="454i">i</a>);</td></tr>
<tr><th id="2552">2552</th><td>    <a class="local col1 ref" href="#451RegList" title='RegList' data-ref="451RegList" data-ref-filename="451RegList">RegList</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col5 ref" href="#455MO" title='MO' data-ref="455MO" data-ref-filename="455MO">MO</a>);</td></tr>
<tr><th id="2553">2553</th><td></td></tr>
<tr><th id="2554">2554</th><td>    <b>if</b> (<a class="local col5 ref" href="#455MO" title='MO' data-ref="455MO" data-ref-filename="455MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; !<a class="local col5 ref" href="#455MO" title='MO' data-ref="455MO" data-ref-filename="455MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv" data-ref-filename="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>() &amp;&amp;</td></tr>
<tr><th id="2555">2555</th><td>        <a class="local col3 ref" href="#453TRI" title='TRI' data-ref="453TRI" data-ref-filename="453TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE">getEncodingValue</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col5 ref" href="#455MO" title='MO' data-ref="455MO" data-ref-filename="455MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) &lt; <a class="local col2 ref" href="#452FirstRegEnc" title='FirstRegEnc' data-ref="452FirstRegEnc" data-ref-filename="452FirstRegEnc">FirstRegEnc</a>)</td></tr>
<tr><th id="2556">2556</th><td>      <a class="local col2 ref" href="#452FirstRegEnc" title='FirstRegEnc' data-ref="452FirstRegEnc" data-ref-filename="452FirstRegEnc">FirstRegEnc</a> = <a class="local col3 ref" href="#453TRI" title='TRI' data-ref="453TRI" data-ref-filename="453TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE">getEncodingValue</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col5 ref" href="#455MO" title='MO' data-ref="455MO" data-ref-filename="455MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="2557">2557</th><td>  }</td></tr>
<tr><th id="2558">2558</th><td></td></tr>
<tr><th id="2559">2559</th><td>  <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> *<dfn class="local col6 decl" id="456CSRegs" title='CSRegs' data-type='const llvm::MCPhysReg *' data-ref="456CSRegs" data-ref-filename="456CSRegs">CSRegs</dfn> = <a class="local col3 ref" href="#453TRI" title='TRI' data-ref="453TRI" data-ref-filename="453TRI">TRI</a>-&gt;<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE" title='llvm::TargetRegisterInfo::getCalleeSavedRegs' data-ref="_ZNK4llvm18TargetRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE">getCalleeSavedRegs</a>(&amp;<a class="local col1 ref" href="#441MF" title='MF' data-ref="441MF" data-ref-filename="441MF">MF</a>);</td></tr>
<tr><th id="2560">2560</th><td></td></tr>
<tr><th id="2561">2561</th><td>  <i>// Now try to find enough space in the reglist to allocate NumBytes.</i></td></tr>
<tr><th id="2562">2562</th><td>  <b>for</b> (<em>int</em> <dfn class="local col7 decl" id="457CurRegEnc" title='CurRegEnc' data-type='int' data-ref="457CurRegEnc" data-ref-filename="457CurRegEnc">CurRegEnc</dfn> = <a class="local col2 ref" href="#452FirstRegEnc" title='FirstRegEnc' data-ref="452FirstRegEnc" data-ref-filename="452FirstRegEnc">FirstRegEnc</a> - <var>1</var>; <a class="local col7 ref" href="#457CurRegEnc" title='CurRegEnc' data-ref="457CurRegEnc" data-ref-filename="457CurRegEnc">CurRegEnc</a> &gt;= <var>0</var> &amp;&amp; <a class="local col9 ref" href="#449RegsNeeded" title='RegsNeeded' data-ref="449RegsNeeded" data-ref-filename="449RegsNeeded">RegsNeeded</a>;</td></tr>
<tr><th id="2563">2563</th><td>       --<a class="local col7 ref" href="#457CurRegEnc" title='CurRegEnc' data-ref="457CurRegEnc" data-ref-filename="457CurRegEnc">CurRegEnc</a>) {</td></tr>
<tr><th id="2564">2564</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="458CurReg" title='CurReg' data-type='unsigned int' data-ref="458CurReg" data-ref-filename="458CurReg">CurReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col0 ref" href="#450RegClass" title='RegClass' data-ref="450RegClass" data-ref-filename="450RegClass">RegClass</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass11getRegisterEj" title='llvm::TargetRegisterClass::getRegister' data-ref="_ZNK4llvm19TargetRegisterClass11getRegisterEj" data-ref-filename="_ZNK4llvm19TargetRegisterClass11getRegisterEj">getRegister</a>(<a class="local col7 ref" href="#457CurRegEnc" title='CurRegEnc' data-ref="457CurRegEnc" data-ref-filename="457CurRegEnc">CurRegEnc</a>);</td></tr>
<tr><th id="2565">2565</th><td>    <b>if</b> (<a class="local col7 ref" href="#447IsT1PushPop" title='IsT1PushPop' data-ref="447IsT1PushPop" data-ref-filename="447IsT1PushPop">IsT1PushPop</a> &amp;&amp; <a class="local col7 ref" href="#457CurRegEnc" title='CurRegEnc' data-ref="457CurRegEnc" data-ref-filename="457CurRegEnc">CurRegEnc</a> &gt; <a class="local col3 ref" href="#453TRI" title='TRI' data-ref="453TRI" data-ref-filename="453TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE">getEncodingValue</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R7" title='llvm::ARM::R7' data-ref="llvm::ARM::R7" data-ref-filename="llvm..ARM..R7">R7</a>))</td></tr>
<tr><th id="2566">2566</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2567">2567</th><td>    <b>if</b> (!<a class="local col4 ref" href="#444IsPop" title='IsPop' data-ref="444IsPop" data-ref-filename="444IsPop">IsPop</a>) {</td></tr>
<tr><th id="2568">2568</th><td>      <i>// Pushing any register is completely harmless, mark the register involved</i></td></tr>
<tr><th id="2569">2569</th><td><i>      // as undef since we don't care about its value and must not restore it</i></td></tr>
<tr><th id="2570">2570</th><td><i>      // during stack unwinding.</i></td></tr>
<tr><th id="2571">2571</th><td>      <a class="local col1 ref" href="#451RegList" title='RegList' data-ref="451RegList" data-ref-filename="451RegList">RegList</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" data-ref-filename="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb">CreateReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col8 ref" href="#458CurReg" title='CurReg' data-ref="458CurReg" data-ref-filename="458CurReg">CurReg</a>, <b>false</b>, <b>false</b>,</td></tr>
<tr><th id="2572">2572</th><td>                                                  <b>false</b>, <b>false</b>, <b>true</b>));</td></tr>
<tr><th id="2573">2573</th><td>      --<a class="local col9 ref" href="#449RegsNeeded" title='RegsNeeded' data-ref="449RegsNeeded" data-ref-filename="449RegsNeeded">RegsNeeded</a>;</td></tr>
<tr><th id="2574">2574</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2575">2575</th><td>    }</td></tr>
<tr><th id="2576">2576</th><td></td></tr>
<tr><th id="2577">2577</th><td>    <i>// However, we can only pop an extra register if it's not live. For</i></td></tr>
<tr><th id="2578">2578</th><td><i>    // registers live within the function we might clobber a return value</i></td></tr>
<tr><th id="2579">2579</th><td><i>    // register; the other way a register can be live here is if it's</i></td></tr>
<tr><th id="2580">2580</th><td><i>    // callee-saved.</i></td></tr>
<tr><th id="2581">2581</th><td>    <b>if</b> (<a class="ref fn" href="ARMBaseRegisterInfo.h.html#_ZN4llvmL21isCalleeSavedRegisterEjPKt" title='llvm::isCalleeSavedRegister' data-ref="_ZN4llvmL21isCalleeSavedRegisterEjPKt" data-ref-filename="_ZN4llvmL21isCalleeSavedRegisterEjPKt">isCalleeSavedRegister</a>(<a class="local col8 ref" href="#458CurReg" title='CurReg' data-ref="458CurReg" data-ref-filename="458CurReg">CurReg</a>, <a class="local col6 ref" href="#456CSRegs" title='CSRegs' data-ref="456CSRegs" data-ref-filename="456CSRegs">CSRegs</a>) ||</td></tr>
<tr><th id="2582">2582</th><td>        <a class="local col2 ref" href="#442MI" title='MI' data-ref="442MI" data-ref-filename="442MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock23computeRegisterLivenessEPKNS_18TargetRegisterInfoENS_10MCRegisterENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEEj" title='llvm::MachineBasicBlock::computeRegisterLiveness' data-ref="_ZNK4llvm17MachineBasicBlock23computeRegisterLivenessEPKNS_18TargetRegisterInfoENS_10MCRegisterENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEEj" data-ref-filename="_ZNK4llvm17MachineBasicBlock23computeRegisterLivenessEPKNS_18TargetRegisterInfoENS_10MCRegisterENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEEj">computeRegisterLiveness</a>(<a class="local col3 ref" href="#453TRI" title='TRI' data-ref="453TRI" data-ref-filename="453TRI">TRI</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col8 ref" href="#458CurReg" title='CurReg' data-ref="458CurReg" data-ref-filename="458CurReg">CurReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col2 ref" href="#442MI" title='MI' data-ref="442MI" data-ref-filename="442MI">MI</a>) !=</td></tr>
<tr><th id="2583">2583</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::LQR_Dead" title='llvm::MachineBasicBlock::LQR_Dead' data-ref="llvm::MachineBasicBlock::LQR_Dead" data-ref-filename="llvm..MachineBasicBlock..LQR_Dead">LQR_Dead</a>) {</td></tr>
<tr><th id="2584">2584</th><td>      <i>// VFP pops don't allow holes in the register list, so any skip is fatal</i></td></tr>
<tr><th id="2585">2585</th><td><i>      // for our transformation. GPR pops do, so we should just keep looking.</i></td></tr>
<tr><th id="2586">2586</th><td>      <b>if</b> (<a class="local col6 ref" href="#446IsVFPPushPop" title='IsVFPPushPop' data-ref="446IsVFPPushPop" data-ref-filename="446IsVFPPushPop">IsVFPPushPop</a>)</td></tr>
<tr><th id="2587">2587</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2588">2588</th><td>      <b>else</b></td></tr>
<tr><th id="2589">2589</th><td>        <b>continue</b>;</td></tr>
<tr><th id="2590">2590</th><td>    }</td></tr>
<tr><th id="2591">2591</th><td></td></tr>
<tr><th id="2592">2592</th><td>    <i>// Mark the unimportant registers as &lt;def,dead&gt; in the POP.</i></td></tr>
<tr><th id="2593">2593</th><td>    <a class="local col1 ref" href="#451RegList" title='RegList' data-ref="451RegList" data-ref-filename="451RegList">RegList</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" data-ref-filename="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb">CreateReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col8 ref" href="#458CurReg" title='CurReg' data-ref="458CurReg" data-ref-filename="458CurReg">CurReg</a>, <b>true</b>, <b>false</b>, <b>false</b>,</td></tr>
<tr><th id="2594">2594</th><td>                                                <b>true</b>));</td></tr>
<tr><th id="2595">2595</th><td>    --<a class="local col9 ref" href="#449RegsNeeded" title='RegsNeeded' data-ref="449RegsNeeded" data-ref-filename="449RegsNeeded">RegsNeeded</a>;</td></tr>
<tr><th id="2596">2596</th><td>  }</td></tr>
<tr><th id="2597">2597</th><td></td></tr>
<tr><th id="2598">2598</th><td>  <b>if</b> (<a class="local col9 ref" href="#449RegsNeeded" title='RegsNeeded' data-ref="449RegsNeeded" data-ref-filename="449RegsNeeded">RegsNeeded</a> &gt; <var>0</var>)</td></tr>
<tr><th id="2599">2599</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2600">2600</th><td></td></tr>
<tr><th id="2601">2601</th><td>  <i>// Finally we know we can profitably perform the optimisation so go</i></td></tr>
<tr><th id="2602">2602</th><td><i>  // ahead: strip all existing registers off and add them back again</i></td></tr>
<tr><th id="2603">2603</th><td><i>  // in the right order.</i></td></tr>
<tr><th id="2604">2604</th><td>  <b>for</b> (<em>int</em> <dfn class="local col9 decl" id="459i" title='i' data-type='int' data-ref="459i" data-ref-filename="459i">i</dfn> = <a class="local col2 ref" href="#442MI" title='MI' data-ref="442MI" data-ref-filename="442MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() - <var>1</var>; <a class="local col9 ref" href="#459i" title='i' data-ref="459i" data-ref-filename="459i">i</a> &gt;= <a class="local col8 ref" href="#448RegListIdx" title='RegListIdx' data-ref="448RegListIdx" data-ref-filename="448RegListIdx">RegListIdx</a>; --<a class="local col9 ref" href="#459i" title='i' data-ref="459i" data-ref-filename="459i">i</a>)</td></tr>
<tr><th id="2605">2605</th><td>    <a class="local col2 ref" href="#442MI" title='MI' data-ref="442MI" data-ref-filename="442MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col9 ref" href="#459i" title='i' data-ref="459i" data-ref-filename="459i">i</a>);</td></tr>
<tr><th id="2606">2606</th><td></td></tr>
<tr><th id="2607">2607</th><td>  <i>// Add the complete list back in.</i></td></tr>
<tr><th id="2608">2608</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col0 decl" id="460MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="460MIB" data-ref-filename="460MIB">MIB</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionEPNS_12MachineInstrE" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionEPNS_12MachineInstrE" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionEPNS_12MachineInstrE">(</a><a class="local col1 ref" href="#441MF" title='MF' data-ref="441MF" data-ref-filename="441MF">MF</a>, &amp;*<a class="local col2 ref" href="#442MI" title='MI' data-ref="442MI" data-ref-filename="442MI">MI</a>);</td></tr>
<tr><th id="2609">2609</th><td>  <b>for</b> (<em>int</em> <dfn class="local col1 decl" id="461i" title='i' data-type='int' data-ref="461i" data-ref-filename="461i">i</dfn> = <a class="local col1 ref" href="#451RegList" title='RegList' data-ref="451RegList" data-ref-filename="451RegList">RegList</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv" data-ref-filename="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() - <var>1</var>; <a class="local col1 ref" href="#461i" title='i' data-ref="461i" data-ref-filename="461i">i</a> &gt;= <var>0</var>; --<a class="local col1 ref" href="#461i" title='i' data-ref="461i" data-ref-filename="461i">i</a>)</td></tr>
<tr><th id="2610">2610</th><td>    <a class="local col0 ref" href="#460MIB" title='MIB' data-ref="460MIB" data-ref-filename="460MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col1 ref" href="#451RegList" title='RegList' data-ref="451RegList" data-ref-filename="451RegList">RegList</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col1 ref" href="#461i" title='i' data-ref="461i" data-ref-filename="461i">i</a>]</a>);</td></tr>
<tr><th id="2611">2611</th><td></td></tr>
<tr><th id="2612">2612</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2613">2613</th><td>}</td></tr>
<tr><th id="2614">2614</th><td></td></tr>
<tr><th id="2615">2615</th><td><em>bool</em> <span class="namespace">llvm::</span><dfn class="decl def fn" id="_ZN4llvm20rewriteARMFrameIndexERNS_12MachineInstrEjNS_8RegisterERiRKNS_16ARMBaseInstrInfoE" title='llvm::rewriteARMFrameIndex' data-ref="_ZN4llvm20rewriteARMFrameIndexERNS_12MachineInstrEjNS_8RegisterERiRKNS_16ARMBaseInstrInfoE" data-ref-filename="_ZN4llvm20rewriteARMFrameIndexERNS_12MachineInstrEjNS_8RegisterERiRKNS_16ARMBaseInstrInfoE">rewriteARMFrameIndex</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="462MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="462MI" data-ref-filename="462MI">MI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="463FrameRegIdx" title='FrameRegIdx' data-type='unsigned int' data-ref="463FrameRegIdx" data-ref-filename="463FrameRegIdx">FrameRegIdx</dfn>,</td></tr>
<tr><th id="2616">2616</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="464FrameReg" title='FrameReg' data-type='llvm::Register' data-ref="464FrameReg" data-ref-filename="464FrameReg">FrameReg</dfn>, <em>int</em> &amp;<dfn class="local col5 decl" id="465Offset" title='Offset' data-type='int &amp;' data-ref="465Offset" data-ref-filename="465Offset">Offset</dfn>,</td></tr>
<tr><th id="2617">2617</th><td>                                <em>const</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a> &amp;<dfn class="local col6 decl" id="466TII" title='TII' data-type='const llvm::ARMBaseInstrInfo &amp;' data-ref="466TII" data-ref-filename="466TII">TII</dfn>) {</td></tr>
<tr><th id="2618">2618</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="467Opcode" title='Opcode' data-type='unsigned int' data-ref="467Opcode" data-ref-filename="467Opcode">Opcode</dfn> = <a class="local col2 ref" href="#462MI" title='MI' data-ref="462MI" data-ref-filename="462MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="2619">2619</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col8 decl" id="468Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="468Desc" data-ref-filename="468Desc">Desc</dfn> = <a class="local col2 ref" href="#462MI" title='MI' data-ref="462MI" data-ref-filename="462MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="2620">2620</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="469AddrMode" title='AddrMode' data-type='unsigned int' data-ref="469AddrMode" data-ref-filename="469AddrMode">AddrMode</dfn> = (<a class="local col8 ref" href="#468Desc" title='Desc' data-ref="468Desc" data-ref-filename="468Desc">Desc</a>.<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrModeMask" title='llvm::ARMII::AddrModeMask' data-ref="llvm::ARMII::AddrModeMask" data-ref-filename="llvm..ARMII..AddrModeMask">AddrModeMask</a>);</td></tr>
<tr><th id="2621">2621</th><td>  <em>bool</em> <dfn class="local col0 decl" id="470isSub" title='isSub' data-type='bool' data-ref="470isSub" data-ref-filename="470isSub">isSub</dfn> = <b>false</b>;</td></tr>
<tr><th id="2622">2622</th><td></td></tr>
<tr><th id="2623">2623</th><td>  <i>// Memory operands in inline assembly always use AddrMode2.</i></td></tr>
<tr><th id="2624">2624</th><td>  <b>if</b> (<a class="local col7 ref" href="#467Opcode" title='Opcode' data-ref="467Opcode" data-ref-filename="467Opcode">Opcode</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::INLINEASM" title='llvm::ARM::INLINEASM' data-ref="llvm::ARM::INLINEASM" data-ref-filename="llvm..ARM..INLINEASM">INLINEASM</a> || <a class="local col7 ref" href="#467Opcode" title='Opcode' data-ref="467Opcode" data-ref-filename="467Opcode">Opcode</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::INLINEASM_BR" title='llvm::ARM::INLINEASM_BR' data-ref="llvm::ARM::INLINEASM_BR" data-ref-filename="llvm..ARM..INLINEASM_BR">INLINEASM_BR</a>)</td></tr>
<tr><th id="2625">2625</th><td>    <a class="local col9 ref" href="#469AddrMode" title='AddrMode' data-ref="469AddrMode" data-ref-filename="469AddrMode">AddrMode</a> = <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode2" title='llvm::ARMII::AddrMode2' data-ref="llvm::ARMII::AddrMode2" data-ref-filename="llvm..ARMII..AddrMode2">AddrMode2</a>;</td></tr>
<tr><th id="2626">2626</th><td></td></tr>
<tr><th id="2627">2627</th><td>  <b>if</b> (<a class="local col7 ref" href="#467Opcode" title='Opcode' data-ref="467Opcode" data-ref-filename="467Opcode">Opcode</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::ADDri" title='llvm::ARM::ADDri' data-ref="llvm::ARM::ADDri" data-ref-filename="llvm..ARM..ADDri">ADDri</a>) {</td></tr>
<tr><th id="2628">2628</th><td>    <a class="local col5 ref" href="#465Offset" title='Offset' data-ref="465Offset" data-ref-filename="465Offset">Offset</a> += <a class="local col2 ref" href="#462MI" title='MI' data-ref="462MI" data-ref-filename="462MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#463FrameRegIdx" title='FrameRegIdx' data-ref="463FrameRegIdx" data-ref-filename="463FrameRegIdx">FrameRegIdx</a>+<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="2629">2629</th><td>    <b>if</b> (<a class="local col5 ref" href="#465Offset" title='Offset' data-ref="465Offset" data-ref-filename="465Offset">Offset</a> == <var>0</var>) {</td></tr>
<tr><th id="2630">2630</th><td>      <i>// Turn it into a move.</i></td></tr>
<tr><th id="2631">2631</th><td>      <a class="local col2 ref" href="#462MI" title='MI' data-ref="462MI" data-ref-filename="462MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="local col6 ref" href="#466TII" title='TII' data-ref="466TII" data-ref-filename="466TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MOVr" title='llvm::ARM::MOVr' data-ref="llvm::ARM::MOVr" data-ref-filename="llvm..ARM..MOVr">MOVr</a>));</td></tr>
<tr><th id="2632">2632</th><td>      <a class="local col2 ref" href="#462MI" title='MI' data-ref="462MI" data-ref-filename="462MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#463FrameRegIdx" title='FrameRegIdx' data-ref="463FrameRegIdx" data-ref-filename="463FrameRegIdx">FrameRegIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" data-ref-filename="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb">ChangeToRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#464FrameReg" title='FrameReg' data-ref="464FrameReg" data-ref-filename="464FrameReg">FrameReg</a>, <b>false</b>);</td></tr>
<tr><th id="2633">2633</th><td>      <a class="local col2 ref" href="#462MI" title='MI' data-ref="462MI" data-ref-filename="462MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col3 ref" href="#463FrameRegIdx" title='FrameRegIdx' data-ref="463FrameRegIdx" data-ref-filename="463FrameRegIdx">FrameRegIdx</a>+<var>1</var>);</td></tr>
<tr><th id="2634">2634</th><td>      <a class="local col5 ref" href="#465Offset" title='Offset' data-ref="465Offset" data-ref-filename="465Offset">Offset</a> = <var>0</var>;</td></tr>
<tr><th id="2635">2635</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2636">2636</th><td>    } <b>else</b> <b>if</b> (<a class="local col5 ref" href="#465Offset" title='Offset' data-ref="465Offset" data-ref-filename="465Offset">Offset</a> &lt; <var>0</var>) {</td></tr>
<tr><th id="2637">2637</th><td>      <a class="local col5 ref" href="#465Offset" title='Offset' data-ref="465Offset" data-ref-filename="465Offset">Offset</a> = -<a class="local col5 ref" href="#465Offset" title='Offset' data-ref="465Offset" data-ref-filename="465Offset">Offset</a>;</td></tr>
<tr><th id="2638">2638</th><td>      <a class="local col0 ref" href="#470isSub" title='isSub' data-ref="470isSub" data-ref-filename="470isSub">isSub</a> = <b>true</b>;</td></tr>
<tr><th id="2639">2639</th><td>      <a class="local col2 ref" href="#462MI" title='MI' data-ref="462MI" data-ref-filename="462MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="local col6 ref" href="#466TII" title='TII' data-ref="466TII" data-ref-filename="466TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::SUBri" title='llvm::ARM::SUBri' data-ref="llvm::ARM::SUBri" data-ref-filename="llvm..ARM..SUBri">SUBri</a>));</td></tr>
<tr><th id="2640">2640</th><td>    }</td></tr>
<tr><th id="2641">2641</th><td></td></tr>
<tr><th id="2642">2642</th><td>    <i>// Common case: small offset, fits into instruction.</i></td></tr>
<tr><th id="2643">2643</th><td>    <b>if</b> (<span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM11getSOImmValEj" title='llvm::ARM_AM::getSOImmVal' data-ref="_ZN4llvm6ARM_AM11getSOImmValEj" data-ref-filename="_ZN4llvm6ARM_AM11getSOImmValEj">getSOImmVal</a>(<a class="local col5 ref" href="#465Offset" title='Offset' data-ref="465Offset" data-ref-filename="465Offset">Offset</a>) != -<var>1</var>) {</td></tr>
<tr><th id="2644">2644</th><td>      <i>// Replace the FrameIndex with sp / fp</i></td></tr>
<tr><th id="2645">2645</th><td>      <a class="local col2 ref" href="#462MI" title='MI' data-ref="462MI" data-ref-filename="462MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#463FrameRegIdx" title='FrameRegIdx' data-ref="463FrameRegIdx" data-ref-filename="463FrameRegIdx">FrameRegIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" data-ref-filename="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb">ChangeToRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#464FrameReg" title='FrameReg' data-ref="464FrameReg" data-ref-filename="464FrameReg">FrameReg</a>, <b>false</b>);</td></tr>
<tr><th id="2646">2646</th><td>      <a class="local col2 ref" href="#462MI" title='MI' data-ref="462MI" data-ref-filename="462MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#463FrameRegIdx" title='FrameRegIdx' data-ref="463FrameRegIdx" data-ref-filename="463FrameRegIdx">FrameRegIdx</a>+<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateElj" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateElj" data-ref-filename="_ZN4llvm14MachineOperand17ChangeToImmediateElj">ChangeToImmediate</a>(<a class="local col5 ref" href="#465Offset" title='Offset' data-ref="465Offset" data-ref-filename="465Offset">Offset</a>);</td></tr>
<tr><th id="2647">2647</th><td>      <a class="local col5 ref" href="#465Offset" title='Offset' data-ref="465Offset" data-ref-filename="465Offset">Offset</a> = <var>0</var>;</td></tr>
<tr><th id="2648">2648</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2649">2649</th><td>    }</td></tr>
<tr><th id="2650">2650</th><td></td></tr>
<tr><th id="2651">2651</th><td>    <i>// Otherwise, pull as much of the immedidate into this ADDri/SUBri</i></td></tr>
<tr><th id="2652">2652</th><td><i>    // as possible.</i></td></tr>
<tr><th id="2653">2653</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="471RotAmt" title='RotAmt' data-type='unsigned int' data-ref="471RotAmt" data-ref-filename="471RotAmt">RotAmt</dfn> = <span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM17getSOImmValRotateEj" title='llvm::ARM_AM::getSOImmValRotate' data-ref="_ZN4llvm6ARM_AM17getSOImmValRotateEj" data-ref-filename="_ZN4llvm6ARM_AM17getSOImmValRotateEj">getSOImmValRotate</a>(<a class="local col5 ref" href="#465Offset" title='Offset' data-ref="465Offset" data-ref-filename="465Offset">Offset</a>);</td></tr>
<tr><th id="2654">2654</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="472ThisImmVal" title='ThisImmVal' data-type='unsigned int' data-ref="472ThisImmVal" data-ref-filename="472ThisImmVal">ThisImmVal</dfn> = <a class="local col5 ref" href="#465Offset" title='Offset' data-ref="465Offset" data-ref-filename="465Offset">Offset</a> &amp; <span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM6rotr32Ejj" title='llvm::ARM_AM::rotr32' data-ref="_ZN4llvm6ARM_AM6rotr32Ejj" data-ref-filename="_ZN4llvm6ARM_AM6rotr32Ejj">rotr32</a>(<var>0xFF</var>, <a class="local col1 ref" href="#471RotAmt" title='RotAmt' data-ref="471RotAmt" data-ref-filename="471RotAmt">RotAmt</a>);</td></tr>
<tr><th id="2655">2655</th><td></td></tr>
<tr><th id="2656">2656</th><td>    <i>// We will handle these bits from offset, clear them.</i></td></tr>
<tr><th id="2657">2657</th><td>    <a class="local col5 ref" href="#465Offset" title='Offset' data-ref="465Offset" data-ref-filename="465Offset">Offset</a> &amp;= ~<a class="local col2 ref" href="#472ThisImmVal" title='ThisImmVal' data-ref="472ThisImmVal" data-ref-filename="472ThisImmVal">ThisImmVal</a>;</td></tr>
<tr><th id="2658">2658</th><td></td></tr>
<tr><th id="2659">2659</th><td>    <i>// Get the properly encoded SOImmVal field.</i></td></tr>
<tr><th id="2660">2660</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(ARM_AM::getSOImmVal(ThisImmVal) != -<var>1</var> &amp;&amp;</td></tr>
<tr><th id="2661">2661</th><td>           <q>"Bit extraction didn't work?"</q>);</td></tr>
<tr><th id="2662">2662</th><td>    <a class="local col2 ref" href="#462MI" title='MI' data-ref="462MI" data-ref-filename="462MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#463FrameRegIdx" title='FrameRegIdx' data-ref="463FrameRegIdx" data-ref-filename="463FrameRegIdx">FrameRegIdx</a>+<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateElj" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateElj" data-ref-filename="_ZN4llvm14MachineOperand17ChangeToImmediateElj">ChangeToImmediate</a>(<a class="local col2 ref" href="#472ThisImmVal" title='ThisImmVal' data-ref="472ThisImmVal" data-ref-filename="472ThisImmVal">ThisImmVal</a>);</td></tr>
<tr><th id="2663">2663</th><td> } <b>else</b> {</td></tr>
<tr><th id="2664">2664</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="473ImmIdx" title='ImmIdx' data-type='unsigned int' data-ref="473ImmIdx" data-ref-filename="473ImmIdx">ImmIdx</dfn> = <var>0</var>;</td></tr>
<tr><th id="2665">2665</th><td>    <em>int</em> <dfn class="local col4 decl" id="474InstrOffs" title='InstrOffs' data-type='int' data-ref="474InstrOffs" data-ref-filename="474InstrOffs">InstrOffs</dfn> = <var>0</var>;</td></tr>
<tr><th id="2666">2666</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="475NumBits" title='NumBits' data-type='unsigned int' data-ref="475NumBits" data-ref-filename="475NumBits">NumBits</dfn> = <var>0</var>;</td></tr>
<tr><th id="2667">2667</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="476Scale" title='Scale' data-type='unsigned int' data-ref="476Scale" data-ref-filename="476Scale">Scale</dfn> = <var>1</var>;</td></tr>
<tr><th id="2668">2668</th><td>    <b>switch</b> (<a class="local col9 ref" href="#469AddrMode" title='AddrMode' data-ref="469AddrMode" data-ref-filename="469AddrMode">AddrMode</a>) {</td></tr>
<tr><th id="2669">2669</th><td>    <b>case</b> <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode_i12" title='llvm::ARMII::AddrMode_i12' data-ref="llvm::ARMII::AddrMode_i12" data-ref-filename="llvm..ARMII..AddrMode_i12">AddrMode_i12</a>:</td></tr>
<tr><th id="2670">2670</th><td>      <a class="local col3 ref" href="#473ImmIdx" title='ImmIdx' data-ref="473ImmIdx" data-ref-filename="473ImmIdx">ImmIdx</a> = <a class="local col3 ref" href="#463FrameRegIdx" title='FrameRegIdx' data-ref="463FrameRegIdx" data-ref-filename="463FrameRegIdx">FrameRegIdx</a> + <var>1</var>;</td></tr>
<tr><th id="2671">2671</th><td>      <a class="local col4 ref" href="#474InstrOffs" title='InstrOffs' data-ref="474InstrOffs" data-ref-filename="474InstrOffs">InstrOffs</a> = <a class="local col2 ref" href="#462MI" title='MI' data-ref="462MI" data-ref-filename="462MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#473ImmIdx" title='ImmIdx' data-ref="473ImmIdx" data-ref-filename="473ImmIdx">ImmIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="2672">2672</th><td>      <a class="local col5 ref" href="#475NumBits" title='NumBits' data-ref="475NumBits" data-ref-filename="475NumBits">NumBits</a> = <var>12</var>;</td></tr>
<tr><th id="2673">2673</th><td>      <b>break</b>;</td></tr>
<tr><th id="2674">2674</th><td>    <b>case</b> <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode2" title='llvm::ARMII::AddrMode2' data-ref="llvm::ARMII::AddrMode2" data-ref-filename="llvm..ARMII..AddrMode2">AddrMode2</a>:</td></tr>
<tr><th id="2675">2675</th><td>      <a class="local col3 ref" href="#473ImmIdx" title='ImmIdx' data-ref="473ImmIdx" data-ref-filename="473ImmIdx">ImmIdx</a> = <a class="local col3 ref" href="#463FrameRegIdx" title='FrameRegIdx' data-ref="463FrameRegIdx" data-ref-filename="463FrameRegIdx">FrameRegIdx</a>+<var>2</var>;</td></tr>
<tr><th id="2676">2676</th><td>      <a class="local col4 ref" href="#474InstrOffs" title='InstrOffs' data-ref="474InstrOffs" data-ref-filename="474InstrOffs">InstrOffs</a> = <span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM12getAM2OffsetEj" title='llvm::ARM_AM::getAM2Offset' data-ref="_ZN4llvm6ARM_AM12getAM2OffsetEj" data-ref-filename="_ZN4llvm6ARM_AM12getAM2OffsetEj">getAM2Offset</a>(<a class="local col2 ref" href="#462MI" title='MI' data-ref="462MI" data-ref-filename="462MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#473ImmIdx" title='ImmIdx' data-ref="473ImmIdx" data-ref-filename="473ImmIdx">ImmIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="2677">2677</th><td>      <b>if</b> (<span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM8getAM2OpEj" title='llvm::ARM_AM::getAM2Op' data-ref="_ZN4llvm6ARM_AM8getAM2OpEj" data-ref-filename="_ZN4llvm6ARM_AM8getAM2OpEj">getAM2Op</a>(<a class="local col2 ref" href="#462MI" title='MI' data-ref="462MI" data-ref-filename="462MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#473ImmIdx" title='ImmIdx' data-ref="473ImmIdx" data-ref-filename="473ImmIdx">ImmIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()) == <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::sub" title='llvm::ARM_AM::sub' data-ref="llvm::ARM_AM::sub" data-ref-filename="llvm..ARM_AM..sub">sub</a>)</td></tr>
<tr><th id="2678">2678</th><td>        <a class="local col4 ref" href="#474InstrOffs" title='InstrOffs' data-ref="474InstrOffs" data-ref-filename="474InstrOffs">InstrOffs</a> *= -<var>1</var>;</td></tr>
<tr><th id="2679">2679</th><td>      <a class="local col5 ref" href="#475NumBits" title='NumBits' data-ref="475NumBits" data-ref-filename="475NumBits">NumBits</a> = <var>12</var>;</td></tr>
<tr><th id="2680">2680</th><td>      <b>break</b>;</td></tr>
<tr><th id="2681">2681</th><td>    <b>case</b> <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode3" title='llvm::ARMII::AddrMode3' data-ref="llvm::ARMII::AddrMode3" data-ref-filename="llvm..ARMII..AddrMode3">AddrMode3</a>:</td></tr>
<tr><th id="2682">2682</th><td>      <a class="local col3 ref" href="#473ImmIdx" title='ImmIdx' data-ref="473ImmIdx" data-ref-filename="473ImmIdx">ImmIdx</a> = <a class="local col3 ref" href="#463FrameRegIdx" title='FrameRegIdx' data-ref="463FrameRegIdx" data-ref-filename="463FrameRegIdx">FrameRegIdx</a>+<var>2</var>;</td></tr>
<tr><th id="2683">2683</th><td>      <a class="local col4 ref" href="#474InstrOffs" title='InstrOffs' data-ref="474InstrOffs" data-ref-filename="474InstrOffs">InstrOffs</a> = <span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM12getAM3OffsetEj" title='llvm::ARM_AM::getAM3Offset' data-ref="_ZN4llvm6ARM_AM12getAM3OffsetEj" data-ref-filename="_ZN4llvm6ARM_AM12getAM3OffsetEj">getAM3Offset</a>(<a class="local col2 ref" href="#462MI" title='MI' data-ref="462MI" data-ref-filename="462MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#473ImmIdx" title='ImmIdx' data-ref="473ImmIdx" data-ref-filename="473ImmIdx">ImmIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="2684">2684</th><td>      <b>if</b> (<span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM8getAM3OpEj" title='llvm::ARM_AM::getAM3Op' data-ref="_ZN4llvm6ARM_AM8getAM3OpEj" data-ref-filename="_ZN4llvm6ARM_AM8getAM3OpEj">getAM3Op</a>(<a class="local col2 ref" href="#462MI" title='MI' data-ref="462MI" data-ref-filename="462MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#473ImmIdx" title='ImmIdx' data-ref="473ImmIdx" data-ref-filename="473ImmIdx">ImmIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()) == <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::sub" title='llvm::ARM_AM::sub' data-ref="llvm::ARM_AM::sub" data-ref-filename="llvm..ARM_AM..sub">sub</a>)</td></tr>
<tr><th id="2685">2685</th><td>        <a class="local col4 ref" href="#474InstrOffs" title='InstrOffs' data-ref="474InstrOffs" data-ref-filename="474InstrOffs">InstrOffs</a> *= -<var>1</var>;</td></tr>
<tr><th id="2686">2686</th><td>      <a class="local col5 ref" href="#475NumBits" title='NumBits' data-ref="475NumBits" data-ref-filename="475NumBits">NumBits</a> = <var>8</var>;</td></tr>
<tr><th id="2687">2687</th><td>      <b>break</b>;</td></tr>
<tr><th id="2688">2688</th><td>    <b>case</b> <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode4" title='llvm::ARMII::AddrMode4' data-ref="llvm::ARMII::AddrMode4" data-ref-filename="llvm..ARMII..AddrMode4">AddrMode4</a>:</td></tr>
<tr><th id="2689">2689</th><td>    <b>case</b> <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode6" title='llvm::ARMII::AddrMode6' data-ref="llvm::ARMII::AddrMode6" data-ref-filename="llvm..ARMII..AddrMode6">AddrMode6</a>:</td></tr>
<tr><th id="2690">2690</th><td>      <i>// Can't fold any offset even if it's zero.</i></td></tr>
<tr><th id="2691">2691</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2692">2692</th><td>    <b>case</b> <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode5" title='llvm::ARMII::AddrMode5' data-ref="llvm::ARMII::AddrMode5" data-ref-filename="llvm..ARMII..AddrMode5">AddrMode5</a>:</td></tr>
<tr><th id="2693">2693</th><td>      <a class="local col3 ref" href="#473ImmIdx" title='ImmIdx' data-ref="473ImmIdx" data-ref-filename="473ImmIdx">ImmIdx</a> = <a class="local col3 ref" href="#463FrameRegIdx" title='FrameRegIdx' data-ref="463FrameRegIdx" data-ref-filename="463FrameRegIdx">FrameRegIdx</a>+<var>1</var>;</td></tr>
<tr><th id="2694">2694</th><td>      <a class="local col4 ref" href="#474InstrOffs" title='InstrOffs' data-ref="474InstrOffs" data-ref-filename="474InstrOffs">InstrOffs</a> = <span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM12getAM5OffsetEj" title='llvm::ARM_AM::getAM5Offset' data-ref="_ZN4llvm6ARM_AM12getAM5OffsetEj" data-ref-filename="_ZN4llvm6ARM_AM12getAM5OffsetEj">getAM5Offset</a>(<a class="local col2 ref" href="#462MI" title='MI' data-ref="462MI" data-ref-filename="462MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#473ImmIdx" title='ImmIdx' data-ref="473ImmIdx" data-ref-filename="473ImmIdx">ImmIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="2695">2695</th><td>      <b>if</b> (<span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM8getAM5OpEj" title='llvm::ARM_AM::getAM5Op' data-ref="_ZN4llvm6ARM_AM8getAM5OpEj" data-ref-filename="_ZN4llvm6ARM_AM8getAM5OpEj">getAM5Op</a>(<a class="local col2 ref" href="#462MI" title='MI' data-ref="462MI" data-ref-filename="462MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#473ImmIdx" title='ImmIdx' data-ref="473ImmIdx" data-ref-filename="473ImmIdx">ImmIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()) == <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::sub" title='llvm::ARM_AM::sub' data-ref="llvm::ARM_AM::sub" data-ref-filename="llvm..ARM_AM..sub">sub</a>)</td></tr>
<tr><th id="2696">2696</th><td>        <a class="local col4 ref" href="#474InstrOffs" title='InstrOffs' data-ref="474InstrOffs" data-ref-filename="474InstrOffs">InstrOffs</a> *= -<var>1</var>;</td></tr>
<tr><th id="2697">2697</th><td>      <a class="local col5 ref" href="#475NumBits" title='NumBits' data-ref="475NumBits" data-ref-filename="475NumBits">NumBits</a> = <var>8</var>;</td></tr>
<tr><th id="2698">2698</th><td>      <a class="local col6 ref" href="#476Scale" title='Scale' data-ref="476Scale" data-ref-filename="476Scale">Scale</a> = <var>4</var>;</td></tr>
<tr><th id="2699">2699</th><td>      <b>break</b>;</td></tr>
<tr><th id="2700">2700</th><td>    <b>case</b> <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode5FP16" title='llvm::ARMII::AddrMode5FP16' data-ref="llvm::ARMII::AddrMode5FP16" data-ref-filename="llvm..ARMII..AddrMode5FP16">AddrMode5FP16</a>:</td></tr>
<tr><th id="2701">2701</th><td>      <a class="local col3 ref" href="#473ImmIdx" title='ImmIdx' data-ref="473ImmIdx" data-ref-filename="473ImmIdx">ImmIdx</a> = <a class="local col3 ref" href="#463FrameRegIdx" title='FrameRegIdx' data-ref="463FrameRegIdx" data-ref-filename="463FrameRegIdx">FrameRegIdx</a>+<var>1</var>;</td></tr>
<tr><th id="2702">2702</th><td>      <a class="local col4 ref" href="#474InstrOffs" title='InstrOffs' data-ref="474InstrOffs" data-ref-filename="474InstrOffs">InstrOffs</a> = <span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM12getAM5OffsetEj" title='llvm::ARM_AM::getAM5Offset' data-ref="_ZN4llvm6ARM_AM12getAM5OffsetEj" data-ref-filename="_ZN4llvm6ARM_AM12getAM5OffsetEj">getAM5Offset</a>(<a class="local col2 ref" href="#462MI" title='MI' data-ref="462MI" data-ref-filename="462MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#473ImmIdx" title='ImmIdx' data-ref="473ImmIdx" data-ref-filename="473ImmIdx">ImmIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="2703">2703</th><td>      <b>if</b> (<span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM8getAM5OpEj" title='llvm::ARM_AM::getAM5Op' data-ref="_ZN4llvm6ARM_AM8getAM5OpEj" data-ref-filename="_ZN4llvm6ARM_AM8getAM5OpEj">getAM5Op</a>(<a class="local col2 ref" href="#462MI" title='MI' data-ref="462MI" data-ref-filename="462MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#473ImmIdx" title='ImmIdx' data-ref="473ImmIdx" data-ref-filename="473ImmIdx">ImmIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()) == <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::sub" title='llvm::ARM_AM::sub' data-ref="llvm::ARM_AM::sub" data-ref-filename="llvm..ARM_AM..sub">sub</a>)</td></tr>
<tr><th id="2704">2704</th><td>        <a class="local col4 ref" href="#474InstrOffs" title='InstrOffs' data-ref="474InstrOffs" data-ref-filename="474InstrOffs">InstrOffs</a> *= -<var>1</var>;</td></tr>
<tr><th id="2705">2705</th><td>      <a class="local col5 ref" href="#475NumBits" title='NumBits' data-ref="475NumBits" data-ref-filename="475NumBits">NumBits</a> = <var>8</var>;</td></tr>
<tr><th id="2706">2706</th><td>      <a class="local col6 ref" href="#476Scale" title='Scale' data-ref="476Scale" data-ref-filename="476Scale">Scale</a> = <var>2</var>;</td></tr>
<tr><th id="2707">2707</th><td>      <b>break</b>;</td></tr>
<tr><th id="2708">2708</th><td>    <b>case</b> <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrModeT2_i7" title='llvm::ARMII::AddrModeT2_i7' data-ref="llvm::ARMII::AddrModeT2_i7" data-ref-filename="llvm..ARMII..AddrModeT2_i7">AddrModeT2_i7</a>:</td></tr>
<tr><th id="2709">2709</th><td>    <b>case</b> <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrModeT2_i7s2" title='llvm::ARMII::AddrModeT2_i7s2' data-ref="llvm::ARMII::AddrModeT2_i7s2" data-ref-filename="llvm..ARMII..AddrModeT2_i7s2">AddrModeT2_i7s2</a>:</td></tr>
<tr><th id="2710">2710</th><td>    <b>case</b> <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrModeT2_i7s4" title='llvm::ARMII::AddrModeT2_i7s4' data-ref="llvm::ARMII::AddrModeT2_i7s4" data-ref-filename="llvm..ARMII..AddrModeT2_i7s4">AddrModeT2_i7s4</a>:</td></tr>
<tr><th id="2711">2711</th><td>      <a class="local col3 ref" href="#473ImmIdx" title='ImmIdx' data-ref="473ImmIdx" data-ref-filename="473ImmIdx">ImmIdx</a> = <a class="local col3 ref" href="#463FrameRegIdx" title='FrameRegIdx' data-ref="463FrameRegIdx" data-ref-filename="463FrameRegIdx">FrameRegIdx</a>+<var>1</var>;</td></tr>
<tr><th id="2712">2712</th><td>      <a class="local col4 ref" href="#474InstrOffs" title='InstrOffs' data-ref="474InstrOffs" data-ref-filename="474InstrOffs">InstrOffs</a> = <a class="local col2 ref" href="#462MI" title='MI' data-ref="462MI" data-ref-filename="462MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#473ImmIdx" title='ImmIdx' data-ref="473ImmIdx" data-ref-filename="473ImmIdx">ImmIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="2713">2713</th><td>      <a class="local col5 ref" href="#475NumBits" title='NumBits' data-ref="475NumBits" data-ref-filename="475NumBits">NumBits</a> = <var>7</var>;</td></tr>
<tr><th id="2714">2714</th><td>      <a class="local col6 ref" href="#476Scale" title='Scale' data-ref="476Scale" data-ref-filename="476Scale">Scale</a> = (<a class="local col9 ref" href="#469AddrMode" title='AddrMode' data-ref="469AddrMode" data-ref-filename="469AddrMode">AddrMode</a> == <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrModeT2_i7s2" title='llvm::ARMII::AddrModeT2_i7s2' data-ref="llvm::ARMII::AddrModeT2_i7s2" data-ref-filename="llvm..ARMII..AddrModeT2_i7s2">AddrModeT2_i7s2</a> ? <var>2</var> :</td></tr>
<tr><th id="2715">2715</th><td>               <a class="local col9 ref" href="#469AddrMode" title='AddrMode' data-ref="469AddrMode" data-ref-filename="469AddrMode">AddrMode</a> == <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrModeT2_i7s4" title='llvm::ARMII::AddrModeT2_i7s4' data-ref="llvm::ARMII::AddrModeT2_i7s4" data-ref-filename="llvm..ARMII..AddrModeT2_i7s4">AddrModeT2_i7s4</a> ? <var>4</var> : <var>1</var>);</td></tr>
<tr><th id="2716">2716</th><td>      <b>break</b>;</td></tr>
<tr><th id="2717">2717</th><td>    <b>default</b>:</td></tr>
<tr><th id="2718">2718</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unsupported addressing mode!"</q>);</td></tr>
<tr><th id="2719">2719</th><td>    }</td></tr>
<tr><th id="2720">2720</th><td></td></tr>
<tr><th id="2721">2721</th><td>    <a class="local col5 ref" href="#465Offset" title='Offset' data-ref="465Offset" data-ref-filename="465Offset">Offset</a> += <a class="local col4 ref" href="#474InstrOffs" title='InstrOffs' data-ref="474InstrOffs" data-ref-filename="474InstrOffs">InstrOffs</a> * <a class="local col6 ref" href="#476Scale" title='Scale' data-ref="476Scale" data-ref-filename="476Scale">Scale</a>;</td></tr>
<tr><th id="2722">2722</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((Offset &amp; (Scale-<var>1</var>)) == <var>0</var> &amp;&amp; <q>"Can't encode this offset!"</q>);</td></tr>
<tr><th id="2723">2723</th><td>    <b>if</b> (<a class="local col5 ref" href="#465Offset" title='Offset' data-ref="465Offset" data-ref-filename="465Offset">Offset</a> &lt; <var>0</var>) {</td></tr>
<tr><th id="2724">2724</th><td>      <a class="local col5 ref" href="#465Offset" title='Offset' data-ref="465Offset" data-ref-filename="465Offset">Offset</a> = -<a class="local col5 ref" href="#465Offset" title='Offset' data-ref="465Offset" data-ref-filename="465Offset">Offset</a>;</td></tr>
<tr><th id="2725">2725</th><td>      <a class="local col0 ref" href="#470isSub" title='isSub' data-ref="470isSub" data-ref-filename="470isSub">isSub</a> = <b>true</b>;</td></tr>
<tr><th id="2726">2726</th><td>    }</td></tr>
<tr><th id="2727">2727</th><td></td></tr>
<tr><th id="2728">2728</th><td>    <i>// Attempt to fold address comp. if opcode has offset bits</i></td></tr>
<tr><th id="2729">2729</th><td>    <b>if</b> (<a class="local col5 ref" href="#475NumBits" title='NumBits' data-ref="475NumBits" data-ref-filename="475NumBits">NumBits</a> &gt; <var>0</var>) {</td></tr>
<tr><th id="2730">2730</th><td>      <i>// Common case: small offset, fits into instruction.</i></td></tr>
<tr><th id="2731">2731</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="477ImmOp" title='ImmOp' data-type='llvm::MachineOperand &amp;' data-ref="477ImmOp" data-ref-filename="477ImmOp">ImmOp</dfn> = <a class="local col2 ref" href="#462MI" title='MI' data-ref="462MI" data-ref-filename="462MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#473ImmIdx" title='ImmIdx' data-ref="473ImmIdx" data-ref-filename="473ImmIdx">ImmIdx</a>);</td></tr>
<tr><th id="2732">2732</th><td>      <em>int</em> <dfn class="local col8 decl" id="478ImmedOffset" title='ImmedOffset' data-type='int' data-ref="478ImmedOffset" data-ref-filename="478ImmedOffset">ImmedOffset</dfn> = <a class="local col5 ref" href="#465Offset" title='Offset' data-ref="465Offset" data-ref-filename="465Offset">Offset</a> / <a class="local col6 ref" href="#476Scale" title='Scale' data-ref="476Scale" data-ref-filename="476Scale">Scale</a>;</td></tr>
<tr><th id="2733">2733</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="479Mask" title='Mask' data-type='unsigned int' data-ref="479Mask" data-ref-filename="479Mask">Mask</dfn> = (<var>1</var> &lt;&lt; <a class="local col5 ref" href="#475NumBits" title='NumBits' data-ref="475NumBits" data-ref-filename="475NumBits">NumBits</a>) - <var>1</var>;</td></tr>
<tr><th id="2734">2734</th><td>      <b>if</b> ((<em>unsigned</em>)<a class="local col5 ref" href="#465Offset" title='Offset' data-ref="465Offset" data-ref-filename="465Offset">Offset</a> &lt;= <a class="local col9 ref" href="#479Mask" title='Mask' data-ref="479Mask" data-ref-filename="479Mask">Mask</a> * <a class="local col6 ref" href="#476Scale" title='Scale' data-ref="476Scale" data-ref-filename="476Scale">Scale</a>) {</td></tr>
<tr><th id="2735">2735</th><td>        <i>// Replace the FrameIndex with sp</i></td></tr>
<tr><th id="2736">2736</th><td>        <a class="local col2 ref" href="#462MI" title='MI' data-ref="462MI" data-ref-filename="462MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#463FrameRegIdx" title='FrameRegIdx' data-ref="463FrameRegIdx" data-ref-filename="463FrameRegIdx">FrameRegIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" data-ref-filename="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb">ChangeToRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#464FrameReg" title='FrameReg' data-ref="464FrameReg" data-ref-filename="464FrameReg">FrameReg</a>, <b>false</b>);</td></tr>
<tr><th id="2737">2737</th><td>        <i>// FIXME: When addrmode2 goes away, this will simplify (like the</i></td></tr>
<tr><th id="2738">2738</th><td><i>        // T2 version), as the LDR.i12 versions don't need the encoding</i></td></tr>
<tr><th id="2739">2739</th><td><i>        // tricks for the offset value.</i></td></tr>
<tr><th id="2740">2740</th><td>        <b>if</b> (<a class="local col0 ref" href="#470isSub" title='isSub' data-ref="470isSub" data-ref-filename="470isSub">isSub</a>) {</td></tr>
<tr><th id="2741">2741</th><td>          <b>if</b> (<a class="local col9 ref" href="#469AddrMode" title='AddrMode' data-ref="469AddrMode" data-ref-filename="469AddrMode">AddrMode</a> == <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode_i12" title='llvm::ARMII::AddrMode_i12' data-ref="llvm::ARMII::AddrMode_i12" data-ref-filename="llvm..ARMII..AddrMode_i12">AddrMode_i12</a>)</td></tr>
<tr><th id="2742">2742</th><td>            <a class="local col8 ref" href="#478ImmedOffset" title='ImmedOffset' data-ref="478ImmedOffset" data-ref-filename="478ImmedOffset">ImmedOffset</a> = -<a class="local col8 ref" href="#478ImmedOffset" title='ImmedOffset' data-ref="478ImmedOffset" data-ref-filename="478ImmedOffset">ImmedOffset</a>;</td></tr>
<tr><th id="2743">2743</th><td>          <b>else</b></td></tr>
<tr><th id="2744">2744</th><td>            <a class="local col8 ref" href="#478ImmedOffset" title='ImmedOffset' data-ref="478ImmedOffset" data-ref-filename="478ImmedOffset">ImmedOffset</a> |= <var>1</var> &lt;&lt; <a class="local col5 ref" href="#475NumBits" title='NumBits' data-ref="475NumBits" data-ref-filename="475NumBits">NumBits</a>;</td></tr>
<tr><th id="2745">2745</th><td>        }</td></tr>
<tr><th id="2746">2746</th><td>        <a class="local col7 ref" href="#477ImmOp" title='ImmOp' data-ref="477ImmOp" data-ref-filename="477ImmOp">ImmOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateElj" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateElj" data-ref-filename="_ZN4llvm14MachineOperand17ChangeToImmediateElj">ChangeToImmediate</a>(<a class="local col8 ref" href="#478ImmedOffset" title='ImmedOffset' data-ref="478ImmedOffset" data-ref-filename="478ImmedOffset">ImmedOffset</a>);</td></tr>
<tr><th id="2747">2747</th><td>        <a class="local col5 ref" href="#465Offset" title='Offset' data-ref="465Offset" data-ref-filename="465Offset">Offset</a> = <var>0</var>;</td></tr>
<tr><th id="2748">2748</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2749">2749</th><td>      }</td></tr>
<tr><th id="2750">2750</th><td></td></tr>
<tr><th id="2751">2751</th><td>      <i>// Otherwise, it didn't fit. Pull in what we can to simplify the immed.</i></td></tr>
<tr><th id="2752">2752</th><td>      <a class="local col8 ref" href="#478ImmedOffset" title='ImmedOffset' data-ref="478ImmedOffset" data-ref-filename="478ImmedOffset">ImmedOffset</a> = <a class="local col8 ref" href="#478ImmedOffset" title='ImmedOffset' data-ref="478ImmedOffset" data-ref-filename="478ImmedOffset">ImmedOffset</a> &amp; <a class="local col9 ref" href="#479Mask" title='Mask' data-ref="479Mask" data-ref-filename="479Mask">Mask</a>;</td></tr>
<tr><th id="2753">2753</th><td>      <b>if</b> (<a class="local col0 ref" href="#470isSub" title='isSub' data-ref="470isSub" data-ref-filename="470isSub">isSub</a>) {</td></tr>
<tr><th id="2754">2754</th><td>        <b>if</b> (<a class="local col9 ref" href="#469AddrMode" title='AddrMode' data-ref="469AddrMode" data-ref-filename="469AddrMode">AddrMode</a> == <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode_i12" title='llvm::ARMII::AddrMode_i12' data-ref="llvm::ARMII::AddrMode_i12" data-ref-filename="llvm..ARMII..AddrMode_i12">AddrMode_i12</a>)</td></tr>
<tr><th id="2755">2755</th><td>          <a class="local col8 ref" href="#478ImmedOffset" title='ImmedOffset' data-ref="478ImmedOffset" data-ref-filename="478ImmedOffset">ImmedOffset</a> = -<a class="local col8 ref" href="#478ImmedOffset" title='ImmedOffset' data-ref="478ImmedOffset" data-ref-filename="478ImmedOffset">ImmedOffset</a>;</td></tr>
<tr><th id="2756">2756</th><td>        <b>else</b></td></tr>
<tr><th id="2757">2757</th><td>          <a class="local col8 ref" href="#478ImmedOffset" title='ImmedOffset' data-ref="478ImmedOffset" data-ref-filename="478ImmedOffset">ImmedOffset</a> |= <var>1</var> &lt;&lt; <a class="local col5 ref" href="#475NumBits" title='NumBits' data-ref="475NumBits" data-ref-filename="475NumBits">NumBits</a>;</td></tr>
<tr><th id="2758">2758</th><td>      }</td></tr>
<tr><th id="2759">2759</th><td>      <a class="local col7 ref" href="#477ImmOp" title='ImmOp' data-ref="477ImmOp" data-ref-filename="477ImmOp">ImmOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateElj" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateElj" data-ref-filename="_ZN4llvm14MachineOperand17ChangeToImmediateElj">ChangeToImmediate</a>(<a class="local col8 ref" href="#478ImmedOffset" title='ImmedOffset' data-ref="478ImmedOffset" data-ref-filename="478ImmedOffset">ImmedOffset</a>);</td></tr>
<tr><th id="2760">2760</th><td>      <a class="local col5 ref" href="#465Offset" title='Offset' data-ref="465Offset" data-ref-filename="465Offset">Offset</a> &amp;= ~(<a class="local col9 ref" href="#479Mask" title='Mask' data-ref="479Mask" data-ref-filename="479Mask">Mask</a>*<a class="local col6 ref" href="#476Scale" title='Scale' data-ref="476Scale" data-ref-filename="476Scale">Scale</a>);</td></tr>
<tr><th id="2761">2761</th><td>    }</td></tr>
<tr><th id="2762">2762</th><td>  }</td></tr>
<tr><th id="2763">2763</th><td></td></tr>
<tr><th id="2764">2764</th><td>  <a class="local col5 ref" href="#465Offset" title='Offset' data-ref="465Offset" data-ref-filename="465Offset">Offset</a> = (<a class="local col0 ref" href="#470isSub" title='isSub' data-ref="470isSub" data-ref-filename="470isSub">isSub</a>) ? -<a class="local col5 ref" href="#465Offset" title='Offset' data-ref="465Offset" data-ref-filename="465Offset">Offset</a> : <a class="local col5 ref" href="#465Offset" title='Offset' data-ref="465Offset" data-ref-filename="465Offset">Offset</a>;</td></tr>
<tr><th id="2765">2765</th><td>  <b>return</b> <a class="local col5 ref" href="#465Offset" title='Offset' data-ref="465Offset" data-ref-filename="465Offset">Offset</a> == <var>0</var>;</td></tr>
<tr><th id="2766">2766</th><td>}</td></tr>
<tr><th id="2767">2767</th><td></td></tr>
<tr><th id="2768">2768</th><td><i class="doc">/// analyzeCompare - For a comparison instruction, return the source registers</i></td></tr>
<tr><th id="2769">2769</th><td><i class="doc">/// in SrcReg and SrcReg2 if having two register operands, and the value it</i></td></tr>
<tr><th id="2770">2770</th><td><i class="doc">/// compares against in CmpValue. Return true if the comparison instruction</i></td></tr>
<tr><th id="2771">2771</th><td><i class="doc">/// can be analyzed.</i></td></tr>
<tr><th id="2772">2772</th><td><em>bool</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo14analyzeCompareERKNS_12MachineInstrERNS_8RegisterES5_RiS6_" title='llvm::ARMBaseInstrInfo::analyzeCompare' data-ref="_ZNK4llvm16ARMBaseInstrInfo14analyzeCompareERKNS_12MachineInstrERNS_8RegisterES5_RiS6_" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo14analyzeCompareERKNS_12MachineInstrERNS_8RegisterES5_RiS6_">analyzeCompare</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="480MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="480MI" data-ref-filename="480MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> &amp;<dfn class="local col1 decl" id="481SrcReg" title='SrcReg' data-type='llvm::Register &amp;' data-ref="481SrcReg" data-ref-filename="481SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="2773">2773</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> &amp;<dfn class="local col2 decl" id="482SrcReg2" title='SrcReg2' data-type='llvm::Register &amp;' data-ref="482SrcReg2" data-ref-filename="482SrcReg2">SrcReg2</dfn>, <em>int</em> &amp;<dfn class="local col3 decl" id="483CmpMask" title='CmpMask' data-type='int &amp;' data-ref="483CmpMask" data-ref-filename="483CmpMask">CmpMask</dfn>,</td></tr>
<tr><th id="2774">2774</th><td>                                      <em>int</em> &amp;<dfn class="local col4 decl" id="484CmpValue" title='CmpValue' data-type='int &amp;' data-ref="484CmpValue" data-ref-filename="484CmpValue">CmpValue</dfn>) <em>const</em> {</td></tr>
<tr><th id="2775">2775</th><td>  <b>switch</b> (<a class="local col0 ref" href="#480MI" title='MI' data-ref="480MI" data-ref-filename="480MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="2776">2776</th><td>  <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="2777">2777</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::CMPri" title='llvm::ARM::CMPri' data-ref="llvm::ARM::CMPri" data-ref-filename="llvm..ARM..CMPri">CMPri</a>:</td></tr>
<tr><th id="2778">2778</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2CMPri" title='llvm::ARM::t2CMPri' data-ref="llvm::ARM::t2CMPri" data-ref-filename="llvm..ARM..t2CMPri">t2CMPri</a>:</td></tr>
<tr><th id="2779">2779</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tCMPi8" title='llvm::ARM::tCMPi8' data-ref="llvm::ARM::tCMPi8" data-ref-filename="llvm..ARM..tCMPi8">tCMPi8</a>:</td></tr>
<tr><th id="2780">2780</th><td>    <a class="local col1 ref" href="#481SrcReg" title='SrcReg' data-ref="481SrcReg" data-ref-filename="481SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col0 ref" href="#480MI" title='MI' data-ref="480MI" data-ref-filename="480MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2781">2781</th><td>    <a class="local col2 ref" href="#482SrcReg2" title='SrcReg2' data-ref="482SrcReg2" data-ref-filename="482SrcReg2">SrcReg2</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><var>0</var>;</td></tr>
<tr><th id="2782">2782</th><td>    <a class="local col3 ref" href="#483CmpMask" title='CmpMask' data-ref="483CmpMask" data-ref-filename="483CmpMask">CmpMask</a> = ~<var>0</var>;</td></tr>
<tr><th id="2783">2783</th><td>    <a class="local col4 ref" href="#484CmpValue" title='CmpValue' data-ref="484CmpValue" data-ref-filename="484CmpValue">CmpValue</a> = <a class="local col0 ref" href="#480MI" title='MI' data-ref="480MI" data-ref-filename="480MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="2784">2784</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2785">2785</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::CMPrr" title='llvm::ARM::CMPrr' data-ref="llvm::ARM::CMPrr" data-ref-filename="llvm..ARM..CMPrr">CMPrr</a>:</td></tr>
<tr><th id="2786">2786</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2CMPrr" title='llvm::ARM::t2CMPrr' data-ref="llvm::ARM::t2CMPrr" data-ref-filename="llvm..ARM..t2CMPrr">t2CMPrr</a>:</td></tr>
<tr><th id="2787">2787</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tCMPr" title='llvm::ARM::tCMPr' data-ref="llvm::ARM::tCMPr" data-ref-filename="llvm..ARM..tCMPr">tCMPr</a>:</td></tr>
<tr><th id="2788">2788</th><td>    <a class="local col1 ref" href="#481SrcReg" title='SrcReg' data-ref="481SrcReg" data-ref-filename="481SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col0 ref" href="#480MI" title='MI' data-ref="480MI" data-ref-filename="480MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2789">2789</th><td>    <a class="local col2 ref" href="#482SrcReg2" title='SrcReg2' data-ref="482SrcReg2" data-ref-filename="482SrcReg2">SrcReg2</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col0 ref" href="#480MI" title='MI' data-ref="480MI" data-ref-filename="480MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2790">2790</th><td>    <a class="local col3 ref" href="#483CmpMask" title='CmpMask' data-ref="483CmpMask" data-ref-filename="483CmpMask">CmpMask</a> = ~<var>0</var>;</td></tr>
<tr><th id="2791">2791</th><td>    <a class="local col4 ref" href="#484CmpValue" title='CmpValue' data-ref="484CmpValue" data-ref-filename="484CmpValue">CmpValue</a> = <var>0</var>;</td></tr>
<tr><th id="2792">2792</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2793">2793</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::TSTri" title='llvm::ARM::TSTri' data-ref="llvm::ARM::TSTri" data-ref-filename="llvm..ARM..TSTri">TSTri</a>:</td></tr>
<tr><th id="2794">2794</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2TSTri" title='llvm::ARM::t2TSTri' data-ref="llvm::ARM::t2TSTri" data-ref-filename="llvm..ARM..t2TSTri">t2TSTri</a>:</td></tr>
<tr><th id="2795">2795</th><td>    <a class="local col1 ref" href="#481SrcReg" title='SrcReg' data-ref="481SrcReg" data-ref-filename="481SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col0 ref" href="#480MI" title='MI' data-ref="480MI" data-ref-filename="480MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2796">2796</th><td>    <a class="local col2 ref" href="#482SrcReg2" title='SrcReg2' data-ref="482SrcReg2" data-ref-filename="482SrcReg2">SrcReg2</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><var>0</var>;</td></tr>
<tr><th id="2797">2797</th><td>    <a class="local col3 ref" href="#483CmpMask" title='CmpMask' data-ref="483CmpMask" data-ref-filename="483CmpMask">CmpMask</a> = <a class="local col0 ref" href="#480MI" title='MI' data-ref="480MI" data-ref-filename="480MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="2798">2798</th><td>    <a class="local col4 ref" href="#484CmpValue" title='CmpValue' data-ref="484CmpValue" data-ref-filename="484CmpValue">CmpValue</a> = <var>0</var>;</td></tr>
<tr><th id="2799">2799</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2800">2800</th><td>  }</td></tr>
<tr><th id="2801">2801</th><td></td></tr>
<tr><th id="2802">2802</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2803">2803</th><td>}</td></tr>
<tr><th id="2804">2804</th><td></td></tr>
<tr><th id="2805">2805</th><td><i class="doc" data-doc="_ZL17isSuitableForMaskRPN4llvm12MachineInstrENS_8RegisterEib">/// isSuitableForMask - Identify a suitable 'and' instruction that</i></td></tr>
<tr><th id="2806">2806</th><td><i class="doc" data-doc="_ZL17isSuitableForMaskRPN4llvm12MachineInstrENS_8RegisterEib">/// operates on the given source register and applies the same mask</i></td></tr>
<tr><th id="2807">2807</th><td><i class="doc" data-doc="_ZL17isSuitableForMaskRPN4llvm12MachineInstrENS_8RegisterEib">/// as a 'tst' instruction. Provide a limited look-through for copies.</i></td></tr>
<tr><th id="2808">2808</th><td><i class="doc" data-doc="_ZL17isSuitableForMaskRPN4llvm12MachineInstrENS_8RegisterEib">/// When successful, MI will hold the found instruction.</i></td></tr>
<tr><th id="2809">2809</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL17isSuitableForMaskRPN4llvm12MachineInstrENS_8RegisterEib" title='isSuitableForMask' data-type='bool isSuitableForMask(llvm::MachineInstr *&amp; MI, llvm::Register SrcReg, int CmpMask, bool CommonUse)' data-ref="_ZL17isSuitableForMaskRPN4llvm12MachineInstrENS_8RegisterEib" data-ref-filename="_ZL17isSuitableForMaskRPN4llvm12MachineInstrENS_8RegisterEib">isSuitableForMask</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&amp;<dfn class="local col5 decl" id="485MI" title='MI' data-type='llvm::MachineInstr *&amp;' data-ref="485MI" data-ref-filename="485MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="486SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="486SrcReg" data-ref-filename="486SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="2810">2810</th><td>                              <em>int</em> <dfn class="local col7 decl" id="487CmpMask" title='CmpMask' data-type='int' data-ref="487CmpMask" data-ref-filename="487CmpMask">CmpMask</dfn>, <em>bool</em> <dfn class="local col8 decl" id="488CommonUse" title='CommonUse' data-type='bool' data-ref="488CommonUse" data-ref-filename="488CommonUse">CommonUse</dfn>) {</td></tr>
<tr><th id="2811">2811</th><td>  <b>switch</b> (<a class="local col5 ref" href="#485MI" title='MI' data-ref="485MI" data-ref-filename="485MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="2812">2812</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::ANDri" title='llvm::ARM::ANDri' data-ref="llvm::ARM::ANDri" data-ref-filename="llvm..ARM..ANDri">ANDri</a>:</td></tr>
<tr><th id="2813">2813</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2ANDri" title='llvm::ARM::t2ANDri' data-ref="llvm::ARM::t2ANDri" data-ref-filename="llvm..ARM..t2ANDri">t2ANDri</a>:</td></tr>
<tr><th id="2814">2814</th><td>      <b>if</b> (<a class="local col7 ref" href="#487CmpMask" title='CmpMask' data-ref="487CmpMask" data-ref-filename="487CmpMask">CmpMask</a> != <a class="local col5 ref" href="#485MI" title='MI' data-ref="485MI" data-ref-filename="485MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>())</td></tr>
<tr><th id="2815">2815</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2816">2816</th><td>      <b>if</b> (<a class="local col6 ref" href="#486SrcReg" title='SrcReg' data-ref="486SrcReg" data-ref-filename="486SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col5 ref" href="#485MI" title='MI' data-ref="485MI" data-ref-filename="485MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#488CommonUse" title='CommonUse' data-ref="488CommonUse" data-ref-filename="488CommonUse">CommonUse</a> ? <var>1</var> : <var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="2817">2817</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2818">2818</th><td>      <b>break</b>;</td></tr>
<tr><th id="2819">2819</th><td>  }</td></tr>
<tr><th id="2820">2820</th><td></td></tr>
<tr><th id="2821">2821</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2822">2822</th><td>}</td></tr>
<tr><th id="2823">2823</th><td></td></tr>
<tr><th id="2824">2824</th><td><i class="doc" data-doc="_ZL20getCmpToAddConditionN4llvm5ARMCC9CondCodesE">/// getCmpToAddCondition - assume the flags are set by CMP(a,b), return</i></td></tr>
<tr><th id="2825">2825</th><td><i class="doc" data-doc="_ZL20getCmpToAddConditionN4llvm5ARMCC9CondCodesE">/// the condition code if we modify the instructions such that flags are</i></td></tr>
<tr><th id="2826">2826</th><td><i class="doc" data-doc="_ZL20getCmpToAddConditionN4llvm5ARMCC9CondCodesE">/// set by ADD(a,b,X).</i></td></tr>
<tr><th id="2827">2827</th><td><b>inline</b> <em>static</em> <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes" data-ref-filename="llvm..ARMCC..CondCodes">CondCodes</a> <dfn class="tu decl def fn" id="_ZL20getCmpToAddConditionN4llvm5ARMCC9CondCodesE" title='getCmpToAddCondition' data-type='ARMCC::CondCodes getCmpToAddCondition(ARMCC::CondCodes CC)' data-ref="_ZL20getCmpToAddConditionN4llvm5ARMCC9CondCodesE" data-ref-filename="_ZL20getCmpToAddConditionN4llvm5ARMCC9CondCodesE">getCmpToAddCondition</dfn>(<span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes" data-ref-filename="llvm..ARMCC..CondCodes">CondCodes</a> <dfn class="local col9 decl" id="489CC" title='CC' data-type='ARMCC::CondCodes' data-ref="489CC" data-ref-filename="489CC">CC</dfn>) {</td></tr>
<tr><th id="2828">2828</th><td>  <b>switch</b> (<a class="local col9 ref" href="#489CC" title='CC' data-ref="489CC" data-ref-filename="489CC">CC</a>) {</td></tr>
<tr><th id="2829">2829</th><td>  <b>default</b>: <b>return</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>;</td></tr>
<tr><th id="2830">2830</th><td>  <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::HS" title='llvm::ARMCC::HS' data-ref="llvm::ARMCC::HS" data-ref-filename="llvm..ARMCC..HS">HS</a>: <b>return</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::LO" title='llvm::ARMCC::LO' data-ref="llvm::ARMCC::LO" data-ref-filename="llvm..ARMCC..LO">LO</a>;</td></tr>
<tr><th id="2831">2831</th><td>  <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::LO" title='llvm::ARMCC::LO' data-ref="llvm::ARMCC::LO" data-ref-filename="llvm..ARMCC..LO">LO</a>: <b>return</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::HS" title='llvm::ARMCC::HS' data-ref="llvm::ARMCC::HS" data-ref-filename="llvm..ARMCC..HS">HS</a>;</td></tr>
<tr><th id="2832">2832</th><td>  <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::VS" title='llvm::ARMCC::VS' data-ref="llvm::ARMCC::VS" data-ref-filename="llvm..ARMCC..VS">VS</a>: <b>return</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::VS" title='llvm::ARMCC::VS' data-ref="llvm::ARMCC::VS" data-ref-filename="llvm..ARMCC..VS">VS</a>;</td></tr>
<tr><th id="2833">2833</th><td>  <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::VC" title='llvm::ARMCC::VC' data-ref="llvm::ARMCC::VC" data-ref-filename="llvm..ARMCC..VC">VC</a>: <b>return</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::VC" title='llvm::ARMCC::VC' data-ref="llvm::ARMCC::VC" data-ref-filename="llvm..ARMCC..VC">VC</a>;</td></tr>
<tr><th id="2834">2834</th><td>  }</td></tr>
<tr><th id="2835">2835</th><td>}</td></tr>
<tr><th id="2836">2836</th><td></td></tr>
<tr><th id="2837">2837</th><td><i class="doc" data-doc="_ZL20isRedundantFlagInstrPKN4llvm12MachineInstrENS_8RegisterES3_iS2_Rb">/// isRedundantFlagInstr - check whether the first instruction, whose only</i></td></tr>
<tr><th id="2838">2838</th><td><i class="doc" data-doc="_ZL20isRedundantFlagInstrPKN4llvm12MachineInstrENS_8RegisterES3_iS2_Rb">/// purpose is to update flags, can be made redundant.</i></td></tr>
<tr><th id="2839">2839</th><td><i class="doc" data-doc="_ZL20isRedundantFlagInstrPKN4llvm12MachineInstrENS_8RegisterES3_iS2_Rb">/// CMPrr can be made redundant by SUBrr if the operands are the same.</i></td></tr>
<tr><th id="2840">2840</th><td><i class="doc" data-doc="_ZL20isRedundantFlagInstrPKN4llvm12MachineInstrENS_8RegisterES3_iS2_Rb">/// CMPri can be made redundant by SUBri if the operands are the same.</i></td></tr>
<tr><th id="2841">2841</th><td><i class="doc" data-doc="_ZL20isRedundantFlagInstrPKN4llvm12MachineInstrENS_8RegisterES3_iS2_Rb">/// CMPrr(r0, r1) can be made redundant by ADDr[ri](r0, r1, X).</i></td></tr>
<tr><th id="2842">2842</th><td><i class="doc" data-doc="_ZL20isRedundantFlagInstrPKN4llvm12MachineInstrENS_8RegisterES3_iS2_Rb">/// This function can be extended later on.</i></td></tr>
<tr><th id="2843">2843</th><td><b>inline</b> <em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL20isRedundantFlagInstrPKN4llvm12MachineInstrENS_8RegisterES3_iS2_Rb" title='isRedundantFlagInstr' data-type='bool isRedundantFlagInstr(const llvm::MachineInstr * CmpI, llvm::Register SrcReg, llvm::Register SrcReg2, int ImmValue, const llvm::MachineInstr * OI, bool &amp; IsThumb1)' data-ref="_ZL20isRedundantFlagInstrPKN4llvm12MachineInstrENS_8RegisterES3_iS2_Rb" data-ref-filename="_ZL20isRedundantFlagInstrPKN4llvm12MachineInstrENS_8RegisterES3_iS2_Rb">isRedundantFlagInstr</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="490CmpI" title='CmpI' data-type='const llvm::MachineInstr *' data-ref="490CmpI" data-ref-filename="490CmpI">CmpI</dfn>,</td></tr>
<tr><th id="2844">2844</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="491SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="491SrcReg" data-ref-filename="491SrcReg">SrcReg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="492SrcReg2" title='SrcReg2' data-type='llvm::Register' data-ref="492SrcReg2" data-ref-filename="492SrcReg2">SrcReg2</dfn>,</td></tr>
<tr><th id="2845">2845</th><td>                                        <em>int</em> <dfn class="local col3 decl" id="493ImmValue" title='ImmValue' data-type='int' data-ref="493ImmValue" data-ref-filename="493ImmValue">ImmValue</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="494OI" title='OI' data-type='const llvm::MachineInstr *' data-ref="494OI" data-ref-filename="494OI">OI</dfn>,</td></tr>
<tr><th id="2846">2846</th><td>                                        <em>bool</em> &amp;<dfn class="local col5 decl" id="495IsThumb1" title='IsThumb1' data-type='bool &amp;' data-ref="495IsThumb1" data-ref-filename="495IsThumb1">IsThumb1</dfn>) {</td></tr>
<tr><th id="2847">2847</th><td>  <b>if</b> ((<a class="local col0 ref" href="#490CmpI" title='CmpI' data-ref="490CmpI" data-ref-filename="490CmpI">CmpI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::CMPrr" title='llvm::ARM::CMPrr' data-ref="llvm::ARM::CMPrr" data-ref-filename="llvm..ARM..CMPrr">CMPrr</a> || <a class="local col0 ref" href="#490CmpI" title='CmpI' data-ref="490CmpI" data-ref-filename="490CmpI">CmpI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2CMPrr" title='llvm::ARM::t2CMPrr' data-ref="llvm::ARM::t2CMPrr" data-ref-filename="llvm..ARM..t2CMPrr">t2CMPrr</a>) &amp;&amp;</td></tr>
<tr><th id="2848">2848</th><td>      (<a class="local col4 ref" href="#494OI" title='OI' data-ref="494OI" data-ref-filename="494OI">OI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::SUBrr" title='llvm::ARM::SUBrr' data-ref="llvm::ARM::SUBrr" data-ref-filename="llvm..ARM..SUBrr">SUBrr</a> || <a class="local col4 ref" href="#494OI" title='OI' data-ref="494OI" data-ref-filename="494OI">OI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2SUBrr" title='llvm::ARM::t2SUBrr' data-ref="llvm::ARM::t2SUBrr" data-ref-filename="llvm..ARM..t2SUBrr">t2SUBrr</a>) &amp;&amp;</td></tr>
<tr><th id="2849">2849</th><td>      ((<a class="local col4 ref" href="#494OI" title='OI' data-ref="494OI" data-ref-filename="494OI">OI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col1 ref" href="#491SrcReg" title='SrcReg' data-ref="491SrcReg" data-ref-filename="491SrcReg">SrcReg</a> &amp;&amp;</td></tr>
<tr><th id="2850">2850</th><td>        <a class="local col4 ref" href="#494OI" title='OI' data-ref="494OI" data-ref-filename="494OI">OI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col2 ref" href="#492SrcReg2" title='SrcReg2' data-ref="492SrcReg2" data-ref-filename="492SrcReg2">SrcReg2</a>) ||</td></tr>
<tr><th id="2851">2851</th><td>       (<a class="local col4 ref" href="#494OI" title='OI' data-ref="494OI" data-ref-filename="494OI">OI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col2 ref" href="#492SrcReg2" title='SrcReg2' data-ref="492SrcReg2" data-ref-filename="492SrcReg2">SrcReg2</a> &amp;&amp;</td></tr>
<tr><th id="2852">2852</th><td>        <a class="local col4 ref" href="#494OI" title='OI' data-ref="494OI" data-ref-filename="494OI">OI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col1 ref" href="#491SrcReg" title='SrcReg' data-ref="491SrcReg" data-ref-filename="491SrcReg">SrcReg</a>))) {</td></tr>
<tr><th id="2853">2853</th><td>    <a class="local col5 ref" href="#495IsThumb1" title='IsThumb1' data-ref="495IsThumb1" data-ref-filename="495IsThumb1">IsThumb1</a> = <b>false</b>;</td></tr>
<tr><th id="2854">2854</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2855">2855</th><td>  }</td></tr>
<tr><th id="2856">2856</th><td></td></tr>
<tr><th id="2857">2857</th><td>  <b>if</b> (<a class="local col0 ref" href="#490CmpI" title='CmpI' data-ref="490CmpI" data-ref-filename="490CmpI">CmpI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tCMPr" title='llvm::ARM::tCMPr' data-ref="llvm::ARM::tCMPr" data-ref-filename="llvm..ARM..tCMPr">tCMPr</a> &amp;&amp; <a class="local col4 ref" href="#494OI" title='OI' data-ref="494OI" data-ref-filename="494OI">OI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tSUBrr" title='llvm::ARM::tSUBrr' data-ref="llvm::ARM::tSUBrr" data-ref-filename="llvm..ARM..tSUBrr">tSUBrr</a> &amp;&amp;</td></tr>
<tr><th id="2858">2858</th><td>      ((<a class="local col4 ref" href="#494OI" title='OI' data-ref="494OI" data-ref-filename="494OI">OI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col1 ref" href="#491SrcReg" title='SrcReg' data-ref="491SrcReg" data-ref-filename="491SrcReg">SrcReg</a> &amp;&amp;</td></tr>
<tr><th id="2859">2859</th><td>        <a class="local col4 ref" href="#494OI" title='OI' data-ref="494OI" data-ref-filename="494OI">OI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col2 ref" href="#492SrcReg2" title='SrcReg2' data-ref="492SrcReg2" data-ref-filename="492SrcReg2">SrcReg2</a>) ||</td></tr>
<tr><th id="2860">2860</th><td>       (<a class="local col4 ref" href="#494OI" title='OI' data-ref="494OI" data-ref-filename="494OI">OI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col2 ref" href="#492SrcReg2" title='SrcReg2' data-ref="492SrcReg2" data-ref-filename="492SrcReg2">SrcReg2</a> &amp;&amp;</td></tr>
<tr><th id="2861">2861</th><td>        <a class="local col4 ref" href="#494OI" title='OI' data-ref="494OI" data-ref-filename="494OI">OI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col1 ref" href="#491SrcReg" title='SrcReg' data-ref="491SrcReg" data-ref-filename="491SrcReg">SrcReg</a>))) {</td></tr>
<tr><th id="2862">2862</th><td>    <a class="local col5 ref" href="#495IsThumb1" title='IsThumb1' data-ref="495IsThumb1" data-ref-filename="495IsThumb1">IsThumb1</a> = <b>true</b>;</td></tr>
<tr><th id="2863">2863</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2864">2864</th><td>  }</td></tr>
<tr><th id="2865">2865</th><td></td></tr>
<tr><th id="2866">2866</th><td>  <b>if</b> ((<a class="local col0 ref" href="#490CmpI" title='CmpI' data-ref="490CmpI" data-ref-filename="490CmpI">CmpI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::CMPri" title='llvm::ARM::CMPri' data-ref="llvm::ARM::CMPri" data-ref-filename="llvm..ARM..CMPri">CMPri</a> || <a class="local col0 ref" href="#490CmpI" title='CmpI' data-ref="490CmpI" data-ref-filename="490CmpI">CmpI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2CMPri" title='llvm::ARM::t2CMPri' data-ref="llvm::ARM::t2CMPri" data-ref-filename="llvm..ARM..t2CMPri">t2CMPri</a>) &amp;&amp;</td></tr>
<tr><th id="2867">2867</th><td>      (<a class="local col4 ref" href="#494OI" title='OI' data-ref="494OI" data-ref-filename="494OI">OI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::SUBri" title='llvm::ARM::SUBri' data-ref="llvm::ARM::SUBri" data-ref-filename="llvm..ARM..SUBri">SUBri</a> || <a class="local col4 ref" href="#494OI" title='OI' data-ref="494OI" data-ref-filename="494OI">OI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2SUBri" title='llvm::ARM::t2SUBri' data-ref="llvm::ARM::t2SUBri" data-ref-filename="llvm..ARM..t2SUBri">t2SUBri</a>) &amp;&amp;</td></tr>
<tr><th id="2868">2868</th><td>      <a class="local col4 ref" href="#494OI" title='OI' data-ref="494OI" data-ref-filename="494OI">OI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col1 ref" href="#491SrcReg" title='SrcReg' data-ref="491SrcReg" data-ref-filename="491SrcReg">SrcReg</a> &amp;&amp;</td></tr>
<tr><th id="2869">2869</th><td>      <a class="local col4 ref" href="#494OI" title='OI' data-ref="494OI" data-ref-filename="494OI">OI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <a class="local col3 ref" href="#493ImmValue" title='ImmValue' data-ref="493ImmValue" data-ref-filename="493ImmValue">ImmValue</a>) {</td></tr>
<tr><th id="2870">2870</th><td>    <a class="local col5 ref" href="#495IsThumb1" title='IsThumb1' data-ref="495IsThumb1" data-ref-filename="495IsThumb1">IsThumb1</a> = <b>false</b>;</td></tr>
<tr><th id="2871">2871</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2872">2872</th><td>  }</td></tr>
<tr><th id="2873">2873</th><td></td></tr>
<tr><th id="2874">2874</th><td>  <b>if</b> (<a class="local col0 ref" href="#490CmpI" title='CmpI' data-ref="490CmpI" data-ref-filename="490CmpI">CmpI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tCMPi8" title='llvm::ARM::tCMPi8' data-ref="llvm::ARM::tCMPi8" data-ref-filename="llvm..ARM..tCMPi8">tCMPi8</a> &amp;&amp;</td></tr>
<tr><th id="2875">2875</th><td>      (<a class="local col4 ref" href="#494OI" title='OI' data-ref="494OI" data-ref-filename="494OI">OI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tSUBi8" title='llvm::ARM::tSUBi8' data-ref="llvm::ARM::tSUBi8" data-ref-filename="llvm..ARM..tSUBi8">tSUBi8</a> || <a class="local col4 ref" href="#494OI" title='OI' data-ref="494OI" data-ref-filename="494OI">OI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tSUBi3" title='llvm::ARM::tSUBi3' data-ref="llvm::ARM::tSUBi3" data-ref-filename="llvm..ARM..tSUBi3">tSUBi3</a>) &amp;&amp;</td></tr>
<tr><th id="2876">2876</th><td>      <a class="local col4 ref" href="#494OI" title='OI' data-ref="494OI" data-ref-filename="494OI">OI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col1 ref" href="#491SrcReg" title='SrcReg' data-ref="491SrcReg" data-ref-filename="491SrcReg">SrcReg</a> &amp;&amp;</td></tr>
<tr><th id="2877">2877</th><td>      <a class="local col4 ref" href="#494OI" title='OI' data-ref="494OI" data-ref-filename="494OI">OI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <a class="local col3 ref" href="#493ImmValue" title='ImmValue' data-ref="493ImmValue" data-ref-filename="493ImmValue">ImmValue</a>) {</td></tr>
<tr><th id="2878">2878</th><td>    <a class="local col5 ref" href="#495IsThumb1" title='IsThumb1' data-ref="495IsThumb1" data-ref-filename="495IsThumb1">IsThumb1</a> = <b>true</b>;</td></tr>
<tr><th id="2879">2879</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2880">2880</th><td>  }</td></tr>
<tr><th id="2881">2881</th><td></td></tr>
<tr><th id="2882">2882</th><td>  <b>if</b> ((<a class="local col0 ref" href="#490CmpI" title='CmpI' data-ref="490CmpI" data-ref-filename="490CmpI">CmpI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::CMPrr" title='llvm::ARM::CMPrr' data-ref="llvm::ARM::CMPrr" data-ref-filename="llvm..ARM..CMPrr">CMPrr</a> || <a class="local col0 ref" href="#490CmpI" title='CmpI' data-ref="490CmpI" data-ref-filename="490CmpI">CmpI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2CMPrr" title='llvm::ARM::t2CMPrr' data-ref="llvm::ARM::t2CMPrr" data-ref-filename="llvm..ARM..t2CMPrr">t2CMPrr</a>) &amp;&amp;</td></tr>
<tr><th id="2883">2883</th><td>      (<a class="local col4 ref" href="#494OI" title='OI' data-ref="494OI" data-ref-filename="494OI">OI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::ADDrr" title='llvm::ARM::ADDrr' data-ref="llvm::ARM::ADDrr" data-ref-filename="llvm..ARM..ADDrr">ADDrr</a> || <a class="local col4 ref" href="#494OI" title='OI' data-ref="494OI" data-ref-filename="494OI">OI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2ADDrr" title='llvm::ARM::t2ADDrr' data-ref="llvm::ARM::t2ADDrr" data-ref-filename="llvm..ARM..t2ADDrr">t2ADDrr</a> ||</td></tr>
<tr><th id="2884">2884</th><td>       <a class="local col4 ref" href="#494OI" title='OI' data-ref="494OI" data-ref-filename="494OI">OI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::ADDri" title='llvm::ARM::ADDri' data-ref="llvm::ARM::ADDri" data-ref-filename="llvm..ARM..ADDri">ADDri</a> || <a class="local col4 ref" href="#494OI" title='OI' data-ref="494OI" data-ref-filename="494OI">OI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2ADDri" title='llvm::ARM::t2ADDri' data-ref="llvm::ARM::t2ADDri" data-ref-filename="llvm..ARM..t2ADDri">t2ADDri</a>) &amp;&amp;</td></tr>
<tr><th id="2885">2885</th><td>      <a class="local col4 ref" href="#494OI" title='OI' data-ref="494OI" data-ref-filename="494OI">OI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col4 ref" href="#494OI" title='OI' data-ref="494OI" data-ref-filename="494OI">OI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp;</td></tr>
<tr><th id="2886">2886</th><td>      <a class="local col4 ref" href="#494OI" title='OI' data-ref="494OI" data-ref-filename="494OI">OI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col1 ref" href="#491SrcReg" title='SrcReg' data-ref="491SrcReg" data-ref-filename="491SrcReg">SrcReg</a> &amp;&amp;</td></tr>
<tr><th id="2887">2887</th><td>      <a class="local col4 ref" href="#494OI" title='OI' data-ref="494OI" data-ref-filename="494OI">OI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col2 ref" href="#492SrcReg2" title='SrcReg2' data-ref="492SrcReg2" data-ref-filename="492SrcReg2">SrcReg2</a>) {</td></tr>
<tr><th id="2888">2888</th><td>    <a class="local col5 ref" href="#495IsThumb1" title='IsThumb1' data-ref="495IsThumb1" data-ref-filename="495IsThumb1">IsThumb1</a> = <b>false</b>;</td></tr>
<tr><th id="2889">2889</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2890">2890</th><td>  }</td></tr>
<tr><th id="2891">2891</th><td></td></tr>
<tr><th id="2892">2892</th><td>  <b>if</b> (<a class="local col0 ref" href="#490CmpI" title='CmpI' data-ref="490CmpI" data-ref-filename="490CmpI">CmpI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tCMPr" title='llvm::ARM::tCMPr' data-ref="llvm::ARM::tCMPr" data-ref-filename="llvm..ARM..tCMPr">tCMPr</a> &amp;&amp;</td></tr>
<tr><th id="2893">2893</th><td>      (<a class="local col4 ref" href="#494OI" title='OI' data-ref="494OI" data-ref-filename="494OI">OI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tADDi3" title='llvm::ARM::tADDi3' data-ref="llvm::ARM::tADDi3" data-ref-filename="llvm..ARM..tADDi3">tADDi3</a> || <a class="local col4 ref" href="#494OI" title='OI' data-ref="494OI" data-ref-filename="494OI">OI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tADDi8" title='llvm::ARM::tADDi8' data-ref="llvm::ARM::tADDi8" data-ref-filename="llvm..ARM..tADDi8">tADDi8</a> ||</td></tr>
<tr><th id="2894">2894</th><td>       <a class="local col4 ref" href="#494OI" title='OI' data-ref="494OI" data-ref-filename="494OI">OI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tADDrr" title='llvm::ARM::tADDrr' data-ref="llvm::ARM::tADDrr" data-ref-filename="llvm..ARM..tADDrr">tADDrr</a>) &amp;&amp;</td></tr>
<tr><th id="2895">2895</th><td>      <a class="local col4 ref" href="#494OI" title='OI' data-ref="494OI" data-ref-filename="494OI">OI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col1 ref" href="#491SrcReg" title='SrcReg' data-ref="491SrcReg" data-ref-filename="491SrcReg">SrcReg</a> &amp;&amp;</td></tr>
<tr><th id="2896">2896</th><td>      <a class="local col4 ref" href="#494OI" title='OI' data-ref="494OI" data-ref-filename="494OI">OI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col2 ref" href="#492SrcReg2" title='SrcReg2' data-ref="492SrcReg2" data-ref-filename="492SrcReg2">SrcReg2</a>) {</td></tr>
<tr><th id="2897">2897</th><td>    <a class="local col5 ref" href="#495IsThumb1" title='IsThumb1' data-ref="495IsThumb1" data-ref-filename="495IsThumb1">IsThumb1</a> = <b>true</b>;</td></tr>
<tr><th id="2898">2898</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2899">2899</th><td>  }</td></tr>
<tr><th id="2900">2900</th><td></td></tr>
<tr><th id="2901">2901</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2902">2902</th><td>}</td></tr>
<tr><th id="2903">2903</th><td></td></tr>
<tr><th id="2904">2904</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL26isOptimizeCompareCandidatePN4llvm12MachineInstrERb" title='isOptimizeCompareCandidate' data-type='bool isOptimizeCompareCandidate(llvm::MachineInstr * MI, bool &amp; IsThumb1)' data-ref="_ZL26isOptimizeCompareCandidatePN4llvm12MachineInstrERb" data-ref-filename="_ZL26isOptimizeCompareCandidatePN4llvm12MachineInstrERb">isOptimizeCompareCandidate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="496MI" title='MI' data-type='llvm::MachineInstr *' data-ref="496MI" data-ref-filename="496MI">MI</dfn>, <em>bool</em> &amp;<dfn class="local col7 decl" id="497IsThumb1" title='IsThumb1' data-type='bool &amp;' data-ref="497IsThumb1" data-ref-filename="497IsThumb1">IsThumb1</dfn>) {</td></tr>
<tr><th id="2905">2905</th><td>  <b>switch</b> (<a class="local col6 ref" href="#496MI" title='MI' data-ref="496MI" data-ref-filename="496MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="2906">2906</th><td>  <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2907">2907</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tLSLri" title='llvm::ARM::tLSLri' data-ref="llvm::ARM::tLSLri" data-ref-filename="llvm..ARM..tLSLri">tLSLri</a>:</td></tr>
<tr><th id="2908">2908</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tLSRri" title='llvm::ARM::tLSRri' data-ref="llvm::ARM::tLSRri" data-ref-filename="llvm..ARM..tLSRri">tLSRri</a>:</td></tr>
<tr><th id="2909">2909</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tLSLrr" title='llvm::ARM::tLSLrr' data-ref="llvm::ARM::tLSLrr" data-ref-filename="llvm..ARM..tLSLrr">tLSLrr</a>:</td></tr>
<tr><th id="2910">2910</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tLSRrr" title='llvm::ARM::tLSRrr' data-ref="llvm::ARM::tLSRrr" data-ref-filename="llvm..ARM..tLSRrr">tLSRrr</a>:</td></tr>
<tr><th id="2911">2911</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tSUBrr" title='llvm::ARM::tSUBrr' data-ref="llvm::ARM::tSUBrr" data-ref-filename="llvm..ARM..tSUBrr">tSUBrr</a>:</td></tr>
<tr><th id="2912">2912</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tADDrr" title='llvm::ARM::tADDrr' data-ref="llvm::ARM::tADDrr" data-ref-filename="llvm..ARM..tADDrr">tADDrr</a>:</td></tr>
<tr><th id="2913">2913</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tADDi3" title='llvm::ARM::tADDi3' data-ref="llvm::ARM::tADDi3" data-ref-filename="llvm..ARM..tADDi3">tADDi3</a>:</td></tr>
<tr><th id="2914">2914</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tADDi8" title='llvm::ARM::tADDi8' data-ref="llvm::ARM::tADDi8" data-ref-filename="llvm..ARM..tADDi8">tADDi8</a>:</td></tr>
<tr><th id="2915">2915</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tSUBi3" title='llvm::ARM::tSUBi3' data-ref="llvm::ARM::tSUBi3" data-ref-filename="llvm..ARM..tSUBi3">tSUBi3</a>:</td></tr>
<tr><th id="2916">2916</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tSUBi8" title='llvm::ARM::tSUBi8' data-ref="llvm::ARM::tSUBi8" data-ref-filename="llvm..ARM..tSUBi8">tSUBi8</a>:</td></tr>
<tr><th id="2917">2917</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tMUL" title='llvm::ARM::tMUL' data-ref="llvm::ARM::tMUL" data-ref-filename="llvm..ARM..tMUL">tMUL</a>:</td></tr>
<tr><th id="2918">2918</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tADC" title='llvm::ARM::tADC' data-ref="llvm::ARM::tADC" data-ref-filename="llvm..ARM..tADC">tADC</a>:</td></tr>
<tr><th id="2919">2919</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tSBC" title='llvm::ARM::tSBC' data-ref="llvm::ARM::tSBC" data-ref-filename="llvm..ARM..tSBC">tSBC</a>:</td></tr>
<tr><th id="2920">2920</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tRSB" title='llvm::ARM::tRSB' data-ref="llvm::ARM::tRSB" data-ref-filename="llvm..ARM..tRSB">tRSB</a>:</td></tr>
<tr><th id="2921">2921</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tAND" title='llvm::ARM::tAND' data-ref="llvm::ARM::tAND" data-ref-filename="llvm..ARM..tAND">tAND</a>:</td></tr>
<tr><th id="2922">2922</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tORR" title='llvm::ARM::tORR' data-ref="llvm::ARM::tORR" data-ref-filename="llvm..ARM..tORR">tORR</a>:</td></tr>
<tr><th id="2923">2923</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tEOR" title='llvm::ARM::tEOR' data-ref="llvm::ARM::tEOR" data-ref-filename="llvm..ARM..tEOR">tEOR</a>:</td></tr>
<tr><th id="2924">2924</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tBIC" title='llvm::ARM::tBIC' data-ref="llvm::ARM::tBIC" data-ref-filename="llvm..ARM..tBIC">tBIC</a>:</td></tr>
<tr><th id="2925">2925</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tMVN" title='llvm::ARM::tMVN' data-ref="llvm::ARM::tMVN" data-ref-filename="llvm..ARM..tMVN">tMVN</a>:</td></tr>
<tr><th id="2926">2926</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tASRri" title='llvm::ARM::tASRri' data-ref="llvm::ARM::tASRri" data-ref-filename="llvm..ARM..tASRri">tASRri</a>:</td></tr>
<tr><th id="2927">2927</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tASRrr" title='llvm::ARM::tASRrr' data-ref="llvm::ARM::tASRrr" data-ref-filename="llvm..ARM..tASRrr">tASRrr</a>:</td></tr>
<tr><th id="2928">2928</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tROR" title='llvm::ARM::tROR' data-ref="llvm::ARM::tROR" data-ref-filename="llvm..ARM..tROR">tROR</a>:</td></tr>
<tr><th id="2929">2929</th><td>    <a class="local col7 ref" href="#497IsThumb1" title='IsThumb1' data-ref="497IsThumb1" data-ref-filename="497IsThumb1">IsThumb1</a> = <b>true</b>;</td></tr>
<tr><th id="2930">2930</th><td>    <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#274" title="[[gnu::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="2931">2931</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::RSBrr" title='llvm::ARM::RSBrr' data-ref="llvm::ARM::RSBrr" data-ref-filename="llvm..ARM..RSBrr">RSBrr</a>:</td></tr>
<tr><th id="2932">2932</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::RSBri" title='llvm::ARM::RSBri' data-ref="llvm::ARM::RSBri" data-ref-filename="llvm..ARM..RSBri">RSBri</a>:</td></tr>
<tr><th id="2933">2933</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::RSCrr" title='llvm::ARM::RSCrr' data-ref="llvm::ARM::RSCrr" data-ref-filename="llvm..ARM..RSCrr">RSCrr</a>:</td></tr>
<tr><th id="2934">2934</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::RSCri" title='llvm::ARM::RSCri' data-ref="llvm::ARM::RSCri" data-ref-filename="llvm..ARM..RSCri">RSCri</a>:</td></tr>
<tr><th id="2935">2935</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::ADDrr" title='llvm::ARM::ADDrr' data-ref="llvm::ARM::ADDrr" data-ref-filename="llvm..ARM..ADDrr">ADDrr</a>:</td></tr>
<tr><th id="2936">2936</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::ADDri" title='llvm::ARM::ADDri' data-ref="llvm::ARM::ADDri" data-ref-filename="llvm..ARM..ADDri">ADDri</a>:</td></tr>
<tr><th id="2937">2937</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::ADCrr" title='llvm::ARM::ADCrr' data-ref="llvm::ARM::ADCrr" data-ref-filename="llvm..ARM..ADCrr">ADCrr</a>:</td></tr>
<tr><th id="2938">2938</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::ADCri" title='llvm::ARM::ADCri' data-ref="llvm::ARM::ADCri" data-ref-filename="llvm..ARM..ADCri">ADCri</a>:</td></tr>
<tr><th id="2939">2939</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::SUBrr" title='llvm::ARM::SUBrr' data-ref="llvm::ARM::SUBrr" data-ref-filename="llvm..ARM..SUBrr">SUBrr</a>:</td></tr>
<tr><th id="2940">2940</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::SUBri" title='llvm::ARM::SUBri' data-ref="llvm::ARM::SUBri" data-ref-filename="llvm..ARM..SUBri">SUBri</a>:</td></tr>
<tr><th id="2941">2941</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::SBCrr" title='llvm::ARM::SBCrr' data-ref="llvm::ARM::SBCrr" data-ref-filename="llvm..ARM..SBCrr">SBCrr</a>:</td></tr>
<tr><th id="2942">2942</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::SBCri" title='llvm::ARM::SBCri' data-ref="llvm::ARM::SBCri" data-ref-filename="llvm..ARM..SBCri">SBCri</a>:</td></tr>
<tr><th id="2943">2943</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2RSBri" title='llvm::ARM::t2RSBri' data-ref="llvm::ARM::t2RSBri" data-ref-filename="llvm..ARM..t2RSBri">t2RSBri</a>:</td></tr>
<tr><th id="2944">2944</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2ADDrr" title='llvm::ARM::t2ADDrr' data-ref="llvm::ARM::t2ADDrr" data-ref-filename="llvm..ARM..t2ADDrr">t2ADDrr</a>:</td></tr>
<tr><th id="2945">2945</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2ADDri" title='llvm::ARM::t2ADDri' data-ref="llvm::ARM::t2ADDri" data-ref-filename="llvm..ARM..t2ADDri">t2ADDri</a>:</td></tr>
<tr><th id="2946">2946</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2ADCrr" title='llvm::ARM::t2ADCrr' data-ref="llvm::ARM::t2ADCrr" data-ref-filename="llvm..ARM..t2ADCrr">t2ADCrr</a>:</td></tr>
<tr><th id="2947">2947</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2ADCri" title='llvm::ARM::t2ADCri' data-ref="llvm::ARM::t2ADCri" data-ref-filename="llvm..ARM..t2ADCri">t2ADCri</a>:</td></tr>
<tr><th id="2948">2948</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2SUBrr" title='llvm::ARM::t2SUBrr' data-ref="llvm::ARM::t2SUBrr" data-ref-filename="llvm..ARM..t2SUBrr">t2SUBrr</a>:</td></tr>
<tr><th id="2949">2949</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2SUBri" title='llvm::ARM::t2SUBri' data-ref="llvm::ARM::t2SUBri" data-ref-filename="llvm..ARM..t2SUBri">t2SUBri</a>:</td></tr>
<tr><th id="2950">2950</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2SBCrr" title='llvm::ARM::t2SBCrr' data-ref="llvm::ARM::t2SBCrr" data-ref-filename="llvm..ARM..t2SBCrr">t2SBCrr</a>:</td></tr>
<tr><th id="2951">2951</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2SBCri" title='llvm::ARM::t2SBCri' data-ref="llvm::ARM::t2SBCri" data-ref-filename="llvm..ARM..t2SBCri">t2SBCri</a>:</td></tr>
<tr><th id="2952">2952</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::ANDrr" title='llvm::ARM::ANDrr' data-ref="llvm::ARM::ANDrr" data-ref-filename="llvm..ARM..ANDrr">ANDrr</a>:</td></tr>
<tr><th id="2953">2953</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::ANDri" title='llvm::ARM::ANDri' data-ref="llvm::ARM::ANDri" data-ref-filename="llvm..ARM..ANDri">ANDri</a>:</td></tr>
<tr><th id="2954">2954</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2ANDrr" title='llvm::ARM::t2ANDrr' data-ref="llvm::ARM::t2ANDrr" data-ref-filename="llvm..ARM..t2ANDrr">t2ANDrr</a>:</td></tr>
<tr><th id="2955">2955</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2ANDri" title='llvm::ARM::t2ANDri' data-ref="llvm::ARM::t2ANDri" data-ref-filename="llvm..ARM..t2ANDri">t2ANDri</a>:</td></tr>
<tr><th id="2956">2956</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::ORRrr" title='llvm::ARM::ORRrr' data-ref="llvm::ARM::ORRrr" data-ref-filename="llvm..ARM..ORRrr">ORRrr</a>:</td></tr>
<tr><th id="2957">2957</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::ORRri" title='llvm::ARM::ORRri' data-ref="llvm::ARM::ORRri" data-ref-filename="llvm..ARM..ORRri">ORRri</a>:</td></tr>
<tr><th id="2958">2958</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2ORRrr" title='llvm::ARM::t2ORRrr' data-ref="llvm::ARM::t2ORRrr" data-ref-filename="llvm..ARM..t2ORRrr">t2ORRrr</a>:</td></tr>
<tr><th id="2959">2959</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2ORRri" title='llvm::ARM::t2ORRri' data-ref="llvm::ARM::t2ORRri" data-ref-filename="llvm..ARM..t2ORRri">t2ORRri</a>:</td></tr>
<tr><th id="2960">2960</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::EORrr" title='llvm::ARM::EORrr' data-ref="llvm::ARM::EORrr" data-ref-filename="llvm..ARM..EORrr">EORrr</a>:</td></tr>
<tr><th id="2961">2961</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::EORri" title='llvm::ARM::EORri' data-ref="llvm::ARM::EORri" data-ref-filename="llvm..ARM..EORri">EORri</a>:</td></tr>
<tr><th id="2962">2962</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2EORrr" title='llvm::ARM::t2EORrr' data-ref="llvm::ARM::t2EORrr" data-ref-filename="llvm..ARM..t2EORrr">t2EORrr</a>:</td></tr>
<tr><th id="2963">2963</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2EORri" title='llvm::ARM::t2EORri' data-ref="llvm::ARM::t2EORri" data-ref-filename="llvm..ARM..t2EORri">t2EORri</a>:</td></tr>
<tr><th id="2964">2964</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LSRri" title='llvm::ARM::t2LSRri' data-ref="llvm::ARM::t2LSRri" data-ref-filename="llvm..ARM..t2LSRri">t2LSRri</a>:</td></tr>
<tr><th id="2965">2965</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LSRrr" title='llvm::ARM::t2LSRrr' data-ref="llvm::ARM::t2LSRrr" data-ref-filename="llvm..ARM..t2LSRrr">t2LSRrr</a>:</td></tr>
<tr><th id="2966">2966</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LSLri" title='llvm::ARM::t2LSLri' data-ref="llvm::ARM::t2LSLri" data-ref-filename="llvm..ARM..t2LSLri">t2LSLri</a>:</td></tr>
<tr><th id="2967">2967</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LSLrr" title='llvm::ARM::t2LSLrr' data-ref="llvm::ARM::t2LSLrr" data-ref-filename="llvm..ARM..t2LSLrr">t2LSLrr</a>:</td></tr>
<tr><th id="2968">2968</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2969">2969</th><td>  }</td></tr>
<tr><th id="2970">2970</th><td>}</td></tr>
<tr><th id="2971">2971</th><td></td></tr>
<tr><th id="2972">2972</th><td><i class="doc">/// optimizeCompareInstr - Convert the instruction supplying the argument to the</i></td></tr>
<tr><th id="2973">2973</th><td><i class="doc">/// comparison into one that sets the zero bit in the flags register;</i></td></tr>
<tr><th id="2974">2974</th><td><i class="doc">/// Remove a redundant Compare instruction if an earlier instruction can set the</i></td></tr>
<tr><th id="2975">2975</th><td><i class="doc">/// flags in the same way as Compare.</i></td></tr>
<tr><th id="2976">2976</th><td><i class="doc">/// E.g. SUBrr(r1,r2) and CMPrr(r1,r2). We also handle the case where two</i></td></tr>
<tr><th id="2977">2977</th><td><i class="doc">/// operands are swapped: SUBrr(r1,r2) and CMPrr(r2,r1), by updating the</i></td></tr>
<tr><th id="2978">2978</th><td><i class="doc">/// condition code of instructions which use the flags.</i></td></tr>
<tr><th id="2979">2979</th><td><em>bool</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo20optimizeCompareInstrERNS_12MachineInstrENS_8RegisterES3_iiPKNS_19MachineRegisterInfoE" title='llvm::ARMBaseInstrInfo::optimizeCompareInstr' data-ref="_ZNK4llvm16ARMBaseInstrInfo20optimizeCompareInstrERNS_12MachineInstrENS_8RegisterES3_iiPKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo20optimizeCompareInstrERNS_12MachineInstrENS_8RegisterES3_iiPKNS_19MachineRegisterInfoE">optimizeCompareInstr</dfn>(</td></tr>
<tr><th id="2980">2980</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="498CmpInstr" title='CmpInstr' data-type='llvm::MachineInstr &amp;' data-ref="498CmpInstr" data-ref-filename="498CmpInstr">CmpInstr</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="499SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="499SrcReg" data-ref-filename="499SrcReg">SrcReg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="500SrcReg2" title='SrcReg2' data-type='llvm::Register' data-ref="500SrcReg2" data-ref-filename="500SrcReg2">SrcReg2</dfn>, <em>int</em> <dfn class="local col1 decl" id="501CmpMask" title='CmpMask' data-type='int' data-ref="501CmpMask" data-ref-filename="501CmpMask">CmpMask</dfn>,</td></tr>
<tr><th id="2981">2981</th><td>    <em>int</em> <dfn class="local col2 decl" id="502CmpValue" title='CmpValue' data-type='int' data-ref="502CmpValue" data-ref-filename="502CmpValue">CmpValue</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col3 decl" id="503MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="503MRI" data-ref-filename="503MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2982">2982</th><td>  <i>// Get the unique definition of SrcReg.</i></td></tr>
<tr><th id="2983">2983</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="504MI" title='MI' data-type='llvm::MachineInstr *' data-ref="504MI" data-ref-filename="504MI">MI</dfn> = <a class="local col3 ref" href="#503MRI" title='MRI' data-ref="503MRI" data-ref-filename="503MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE">getUniqueVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#499SrcReg" title='SrcReg' data-ref="499SrcReg" data-ref-filename="499SrcReg">SrcReg</a>);</td></tr>
<tr><th id="2984">2984</th><td>  <b>if</b> (!<a class="local col4 ref" href="#504MI" title='MI' data-ref="504MI" data-ref-filename="504MI">MI</a>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2985">2985</th><td></td></tr>
<tr><th id="2986">2986</th><td>  <i>// Masked compares sometimes use the same register as the corresponding 'and'.</i></td></tr>
<tr><th id="2987">2987</th><td>  <b>if</b> (<a class="local col1 ref" href="#501CmpMask" title='CmpMask' data-ref="501CmpMask" data-ref-filename="501CmpMask">CmpMask</a> != ~<var>0</var>) {</td></tr>
<tr><th id="2988">2988</th><td>    <b>if</b> (!<a class="tu ref fn" href="#_ZL17isSuitableForMaskRPN4llvm12MachineInstrENS_8RegisterEib" title='isSuitableForMask' data-use='c' data-ref="_ZL17isSuitableForMaskRPN4llvm12MachineInstrENS_8RegisterEib" data-ref-filename="_ZL17isSuitableForMaskRPN4llvm12MachineInstrENS_8RegisterEib">isSuitableForMask</a>(<span class='refarg'><a class="local col4 ref" href="#504MI" title='MI' data-ref="504MI" data-ref-filename="504MI">MI</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#499SrcReg" title='SrcReg' data-ref="499SrcReg" data-ref-filename="499SrcReg">SrcReg</a>, <a class="local col1 ref" href="#501CmpMask" title='CmpMask' data-ref="501CmpMask" data-ref-filename="501CmpMask">CmpMask</a>, <b>false</b>) || <a class="virtual member fn" href="#_ZNK4llvm16ARMBaseInstrInfo12isPredicatedERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::isPredicated' data-ref="_ZNK4llvm16ARMBaseInstrInfo12isPredicatedERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo12isPredicatedERKNS_12MachineInstrE">isPredicated</a>(*<a class="local col4 ref" href="#504MI" title='MI' data-ref="504MI" data-ref-filename="504MI">MI</a>)) {</td></tr>
<tr><th id="2989">2989</th><td>      <a class="local col4 ref" href="#504MI" title='MI' data-ref="504MI" data-ref-filename="504MI">MI</a> = <b>nullptr</b>;</td></tr>
<tr><th id="2990">2990</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::use_instr_iterator" title='llvm::MachineRegisterInfo::use_instr_iterator' data-type='defusechain_instr_iterator&lt;true, false, false, false, true, false&gt;' data-ref="llvm::MachineRegisterInfo::use_instr_iterator" data-ref-filename="llvm..MachineRegisterInfo..use_instr_iterator">use_instr_iterator</a></td></tr>
<tr><th id="2991">2991</th><td>           <dfn class="local col5 decl" id="505UI" title='UI' data-type='MachineRegisterInfo::use_instr_iterator' data-ref="505UI" data-ref-filename="505UI">UI</dfn> = <a class="local col3 ref" href="#503MRI" title='MRI' data-ref="503MRI" data-ref-filename="503MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15use_instr_beginENS_8RegisterE" title='llvm::MachineRegisterInfo::use_instr_begin' data-ref="_ZNK4llvm19MachineRegisterInfo15use_instr_beginENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo15use_instr_beginENS_8RegisterE">use_instr_begin</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#499SrcReg" title='SrcReg' data-ref="499SrcReg" data-ref-filename="499SrcReg">SrcReg</a>), <dfn class="local col6 decl" id="506UE" title='UE' data-type='MachineRegisterInfo::use_instr_iterator' data-ref="506UE" data-ref-filename="506UE">UE</dfn> = <a class="local col3 ref" href="#503MRI" title='MRI' data-ref="503MRI" data-ref-filename="503MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo13use_instr_endEv" title='llvm::MachineRegisterInfo::use_instr_end' data-ref="_ZN4llvm19MachineRegisterInfo13use_instr_endEv" data-ref-filename="_ZN4llvm19MachineRegisterInfo13use_instr_endEv">use_instr_end</a>();</td></tr>
<tr><th id="2992">2992</th><td>           <a class="local col5 ref" href="#505UI" title='UI' data-ref="505UI" data-ref-filename="505UI">UI</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorneERKNS0_26defusechain_instr_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator!=' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorneERKNS0_26defusechain_instr_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorneERKNS0_26defusechain_instr_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">!=</a> <a class="local col6 ref" href="#506UE" title='UE' data-ref="506UE" data-ref-filename="506UE">UE</a>; <a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorppEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator++' data-ref="_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorppEv" data-ref-filename="_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorppEv">++</a><a class="local col5 ref" href="#505UI" title='UI' data-ref="505UI" data-ref-filename="505UI">UI</a>) {</td></tr>
<tr><th id="2993">2993</th><td>        <b>if</b> (<a class="local col5 ref" href="#505UI" title='UI' data-ref="505UI" data-ref-filename="505UI">UI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorptEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator-&gt;' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorptEv" data-ref-filename="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="local col8 ref" href="#498CmpInstr" title='CmpInstr' data-ref="498CmpInstr" data-ref-filename="498CmpInstr">CmpInstr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>())</td></tr>
<tr><th id="2994">2994</th><td>          <b>continue</b>;</td></tr>
<tr><th id="2995">2995</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="507PotentialAND" title='PotentialAND' data-type='llvm::MachineInstr *' data-ref="507PotentialAND" data-ref-filename="507PotentialAND">PotentialAND</dfn> = &amp;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator*' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv" data-ref-filename="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv">*</a><a class="local col5 ref" href="#505UI" title='UI' data-ref="505UI" data-ref-filename="505UI">UI</a>;</td></tr>
<tr><th id="2996">2996</th><td>        <b>if</b> (!<a class="tu ref fn" href="#_ZL17isSuitableForMaskRPN4llvm12MachineInstrENS_8RegisterEib" title='isSuitableForMask' data-use='c' data-ref="_ZL17isSuitableForMaskRPN4llvm12MachineInstrENS_8RegisterEib" data-ref-filename="_ZL17isSuitableForMaskRPN4llvm12MachineInstrENS_8RegisterEib">isSuitableForMask</a>(<span class='refarg'><a class="local col7 ref" href="#507PotentialAND" title='PotentialAND' data-ref="507PotentialAND" data-ref-filename="507PotentialAND">PotentialAND</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#499SrcReg" title='SrcReg' data-ref="499SrcReg" data-ref-filename="499SrcReg">SrcReg</a>, <a class="local col1 ref" href="#501CmpMask" title='CmpMask' data-ref="501CmpMask" data-ref-filename="501CmpMask">CmpMask</a>, <b>true</b>) ||</td></tr>
<tr><th id="2997">2997</th><td>            <a class="virtual member fn" href="#_ZNK4llvm16ARMBaseInstrInfo12isPredicatedERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::isPredicated' data-ref="_ZNK4llvm16ARMBaseInstrInfo12isPredicatedERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo12isPredicatedERKNS_12MachineInstrE">isPredicated</a>(*<a class="local col7 ref" href="#507PotentialAND" title='PotentialAND' data-ref="507PotentialAND" data-ref-filename="507PotentialAND">PotentialAND</a>))</td></tr>
<tr><th id="2998">2998</th><td>          <b>continue</b>;</td></tr>
<tr><th id="2999">2999</th><td>        <a class="local col4 ref" href="#504MI" title='MI' data-ref="504MI" data-ref-filename="504MI">MI</a> = <a class="local col7 ref" href="#507PotentialAND" title='PotentialAND' data-ref="507PotentialAND" data-ref-filename="507PotentialAND">PotentialAND</a>;</td></tr>
<tr><th id="3000">3000</th><td>        <b>break</b>;</td></tr>
<tr><th id="3001">3001</th><td>      }</td></tr>
<tr><th id="3002">3002</th><td>      <b>if</b> (!<a class="local col4 ref" href="#504MI" title='MI' data-ref="504MI" data-ref-filename="504MI">MI</a>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3003">3003</th><td>    }</td></tr>
<tr><th id="3004">3004</th><td>  }</td></tr>
<tr><th id="3005">3005</th><td></td></tr>
<tr><th id="3006">3006</th><td>  <i>// Get ready to iterate backward from CmpInstr.</i></td></tr>
<tr><th id="3007">3007</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col8 decl" id="508I" title='I' data-type='MachineBasicBlock::iterator' data-ref="508I" data-ref-filename="508I">I</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col8 ref" href="#498CmpInstr" title='CmpInstr' data-ref="498CmpInstr" data-ref-filename="498CmpInstr">CmpInstr</a>, <dfn class="local col9 decl" id="509E" title='E' data-type='MachineBasicBlock::iterator' data-ref="509E" data-ref-filename="509E">E</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col4 ref" href="#504MI" title='MI' data-ref="504MI" data-ref-filename="504MI">MI</a>,</td></tr>
<tr><th id="3008">3008</th><td>                              <dfn class="local col0 decl" id="510B" title='B' data-type='MachineBasicBlock::iterator' data-ref="510B" data-ref-filename="510B">B</dfn> = <a class="local col8 ref" href="#498CmpInstr" title='CmpInstr' data-ref="498CmpInstr" data-ref-filename="498CmpInstr">CmpInstr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="3009">3009</th><td></td></tr>
<tr><th id="3010">3010</th><td>  <i>// Early exit if CmpInstr is at the beginning of the BB.</i></td></tr>
<tr><th id="3011">3011</th><td>  <b>if</b> (<a class="local col8 ref" href="#508I" title='I' data-ref="508I" data-ref-filename="508I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col0 ref" href="#510B" title='B' data-ref="510B" data-ref-filename="510B">B</a>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3012">3012</th><td></td></tr>
<tr><th id="3013">3013</th><td>  <i>// There are two possible candidates which can be changed to set CPSR:</i></td></tr>
<tr><th id="3014">3014</th><td><i>  // One is MI, the other is a SUB or ADD instruction.</i></td></tr>
<tr><th id="3015">3015</th><td><i>  // For CMPrr(r1,r2), we are looking for SUB(r1,r2), SUB(r2,r1), or</i></td></tr>
<tr><th id="3016">3016</th><td><i>  // ADDr[ri](r1, r2, X).</i></td></tr>
<tr><th id="3017">3017</th><td><i>  // For CMPri(r1, CmpValue), we are looking for SUBri(r1, CmpValue).</i></td></tr>
<tr><th id="3018">3018</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="511SubAdd" title='SubAdd' data-type='llvm::MachineInstr *' data-ref="511SubAdd" data-ref-filename="511SubAdd">SubAdd</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="3019">3019</th><td>  <b>if</b> (<a class="local col0 ref" href="#500SrcReg2" title='SrcReg2' data-ref="500SrcReg2" data-ref-filename="500SrcReg2">SrcReg2</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneEi" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneEi" data-ref-filename="_ZNK4llvm8RegisterneEi">!=</a> <var>0</var>)</td></tr>
<tr><th id="3020">3020</th><td>    <i>// MI is not a candidate for CMPrr.</i></td></tr>
<tr><th id="3021">3021</th><td>    <a class="local col4 ref" href="#504MI" title='MI' data-ref="504MI" data-ref-filename="504MI">MI</a> = <b>nullptr</b>;</td></tr>
<tr><th id="3022">3022</th><td>  <b>else</b> <b>if</b> (<a class="local col4 ref" href="#504MI" title='MI' data-ref="504MI" data-ref-filename="504MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="local col8 ref" href="#498CmpInstr" title='CmpInstr' data-ref="498CmpInstr" data-ref-filename="498CmpInstr">CmpInstr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() || <a class="local col2 ref" href="#502CmpValue" title='CmpValue' data-ref="502CmpValue" data-ref-filename="502CmpValue">CmpValue</a> != <var>0</var>) {</td></tr>
<tr><th id="3023">3023</th><td>    <i>// Conservatively refuse to convert an instruction which isn't in the same</i></td></tr>
<tr><th id="3024">3024</th><td><i>    // BB as the comparison.</i></td></tr>
<tr><th id="3025">3025</th><td><i>    // For CMPri w/ CmpValue != 0, a SubAdd may still be a candidate.</i></td></tr>
<tr><th id="3026">3026</th><td><i>    // Thus we cannot return here.</i></td></tr>
<tr><th id="3027">3027</th><td>    <b>if</b> (<a class="local col8 ref" href="#498CmpInstr" title='CmpInstr' data-ref="498CmpInstr" data-ref-filename="498CmpInstr">CmpInstr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::CMPri" title='llvm::ARM::CMPri' data-ref="llvm::ARM::CMPri" data-ref-filename="llvm..ARM..CMPri">CMPri</a> ||</td></tr>
<tr><th id="3028">3028</th><td>        <a class="local col8 ref" href="#498CmpInstr" title='CmpInstr' data-ref="498CmpInstr" data-ref-filename="498CmpInstr">CmpInstr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2CMPri" title='llvm::ARM::t2CMPri' data-ref="llvm::ARM::t2CMPri" data-ref-filename="llvm..ARM..t2CMPri">t2CMPri</a> ||</td></tr>
<tr><th id="3029">3029</th><td>        <a class="local col8 ref" href="#498CmpInstr" title='CmpInstr' data-ref="498CmpInstr" data-ref-filename="498CmpInstr">CmpInstr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tCMPi8" title='llvm::ARM::tCMPi8' data-ref="llvm::ARM::tCMPi8" data-ref-filename="llvm..ARM..tCMPi8">tCMPi8</a>)</td></tr>
<tr><th id="3030">3030</th><td>      <a class="local col4 ref" href="#504MI" title='MI' data-ref="504MI" data-ref-filename="504MI">MI</a> = <b>nullptr</b>;</td></tr>
<tr><th id="3031">3031</th><td>    <b>else</b></td></tr>
<tr><th id="3032">3032</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3033">3033</th><td>  }</td></tr>
<tr><th id="3034">3034</th><td></td></tr>
<tr><th id="3035">3035</th><td>  <em>bool</em> <dfn class="local col2 decl" id="512IsThumb1" title='IsThumb1' data-type='bool' data-ref="512IsThumb1" data-ref-filename="512IsThumb1">IsThumb1</dfn> = <b>false</b>;</td></tr>
<tr><th id="3036">3036</th><td>  <b>if</b> (<a class="local col4 ref" href="#504MI" title='MI' data-ref="504MI" data-ref-filename="504MI">MI</a> &amp;&amp; !<a class="tu ref fn" href="#_ZL26isOptimizeCompareCandidatePN4llvm12MachineInstrERb" title='isOptimizeCompareCandidate' data-use='c' data-ref="_ZL26isOptimizeCompareCandidatePN4llvm12MachineInstrERb" data-ref-filename="_ZL26isOptimizeCompareCandidatePN4llvm12MachineInstrERb">isOptimizeCompareCandidate</a>(<a class="local col4 ref" href="#504MI" title='MI' data-ref="504MI" data-ref-filename="504MI">MI</a>, <span class='refarg'><a class="local col2 ref" href="#512IsThumb1" title='IsThumb1' data-ref="512IsThumb1" data-ref-filename="512IsThumb1">IsThumb1</a></span>))</td></tr>
<tr><th id="3037">3037</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3038">3038</th><td></td></tr>
<tr><th id="3039">3039</th><td>  <i>// We also want to do this peephole for cases like this: if (a*b == 0),</i></td></tr>
<tr><th id="3040">3040</th><td><i>  // and optimise away the CMP instruction from the generated code sequence:</i></td></tr>
<tr><th id="3041">3041</th><td><i>  // MULS, MOVS, MOVS, CMP. Here the MOVS instructions load the boolean values</i></td></tr>
<tr><th id="3042">3042</th><td><i>  // resulting from the select instruction, but these MOVS instructions for</i></td></tr>
<tr><th id="3043">3043</th><td><i>  // Thumb1 (V6M) are flag setting and are thus preventing this optimisation.</i></td></tr>
<tr><th id="3044">3044</th><td><i>  // However, if we only have MOVS instructions in between the CMP and the</i></td></tr>
<tr><th id="3045">3045</th><td><i>  // other instruction (the MULS in this example), then the CPSR is dead so we</i></td></tr>
<tr><th id="3046">3046</th><td><i>  // can safely reorder the sequence into: MOVS, MOVS, MULS, CMP. We do this</i></td></tr>
<tr><th id="3047">3047</th><td><i>  // reordering and then continue the analysis hoping we can eliminate the</i></td></tr>
<tr><th id="3048">3048</th><td><i>  // CMP. This peephole works on the vregs, so is still in SSA form. As a</i></td></tr>
<tr><th id="3049">3049</th><td><i>  // consequence, the movs won't redefine/kill the MUL operands which would</i></td></tr>
<tr><th id="3050">3050</th><td><i>  // make this reordering illegal.</i></td></tr>
<tr><th id="3051">3051</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col3 decl" id="513TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="513TRI" data-ref-filename="513TRI">TRI</dfn> = &amp;<a class="virtual member fn" href="ARMBaseInstrInfo.h.html#_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv" title='llvm::ARMBaseInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="3052">3052</th><td>  <b>if</b> (<a class="local col4 ref" href="#504MI" title='MI' data-ref="504MI" data-ref-filename="504MI">MI</a> &amp;&amp; <a class="local col2 ref" href="#512IsThumb1" title='IsThumb1' data-ref="512IsThumb1" data-ref-filename="512IsThumb1">IsThumb1</a>) {</td></tr>
<tr><th id="3053">3053</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col8 ref" href="#508I" title='I' data-ref="508I" data-ref-filename="508I">I</a>;</td></tr>
<tr><th id="3054">3054</th><td>    <b>if</b> (<a class="local col8 ref" href="#508I" title='I' data-ref="508I" data-ref-filename="508I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col9 ref" href="#509E" title='E' data-ref="509E" data-ref-filename="509E">E</a> &amp;&amp; !<a class="local col4 ref" href="#504MI" title='MI' data-ref="504MI" data-ref-filename="504MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">readsRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::CPSR" title='llvm::ARM::CPSR' data-ref="llvm::ARM::CPSR" data-ref-filename="llvm..ARM..CPSR">CPSR</a>, <a class="local col3 ref" href="#513TRI" title='TRI' data-ref="513TRI" data-ref-filename="513TRI">TRI</a>)) {</td></tr>
<tr><th id="3055">3055</th><td>      <em>bool</em> <dfn class="local col4 decl" id="514CanReorder" title='CanReorder' data-type='bool' data-ref="514CanReorder" data-ref-filename="514CanReorder">CanReorder</dfn> = <b>true</b>;</td></tr>
<tr><th id="3056">3056</th><td>      <b>for</b> (; <a class="local col8 ref" href="#508I" title='I' data-ref="508I" data-ref-filename="508I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col9 ref" href="#509E" title='E' data-ref="509E" data-ref-filename="509E">E</a>; <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col8 ref" href="#508I" title='I' data-ref="508I" data-ref-filename="508I">I</a>) {</td></tr>
<tr><th id="3057">3057</th><td>        <b>if</b> (<a class="local col8 ref" href="#508I" title='I' data-ref="508I" data-ref-filename="508I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tMOVi8" title='llvm::ARM::tMOVi8' data-ref="llvm::ARM::tMOVi8" data-ref-filename="llvm..ARM..tMOVi8">tMOVi8</a>) {</td></tr>
<tr><th id="3058">3058</th><td>          <a class="local col4 ref" href="#514CanReorder" title='CanReorder' data-ref="514CanReorder" data-ref-filename="514CanReorder">CanReorder</a> = <b>false</b>;</td></tr>
<tr><th id="3059">3059</th><td>          <b>break</b>;</td></tr>
<tr><th id="3060">3060</th><td>        }</td></tr>
<tr><th id="3061">3061</th><td>      }</td></tr>
<tr><th id="3062">3062</th><td>      <b>if</b> (<a class="local col4 ref" href="#514CanReorder" title='CanReorder' data-ref="514CanReorder" data-ref-filename="514CanReorder">CanReorder</a>) {</td></tr>
<tr><th id="3063">3063</th><td>        <a class="local col4 ref" href="#504MI" title='MI' data-ref="504MI" data-ref-filename="504MI">MI</a> = <a class="local col4 ref" href="#504MI" title='MI' data-ref="504MI" data-ref-filename="504MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr16removeFromParentEv" title='llvm::MachineInstr::removeFromParent' data-ref="_ZN4llvm12MachineInstr16removeFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr16removeFromParentEv">removeFromParent</a>();</td></tr>
<tr><th id="3064">3064</th><td>        <a class="local col9 ref" href="#509E" title='E' data-ref="509E" data-ref-filename="509E">E</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col8 ref" href="#498CmpInstr" title='CmpInstr' data-ref="498CmpInstr" data-ref-filename="498CmpInstr">CmpInstr</a>;</td></tr>
<tr><th id="3065">3065</th><td>        <a class="local col8 ref" href="#498CmpInstr" title='CmpInstr' data-ref="498CmpInstr" data-ref-filename="498CmpInstr">CmpInstr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" data-ref-filename="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#509E" title='E' data-ref="509E" data-ref-filename="509E">E</a>, <a class="local col4 ref" href="#504MI" title='MI' data-ref="504MI" data-ref-filename="504MI">MI</a>);</td></tr>
<tr><th id="3066">3066</th><td>      }</td></tr>
<tr><th id="3067">3067</th><td>    }</td></tr>
<tr><th id="3068">3068</th><td>    <a class="local col8 ref" href="#508I" title='I' data-ref="508I" data-ref-filename="508I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col8 ref" href="#498CmpInstr" title='CmpInstr' data-ref="498CmpInstr" data-ref-filename="498CmpInstr">CmpInstr</a>;</td></tr>
<tr><th id="3069">3069</th><td>    <a class="local col9 ref" href="#509E" title='E' data-ref="509E" data-ref-filename="509E">E</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col4 ref" href="#504MI" title='MI' data-ref="504MI" data-ref-filename="504MI">MI</a>;</td></tr>
<tr><th id="3070">3070</th><td>  }</td></tr>
<tr><th id="3071">3071</th><td></td></tr>
<tr><th id="3072">3072</th><td>  <i>// Check that CPSR isn't set between the comparison instruction and the one we</i></td></tr>
<tr><th id="3073">3073</th><td><i>  // want to change. At the same time, search for SubAdd.</i></td></tr>
<tr><th id="3074">3074</th><td>  <em>bool</em> <dfn class="local col5 decl" id="515SubAddIsThumb1" title='SubAddIsThumb1' data-type='bool' data-ref="515SubAddIsThumb1" data-ref-filename="515SubAddIsThumb1">SubAddIsThumb1</dfn> = <b>false</b>;</td></tr>
<tr><th id="3075">3075</th><td>  <b>do</b> {</td></tr>
<tr><th id="3076">3076</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="516Instr" title='Instr' data-type='const llvm::MachineInstr &amp;' data-ref="516Instr" data-ref-filename="516Instr">Instr</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col8 ref" href="#508I" title='I' data-ref="508I" data-ref-filename="508I">I</a>;</td></tr>
<tr><th id="3077">3077</th><td></td></tr>
<tr><th id="3078">3078</th><td>    <i>// Check whether CmpInstr can be made redundant by the current instruction.</i></td></tr>
<tr><th id="3079">3079</th><td>    <b>if</b> (<a class="tu ref fn" href="#_ZL20isRedundantFlagInstrPKN4llvm12MachineInstrENS_8RegisterES3_iS2_Rb" title='isRedundantFlagInstr' data-use='c' data-ref="_ZL20isRedundantFlagInstrPKN4llvm12MachineInstrENS_8RegisterES3_iS2_Rb" data-ref-filename="_ZL20isRedundantFlagInstrPKN4llvm12MachineInstrENS_8RegisterES3_iS2_Rb">isRedundantFlagInstr</a>(&amp;<a class="local col8 ref" href="#498CmpInstr" title='CmpInstr' data-ref="498CmpInstr" data-ref-filename="498CmpInstr">CmpInstr</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#499SrcReg" title='SrcReg' data-ref="499SrcReg" data-ref-filename="499SrcReg">SrcReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#500SrcReg2" title='SrcReg2' data-ref="500SrcReg2" data-ref-filename="500SrcReg2">SrcReg2</a>, <a class="local col2 ref" href="#502CmpValue" title='CmpValue' data-ref="502CmpValue" data-ref-filename="502CmpValue">CmpValue</a>, &amp;<a class="local col6 ref" href="#516Instr" title='Instr' data-ref="516Instr" data-ref-filename="516Instr">Instr</a>,</td></tr>
<tr><th id="3080">3080</th><td>                             <span class='refarg'><a class="local col5 ref" href="#515SubAddIsThumb1" title='SubAddIsThumb1' data-ref="515SubAddIsThumb1" data-ref-filename="515SubAddIsThumb1">SubAddIsThumb1</a></span>)) {</td></tr>
<tr><th id="3081">3081</th><td>      <a class="local col1 ref" href="#511SubAdd" title='SubAdd' data-ref="511SubAdd" data-ref-filename="511SubAdd">SubAdd</a> = &amp;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#508I" title='I' data-ref="508I" data-ref-filename="508I">I</a>;</td></tr>
<tr><th id="3082">3082</th><td>      <b>break</b>;</td></tr>
<tr><th id="3083">3083</th><td>    }</td></tr>
<tr><th id="3084">3084</th><td></td></tr>
<tr><th id="3085">3085</th><td>    <i>// Allow E (which was initially MI) to be SubAdd but do not search before E.</i></td></tr>
<tr><th id="3086">3086</th><td>    <b>if</b> (<a class="local col8 ref" href="#508I" title='I' data-ref="508I" data-ref-filename="508I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col9 ref" href="#509E" title='E' data-ref="509E" data-ref-filename="509E">E</a>)</td></tr>
<tr><th id="3087">3087</th><td>      <b>break</b>;</td></tr>
<tr><th id="3088">3088</th><td></td></tr>
<tr><th id="3089">3089</th><td>    <b>if</b> (<a class="local col6 ref" href="#516Instr" title='Instr' data-ref="516Instr" data-ref-filename="516Instr">Instr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::modifiesRegister' data-ref="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">modifiesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::CPSR" title='llvm::ARM::CPSR' data-ref="llvm::ARM::CPSR" data-ref-filename="llvm..ARM..CPSR">CPSR</a>, <a class="local col3 ref" href="#513TRI" title='TRI' data-ref="513TRI" data-ref-filename="513TRI">TRI</a>) ||</td></tr>
<tr><th id="3090">3090</th><td>        <a class="local col6 ref" href="#516Instr" title='Instr' data-ref="516Instr" data-ref-filename="516Instr">Instr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">readsRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::CPSR" title='llvm::ARM::CPSR' data-ref="llvm::ARM::CPSR" data-ref-filename="llvm..ARM..CPSR">CPSR</a>, <a class="local col3 ref" href="#513TRI" title='TRI' data-ref="513TRI" data-ref-filename="513TRI">TRI</a>))</td></tr>
<tr><th id="3091">3091</th><td>      <i>// This instruction modifies or uses CPSR after the one we want to</i></td></tr>
<tr><th id="3092">3092</th><td><i>      // change. We can't do this transformation.</i></td></tr>
<tr><th id="3093">3093</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3094">3094</th><td></td></tr>
<tr><th id="3095">3095</th><td>    <b>if</b> (<a class="local col8 ref" href="#508I" title='I' data-ref="508I" data-ref-filename="508I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col0 ref" href="#510B" title='B' data-ref="510B" data-ref-filename="510B">B</a>) {</td></tr>
<tr><th id="3096">3096</th><td>      <i>// In some cases, we scan the use-list of an instruction for an AND;</i></td></tr>
<tr><th id="3097">3097</th><td><i>      // that AND is in the same BB, but may not be scheduled before the</i></td></tr>
<tr><th id="3098">3098</th><td><i>      // corresponding TST.  In that case, bail out.</i></td></tr>
<tr><th id="3099">3099</th><td><i>      //</i></td></tr>
<tr><th id="3100">3100</th><td><i>      // FIXME: We could try to reschedule the AND.</i></td></tr>
<tr><th id="3101">3101</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3102">3102</th><td>    }</td></tr>
<tr><th id="3103">3103</th><td>  } <b>while</b> (<b>true</b>);</td></tr>
<tr><th id="3104">3104</th><td></td></tr>
<tr><th id="3105">3105</th><td>  <i>// Return false if no candidates exist.</i></td></tr>
<tr><th id="3106">3106</th><td>  <b>if</b> (!<a class="local col4 ref" href="#504MI" title='MI' data-ref="504MI" data-ref-filename="504MI">MI</a> &amp;&amp; !<a class="local col1 ref" href="#511SubAdd" title='SubAdd' data-ref="511SubAdd" data-ref-filename="511SubAdd">SubAdd</a>)</td></tr>
<tr><th id="3107">3107</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3108">3108</th><td></td></tr>
<tr><th id="3109">3109</th><td>  <i>// If we found a SubAdd, use it as it will be closer to the CMP</i></td></tr>
<tr><th id="3110">3110</th><td>  <b>if</b> (<a class="local col1 ref" href="#511SubAdd" title='SubAdd' data-ref="511SubAdd" data-ref-filename="511SubAdd">SubAdd</a>) {</td></tr>
<tr><th id="3111">3111</th><td>    <a class="local col4 ref" href="#504MI" title='MI' data-ref="504MI" data-ref-filename="504MI">MI</a> = <a class="local col1 ref" href="#511SubAdd" title='SubAdd' data-ref="511SubAdd" data-ref-filename="511SubAdd">SubAdd</a>;</td></tr>
<tr><th id="3112">3112</th><td>    <a class="local col2 ref" href="#512IsThumb1" title='IsThumb1' data-ref="512IsThumb1" data-ref-filename="512IsThumb1">IsThumb1</a> = <a class="local col5 ref" href="#515SubAddIsThumb1" title='SubAddIsThumb1' data-ref="515SubAddIsThumb1" data-ref-filename="515SubAddIsThumb1">SubAddIsThumb1</a>;</td></tr>
<tr><th id="3113">3113</th><td>  }</td></tr>
<tr><th id="3114">3114</th><td></td></tr>
<tr><th id="3115">3115</th><td>  <i>// We can't use a predicated instruction - it doesn't always write the flags.</i></td></tr>
<tr><th id="3116">3116</th><td>  <b>if</b> (<a class="virtual member fn" href="#_ZNK4llvm16ARMBaseInstrInfo12isPredicatedERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::isPredicated' data-ref="_ZNK4llvm16ARMBaseInstrInfo12isPredicatedERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo12isPredicatedERKNS_12MachineInstrE">isPredicated</a>(*<a class="local col4 ref" href="#504MI" title='MI' data-ref="504MI" data-ref-filename="504MI">MI</a>))</td></tr>
<tr><th id="3117">3117</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3118">3118</th><td></td></tr>
<tr><th id="3119">3119</th><td>  <i>// Scan forward for the use of CPSR</i></td></tr>
<tr><th id="3120">3120</th><td><i>  // When checking against MI: if it's a conditional code that requires</i></td></tr>
<tr><th id="3121">3121</th><td><i>  // checking of the V bit or C bit, then this is not safe to do.</i></td></tr>
<tr><th id="3122">3122</th><td><i>  // It is safe to remove CmpInstr if CPSR is redefined or killed.</i></td></tr>
<tr><th id="3123">3123</th><td><i>  // If we are done with the basic block, we need to check whether CPSR is</i></td></tr>
<tr><th id="3124">3124</th><td><i>  // live-out.</i></td></tr>
<tr><th id="3125">3125</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>*, <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes" data-ref-filename="llvm..ARMCC..CondCodes">CondCodes</a>&gt;, <var>4</var>&gt;</td></tr>
<tr><th id="3126">3126</th><td>      <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col7 decl" id="517OperandsToUpdate" title='OperandsToUpdate' data-type='SmallVector&lt;std::pair&lt;MachineOperand *, ARMCC::CondCodes&gt;, 4&gt;' data-ref="517OperandsToUpdate" data-ref-filename="517OperandsToUpdate">OperandsToUpdate</dfn>;</td></tr>
<tr><th id="3127">3127</th><td>  <em>bool</em> <dfn class="local col8 decl" id="518isSafe" title='isSafe' data-type='bool' data-ref="518isSafe" data-ref-filename="518isSafe">isSafe</dfn> = <b>false</b>;</td></tr>
<tr><th id="3128">3128</th><td>  <a class="local col8 ref" href="#508I" title='I' data-ref="508I" data-ref-filename="508I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col8 ref" href="#498CmpInstr" title='CmpInstr' data-ref="498CmpInstr" data-ref-filename="498CmpInstr">CmpInstr</a>;</td></tr>
<tr><th id="3129">3129</th><td>  <a class="local col9 ref" href="#509E" title='E' data-ref="509E" data-ref-filename="509E">E</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col8 ref" href="#498CmpInstr" title='CmpInstr' data-ref="498CmpInstr" data-ref-filename="498CmpInstr">CmpInstr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="3130">3130</th><td>  <b>while</b> (!<a class="local col8 ref" href="#518isSafe" title='isSafe' data-ref="518isSafe" data-ref-filename="518isSafe">isSafe</a> &amp;&amp; <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col8 ref" href="#508I" title='I' data-ref="508I" data-ref-filename="508I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col9 ref" href="#509E" title='E' data-ref="509E" data-ref-filename="509E">E</a>) {</td></tr>
<tr><th id="3131">3131</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="519Instr" title='Instr' data-type='const llvm::MachineInstr &amp;' data-ref="519Instr" data-ref-filename="519Instr">Instr</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#508I" title='I' data-ref="508I" data-ref-filename="508I">I</a>;</td></tr>
<tr><th id="3132">3132</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="520IO" title='IO' data-type='unsigned int' data-ref="520IO" data-ref-filename="520IO">IO</dfn> = <var>0</var>, <dfn class="local col1 decl" id="521EO" title='EO' data-type='unsigned int' data-ref="521EO" data-ref-filename="521EO">EO</dfn> = <a class="local col9 ref" href="#519Instr" title='Instr' data-ref="519Instr" data-ref-filename="519Instr">Instr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="3133">3133</th><td>         !<a class="local col8 ref" href="#518isSafe" title='isSafe' data-ref="518isSafe" data-ref-filename="518isSafe">isSafe</a> &amp;&amp; <a class="local col0 ref" href="#520IO" title='IO' data-ref="520IO" data-ref-filename="520IO">IO</a> != <a class="local col1 ref" href="#521EO" title='EO' data-ref="521EO" data-ref-filename="521EO">EO</a>; ++<a class="local col0 ref" href="#520IO" title='IO' data-ref="520IO" data-ref-filename="520IO">IO</a>) {</td></tr>
<tr><th id="3134">3134</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="522MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="522MO" data-ref-filename="522MO">MO</dfn> = <a class="local col9 ref" href="#519Instr" title='Instr' data-ref="519Instr" data-ref-filename="519Instr">Instr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#520IO" title='IO' data-ref="520IO" data-ref-filename="520IO">IO</a>);</td></tr>
<tr><th id="3135">3135</th><td>      <b>if</b> (<a class="local col2 ref" href="#522MO" title='MO' data-ref="522MO" data-ref-filename="522MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9isRegMaskEv" title='llvm::MachineOperand::isRegMask' data-ref="_ZNK4llvm14MachineOperand9isRegMaskEv" data-ref-filename="_ZNK4llvm14MachineOperand9isRegMaskEv">isRegMask</a>() &amp;&amp; <a class="local col2 ref" href="#522MO" title='MO' data-ref="522MO" data-ref-filename="522MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand15clobbersPhysRegENS_10MCRegisterE" title='llvm::MachineOperand::clobbersPhysReg' data-ref="_ZNK4llvm14MachineOperand15clobbersPhysRegENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14MachineOperand15clobbersPhysRegENS_10MCRegisterE">clobbersPhysReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::CPSR" title='llvm::ARM::CPSR' data-ref="llvm::ARM::CPSR" data-ref-filename="llvm..ARM..CPSR">CPSR</a>)) {</td></tr>
<tr><th id="3136">3136</th><td>        <a class="local col8 ref" href="#518isSafe" title='isSafe' data-ref="518isSafe" data-ref-filename="518isSafe">isSafe</a> = <b>true</b>;</td></tr>
<tr><th id="3137">3137</th><td>        <b>break</b>;</td></tr>
<tr><th id="3138">3138</th><td>      }</td></tr>
<tr><th id="3139">3139</th><td>      <b>if</b> (!<a class="local col2 ref" href="#522MO" title='MO' data-ref="522MO" data-ref-filename="522MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || <a class="local col2 ref" href="#522MO" title='MO' data-ref="522MO" data-ref-filename="522MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneEi" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneEi" data-ref-filename="_ZNK4llvm8RegisterneEi">!=</a> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::CPSR" title='llvm::ARM::CPSR' data-ref="llvm::ARM::CPSR" data-ref-filename="llvm..ARM..CPSR">CPSR</a>)</td></tr>
<tr><th id="3140">3140</th><td>        <b>continue</b>;</td></tr>
<tr><th id="3141">3141</th><td>      <b>if</b> (<a class="local col2 ref" href="#522MO" title='MO' data-ref="522MO" data-ref-filename="522MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv" data-ref-filename="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>()) {</td></tr>
<tr><th id="3142">3142</th><td>        <a class="local col8 ref" href="#518isSafe" title='isSafe' data-ref="518isSafe" data-ref-filename="518isSafe">isSafe</a> = <b>true</b>;</td></tr>
<tr><th id="3143">3143</th><td>        <b>break</b>;</td></tr>
<tr><th id="3144">3144</th><td>      }</td></tr>
<tr><th id="3145">3145</th><td>      <i>// Condition code is after the operand before CPSR except for VSELs.</i></td></tr>
<tr><th id="3146">3146</th><td>      <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes" data-ref-filename="llvm..ARMCC..CondCodes">CondCodes</a> <dfn class="local col3 decl" id="523CC" title='CC' data-type='ARMCC::CondCodes' data-ref="523CC" data-ref-filename="523CC">CC</dfn>;</td></tr>
<tr><th id="3147">3147</th><td>      <em>bool</em> <dfn class="local col4 decl" id="524IsInstrVSel" title='IsInstrVSel' data-type='bool' data-ref="524IsInstrVSel" data-ref-filename="524IsInstrVSel">IsInstrVSel</dfn> = <b>true</b>;</td></tr>
<tr><th id="3148">3148</th><td>      <b>switch</b> (<a class="local col9 ref" href="#519Instr" title='Instr' data-ref="519Instr" data-ref-filename="519Instr">Instr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="3149">3149</th><td>      <b>default</b>:</td></tr>
<tr><th id="3150">3150</th><td>        <a class="local col4 ref" href="#524IsInstrVSel" title='IsInstrVSel' data-ref="524IsInstrVSel" data-ref-filename="524IsInstrVSel">IsInstrVSel</a> = <b>false</b>;</td></tr>
<tr><th id="3151">3151</th><td>        <a class="local col3 ref" href="#523CC" title='CC' data-ref="523CC" data-ref-filename="523CC">CC</a> = (<span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes" data-ref-filename="llvm..ARMCC..CondCodes">CondCodes</a>)<a class="local col9 ref" href="#519Instr" title='Instr' data-ref="519Instr" data-ref-filename="519Instr">Instr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#520IO" title='IO' data-ref="520IO" data-ref-filename="520IO">IO</a> - <var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="3152">3152</th><td>        <b>break</b>;</td></tr>
<tr><th id="3153">3153</th><td>      <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VSELEQD" title='llvm::ARM::VSELEQD' data-ref="llvm::ARM::VSELEQD" data-ref-filename="llvm..ARM..VSELEQD">VSELEQD</a>:</td></tr>
<tr><th id="3154">3154</th><td>      <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VSELEQS" title='llvm::ARM::VSELEQS' data-ref="llvm::ARM::VSELEQS" data-ref-filename="llvm..ARM..VSELEQS">VSELEQS</a>:</td></tr>
<tr><th id="3155">3155</th><td>      <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VSELEQH" title='llvm::ARM::VSELEQH' data-ref="llvm::ARM::VSELEQH" data-ref-filename="llvm..ARM..VSELEQH">VSELEQH</a>:</td></tr>
<tr><th id="3156">3156</th><td>        <a class="local col3 ref" href="#523CC" title='CC' data-ref="523CC" data-ref-filename="523CC">CC</a> = <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::EQ" title='llvm::ARMCC::EQ' data-ref="llvm::ARMCC::EQ" data-ref-filename="llvm..ARMCC..EQ">EQ</a>;</td></tr>
<tr><th id="3157">3157</th><td>        <b>break</b>;</td></tr>
<tr><th id="3158">3158</th><td>      <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VSELGTD" title='llvm::ARM::VSELGTD' data-ref="llvm::ARM::VSELGTD" data-ref-filename="llvm..ARM..VSELGTD">VSELGTD</a>:</td></tr>
<tr><th id="3159">3159</th><td>      <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VSELGTS" title='llvm::ARM::VSELGTS' data-ref="llvm::ARM::VSELGTS" data-ref-filename="llvm..ARM..VSELGTS">VSELGTS</a>:</td></tr>
<tr><th id="3160">3160</th><td>      <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VSELGTH" title='llvm::ARM::VSELGTH' data-ref="llvm::ARM::VSELGTH" data-ref-filename="llvm..ARM..VSELGTH">VSELGTH</a>:</td></tr>
<tr><th id="3161">3161</th><td>        <a class="local col3 ref" href="#523CC" title='CC' data-ref="523CC" data-ref-filename="523CC">CC</a> = <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::GT" title='llvm::ARMCC::GT' data-ref="llvm::ARMCC::GT" data-ref-filename="llvm..ARMCC..GT">GT</a>;</td></tr>
<tr><th id="3162">3162</th><td>        <b>break</b>;</td></tr>
<tr><th id="3163">3163</th><td>      <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VSELGED" title='llvm::ARM::VSELGED' data-ref="llvm::ARM::VSELGED" data-ref-filename="llvm..ARM..VSELGED">VSELGED</a>:</td></tr>
<tr><th id="3164">3164</th><td>      <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VSELGES" title='llvm::ARM::VSELGES' data-ref="llvm::ARM::VSELGES" data-ref-filename="llvm..ARM..VSELGES">VSELGES</a>:</td></tr>
<tr><th id="3165">3165</th><td>      <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VSELGEH" title='llvm::ARM::VSELGEH' data-ref="llvm::ARM::VSELGEH" data-ref-filename="llvm..ARM..VSELGEH">VSELGEH</a>:</td></tr>
<tr><th id="3166">3166</th><td>        <a class="local col3 ref" href="#523CC" title='CC' data-ref="523CC" data-ref-filename="523CC">CC</a> = <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::GE" title='llvm::ARMCC::GE' data-ref="llvm::ARMCC::GE" data-ref-filename="llvm..ARMCC..GE">GE</a>;</td></tr>
<tr><th id="3167">3167</th><td>        <b>break</b>;</td></tr>
<tr><th id="3168">3168</th><td>      <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VSELVSD" title='llvm::ARM::VSELVSD' data-ref="llvm::ARM::VSELVSD" data-ref-filename="llvm..ARM..VSELVSD">VSELVSD</a>:</td></tr>
<tr><th id="3169">3169</th><td>      <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VSELVSS" title='llvm::ARM::VSELVSS' data-ref="llvm::ARM::VSELVSS" data-ref-filename="llvm..ARM..VSELVSS">VSELVSS</a>:</td></tr>
<tr><th id="3170">3170</th><td>      <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VSELVSH" title='llvm::ARM::VSELVSH' data-ref="llvm::ARM::VSELVSH" data-ref-filename="llvm..ARM..VSELVSH">VSELVSH</a>:</td></tr>
<tr><th id="3171">3171</th><td>        <a class="local col3 ref" href="#523CC" title='CC' data-ref="523CC" data-ref-filename="523CC">CC</a> = <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::VS" title='llvm::ARMCC::VS' data-ref="llvm::ARMCC::VS" data-ref-filename="llvm..ARMCC..VS">VS</a>;</td></tr>
<tr><th id="3172">3172</th><td>        <b>break</b>;</td></tr>
<tr><th id="3173">3173</th><td>      }</td></tr>
<tr><th id="3174">3174</th><td></td></tr>
<tr><th id="3175">3175</th><td>      <b>if</b> (<a class="local col1 ref" href="#511SubAdd" title='SubAdd' data-ref="511SubAdd" data-ref-filename="511SubAdd">SubAdd</a>) {</td></tr>
<tr><th id="3176">3176</th><td>        <i>// If we have SUB(r1, r2) and CMP(r2, r1), the condition code based</i></td></tr>
<tr><th id="3177">3177</th><td><i>        // on CMP needs to be updated to be based on SUB.</i></td></tr>
<tr><th id="3178">3178</th><td><i>        // If we have ADD(r1, r2, X) and CMP(r1, r2), the condition code also</i></td></tr>
<tr><th id="3179">3179</th><td><i>        // needs to be modified.</i></td></tr>
<tr><th id="3180">3180</th><td><i>        // Push the condition code operands to OperandsToUpdate.</i></td></tr>
<tr><th id="3181">3181</th><td><i>        // If it is safe to remove CmpInstr, the condition code of these</i></td></tr>
<tr><th id="3182">3182</th><td><i>        // operands will be modified.</i></td></tr>
<tr><th id="3183">3183</th><td>        <em>unsigned</em> <dfn class="local col5 decl" id="525Opc" title='Opc' data-type='unsigned int' data-ref="525Opc" data-ref-filename="525Opc">Opc</dfn> = <a class="local col1 ref" href="#511SubAdd" title='SubAdd' data-ref="511SubAdd" data-ref-filename="511SubAdd">SubAdd</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="3184">3184</th><td>        <em>bool</em> <dfn class="local col6 decl" id="526IsSub" title='IsSub' data-type='bool' data-ref="526IsSub" data-ref-filename="526IsSub">IsSub</dfn> = <a class="local col5 ref" href="#525Opc" title='Opc' data-ref="525Opc" data-ref-filename="525Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::SUBrr" title='llvm::ARM::SUBrr' data-ref="llvm::ARM::SUBrr" data-ref-filename="llvm..ARM..SUBrr">SUBrr</a> || <a class="local col5 ref" href="#525Opc" title='Opc' data-ref="525Opc" data-ref-filename="525Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2SUBrr" title='llvm::ARM::t2SUBrr' data-ref="llvm::ARM::t2SUBrr" data-ref-filename="llvm..ARM..t2SUBrr">t2SUBrr</a> ||</td></tr>
<tr><th id="3185">3185</th><td>                     <a class="local col5 ref" href="#525Opc" title='Opc' data-ref="525Opc" data-ref-filename="525Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::SUBri" title='llvm::ARM::SUBri' data-ref="llvm::ARM::SUBri" data-ref-filename="llvm..ARM..SUBri">SUBri</a> || <a class="local col5 ref" href="#525Opc" title='Opc' data-ref="525Opc" data-ref-filename="525Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2SUBri" title='llvm::ARM::t2SUBri' data-ref="llvm::ARM::t2SUBri" data-ref-filename="llvm..ARM..t2SUBri">t2SUBri</a> ||</td></tr>
<tr><th id="3186">3186</th><td>                     <a class="local col5 ref" href="#525Opc" title='Opc' data-ref="525Opc" data-ref-filename="525Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tSUBrr" title='llvm::ARM::tSUBrr' data-ref="llvm::ARM::tSUBrr" data-ref-filename="llvm..ARM..tSUBrr">tSUBrr</a> || <a class="local col5 ref" href="#525Opc" title='Opc' data-ref="525Opc" data-ref-filename="525Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tSUBi3" title='llvm::ARM::tSUBi3' data-ref="llvm::ARM::tSUBi3" data-ref-filename="llvm..ARM..tSUBi3">tSUBi3</a> ||</td></tr>
<tr><th id="3187">3187</th><td>                     <a class="local col5 ref" href="#525Opc" title='Opc' data-ref="525Opc" data-ref-filename="525Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tSUBi8" title='llvm::ARM::tSUBi8' data-ref="llvm::ARM::tSUBi8" data-ref-filename="llvm..ARM..tSUBi8">tSUBi8</a>;</td></tr>
<tr><th id="3188">3188</th><td>        <em>unsigned</em> <dfn class="local col7 decl" id="527OpI" title='OpI' data-type='unsigned int' data-ref="527OpI" data-ref-filename="527OpI">OpI</dfn> = <a class="local col5 ref" href="#525Opc" title='Opc' data-ref="525Opc" data-ref-filename="525Opc">Opc</a> != <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tSUBrr" title='llvm::ARM::tSUBrr' data-ref="llvm::ARM::tSUBrr" data-ref-filename="llvm..ARM..tSUBrr">tSUBrr</a> ? <var>1</var> : <var>2</var>;</td></tr>
<tr><th id="3189">3189</th><td>        <b>if</b> (!<a class="local col6 ref" href="#526IsSub" title='IsSub' data-ref="526IsSub" data-ref-filename="526IsSub">IsSub</a> ||</td></tr>
<tr><th id="3190">3190</th><td>            (<a class="local col0 ref" href="#500SrcReg2" title='SrcReg2' data-ref="500SrcReg2" data-ref-filename="500SrcReg2">SrcReg2</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneEi" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneEi" data-ref-filename="_ZNK4llvm8RegisterneEi">!=</a> <var>0</var> &amp;&amp; <a class="local col1 ref" href="#511SubAdd" title='SubAdd' data-ref="511SubAdd" data-ref-filename="511SubAdd">SubAdd</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#527OpI" title='OpI' data-ref="527OpI" data-ref-filename="527OpI">OpI</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col0 ref" href="#500SrcReg2" title='SrcReg2' data-ref="500SrcReg2" data-ref-filename="500SrcReg2">SrcReg2</a> &amp;&amp;</td></tr>
<tr><th id="3191">3191</th><td>             <a class="local col1 ref" href="#511SubAdd" title='SubAdd' data-ref="511SubAdd" data-ref-filename="511SubAdd">SubAdd</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#527OpI" title='OpI' data-ref="527OpI" data-ref-filename="527OpI">OpI</a> + <var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col9 ref" href="#499SrcReg" title='SrcReg' data-ref="499SrcReg" data-ref-filename="499SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="3192">3192</th><td>          <i>// VSel doesn't support condition code update.</i></td></tr>
<tr><th id="3193">3193</th><td>          <b>if</b> (<a class="local col4 ref" href="#524IsInstrVSel" title='IsInstrVSel' data-ref="524IsInstrVSel" data-ref-filename="524IsInstrVSel">IsInstrVSel</a>)</td></tr>
<tr><th id="3194">3194</th><td>            <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3195">3195</th><td>          <i>// Ensure we can swap the condition.</i></td></tr>
<tr><th id="3196">3196</th><td>          <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes" data-ref-filename="llvm..ARMCC..CondCodes">CondCodes</a> <dfn class="local col8 decl" id="528NewCC" title='NewCC' data-type='ARMCC::CondCodes' data-ref="528NewCC" data-ref-filename="528NewCC">NewCC</dfn> = (<a class="local col6 ref" href="#526IsSub" title='IsSub' data-ref="526IsSub" data-ref-filename="526IsSub">IsSub</a> ? <a class="ref fn" href="Utils/ARMBaseInfo.h.html#_ZN4llvm5ARMCCL19getSwappedConditionENS0_9CondCodesE" title='llvm::ARMCC::getSwappedCondition' data-ref="_ZN4llvm5ARMCCL19getSwappedConditionENS0_9CondCodesE" data-ref-filename="_ZN4llvm5ARMCCL19getSwappedConditionENS0_9CondCodesE">getSwappedCondition</a>(<a class="local col3 ref" href="#523CC" title='CC' data-ref="523CC" data-ref-filename="523CC">CC</a>) : <a class="tu ref fn" href="#_ZL20getCmpToAddConditionN4llvm5ARMCC9CondCodesE" title='getCmpToAddCondition' data-use='c' data-ref="_ZL20getCmpToAddConditionN4llvm5ARMCC9CondCodesE" data-ref-filename="_ZL20getCmpToAddConditionN4llvm5ARMCC9CondCodesE">getCmpToAddCondition</a>(<a class="local col3 ref" href="#523CC" title='CC' data-ref="523CC" data-ref-filename="523CC">CC</a>));</td></tr>
<tr><th id="3197">3197</th><td>          <b>if</b> (<a class="local col8 ref" href="#528NewCC" title='NewCC' data-ref="528NewCC" data-ref-filename="528NewCC">NewCC</a> == <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>)</td></tr>
<tr><th id="3198">3198</th><td>            <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3199">3199</th><td>          <a class="local col7 ref" href="#517OperandsToUpdate" title='OperandsToUpdate' data-ref="517OperandsToUpdate" data-ref-filename="517OperandsToUpdate">OperandsToUpdate</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(</td></tr>
<tr><th id="3200">3200</th><td>              <span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(&amp;((<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#508I" title='I' data-ref="508I" data-ref-filename="508I">I</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#520IO" title='IO' data-ref="520IO" data-ref-filename="520IO">IO</a> - <var>1</var>)), <span class='refarg'><a class="local col8 ref" href="#528NewCC" title='NewCC' data-ref="528NewCC" data-ref-filename="528NewCC">NewCC</a></span>));</td></tr>
<tr><th id="3201">3201</th><td>        }</td></tr>
<tr><th id="3202">3202</th><td>      } <b>else</b> {</td></tr>
<tr><th id="3203">3203</th><td>        <i>// No SubAdd, so this is x = &lt;op&gt; y, z; cmp x, 0.</i></td></tr>
<tr><th id="3204">3204</th><td>        <b>switch</b> (<a class="local col3 ref" href="#523CC" title='CC' data-ref="523CC" data-ref-filename="523CC">CC</a>) {</td></tr>
<tr><th id="3205">3205</th><td>        <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::EQ" title='llvm::ARMCC::EQ' data-ref="llvm::ARMCC::EQ" data-ref-filename="llvm..ARMCC..EQ">EQ</a>: <i>// Z</i></td></tr>
<tr><th id="3206">3206</th><td>        <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::NE" title='llvm::ARMCC::NE' data-ref="llvm::ARMCC::NE" data-ref-filename="llvm..ARMCC..NE">NE</a>: <i>// Z</i></td></tr>
<tr><th id="3207">3207</th><td>        <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::MI" title='llvm::ARMCC::MI' data-ref="llvm::ARMCC::MI" data-ref-filename="llvm..ARMCC..MI">MI</a>: <i>// N</i></td></tr>
<tr><th id="3208">3208</th><td>        <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::PL" title='llvm::ARMCC::PL' data-ref="llvm::ARMCC::PL" data-ref-filename="llvm..ARMCC..PL">PL</a>: <i>// N</i></td></tr>
<tr><th id="3209">3209</th><td>        <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>: <i>// none</i></td></tr>
<tr><th id="3210">3210</th><td>          <i>// CPSR can be used multiple times, we should continue.</i></td></tr>
<tr><th id="3211">3211</th><td>          <b>break</b>;</td></tr>
<tr><th id="3212">3212</th><td>        <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::HS" title='llvm::ARMCC::HS' data-ref="llvm::ARMCC::HS" data-ref-filename="llvm..ARMCC..HS">HS</a>: <i>// C</i></td></tr>
<tr><th id="3213">3213</th><td>        <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::LO" title='llvm::ARMCC::LO' data-ref="llvm::ARMCC::LO" data-ref-filename="llvm..ARMCC..LO">LO</a>: <i>// C</i></td></tr>
<tr><th id="3214">3214</th><td>        <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::VS" title='llvm::ARMCC::VS' data-ref="llvm::ARMCC::VS" data-ref-filename="llvm..ARMCC..VS">VS</a>: <i>// V</i></td></tr>
<tr><th id="3215">3215</th><td>        <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::VC" title='llvm::ARMCC::VC' data-ref="llvm::ARMCC::VC" data-ref-filename="llvm..ARMCC..VC">VC</a>: <i>// V</i></td></tr>
<tr><th id="3216">3216</th><td>        <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::HI" title='llvm::ARMCC::HI' data-ref="llvm::ARMCC::HI" data-ref-filename="llvm..ARMCC..HI">HI</a>: <i>// C Z</i></td></tr>
<tr><th id="3217">3217</th><td>        <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::LS" title='llvm::ARMCC::LS' data-ref="llvm::ARMCC::LS" data-ref-filename="llvm..ARMCC..LS">LS</a>: <i>// C Z</i></td></tr>
<tr><th id="3218">3218</th><td>        <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::GE" title='llvm::ARMCC::GE' data-ref="llvm::ARMCC::GE" data-ref-filename="llvm..ARMCC..GE">GE</a>: <i>// N V</i></td></tr>
<tr><th id="3219">3219</th><td>        <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::LT" title='llvm::ARMCC::LT' data-ref="llvm::ARMCC::LT" data-ref-filename="llvm..ARMCC..LT">LT</a>: <i>// N V</i></td></tr>
<tr><th id="3220">3220</th><td>        <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::GT" title='llvm::ARMCC::GT' data-ref="llvm::ARMCC::GT" data-ref-filename="llvm..ARMCC..GT">GT</a>: <i>// Z N V</i></td></tr>
<tr><th id="3221">3221</th><td>        <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::LE" title='llvm::ARMCC::LE' data-ref="llvm::ARMCC::LE" data-ref-filename="llvm..ARMCC..LE">LE</a>: <i>// Z N V</i></td></tr>
<tr><th id="3222">3222</th><td>          <i>// The instruction uses the V bit or C bit which is not safe.</i></td></tr>
<tr><th id="3223">3223</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3224">3224</th><td>        }</td></tr>
<tr><th id="3225">3225</th><td>      }</td></tr>
<tr><th id="3226">3226</th><td>    }</td></tr>
<tr><th id="3227">3227</th><td>  }</td></tr>
<tr><th id="3228">3228</th><td></td></tr>
<tr><th id="3229">3229</th><td>  <i>// If CPSR is not killed nor re-defined, we should check whether it is</i></td></tr>
<tr><th id="3230">3230</th><td><i>  // live-out. If it is live-out, do not optimize.</i></td></tr>
<tr><th id="3231">3231</th><td>  <b>if</b> (!<a class="local col8 ref" href="#518isSafe" title='isSafe' data-ref="518isSafe" data-ref-filename="518isSafe">isSafe</a>) {</td></tr>
<tr><th id="3232">3232</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="529MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="529MBB" data-ref-filename="529MBB">MBB</dfn> = <a class="local col8 ref" href="#498CmpInstr" title='CmpInstr' data-ref="498CmpInstr" data-ref-filename="498CmpInstr">CmpInstr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="3233">3233</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::succ_iterator" title='llvm::MachineBasicBlock::succ_iterator' data-type='std::vector&lt;MachineBasicBlock *&gt;::iterator' data-ref="llvm::MachineBasicBlock::succ_iterator" data-ref-filename="llvm..MachineBasicBlock..succ_iterator">succ_iterator</a> <dfn class="local col0 decl" id="530SI" title='SI' data-type='MachineBasicBlock::succ_iterator' data-ref="530SI" data-ref-filename="530SI">SI</dfn> = <a class="local col9 ref" href="#529MBB" title='MBB' data-ref="529MBB" data-ref-filename="529MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10succ_beginEv" title='llvm::MachineBasicBlock::succ_begin' data-ref="_ZN4llvm17MachineBasicBlock10succ_beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock10succ_beginEv">succ_begin</a>(),</td></tr>
<tr><th id="3234">3234</th><td>             <dfn class="local col1 decl" id="531SE" title='SE' data-type='MachineBasicBlock::succ_iterator' data-ref="531SE" data-ref-filename="531SE">SE</dfn> = <a class="local col9 ref" href="#529MBB" title='MBB' data-ref="529MBB" data-ref-filename="529MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock8succ_endEv" title='llvm::MachineBasicBlock::succ_end' data-ref="_ZN4llvm17MachineBasicBlock8succ_endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock8succ_endEv">succ_end</a>(); <a class="local col0 ref" href="#530SI" title='SI' data-ref="530SI" data-ref-filename="530SI">SI</a> <span class='ref fn' title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=" data-ref-filename="__gnu_cxx..operator!=">!=</span> <a class="local col1 ref" href="#531SE" title='SE' data-ref="531SE" data-ref-filename="531SE">SE</a>; <span class='ref fn' title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++" data-ref-filename="__gnu_cxx..__normal_iterator..operator++">++</span><a class="local col0 ref" href="#530SI" title='SI' data-ref="530SI" data-ref-filename="530SI">SI</a>)</td></tr>
<tr><th id="3235">3235</th><td>      <b>if</b> ((<span class='ref fn' title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*" data-ref-filename="__gnu_cxx..__normal_iterator..operator*">*</span><a class="local col0 ref" href="#530SI" title='SI' data-ref="530SI" data-ref-filename="530SI">SI</a>)-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock8isLiveInEtNS_11LaneBitmaskE" title='llvm::MachineBasicBlock::isLiveIn' data-ref="_ZNK4llvm17MachineBasicBlock8isLiveInEtNS_11LaneBitmaskE" data-ref-filename="_ZNK4llvm17MachineBasicBlock8isLiveInEtNS_11LaneBitmaskE">isLiveIn</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::CPSR" title='llvm::ARM::CPSR' data-ref="llvm::ARM::CPSR" data-ref-filename="llvm..ARM..CPSR">CPSR</a>))</td></tr>
<tr><th id="3236">3236</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3237">3237</th><td>  }</td></tr>
<tr><th id="3238">3238</th><td></td></tr>
<tr><th id="3239">3239</th><td>  <i>// Toggle the optional operand to CPSR (if it exists - in Thumb1 we always</i></td></tr>
<tr><th id="3240">3240</th><td><i>  // set CPSR so this is represented as an explicit output)</i></td></tr>
<tr><th id="3241">3241</th><td>  <b>if</b> (!<a class="local col2 ref" href="#512IsThumb1" title='IsThumb1' data-ref="512IsThumb1" data-ref-filename="512IsThumb1">IsThumb1</a>) {</td></tr>
<tr><th id="3242">3242</th><td>    <a class="local col4 ref" href="#504MI" title='MI' data-ref="504MI" data-ref-filename="504MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>5</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::CPSR" title='llvm::ARM::CPSR' data-ref="llvm::ARM::CPSR" data-ref-filename="llvm..ARM..CPSR">CPSR</a>);</td></tr>
<tr><th id="3243">3243</th><td>    <a class="local col4 ref" href="#504MI" title='MI' data-ref="504MI" data-ref-filename="504MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>5</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand8setIsDefEb" title='llvm::MachineOperand::setIsDef' data-ref="_ZN4llvm14MachineOperand8setIsDefEb" data-ref-filename="_ZN4llvm14MachineOperand8setIsDefEb">setIsDef</a>(<b>true</b>);</td></tr>
<tr><th id="3244">3244</th><td>  }</td></tr>
<tr><th id="3245">3245</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!isPredicated(*MI) &amp;&amp; <q>"Can't use flags from predicated instruction"</q>);</td></tr>
<tr><th id="3246">3246</th><td>  <a class="local col8 ref" href="#498CmpInstr" title='CmpInstr' data-ref="498CmpInstr" data-ref-filename="498CmpInstr">CmpInstr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="3247">3247</th><td></td></tr>
<tr><th id="3248">3248</th><td>  <i>// Modify the condition code of operands in OperandsToUpdate.</i></td></tr>
<tr><th id="3249">3249</th><td><i>  // Since we have SUB(r1, r2) and CMP(r2, r1), the condition code needs to</i></td></tr>
<tr><th id="3250">3250</th><td><i>  // be changed from r2 &gt; r1 to r1 &lt; r2, from r2 &lt; r1 to r1 &gt; r2, etc.</i></td></tr>
<tr><th id="3251">3251</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="532i" title='i' data-type='unsigned int' data-ref="532i" data-ref-filename="532i">i</dfn> = <var>0</var>, <dfn class="local col3 decl" id="533e" title='e' data-type='unsigned int' data-ref="533e" data-ref-filename="533e">e</dfn> = <a class="local col7 ref" href="#517OperandsToUpdate" title='OperandsToUpdate' data-ref="517OperandsToUpdate" data-ref-filename="517OperandsToUpdate">OperandsToUpdate</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv" data-ref-filename="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col2 ref" href="#532i" title='i' data-ref="532i" data-ref-filename="532i">i</a> &lt; <a class="local col3 ref" href="#533e" title='e' data-ref="533e" data-ref-filename="533e">e</a>; <a class="local col2 ref" href="#532i" title='i' data-ref="532i" data-ref-filename="532i">i</a>++)</td></tr>
<tr><th id="3252">3252</th><td>    <a class="local col7 ref" href="#517OperandsToUpdate" title='OperandsToUpdate' data-ref="517OperandsToUpdate" data-ref-filename="517OperandsToUpdate">OperandsToUpdate</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col2 ref" href="#532i" title='i' data-ref="532i" data-ref-filename="532i">i</a>]</a>.<span class='ref field' title='std::pair&lt;llvm::MachineOperand *, llvm::ARMCC::CondCodes&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col7 ref" href="#517OperandsToUpdate" title='OperandsToUpdate' data-ref="517OperandsToUpdate" data-ref-filename="517OperandsToUpdate">OperandsToUpdate</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col2 ref" href="#532i" title='i' data-ref="532i" data-ref-filename="532i">i</a>]</a>.<span class='ref field' title='std::pair&lt;llvm::MachineOperand *, llvm::ARMCC::CondCodes&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>);</td></tr>
<tr><th id="3253">3253</th><td></td></tr>
<tr><th id="3254">3254</th><td>  <a class="local col4 ref" href="#504MI" title='MI' data-ref="504MI" data-ref-filename="504MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr18clearRegisterDeadsENS_8RegisterE" title='llvm::MachineInstr::clearRegisterDeads' data-ref="_ZN4llvm12MachineInstr18clearRegisterDeadsENS_8RegisterE" data-ref-filename="_ZN4llvm12MachineInstr18clearRegisterDeadsENS_8RegisterE">clearRegisterDeads</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::CPSR" title='llvm::ARM::CPSR' data-ref="llvm::ARM::CPSR" data-ref-filename="llvm..ARM..CPSR">CPSR</a>);</td></tr>
<tr><th id="3255">3255</th><td></td></tr>
<tr><th id="3256">3256</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3257">3257</th><td>}</td></tr>
<tr><th id="3258">3258</th><td></td></tr>
<tr><th id="3259">3259</th><td><em>bool</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo10shouldSinkERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::shouldSink' data-ref="_ZNK4llvm16ARMBaseInstrInfo10shouldSinkERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo10shouldSinkERKNS_12MachineInstrE">shouldSink</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="534MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="534MI" data-ref-filename="534MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="3260">3260</th><td>  <i>// Do not sink MI if it might be used to optimize a redundant compare.</i></td></tr>
<tr><th id="3261">3261</th><td><i>  // We heuristically only look at the instruction immediately following MI to</i></td></tr>
<tr><th id="3262">3262</th><td><i>  // avoid potentially searching the entire basic block.</i></td></tr>
<tr><th id="3263">3263</th><td>  <b>if</b> (<a class="virtual member fn" href="#_ZNK4llvm16ARMBaseInstrInfo12isPredicatedERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::isPredicated' data-ref="_ZNK4llvm16ARMBaseInstrInfo12isPredicatedERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo12isPredicatedERKNS_12MachineInstrE">isPredicated</a>(<a class="local col4 ref" href="#534MI" title='MI' data-ref="534MI" data-ref-filename="534MI">MI</a>))</td></tr>
<tr><th id="3264">3264</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3265">3265</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator" data-ref-filename="llvm..MachineBasicBlock..const_iterator">const_iterator</a> <dfn class="local col5 decl" id="535Next" title='Next' data-type='MachineBasicBlock::const_iterator' data-ref="535Next" data-ref-filename="535Next">Next</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a>&amp;<a class="local col4 ref" href="#534MI" title='MI' data-ref="534MI" data-ref-filename="534MI">MI</a>;</td></tr>
<tr><th id="3266">3266</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col5 ref" href="#535Next" title='Next' data-ref="535Next" data-ref-filename="535Next">Next</a>;</td></tr>
<tr><th id="3267">3267</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col6 decl" id="536SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="536SrcReg" data-ref-filename="536SrcReg">SrcReg</dfn>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col7 decl" id="537SrcReg2" title='SrcReg2' data-type='llvm::Register' data-ref="537SrcReg2" data-ref-filename="537SrcReg2">SrcReg2</dfn>;</td></tr>
<tr><th id="3268">3268</th><td>  <em>int</em> <dfn class="local col8 decl" id="538CmpMask" title='CmpMask' data-type='int' data-ref="538CmpMask" data-ref-filename="538CmpMask">CmpMask</dfn>, <dfn class="local col9 decl" id="539CmpValue" title='CmpValue' data-type='int' data-ref="539CmpValue" data-ref-filename="539CmpValue">CmpValue</dfn>;</td></tr>
<tr><th id="3269">3269</th><td>  <em>bool</em> <dfn class="local col0 decl" id="540IsThumb1" title='IsThumb1' data-type='bool' data-ref="540IsThumb1" data-ref-filename="540IsThumb1">IsThumb1</dfn>;</td></tr>
<tr><th id="3270">3270</th><td>  <b>if</b> (<a class="local col5 ref" href="#535Next" title='Next' data-ref="535Next" data-ref-filename="535Next">Next</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col4 ref" href="#534MI" title='MI' data-ref="534MI" data-ref-filename="534MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv" data-ref-filename="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZNK4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock3endEv">end</a>() &amp;&amp;</td></tr>
<tr><th id="3271">3271</th><td>      <a class="virtual member fn" href="#_ZNK4llvm16ARMBaseInstrInfo14analyzeCompareERKNS_12MachineInstrERNS_8RegisterES5_RiS6_" title='llvm::ARMBaseInstrInfo::analyzeCompare' data-ref="_ZNK4llvm16ARMBaseInstrInfo14analyzeCompareERKNS_12MachineInstrERNS_8RegisterES5_RiS6_" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo14analyzeCompareERKNS_12MachineInstrERNS_8RegisterES5_RiS6_">analyzeCompare</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#535Next" title='Next' data-ref="535Next" data-ref-filename="535Next">Next</a>, <span class='refarg'><a class="local col6 ref" href="#536SrcReg" title='SrcReg' data-ref="536SrcReg" data-ref-filename="536SrcReg">SrcReg</a></span>, <span class='refarg'><a class="local col7 ref" href="#537SrcReg2" title='SrcReg2' data-ref="537SrcReg2" data-ref-filename="537SrcReg2">SrcReg2</a></span>, <span class='refarg'><a class="local col8 ref" href="#538CmpMask" title='CmpMask' data-ref="538CmpMask" data-ref-filename="538CmpMask">CmpMask</a></span>, <span class='refarg'><a class="local col9 ref" href="#539CmpValue" title='CmpValue' data-ref="539CmpValue" data-ref-filename="539CmpValue">CmpValue</a></span>) &amp;&amp;</td></tr>
<tr><th id="3272">3272</th><td>      <a class="tu ref fn" href="#_ZL20isRedundantFlagInstrPKN4llvm12MachineInstrENS_8RegisterES3_iS2_Rb" title='isRedundantFlagInstr' data-use='c' data-ref="_ZL20isRedundantFlagInstrPKN4llvm12MachineInstrENS_8RegisterES3_iS2_Rb" data-ref-filename="_ZL20isRedundantFlagInstrPKN4llvm12MachineInstrENS_8RegisterES3_iS2_Rb">isRedundantFlagInstr</a>(&amp;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#535Next" title='Next' data-ref="535Next" data-ref-filename="535Next">Next</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#536SrcReg" title='SrcReg' data-ref="536SrcReg" data-ref-filename="536SrcReg">SrcReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#537SrcReg2" title='SrcReg2' data-ref="537SrcReg2" data-ref-filename="537SrcReg2">SrcReg2</a>, <a class="local col9 ref" href="#539CmpValue" title='CmpValue' data-ref="539CmpValue" data-ref-filename="539CmpValue">CmpValue</a>, &amp;<a class="local col4 ref" href="#534MI" title='MI' data-ref="534MI" data-ref-filename="534MI">MI</a>, <span class='refarg'><a class="local col0 ref" href="#540IsThumb1" title='IsThumb1' data-ref="540IsThumb1" data-ref-filename="540IsThumb1">IsThumb1</a></span>))</td></tr>
<tr><th id="3273">3273</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3274">3274</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3275">3275</th><td>}</td></tr>
<tr><th id="3276">3276</th><td></td></tr>
<tr><th id="3277">3277</th><td><em>bool</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo13FoldImmediateERNS_12MachineInstrES2_NS_8RegisterEPNS_19MachineRegisterInfoE" title='llvm::ARMBaseInstrInfo::FoldImmediate' data-ref="_ZNK4llvm16ARMBaseInstrInfo13FoldImmediateERNS_12MachineInstrES2_NS_8RegisterEPNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo13FoldImmediateERNS_12MachineInstrES2_NS_8RegisterEPNS_19MachineRegisterInfoE">FoldImmediate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="541UseMI" title='UseMI' data-type='llvm::MachineInstr &amp;' data-ref="541UseMI" data-ref-filename="541UseMI">UseMI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="542DefMI" title='DefMI' data-type='llvm::MachineInstr &amp;' data-ref="542DefMI" data-ref-filename="542DefMI">DefMI</dfn>,</td></tr>
<tr><th id="3278">3278</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="543Reg" title='Reg' data-type='llvm::Register' data-ref="543Reg" data-ref-filename="543Reg">Reg</dfn>,</td></tr>
<tr><th id="3279">3279</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col4 decl" id="544MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="544MRI" data-ref-filename="544MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="3280">3280</th><td>  <i>// Fold large immediates into add, sub, or, xor.</i></td></tr>
<tr><th id="3281">3281</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="545DefOpc" title='DefOpc' data-type='unsigned int' data-ref="545DefOpc" data-ref-filename="545DefOpc">DefOpc</dfn> = <a class="local col2 ref" href="#542DefMI" title='DefMI' data-ref="542DefMI" data-ref-filename="542DefMI">DefMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="3282">3282</th><td>  <b>if</b> (<a class="local col5 ref" href="#545DefOpc" title='DefOpc' data-ref="545DefOpc" data-ref-filename="545DefOpc">DefOpc</a> != <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2MOVi32imm" title='llvm::ARM::t2MOVi32imm' data-ref="llvm::ARM::t2MOVi32imm" data-ref-filename="llvm..ARM..t2MOVi32imm">t2MOVi32imm</a> &amp;&amp; <a class="local col5 ref" href="#545DefOpc" title='DefOpc' data-ref="545DefOpc" data-ref-filename="545DefOpc">DefOpc</a> != <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MOVi32imm" title='llvm::ARM::MOVi32imm' data-ref="llvm::ARM::MOVi32imm" data-ref-filename="llvm..ARM..MOVi32imm">MOVi32imm</a>)</td></tr>
<tr><th id="3283">3283</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3284">3284</th><td>  <b>if</b> (!<a class="local col2 ref" href="#542DefMI" title='DefMI' data-ref="542DefMI" data-ref-filename="542DefMI">DefMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="3285">3285</th><td>    <i>// Could be t2MOVi32imm @xx</i></td></tr>
<tr><th id="3286">3286</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3287">3287</th><td></td></tr>
<tr><th id="3288">3288</th><td>  <b>if</b> (!<a class="local col4 ref" href="#544MRI" title='MRI' data-ref="544MRI" data-ref-filename="544MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE" title='llvm::MachineRegisterInfo::hasOneNonDBGUse' data-ref="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE">hasOneNonDBGUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#543Reg" title='Reg' data-ref="543Reg" data-ref-filename="543Reg">Reg</a>))</td></tr>
<tr><th id="3289">3289</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3290">3290</th><td></td></tr>
<tr><th id="3291">3291</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col6 decl" id="546DefMCID" title='DefMCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="546DefMCID" data-ref-filename="546DefMCID">DefMCID</dfn> = <a class="local col2 ref" href="#542DefMI" title='DefMI' data-ref="542DefMI" data-ref-filename="542DefMI">DefMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="3292">3292</th><td>  <b>if</b> (<a class="local col6 ref" href="#546DefMCID" title='DefMCID' data-ref="546DefMCID" data-ref-filename="546DefMCID">DefMCID</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14hasOptionalDefEv" title='llvm::MCInstrDesc::hasOptionalDef' data-ref="_ZNK4llvm11MCInstrDesc14hasOptionalDefEv" data-ref-filename="_ZNK4llvm11MCInstrDesc14hasOptionalDefEv">hasOptionalDef</a>()) {</td></tr>
<tr><th id="3293">3293</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="547NumOps" title='NumOps' data-type='unsigned int' data-ref="547NumOps" data-ref-filename="547NumOps">NumOps</dfn> = <a class="local col6 ref" href="#546DefMCID" title='DefMCID' data-ref="546DefMCID" data-ref-filename="546DefMCID">DefMCID</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="3294">3294</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="548MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="548MO" data-ref-filename="548MO">MO</dfn> = <a class="local col2 ref" href="#542DefMI" title='DefMI' data-ref="542DefMI" data-ref-filename="542DefMI">DefMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#547NumOps" title='NumOps' data-ref="547NumOps" data-ref-filename="547NumOps">NumOps</a> - <var>1</var>);</td></tr>
<tr><th id="3295">3295</th><td>    <b>if</b> (<a class="local col8 ref" href="#548MO" title='MO' data-ref="548MO" data-ref-filename="548MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::CPSR" title='llvm::ARM::CPSR' data-ref="llvm::ARM::CPSR" data-ref-filename="llvm..ARM..CPSR">CPSR</a> &amp;&amp; !<a class="local col8 ref" href="#548MO" title='MO' data-ref="548MO" data-ref-filename="548MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv" data-ref-filename="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>())</td></tr>
<tr><th id="3296">3296</th><td>      <i>// If DefMI defines CPSR and it is not dead, it's obviously not safe</i></td></tr>
<tr><th id="3297">3297</th><td><i>      // to delete DefMI.</i></td></tr>
<tr><th id="3298">3298</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3299">3299</th><td>  }</td></tr>
<tr><th id="3300">3300</th><td></td></tr>
<tr><th id="3301">3301</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col9 decl" id="549UseMCID" title='UseMCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="549UseMCID" data-ref-filename="549UseMCID">UseMCID</dfn> = <a class="local col1 ref" href="#541UseMI" title='UseMI' data-ref="541UseMI" data-ref-filename="541UseMI">UseMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="3302">3302</th><td>  <b>if</b> (<a class="local col9 ref" href="#549UseMCID" title='UseMCID' data-ref="549UseMCID" data-ref-filename="549UseMCID">UseMCID</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14hasOptionalDefEv" title='llvm::MCInstrDesc::hasOptionalDef' data-ref="_ZNK4llvm11MCInstrDesc14hasOptionalDefEv" data-ref-filename="_ZNK4llvm11MCInstrDesc14hasOptionalDefEv">hasOptionalDef</a>()) {</td></tr>
<tr><th id="3303">3303</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="550NumOps" title='NumOps' data-type='unsigned int' data-ref="550NumOps" data-ref-filename="550NumOps">NumOps</dfn> = <a class="local col9 ref" href="#549UseMCID" title='UseMCID' data-ref="549UseMCID" data-ref-filename="549UseMCID">UseMCID</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="3304">3304</th><td>    <b>if</b> (<a class="local col1 ref" href="#541UseMI" title='UseMI' data-ref="541UseMI" data-ref-filename="541UseMI">UseMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#550NumOps" title='NumOps' data-ref="550NumOps" data-ref-filename="550NumOps">NumOps</a> - <var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::CPSR" title='llvm::ARM::CPSR' data-ref="llvm::ARM::CPSR" data-ref-filename="llvm..ARM..CPSR">CPSR</a>)</td></tr>
<tr><th id="3305">3305</th><td>      <i>// If the instruction sets the flag, do not attempt this optimization</i></td></tr>
<tr><th id="3306">3306</th><td><i>      // since it may change the semantics of the code.</i></td></tr>
<tr><th id="3307">3307</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3308">3308</th><td>  }</td></tr>
<tr><th id="3309">3309</th><td></td></tr>
<tr><th id="3310">3310</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="551UseOpc" title='UseOpc' data-type='unsigned int' data-ref="551UseOpc" data-ref-filename="551UseOpc">UseOpc</dfn> = <a class="local col1 ref" href="#541UseMI" title='UseMI' data-ref="541UseMI" data-ref-filename="541UseMI">UseMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="3311">3311</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="552NewUseOpc" title='NewUseOpc' data-type='unsigned int' data-ref="552NewUseOpc" data-ref-filename="552NewUseOpc">NewUseOpc</dfn> = <var>0</var>;</td></tr>
<tr><th id="3312">3312</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col3 decl" id="553ImmVal" title='ImmVal' data-type='uint32_t' data-ref="553ImmVal" data-ref-filename="553ImmVal">ImmVal</dfn> = (<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>)<a class="local col2 ref" href="#542DefMI" title='DefMI' data-ref="542DefMI" data-ref-filename="542DefMI">DefMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="3313">3313</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col4 decl" id="554SOImmValV1" title='SOImmValV1' data-type='uint32_t' data-ref="554SOImmValV1" data-ref-filename="554SOImmValV1">SOImmValV1</dfn> = <var>0</var>, <dfn class="local col5 decl" id="555SOImmValV2" title='SOImmValV2' data-type='uint32_t' data-ref="555SOImmValV2" data-ref-filename="555SOImmValV2">SOImmValV2</dfn> = <var>0</var>;</td></tr>
<tr><th id="3314">3314</th><td>  <em>bool</em> <dfn class="local col6 decl" id="556Commute" title='Commute' data-type='bool' data-ref="556Commute" data-ref-filename="556Commute">Commute</dfn> = <b>false</b>;</td></tr>
<tr><th id="3315">3315</th><td>  <b>switch</b> (<a class="local col1 ref" href="#551UseOpc" title='UseOpc' data-ref="551UseOpc" data-ref-filename="551UseOpc">UseOpc</a>) {</td></tr>
<tr><th id="3316">3316</th><td>  <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3317">3317</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::SUBrr" title='llvm::ARM::SUBrr' data-ref="llvm::ARM::SUBrr" data-ref-filename="llvm..ARM..SUBrr">SUBrr</a>:</td></tr>
<tr><th id="3318">3318</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::ADDrr" title='llvm::ARM::ADDrr' data-ref="llvm::ARM::ADDrr" data-ref-filename="llvm..ARM..ADDrr">ADDrr</a>:</td></tr>
<tr><th id="3319">3319</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::ORRrr" title='llvm::ARM::ORRrr' data-ref="llvm::ARM::ORRrr" data-ref-filename="llvm..ARM..ORRrr">ORRrr</a>:</td></tr>
<tr><th id="3320">3320</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::EORrr" title='llvm::ARM::EORrr' data-ref="llvm::ARM::EORrr" data-ref-filename="llvm..ARM..EORrr">EORrr</a>:</td></tr>
<tr><th id="3321">3321</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2SUBrr" title='llvm::ARM::t2SUBrr' data-ref="llvm::ARM::t2SUBrr" data-ref-filename="llvm..ARM..t2SUBrr">t2SUBrr</a>:</td></tr>
<tr><th id="3322">3322</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2ADDrr" title='llvm::ARM::t2ADDrr' data-ref="llvm::ARM::t2ADDrr" data-ref-filename="llvm..ARM..t2ADDrr">t2ADDrr</a>:</td></tr>
<tr><th id="3323">3323</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2ORRrr" title='llvm::ARM::t2ORRrr' data-ref="llvm::ARM::t2ORRrr" data-ref-filename="llvm..ARM..t2ORRrr">t2ORRrr</a>:</td></tr>
<tr><th id="3324">3324</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2EORrr" title='llvm::ARM::t2EORrr' data-ref="llvm::ARM::t2EORrr" data-ref-filename="llvm..ARM..t2EORrr">t2EORrr</a>: {</td></tr>
<tr><th id="3325">3325</th><td>    <a class="local col6 ref" href="#556Commute" title='Commute' data-ref="556Commute" data-ref-filename="556Commute">Commute</a> = <a class="local col1 ref" href="#541UseMI" title='UseMI' data-ref="541UseMI" data-ref-filename="541UseMI">UseMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneERKS0_" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneERKS0_" data-ref-filename="_ZNK4llvm8RegisterneERKS0_">!=</a> <a class="local col3 ref" href="#543Reg" title='Reg' data-ref="543Reg" data-ref-filename="543Reg">Reg</a>;</td></tr>
<tr><th id="3326">3326</th><td>    <b>switch</b> (<a class="local col1 ref" href="#551UseOpc" title='UseOpc' data-ref="551UseOpc" data-ref-filename="551UseOpc">UseOpc</a>) {</td></tr>
<tr><th id="3327">3327</th><td>    <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="3328">3328</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::ADDrr" title='llvm::ARM::ADDrr' data-ref="llvm::ARM::ADDrr" data-ref-filename="llvm..ARM..ADDrr">ADDrr</a>:</td></tr>
<tr><th id="3329">3329</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::SUBrr" title='llvm::ARM::SUBrr' data-ref="llvm::ARM::SUBrr" data-ref-filename="llvm..ARM..SUBrr">SUBrr</a>:</td></tr>
<tr><th id="3330">3330</th><td>      <b>if</b> (<a class="local col1 ref" href="#551UseOpc" title='UseOpc' data-ref="551UseOpc" data-ref-filename="551UseOpc">UseOpc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::SUBrr" title='llvm::ARM::SUBrr' data-ref="llvm::ARM::SUBrr" data-ref-filename="llvm..ARM..SUBrr">SUBrr</a> &amp;&amp; <a class="local col6 ref" href="#556Commute" title='Commute' data-ref="556Commute" data-ref-filename="556Commute">Commute</a>)</td></tr>
<tr><th id="3331">3331</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3332">3332</th><td></td></tr>
<tr><th id="3333">3333</th><td>      <i>// ADD/SUB are special because they're essentially the same operation, so</i></td></tr>
<tr><th id="3334">3334</th><td><i>      // we can handle a larger range of immediates.</i></td></tr>
<tr><th id="3335">3335</th><td>      <b>if</b> (<span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM17isSOImmTwoPartValEj" title='llvm::ARM_AM::isSOImmTwoPartVal' data-ref="_ZN4llvm6ARM_AM17isSOImmTwoPartValEj" data-ref-filename="_ZN4llvm6ARM_AM17isSOImmTwoPartValEj">isSOImmTwoPartVal</a>(<a class="local col3 ref" href="#553ImmVal" title='ImmVal' data-ref="553ImmVal" data-ref-filename="553ImmVal">ImmVal</a>))</td></tr>
<tr><th id="3336">3336</th><td>        <a class="local col2 ref" href="#552NewUseOpc" title='NewUseOpc' data-ref="552NewUseOpc" data-ref-filename="552NewUseOpc">NewUseOpc</a> = <a class="local col1 ref" href="#551UseOpc" title='UseOpc' data-ref="551UseOpc" data-ref-filename="551UseOpc">UseOpc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::ADDrr" title='llvm::ARM::ADDrr' data-ref="llvm::ARM::ADDrr" data-ref-filename="llvm..ARM..ADDrr">ADDrr</a> ? <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::ADDri" title='llvm::ARM::ADDri' data-ref="llvm::ARM::ADDri" data-ref-filename="llvm..ARM..ADDri">ADDri</a> : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::SUBri" title='llvm::ARM::SUBri' data-ref="llvm::ARM::SUBri" data-ref-filename="llvm..ARM..SUBri">SUBri</a>;</td></tr>
<tr><th id="3337">3337</th><td>      <b>else</b> <b>if</b> (<span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM17isSOImmTwoPartValEj" title='llvm::ARM_AM::isSOImmTwoPartVal' data-ref="_ZN4llvm6ARM_AM17isSOImmTwoPartValEj" data-ref-filename="_ZN4llvm6ARM_AM17isSOImmTwoPartValEj">isSOImmTwoPartVal</a>(-<a class="local col3 ref" href="#553ImmVal" title='ImmVal' data-ref="553ImmVal" data-ref-filename="553ImmVal">ImmVal</a>)) {</td></tr>
<tr><th id="3338">3338</th><td>        <a class="local col3 ref" href="#553ImmVal" title='ImmVal' data-ref="553ImmVal" data-ref-filename="553ImmVal">ImmVal</a> = -<a class="local col3 ref" href="#553ImmVal" title='ImmVal' data-ref="553ImmVal" data-ref-filename="553ImmVal">ImmVal</a>;</td></tr>
<tr><th id="3339">3339</th><td>        <a class="local col2 ref" href="#552NewUseOpc" title='NewUseOpc' data-ref="552NewUseOpc" data-ref-filename="552NewUseOpc">NewUseOpc</a> = <a class="local col1 ref" href="#551UseOpc" title='UseOpc' data-ref="551UseOpc" data-ref-filename="551UseOpc">UseOpc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::ADDrr" title='llvm::ARM::ADDrr' data-ref="llvm::ARM::ADDrr" data-ref-filename="llvm..ARM..ADDrr">ADDrr</a> ? <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::SUBri" title='llvm::ARM::SUBri' data-ref="llvm::ARM::SUBri" data-ref-filename="llvm..ARM..SUBri">SUBri</a> : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::ADDri" title='llvm::ARM::ADDri' data-ref="llvm::ARM::ADDri" data-ref-filename="llvm..ARM..ADDri">ADDri</a>;</td></tr>
<tr><th id="3340">3340</th><td>      } <b>else</b></td></tr>
<tr><th id="3341">3341</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3342">3342</th><td>      <a class="local col4 ref" href="#554SOImmValV1" title='SOImmValV1' data-ref="554SOImmValV1" data-ref-filename="554SOImmValV1">SOImmValV1</a> = (<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>)<span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM20getSOImmTwoPartFirstEj" title='llvm::ARM_AM::getSOImmTwoPartFirst' data-ref="_ZN4llvm6ARM_AM20getSOImmTwoPartFirstEj" data-ref-filename="_ZN4llvm6ARM_AM20getSOImmTwoPartFirstEj">getSOImmTwoPartFirst</a>(<a class="local col3 ref" href="#553ImmVal" title='ImmVal' data-ref="553ImmVal" data-ref-filename="553ImmVal">ImmVal</a>);</td></tr>
<tr><th id="3343">3343</th><td>      <a class="local col5 ref" href="#555SOImmValV2" title='SOImmValV2' data-ref="555SOImmValV2" data-ref-filename="555SOImmValV2">SOImmValV2</a> = (<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>)<span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM21getSOImmTwoPartSecondEj" title='llvm::ARM_AM::getSOImmTwoPartSecond' data-ref="_ZN4llvm6ARM_AM21getSOImmTwoPartSecondEj" data-ref-filename="_ZN4llvm6ARM_AM21getSOImmTwoPartSecondEj">getSOImmTwoPartSecond</a>(<a class="local col3 ref" href="#553ImmVal" title='ImmVal' data-ref="553ImmVal" data-ref-filename="553ImmVal">ImmVal</a>);</td></tr>
<tr><th id="3344">3344</th><td>      <b>break</b>;</td></tr>
<tr><th id="3345">3345</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::ORRrr" title='llvm::ARM::ORRrr' data-ref="llvm::ARM::ORRrr" data-ref-filename="llvm..ARM..ORRrr">ORRrr</a>:</td></tr>
<tr><th id="3346">3346</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::EORrr" title='llvm::ARM::EORrr' data-ref="llvm::ARM::EORrr" data-ref-filename="llvm..ARM..EORrr">EORrr</a>:</td></tr>
<tr><th id="3347">3347</th><td>      <b>if</b> (!<span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM17isSOImmTwoPartValEj" title='llvm::ARM_AM::isSOImmTwoPartVal' data-ref="_ZN4llvm6ARM_AM17isSOImmTwoPartValEj" data-ref-filename="_ZN4llvm6ARM_AM17isSOImmTwoPartValEj">isSOImmTwoPartVal</a>(<a class="local col3 ref" href="#553ImmVal" title='ImmVal' data-ref="553ImmVal" data-ref-filename="553ImmVal">ImmVal</a>))</td></tr>
<tr><th id="3348">3348</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3349">3349</th><td>      <a class="local col4 ref" href="#554SOImmValV1" title='SOImmValV1' data-ref="554SOImmValV1" data-ref-filename="554SOImmValV1">SOImmValV1</a> = (<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>)<span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM20getSOImmTwoPartFirstEj" title='llvm::ARM_AM::getSOImmTwoPartFirst' data-ref="_ZN4llvm6ARM_AM20getSOImmTwoPartFirstEj" data-ref-filename="_ZN4llvm6ARM_AM20getSOImmTwoPartFirstEj">getSOImmTwoPartFirst</a>(<a class="local col3 ref" href="#553ImmVal" title='ImmVal' data-ref="553ImmVal" data-ref-filename="553ImmVal">ImmVal</a>);</td></tr>
<tr><th id="3350">3350</th><td>      <a class="local col5 ref" href="#555SOImmValV2" title='SOImmValV2' data-ref="555SOImmValV2" data-ref-filename="555SOImmValV2">SOImmValV2</a> = (<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>)<span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM21getSOImmTwoPartSecondEj" title='llvm::ARM_AM::getSOImmTwoPartSecond' data-ref="_ZN4llvm6ARM_AM21getSOImmTwoPartSecondEj" data-ref-filename="_ZN4llvm6ARM_AM21getSOImmTwoPartSecondEj">getSOImmTwoPartSecond</a>(<a class="local col3 ref" href="#553ImmVal" title='ImmVal' data-ref="553ImmVal" data-ref-filename="553ImmVal">ImmVal</a>);</td></tr>
<tr><th id="3351">3351</th><td>      <b>switch</b> (<a class="local col1 ref" href="#551UseOpc" title='UseOpc' data-ref="551UseOpc" data-ref-filename="551UseOpc">UseOpc</a>) {</td></tr>
<tr><th id="3352">3352</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="3353">3353</th><td>      <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::ORRrr" title='llvm::ARM::ORRrr' data-ref="llvm::ARM::ORRrr" data-ref-filename="llvm..ARM..ORRrr">ORRrr</a>: <a class="local col2 ref" href="#552NewUseOpc" title='NewUseOpc' data-ref="552NewUseOpc" data-ref-filename="552NewUseOpc">NewUseOpc</a> = <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::ORRri" title='llvm::ARM::ORRri' data-ref="llvm::ARM::ORRri" data-ref-filename="llvm..ARM..ORRri">ORRri</a>; <b>break</b>;</td></tr>
<tr><th id="3354">3354</th><td>      <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::EORrr" title='llvm::ARM::EORrr' data-ref="llvm::ARM::EORrr" data-ref-filename="llvm..ARM..EORrr">EORrr</a>: <a class="local col2 ref" href="#552NewUseOpc" title='NewUseOpc' data-ref="552NewUseOpc" data-ref-filename="552NewUseOpc">NewUseOpc</a> = <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::EORri" title='llvm::ARM::EORri' data-ref="llvm::ARM::EORri" data-ref-filename="llvm..ARM..EORri">EORri</a>; <b>break</b>;</td></tr>
<tr><th id="3355">3355</th><td>      }</td></tr>
<tr><th id="3356">3356</th><td>      <b>break</b>;</td></tr>
<tr><th id="3357">3357</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2ADDrr" title='llvm::ARM::t2ADDrr' data-ref="llvm::ARM::t2ADDrr" data-ref-filename="llvm..ARM..t2ADDrr">t2ADDrr</a>:</td></tr>
<tr><th id="3358">3358</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2SUBrr" title='llvm::ARM::t2SUBrr' data-ref="llvm::ARM::t2SUBrr" data-ref-filename="llvm..ARM..t2SUBrr">t2SUBrr</a>: {</td></tr>
<tr><th id="3359">3359</th><td>      <b>if</b> (<a class="local col1 ref" href="#551UseOpc" title='UseOpc' data-ref="551UseOpc" data-ref-filename="551UseOpc">UseOpc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2SUBrr" title='llvm::ARM::t2SUBrr' data-ref="llvm::ARM::t2SUBrr" data-ref-filename="llvm..ARM..t2SUBrr">t2SUBrr</a> &amp;&amp; <a class="local col6 ref" href="#556Commute" title='Commute' data-ref="556Commute" data-ref-filename="556Commute">Commute</a>)</td></tr>
<tr><th id="3360">3360</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3361">3361</th><td></td></tr>
<tr><th id="3362">3362</th><td>      <i>// ADD/SUB are special because they're essentially the same operation, so</i></td></tr>
<tr><th id="3363">3363</th><td><i>      // we can handle a larger range of immediates.</i></td></tr>
<tr><th id="3364">3364</th><td>      <em>const</em> <em>bool</em> <dfn class="local col7 decl" id="557ToSP" title='ToSP' data-type='const bool' data-ref="557ToSP" data-ref-filename="557ToSP">ToSP</dfn> = <a class="local col2 ref" href="#542DefMI" title='DefMI' data-ref="542DefMI" data-ref-filename="542DefMI">DefMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::SP" title='llvm::ARM::SP' data-ref="llvm::ARM::SP" data-ref-filename="llvm..ARM..SP">SP</a>;</td></tr>
<tr><th id="3365">3365</th><td>      <em>const</em> <em>unsigned</em> <dfn class="local col8 decl" id="558t2ADD" title='t2ADD' data-type='const unsigned int' data-ref="558t2ADD" data-ref-filename="558t2ADD">t2ADD</dfn> = <a class="local col7 ref" href="#557ToSP" title='ToSP' data-ref="557ToSP" data-ref-filename="557ToSP">ToSP</a> ? <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2ADDspImm" title='llvm::ARM::t2ADDspImm' data-ref="llvm::ARM::t2ADDspImm" data-ref-filename="llvm..ARM..t2ADDspImm">t2ADDspImm</a> : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2ADDri" title='llvm::ARM::t2ADDri' data-ref="llvm::ARM::t2ADDri" data-ref-filename="llvm..ARM..t2ADDri">t2ADDri</a>;</td></tr>
<tr><th id="3366">3366</th><td>      <em>const</em> <em>unsigned</em> <dfn class="local col9 decl" id="559t2SUB" title='t2SUB' data-type='const unsigned int' data-ref="559t2SUB" data-ref-filename="559t2SUB">t2SUB</dfn> = <a class="local col7 ref" href="#557ToSP" title='ToSP' data-ref="557ToSP" data-ref-filename="557ToSP">ToSP</a> ? <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2SUBspImm" title='llvm::ARM::t2SUBspImm' data-ref="llvm::ARM::t2SUBspImm" data-ref-filename="llvm..ARM..t2SUBspImm">t2SUBspImm</a> : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2SUBri" title='llvm::ARM::t2SUBri' data-ref="llvm::ARM::t2SUBri" data-ref-filename="llvm..ARM..t2SUBri">t2SUBri</a>;</td></tr>
<tr><th id="3367">3367</th><td>      <b>if</b> (<span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM19isT2SOImmTwoPartValEj" title='llvm::ARM_AM::isT2SOImmTwoPartVal' data-ref="_ZN4llvm6ARM_AM19isT2SOImmTwoPartValEj" data-ref-filename="_ZN4llvm6ARM_AM19isT2SOImmTwoPartValEj">isT2SOImmTwoPartVal</a>(<a class="local col3 ref" href="#553ImmVal" title='ImmVal' data-ref="553ImmVal" data-ref-filename="553ImmVal">ImmVal</a>))</td></tr>
<tr><th id="3368">3368</th><td>        <a class="local col2 ref" href="#552NewUseOpc" title='NewUseOpc' data-ref="552NewUseOpc" data-ref-filename="552NewUseOpc">NewUseOpc</a> = <a class="local col1 ref" href="#551UseOpc" title='UseOpc' data-ref="551UseOpc" data-ref-filename="551UseOpc">UseOpc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2ADDrr" title='llvm::ARM::t2ADDrr' data-ref="llvm::ARM::t2ADDrr" data-ref-filename="llvm..ARM..t2ADDrr">t2ADDrr</a> ? <a class="local col8 ref" href="#558t2ADD" title='t2ADD' data-ref="558t2ADD" data-ref-filename="558t2ADD">t2ADD</a> : <a class="local col9 ref" href="#559t2SUB" title='t2SUB' data-ref="559t2SUB" data-ref-filename="559t2SUB">t2SUB</a>;</td></tr>
<tr><th id="3369">3369</th><td>      <b>else</b> <b>if</b> (<span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM19isT2SOImmTwoPartValEj" title='llvm::ARM_AM::isT2SOImmTwoPartVal' data-ref="_ZN4llvm6ARM_AM19isT2SOImmTwoPartValEj" data-ref-filename="_ZN4llvm6ARM_AM19isT2SOImmTwoPartValEj">isT2SOImmTwoPartVal</a>(-<a class="local col3 ref" href="#553ImmVal" title='ImmVal' data-ref="553ImmVal" data-ref-filename="553ImmVal">ImmVal</a>)) {</td></tr>
<tr><th id="3370">3370</th><td>        <a class="local col3 ref" href="#553ImmVal" title='ImmVal' data-ref="553ImmVal" data-ref-filename="553ImmVal">ImmVal</a> = -<a class="local col3 ref" href="#553ImmVal" title='ImmVal' data-ref="553ImmVal" data-ref-filename="553ImmVal">ImmVal</a>;</td></tr>
<tr><th id="3371">3371</th><td>        <a class="local col2 ref" href="#552NewUseOpc" title='NewUseOpc' data-ref="552NewUseOpc" data-ref-filename="552NewUseOpc">NewUseOpc</a> = <a class="local col1 ref" href="#551UseOpc" title='UseOpc' data-ref="551UseOpc" data-ref-filename="551UseOpc">UseOpc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2ADDrr" title='llvm::ARM::t2ADDrr' data-ref="llvm::ARM::t2ADDrr" data-ref-filename="llvm..ARM..t2ADDrr">t2ADDrr</a> ? <a class="local col9 ref" href="#559t2SUB" title='t2SUB' data-ref="559t2SUB" data-ref-filename="559t2SUB">t2SUB</a> : <a class="local col8 ref" href="#558t2ADD" title='t2ADD' data-ref="558t2ADD" data-ref-filename="558t2ADD">t2ADD</a>;</td></tr>
<tr><th id="3372">3372</th><td>      } <b>else</b></td></tr>
<tr><th id="3373">3373</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3374">3374</th><td>      <a class="local col4 ref" href="#554SOImmValV1" title='SOImmValV1' data-ref="554SOImmValV1" data-ref-filename="554SOImmValV1">SOImmValV1</a> = (<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>)<span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM22getT2SOImmTwoPartFirstEj" title='llvm::ARM_AM::getT2SOImmTwoPartFirst' data-ref="_ZN4llvm6ARM_AM22getT2SOImmTwoPartFirstEj" data-ref-filename="_ZN4llvm6ARM_AM22getT2SOImmTwoPartFirstEj">getT2SOImmTwoPartFirst</a>(<a class="local col3 ref" href="#553ImmVal" title='ImmVal' data-ref="553ImmVal" data-ref-filename="553ImmVal">ImmVal</a>);</td></tr>
<tr><th id="3375">3375</th><td>      <a class="local col5 ref" href="#555SOImmValV2" title='SOImmValV2' data-ref="555SOImmValV2" data-ref-filename="555SOImmValV2">SOImmValV2</a> = (<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>)<span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM23getT2SOImmTwoPartSecondEj" title='llvm::ARM_AM::getT2SOImmTwoPartSecond' data-ref="_ZN4llvm6ARM_AM23getT2SOImmTwoPartSecondEj" data-ref-filename="_ZN4llvm6ARM_AM23getT2SOImmTwoPartSecondEj">getT2SOImmTwoPartSecond</a>(<a class="local col3 ref" href="#553ImmVal" title='ImmVal' data-ref="553ImmVal" data-ref-filename="553ImmVal">ImmVal</a>);</td></tr>
<tr><th id="3376">3376</th><td>      <b>break</b>;</td></tr>
<tr><th id="3377">3377</th><td>    }</td></tr>
<tr><th id="3378">3378</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2ORRrr" title='llvm::ARM::t2ORRrr' data-ref="llvm::ARM::t2ORRrr" data-ref-filename="llvm..ARM..t2ORRrr">t2ORRrr</a>:</td></tr>
<tr><th id="3379">3379</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2EORrr" title='llvm::ARM::t2EORrr' data-ref="llvm::ARM::t2EORrr" data-ref-filename="llvm..ARM..t2EORrr">t2EORrr</a>:</td></tr>
<tr><th id="3380">3380</th><td>      <b>if</b> (!<span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM19isT2SOImmTwoPartValEj" title='llvm::ARM_AM::isT2SOImmTwoPartVal' data-ref="_ZN4llvm6ARM_AM19isT2SOImmTwoPartValEj" data-ref-filename="_ZN4llvm6ARM_AM19isT2SOImmTwoPartValEj">isT2SOImmTwoPartVal</a>(<a class="local col3 ref" href="#553ImmVal" title='ImmVal' data-ref="553ImmVal" data-ref-filename="553ImmVal">ImmVal</a>))</td></tr>
<tr><th id="3381">3381</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3382">3382</th><td>      <a class="local col4 ref" href="#554SOImmValV1" title='SOImmValV1' data-ref="554SOImmValV1" data-ref-filename="554SOImmValV1">SOImmValV1</a> = (<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>)<span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM22getT2SOImmTwoPartFirstEj" title='llvm::ARM_AM::getT2SOImmTwoPartFirst' data-ref="_ZN4llvm6ARM_AM22getT2SOImmTwoPartFirstEj" data-ref-filename="_ZN4llvm6ARM_AM22getT2SOImmTwoPartFirstEj">getT2SOImmTwoPartFirst</a>(<a class="local col3 ref" href="#553ImmVal" title='ImmVal' data-ref="553ImmVal" data-ref-filename="553ImmVal">ImmVal</a>);</td></tr>
<tr><th id="3383">3383</th><td>      <a class="local col5 ref" href="#555SOImmValV2" title='SOImmValV2' data-ref="555SOImmValV2" data-ref-filename="555SOImmValV2">SOImmValV2</a> = (<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>)<span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM23getT2SOImmTwoPartSecondEj" title='llvm::ARM_AM::getT2SOImmTwoPartSecond' data-ref="_ZN4llvm6ARM_AM23getT2SOImmTwoPartSecondEj" data-ref-filename="_ZN4llvm6ARM_AM23getT2SOImmTwoPartSecondEj">getT2SOImmTwoPartSecond</a>(<a class="local col3 ref" href="#553ImmVal" title='ImmVal' data-ref="553ImmVal" data-ref-filename="553ImmVal">ImmVal</a>);</td></tr>
<tr><th id="3384">3384</th><td>      <b>switch</b> (<a class="local col1 ref" href="#551UseOpc" title='UseOpc' data-ref="551UseOpc" data-ref-filename="551UseOpc">UseOpc</a>) {</td></tr>
<tr><th id="3385">3385</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="3386">3386</th><td>      <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2ORRrr" title='llvm::ARM::t2ORRrr' data-ref="llvm::ARM::t2ORRrr" data-ref-filename="llvm..ARM..t2ORRrr">t2ORRrr</a>: <a class="local col2 ref" href="#552NewUseOpc" title='NewUseOpc' data-ref="552NewUseOpc" data-ref-filename="552NewUseOpc">NewUseOpc</a> = <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2ORRri" title='llvm::ARM::t2ORRri' data-ref="llvm::ARM::t2ORRri" data-ref-filename="llvm..ARM..t2ORRri">t2ORRri</a>; <b>break</b>;</td></tr>
<tr><th id="3387">3387</th><td>      <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2EORrr" title='llvm::ARM::t2EORrr' data-ref="llvm::ARM::t2EORrr" data-ref-filename="llvm..ARM..t2EORrr">t2EORrr</a>: <a class="local col2 ref" href="#552NewUseOpc" title='NewUseOpc' data-ref="552NewUseOpc" data-ref-filename="552NewUseOpc">NewUseOpc</a> = <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2EORri" title='llvm::ARM::t2EORri' data-ref="llvm::ARM::t2EORri" data-ref-filename="llvm..ARM..t2EORri">t2EORri</a>; <b>break</b>;</td></tr>
<tr><th id="3388">3388</th><td>      }</td></tr>
<tr><th id="3389">3389</th><td>      <b>break</b>;</td></tr>
<tr><th id="3390">3390</th><td>    }</td></tr>
<tr><th id="3391">3391</th><td>  }</td></tr>
<tr><th id="3392">3392</th><td>  }</td></tr>
<tr><th id="3393">3393</th><td></td></tr>
<tr><th id="3394">3394</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="560OpIdx" title='OpIdx' data-type='unsigned int' data-ref="560OpIdx" data-ref-filename="560OpIdx">OpIdx</dfn> = <a class="local col6 ref" href="#556Commute" title='Commute' data-ref="556Commute" data-ref-filename="556Commute">Commute</a> ? <var>2</var> : <var>1</var>;</td></tr>
<tr><th id="3395">3395</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="561Reg1" title='Reg1' data-type='llvm::Register' data-ref="561Reg1" data-ref-filename="561Reg1">Reg1</dfn> = <a class="local col1 ref" href="#541UseMI" title='UseMI' data-ref="541UseMI" data-ref-filename="541UseMI">UseMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#560OpIdx" title='OpIdx' data-ref="560OpIdx" data-ref-filename="560OpIdx">OpIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3396">3396</th><td>  <em>bool</em> <dfn class="local col2 decl" id="562isKill" title='isKill' data-type='bool' data-ref="562isKill" data-ref-filename="562isKill">isKill</dfn> = <a class="local col1 ref" href="#541UseMI" title='UseMI' data-ref="541UseMI" data-ref-filename="541UseMI">UseMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#560OpIdx" title='OpIdx' data-ref="560OpIdx" data-ref-filename="560OpIdx">OpIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>();</td></tr>
<tr><th id="3397">3397</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="563TRC" title='TRC' data-type='const llvm::TargetRegisterClass *' data-ref="563TRC" data-ref-filename="563TRC">TRC</dfn> = <a class="local col4 ref" href="#544MRI" title='MRI' data-ref="544MRI" data-ref-filename="544MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#543Reg" title='Reg' data-ref="543Reg" data-ref-filename="543Reg">Reg</a>);</td></tr>
<tr><th id="3398">3398</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="564NewReg" title='NewReg' data-type='llvm::Register' data-ref="564NewReg" data-ref-filename="564NewReg">NewReg</dfn> = <a class="local col4 ref" href="#544MRI" title='MRI' data-ref="544MRI" data-ref-filename="544MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col3 ref" href="#563TRC" title='TRC' data-ref="563TRC" data-ref-filename="563TRC">TRC</a>);</td></tr>
<tr><th id="3399">3399</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col1 ref" href="#541UseMI" title='UseMI' data-ref="541UseMI" data-ref-filename="541UseMI">UseMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, <span class='refarg'><a class="local col1 ref" href="#541UseMI" title='UseMI' data-ref="541UseMI" data-ref-filename="541UseMI">UseMI</a></span>, <a class="local col1 ref" href="#541UseMI" title='UseMI' data-ref="541UseMI" data-ref-filename="541UseMI">UseMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col2 ref" href="#552NewUseOpc" title='NewUseOpc' data-ref="552NewUseOpc" data-ref-filename="552NewUseOpc">NewUseOpc</a>),</td></tr>
<tr><th id="3400">3400</th><td>          <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#564NewReg" title='NewReg' data-ref="564NewReg" data-ref-filename="564NewReg">NewReg</a>)</td></tr>
<tr><th id="3401">3401</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#561Reg1" title='Reg1' data-ref="561Reg1" data-ref-filename="561Reg1">Reg1</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col2 ref" href="#562isKill" title='isKill' data-ref="562isKill" data-ref-filename="562isKill">isKill</a>))</td></tr>
<tr><th id="3402">3402</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col4 ref" href="#554SOImmValV1" title='SOImmValV1' data-ref="554SOImmValV1" data-ref-filename="554SOImmValV1">SOImmValV1</a>)</td></tr>
<tr><th id="3403">3403</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>))</td></tr>
<tr><th id="3404">3404</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL10condCodeOpEj" title='llvm::condCodeOp' data-ref="_ZN4llvmL10condCodeOpEj" data-ref-filename="_ZN4llvmL10condCodeOpEj">condCodeOp</a>());</td></tr>
<tr><th id="3405">3405</th><td>  <a class="local col1 ref" href="#541UseMI" title='UseMI' data-ref="541UseMI" data-ref-filename="541UseMI">UseMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col2 ref" href="#552NewUseOpc" title='NewUseOpc' data-ref="552NewUseOpc" data-ref-filename="552NewUseOpc">NewUseOpc</a>));</td></tr>
<tr><th id="3406">3406</th><td>  <a class="local col1 ref" href="#541UseMI" title='UseMI' data-ref="541UseMI" data-ref-filename="541UseMI">UseMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#564NewReg" title='NewReg' data-ref="564NewReg" data-ref-filename="564NewReg">NewReg</a>);</td></tr>
<tr><th id="3407">3407</th><td>  <a class="local col1 ref" href="#541UseMI" title='UseMI' data-ref="541UseMI" data-ref-filename="541UseMI">UseMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb" data-ref-filename="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>();</td></tr>
<tr><th id="3408">3408</th><td>  <a class="local col1 ref" href="#541UseMI" title='UseMI' data-ref="541UseMI" data-ref-filename="541UseMI">UseMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateElj" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateElj" data-ref-filename="_ZN4llvm14MachineOperand17ChangeToImmediateElj">ChangeToImmediate</a>(<a class="local col5 ref" href="#555SOImmValV2" title='SOImmValV2' data-ref="555SOImmValV2" data-ref-filename="555SOImmValV2">SOImmValV2</a>);</td></tr>
<tr><th id="3409">3409</th><td>  <a class="local col2 ref" href="#542DefMI" title='DefMI' data-ref="542DefMI" data-ref-filename="542DefMI">DefMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="3410">3410</th><td>  <i>// FIXME: t2ADDrr should be split, as different rulles apply when writing to SP.</i></td></tr>
<tr><th id="3411">3411</th><td><i>  // Just as t2ADDri, that was split to [t2ADDri, t2ADDspImm].</i></td></tr>
<tr><th id="3412">3412</th><td><i>  // Then the below code will not be needed, as the input/output register</i></td></tr>
<tr><th id="3413">3413</th><td><i>  // classes will be rgpr or gprSP.</i></td></tr>
<tr><th id="3414">3414</th><td><i>  // For now, we fix the UseMI operand explicitly here:</i></td></tr>
<tr><th id="3415">3415</th><td>  <b>switch</b>(<a class="local col2 ref" href="#552NewUseOpc" title='NewUseOpc' data-ref="552NewUseOpc" data-ref-filename="552NewUseOpc">NewUseOpc</a>){</td></tr>
<tr><th id="3416">3416</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2ADDspImm" title='llvm::ARM::t2ADDspImm' data-ref="llvm::ARM::t2ADDspImm" data-ref-filename="llvm..ARM..t2ADDspImm">t2ADDspImm</a>:</td></tr>
<tr><th id="3417">3417</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2SUBspImm" title='llvm::ARM::t2SUBspImm' data-ref="llvm::ARM::t2SUBspImm" data-ref-filename="llvm..ARM..t2SUBspImm">t2SUBspImm</a>:</td></tr>
<tr><th id="3418">3418</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2ADDri" title='llvm::ARM::t2ADDri' data-ref="llvm::ARM::t2ADDri" data-ref-filename="llvm..ARM..t2ADDri">t2ADDri</a>:</td></tr>
<tr><th id="3419">3419</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2SUBri" title='llvm::ARM::t2SUBri' data-ref="llvm::ARM::t2SUBri" data-ref-filename="llvm..ARM..t2SUBri">t2SUBri</a>:</td></tr>
<tr><th id="3420">3420</th><td>      <a class="local col4 ref" href="#544MRI" title='MRI' data-ref="544MRI" data-ref-filename="544MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="local col1 ref" href="#541UseMI" title='UseMI' data-ref="541UseMI" data-ref-filename="541UseMI">UseMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col3 ref" href="#563TRC" title='TRC' data-ref="563TRC" data-ref-filename="563TRC">TRC</a>);</td></tr>
<tr><th id="3421">3421</th><td>  }</td></tr>
<tr><th id="3422">3422</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3423">3423</th><td>}</td></tr>
<tr><th id="3424">3424</th><td></td></tr>
<tr><th id="3425">3425</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZL23getNumMicroOpsSwiftLdStPKN4llvm18InstrItineraryDataERKNS_12MachineInstrE" title='getNumMicroOpsSwiftLdSt' data-type='unsigned int getNumMicroOpsSwiftLdSt(const llvm::InstrItineraryData * ItinData, const llvm::MachineInstr &amp; MI)' data-ref="_ZL23getNumMicroOpsSwiftLdStPKN4llvm18InstrItineraryDataERKNS_12MachineInstrE" data-ref-filename="_ZL23getNumMicroOpsSwiftLdStPKN4llvm18InstrItineraryDataERKNS_12MachineInstrE">getNumMicroOpsSwiftLdSt</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData" data-ref-filename="llvm..InstrItineraryData">InstrItineraryData</a> *<dfn class="local col5 decl" id="565ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="565ItinData" data-ref-filename="565ItinData">ItinData</dfn>,</td></tr>
<tr><th id="3426">3426</th><td>                                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="566MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="566MI" data-ref-filename="566MI">MI</dfn>) {</td></tr>
<tr><th id="3427">3427</th><td>  <b>switch</b> (<a class="local col6 ref" href="#566MI" title='MI' data-ref="566MI" data-ref-filename="566MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="3428">3428</th><td>  <b>default</b>: {</td></tr>
<tr><th id="3429">3429</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col7 decl" id="567Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="567Desc" data-ref-filename="567Desc">Desc</dfn> = <a class="local col6 ref" href="#566MI" title='MI' data-ref="566MI" data-ref-filename="566MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="3430">3430</th><td>    <em>int</em> <dfn class="local col8 decl" id="568UOps" title='UOps' data-type='int' data-ref="568UOps" data-ref-filename="568UOps">UOps</dfn> = <a class="local col5 ref" href="#565ItinData" title='ItinData' data-ref="565ItinData" data-ref-filename="565ItinData">ItinData</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrItineraries.h.html#_ZNK4llvm18InstrItineraryData14getNumMicroOpsEj" title='llvm::InstrItineraryData::getNumMicroOps' data-ref="_ZNK4llvm18InstrItineraryData14getNumMicroOpsEj" data-ref-filename="_ZNK4llvm18InstrItineraryData14getNumMicroOpsEj">getNumMicroOps</a>(<a class="local col7 ref" href="#567Desc" title='Desc' data-ref="567Desc" data-ref-filename="567Desc">Desc</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc13getSchedClassEv" title='llvm::MCInstrDesc::getSchedClass' data-ref="_ZNK4llvm11MCInstrDesc13getSchedClassEv" data-ref-filename="_ZNK4llvm11MCInstrDesc13getSchedClassEv">getSchedClass</a>());</td></tr>
<tr><th id="3431">3431</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(UOps &gt;= <var>0</var> &amp;&amp; <q>"bad # UOps"</q>);</td></tr>
<tr><th id="3432">3432</th><td>    <b>return</b> <a class="local col8 ref" href="#568UOps" title='UOps' data-ref="568UOps" data-ref-filename="568UOps">UOps</a>;</td></tr>
<tr><th id="3433">3433</th><td>  }</td></tr>
<tr><th id="3434">3434</th><td></td></tr>
<tr><th id="3435">3435</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDRrs" title='llvm::ARM::LDRrs' data-ref="llvm::ARM::LDRrs" data-ref-filename="llvm..ARM..LDRrs">LDRrs</a>:</td></tr>
<tr><th id="3436">3436</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDRBrs" title='llvm::ARM::LDRBrs' data-ref="llvm::ARM::LDRBrs" data-ref-filename="llvm..ARM..LDRBrs">LDRBrs</a>:</td></tr>
<tr><th id="3437">3437</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::STRrs" title='llvm::ARM::STRrs' data-ref="llvm::ARM::STRrs" data-ref-filename="llvm..ARM..STRrs">STRrs</a>:</td></tr>
<tr><th id="3438">3438</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::STRBrs" title='llvm::ARM::STRBrs' data-ref="llvm::ARM::STRBrs" data-ref-filename="llvm..ARM..STRBrs">STRBrs</a>: {</td></tr>
<tr><th id="3439">3439</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="569ShOpVal" title='ShOpVal' data-type='unsigned int' data-ref="569ShOpVal" data-ref-filename="569ShOpVal">ShOpVal</dfn> = <a class="local col6 ref" href="#566MI" title='MI' data-ref="566MI" data-ref-filename="566MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="3440">3440</th><td>    <em>bool</em> <dfn class="local col0 decl" id="570isSub" title='isSub' data-type='bool' data-ref="570isSub" data-ref-filename="570isSub">isSub</dfn> = <span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM8getAM2OpEj" title='llvm::ARM_AM::getAM2Op' data-ref="_ZN4llvm6ARM_AM8getAM2OpEj" data-ref-filename="_ZN4llvm6ARM_AM8getAM2OpEj">getAM2Op</a>(<a class="local col9 ref" href="#569ShOpVal" title='ShOpVal' data-ref="569ShOpVal" data-ref-filename="569ShOpVal">ShOpVal</a>) == <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::sub" title='llvm::ARM_AM::sub' data-ref="llvm::ARM_AM::sub" data-ref-filename="llvm..ARM_AM..sub">sub</a>;</td></tr>
<tr><th id="3441">3441</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="571ShImm" title='ShImm' data-type='unsigned int' data-ref="571ShImm" data-ref-filename="571ShImm">ShImm</dfn> = <span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM12getAM2OffsetEj" title='llvm::ARM_AM::getAM2Offset' data-ref="_ZN4llvm6ARM_AM12getAM2OffsetEj" data-ref-filename="_ZN4llvm6ARM_AM12getAM2OffsetEj">getAM2Offset</a>(<a class="local col9 ref" href="#569ShOpVal" title='ShOpVal' data-ref="569ShOpVal" data-ref-filename="569ShOpVal">ShOpVal</a>);</td></tr>
<tr><th id="3442">3442</th><td>    <b>if</b> (!<a class="local col0 ref" href="#570isSub" title='isSub' data-ref="570isSub" data-ref-filename="570isSub">isSub</a> &amp;&amp;</td></tr>
<tr><th id="3443">3443</th><td>        (<a class="local col1 ref" href="#571ShImm" title='ShImm' data-ref="571ShImm" data-ref-filename="571ShImm">ShImm</a> == <var>0</var> ||</td></tr>
<tr><th id="3444">3444</th><td>         ((<a class="local col1 ref" href="#571ShImm" title='ShImm' data-ref="571ShImm" data-ref-filename="571ShImm">ShImm</a> == <var>1</var> || <a class="local col1 ref" href="#571ShImm" title='ShImm' data-ref="571ShImm" data-ref-filename="571ShImm">ShImm</a> == <var>2</var> || <a class="local col1 ref" href="#571ShImm" title='ShImm' data-ref="571ShImm" data-ref-filename="571ShImm">ShImm</a> == <var>3</var>) &amp;&amp;</td></tr>
<tr><th id="3445">3445</th><td>          <span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM14getAM2ShiftOpcEj" title='llvm::ARM_AM::getAM2ShiftOpc' data-ref="_ZN4llvm6ARM_AM14getAM2ShiftOpcEj" data-ref-filename="_ZN4llvm6ARM_AM14getAM2ShiftOpcEj">getAM2ShiftOpc</a>(<a class="local col9 ref" href="#569ShOpVal" title='ShOpVal' data-ref="569ShOpVal" data-ref-filename="569ShOpVal">ShOpVal</a>) == <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::lsl" title='llvm::ARM_AM::lsl' data-ref="llvm::ARM_AM::lsl" data-ref-filename="llvm..ARM_AM..lsl">lsl</a>)))</td></tr>
<tr><th id="3446">3446</th><td>      <b>return</b> <var>1</var>;</td></tr>
<tr><th id="3447">3447</th><td>    <b>return</b> <var>2</var>;</td></tr>
<tr><th id="3448">3448</th><td>  }</td></tr>
<tr><th id="3449">3449</th><td></td></tr>
<tr><th id="3450">3450</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDRH" title='llvm::ARM::LDRH' data-ref="llvm::ARM::LDRH" data-ref-filename="llvm..ARM..LDRH">LDRH</a>:</td></tr>
<tr><th id="3451">3451</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::STRH" title='llvm::ARM::STRH' data-ref="llvm::ARM::STRH" data-ref-filename="llvm..ARM..STRH">STRH</a>: {</td></tr>
<tr><th id="3452">3452</th><td>    <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col6 ref" href="#566MI" title='MI' data-ref="566MI" data-ref-filename="566MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="3453">3453</th><td>      <b>return</b> <var>1</var>;</td></tr>
<tr><th id="3454">3454</th><td></td></tr>
<tr><th id="3455">3455</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="572ShOpVal" title='ShOpVal' data-type='unsigned int' data-ref="572ShOpVal" data-ref-filename="572ShOpVal">ShOpVal</dfn> = <a class="local col6 ref" href="#566MI" title='MI' data-ref="566MI" data-ref-filename="566MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="3456">3456</th><td>    <em>bool</em> <dfn class="local col3 decl" id="573isSub" title='isSub' data-type='bool' data-ref="573isSub" data-ref-filename="573isSub">isSub</dfn> = <span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM8getAM2OpEj" title='llvm::ARM_AM::getAM2Op' data-ref="_ZN4llvm6ARM_AM8getAM2OpEj" data-ref-filename="_ZN4llvm6ARM_AM8getAM2OpEj">getAM2Op</a>(<a class="local col2 ref" href="#572ShOpVal" title='ShOpVal' data-ref="572ShOpVal" data-ref-filename="572ShOpVal">ShOpVal</a>) == <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::sub" title='llvm::ARM_AM::sub' data-ref="llvm::ARM_AM::sub" data-ref-filename="llvm..ARM_AM..sub">sub</a>;</td></tr>
<tr><th id="3457">3457</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="574ShImm" title='ShImm' data-type='unsigned int' data-ref="574ShImm" data-ref-filename="574ShImm">ShImm</dfn> = <span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM12getAM2OffsetEj" title='llvm::ARM_AM::getAM2Offset' data-ref="_ZN4llvm6ARM_AM12getAM2OffsetEj" data-ref-filename="_ZN4llvm6ARM_AM12getAM2OffsetEj">getAM2Offset</a>(<a class="local col2 ref" href="#572ShOpVal" title='ShOpVal' data-ref="572ShOpVal" data-ref-filename="572ShOpVal">ShOpVal</a>);</td></tr>
<tr><th id="3458">3458</th><td>    <b>if</b> (!<a class="local col3 ref" href="#573isSub" title='isSub' data-ref="573isSub" data-ref-filename="573isSub">isSub</a> &amp;&amp;</td></tr>
<tr><th id="3459">3459</th><td>        (<a class="local col4 ref" href="#574ShImm" title='ShImm' data-ref="574ShImm" data-ref-filename="574ShImm">ShImm</a> == <var>0</var> ||</td></tr>
<tr><th id="3460">3460</th><td>         ((<a class="local col4 ref" href="#574ShImm" title='ShImm' data-ref="574ShImm" data-ref-filename="574ShImm">ShImm</a> == <var>1</var> || <a class="local col4 ref" href="#574ShImm" title='ShImm' data-ref="574ShImm" data-ref-filename="574ShImm">ShImm</a> == <var>2</var> || <a class="local col4 ref" href="#574ShImm" title='ShImm' data-ref="574ShImm" data-ref-filename="574ShImm">ShImm</a> == <var>3</var>) &amp;&amp;</td></tr>
<tr><th id="3461">3461</th><td>          <span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM14getAM2ShiftOpcEj" title='llvm::ARM_AM::getAM2ShiftOpc' data-ref="_ZN4llvm6ARM_AM14getAM2ShiftOpcEj" data-ref-filename="_ZN4llvm6ARM_AM14getAM2ShiftOpcEj">getAM2ShiftOpc</a>(<a class="local col2 ref" href="#572ShOpVal" title='ShOpVal' data-ref="572ShOpVal" data-ref-filename="572ShOpVal">ShOpVal</a>) == <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::lsl" title='llvm::ARM_AM::lsl' data-ref="llvm::ARM_AM::lsl" data-ref-filename="llvm..ARM_AM..lsl">lsl</a>)))</td></tr>
<tr><th id="3462">3462</th><td>      <b>return</b> <var>1</var>;</td></tr>
<tr><th id="3463">3463</th><td>    <b>return</b> <var>2</var>;</td></tr>
<tr><th id="3464">3464</th><td>  }</td></tr>
<tr><th id="3465">3465</th><td></td></tr>
<tr><th id="3466">3466</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDRSB" title='llvm::ARM::LDRSB' data-ref="llvm::ARM::LDRSB" data-ref-filename="llvm..ARM..LDRSB">LDRSB</a>:</td></tr>
<tr><th id="3467">3467</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDRSH" title='llvm::ARM::LDRSH' data-ref="llvm::ARM::LDRSH" data-ref-filename="llvm..ARM..LDRSH">LDRSH</a>:</td></tr>
<tr><th id="3468">3468</th><td>    <b>return</b> (<span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM8getAM3OpEj" title='llvm::ARM_AM::getAM3Op' data-ref="_ZN4llvm6ARM_AM8getAM3OpEj" data-ref-filename="_ZN4llvm6ARM_AM8getAM3OpEj">getAM3Op</a>(<a class="local col6 ref" href="#566MI" title='MI' data-ref="566MI" data-ref-filename="566MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()) == <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::sub" title='llvm::ARM_AM::sub' data-ref="llvm::ARM_AM::sub" data-ref-filename="llvm..ARM_AM..sub">sub</a>) ? <var>3</var> : <var>2</var>;</td></tr>
<tr><th id="3469">3469</th><td></td></tr>
<tr><th id="3470">3470</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDRSB_POST" title='llvm::ARM::LDRSB_POST' data-ref="llvm::ARM::LDRSB_POST" data-ref-filename="llvm..ARM..LDRSB_POST">LDRSB_POST</a>:</td></tr>
<tr><th id="3471">3471</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDRSH_POST" title='llvm::ARM::LDRSH_POST' data-ref="llvm::ARM::LDRSH_POST" data-ref-filename="llvm..ARM..LDRSH_POST">LDRSH_POST</a>: {</td></tr>
<tr><th id="3472">3472</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="575Rt" title='Rt' data-type='llvm::Register' data-ref="575Rt" data-ref-filename="575Rt">Rt</dfn> = <a class="local col6 ref" href="#566MI" title='MI' data-ref="566MI" data-ref-filename="566MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3473">3473</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="576Rm" title='Rm' data-type='llvm::Register' data-ref="576Rm" data-ref-filename="576Rm">Rm</dfn> = <a class="local col6 ref" href="#566MI" title='MI' data-ref="566MI" data-ref-filename="566MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3474">3474</th><td>    <b>return</b> (<a class="local col5 ref" href="#575Rt" title='Rt' data-ref="575Rt" data-ref-filename="575Rt">Rt</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col6 ref" href="#576Rm" title='Rm' data-ref="576Rm" data-ref-filename="576Rm">Rm</a>) ? <var>4</var> : <var>3</var>;</td></tr>
<tr><th id="3475">3475</th><td>  }</td></tr>
<tr><th id="3476">3476</th><td></td></tr>
<tr><th id="3477">3477</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDR_PRE_REG" title='llvm::ARM::LDR_PRE_REG' data-ref="llvm::ARM::LDR_PRE_REG" data-ref-filename="llvm..ARM..LDR_PRE_REG">LDR_PRE_REG</a>:</td></tr>
<tr><th id="3478">3478</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDRB_PRE_REG" title='llvm::ARM::LDRB_PRE_REG' data-ref="llvm::ARM::LDRB_PRE_REG" data-ref-filename="llvm..ARM..LDRB_PRE_REG">LDRB_PRE_REG</a>: {</td></tr>
<tr><th id="3479">3479</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="577Rt" title='Rt' data-type='llvm::Register' data-ref="577Rt" data-ref-filename="577Rt">Rt</dfn> = <a class="local col6 ref" href="#566MI" title='MI' data-ref="566MI" data-ref-filename="566MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3480">3480</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="578Rm" title='Rm' data-type='llvm::Register' data-ref="578Rm" data-ref-filename="578Rm">Rm</dfn> = <a class="local col6 ref" href="#566MI" title='MI' data-ref="566MI" data-ref-filename="566MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3481">3481</th><td>    <b>if</b> (<a class="local col7 ref" href="#577Rt" title='Rt' data-ref="577Rt" data-ref-filename="577Rt">Rt</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col8 ref" href="#578Rm" title='Rm' data-ref="578Rm" data-ref-filename="578Rm">Rm</a>)</td></tr>
<tr><th id="3482">3482</th><td>      <b>return</b> <var>3</var>;</td></tr>
<tr><th id="3483">3483</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="579ShOpVal" title='ShOpVal' data-type='unsigned int' data-ref="579ShOpVal" data-ref-filename="579ShOpVal">ShOpVal</dfn> = <a class="local col6 ref" href="#566MI" title='MI' data-ref="566MI" data-ref-filename="566MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="3484">3484</th><td>    <em>bool</em> <dfn class="local col0 decl" id="580isSub" title='isSub' data-type='bool' data-ref="580isSub" data-ref-filename="580isSub">isSub</dfn> = <span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM8getAM2OpEj" title='llvm::ARM_AM::getAM2Op' data-ref="_ZN4llvm6ARM_AM8getAM2OpEj" data-ref-filename="_ZN4llvm6ARM_AM8getAM2OpEj">getAM2Op</a>(<a class="local col9 ref" href="#579ShOpVal" title='ShOpVal' data-ref="579ShOpVal" data-ref-filename="579ShOpVal">ShOpVal</a>) == <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::sub" title='llvm::ARM_AM::sub' data-ref="llvm::ARM_AM::sub" data-ref-filename="llvm..ARM_AM..sub">sub</a>;</td></tr>
<tr><th id="3485">3485</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="581ShImm" title='ShImm' data-type='unsigned int' data-ref="581ShImm" data-ref-filename="581ShImm">ShImm</dfn> = <span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM12getAM2OffsetEj" title='llvm::ARM_AM::getAM2Offset' data-ref="_ZN4llvm6ARM_AM12getAM2OffsetEj" data-ref-filename="_ZN4llvm6ARM_AM12getAM2OffsetEj">getAM2Offset</a>(<a class="local col9 ref" href="#579ShOpVal" title='ShOpVal' data-ref="579ShOpVal" data-ref-filename="579ShOpVal">ShOpVal</a>);</td></tr>
<tr><th id="3486">3486</th><td>    <b>if</b> (!<a class="local col0 ref" href="#580isSub" title='isSub' data-ref="580isSub" data-ref-filename="580isSub">isSub</a> &amp;&amp;</td></tr>
<tr><th id="3487">3487</th><td>        (<a class="local col1 ref" href="#581ShImm" title='ShImm' data-ref="581ShImm" data-ref-filename="581ShImm">ShImm</a> == <var>0</var> ||</td></tr>
<tr><th id="3488">3488</th><td>         ((<a class="local col1 ref" href="#581ShImm" title='ShImm' data-ref="581ShImm" data-ref-filename="581ShImm">ShImm</a> == <var>1</var> || <a class="local col1 ref" href="#581ShImm" title='ShImm' data-ref="581ShImm" data-ref-filename="581ShImm">ShImm</a> == <var>2</var> || <a class="local col1 ref" href="#581ShImm" title='ShImm' data-ref="581ShImm" data-ref-filename="581ShImm">ShImm</a> == <var>3</var>) &amp;&amp;</td></tr>
<tr><th id="3489">3489</th><td>          <span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM14getAM2ShiftOpcEj" title='llvm::ARM_AM::getAM2ShiftOpc' data-ref="_ZN4llvm6ARM_AM14getAM2ShiftOpcEj" data-ref-filename="_ZN4llvm6ARM_AM14getAM2ShiftOpcEj">getAM2ShiftOpc</a>(<a class="local col9 ref" href="#579ShOpVal" title='ShOpVal' data-ref="579ShOpVal" data-ref-filename="579ShOpVal">ShOpVal</a>) == <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::lsl" title='llvm::ARM_AM::lsl' data-ref="llvm::ARM_AM::lsl" data-ref-filename="llvm..ARM_AM..lsl">lsl</a>)))</td></tr>
<tr><th id="3490">3490</th><td>      <b>return</b> <var>2</var>;</td></tr>
<tr><th id="3491">3491</th><td>    <b>return</b> <var>3</var>;</td></tr>
<tr><th id="3492">3492</th><td>  }</td></tr>
<tr><th id="3493">3493</th><td></td></tr>
<tr><th id="3494">3494</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::STR_PRE_REG" title='llvm::ARM::STR_PRE_REG' data-ref="llvm::ARM::STR_PRE_REG" data-ref-filename="llvm..ARM..STR_PRE_REG">STR_PRE_REG</a>:</td></tr>
<tr><th id="3495">3495</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::STRB_PRE_REG" title='llvm::ARM::STRB_PRE_REG' data-ref="llvm::ARM::STRB_PRE_REG" data-ref-filename="llvm..ARM..STRB_PRE_REG">STRB_PRE_REG</a>: {</td></tr>
<tr><th id="3496">3496</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="582ShOpVal" title='ShOpVal' data-type='unsigned int' data-ref="582ShOpVal" data-ref-filename="582ShOpVal">ShOpVal</dfn> = <a class="local col6 ref" href="#566MI" title='MI' data-ref="566MI" data-ref-filename="566MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="3497">3497</th><td>    <em>bool</em> <dfn class="local col3 decl" id="583isSub" title='isSub' data-type='bool' data-ref="583isSub" data-ref-filename="583isSub">isSub</dfn> = <span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM8getAM2OpEj" title='llvm::ARM_AM::getAM2Op' data-ref="_ZN4llvm6ARM_AM8getAM2OpEj" data-ref-filename="_ZN4llvm6ARM_AM8getAM2OpEj">getAM2Op</a>(<a class="local col2 ref" href="#582ShOpVal" title='ShOpVal' data-ref="582ShOpVal" data-ref-filename="582ShOpVal">ShOpVal</a>) == <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::sub" title='llvm::ARM_AM::sub' data-ref="llvm::ARM_AM::sub" data-ref-filename="llvm..ARM_AM..sub">sub</a>;</td></tr>
<tr><th id="3498">3498</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="584ShImm" title='ShImm' data-type='unsigned int' data-ref="584ShImm" data-ref-filename="584ShImm">ShImm</dfn> = <span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM12getAM2OffsetEj" title='llvm::ARM_AM::getAM2Offset' data-ref="_ZN4llvm6ARM_AM12getAM2OffsetEj" data-ref-filename="_ZN4llvm6ARM_AM12getAM2OffsetEj">getAM2Offset</a>(<a class="local col2 ref" href="#582ShOpVal" title='ShOpVal' data-ref="582ShOpVal" data-ref-filename="582ShOpVal">ShOpVal</a>);</td></tr>
<tr><th id="3499">3499</th><td>    <b>if</b> (!<a class="local col3 ref" href="#583isSub" title='isSub' data-ref="583isSub" data-ref-filename="583isSub">isSub</a> &amp;&amp;</td></tr>
<tr><th id="3500">3500</th><td>        (<a class="local col4 ref" href="#584ShImm" title='ShImm' data-ref="584ShImm" data-ref-filename="584ShImm">ShImm</a> == <var>0</var> ||</td></tr>
<tr><th id="3501">3501</th><td>         ((<a class="local col4 ref" href="#584ShImm" title='ShImm' data-ref="584ShImm" data-ref-filename="584ShImm">ShImm</a> == <var>1</var> || <a class="local col4 ref" href="#584ShImm" title='ShImm' data-ref="584ShImm" data-ref-filename="584ShImm">ShImm</a> == <var>2</var> || <a class="local col4 ref" href="#584ShImm" title='ShImm' data-ref="584ShImm" data-ref-filename="584ShImm">ShImm</a> == <var>3</var>) &amp;&amp;</td></tr>
<tr><th id="3502">3502</th><td>          <span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM14getAM2ShiftOpcEj" title='llvm::ARM_AM::getAM2ShiftOpc' data-ref="_ZN4llvm6ARM_AM14getAM2ShiftOpcEj" data-ref-filename="_ZN4llvm6ARM_AM14getAM2ShiftOpcEj">getAM2ShiftOpc</a>(<a class="local col2 ref" href="#582ShOpVal" title='ShOpVal' data-ref="582ShOpVal" data-ref-filename="582ShOpVal">ShOpVal</a>) == <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::lsl" title='llvm::ARM_AM::lsl' data-ref="llvm::ARM_AM::lsl" data-ref-filename="llvm..ARM_AM..lsl">lsl</a>)))</td></tr>
<tr><th id="3503">3503</th><td>      <b>return</b> <var>2</var>;</td></tr>
<tr><th id="3504">3504</th><td>    <b>return</b> <var>3</var>;</td></tr>
<tr><th id="3505">3505</th><td>  }</td></tr>
<tr><th id="3506">3506</th><td></td></tr>
<tr><th id="3507">3507</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDRH_PRE" title='llvm::ARM::LDRH_PRE' data-ref="llvm::ARM::LDRH_PRE" data-ref-filename="llvm..ARM..LDRH_PRE">LDRH_PRE</a>:</td></tr>
<tr><th id="3508">3508</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::STRH_PRE" title='llvm::ARM::STRH_PRE' data-ref="llvm::ARM::STRH_PRE" data-ref-filename="llvm..ARM..STRH_PRE">STRH_PRE</a>: {</td></tr>
<tr><th id="3509">3509</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="585Rt" title='Rt' data-type='llvm::Register' data-ref="585Rt" data-ref-filename="585Rt">Rt</dfn> = <a class="local col6 ref" href="#566MI" title='MI' data-ref="566MI" data-ref-filename="566MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3510">3510</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="586Rm" title='Rm' data-type='llvm::Register' data-ref="586Rm" data-ref-filename="586Rm">Rm</dfn> = <a class="local col6 ref" href="#566MI" title='MI' data-ref="566MI" data-ref-filename="566MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3511">3511</th><td>    <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col6 ref" href="#586Rm" title='Rm' data-ref="586Rm" data-ref-filename="586Rm">Rm</a>)</td></tr>
<tr><th id="3512">3512</th><td>      <b>return</b> <var>2</var>;</td></tr>
<tr><th id="3513">3513</th><td>    <b>if</b> (<a class="local col5 ref" href="#585Rt" title='Rt' data-ref="585Rt" data-ref-filename="585Rt">Rt</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col6 ref" href="#586Rm" title='Rm' data-ref="586Rm" data-ref-filename="586Rm">Rm</a>)</td></tr>
<tr><th id="3514">3514</th><td>      <b>return</b> <var>3</var>;</td></tr>
<tr><th id="3515">3515</th><td>    <b>return</b> (<span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM8getAM3OpEj" title='llvm::ARM_AM::getAM3Op' data-ref="_ZN4llvm6ARM_AM8getAM3OpEj" data-ref-filename="_ZN4llvm6ARM_AM8getAM3OpEj">getAM3Op</a>(<a class="local col6 ref" href="#566MI" title='MI' data-ref="566MI" data-ref-filename="566MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()) == <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::sub" title='llvm::ARM_AM::sub' data-ref="llvm::ARM_AM::sub" data-ref-filename="llvm..ARM_AM..sub">sub</a>) ? <var>3</var> : <var>2</var>;</td></tr>
<tr><th id="3516">3516</th><td>  }</td></tr>
<tr><th id="3517">3517</th><td></td></tr>
<tr><th id="3518">3518</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDR_POST_REG" title='llvm::ARM::LDR_POST_REG' data-ref="llvm::ARM::LDR_POST_REG" data-ref-filename="llvm..ARM..LDR_POST_REG">LDR_POST_REG</a>:</td></tr>
<tr><th id="3519">3519</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDRB_POST_REG" title='llvm::ARM::LDRB_POST_REG' data-ref="llvm::ARM::LDRB_POST_REG" data-ref-filename="llvm..ARM..LDRB_POST_REG">LDRB_POST_REG</a>:</td></tr>
<tr><th id="3520">3520</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDRH_POST" title='llvm::ARM::LDRH_POST' data-ref="llvm::ARM::LDRH_POST" data-ref-filename="llvm..ARM..LDRH_POST">LDRH_POST</a>: {</td></tr>
<tr><th id="3521">3521</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="587Rt" title='Rt' data-type='llvm::Register' data-ref="587Rt" data-ref-filename="587Rt">Rt</dfn> = <a class="local col6 ref" href="#566MI" title='MI' data-ref="566MI" data-ref-filename="566MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3522">3522</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="588Rm" title='Rm' data-type='llvm::Register' data-ref="588Rm" data-ref-filename="588Rm">Rm</dfn> = <a class="local col6 ref" href="#566MI" title='MI' data-ref="566MI" data-ref-filename="566MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3523">3523</th><td>    <b>return</b> (<a class="local col7 ref" href="#587Rt" title='Rt' data-ref="587Rt" data-ref-filename="587Rt">Rt</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col8 ref" href="#588Rm" title='Rm' data-ref="588Rm" data-ref-filename="588Rm">Rm</a>) ? <var>3</var> : <var>2</var>;</td></tr>
<tr><th id="3524">3524</th><td>  }</td></tr>
<tr><th id="3525">3525</th><td></td></tr>
<tr><th id="3526">3526</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDR_PRE_IMM" title='llvm::ARM::LDR_PRE_IMM' data-ref="llvm::ARM::LDR_PRE_IMM" data-ref-filename="llvm..ARM..LDR_PRE_IMM">LDR_PRE_IMM</a>:</td></tr>
<tr><th id="3527">3527</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDRB_PRE_IMM" title='llvm::ARM::LDRB_PRE_IMM' data-ref="llvm::ARM::LDRB_PRE_IMM" data-ref-filename="llvm..ARM..LDRB_PRE_IMM">LDRB_PRE_IMM</a>:</td></tr>
<tr><th id="3528">3528</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDR_POST_IMM" title='llvm::ARM::LDR_POST_IMM' data-ref="llvm::ARM::LDR_POST_IMM" data-ref-filename="llvm..ARM..LDR_POST_IMM">LDR_POST_IMM</a>:</td></tr>
<tr><th id="3529">3529</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDRB_POST_IMM" title='llvm::ARM::LDRB_POST_IMM' data-ref="llvm::ARM::LDRB_POST_IMM" data-ref-filename="llvm..ARM..LDRB_POST_IMM">LDRB_POST_IMM</a>:</td></tr>
<tr><th id="3530">3530</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::STRB_POST_IMM" title='llvm::ARM::STRB_POST_IMM' data-ref="llvm::ARM::STRB_POST_IMM" data-ref-filename="llvm..ARM..STRB_POST_IMM">STRB_POST_IMM</a>:</td></tr>
<tr><th id="3531">3531</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::STRB_POST_REG" title='llvm::ARM::STRB_POST_REG' data-ref="llvm::ARM::STRB_POST_REG" data-ref-filename="llvm..ARM..STRB_POST_REG">STRB_POST_REG</a>:</td></tr>
<tr><th id="3532">3532</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::STRB_PRE_IMM" title='llvm::ARM::STRB_PRE_IMM' data-ref="llvm::ARM::STRB_PRE_IMM" data-ref-filename="llvm..ARM..STRB_PRE_IMM">STRB_PRE_IMM</a>:</td></tr>
<tr><th id="3533">3533</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::STRH_POST" title='llvm::ARM::STRH_POST' data-ref="llvm::ARM::STRH_POST" data-ref-filename="llvm..ARM..STRH_POST">STRH_POST</a>:</td></tr>
<tr><th id="3534">3534</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::STR_POST_IMM" title='llvm::ARM::STR_POST_IMM' data-ref="llvm::ARM::STR_POST_IMM" data-ref-filename="llvm..ARM..STR_POST_IMM">STR_POST_IMM</a>:</td></tr>
<tr><th id="3535">3535</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::STR_POST_REG" title='llvm::ARM::STR_POST_REG' data-ref="llvm::ARM::STR_POST_REG" data-ref-filename="llvm..ARM..STR_POST_REG">STR_POST_REG</a>:</td></tr>
<tr><th id="3536">3536</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::STR_PRE_IMM" title='llvm::ARM::STR_PRE_IMM' data-ref="llvm::ARM::STR_PRE_IMM" data-ref-filename="llvm..ARM..STR_PRE_IMM">STR_PRE_IMM</a>:</td></tr>
<tr><th id="3537">3537</th><td>    <b>return</b> <var>2</var>;</td></tr>
<tr><th id="3538">3538</th><td></td></tr>
<tr><th id="3539">3539</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDRSB_PRE" title='llvm::ARM::LDRSB_PRE' data-ref="llvm::ARM::LDRSB_PRE" data-ref-filename="llvm..ARM..LDRSB_PRE">LDRSB_PRE</a>:</td></tr>
<tr><th id="3540">3540</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDRSH_PRE" title='llvm::ARM::LDRSH_PRE' data-ref="llvm::ARM::LDRSH_PRE" data-ref-filename="llvm..ARM..LDRSH_PRE">LDRSH_PRE</a>: {</td></tr>
<tr><th id="3541">3541</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="589Rm" title='Rm' data-type='llvm::Register' data-ref="589Rm" data-ref-filename="589Rm">Rm</dfn> = <a class="local col6 ref" href="#566MI" title='MI' data-ref="566MI" data-ref-filename="566MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3542">3542</th><td>    <b>if</b> (<a class="local col9 ref" href="#589Rm" title='Rm' data-ref="589Rm" data-ref-filename="589Rm">Rm</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <var>0</var>)</td></tr>
<tr><th id="3543">3543</th><td>      <b>return</b> <var>3</var>;</td></tr>
<tr><th id="3544">3544</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="590Rt" title='Rt' data-type='llvm::Register' data-ref="590Rt" data-ref-filename="590Rt">Rt</dfn> = <a class="local col6 ref" href="#566MI" title='MI' data-ref="566MI" data-ref-filename="566MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3545">3545</th><td>    <b>if</b> (<a class="local col0 ref" href="#590Rt" title='Rt' data-ref="590Rt" data-ref-filename="590Rt">Rt</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col9 ref" href="#589Rm" title='Rm' data-ref="589Rm" data-ref-filename="589Rm">Rm</a>)</td></tr>
<tr><th id="3546">3546</th><td>      <b>return</b> <var>4</var>;</td></tr>
<tr><th id="3547">3547</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="591ShOpVal" title='ShOpVal' data-type='unsigned int' data-ref="591ShOpVal" data-ref-filename="591ShOpVal">ShOpVal</dfn> = <a class="local col6 ref" href="#566MI" title='MI' data-ref="566MI" data-ref-filename="566MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="3548">3548</th><td>    <em>bool</em> <dfn class="local col2 decl" id="592isSub" title='isSub' data-type='bool' data-ref="592isSub" data-ref-filename="592isSub">isSub</dfn> = <span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM8getAM2OpEj" title='llvm::ARM_AM::getAM2Op' data-ref="_ZN4llvm6ARM_AM8getAM2OpEj" data-ref-filename="_ZN4llvm6ARM_AM8getAM2OpEj">getAM2Op</a>(<a class="local col1 ref" href="#591ShOpVal" title='ShOpVal' data-ref="591ShOpVal" data-ref-filename="591ShOpVal">ShOpVal</a>) == <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::sub" title='llvm::ARM_AM::sub' data-ref="llvm::ARM_AM::sub" data-ref-filename="llvm..ARM_AM..sub">sub</a>;</td></tr>
<tr><th id="3549">3549</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="593ShImm" title='ShImm' data-type='unsigned int' data-ref="593ShImm" data-ref-filename="593ShImm">ShImm</dfn> = <span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM12getAM2OffsetEj" title='llvm::ARM_AM::getAM2Offset' data-ref="_ZN4llvm6ARM_AM12getAM2OffsetEj" data-ref-filename="_ZN4llvm6ARM_AM12getAM2OffsetEj">getAM2Offset</a>(<a class="local col1 ref" href="#591ShOpVal" title='ShOpVal' data-ref="591ShOpVal" data-ref-filename="591ShOpVal">ShOpVal</a>);</td></tr>
<tr><th id="3550">3550</th><td>    <b>if</b> (!<a class="local col2 ref" href="#592isSub" title='isSub' data-ref="592isSub" data-ref-filename="592isSub">isSub</a> &amp;&amp;</td></tr>
<tr><th id="3551">3551</th><td>        (<a class="local col3 ref" href="#593ShImm" title='ShImm' data-ref="593ShImm" data-ref-filename="593ShImm">ShImm</a> == <var>0</var> ||</td></tr>
<tr><th id="3552">3552</th><td>         ((<a class="local col3 ref" href="#593ShImm" title='ShImm' data-ref="593ShImm" data-ref-filename="593ShImm">ShImm</a> == <var>1</var> || <a class="local col3 ref" href="#593ShImm" title='ShImm' data-ref="593ShImm" data-ref-filename="593ShImm">ShImm</a> == <var>2</var> || <a class="local col3 ref" href="#593ShImm" title='ShImm' data-ref="593ShImm" data-ref-filename="593ShImm">ShImm</a> == <var>3</var>) &amp;&amp;</td></tr>
<tr><th id="3553">3553</th><td>          <span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM14getAM2ShiftOpcEj" title='llvm::ARM_AM::getAM2ShiftOpc' data-ref="_ZN4llvm6ARM_AM14getAM2ShiftOpcEj" data-ref-filename="_ZN4llvm6ARM_AM14getAM2ShiftOpcEj">getAM2ShiftOpc</a>(<a class="local col1 ref" href="#591ShOpVal" title='ShOpVal' data-ref="591ShOpVal" data-ref-filename="591ShOpVal">ShOpVal</a>) == <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::lsl" title='llvm::ARM_AM::lsl' data-ref="llvm::ARM_AM::lsl" data-ref-filename="llvm..ARM_AM..lsl">lsl</a>)))</td></tr>
<tr><th id="3554">3554</th><td>      <b>return</b> <var>3</var>;</td></tr>
<tr><th id="3555">3555</th><td>    <b>return</b> <var>4</var>;</td></tr>
<tr><th id="3556">3556</th><td>  }</td></tr>
<tr><th id="3557">3557</th><td></td></tr>
<tr><th id="3558">3558</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDRD" title='llvm::ARM::LDRD' data-ref="llvm::ARM::LDRD" data-ref-filename="llvm..ARM..LDRD">LDRD</a>: {</td></tr>
<tr><th id="3559">3559</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="594Rt" title='Rt' data-type='llvm::Register' data-ref="594Rt" data-ref-filename="594Rt">Rt</dfn> = <a class="local col6 ref" href="#566MI" title='MI' data-ref="566MI" data-ref-filename="566MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3560">3560</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="595Rn" title='Rn' data-type='llvm::Register' data-ref="595Rn" data-ref-filename="595Rn">Rn</dfn> = <a class="local col6 ref" href="#566MI" title='MI' data-ref="566MI" data-ref-filename="566MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3561">3561</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="596Rm" title='Rm' data-type='llvm::Register' data-ref="596Rm" data-ref-filename="596Rm">Rm</dfn> = <a class="local col6 ref" href="#566MI" title='MI' data-ref="566MI" data-ref-filename="566MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3562">3562</th><td>    <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col6 ref" href="#596Rm" title='Rm' data-ref="596Rm" data-ref-filename="596Rm">Rm</a>)</td></tr>
<tr><th id="3563">3563</th><td>      <b>return</b> (<span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM8getAM3OpEj" title='llvm::ARM_AM::getAM3Op' data-ref="_ZN4llvm6ARM_AM8getAM3OpEj" data-ref-filename="_ZN4llvm6ARM_AM8getAM3OpEj">getAM3Op</a>(<a class="local col6 ref" href="#566MI" title='MI' data-ref="566MI" data-ref-filename="566MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()) == <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::sub" title='llvm::ARM_AM::sub' data-ref="llvm::ARM_AM::sub" data-ref-filename="llvm..ARM_AM..sub">sub</a>) ? <var>4</var></td></tr>
<tr><th id="3564">3564</th><td>                                                                          : <var>3</var>;</td></tr>
<tr><th id="3565">3565</th><td>    <b>return</b> (<a class="local col4 ref" href="#594Rt" title='Rt' data-ref="594Rt" data-ref-filename="594Rt">Rt</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col5 ref" href="#595Rn" title='Rn' data-ref="595Rn" data-ref-filename="595Rn">Rn</a>) ? <var>3</var> : <var>2</var>;</td></tr>
<tr><th id="3566">3566</th><td>  }</td></tr>
<tr><th id="3567">3567</th><td></td></tr>
<tr><th id="3568">3568</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::STRD" title='llvm::ARM::STRD' data-ref="llvm::ARM::STRD" data-ref-filename="llvm..ARM..STRD">STRD</a>: {</td></tr>
<tr><th id="3569">3569</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="597Rm" title='Rm' data-type='llvm::Register' data-ref="597Rm" data-ref-filename="597Rm">Rm</dfn> = <a class="local col6 ref" href="#566MI" title='MI' data-ref="566MI" data-ref-filename="566MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3570">3570</th><td>    <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#597Rm" title='Rm' data-ref="597Rm" data-ref-filename="597Rm">Rm</a>)</td></tr>
<tr><th id="3571">3571</th><td>      <b>return</b> (<span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM8getAM3OpEj" title='llvm::ARM_AM::getAM3Op' data-ref="_ZN4llvm6ARM_AM8getAM3OpEj" data-ref-filename="_ZN4llvm6ARM_AM8getAM3OpEj">getAM3Op</a>(<a class="local col6 ref" href="#566MI" title='MI' data-ref="566MI" data-ref-filename="566MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()) == <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::sub" title='llvm::ARM_AM::sub' data-ref="llvm::ARM_AM::sub" data-ref-filename="llvm..ARM_AM..sub">sub</a>) ? <var>4</var></td></tr>
<tr><th id="3572">3572</th><td>                                                                          : <var>3</var>;</td></tr>
<tr><th id="3573">3573</th><td>    <b>return</b> <var>2</var>;</td></tr>
<tr><th id="3574">3574</th><td>  }</td></tr>
<tr><th id="3575">3575</th><td></td></tr>
<tr><th id="3576">3576</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDRD_POST" title='llvm::ARM::LDRD_POST' data-ref="llvm::ARM::LDRD_POST" data-ref-filename="llvm..ARM..LDRD_POST">LDRD_POST</a>:</td></tr>
<tr><th id="3577">3577</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRD_POST" title='llvm::ARM::t2LDRD_POST' data-ref="llvm::ARM::t2LDRD_POST" data-ref-filename="llvm..ARM..t2LDRD_POST">t2LDRD_POST</a>:</td></tr>
<tr><th id="3578">3578</th><td>    <b>return</b> <var>3</var>;</td></tr>
<tr><th id="3579">3579</th><td></td></tr>
<tr><th id="3580">3580</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::STRD_POST" title='llvm::ARM::STRD_POST' data-ref="llvm::ARM::STRD_POST" data-ref-filename="llvm..ARM..STRD_POST">STRD_POST</a>:</td></tr>
<tr><th id="3581">3581</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2STRD_POST" title='llvm::ARM::t2STRD_POST' data-ref="llvm::ARM::t2STRD_POST" data-ref-filename="llvm..ARM..t2STRD_POST">t2STRD_POST</a>:</td></tr>
<tr><th id="3582">3582</th><td>    <b>return</b> <var>4</var>;</td></tr>
<tr><th id="3583">3583</th><td></td></tr>
<tr><th id="3584">3584</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDRD_PRE" title='llvm::ARM::LDRD_PRE' data-ref="llvm::ARM::LDRD_PRE" data-ref-filename="llvm..ARM..LDRD_PRE">LDRD_PRE</a>: {</td></tr>
<tr><th id="3585">3585</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="598Rt" title='Rt' data-type='llvm::Register' data-ref="598Rt" data-ref-filename="598Rt">Rt</dfn> = <a class="local col6 ref" href="#566MI" title='MI' data-ref="566MI" data-ref-filename="566MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3586">3586</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="599Rn" title='Rn' data-type='llvm::Register' data-ref="599Rn" data-ref-filename="599Rn">Rn</dfn> = <a class="local col6 ref" href="#566MI" title='MI' data-ref="566MI" data-ref-filename="566MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3587">3587</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="600Rm" title='Rm' data-type='llvm::Register' data-ref="600Rm" data-ref-filename="600Rm">Rm</dfn> = <a class="local col6 ref" href="#566MI" title='MI' data-ref="566MI" data-ref-filename="566MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3588">3588</th><td>    <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col0 ref" href="#600Rm" title='Rm' data-ref="600Rm" data-ref-filename="600Rm">Rm</a>)</td></tr>
<tr><th id="3589">3589</th><td>      <b>return</b> (<span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM8getAM3OpEj" title='llvm::ARM_AM::getAM3Op' data-ref="_ZN4llvm6ARM_AM8getAM3OpEj" data-ref-filename="_ZN4llvm6ARM_AM8getAM3OpEj">getAM3Op</a>(<a class="local col6 ref" href="#566MI" title='MI' data-ref="566MI" data-ref-filename="566MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>5</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()) == <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::sub" title='llvm::ARM_AM::sub' data-ref="llvm::ARM_AM::sub" data-ref-filename="llvm..ARM_AM..sub">sub</a>) ? <var>5</var></td></tr>
<tr><th id="3590">3590</th><td>                                                                          : <var>4</var>;</td></tr>
<tr><th id="3591">3591</th><td>    <b>return</b> (<a class="local col8 ref" href="#598Rt" title='Rt' data-ref="598Rt" data-ref-filename="598Rt">Rt</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col9 ref" href="#599Rn" title='Rn' data-ref="599Rn" data-ref-filename="599Rn">Rn</a>) ? <var>4</var> : <var>3</var>;</td></tr>
<tr><th id="3592">3592</th><td>  }</td></tr>
<tr><th id="3593">3593</th><td></td></tr>
<tr><th id="3594">3594</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRD_PRE" title='llvm::ARM::t2LDRD_PRE' data-ref="llvm::ARM::t2LDRD_PRE" data-ref-filename="llvm..ARM..t2LDRD_PRE">t2LDRD_PRE</a>: {</td></tr>
<tr><th id="3595">3595</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="601Rt" title='Rt' data-type='llvm::Register' data-ref="601Rt" data-ref-filename="601Rt">Rt</dfn> = <a class="local col6 ref" href="#566MI" title='MI' data-ref="566MI" data-ref-filename="566MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3596">3596</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="602Rn" title='Rn' data-type='llvm::Register' data-ref="602Rn" data-ref-filename="602Rn">Rn</dfn> = <a class="local col6 ref" href="#566MI" title='MI' data-ref="566MI" data-ref-filename="566MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3597">3597</th><td>    <b>return</b> (<a class="local col1 ref" href="#601Rt" title='Rt' data-ref="601Rt" data-ref-filename="601Rt">Rt</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col2 ref" href="#602Rn" title='Rn' data-ref="602Rn" data-ref-filename="602Rn">Rn</a>) ? <var>4</var> : <var>3</var>;</td></tr>
<tr><th id="3598">3598</th><td>  }</td></tr>
<tr><th id="3599">3599</th><td></td></tr>
<tr><th id="3600">3600</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::STRD_PRE" title='llvm::ARM::STRD_PRE' data-ref="llvm::ARM::STRD_PRE" data-ref-filename="llvm..ARM..STRD_PRE">STRD_PRE</a>: {</td></tr>
<tr><th id="3601">3601</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="603Rm" title='Rm' data-type='llvm::Register' data-ref="603Rm" data-ref-filename="603Rm">Rm</dfn> = <a class="local col6 ref" href="#566MI" title='MI' data-ref="566MI" data-ref-filename="566MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3602">3602</th><td>    <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#603Rm" title='Rm' data-ref="603Rm" data-ref-filename="603Rm">Rm</a>)</td></tr>
<tr><th id="3603">3603</th><td>      <b>return</b> (<span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM8getAM3OpEj" title='llvm::ARM_AM::getAM3Op' data-ref="_ZN4llvm6ARM_AM8getAM3OpEj" data-ref-filename="_ZN4llvm6ARM_AM8getAM3OpEj">getAM3Op</a>(<a class="local col6 ref" href="#566MI" title='MI' data-ref="566MI" data-ref-filename="566MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>5</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()) == <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::sub" title='llvm::ARM_AM::sub' data-ref="llvm::ARM_AM::sub" data-ref-filename="llvm..ARM_AM..sub">sub</a>) ? <var>5</var></td></tr>
<tr><th id="3604">3604</th><td>                                                                          : <var>4</var>;</td></tr>
<tr><th id="3605">3605</th><td>    <b>return</b> <var>3</var>;</td></tr>
<tr><th id="3606">3606</th><td>  }</td></tr>
<tr><th id="3607">3607</th><td></td></tr>
<tr><th id="3608">3608</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2STRD_PRE" title='llvm::ARM::t2STRD_PRE' data-ref="llvm::ARM::t2STRD_PRE" data-ref-filename="llvm..ARM..t2STRD_PRE">t2STRD_PRE</a>:</td></tr>
<tr><th id="3609">3609</th><td>    <b>return</b> <var>3</var>;</td></tr>
<tr><th id="3610">3610</th><td></td></tr>
<tr><th id="3611">3611</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDR_POST" title='llvm::ARM::t2LDR_POST' data-ref="llvm::ARM::t2LDR_POST" data-ref-filename="llvm..ARM..t2LDR_POST">t2LDR_POST</a>:</td></tr>
<tr><th id="3612">3612</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRB_POST" title='llvm::ARM::t2LDRB_POST' data-ref="llvm::ARM::t2LDRB_POST" data-ref-filename="llvm..ARM..t2LDRB_POST">t2LDRB_POST</a>:</td></tr>
<tr><th id="3613">3613</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRB_PRE" title='llvm::ARM::t2LDRB_PRE' data-ref="llvm::ARM::t2LDRB_PRE" data-ref-filename="llvm..ARM..t2LDRB_PRE">t2LDRB_PRE</a>:</td></tr>
<tr><th id="3614">3614</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRSBi12" title='llvm::ARM::t2LDRSBi12' data-ref="llvm::ARM::t2LDRSBi12" data-ref-filename="llvm..ARM..t2LDRSBi12">t2LDRSBi12</a>:</td></tr>
<tr><th id="3615">3615</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRSBi8" title='llvm::ARM::t2LDRSBi8' data-ref="llvm::ARM::t2LDRSBi8" data-ref-filename="llvm..ARM..t2LDRSBi8">t2LDRSBi8</a>:</td></tr>
<tr><th id="3616">3616</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRSBpci" title='llvm::ARM::t2LDRSBpci' data-ref="llvm::ARM::t2LDRSBpci" data-ref-filename="llvm..ARM..t2LDRSBpci">t2LDRSBpci</a>:</td></tr>
<tr><th id="3617">3617</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRSBs" title='llvm::ARM::t2LDRSBs' data-ref="llvm::ARM::t2LDRSBs" data-ref-filename="llvm..ARM..t2LDRSBs">t2LDRSBs</a>:</td></tr>
<tr><th id="3618">3618</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRH_POST" title='llvm::ARM::t2LDRH_POST' data-ref="llvm::ARM::t2LDRH_POST" data-ref-filename="llvm..ARM..t2LDRH_POST">t2LDRH_POST</a>:</td></tr>
<tr><th id="3619">3619</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRH_PRE" title='llvm::ARM::t2LDRH_PRE' data-ref="llvm::ARM::t2LDRH_PRE" data-ref-filename="llvm..ARM..t2LDRH_PRE">t2LDRH_PRE</a>:</td></tr>
<tr><th id="3620">3620</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRSBT" title='llvm::ARM::t2LDRSBT' data-ref="llvm::ARM::t2LDRSBT" data-ref-filename="llvm..ARM..t2LDRSBT">t2LDRSBT</a>:</td></tr>
<tr><th id="3621">3621</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRSB_POST" title='llvm::ARM::t2LDRSB_POST' data-ref="llvm::ARM::t2LDRSB_POST" data-ref-filename="llvm..ARM..t2LDRSB_POST">t2LDRSB_POST</a>:</td></tr>
<tr><th id="3622">3622</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRSB_PRE" title='llvm::ARM::t2LDRSB_PRE' data-ref="llvm::ARM::t2LDRSB_PRE" data-ref-filename="llvm..ARM..t2LDRSB_PRE">t2LDRSB_PRE</a>:</td></tr>
<tr><th id="3623">3623</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRSH_POST" title='llvm::ARM::t2LDRSH_POST' data-ref="llvm::ARM::t2LDRSH_POST" data-ref-filename="llvm..ARM..t2LDRSH_POST">t2LDRSH_POST</a>:</td></tr>
<tr><th id="3624">3624</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRSH_PRE" title='llvm::ARM::t2LDRSH_PRE' data-ref="llvm::ARM::t2LDRSH_PRE" data-ref-filename="llvm..ARM..t2LDRSH_PRE">t2LDRSH_PRE</a>:</td></tr>
<tr><th id="3625">3625</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRSHi12" title='llvm::ARM::t2LDRSHi12' data-ref="llvm::ARM::t2LDRSHi12" data-ref-filename="llvm..ARM..t2LDRSHi12">t2LDRSHi12</a>:</td></tr>
<tr><th id="3626">3626</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRSHi8" title='llvm::ARM::t2LDRSHi8' data-ref="llvm::ARM::t2LDRSHi8" data-ref-filename="llvm..ARM..t2LDRSHi8">t2LDRSHi8</a>:</td></tr>
<tr><th id="3627">3627</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRSHpci" title='llvm::ARM::t2LDRSHpci' data-ref="llvm::ARM::t2LDRSHpci" data-ref-filename="llvm..ARM..t2LDRSHpci">t2LDRSHpci</a>:</td></tr>
<tr><th id="3628">3628</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRSHs" title='llvm::ARM::t2LDRSHs' data-ref="llvm::ARM::t2LDRSHs" data-ref-filename="llvm..ARM..t2LDRSHs">t2LDRSHs</a>:</td></tr>
<tr><th id="3629">3629</th><td>    <b>return</b> <var>2</var>;</td></tr>
<tr><th id="3630">3630</th><td></td></tr>
<tr><th id="3631">3631</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRDi8" title='llvm::ARM::t2LDRDi8' data-ref="llvm::ARM::t2LDRDi8" data-ref-filename="llvm..ARM..t2LDRDi8">t2LDRDi8</a>: {</td></tr>
<tr><th id="3632">3632</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="604Rt" title='Rt' data-type='llvm::Register' data-ref="604Rt" data-ref-filename="604Rt">Rt</dfn> = <a class="local col6 ref" href="#566MI" title='MI' data-ref="566MI" data-ref-filename="566MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3633">3633</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="605Rn" title='Rn' data-type='llvm::Register' data-ref="605Rn" data-ref-filename="605Rn">Rn</dfn> = <a class="local col6 ref" href="#566MI" title='MI' data-ref="566MI" data-ref-filename="566MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3634">3634</th><td>    <b>return</b> (<a class="local col4 ref" href="#604Rt" title='Rt' data-ref="604Rt" data-ref-filename="604Rt">Rt</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col5 ref" href="#605Rn" title='Rn' data-ref="605Rn" data-ref-filename="605Rn">Rn</a>) ? <var>3</var> : <var>2</var>;</td></tr>
<tr><th id="3635">3635</th><td>  }</td></tr>
<tr><th id="3636">3636</th><td></td></tr>
<tr><th id="3637">3637</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2STRB_POST" title='llvm::ARM::t2STRB_POST' data-ref="llvm::ARM::t2STRB_POST" data-ref-filename="llvm..ARM..t2STRB_POST">t2STRB_POST</a>:</td></tr>
<tr><th id="3638">3638</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2STRB_PRE" title='llvm::ARM::t2STRB_PRE' data-ref="llvm::ARM::t2STRB_PRE" data-ref-filename="llvm..ARM..t2STRB_PRE">t2STRB_PRE</a>:</td></tr>
<tr><th id="3639">3639</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2STRBs" title='llvm::ARM::t2STRBs' data-ref="llvm::ARM::t2STRBs" data-ref-filename="llvm..ARM..t2STRBs">t2STRBs</a>:</td></tr>
<tr><th id="3640">3640</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2STRDi8" title='llvm::ARM::t2STRDi8' data-ref="llvm::ARM::t2STRDi8" data-ref-filename="llvm..ARM..t2STRDi8">t2STRDi8</a>:</td></tr>
<tr><th id="3641">3641</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2STRH_POST" title='llvm::ARM::t2STRH_POST' data-ref="llvm::ARM::t2STRH_POST" data-ref-filename="llvm..ARM..t2STRH_POST">t2STRH_POST</a>:</td></tr>
<tr><th id="3642">3642</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2STRH_PRE" title='llvm::ARM::t2STRH_PRE' data-ref="llvm::ARM::t2STRH_PRE" data-ref-filename="llvm..ARM..t2STRH_PRE">t2STRH_PRE</a>:</td></tr>
<tr><th id="3643">3643</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2STRHs" title='llvm::ARM::t2STRHs' data-ref="llvm::ARM::t2STRHs" data-ref-filename="llvm..ARM..t2STRHs">t2STRHs</a>:</td></tr>
<tr><th id="3644">3644</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2STR_POST" title='llvm::ARM::t2STR_POST' data-ref="llvm::ARM::t2STR_POST" data-ref-filename="llvm..ARM..t2STR_POST">t2STR_POST</a>:</td></tr>
<tr><th id="3645">3645</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2STR_PRE" title='llvm::ARM::t2STR_PRE' data-ref="llvm::ARM::t2STR_PRE" data-ref-filename="llvm..ARM..t2STR_PRE">t2STR_PRE</a>:</td></tr>
<tr><th id="3646">3646</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2STRs" title='llvm::ARM::t2STRs' data-ref="llvm::ARM::t2STRs" data-ref-filename="llvm..ARM..t2STRs">t2STRs</a>:</td></tr>
<tr><th id="3647">3647</th><td>    <b>return</b> <var>2</var>;</td></tr>
<tr><th id="3648">3648</th><td>  }</td></tr>
<tr><th id="3649">3649</th><td>}</td></tr>
<tr><th id="3650">3650</th><td></td></tr>
<tr><th id="3651">3651</th><td><i>// Return the number of 32-bit words loaded by LDM or stored by STM. If this</i></td></tr>
<tr><th id="3652">3652</th><td><i>// can't be easily determined return 0 (missing MachineMemOperand).</i></td></tr>
<tr><th id="3653">3653</th><td><i>//</i></td></tr>
<tr><th id="3654">3654</th><td><i>// FIXME: The current MachineInstr design does not support relying on machine</i></td></tr>
<tr><th id="3655">3655</th><td><i>// mem operands to determine the width of a memory access. Instead, we expect</i></td></tr>
<tr><th id="3656">3656</th><td><i>// the target to provide this information based on the instruction opcode and</i></td></tr>
<tr><th id="3657">3657</th><td><i>// operands. However, using MachineMemOperand is the best solution now for</i></td></tr>
<tr><th id="3658">3658</th><td><i>// two reasons:</i></td></tr>
<tr><th id="3659">3659</th><td><i>//</i></td></tr>
<tr><th id="3660">3660</th><td><i>// 1) getNumMicroOps tries to infer LDM memory width from the total number of MI</i></td></tr>
<tr><th id="3661">3661</th><td><i>// operands. This is much more dangerous than using the MachineMemOperand</i></td></tr>
<tr><th id="3662">3662</th><td><i>// sizes because CodeGen passes can insert/remove optional machine operands. In</i></td></tr>
<tr><th id="3663">3663</th><td><i>// fact, it's totally incorrect for preRA passes and appears to be wrong for</i></td></tr>
<tr><th id="3664">3664</th><td><i>// postRA passes as well.</i></td></tr>
<tr><th id="3665">3665</th><td><i>//</i></td></tr>
<tr><th id="3666">3666</th><td><i>// 2) getNumLDMAddresses is only used by the scheduling machine model and any</i></td></tr>
<tr><th id="3667">3667</th><td><i>// machine model that calls this should handle the unknown (zero size) case.</i></td></tr>
<tr><th id="3668">3668</th><td><i>//</i></td></tr>
<tr><th id="3669">3669</th><td><i>// Long term, we should require a target hook that verifies MachineMemOperand</i></td></tr>
<tr><th id="3670">3670</th><td><i>// sizes during MC lowering. That target hook should be local to MC lowering</i></td></tr>
<tr><th id="3671">3671</th><td><i>// because we can't ensure that it is aware of other MI forms. Doing this will</i></td></tr>
<tr><th id="3672">3672</th><td><i>// ensure that MachineMemOperands are correctly propagated through all passes.</i></td></tr>
<tr><th id="3673">3673</th><td><em>unsigned</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo18getNumLDMAddressesERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::getNumLDMAddresses' data-ref="_ZNK4llvm16ARMBaseInstrInfo18getNumLDMAddressesERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo18getNumLDMAddressesERKNS_12MachineInstrE">getNumLDMAddresses</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="606MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="606MI" data-ref-filename="606MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="3674">3674</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="607Size" title='Size' data-type='unsigned int' data-ref="607Size" data-ref-filename="607Size">Size</dfn> = <var>0</var>;</td></tr>
<tr><th id="3675">3675</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::mmo_iterator" title='llvm::MachineInstr::mmo_iterator' data-type='ArrayRef&lt;MachineMemOperand *&gt;::iterator' data-ref="llvm::MachineInstr::mmo_iterator" data-ref-filename="llvm..MachineInstr..mmo_iterator">mmo_iterator</a> <dfn class="local col8 decl" id="608I" title='I' data-type='MachineInstr::mmo_iterator' data-ref="608I" data-ref-filename="608I">I</dfn> = <a class="local col6 ref" href="#606MI" title='MI' data-ref="606MI" data-ref-filename="606MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv" data-ref-filename="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>(),</td></tr>
<tr><th id="3676">3676</th><td>                                  <dfn class="local col9 decl" id="609E" title='E' data-type='MachineInstr::mmo_iterator' data-ref="609E" data-ref-filename="609E">E</dfn> = <a class="local col6 ref" href="#606MI" title='MI' data-ref="606MI" data-ref-filename="606MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr15memoperands_endEv" title='llvm::MachineInstr::memoperands_end' data-ref="_ZNK4llvm12MachineInstr15memoperands_endEv" data-ref-filename="_ZNK4llvm12MachineInstr15memoperands_endEv">memoperands_end</a>();</td></tr>
<tr><th id="3677">3677</th><td>       <a class="local col8 ref" href="#608I" title='I' data-ref="608I" data-ref-filename="608I">I</a> != <a class="local col9 ref" href="#609E" title='E' data-ref="609E" data-ref-filename="609E">E</a>; ++<a class="local col8 ref" href="#608I" title='I' data-ref="608I" data-ref-filename="608I">I</a>) {</td></tr>
<tr><th id="3678">3678</th><td>    <a class="local col7 ref" href="#607Size" title='Size' data-ref="607Size" data-ref-filename="607Size">Size</a> += (*<a class="local col8 ref" href="#608I" title='I' data-ref="608I" data-ref-filename="608I">I</a>)-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand7getSizeEv" title='llvm::MachineMemOperand::getSize' data-ref="_ZNK4llvm17MachineMemOperand7getSizeEv" data-ref-filename="_ZNK4llvm17MachineMemOperand7getSizeEv">getSize</a>();</td></tr>
<tr><th id="3679">3679</th><td>  }</td></tr>
<tr><th id="3680">3680</th><td>  <i>// FIXME: The scheduler currently can't handle values larger than 16. But</i></td></tr>
<tr><th id="3681">3681</th><td><i>  // the values can actually go up to 32 for floating-point load/store</i></td></tr>
<tr><th id="3682">3682</th><td><i>  // multiple (VLDMIA etc.). Also, the way this code is reasoning about memory</i></td></tr>
<tr><th id="3683">3683</th><td><i>  // operations isn't right; we could end up with "extra" memory operands for</i></td></tr>
<tr><th id="3684">3684</th><td><i>  // various reasons, like tail merge merging two memory operations.</i></td></tr>
<tr><th id="3685">3685</th><td>  <b>return</b> <span class="namespace">std::</span><span class='ref fn' title='std::min' data-ref="_ZSt3minRKT_S1_" data-ref-filename="_ZSt3minRKT_S1_">min</span>(<a class="local col7 ref" href="#607Size" title='Size' data-ref="607Size" data-ref-filename="607Size">Size</a> / <var>4</var>, <var>16U</var>);</td></tr>
<tr><th id="3686">3686</th><td>}</td></tr>
<tr><th id="3687">3687</th><td></td></tr>
<tr><th id="3688">3688</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZL35getNumMicroOpsSingleIssuePlusExtrasjj" title='getNumMicroOpsSingleIssuePlusExtras' data-type='unsigned int getNumMicroOpsSingleIssuePlusExtras(unsigned int Opc, unsigned int NumRegs)' data-ref="_ZL35getNumMicroOpsSingleIssuePlusExtrasjj" data-ref-filename="_ZL35getNumMicroOpsSingleIssuePlusExtrasjj">getNumMicroOpsSingleIssuePlusExtras</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="610Opc" title='Opc' data-type='unsigned int' data-ref="610Opc" data-ref-filename="610Opc">Opc</dfn>,</td></tr>
<tr><th id="3689">3689</th><td>                                                    <em>unsigned</em> <dfn class="local col1 decl" id="611NumRegs" title='NumRegs' data-type='unsigned int' data-ref="611NumRegs" data-ref-filename="611NumRegs">NumRegs</dfn>) {</td></tr>
<tr><th id="3690">3690</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="612UOps" title='UOps' data-type='unsigned int' data-ref="612UOps" data-ref-filename="612UOps">UOps</dfn> = <var>1</var> + <a class="local col1 ref" href="#611NumRegs" title='NumRegs' data-ref="611NumRegs" data-ref-filename="611NumRegs">NumRegs</a>; <i>// 1 for address computation.</i></td></tr>
<tr><th id="3691">3691</th><td>  <b>switch</b> (<a class="local col0 ref" href="#610Opc" title='Opc' data-ref="610Opc" data-ref-filename="610Opc">Opc</a>) {</td></tr>
<tr><th id="3692">3692</th><td>  <b>default</b>:</td></tr>
<tr><th id="3693">3693</th><td>    <b>break</b>;</td></tr>
<tr><th id="3694">3694</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLDMDIA_UPD" title='llvm::ARM::VLDMDIA_UPD' data-ref="llvm::ARM::VLDMDIA_UPD" data-ref-filename="llvm..ARM..VLDMDIA_UPD">VLDMDIA_UPD</a>:</td></tr>
<tr><th id="3695">3695</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLDMDDB_UPD" title='llvm::ARM::VLDMDDB_UPD' data-ref="llvm::ARM::VLDMDDB_UPD" data-ref-filename="llvm..ARM..VLDMDDB_UPD">VLDMDDB_UPD</a>:</td></tr>
<tr><th id="3696">3696</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLDMSIA_UPD" title='llvm::ARM::VLDMSIA_UPD' data-ref="llvm::ARM::VLDMSIA_UPD" data-ref-filename="llvm..ARM..VLDMSIA_UPD">VLDMSIA_UPD</a>:</td></tr>
<tr><th id="3697">3697</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLDMSDB_UPD" title='llvm::ARM::VLDMSDB_UPD' data-ref="llvm::ARM::VLDMSDB_UPD" data-ref-filename="llvm..ARM..VLDMSDB_UPD">VLDMSDB_UPD</a>:</td></tr>
<tr><th id="3698">3698</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VSTMDIA_UPD" title='llvm::ARM::VSTMDIA_UPD' data-ref="llvm::ARM::VSTMDIA_UPD" data-ref-filename="llvm..ARM..VSTMDIA_UPD">VSTMDIA_UPD</a>:</td></tr>
<tr><th id="3699">3699</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VSTMDDB_UPD" title='llvm::ARM::VSTMDDB_UPD' data-ref="llvm::ARM::VSTMDDB_UPD" data-ref-filename="llvm..ARM..VSTMDDB_UPD">VSTMDDB_UPD</a>:</td></tr>
<tr><th id="3700">3700</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VSTMSIA_UPD" title='llvm::ARM::VSTMSIA_UPD' data-ref="llvm::ARM::VSTMSIA_UPD" data-ref-filename="llvm..ARM..VSTMSIA_UPD">VSTMSIA_UPD</a>:</td></tr>
<tr><th id="3701">3701</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VSTMSDB_UPD" title='llvm::ARM::VSTMSDB_UPD' data-ref="llvm::ARM::VSTMSDB_UPD" data-ref-filename="llvm..ARM..VSTMSDB_UPD">VSTMSDB_UPD</a>:</td></tr>
<tr><th id="3702">3702</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDMIA_UPD" title='llvm::ARM::LDMIA_UPD' data-ref="llvm::ARM::LDMIA_UPD" data-ref-filename="llvm..ARM..LDMIA_UPD">LDMIA_UPD</a>:</td></tr>
<tr><th id="3703">3703</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDMDA_UPD" title='llvm::ARM::LDMDA_UPD' data-ref="llvm::ARM::LDMDA_UPD" data-ref-filename="llvm..ARM..LDMDA_UPD">LDMDA_UPD</a>:</td></tr>
<tr><th id="3704">3704</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDMDB_UPD" title='llvm::ARM::LDMDB_UPD' data-ref="llvm::ARM::LDMDB_UPD" data-ref-filename="llvm..ARM..LDMDB_UPD">LDMDB_UPD</a>:</td></tr>
<tr><th id="3705">3705</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDMIB_UPD" title='llvm::ARM::LDMIB_UPD' data-ref="llvm::ARM::LDMIB_UPD" data-ref-filename="llvm..ARM..LDMIB_UPD">LDMIB_UPD</a>:</td></tr>
<tr><th id="3706">3706</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::STMIA_UPD" title='llvm::ARM::STMIA_UPD' data-ref="llvm::ARM::STMIA_UPD" data-ref-filename="llvm..ARM..STMIA_UPD">STMIA_UPD</a>:</td></tr>
<tr><th id="3707">3707</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::STMDA_UPD" title='llvm::ARM::STMDA_UPD' data-ref="llvm::ARM::STMDA_UPD" data-ref-filename="llvm..ARM..STMDA_UPD">STMDA_UPD</a>:</td></tr>
<tr><th id="3708">3708</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::STMDB_UPD" title='llvm::ARM::STMDB_UPD' data-ref="llvm::ARM::STMDB_UPD" data-ref-filename="llvm..ARM..STMDB_UPD">STMDB_UPD</a>:</td></tr>
<tr><th id="3709">3709</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::STMIB_UPD" title='llvm::ARM::STMIB_UPD' data-ref="llvm::ARM::STMIB_UPD" data-ref-filename="llvm..ARM..STMIB_UPD">STMIB_UPD</a>:</td></tr>
<tr><th id="3710">3710</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tLDMIA_UPD" title='llvm::ARM::tLDMIA_UPD' data-ref="llvm::ARM::tLDMIA_UPD" data-ref-filename="llvm..ARM..tLDMIA_UPD">tLDMIA_UPD</a>:</td></tr>
<tr><th id="3711">3711</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tSTMIA_UPD" title='llvm::ARM::tSTMIA_UPD' data-ref="llvm::ARM::tSTMIA_UPD" data-ref-filename="llvm..ARM..tSTMIA_UPD">tSTMIA_UPD</a>:</td></tr>
<tr><th id="3712">3712</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDMIA_UPD" title='llvm::ARM::t2LDMIA_UPD' data-ref="llvm::ARM::t2LDMIA_UPD" data-ref-filename="llvm..ARM..t2LDMIA_UPD">t2LDMIA_UPD</a>:</td></tr>
<tr><th id="3713">3713</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDMDB_UPD" title='llvm::ARM::t2LDMDB_UPD' data-ref="llvm::ARM::t2LDMDB_UPD" data-ref-filename="llvm..ARM..t2LDMDB_UPD">t2LDMDB_UPD</a>:</td></tr>
<tr><th id="3714">3714</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2STMIA_UPD" title='llvm::ARM::t2STMIA_UPD' data-ref="llvm::ARM::t2STMIA_UPD" data-ref-filename="llvm..ARM..t2STMIA_UPD">t2STMIA_UPD</a>:</td></tr>
<tr><th id="3715">3715</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2STMDB_UPD" title='llvm::ARM::t2STMDB_UPD' data-ref="llvm::ARM::t2STMDB_UPD" data-ref-filename="llvm..ARM..t2STMDB_UPD">t2STMDB_UPD</a>:</td></tr>
<tr><th id="3716">3716</th><td>    ++<a class="local col2 ref" href="#612UOps" title='UOps' data-ref="612UOps" data-ref-filename="612UOps">UOps</a>; <i>// One for base register writeback.</i></td></tr>
<tr><th id="3717">3717</th><td>    <b>break</b>;</td></tr>
<tr><th id="3718">3718</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDMIA_RET" title='llvm::ARM::LDMIA_RET' data-ref="llvm::ARM::LDMIA_RET" data-ref-filename="llvm..ARM..LDMIA_RET">LDMIA_RET</a>:</td></tr>
<tr><th id="3719">3719</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tPOP_RET" title='llvm::ARM::tPOP_RET' data-ref="llvm::ARM::tPOP_RET" data-ref-filename="llvm..ARM..tPOP_RET">tPOP_RET</a>:</td></tr>
<tr><th id="3720">3720</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDMIA_RET" title='llvm::ARM::t2LDMIA_RET' data-ref="llvm::ARM::t2LDMIA_RET" data-ref-filename="llvm..ARM..t2LDMIA_RET">t2LDMIA_RET</a>:</td></tr>
<tr><th id="3721">3721</th><td>    <a class="local col2 ref" href="#612UOps" title='UOps' data-ref="612UOps" data-ref-filename="612UOps">UOps</a> += <var>2</var>; <i>// One for base reg wb, one for write to pc.</i></td></tr>
<tr><th id="3722">3722</th><td>    <b>break</b>;</td></tr>
<tr><th id="3723">3723</th><td>  }</td></tr>
<tr><th id="3724">3724</th><td>  <b>return</b> <a class="local col2 ref" href="#612UOps" title='UOps' data-ref="612UOps" data-ref-filename="612UOps">UOps</a>;</td></tr>
<tr><th id="3725">3725</th><td>}</td></tr>
<tr><th id="3726">3726</th><td></td></tr>
<tr><th id="3727">3727</th><td><em>unsigned</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo14getNumMicroOpsEPKNS_18InstrItineraryDataERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::getNumMicroOps' data-ref="_ZNK4llvm16ARMBaseInstrInfo14getNumMicroOpsEPKNS_18InstrItineraryDataERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo14getNumMicroOpsEPKNS_18InstrItineraryDataERKNS_12MachineInstrE">getNumMicroOps</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData" data-ref-filename="llvm..InstrItineraryData">InstrItineraryData</a> *<dfn class="local col3 decl" id="613ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="613ItinData" data-ref-filename="613ItinData">ItinData</dfn>,</td></tr>
<tr><th id="3728">3728</th><td>                                          <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="614MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="614MI" data-ref-filename="614MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="3729">3729</th><td>  <b>if</b> (!<a class="local col3 ref" href="#613ItinData" title='ItinData' data-ref="613ItinData" data-ref-filename="613ItinData">ItinData</a> || <a class="local col3 ref" href="#613ItinData" title='ItinData' data-ref="613ItinData" data-ref-filename="613ItinData">ItinData</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrItineraries.h.html#_ZNK4llvm18InstrItineraryData7isEmptyEv" title='llvm::InstrItineraryData::isEmpty' data-ref="_ZNK4llvm18InstrItineraryData7isEmptyEv" data-ref-filename="_ZNK4llvm18InstrItineraryData7isEmptyEv">isEmpty</a>())</td></tr>
<tr><th id="3730">3730</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="3731">3731</th><td></td></tr>
<tr><th id="3732">3732</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col5 decl" id="615Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="615Desc" data-ref-filename="615Desc">Desc</dfn> = <a class="local col4 ref" href="#614MI" title='MI' data-ref="614MI" data-ref-filename="614MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="3733">3733</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="616Class" title='Class' data-type='unsigned int' data-ref="616Class" data-ref-filename="616Class">Class</dfn> = <a class="local col5 ref" href="#615Desc" title='Desc' data-ref="615Desc" data-ref-filename="615Desc">Desc</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc13getSchedClassEv" title='llvm::MCInstrDesc::getSchedClass' data-ref="_ZNK4llvm11MCInstrDesc13getSchedClassEv" data-ref-filename="_ZNK4llvm11MCInstrDesc13getSchedClassEv">getSchedClass</a>();</td></tr>
<tr><th id="3734">3734</th><td>  <em>int</em> <dfn class="local col7 decl" id="617ItinUOps" title='ItinUOps' data-type='int' data-ref="617ItinUOps" data-ref-filename="617ItinUOps">ItinUOps</dfn> = <a class="local col3 ref" href="#613ItinData" title='ItinData' data-ref="613ItinData" data-ref-filename="613ItinData">ItinData</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrItineraries.h.html#_ZNK4llvm18InstrItineraryData14getNumMicroOpsEj" title='llvm::InstrItineraryData::getNumMicroOps' data-ref="_ZNK4llvm18InstrItineraryData14getNumMicroOpsEj" data-ref-filename="_ZNK4llvm18InstrItineraryData14getNumMicroOpsEj">getNumMicroOps</a>(<a class="local col6 ref" href="#616Class" title='Class' data-ref="616Class" data-ref-filename="616Class">Class</a>);</td></tr>
<tr><th id="3735">3735</th><td>  <b>if</b> (<a class="local col7 ref" href="#617ItinUOps" title='ItinUOps' data-ref="617ItinUOps" data-ref-filename="617ItinUOps">ItinUOps</a> &gt;= <var>0</var>) {</td></tr>
<tr><th id="3736">3736</th><td>    <b>if</b> (<a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7isSwiftEv" title='llvm::ARMSubtarget::isSwift' data-ref="_ZNK4llvm12ARMSubtarget7isSwiftEv" data-ref-filename="_ZNK4llvm12ARMSubtarget7isSwiftEv">isSwift</a>() &amp;&amp; (<a class="local col5 ref" href="#615Desc" title='Desc' data-ref="615Desc" data-ref-filename="615Desc">Desc</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc7mayLoadEv" title='llvm::MCInstrDesc::mayLoad' data-ref="_ZNK4llvm11MCInstrDesc7mayLoadEv" data-ref-filename="_ZNK4llvm11MCInstrDesc7mayLoadEv">mayLoad</a>() || <a class="local col5 ref" href="#615Desc" title='Desc' data-ref="615Desc" data-ref-filename="615Desc">Desc</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc8mayStoreEv" title='llvm::MCInstrDesc::mayStore' data-ref="_ZNK4llvm11MCInstrDesc8mayStoreEv" data-ref-filename="_ZNK4llvm11MCInstrDesc8mayStoreEv">mayStore</a>()))</td></tr>
<tr><th id="3737">3737</th><td>      <b>return</b> <a class="tu ref fn" href="#_ZL23getNumMicroOpsSwiftLdStPKN4llvm18InstrItineraryDataERKNS_12MachineInstrE" title='getNumMicroOpsSwiftLdSt' data-use='c' data-ref="_ZL23getNumMicroOpsSwiftLdStPKN4llvm18InstrItineraryDataERKNS_12MachineInstrE" data-ref-filename="_ZL23getNumMicroOpsSwiftLdStPKN4llvm18InstrItineraryDataERKNS_12MachineInstrE">getNumMicroOpsSwiftLdSt</a>(<a class="local col3 ref" href="#613ItinData" title='ItinData' data-ref="613ItinData" data-ref-filename="613ItinData">ItinData</a>, <a class="local col4 ref" href="#614MI" title='MI' data-ref="614MI" data-ref-filename="614MI">MI</a>);</td></tr>
<tr><th id="3738">3738</th><td></td></tr>
<tr><th id="3739">3739</th><td>    <b>return</b> <a class="local col7 ref" href="#617ItinUOps" title='ItinUOps' data-ref="617ItinUOps" data-ref-filename="617ItinUOps">ItinUOps</a>;</td></tr>
<tr><th id="3740">3740</th><td>  }</td></tr>
<tr><th id="3741">3741</th><td></td></tr>
<tr><th id="3742">3742</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="618Opc" title='Opc' data-type='unsigned int' data-ref="618Opc" data-ref-filename="618Opc">Opc</dfn> = <a class="local col4 ref" href="#614MI" title='MI' data-ref="614MI" data-ref-filename="614MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="3743">3743</th><td>  <b>switch</b> (<a class="local col8 ref" href="#618Opc" title='Opc' data-ref="618Opc" data-ref-filename="618Opc">Opc</a>) {</td></tr>
<tr><th id="3744">3744</th><td>  <b>default</b>:</td></tr>
<tr><th id="3745">3745</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected multi-uops instruction!"</q>);</td></tr>
<tr><th id="3746">3746</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLDMQIA" title='llvm::ARM::VLDMQIA' data-ref="llvm::ARM::VLDMQIA" data-ref-filename="llvm..ARM..VLDMQIA">VLDMQIA</a>:</td></tr>
<tr><th id="3747">3747</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VSTMQIA" title='llvm::ARM::VSTMQIA' data-ref="llvm::ARM::VSTMQIA" data-ref-filename="llvm..ARM..VSTMQIA">VSTMQIA</a>:</td></tr>
<tr><th id="3748">3748</th><td>    <b>return</b> <var>2</var>;</td></tr>
<tr><th id="3749">3749</th><td></td></tr>
<tr><th id="3750">3750</th><td>  <i>// The number of uOps for load / store multiple are determined by the number</i></td></tr>
<tr><th id="3751">3751</th><td><i>  // registers.</i></td></tr>
<tr><th id="3752">3752</th><td><i>  //</i></td></tr>
<tr><th id="3753">3753</th><td><i>  // On Cortex-A8, each pair of register loads / stores can be scheduled on the</i></td></tr>
<tr><th id="3754">3754</th><td><i>  // same cycle. The scheduling for the first load / store must be done</i></td></tr>
<tr><th id="3755">3755</th><td><i>  // separately by assuming the address is not 64-bit aligned.</i></td></tr>
<tr><th id="3756">3756</th><td><i>  //</i></td></tr>
<tr><th id="3757">3757</th><td><i>  // On Cortex-A9, the formula is simply (#reg / 2) + (#reg % 2). If the address</i></td></tr>
<tr><th id="3758">3758</th><td><i>  // is not 64-bit aligned, then AGU would take an extra cycle.  For VFP / NEON</i></td></tr>
<tr><th id="3759">3759</th><td><i>  // load / store multiple, the formula is (#reg / 2) + (#reg % 2) + 1.</i></td></tr>
<tr><th id="3760">3760</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLDMDIA" title='llvm::ARM::VLDMDIA' data-ref="llvm::ARM::VLDMDIA" data-ref-filename="llvm..ARM..VLDMDIA">VLDMDIA</a>:</td></tr>
<tr><th id="3761">3761</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLDMDIA_UPD" title='llvm::ARM::VLDMDIA_UPD' data-ref="llvm::ARM::VLDMDIA_UPD" data-ref-filename="llvm..ARM..VLDMDIA_UPD">VLDMDIA_UPD</a>:</td></tr>
<tr><th id="3762">3762</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLDMDDB_UPD" title='llvm::ARM::VLDMDDB_UPD' data-ref="llvm::ARM::VLDMDDB_UPD" data-ref-filename="llvm..ARM..VLDMDDB_UPD">VLDMDDB_UPD</a>:</td></tr>
<tr><th id="3763">3763</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLDMSIA" title='llvm::ARM::VLDMSIA' data-ref="llvm::ARM::VLDMSIA" data-ref-filename="llvm..ARM..VLDMSIA">VLDMSIA</a>:</td></tr>
<tr><th id="3764">3764</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLDMSIA_UPD" title='llvm::ARM::VLDMSIA_UPD' data-ref="llvm::ARM::VLDMSIA_UPD" data-ref-filename="llvm..ARM..VLDMSIA_UPD">VLDMSIA_UPD</a>:</td></tr>
<tr><th id="3765">3765</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLDMSDB_UPD" title='llvm::ARM::VLDMSDB_UPD' data-ref="llvm::ARM::VLDMSDB_UPD" data-ref-filename="llvm..ARM..VLDMSDB_UPD">VLDMSDB_UPD</a>:</td></tr>
<tr><th id="3766">3766</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VSTMDIA" title='llvm::ARM::VSTMDIA' data-ref="llvm::ARM::VSTMDIA" data-ref-filename="llvm..ARM..VSTMDIA">VSTMDIA</a>:</td></tr>
<tr><th id="3767">3767</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VSTMDIA_UPD" title='llvm::ARM::VSTMDIA_UPD' data-ref="llvm::ARM::VSTMDIA_UPD" data-ref-filename="llvm..ARM..VSTMDIA_UPD">VSTMDIA_UPD</a>:</td></tr>
<tr><th id="3768">3768</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VSTMDDB_UPD" title='llvm::ARM::VSTMDDB_UPD' data-ref="llvm::ARM::VSTMDDB_UPD" data-ref-filename="llvm..ARM..VSTMDDB_UPD">VSTMDDB_UPD</a>:</td></tr>
<tr><th id="3769">3769</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VSTMSIA" title='llvm::ARM::VSTMSIA' data-ref="llvm::ARM::VSTMSIA" data-ref-filename="llvm..ARM..VSTMSIA">VSTMSIA</a>:</td></tr>
<tr><th id="3770">3770</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VSTMSIA_UPD" title='llvm::ARM::VSTMSIA_UPD' data-ref="llvm::ARM::VSTMSIA_UPD" data-ref-filename="llvm..ARM..VSTMSIA_UPD">VSTMSIA_UPD</a>:</td></tr>
<tr><th id="3771">3771</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VSTMSDB_UPD" title='llvm::ARM::VSTMSDB_UPD' data-ref="llvm::ARM::VSTMSDB_UPD" data-ref-filename="llvm..ARM..VSTMSDB_UPD">VSTMSDB_UPD</a>: {</td></tr>
<tr><th id="3772">3772</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="619NumRegs" title='NumRegs' data-type='unsigned int' data-ref="619NumRegs" data-ref-filename="619NumRegs">NumRegs</dfn> = <a class="local col4 ref" href="#614MI" title='MI' data-ref="614MI" data-ref-filename="614MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() - <a class="local col5 ref" href="#615Desc" title='Desc' data-ref="615Desc" data-ref-filename="615Desc">Desc</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="3773">3773</th><td>    <b>return</b> (<a class="local col9 ref" href="#619NumRegs" title='NumRegs' data-ref="619NumRegs" data-ref-filename="619NumRegs">NumRegs</a> / <var>2</var>) + (<a class="local col9 ref" href="#619NumRegs" title='NumRegs' data-ref="619NumRegs" data-ref-filename="619NumRegs">NumRegs</a> % <var>2</var>) + <var>1</var>;</td></tr>
<tr><th id="3774">3774</th><td>  }</td></tr>
<tr><th id="3775">3775</th><td></td></tr>
<tr><th id="3776">3776</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDMIA_RET" title='llvm::ARM::LDMIA_RET' data-ref="llvm::ARM::LDMIA_RET" data-ref-filename="llvm..ARM..LDMIA_RET">LDMIA_RET</a>:</td></tr>
<tr><th id="3777">3777</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDMIA" title='llvm::ARM::LDMIA' data-ref="llvm::ARM::LDMIA" data-ref-filename="llvm..ARM..LDMIA">LDMIA</a>:</td></tr>
<tr><th id="3778">3778</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDMDA" title='llvm::ARM::LDMDA' data-ref="llvm::ARM::LDMDA" data-ref-filename="llvm..ARM..LDMDA">LDMDA</a>:</td></tr>
<tr><th id="3779">3779</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDMDB" title='llvm::ARM::LDMDB' data-ref="llvm::ARM::LDMDB" data-ref-filename="llvm..ARM..LDMDB">LDMDB</a>:</td></tr>
<tr><th id="3780">3780</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDMIB" title='llvm::ARM::LDMIB' data-ref="llvm::ARM::LDMIB" data-ref-filename="llvm..ARM..LDMIB">LDMIB</a>:</td></tr>
<tr><th id="3781">3781</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDMIA_UPD" title='llvm::ARM::LDMIA_UPD' data-ref="llvm::ARM::LDMIA_UPD" data-ref-filename="llvm..ARM..LDMIA_UPD">LDMIA_UPD</a>:</td></tr>
<tr><th id="3782">3782</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDMDA_UPD" title='llvm::ARM::LDMDA_UPD' data-ref="llvm::ARM::LDMDA_UPD" data-ref-filename="llvm..ARM..LDMDA_UPD">LDMDA_UPD</a>:</td></tr>
<tr><th id="3783">3783</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDMDB_UPD" title='llvm::ARM::LDMDB_UPD' data-ref="llvm::ARM::LDMDB_UPD" data-ref-filename="llvm..ARM..LDMDB_UPD">LDMDB_UPD</a>:</td></tr>
<tr><th id="3784">3784</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDMIB_UPD" title='llvm::ARM::LDMIB_UPD' data-ref="llvm::ARM::LDMIB_UPD" data-ref-filename="llvm..ARM..LDMIB_UPD">LDMIB_UPD</a>:</td></tr>
<tr><th id="3785">3785</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::STMIA" title='llvm::ARM::STMIA' data-ref="llvm::ARM::STMIA" data-ref-filename="llvm..ARM..STMIA">STMIA</a>:</td></tr>
<tr><th id="3786">3786</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::STMDA" title='llvm::ARM::STMDA' data-ref="llvm::ARM::STMDA" data-ref-filename="llvm..ARM..STMDA">STMDA</a>:</td></tr>
<tr><th id="3787">3787</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::STMDB" title='llvm::ARM::STMDB' data-ref="llvm::ARM::STMDB" data-ref-filename="llvm..ARM..STMDB">STMDB</a>:</td></tr>
<tr><th id="3788">3788</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::STMIB" title='llvm::ARM::STMIB' data-ref="llvm::ARM::STMIB" data-ref-filename="llvm..ARM..STMIB">STMIB</a>:</td></tr>
<tr><th id="3789">3789</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::STMIA_UPD" title='llvm::ARM::STMIA_UPD' data-ref="llvm::ARM::STMIA_UPD" data-ref-filename="llvm..ARM..STMIA_UPD">STMIA_UPD</a>:</td></tr>
<tr><th id="3790">3790</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::STMDA_UPD" title='llvm::ARM::STMDA_UPD' data-ref="llvm::ARM::STMDA_UPD" data-ref-filename="llvm..ARM..STMDA_UPD">STMDA_UPD</a>:</td></tr>
<tr><th id="3791">3791</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::STMDB_UPD" title='llvm::ARM::STMDB_UPD' data-ref="llvm::ARM::STMDB_UPD" data-ref-filename="llvm..ARM..STMDB_UPD">STMDB_UPD</a>:</td></tr>
<tr><th id="3792">3792</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::STMIB_UPD" title='llvm::ARM::STMIB_UPD' data-ref="llvm::ARM::STMIB_UPD" data-ref-filename="llvm..ARM..STMIB_UPD">STMIB_UPD</a>:</td></tr>
<tr><th id="3793">3793</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tLDMIA" title='llvm::ARM::tLDMIA' data-ref="llvm::ARM::tLDMIA" data-ref-filename="llvm..ARM..tLDMIA">tLDMIA</a>:</td></tr>
<tr><th id="3794">3794</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tLDMIA_UPD" title='llvm::ARM::tLDMIA_UPD' data-ref="llvm::ARM::tLDMIA_UPD" data-ref-filename="llvm..ARM..tLDMIA_UPD">tLDMIA_UPD</a>:</td></tr>
<tr><th id="3795">3795</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tSTMIA_UPD" title='llvm::ARM::tSTMIA_UPD' data-ref="llvm::ARM::tSTMIA_UPD" data-ref-filename="llvm..ARM..tSTMIA_UPD">tSTMIA_UPD</a>:</td></tr>
<tr><th id="3796">3796</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tPOP_RET" title='llvm::ARM::tPOP_RET' data-ref="llvm::ARM::tPOP_RET" data-ref-filename="llvm..ARM..tPOP_RET">tPOP_RET</a>:</td></tr>
<tr><th id="3797">3797</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tPOP" title='llvm::ARM::tPOP' data-ref="llvm::ARM::tPOP" data-ref-filename="llvm..ARM..tPOP">tPOP</a>:</td></tr>
<tr><th id="3798">3798</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tPUSH" title='llvm::ARM::tPUSH' data-ref="llvm::ARM::tPUSH" data-ref-filename="llvm..ARM..tPUSH">tPUSH</a>:</td></tr>
<tr><th id="3799">3799</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDMIA_RET" title='llvm::ARM::t2LDMIA_RET' data-ref="llvm::ARM::t2LDMIA_RET" data-ref-filename="llvm..ARM..t2LDMIA_RET">t2LDMIA_RET</a>:</td></tr>
<tr><th id="3800">3800</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDMIA" title='llvm::ARM::t2LDMIA' data-ref="llvm::ARM::t2LDMIA" data-ref-filename="llvm..ARM..t2LDMIA">t2LDMIA</a>:</td></tr>
<tr><th id="3801">3801</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDMDB" title='llvm::ARM::t2LDMDB' data-ref="llvm::ARM::t2LDMDB" data-ref-filename="llvm..ARM..t2LDMDB">t2LDMDB</a>:</td></tr>
<tr><th id="3802">3802</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDMIA_UPD" title='llvm::ARM::t2LDMIA_UPD' data-ref="llvm::ARM::t2LDMIA_UPD" data-ref-filename="llvm..ARM..t2LDMIA_UPD">t2LDMIA_UPD</a>:</td></tr>
<tr><th id="3803">3803</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDMDB_UPD" title='llvm::ARM::t2LDMDB_UPD' data-ref="llvm::ARM::t2LDMDB_UPD" data-ref-filename="llvm..ARM..t2LDMDB_UPD">t2LDMDB_UPD</a>:</td></tr>
<tr><th id="3804">3804</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2STMIA" title='llvm::ARM::t2STMIA' data-ref="llvm::ARM::t2STMIA" data-ref-filename="llvm..ARM..t2STMIA">t2STMIA</a>:</td></tr>
<tr><th id="3805">3805</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2STMDB" title='llvm::ARM::t2STMDB' data-ref="llvm::ARM::t2STMDB" data-ref-filename="llvm..ARM..t2STMDB">t2STMDB</a>:</td></tr>
<tr><th id="3806">3806</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2STMIA_UPD" title='llvm::ARM::t2STMIA_UPD' data-ref="llvm::ARM::t2STMIA_UPD" data-ref-filename="llvm..ARM..t2STMIA_UPD">t2STMIA_UPD</a>:</td></tr>
<tr><th id="3807">3807</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2STMDB_UPD" title='llvm::ARM::t2STMDB_UPD' data-ref="llvm::ARM::t2STMDB_UPD" data-ref-filename="llvm..ARM..t2STMDB_UPD">t2STMDB_UPD</a>: {</td></tr>
<tr><th id="3808">3808</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="620NumRegs" title='NumRegs' data-type='unsigned int' data-ref="620NumRegs" data-ref-filename="620NumRegs">NumRegs</dfn> = <a class="local col4 ref" href="#614MI" title='MI' data-ref="614MI" data-ref-filename="614MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() - <a class="local col5 ref" href="#615Desc" title='Desc' data-ref="615Desc" data-ref-filename="615Desc">Desc</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>() + <var>1</var>;</td></tr>
<tr><th id="3809">3809</th><td>    <b>switch</b> (<a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget21getLdStMultipleTimingEv" title='llvm::ARMSubtarget::getLdStMultipleTiming' data-ref="_ZNK4llvm12ARMSubtarget21getLdStMultipleTimingEv" data-ref-filename="_ZNK4llvm12ARMSubtarget21getLdStMultipleTimingEv">getLdStMultipleTiming</a>()) {</td></tr>
<tr><th id="3810">3810</th><td>    <b>case</b> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget" data-ref-filename="llvm..ARMSubtarget">ARMSubtarget</a>::<a class="enum" href="ARMSubtarget.h.html#llvm::ARMSubtarget::SingleIssuePlusExtras" title='llvm::ARMSubtarget::SingleIssuePlusExtras' data-ref="llvm::ARMSubtarget::SingleIssuePlusExtras" data-ref-filename="llvm..ARMSubtarget..SingleIssuePlusExtras">SingleIssuePlusExtras</a>:</td></tr>
<tr><th id="3811">3811</th><td>      <b>return</b> <a class="tu ref fn" href="#_ZL35getNumMicroOpsSingleIssuePlusExtrasjj" title='getNumMicroOpsSingleIssuePlusExtras' data-use='c' data-ref="_ZL35getNumMicroOpsSingleIssuePlusExtrasjj" data-ref-filename="_ZL35getNumMicroOpsSingleIssuePlusExtrasjj">getNumMicroOpsSingleIssuePlusExtras</a>(<a class="local col8 ref" href="#618Opc" title='Opc' data-ref="618Opc" data-ref-filename="618Opc">Opc</a>, <a class="local col0 ref" href="#620NumRegs" title='NumRegs' data-ref="620NumRegs" data-ref-filename="620NumRegs">NumRegs</a>);</td></tr>
<tr><th id="3812">3812</th><td>    <b>case</b> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget" data-ref-filename="llvm..ARMSubtarget">ARMSubtarget</a>::<a class="enum" href="ARMSubtarget.h.html#llvm::ARMSubtarget::SingleIssue" title='llvm::ARMSubtarget::SingleIssue' data-ref="llvm::ARMSubtarget::SingleIssue" data-ref-filename="llvm..ARMSubtarget..SingleIssue">SingleIssue</a>:</td></tr>
<tr><th id="3813">3813</th><td>      <i>// Assume the worst.</i></td></tr>
<tr><th id="3814">3814</th><td>      <b>return</b> <a class="local col0 ref" href="#620NumRegs" title='NumRegs' data-ref="620NumRegs" data-ref-filename="620NumRegs">NumRegs</a>;</td></tr>
<tr><th id="3815">3815</th><td>    <b>case</b> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget" data-ref-filename="llvm..ARMSubtarget">ARMSubtarget</a>::<a class="enum" href="ARMSubtarget.h.html#llvm::ARMSubtarget::DoubleIssue" title='llvm::ARMSubtarget::DoubleIssue' data-ref="llvm::ARMSubtarget::DoubleIssue" data-ref-filename="llvm..ARMSubtarget..DoubleIssue">DoubleIssue</a>: {</td></tr>
<tr><th id="3816">3816</th><td>      <b>if</b> (<a class="local col0 ref" href="#620NumRegs" title='NumRegs' data-ref="620NumRegs" data-ref-filename="620NumRegs">NumRegs</a> &lt; <var>4</var>)</td></tr>
<tr><th id="3817">3817</th><td>        <b>return</b> <var>2</var>;</td></tr>
<tr><th id="3818">3818</th><td>      <i>// 4 registers would be issued: 2, 2.</i></td></tr>
<tr><th id="3819">3819</th><td><i>      // 5 registers would be issued: 2, 2, 1.</i></td></tr>
<tr><th id="3820">3820</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="621UOps" title='UOps' data-type='unsigned int' data-ref="621UOps" data-ref-filename="621UOps">UOps</dfn> = (<a class="local col0 ref" href="#620NumRegs" title='NumRegs' data-ref="620NumRegs" data-ref-filename="620NumRegs">NumRegs</a> / <var>2</var>);</td></tr>
<tr><th id="3821">3821</th><td>      <b>if</b> (<a class="local col0 ref" href="#620NumRegs" title='NumRegs' data-ref="620NumRegs" data-ref-filename="620NumRegs">NumRegs</a> % <var>2</var>)</td></tr>
<tr><th id="3822">3822</th><td>        ++<a class="local col1 ref" href="#621UOps" title='UOps' data-ref="621UOps" data-ref-filename="621UOps">UOps</a>;</td></tr>
<tr><th id="3823">3823</th><td>      <b>return</b> <a class="local col1 ref" href="#621UOps" title='UOps' data-ref="621UOps" data-ref-filename="621UOps">UOps</a>;</td></tr>
<tr><th id="3824">3824</th><td>    }</td></tr>
<tr><th id="3825">3825</th><td>    <b>case</b> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget" data-ref-filename="llvm..ARMSubtarget">ARMSubtarget</a>::<a class="enum" href="ARMSubtarget.h.html#llvm::ARMSubtarget::DoubleIssueCheckUnalignedAccess" title='llvm::ARMSubtarget::DoubleIssueCheckUnalignedAccess' data-ref="llvm::ARMSubtarget::DoubleIssueCheckUnalignedAccess" data-ref-filename="llvm..ARMSubtarget..DoubleIssueCheckUnalignedAccess">DoubleIssueCheckUnalignedAccess</a>: {</td></tr>
<tr><th id="3826">3826</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="622UOps" title='UOps' data-type='unsigned int' data-ref="622UOps" data-ref-filename="622UOps">UOps</dfn> = (<a class="local col0 ref" href="#620NumRegs" title='NumRegs' data-ref="620NumRegs" data-ref-filename="620NumRegs">NumRegs</a> / <var>2</var>);</td></tr>
<tr><th id="3827">3827</th><td>      <i>// If there are odd number of registers or if it's not 64-bit aligned,</i></td></tr>
<tr><th id="3828">3828</th><td><i>      // then it takes an extra AGU (Address Generation Unit) cycle.</i></td></tr>
<tr><th id="3829">3829</th><td>      <b>if</b> ((<a class="local col0 ref" href="#620NumRegs" title='NumRegs' data-ref="620NumRegs" data-ref-filename="620NumRegs">NumRegs</a> % <var>2</var>) || !<a class="local col4 ref" href="#614MI" title='MI' data-ref="614MI" data-ref-filename="614MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16hasOneMemOperandEv" title='llvm::MachineInstr::hasOneMemOperand' data-ref="_ZNK4llvm12MachineInstr16hasOneMemOperandEv" data-ref-filename="_ZNK4llvm12MachineInstr16hasOneMemOperandEv">hasOneMemOperand</a>() ||</td></tr>
<tr><th id="3830">3830</th><td>          (*<a class="local col4 ref" href="#614MI" title='MI' data-ref="614MI" data-ref-filename="614MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv" data-ref-filename="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>())-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand8getAlignEv" title='llvm::MachineMemOperand::getAlign' data-ref="_ZNK4llvm17MachineMemOperand8getAlignEv" data-ref-filename="_ZNK4llvm17MachineMemOperand8getAlignEv">getAlign</a>() <a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvmltENS_5AlignES0_" title='llvm::operator&lt;' data-ref="_ZN4llvmltENS_5AlignES0_" data-ref-filename="_ZN4llvmltENS_5AlignES0_">&lt;</a> <a class="type" href="../../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a><a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1Em" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1Em" data-ref-filename="_ZN4llvm5AlignC1Em">(</a><var>8</var>))</td></tr>
<tr><th id="3831">3831</th><td>        ++<a class="local col2 ref" href="#622UOps" title='UOps' data-ref="622UOps" data-ref-filename="622UOps">UOps</a>;</td></tr>
<tr><th id="3832">3832</th><td>      <b>return</b> <a class="local col2 ref" href="#622UOps" title='UOps' data-ref="622UOps" data-ref-filename="622UOps">UOps</a>;</td></tr>
<tr><th id="3833">3833</th><td>      }</td></tr>
<tr><th id="3834">3834</th><td>    }</td></tr>
<tr><th id="3835">3835</th><td>  }</td></tr>
<tr><th id="3836">3836</th><td>  }</td></tr>
<tr><th id="3837">3837</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Didn't find the number of microops"</q>);</td></tr>
<tr><th id="3838">3838</th><td>}</td></tr>
<tr><th id="3839">3839</th><td></td></tr>
<tr><th id="3840">3840</th><td><em>int</em></td></tr>
<tr><th id="3841">3841</th><td><a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo15getVLDMDefCycleEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjj" title='llvm::ARMBaseInstrInfo::getVLDMDefCycle' data-ref="_ZNK4llvm16ARMBaseInstrInfo15getVLDMDefCycleEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjj" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo15getVLDMDefCycleEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjj">getVLDMDefCycle</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData" data-ref-filename="llvm..InstrItineraryData">InstrItineraryData</a> *<dfn class="local col3 decl" id="623ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="623ItinData" data-ref-filename="623ItinData">ItinData</dfn>,</td></tr>
<tr><th id="3842">3842</th><td>                                  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col4 decl" id="624DefMCID" title='DefMCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="624DefMCID" data-ref-filename="624DefMCID">DefMCID</dfn>,</td></tr>
<tr><th id="3843">3843</th><td>                                  <em>unsigned</em> <dfn class="local col5 decl" id="625DefClass" title='DefClass' data-type='unsigned int' data-ref="625DefClass" data-ref-filename="625DefClass">DefClass</dfn>,</td></tr>
<tr><th id="3844">3844</th><td>                                  <em>unsigned</em> <dfn class="local col6 decl" id="626DefIdx" title='DefIdx' data-type='unsigned int' data-ref="626DefIdx" data-ref-filename="626DefIdx">DefIdx</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="627DefAlign" title='DefAlign' data-type='unsigned int' data-ref="627DefAlign" data-ref-filename="627DefAlign">DefAlign</dfn>) <em>const</em> {</td></tr>
<tr><th id="3845">3845</th><td>  <em>int</em> <dfn class="local col8 decl" id="628RegNo" title='RegNo' data-type='int' data-ref="628RegNo" data-ref-filename="628RegNo">RegNo</dfn> = (<em>int</em>)(<a class="local col6 ref" href="#626DefIdx" title='DefIdx' data-ref="626DefIdx" data-ref-filename="626DefIdx">DefIdx</a>+<var>1</var>) - <a class="local col4 ref" href="#624DefMCID" title='DefMCID' data-ref="624DefMCID" data-ref-filename="624DefMCID">DefMCID</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>() + <var>1</var>;</td></tr>
<tr><th id="3846">3846</th><td>  <b>if</b> (<a class="local col8 ref" href="#628RegNo" title='RegNo' data-ref="628RegNo" data-ref-filename="628RegNo">RegNo</a> &lt;= <var>0</var>)</td></tr>
<tr><th id="3847">3847</th><td>    <i>// Def is the address writeback.</i></td></tr>
<tr><th id="3848">3848</th><td>    <b>return</b> <a class="local col3 ref" href="#623ItinData" title='ItinData' data-ref="623ItinData" data-ref-filename="623ItinData">ItinData</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrItineraries.h.html#_ZNK4llvm18InstrItineraryData15getOperandCycleEjj" title='llvm::InstrItineraryData::getOperandCycle' data-ref="_ZNK4llvm18InstrItineraryData15getOperandCycleEjj" data-ref-filename="_ZNK4llvm18InstrItineraryData15getOperandCycleEjj">getOperandCycle</a>(<a class="local col5 ref" href="#625DefClass" title='DefClass' data-ref="625DefClass" data-ref-filename="625DefClass">DefClass</a>, <a class="local col6 ref" href="#626DefIdx" title='DefIdx' data-ref="626DefIdx" data-ref-filename="626DefIdx">DefIdx</a>);</td></tr>
<tr><th id="3849">3849</th><td></td></tr>
<tr><th id="3850">3850</th><td>  <em>int</em> <dfn class="local col9 decl" id="629DefCycle" title='DefCycle' data-type='int' data-ref="629DefCycle" data-ref-filename="629DefCycle">DefCycle</dfn>;</td></tr>
<tr><th id="3851">3851</th><td>  <b>if</b> (<a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget10isCortexA8Ev" title='llvm::ARMSubtarget::isCortexA8' data-ref="_ZNK4llvm12ARMSubtarget10isCortexA8Ev" data-ref-filename="_ZNK4llvm12ARMSubtarget10isCortexA8Ev">isCortexA8</a>() || <a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget10isCortexA7Ev" title='llvm::ARMSubtarget::isCortexA7' data-ref="_ZNK4llvm12ARMSubtarget10isCortexA7Ev" data-ref-filename="_ZNK4llvm12ARMSubtarget10isCortexA7Ev">isCortexA7</a>()) {</td></tr>
<tr><th id="3852">3852</th><td>    <i>// (regno / 2) + (regno % 2) + 1</i></td></tr>
<tr><th id="3853">3853</th><td>    <a class="local col9 ref" href="#629DefCycle" title='DefCycle' data-ref="629DefCycle" data-ref-filename="629DefCycle">DefCycle</a> = <a class="local col8 ref" href="#628RegNo" title='RegNo' data-ref="628RegNo" data-ref-filename="628RegNo">RegNo</a> / <var>2</var> + <var>1</var>;</td></tr>
<tr><th id="3854">3854</th><td>    <b>if</b> (<a class="local col8 ref" href="#628RegNo" title='RegNo' data-ref="628RegNo" data-ref-filename="628RegNo">RegNo</a> % <var>2</var>)</td></tr>
<tr><th id="3855">3855</th><td>      ++<a class="local col9 ref" href="#629DefCycle" title='DefCycle' data-ref="629DefCycle" data-ref-filename="629DefCycle">DefCycle</a>;</td></tr>
<tr><th id="3856">3856</th><td>  } <b>else</b> <b>if</b> (<a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget8isLikeA9Ev" title='llvm::ARMSubtarget::isLikeA9' data-ref="_ZNK4llvm12ARMSubtarget8isLikeA9Ev" data-ref-filename="_ZNK4llvm12ARMSubtarget8isLikeA9Ev">isLikeA9</a>() || <a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7isSwiftEv" title='llvm::ARMSubtarget::isSwift' data-ref="_ZNK4llvm12ARMSubtarget7isSwiftEv" data-ref-filename="_ZNK4llvm12ARMSubtarget7isSwiftEv">isSwift</a>()) {</td></tr>
<tr><th id="3857">3857</th><td>    <a class="local col9 ref" href="#629DefCycle" title='DefCycle' data-ref="629DefCycle" data-ref-filename="629DefCycle">DefCycle</a> = <a class="local col8 ref" href="#628RegNo" title='RegNo' data-ref="628RegNo" data-ref-filename="628RegNo">RegNo</a>;</td></tr>
<tr><th id="3858">3858</th><td>    <em>bool</em> <dfn class="local col0 decl" id="630isSLoad" title='isSLoad' data-type='bool' data-ref="630isSLoad" data-ref-filename="630isSLoad">isSLoad</dfn> = <b>false</b>;</td></tr>
<tr><th id="3859">3859</th><td></td></tr>
<tr><th id="3860">3860</th><td>    <b>switch</b> (<a class="local col4 ref" href="#624DefMCID" title='DefMCID' data-ref="624DefMCID" data-ref-filename="624DefMCID">DefMCID</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc9getOpcodeEv" title='llvm::MCInstrDesc::getOpcode' data-ref="_ZNK4llvm11MCInstrDesc9getOpcodeEv" data-ref-filename="_ZNK4llvm11MCInstrDesc9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="3861">3861</th><td>    <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="3862">3862</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLDMSIA" title='llvm::ARM::VLDMSIA' data-ref="llvm::ARM::VLDMSIA" data-ref-filename="llvm..ARM..VLDMSIA">VLDMSIA</a>:</td></tr>
<tr><th id="3863">3863</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLDMSIA_UPD" title='llvm::ARM::VLDMSIA_UPD' data-ref="llvm::ARM::VLDMSIA_UPD" data-ref-filename="llvm..ARM..VLDMSIA_UPD">VLDMSIA_UPD</a>:</td></tr>
<tr><th id="3864">3864</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLDMSDB_UPD" title='llvm::ARM::VLDMSDB_UPD' data-ref="llvm::ARM::VLDMSDB_UPD" data-ref-filename="llvm..ARM..VLDMSDB_UPD">VLDMSDB_UPD</a>:</td></tr>
<tr><th id="3865">3865</th><td>      <a class="local col0 ref" href="#630isSLoad" title='isSLoad' data-ref="630isSLoad" data-ref-filename="630isSLoad">isSLoad</a> = <b>true</b>;</td></tr>
<tr><th id="3866">3866</th><td>      <b>break</b>;</td></tr>
<tr><th id="3867">3867</th><td>    }</td></tr>
<tr><th id="3868">3868</th><td></td></tr>
<tr><th id="3869">3869</th><td>    <i>// If there are odd number of 'S' registers or if it's not 64-bit aligned,</i></td></tr>
<tr><th id="3870">3870</th><td><i>    // then it takes an extra cycle.</i></td></tr>
<tr><th id="3871">3871</th><td>    <b>if</b> ((<a class="local col0 ref" href="#630isSLoad" title='isSLoad' data-ref="630isSLoad" data-ref-filename="630isSLoad">isSLoad</a> &amp;&amp; (<a class="local col8 ref" href="#628RegNo" title='RegNo' data-ref="628RegNo" data-ref-filename="628RegNo">RegNo</a> % <var>2</var>)) || <a class="local col7 ref" href="#627DefAlign" title='DefAlign' data-ref="627DefAlign" data-ref-filename="627DefAlign">DefAlign</a> &lt; <var>8</var>)</td></tr>
<tr><th id="3872">3872</th><td>      ++<a class="local col9 ref" href="#629DefCycle" title='DefCycle' data-ref="629DefCycle" data-ref-filename="629DefCycle">DefCycle</a>;</td></tr>
<tr><th id="3873">3873</th><td>  } <b>else</b> {</td></tr>
<tr><th id="3874">3874</th><td>    <i>// Assume the worst.</i></td></tr>
<tr><th id="3875">3875</th><td>    <a class="local col9 ref" href="#629DefCycle" title='DefCycle' data-ref="629DefCycle" data-ref-filename="629DefCycle">DefCycle</a> = <a class="local col8 ref" href="#628RegNo" title='RegNo' data-ref="628RegNo" data-ref-filename="628RegNo">RegNo</a> + <var>2</var>;</td></tr>
<tr><th id="3876">3876</th><td>  }</td></tr>
<tr><th id="3877">3877</th><td></td></tr>
<tr><th id="3878">3878</th><td>  <b>return</b> <a class="local col9 ref" href="#629DefCycle" title='DefCycle' data-ref="629DefCycle" data-ref-filename="629DefCycle">DefCycle</a>;</td></tr>
<tr><th id="3879">3879</th><td>}</td></tr>
<tr><th id="3880">3880</th><td></td></tr>
<tr><th id="3881">3881</th><td><em>int</em></td></tr>
<tr><th id="3882">3882</th><td><a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo14getLDMDefCycleEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjj" title='llvm::ARMBaseInstrInfo::getLDMDefCycle' data-ref="_ZNK4llvm16ARMBaseInstrInfo14getLDMDefCycleEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjj" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo14getLDMDefCycleEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjj">getLDMDefCycle</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData" data-ref-filename="llvm..InstrItineraryData">InstrItineraryData</a> *<dfn class="local col1 decl" id="631ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="631ItinData" data-ref-filename="631ItinData">ItinData</dfn>,</td></tr>
<tr><th id="3883">3883</th><td>                                 <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col2 decl" id="632DefMCID" title='DefMCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="632DefMCID" data-ref-filename="632DefMCID">DefMCID</dfn>,</td></tr>
<tr><th id="3884">3884</th><td>                                 <em>unsigned</em> <dfn class="local col3 decl" id="633DefClass" title='DefClass' data-type='unsigned int' data-ref="633DefClass" data-ref-filename="633DefClass">DefClass</dfn>,</td></tr>
<tr><th id="3885">3885</th><td>                                 <em>unsigned</em> <dfn class="local col4 decl" id="634DefIdx" title='DefIdx' data-type='unsigned int' data-ref="634DefIdx" data-ref-filename="634DefIdx">DefIdx</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="635DefAlign" title='DefAlign' data-type='unsigned int' data-ref="635DefAlign" data-ref-filename="635DefAlign">DefAlign</dfn>) <em>const</em> {</td></tr>
<tr><th id="3886">3886</th><td>  <em>int</em> <dfn class="local col6 decl" id="636RegNo" title='RegNo' data-type='int' data-ref="636RegNo" data-ref-filename="636RegNo">RegNo</dfn> = (<em>int</em>)(<a class="local col4 ref" href="#634DefIdx" title='DefIdx' data-ref="634DefIdx" data-ref-filename="634DefIdx">DefIdx</a>+<var>1</var>) - <a class="local col2 ref" href="#632DefMCID" title='DefMCID' data-ref="632DefMCID" data-ref-filename="632DefMCID">DefMCID</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>() + <var>1</var>;</td></tr>
<tr><th id="3887">3887</th><td>  <b>if</b> (<a class="local col6 ref" href="#636RegNo" title='RegNo' data-ref="636RegNo" data-ref-filename="636RegNo">RegNo</a> &lt;= <var>0</var>)</td></tr>
<tr><th id="3888">3888</th><td>    <i>// Def is the address writeback.</i></td></tr>
<tr><th id="3889">3889</th><td>    <b>return</b> <a class="local col1 ref" href="#631ItinData" title='ItinData' data-ref="631ItinData" data-ref-filename="631ItinData">ItinData</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrItineraries.h.html#_ZNK4llvm18InstrItineraryData15getOperandCycleEjj" title='llvm::InstrItineraryData::getOperandCycle' data-ref="_ZNK4llvm18InstrItineraryData15getOperandCycleEjj" data-ref-filename="_ZNK4llvm18InstrItineraryData15getOperandCycleEjj">getOperandCycle</a>(<a class="local col3 ref" href="#633DefClass" title='DefClass' data-ref="633DefClass" data-ref-filename="633DefClass">DefClass</a>, <a class="local col4 ref" href="#634DefIdx" title='DefIdx' data-ref="634DefIdx" data-ref-filename="634DefIdx">DefIdx</a>);</td></tr>
<tr><th id="3890">3890</th><td></td></tr>
<tr><th id="3891">3891</th><td>  <em>int</em> <dfn class="local col7 decl" id="637DefCycle" title='DefCycle' data-type='int' data-ref="637DefCycle" data-ref-filename="637DefCycle">DefCycle</dfn>;</td></tr>
<tr><th id="3892">3892</th><td>  <b>if</b> (<a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget10isCortexA8Ev" title='llvm::ARMSubtarget::isCortexA8' data-ref="_ZNK4llvm12ARMSubtarget10isCortexA8Ev" data-ref-filename="_ZNK4llvm12ARMSubtarget10isCortexA8Ev">isCortexA8</a>() || <a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget10isCortexA7Ev" title='llvm::ARMSubtarget::isCortexA7' data-ref="_ZNK4llvm12ARMSubtarget10isCortexA7Ev" data-ref-filename="_ZNK4llvm12ARMSubtarget10isCortexA7Ev">isCortexA7</a>()) {</td></tr>
<tr><th id="3893">3893</th><td>    <i>// 4 registers would be issued: 1, 2, 1.</i></td></tr>
<tr><th id="3894">3894</th><td><i>    // 5 registers would be issued: 1, 2, 2.</i></td></tr>
<tr><th id="3895">3895</th><td>    <a class="local col7 ref" href="#637DefCycle" title='DefCycle' data-ref="637DefCycle" data-ref-filename="637DefCycle">DefCycle</a> = <a class="local col6 ref" href="#636RegNo" title='RegNo' data-ref="636RegNo" data-ref-filename="636RegNo">RegNo</a> / <var>2</var>;</td></tr>
<tr><th id="3896">3896</th><td>    <b>if</b> (<a class="local col7 ref" href="#637DefCycle" title='DefCycle' data-ref="637DefCycle" data-ref-filename="637DefCycle">DefCycle</a> &lt; <var>1</var>)</td></tr>
<tr><th id="3897">3897</th><td>      <a class="local col7 ref" href="#637DefCycle" title='DefCycle' data-ref="637DefCycle" data-ref-filename="637DefCycle">DefCycle</a> = <var>1</var>;</td></tr>
<tr><th id="3898">3898</th><td>    <i>// Result latency is issue cycle + 2: E2.</i></td></tr>
<tr><th id="3899">3899</th><td>    <a class="local col7 ref" href="#637DefCycle" title='DefCycle' data-ref="637DefCycle" data-ref-filename="637DefCycle">DefCycle</a> += <var>2</var>;</td></tr>
<tr><th id="3900">3900</th><td>  } <b>else</b> <b>if</b> (<a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget8isLikeA9Ev" title='llvm::ARMSubtarget::isLikeA9' data-ref="_ZNK4llvm12ARMSubtarget8isLikeA9Ev" data-ref-filename="_ZNK4llvm12ARMSubtarget8isLikeA9Ev">isLikeA9</a>() || <a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7isSwiftEv" title='llvm::ARMSubtarget::isSwift' data-ref="_ZNK4llvm12ARMSubtarget7isSwiftEv" data-ref-filename="_ZNK4llvm12ARMSubtarget7isSwiftEv">isSwift</a>()) {</td></tr>
<tr><th id="3901">3901</th><td>    <a class="local col7 ref" href="#637DefCycle" title='DefCycle' data-ref="637DefCycle" data-ref-filename="637DefCycle">DefCycle</a> = (<a class="local col6 ref" href="#636RegNo" title='RegNo' data-ref="636RegNo" data-ref-filename="636RegNo">RegNo</a> / <var>2</var>);</td></tr>
<tr><th id="3902">3902</th><td>    <i>// If there are odd number of registers or if it's not 64-bit aligned,</i></td></tr>
<tr><th id="3903">3903</th><td><i>    // then it takes an extra AGU (Address Generation Unit) cycle.</i></td></tr>
<tr><th id="3904">3904</th><td>    <b>if</b> ((<a class="local col6 ref" href="#636RegNo" title='RegNo' data-ref="636RegNo" data-ref-filename="636RegNo">RegNo</a> % <var>2</var>) || <a class="local col5 ref" href="#635DefAlign" title='DefAlign' data-ref="635DefAlign" data-ref-filename="635DefAlign">DefAlign</a> &lt; <var>8</var>)</td></tr>
<tr><th id="3905">3905</th><td>      ++<a class="local col7 ref" href="#637DefCycle" title='DefCycle' data-ref="637DefCycle" data-ref-filename="637DefCycle">DefCycle</a>;</td></tr>
<tr><th id="3906">3906</th><td>    <i>// Result latency is AGU cycles + 2.</i></td></tr>
<tr><th id="3907">3907</th><td>    <a class="local col7 ref" href="#637DefCycle" title='DefCycle' data-ref="637DefCycle" data-ref-filename="637DefCycle">DefCycle</a> += <var>2</var>;</td></tr>
<tr><th id="3908">3908</th><td>  } <b>else</b> {</td></tr>
<tr><th id="3909">3909</th><td>    <i>// Assume the worst.</i></td></tr>
<tr><th id="3910">3910</th><td>    <a class="local col7 ref" href="#637DefCycle" title='DefCycle' data-ref="637DefCycle" data-ref-filename="637DefCycle">DefCycle</a> = <a class="local col6 ref" href="#636RegNo" title='RegNo' data-ref="636RegNo" data-ref-filename="636RegNo">RegNo</a> + <var>2</var>;</td></tr>
<tr><th id="3911">3911</th><td>  }</td></tr>
<tr><th id="3912">3912</th><td></td></tr>
<tr><th id="3913">3913</th><td>  <b>return</b> <a class="local col7 ref" href="#637DefCycle" title='DefCycle' data-ref="637DefCycle" data-ref-filename="637DefCycle">DefCycle</a>;</td></tr>
<tr><th id="3914">3914</th><td>}</td></tr>
<tr><th id="3915">3915</th><td></td></tr>
<tr><th id="3916">3916</th><td><em>int</em></td></tr>
<tr><th id="3917">3917</th><td><a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo15getVSTMUseCycleEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjj" title='llvm::ARMBaseInstrInfo::getVSTMUseCycle' data-ref="_ZNK4llvm16ARMBaseInstrInfo15getVSTMUseCycleEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjj" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo15getVSTMUseCycleEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjj">getVSTMUseCycle</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData" data-ref-filename="llvm..InstrItineraryData">InstrItineraryData</a> *<dfn class="local col8 decl" id="638ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="638ItinData" data-ref-filename="638ItinData">ItinData</dfn>,</td></tr>
<tr><th id="3918">3918</th><td>                                  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col9 decl" id="639UseMCID" title='UseMCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="639UseMCID" data-ref-filename="639UseMCID">UseMCID</dfn>,</td></tr>
<tr><th id="3919">3919</th><td>                                  <em>unsigned</em> <dfn class="local col0 decl" id="640UseClass" title='UseClass' data-type='unsigned int' data-ref="640UseClass" data-ref-filename="640UseClass">UseClass</dfn>,</td></tr>
<tr><th id="3920">3920</th><td>                                  <em>unsigned</em> <dfn class="local col1 decl" id="641UseIdx" title='UseIdx' data-type='unsigned int' data-ref="641UseIdx" data-ref-filename="641UseIdx">UseIdx</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="642UseAlign" title='UseAlign' data-type='unsigned int' data-ref="642UseAlign" data-ref-filename="642UseAlign">UseAlign</dfn>) <em>const</em> {</td></tr>
<tr><th id="3921">3921</th><td>  <em>int</em> <dfn class="local col3 decl" id="643RegNo" title='RegNo' data-type='int' data-ref="643RegNo" data-ref-filename="643RegNo">RegNo</dfn> = (<em>int</em>)(<a class="local col1 ref" href="#641UseIdx" title='UseIdx' data-ref="641UseIdx" data-ref-filename="641UseIdx">UseIdx</a>+<var>1</var>) - <a class="local col9 ref" href="#639UseMCID" title='UseMCID' data-ref="639UseMCID" data-ref-filename="639UseMCID">UseMCID</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>() + <var>1</var>;</td></tr>
<tr><th id="3922">3922</th><td>  <b>if</b> (<a class="local col3 ref" href="#643RegNo" title='RegNo' data-ref="643RegNo" data-ref-filename="643RegNo">RegNo</a> &lt;= <var>0</var>)</td></tr>
<tr><th id="3923">3923</th><td>    <b>return</b> <a class="local col8 ref" href="#638ItinData" title='ItinData' data-ref="638ItinData" data-ref-filename="638ItinData">ItinData</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrItineraries.h.html#_ZNK4llvm18InstrItineraryData15getOperandCycleEjj" title='llvm::InstrItineraryData::getOperandCycle' data-ref="_ZNK4llvm18InstrItineraryData15getOperandCycleEjj" data-ref-filename="_ZNK4llvm18InstrItineraryData15getOperandCycleEjj">getOperandCycle</a>(<a class="local col0 ref" href="#640UseClass" title='UseClass' data-ref="640UseClass" data-ref-filename="640UseClass">UseClass</a>, <a class="local col1 ref" href="#641UseIdx" title='UseIdx' data-ref="641UseIdx" data-ref-filename="641UseIdx">UseIdx</a>);</td></tr>
<tr><th id="3924">3924</th><td></td></tr>
<tr><th id="3925">3925</th><td>  <em>int</em> <dfn class="local col4 decl" id="644UseCycle" title='UseCycle' data-type='int' data-ref="644UseCycle" data-ref-filename="644UseCycle">UseCycle</dfn>;</td></tr>
<tr><th id="3926">3926</th><td>  <b>if</b> (<a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget10isCortexA8Ev" title='llvm::ARMSubtarget::isCortexA8' data-ref="_ZNK4llvm12ARMSubtarget10isCortexA8Ev" data-ref-filename="_ZNK4llvm12ARMSubtarget10isCortexA8Ev">isCortexA8</a>() || <a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget10isCortexA7Ev" title='llvm::ARMSubtarget::isCortexA7' data-ref="_ZNK4llvm12ARMSubtarget10isCortexA7Ev" data-ref-filename="_ZNK4llvm12ARMSubtarget10isCortexA7Ev">isCortexA7</a>()) {</td></tr>
<tr><th id="3927">3927</th><td>    <i>// (regno / 2) + (regno % 2) + 1</i></td></tr>
<tr><th id="3928">3928</th><td>    <a class="local col4 ref" href="#644UseCycle" title='UseCycle' data-ref="644UseCycle" data-ref-filename="644UseCycle">UseCycle</a> = <a class="local col3 ref" href="#643RegNo" title='RegNo' data-ref="643RegNo" data-ref-filename="643RegNo">RegNo</a> / <var>2</var> + <var>1</var>;</td></tr>
<tr><th id="3929">3929</th><td>    <b>if</b> (<a class="local col3 ref" href="#643RegNo" title='RegNo' data-ref="643RegNo" data-ref-filename="643RegNo">RegNo</a> % <var>2</var>)</td></tr>
<tr><th id="3930">3930</th><td>      ++<a class="local col4 ref" href="#644UseCycle" title='UseCycle' data-ref="644UseCycle" data-ref-filename="644UseCycle">UseCycle</a>;</td></tr>
<tr><th id="3931">3931</th><td>  } <b>else</b> <b>if</b> (<a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget8isLikeA9Ev" title='llvm::ARMSubtarget::isLikeA9' data-ref="_ZNK4llvm12ARMSubtarget8isLikeA9Ev" data-ref-filename="_ZNK4llvm12ARMSubtarget8isLikeA9Ev">isLikeA9</a>() || <a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7isSwiftEv" title='llvm::ARMSubtarget::isSwift' data-ref="_ZNK4llvm12ARMSubtarget7isSwiftEv" data-ref-filename="_ZNK4llvm12ARMSubtarget7isSwiftEv">isSwift</a>()) {</td></tr>
<tr><th id="3932">3932</th><td>    <a class="local col4 ref" href="#644UseCycle" title='UseCycle' data-ref="644UseCycle" data-ref-filename="644UseCycle">UseCycle</a> = <a class="local col3 ref" href="#643RegNo" title='RegNo' data-ref="643RegNo" data-ref-filename="643RegNo">RegNo</a>;</td></tr>
<tr><th id="3933">3933</th><td>    <em>bool</em> <dfn class="local col5 decl" id="645isSStore" title='isSStore' data-type='bool' data-ref="645isSStore" data-ref-filename="645isSStore">isSStore</dfn> = <b>false</b>;</td></tr>
<tr><th id="3934">3934</th><td></td></tr>
<tr><th id="3935">3935</th><td>    <b>switch</b> (<a class="local col9 ref" href="#639UseMCID" title='UseMCID' data-ref="639UseMCID" data-ref-filename="639UseMCID">UseMCID</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc9getOpcodeEv" title='llvm::MCInstrDesc::getOpcode' data-ref="_ZNK4llvm11MCInstrDesc9getOpcodeEv" data-ref-filename="_ZNK4llvm11MCInstrDesc9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="3936">3936</th><td>    <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="3937">3937</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VSTMSIA" title='llvm::ARM::VSTMSIA' data-ref="llvm::ARM::VSTMSIA" data-ref-filename="llvm..ARM..VSTMSIA">VSTMSIA</a>:</td></tr>
<tr><th id="3938">3938</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VSTMSIA_UPD" title='llvm::ARM::VSTMSIA_UPD' data-ref="llvm::ARM::VSTMSIA_UPD" data-ref-filename="llvm..ARM..VSTMSIA_UPD">VSTMSIA_UPD</a>:</td></tr>
<tr><th id="3939">3939</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VSTMSDB_UPD" title='llvm::ARM::VSTMSDB_UPD' data-ref="llvm::ARM::VSTMSDB_UPD" data-ref-filename="llvm..ARM..VSTMSDB_UPD">VSTMSDB_UPD</a>:</td></tr>
<tr><th id="3940">3940</th><td>      <a class="local col5 ref" href="#645isSStore" title='isSStore' data-ref="645isSStore" data-ref-filename="645isSStore">isSStore</a> = <b>true</b>;</td></tr>
<tr><th id="3941">3941</th><td>      <b>break</b>;</td></tr>
<tr><th id="3942">3942</th><td>    }</td></tr>
<tr><th id="3943">3943</th><td></td></tr>
<tr><th id="3944">3944</th><td>    <i>// If there are odd number of 'S' registers or if it's not 64-bit aligned,</i></td></tr>
<tr><th id="3945">3945</th><td><i>    // then it takes an extra cycle.</i></td></tr>
<tr><th id="3946">3946</th><td>    <b>if</b> ((<a class="local col5 ref" href="#645isSStore" title='isSStore' data-ref="645isSStore" data-ref-filename="645isSStore">isSStore</a> &amp;&amp; (<a class="local col3 ref" href="#643RegNo" title='RegNo' data-ref="643RegNo" data-ref-filename="643RegNo">RegNo</a> % <var>2</var>)) || <a class="local col2 ref" href="#642UseAlign" title='UseAlign' data-ref="642UseAlign" data-ref-filename="642UseAlign">UseAlign</a> &lt; <var>8</var>)</td></tr>
<tr><th id="3947">3947</th><td>      ++<a class="local col4 ref" href="#644UseCycle" title='UseCycle' data-ref="644UseCycle" data-ref-filename="644UseCycle">UseCycle</a>;</td></tr>
<tr><th id="3948">3948</th><td>  } <b>else</b> {</td></tr>
<tr><th id="3949">3949</th><td>    <i>// Assume the worst.</i></td></tr>
<tr><th id="3950">3950</th><td>    <a class="local col4 ref" href="#644UseCycle" title='UseCycle' data-ref="644UseCycle" data-ref-filename="644UseCycle">UseCycle</a> = <a class="local col3 ref" href="#643RegNo" title='RegNo' data-ref="643RegNo" data-ref-filename="643RegNo">RegNo</a> + <var>2</var>;</td></tr>
<tr><th id="3951">3951</th><td>  }</td></tr>
<tr><th id="3952">3952</th><td></td></tr>
<tr><th id="3953">3953</th><td>  <b>return</b> <a class="local col4 ref" href="#644UseCycle" title='UseCycle' data-ref="644UseCycle" data-ref-filename="644UseCycle">UseCycle</a>;</td></tr>
<tr><th id="3954">3954</th><td>}</td></tr>
<tr><th id="3955">3955</th><td></td></tr>
<tr><th id="3956">3956</th><td><em>int</em></td></tr>
<tr><th id="3957">3957</th><td><a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo14getSTMUseCycleEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjj" title='llvm::ARMBaseInstrInfo::getSTMUseCycle' data-ref="_ZNK4llvm16ARMBaseInstrInfo14getSTMUseCycleEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjj" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo14getSTMUseCycleEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjj">getSTMUseCycle</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData" data-ref-filename="llvm..InstrItineraryData">InstrItineraryData</a> *<dfn class="local col6 decl" id="646ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="646ItinData" data-ref-filename="646ItinData">ItinData</dfn>,</td></tr>
<tr><th id="3958">3958</th><td>                                 <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col7 decl" id="647UseMCID" title='UseMCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="647UseMCID" data-ref-filename="647UseMCID">UseMCID</dfn>,</td></tr>
<tr><th id="3959">3959</th><td>                                 <em>unsigned</em> <dfn class="local col8 decl" id="648UseClass" title='UseClass' data-type='unsigned int' data-ref="648UseClass" data-ref-filename="648UseClass">UseClass</dfn>,</td></tr>
<tr><th id="3960">3960</th><td>                                 <em>unsigned</em> <dfn class="local col9 decl" id="649UseIdx" title='UseIdx' data-type='unsigned int' data-ref="649UseIdx" data-ref-filename="649UseIdx">UseIdx</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="650UseAlign" title='UseAlign' data-type='unsigned int' data-ref="650UseAlign" data-ref-filename="650UseAlign">UseAlign</dfn>) <em>const</em> {</td></tr>
<tr><th id="3961">3961</th><td>  <em>int</em> <dfn class="local col1 decl" id="651RegNo" title='RegNo' data-type='int' data-ref="651RegNo" data-ref-filename="651RegNo">RegNo</dfn> = (<em>int</em>)(<a class="local col9 ref" href="#649UseIdx" title='UseIdx' data-ref="649UseIdx" data-ref-filename="649UseIdx">UseIdx</a>+<var>1</var>) - <a class="local col7 ref" href="#647UseMCID" title='UseMCID' data-ref="647UseMCID" data-ref-filename="647UseMCID">UseMCID</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>() + <var>1</var>;</td></tr>
<tr><th id="3962">3962</th><td>  <b>if</b> (<a class="local col1 ref" href="#651RegNo" title='RegNo' data-ref="651RegNo" data-ref-filename="651RegNo">RegNo</a> &lt;= <var>0</var>)</td></tr>
<tr><th id="3963">3963</th><td>    <b>return</b> <a class="local col6 ref" href="#646ItinData" title='ItinData' data-ref="646ItinData" data-ref-filename="646ItinData">ItinData</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrItineraries.h.html#_ZNK4llvm18InstrItineraryData15getOperandCycleEjj" title='llvm::InstrItineraryData::getOperandCycle' data-ref="_ZNK4llvm18InstrItineraryData15getOperandCycleEjj" data-ref-filename="_ZNK4llvm18InstrItineraryData15getOperandCycleEjj">getOperandCycle</a>(<a class="local col8 ref" href="#648UseClass" title='UseClass' data-ref="648UseClass" data-ref-filename="648UseClass">UseClass</a>, <a class="local col9 ref" href="#649UseIdx" title='UseIdx' data-ref="649UseIdx" data-ref-filename="649UseIdx">UseIdx</a>);</td></tr>
<tr><th id="3964">3964</th><td></td></tr>
<tr><th id="3965">3965</th><td>  <em>int</em> <dfn class="local col2 decl" id="652UseCycle" title='UseCycle' data-type='int' data-ref="652UseCycle" data-ref-filename="652UseCycle">UseCycle</dfn>;</td></tr>
<tr><th id="3966">3966</th><td>  <b>if</b> (<a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget10isCortexA8Ev" title='llvm::ARMSubtarget::isCortexA8' data-ref="_ZNK4llvm12ARMSubtarget10isCortexA8Ev" data-ref-filename="_ZNK4llvm12ARMSubtarget10isCortexA8Ev">isCortexA8</a>() || <a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget10isCortexA7Ev" title='llvm::ARMSubtarget::isCortexA7' data-ref="_ZNK4llvm12ARMSubtarget10isCortexA7Ev" data-ref-filename="_ZNK4llvm12ARMSubtarget10isCortexA7Ev">isCortexA7</a>()) {</td></tr>
<tr><th id="3967">3967</th><td>    <a class="local col2 ref" href="#652UseCycle" title='UseCycle' data-ref="652UseCycle" data-ref-filename="652UseCycle">UseCycle</a> = <a class="local col1 ref" href="#651RegNo" title='RegNo' data-ref="651RegNo" data-ref-filename="651RegNo">RegNo</a> / <var>2</var>;</td></tr>
<tr><th id="3968">3968</th><td>    <b>if</b> (<a class="local col2 ref" href="#652UseCycle" title='UseCycle' data-ref="652UseCycle" data-ref-filename="652UseCycle">UseCycle</a> &lt; <var>2</var>)</td></tr>
<tr><th id="3969">3969</th><td>      <a class="local col2 ref" href="#652UseCycle" title='UseCycle' data-ref="652UseCycle" data-ref-filename="652UseCycle">UseCycle</a> = <var>2</var>;</td></tr>
<tr><th id="3970">3970</th><td>    <i>// Read in E3.</i></td></tr>
<tr><th id="3971">3971</th><td>    <a class="local col2 ref" href="#652UseCycle" title='UseCycle' data-ref="652UseCycle" data-ref-filename="652UseCycle">UseCycle</a> += <var>2</var>;</td></tr>
<tr><th id="3972">3972</th><td>  } <b>else</b> <b>if</b> (<a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget8isLikeA9Ev" title='llvm::ARMSubtarget::isLikeA9' data-ref="_ZNK4llvm12ARMSubtarget8isLikeA9Ev" data-ref-filename="_ZNK4llvm12ARMSubtarget8isLikeA9Ev">isLikeA9</a>() || <a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7isSwiftEv" title='llvm::ARMSubtarget::isSwift' data-ref="_ZNK4llvm12ARMSubtarget7isSwiftEv" data-ref-filename="_ZNK4llvm12ARMSubtarget7isSwiftEv">isSwift</a>()) {</td></tr>
<tr><th id="3973">3973</th><td>    <a class="local col2 ref" href="#652UseCycle" title='UseCycle' data-ref="652UseCycle" data-ref-filename="652UseCycle">UseCycle</a> = (<a class="local col1 ref" href="#651RegNo" title='RegNo' data-ref="651RegNo" data-ref-filename="651RegNo">RegNo</a> / <var>2</var>);</td></tr>
<tr><th id="3974">3974</th><td>    <i>// If there are odd number of registers or if it's not 64-bit aligned,</i></td></tr>
<tr><th id="3975">3975</th><td><i>    // then it takes an extra AGU (Address Generation Unit) cycle.</i></td></tr>
<tr><th id="3976">3976</th><td>    <b>if</b> ((<a class="local col1 ref" href="#651RegNo" title='RegNo' data-ref="651RegNo" data-ref-filename="651RegNo">RegNo</a> % <var>2</var>) || <a class="local col0 ref" href="#650UseAlign" title='UseAlign' data-ref="650UseAlign" data-ref-filename="650UseAlign">UseAlign</a> &lt; <var>8</var>)</td></tr>
<tr><th id="3977">3977</th><td>      ++<a class="local col2 ref" href="#652UseCycle" title='UseCycle' data-ref="652UseCycle" data-ref-filename="652UseCycle">UseCycle</a>;</td></tr>
<tr><th id="3978">3978</th><td>  } <b>else</b> {</td></tr>
<tr><th id="3979">3979</th><td>    <i>// Assume the worst.</i></td></tr>
<tr><th id="3980">3980</th><td>    <a class="local col2 ref" href="#652UseCycle" title='UseCycle' data-ref="652UseCycle" data-ref-filename="652UseCycle">UseCycle</a> = <var>1</var>;</td></tr>
<tr><th id="3981">3981</th><td>  }</td></tr>
<tr><th id="3982">3982</th><td>  <b>return</b> <a class="local col2 ref" href="#652UseCycle" title='UseCycle' data-ref="652UseCycle" data-ref-filename="652UseCycle">UseCycle</a>;</td></tr>
<tr><th id="3983">3983</th><td>}</td></tr>
<tr><th id="3984">3984</th><td></td></tr>
<tr><th id="3985">3985</th><td><em>int</em></td></tr>
<tr><th id="3986">3986</th><td><a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjS6_jj" title='llvm::ARMBaseInstrInfo::getOperandLatency' data-ref="_ZNK4llvm16ARMBaseInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjS6_jj" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjS6_jj">getOperandLatency</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData" data-ref-filename="llvm..InstrItineraryData">InstrItineraryData</a> *<dfn class="local col3 decl" id="653ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="653ItinData" data-ref-filename="653ItinData">ItinData</dfn>,</td></tr>
<tr><th id="3987">3987</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col4 decl" id="654DefMCID" title='DefMCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="654DefMCID" data-ref-filename="654DefMCID">DefMCID</dfn>,</td></tr>
<tr><th id="3988">3988</th><td>                                    <em>unsigned</em> <dfn class="local col5 decl" id="655DefIdx" title='DefIdx' data-type='unsigned int' data-ref="655DefIdx" data-ref-filename="655DefIdx">DefIdx</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="656DefAlign" title='DefAlign' data-type='unsigned int' data-ref="656DefAlign" data-ref-filename="656DefAlign">DefAlign</dfn>,</td></tr>
<tr><th id="3989">3989</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col7 decl" id="657UseMCID" title='UseMCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="657UseMCID" data-ref-filename="657UseMCID">UseMCID</dfn>,</td></tr>
<tr><th id="3990">3990</th><td>                                    <em>unsigned</em> <dfn class="local col8 decl" id="658UseIdx" title='UseIdx' data-type='unsigned int' data-ref="658UseIdx" data-ref-filename="658UseIdx">UseIdx</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="659UseAlign" title='UseAlign' data-type='unsigned int' data-ref="659UseAlign" data-ref-filename="659UseAlign">UseAlign</dfn>) <em>const</em> {</td></tr>
<tr><th id="3991">3991</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="660DefClass" title='DefClass' data-type='unsigned int' data-ref="660DefClass" data-ref-filename="660DefClass">DefClass</dfn> = <a class="local col4 ref" href="#654DefMCID" title='DefMCID' data-ref="654DefMCID" data-ref-filename="654DefMCID">DefMCID</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc13getSchedClassEv" title='llvm::MCInstrDesc::getSchedClass' data-ref="_ZNK4llvm11MCInstrDesc13getSchedClassEv" data-ref-filename="_ZNK4llvm11MCInstrDesc13getSchedClassEv">getSchedClass</a>();</td></tr>
<tr><th id="3992">3992</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="661UseClass" title='UseClass' data-type='unsigned int' data-ref="661UseClass" data-ref-filename="661UseClass">UseClass</dfn> = <a class="local col7 ref" href="#657UseMCID" title='UseMCID' data-ref="657UseMCID" data-ref-filename="657UseMCID">UseMCID</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc13getSchedClassEv" title='llvm::MCInstrDesc::getSchedClass' data-ref="_ZNK4llvm11MCInstrDesc13getSchedClassEv" data-ref-filename="_ZNK4llvm11MCInstrDesc13getSchedClassEv">getSchedClass</a>();</td></tr>
<tr><th id="3993">3993</th><td></td></tr>
<tr><th id="3994">3994</th><td>  <b>if</b> (<a class="local col5 ref" href="#655DefIdx" title='DefIdx' data-ref="655DefIdx" data-ref-filename="655DefIdx">DefIdx</a> &lt; <a class="local col4 ref" href="#654DefMCID" title='DefMCID' data-ref="654DefMCID" data-ref-filename="654DefMCID">DefMCID</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>() &amp;&amp; <a class="local col8 ref" href="#658UseIdx" title='UseIdx' data-ref="658UseIdx" data-ref-filename="658UseIdx">UseIdx</a> &lt; <a class="local col7 ref" href="#657UseMCID" title='UseMCID' data-ref="657UseMCID" data-ref-filename="657UseMCID">UseMCID</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>())</td></tr>
<tr><th id="3995">3995</th><td>    <b>return</b> <a class="local col3 ref" href="#653ItinData" title='ItinData' data-ref="653ItinData" data-ref-filename="653ItinData">ItinData</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrItineraries.h.html#_ZNK4llvm18InstrItineraryData17getOperandLatencyEjjjj" title='llvm::InstrItineraryData::getOperandLatency' data-ref="_ZNK4llvm18InstrItineraryData17getOperandLatencyEjjjj" data-ref-filename="_ZNK4llvm18InstrItineraryData17getOperandLatencyEjjjj">getOperandLatency</a>(<a class="local col0 ref" href="#660DefClass" title='DefClass' data-ref="660DefClass" data-ref-filename="660DefClass">DefClass</a>, <a class="local col5 ref" href="#655DefIdx" title='DefIdx' data-ref="655DefIdx" data-ref-filename="655DefIdx">DefIdx</a>, <a class="local col1 ref" href="#661UseClass" title='UseClass' data-ref="661UseClass" data-ref-filename="661UseClass">UseClass</a>, <a class="local col8 ref" href="#658UseIdx" title='UseIdx' data-ref="658UseIdx" data-ref-filename="658UseIdx">UseIdx</a>);</td></tr>
<tr><th id="3996">3996</th><td></td></tr>
<tr><th id="3997">3997</th><td>  <i>// This may be a def / use of a variable_ops instruction, the operand</i></td></tr>
<tr><th id="3998">3998</th><td><i>  // latency might be determinable dynamically. Let the target try to</i></td></tr>
<tr><th id="3999">3999</th><td><i>  // figure it out.</i></td></tr>
<tr><th id="4000">4000</th><td>  <em>int</em> <dfn class="local col2 decl" id="662DefCycle" title='DefCycle' data-type='int' data-ref="662DefCycle" data-ref-filename="662DefCycle">DefCycle</dfn> = -<var>1</var>;</td></tr>
<tr><th id="4001">4001</th><td>  <em>bool</em> <dfn class="local col3 decl" id="663LdmBypass" title='LdmBypass' data-type='bool' data-ref="663LdmBypass" data-ref-filename="663LdmBypass">LdmBypass</dfn> = <b>false</b>;</td></tr>
<tr><th id="4002">4002</th><td>  <b>switch</b> (<a class="local col4 ref" href="#654DefMCID" title='DefMCID' data-ref="654DefMCID" data-ref-filename="654DefMCID">DefMCID</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc9getOpcodeEv" title='llvm::MCInstrDesc::getOpcode' data-ref="_ZNK4llvm11MCInstrDesc9getOpcodeEv" data-ref-filename="_ZNK4llvm11MCInstrDesc9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="4003">4003</th><td>  <b>default</b>:</td></tr>
<tr><th id="4004">4004</th><td>    <a class="local col2 ref" href="#662DefCycle" title='DefCycle' data-ref="662DefCycle" data-ref-filename="662DefCycle">DefCycle</a> = <a class="local col3 ref" href="#653ItinData" title='ItinData' data-ref="653ItinData" data-ref-filename="653ItinData">ItinData</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrItineraries.h.html#_ZNK4llvm18InstrItineraryData15getOperandCycleEjj" title='llvm::InstrItineraryData::getOperandCycle' data-ref="_ZNK4llvm18InstrItineraryData15getOperandCycleEjj" data-ref-filename="_ZNK4llvm18InstrItineraryData15getOperandCycleEjj">getOperandCycle</a>(<a class="local col0 ref" href="#660DefClass" title='DefClass' data-ref="660DefClass" data-ref-filename="660DefClass">DefClass</a>, <a class="local col5 ref" href="#655DefIdx" title='DefIdx' data-ref="655DefIdx" data-ref-filename="655DefIdx">DefIdx</a>);</td></tr>
<tr><th id="4005">4005</th><td>    <b>break</b>;</td></tr>
<tr><th id="4006">4006</th><td></td></tr>
<tr><th id="4007">4007</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLDMDIA" title='llvm::ARM::VLDMDIA' data-ref="llvm::ARM::VLDMDIA" data-ref-filename="llvm..ARM..VLDMDIA">VLDMDIA</a>:</td></tr>
<tr><th id="4008">4008</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLDMDIA_UPD" title='llvm::ARM::VLDMDIA_UPD' data-ref="llvm::ARM::VLDMDIA_UPD" data-ref-filename="llvm..ARM..VLDMDIA_UPD">VLDMDIA_UPD</a>:</td></tr>
<tr><th id="4009">4009</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLDMDDB_UPD" title='llvm::ARM::VLDMDDB_UPD' data-ref="llvm::ARM::VLDMDDB_UPD" data-ref-filename="llvm..ARM..VLDMDDB_UPD">VLDMDDB_UPD</a>:</td></tr>
<tr><th id="4010">4010</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLDMSIA" title='llvm::ARM::VLDMSIA' data-ref="llvm::ARM::VLDMSIA" data-ref-filename="llvm..ARM..VLDMSIA">VLDMSIA</a>:</td></tr>
<tr><th id="4011">4011</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLDMSIA_UPD" title='llvm::ARM::VLDMSIA_UPD' data-ref="llvm::ARM::VLDMSIA_UPD" data-ref-filename="llvm..ARM..VLDMSIA_UPD">VLDMSIA_UPD</a>:</td></tr>
<tr><th id="4012">4012</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLDMSDB_UPD" title='llvm::ARM::VLDMSDB_UPD' data-ref="llvm::ARM::VLDMSDB_UPD" data-ref-filename="llvm..ARM..VLDMSDB_UPD">VLDMSDB_UPD</a>:</td></tr>
<tr><th id="4013">4013</th><td>    <a class="local col2 ref" href="#662DefCycle" title='DefCycle' data-ref="662DefCycle" data-ref-filename="662DefCycle">DefCycle</a> = <a class="member fn" href="#_ZNK4llvm16ARMBaseInstrInfo15getVLDMDefCycleEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjj" title='llvm::ARMBaseInstrInfo::getVLDMDefCycle' data-ref="_ZNK4llvm16ARMBaseInstrInfo15getVLDMDefCycleEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjj" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo15getVLDMDefCycleEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjj">getVLDMDefCycle</a>(<a class="local col3 ref" href="#653ItinData" title='ItinData' data-ref="653ItinData" data-ref-filename="653ItinData">ItinData</a>, <a class="local col4 ref" href="#654DefMCID" title='DefMCID' data-ref="654DefMCID" data-ref-filename="654DefMCID">DefMCID</a>, <a class="local col0 ref" href="#660DefClass" title='DefClass' data-ref="660DefClass" data-ref-filename="660DefClass">DefClass</a>, <a class="local col5 ref" href="#655DefIdx" title='DefIdx' data-ref="655DefIdx" data-ref-filename="655DefIdx">DefIdx</a>, <a class="local col6 ref" href="#656DefAlign" title='DefAlign' data-ref="656DefAlign" data-ref-filename="656DefAlign">DefAlign</a>);</td></tr>
<tr><th id="4014">4014</th><td>    <b>break</b>;</td></tr>
<tr><th id="4015">4015</th><td></td></tr>
<tr><th id="4016">4016</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDMIA_RET" title='llvm::ARM::LDMIA_RET' data-ref="llvm::ARM::LDMIA_RET" data-ref-filename="llvm..ARM..LDMIA_RET">LDMIA_RET</a>:</td></tr>
<tr><th id="4017">4017</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDMIA" title='llvm::ARM::LDMIA' data-ref="llvm::ARM::LDMIA" data-ref-filename="llvm..ARM..LDMIA">LDMIA</a>:</td></tr>
<tr><th id="4018">4018</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDMDA" title='llvm::ARM::LDMDA' data-ref="llvm::ARM::LDMDA" data-ref-filename="llvm..ARM..LDMDA">LDMDA</a>:</td></tr>
<tr><th id="4019">4019</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDMDB" title='llvm::ARM::LDMDB' data-ref="llvm::ARM::LDMDB" data-ref-filename="llvm..ARM..LDMDB">LDMDB</a>:</td></tr>
<tr><th id="4020">4020</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDMIB" title='llvm::ARM::LDMIB' data-ref="llvm::ARM::LDMIB" data-ref-filename="llvm..ARM..LDMIB">LDMIB</a>:</td></tr>
<tr><th id="4021">4021</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDMIA_UPD" title='llvm::ARM::LDMIA_UPD' data-ref="llvm::ARM::LDMIA_UPD" data-ref-filename="llvm..ARM..LDMIA_UPD">LDMIA_UPD</a>:</td></tr>
<tr><th id="4022">4022</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDMDA_UPD" title='llvm::ARM::LDMDA_UPD' data-ref="llvm::ARM::LDMDA_UPD" data-ref-filename="llvm..ARM..LDMDA_UPD">LDMDA_UPD</a>:</td></tr>
<tr><th id="4023">4023</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDMDB_UPD" title='llvm::ARM::LDMDB_UPD' data-ref="llvm::ARM::LDMDB_UPD" data-ref-filename="llvm..ARM..LDMDB_UPD">LDMDB_UPD</a>:</td></tr>
<tr><th id="4024">4024</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDMIB_UPD" title='llvm::ARM::LDMIB_UPD' data-ref="llvm::ARM::LDMIB_UPD" data-ref-filename="llvm..ARM..LDMIB_UPD">LDMIB_UPD</a>:</td></tr>
<tr><th id="4025">4025</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tLDMIA" title='llvm::ARM::tLDMIA' data-ref="llvm::ARM::tLDMIA" data-ref-filename="llvm..ARM..tLDMIA">tLDMIA</a>:</td></tr>
<tr><th id="4026">4026</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tLDMIA_UPD" title='llvm::ARM::tLDMIA_UPD' data-ref="llvm::ARM::tLDMIA_UPD" data-ref-filename="llvm..ARM..tLDMIA_UPD">tLDMIA_UPD</a>:</td></tr>
<tr><th id="4027">4027</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tPUSH" title='llvm::ARM::tPUSH' data-ref="llvm::ARM::tPUSH" data-ref-filename="llvm..ARM..tPUSH">tPUSH</a>:</td></tr>
<tr><th id="4028">4028</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDMIA_RET" title='llvm::ARM::t2LDMIA_RET' data-ref="llvm::ARM::t2LDMIA_RET" data-ref-filename="llvm..ARM..t2LDMIA_RET">t2LDMIA_RET</a>:</td></tr>
<tr><th id="4029">4029</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDMIA" title='llvm::ARM::t2LDMIA' data-ref="llvm::ARM::t2LDMIA" data-ref-filename="llvm..ARM..t2LDMIA">t2LDMIA</a>:</td></tr>
<tr><th id="4030">4030</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDMDB" title='llvm::ARM::t2LDMDB' data-ref="llvm::ARM::t2LDMDB" data-ref-filename="llvm..ARM..t2LDMDB">t2LDMDB</a>:</td></tr>
<tr><th id="4031">4031</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDMIA_UPD" title='llvm::ARM::t2LDMIA_UPD' data-ref="llvm::ARM::t2LDMIA_UPD" data-ref-filename="llvm..ARM..t2LDMIA_UPD">t2LDMIA_UPD</a>:</td></tr>
<tr><th id="4032">4032</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDMDB_UPD" title='llvm::ARM::t2LDMDB_UPD' data-ref="llvm::ARM::t2LDMDB_UPD" data-ref-filename="llvm..ARM..t2LDMDB_UPD">t2LDMDB_UPD</a>:</td></tr>
<tr><th id="4033">4033</th><td>    <a class="local col3 ref" href="#663LdmBypass" title='LdmBypass' data-ref="663LdmBypass" data-ref-filename="663LdmBypass">LdmBypass</a> = <b>true</b>;</td></tr>
<tr><th id="4034">4034</th><td>    <a class="local col2 ref" href="#662DefCycle" title='DefCycle' data-ref="662DefCycle" data-ref-filename="662DefCycle">DefCycle</a> = <a class="member fn" href="#_ZNK4llvm16ARMBaseInstrInfo14getLDMDefCycleEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjj" title='llvm::ARMBaseInstrInfo::getLDMDefCycle' data-ref="_ZNK4llvm16ARMBaseInstrInfo14getLDMDefCycleEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjj" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo14getLDMDefCycleEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjj">getLDMDefCycle</a>(<a class="local col3 ref" href="#653ItinData" title='ItinData' data-ref="653ItinData" data-ref-filename="653ItinData">ItinData</a>, <a class="local col4 ref" href="#654DefMCID" title='DefMCID' data-ref="654DefMCID" data-ref-filename="654DefMCID">DefMCID</a>, <a class="local col0 ref" href="#660DefClass" title='DefClass' data-ref="660DefClass" data-ref-filename="660DefClass">DefClass</a>, <a class="local col5 ref" href="#655DefIdx" title='DefIdx' data-ref="655DefIdx" data-ref-filename="655DefIdx">DefIdx</a>, <a class="local col6 ref" href="#656DefAlign" title='DefAlign' data-ref="656DefAlign" data-ref-filename="656DefAlign">DefAlign</a>);</td></tr>
<tr><th id="4035">4035</th><td>    <b>break</b>;</td></tr>
<tr><th id="4036">4036</th><td>  }</td></tr>
<tr><th id="4037">4037</th><td></td></tr>
<tr><th id="4038">4038</th><td>  <b>if</b> (<a class="local col2 ref" href="#662DefCycle" title='DefCycle' data-ref="662DefCycle" data-ref-filename="662DefCycle">DefCycle</a> == -<var>1</var>)</td></tr>
<tr><th id="4039">4039</th><td>    <i>// We can't seem to determine the result latency of the def, assume it's 2.</i></td></tr>
<tr><th id="4040">4040</th><td>    <a class="local col2 ref" href="#662DefCycle" title='DefCycle' data-ref="662DefCycle" data-ref-filename="662DefCycle">DefCycle</a> = <var>2</var>;</td></tr>
<tr><th id="4041">4041</th><td></td></tr>
<tr><th id="4042">4042</th><td>  <em>int</em> <dfn class="local col4 decl" id="664UseCycle" title='UseCycle' data-type='int' data-ref="664UseCycle" data-ref-filename="664UseCycle">UseCycle</dfn> = -<var>1</var>;</td></tr>
<tr><th id="4043">4043</th><td>  <b>switch</b> (<a class="local col7 ref" href="#657UseMCID" title='UseMCID' data-ref="657UseMCID" data-ref-filename="657UseMCID">UseMCID</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc9getOpcodeEv" title='llvm::MCInstrDesc::getOpcode' data-ref="_ZNK4llvm11MCInstrDesc9getOpcodeEv" data-ref-filename="_ZNK4llvm11MCInstrDesc9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="4044">4044</th><td>  <b>default</b>:</td></tr>
<tr><th id="4045">4045</th><td>    <a class="local col4 ref" href="#664UseCycle" title='UseCycle' data-ref="664UseCycle" data-ref-filename="664UseCycle">UseCycle</a> = <a class="local col3 ref" href="#653ItinData" title='ItinData' data-ref="653ItinData" data-ref-filename="653ItinData">ItinData</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrItineraries.h.html#_ZNK4llvm18InstrItineraryData15getOperandCycleEjj" title='llvm::InstrItineraryData::getOperandCycle' data-ref="_ZNK4llvm18InstrItineraryData15getOperandCycleEjj" data-ref-filename="_ZNK4llvm18InstrItineraryData15getOperandCycleEjj">getOperandCycle</a>(<a class="local col1 ref" href="#661UseClass" title='UseClass' data-ref="661UseClass" data-ref-filename="661UseClass">UseClass</a>, <a class="local col8 ref" href="#658UseIdx" title='UseIdx' data-ref="658UseIdx" data-ref-filename="658UseIdx">UseIdx</a>);</td></tr>
<tr><th id="4046">4046</th><td>    <b>break</b>;</td></tr>
<tr><th id="4047">4047</th><td></td></tr>
<tr><th id="4048">4048</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VSTMDIA" title='llvm::ARM::VSTMDIA' data-ref="llvm::ARM::VSTMDIA" data-ref-filename="llvm..ARM..VSTMDIA">VSTMDIA</a>:</td></tr>
<tr><th id="4049">4049</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VSTMDIA_UPD" title='llvm::ARM::VSTMDIA_UPD' data-ref="llvm::ARM::VSTMDIA_UPD" data-ref-filename="llvm..ARM..VSTMDIA_UPD">VSTMDIA_UPD</a>:</td></tr>
<tr><th id="4050">4050</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VSTMDDB_UPD" title='llvm::ARM::VSTMDDB_UPD' data-ref="llvm::ARM::VSTMDDB_UPD" data-ref-filename="llvm..ARM..VSTMDDB_UPD">VSTMDDB_UPD</a>:</td></tr>
<tr><th id="4051">4051</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VSTMSIA" title='llvm::ARM::VSTMSIA' data-ref="llvm::ARM::VSTMSIA" data-ref-filename="llvm..ARM..VSTMSIA">VSTMSIA</a>:</td></tr>
<tr><th id="4052">4052</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VSTMSIA_UPD" title='llvm::ARM::VSTMSIA_UPD' data-ref="llvm::ARM::VSTMSIA_UPD" data-ref-filename="llvm..ARM..VSTMSIA_UPD">VSTMSIA_UPD</a>:</td></tr>
<tr><th id="4053">4053</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VSTMSDB_UPD" title='llvm::ARM::VSTMSDB_UPD' data-ref="llvm::ARM::VSTMSDB_UPD" data-ref-filename="llvm..ARM..VSTMSDB_UPD">VSTMSDB_UPD</a>:</td></tr>
<tr><th id="4054">4054</th><td>    <a class="local col4 ref" href="#664UseCycle" title='UseCycle' data-ref="664UseCycle" data-ref-filename="664UseCycle">UseCycle</a> = <a class="member fn" href="#_ZNK4llvm16ARMBaseInstrInfo15getVSTMUseCycleEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjj" title='llvm::ARMBaseInstrInfo::getVSTMUseCycle' data-ref="_ZNK4llvm16ARMBaseInstrInfo15getVSTMUseCycleEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjj" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo15getVSTMUseCycleEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjj">getVSTMUseCycle</a>(<a class="local col3 ref" href="#653ItinData" title='ItinData' data-ref="653ItinData" data-ref-filename="653ItinData">ItinData</a>, <a class="local col7 ref" href="#657UseMCID" title='UseMCID' data-ref="657UseMCID" data-ref-filename="657UseMCID">UseMCID</a>, <a class="local col1 ref" href="#661UseClass" title='UseClass' data-ref="661UseClass" data-ref-filename="661UseClass">UseClass</a>, <a class="local col8 ref" href="#658UseIdx" title='UseIdx' data-ref="658UseIdx" data-ref-filename="658UseIdx">UseIdx</a>, <a class="local col9 ref" href="#659UseAlign" title='UseAlign' data-ref="659UseAlign" data-ref-filename="659UseAlign">UseAlign</a>);</td></tr>
<tr><th id="4055">4055</th><td>    <b>break</b>;</td></tr>
<tr><th id="4056">4056</th><td></td></tr>
<tr><th id="4057">4057</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::STMIA" title='llvm::ARM::STMIA' data-ref="llvm::ARM::STMIA" data-ref-filename="llvm..ARM..STMIA">STMIA</a>:</td></tr>
<tr><th id="4058">4058</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::STMDA" title='llvm::ARM::STMDA' data-ref="llvm::ARM::STMDA" data-ref-filename="llvm..ARM..STMDA">STMDA</a>:</td></tr>
<tr><th id="4059">4059</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::STMDB" title='llvm::ARM::STMDB' data-ref="llvm::ARM::STMDB" data-ref-filename="llvm..ARM..STMDB">STMDB</a>:</td></tr>
<tr><th id="4060">4060</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::STMIB" title='llvm::ARM::STMIB' data-ref="llvm::ARM::STMIB" data-ref-filename="llvm..ARM..STMIB">STMIB</a>:</td></tr>
<tr><th id="4061">4061</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::STMIA_UPD" title='llvm::ARM::STMIA_UPD' data-ref="llvm::ARM::STMIA_UPD" data-ref-filename="llvm..ARM..STMIA_UPD">STMIA_UPD</a>:</td></tr>
<tr><th id="4062">4062</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::STMDA_UPD" title='llvm::ARM::STMDA_UPD' data-ref="llvm::ARM::STMDA_UPD" data-ref-filename="llvm..ARM..STMDA_UPD">STMDA_UPD</a>:</td></tr>
<tr><th id="4063">4063</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::STMDB_UPD" title='llvm::ARM::STMDB_UPD' data-ref="llvm::ARM::STMDB_UPD" data-ref-filename="llvm..ARM..STMDB_UPD">STMDB_UPD</a>:</td></tr>
<tr><th id="4064">4064</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::STMIB_UPD" title='llvm::ARM::STMIB_UPD' data-ref="llvm::ARM::STMIB_UPD" data-ref-filename="llvm..ARM..STMIB_UPD">STMIB_UPD</a>:</td></tr>
<tr><th id="4065">4065</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tSTMIA_UPD" title='llvm::ARM::tSTMIA_UPD' data-ref="llvm::ARM::tSTMIA_UPD" data-ref-filename="llvm..ARM..tSTMIA_UPD">tSTMIA_UPD</a>:</td></tr>
<tr><th id="4066">4066</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tPOP_RET" title='llvm::ARM::tPOP_RET' data-ref="llvm::ARM::tPOP_RET" data-ref-filename="llvm..ARM..tPOP_RET">tPOP_RET</a>:</td></tr>
<tr><th id="4067">4067</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tPOP" title='llvm::ARM::tPOP' data-ref="llvm::ARM::tPOP" data-ref-filename="llvm..ARM..tPOP">tPOP</a>:</td></tr>
<tr><th id="4068">4068</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2STMIA" title='llvm::ARM::t2STMIA' data-ref="llvm::ARM::t2STMIA" data-ref-filename="llvm..ARM..t2STMIA">t2STMIA</a>:</td></tr>
<tr><th id="4069">4069</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2STMDB" title='llvm::ARM::t2STMDB' data-ref="llvm::ARM::t2STMDB" data-ref-filename="llvm..ARM..t2STMDB">t2STMDB</a>:</td></tr>
<tr><th id="4070">4070</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2STMIA_UPD" title='llvm::ARM::t2STMIA_UPD' data-ref="llvm::ARM::t2STMIA_UPD" data-ref-filename="llvm..ARM..t2STMIA_UPD">t2STMIA_UPD</a>:</td></tr>
<tr><th id="4071">4071</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2STMDB_UPD" title='llvm::ARM::t2STMDB_UPD' data-ref="llvm::ARM::t2STMDB_UPD" data-ref-filename="llvm..ARM..t2STMDB_UPD">t2STMDB_UPD</a>:</td></tr>
<tr><th id="4072">4072</th><td>    <a class="local col4 ref" href="#664UseCycle" title='UseCycle' data-ref="664UseCycle" data-ref-filename="664UseCycle">UseCycle</a> = <a class="member fn" href="#_ZNK4llvm16ARMBaseInstrInfo14getSTMUseCycleEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjj" title='llvm::ARMBaseInstrInfo::getSTMUseCycle' data-ref="_ZNK4llvm16ARMBaseInstrInfo14getSTMUseCycleEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjj" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo14getSTMUseCycleEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjj">getSTMUseCycle</a>(<a class="local col3 ref" href="#653ItinData" title='ItinData' data-ref="653ItinData" data-ref-filename="653ItinData">ItinData</a>, <a class="local col7 ref" href="#657UseMCID" title='UseMCID' data-ref="657UseMCID" data-ref-filename="657UseMCID">UseMCID</a>, <a class="local col1 ref" href="#661UseClass" title='UseClass' data-ref="661UseClass" data-ref-filename="661UseClass">UseClass</a>, <a class="local col8 ref" href="#658UseIdx" title='UseIdx' data-ref="658UseIdx" data-ref-filename="658UseIdx">UseIdx</a>, <a class="local col9 ref" href="#659UseAlign" title='UseAlign' data-ref="659UseAlign" data-ref-filename="659UseAlign">UseAlign</a>);</td></tr>
<tr><th id="4073">4073</th><td>    <b>break</b>;</td></tr>
<tr><th id="4074">4074</th><td>  }</td></tr>
<tr><th id="4075">4075</th><td></td></tr>
<tr><th id="4076">4076</th><td>  <b>if</b> (<a class="local col4 ref" href="#664UseCycle" title='UseCycle' data-ref="664UseCycle" data-ref-filename="664UseCycle">UseCycle</a> == -<var>1</var>)</td></tr>
<tr><th id="4077">4077</th><td>    <i>// Assume it's read in the first stage.</i></td></tr>
<tr><th id="4078">4078</th><td>    <a class="local col4 ref" href="#664UseCycle" title='UseCycle' data-ref="664UseCycle" data-ref-filename="664UseCycle">UseCycle</a> = <var>1</var>;</td></tr>
<tr><th id="4079">4079</th><td></td></tr>
<tr><th id="4080">4080</th><td>  <a class="local col4 ref" href="#664UseCycle" title='UseCycle' data-ref="664UseCycle" data-ref-filename="664UseCycle">UseCycle</a> = <a class="local col2 ref" href="#662DefCycle" title='DefCycle' data-ref="662DefCycle" data-ref-filename="662DefCycle">DefCycle</a> - <a class="local col4 ref" href="#664UseCycle" title='UseCycle' data-ref="664UseCycle" data-ref-filename="664UseCycle">UseCycle</a> + <var>1</var>;</td></tr>
<tr><th id="4081">4081</th><td>  <b>if</b> (<a class="local col4 ref" href="#664UseCycle" title='UseCycle' data-ref="664UseCycle" data-ref-filename="664UseCycle">UseCycle</a> &gt; <var>0</var>) {</td></tr>
<tr><th id="4082">4082</th><td>    <b>if</b> (<a class="local col3 ref" href="#663LdmBypass" title='LdmBypass' data-ref="663LdmBypass" data-ref-filename="663LdmBypass">LdmBypass</a>) {</td></tr>
<tr><th id="4083">4083</th><td>      <i>// It's a variable_ops instruction so we can't use DefIdx here. Just use</i></td></tr>
<tr><th id="4084">4084</th><td><i>      // first def operand.</i></td></tr>
<tr><th id="4085">4085</th><td>      <b>if</b> (<a class="local col3 ref" href="#653ItinData" title='ItinData' data-ref="653ItinData" data-ref-filename="653ItinData">ItinData</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrItineraries.h.html#_ZNK4llvm18InstrItineraryData21hasPipelineForwardingEjjjj" title='llvm::InstrItineraryData::hasPipelineForwarding' data-ref="_ZNK4llvm18InstrItineraryData21hasPipelineForwardingEjjjj" data-ref-filename="_ZNK4llvm18InstrItineraryData21hasPipelineForwardingEjjjj">hasPipelineForwarding</a>(<a class="local col0 ref" href="#660DefClass" title='DefClass' data-ref="660DefClass" data-ref-filename="660DefClass">DefClass</a>, <a class="local col4 ref" href="#654DefMCID" title='DefMCID' data-ref="654DefMCID" data-ref-filename="654DefMCID">DefMCID</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>()-<var>1</var>,</td></tr>
<tr><th id="4086">4086</th><td>                                          <a class="local col1 ref" href="#661UseClass" title='UseClass' data-ref="661UseClass" data-ref-filename="661UseClass">UseClass</a>, <a class="local col8 ref" href="#658UseIdx" title='UseIdx' data-ref="658UseIdx" data-ref-filename="658UseIdx">UseIdx</a>))</td></tr>
<tr><th id="4087">4087</th><td>        --<a class="local col4 ref" href="#664UseCycle" title='UseCycle' data-ref="664UseCycle" data-ref-filename="664UseCycle">UseCycle</a>;</td></tr>
<tr><th id="4088">4088</th><td>    } <b>else</b> <b>if</b> (<a class="local col3 ref" href="#653ItinData" title='ItinData' data-ref="653ItinData" data-ref-filename="653ItinData">ItinData</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrItineraries.h.html#_ZNK4llvm18InstrItineraryData21hasPipelineForwardingEjjjj" title='llvm::InstrItineraryData::hasPipelineForwarding' data-ref="_ZNK4llvm18InstrItineraryData21hasPipelineForwardingEjjjj" data-ref-filename="_ZNK4llvm18InstrItineraryData21hasPipelineForwardingEjjjj">hasPipelineForwarding</a>(<a class="local col0 ref" href="#660DefClass" title='DefClass' data-ref="660DefClass" data-ref-filename="660DefClass">DefClass</a>, <a class="local col5 ref" href="#655DefIdx" title='DefIdx' data-ref="655DefIdx" data-ref-filename="655DefIdx">DefIdx</a>,</td></tr>
<tr><th id="4089">4089</th><td>                                               <a class="local col1 ref" href="#661UseClass" title='UseClass' data-ref="661UseClass" data-ref-filename="661UseClass">UseClass</a>, <a class="local col8 ref" href="#658UseIdx" title='UseIdx' data-ref="658UseIdx" data-ref-filename="658UseIdx">UseIdx</a>)) {</td></tr>
<tr><th id="4090">4090</th><td>      --<a class="local col4 ref" href="#664UseCycle" title='UseCycle' data-ref="664UseCycle" data-ref-filename="664UseCycle">UseCycle</a>;</td></tr>
<tr><th id="4091">4091</th><td>    }</td></tr>
<tr><th id="4092">4092</th><td>  }</td></tr>
<tr><th id="4093">4093</th><td></td></tr>
<tr><th id="4094">4094</th><td>  <b>return</b> <a class="local col4 ref" href="#664UseCycle" title='UseCycle' data-ref="664UseCycle" data-ref-filename="664UseCycle">UseCycle</a>;</td></tr>
<tr><th id="4095">4095</th><td>}</td></tr>
<tr><th id="4096">4096</th><td></td></tr>
<tr><th id="4097">4097</th><td><em>static</em> <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="tu decl def fn" id="_ZL15getBundledDefMIPKN4llvm18TargetRegisterInfoEPKNS_12MachineInstrEjRjS6_" title='getBundledDefMI' data-type='const llvm::MachineInstr * getBundledDefMI(const llvm::TargetRegisterInfo * TRI, const llvm::MachineInstr * MI, unsigned int Reg, unsigned int &amp; DefIdx, unsigned int &amp; Dist)' data-ref="_ZL15getBundledDefMIPKN4llvm18TargetRegisterInfoEPKNS_12MachineInstrEjRjS6_" data-ref-filename="_ZL15getBundledDefMIPKN4llvm18TargetRegisterInfoEPKNS_12MachineInstrEjRjS6_">getBundledDefMI</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col5 decl" id="665TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="665TRI" data-ref-filename="665TRI">TRI</dfn>,</td></tr>
<tr><th id="4098">4098</th><td>                                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="666MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="666MI" data-ref-filename="666MI">MI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="667Reg" title='Reg' data-type='unsigned int' data-ref="667Reg" data-ref-filename="667Reg">Reg</dfn>,</td></tr>
<tr><th id="4099">4099</th><td>                                           <em>unsigned</em> &amp;<dfn class="local col8 decl" id="668DefIdx" title='DefIdx' data-type='unsigned int &amp;' data-ref="668DefIdx" data-ref-filename="668DefIdx">DefIdx</dfn>, <em>unsigned</em> &amp;<dfn class="local col9 decl" id="669Dist" title='Dist' data-type='unsigned int &amp;' data-ref="669Dist" data-ref-filename="669Dist">Dist</dfn>) {</td></tr>
<tr><th id="4100">4100</th><td>  <a class="local col9 ref" href="#669Dist" title='Dist' data-ref="669Dist" data-ref-filename="669Dist">Dist</a> = <var>0</var>;</td></tr>
<tr><th id="4101">4101</th><td></td></tr>
<tr><th id="4102">4102</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator" data-ref-filename="llvm..MachineBasicBlock..const_iterator">const_iterator</a> <dfn class="local col0 decl" id="670I" title='I' data-type='MachineBasicBlock::const_iterator' data-ref="670I" data-ref-filename="670I">I</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col6 ref" href="#666MI" title='MI' data-ref="666MI" data-ref-filename="666MI">MI</a>; <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col0 ref" href="#670I" title='I' data-ref="670I" data-ref-filename="670I">I</a>;</td></tr>
<tr><th id="4103">4103</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_instr_iterator" title='llvm::MachineBasicBlock::const_instr_iterator' data-type='Instructions::const_iterator' data-ref="llvm::MachineBasicBlock::const_instr_iterator" data-ref-filename="llvm..MachineBasicBlock..const_instr_iterator">const_instr_iterator</a> <dfn class="local col1 decl" id="671II" title='II' data-type='MachineBasicBlock::const_instr_iterator' data-ref="671II" data-ref-filename="671II">II</dfn> = <span class="namespace">std::</span><span class='ref fn' title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</span>(<a class="local col0 ref" href="#670I" title='I' data-ref="670I" data-ref-filename="670I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIterator16getInstrIteratorEv" title='llvm::MachineInstrBundleIterator::getInstrIterator' data-ref="_ZNK4llvm26MachineInstrBundleIterator16getInstrIteratorEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIterator16getInstrIteratorEv">getInstrIterator</a>());</td></tr>
<tr><th id="4104">4104</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(II-&gt;isInsideBundle() &amp;&amp; <q>"Empty bundle?"</q>);</td></tr>
<tr><th id="4105">4105</th><td></td></tr>
<tr><th id="4106">4106</th><td>  <em>int</em> <dfn class="local col2 decl" id="672Idx" title='Idx' data-type='int' data-ref="672Idx" data-ref-filename="672Idx">Idx</dfn> = -<var>1</var>;</td></tr>
<tr><th id="4107">4107</th><td>  <b>while</b> (<a class="local col1 ref" href="#671II" title='II' data-ref="671II" data-ref-filename="671II">II</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14isInsideBundleEv" title='llvm::MachineInstr::isInsideBundle' data-ref="_ZNK4llvm12MachineInstr14isInsideBundleEv" data-ref-filename="_ZNK4llvm12MachineInstr14isInsideBundleEv">isInsideBundle</a>()) {</td></tr>
<tr><th id="4108">4108</th><td>    <a class="local col2 ref" href="#672Idx" title='Idx' data-ref="672Idx" data-ref-filename="672Idx">Idx</a> = <a class="local col1 ref" href="#671II" title='II' data-ref="671II" data-ref-filename="671II">II</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr25findRegisterDefOperandIdxENS_8RegisterEbbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterDefOperandIdx' data-ref="_ZNK4llvm12MachineInstr25findRegisterDefOperandIdxENS_8RegisterEbbPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr25findRegisterDefOperandIdxENS_8RegisterEbbPKNS_18TargetRegisterInfoE">findRegisterDefOperandIdx</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col7 ref" href="#667Reg" title='Reg' data-ref="667Reg" data-ref-filename="667Reg">Reg</a>, <b>false</b>, <b>true</b>, <a class="local col5 ref" href="#665TRI" title='TRI' data-ref="665TRI" data-ref-filename="665TRI">TRI</a>);</td></tr>
<tr><th id="4109">4109</th><td>    <b>if</b> (<a class="local col2 ref" href="#672Idx" title='Idx' data-ref="672Idx" data-ref-filename="672Idx">Idx</a> != -<var>1</var>)</td></tr>
<tr><th id="4110">4110</th><td>      <b>break</b>;</td></tr>
<tr><th id="4111">4111</th><td>    <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratormmEv" title='llvm::ilist_iterator::operator--' data-ref="_ZN4llvm14ilist_iteratormmEv" data-ref-filename="_ZN4llvm14ilist_iteratormmEv">--</a><a class="local col1 ref" href="#671II" title='II' data-ref="671II" data-ref-filename="671II">II</a>;</td></tr>
<tr><th id="4112">4112</th><td>    ++<a class="local col9 ref" href="#669Dist" title='Dist' data-ref="669Dist" data-ref-filename="669Dist">Dist</a>;</td></tr>
<tr><th id="4113">4113</th><td>  }</td></tr>
<tr><th id="4114">4114</th><td></td></tr>
<tr><th id="4115">4115</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Idx != -<var>1</var> &amp;&amp; <q>"Cannot find bundled definition!"</q>);</td></tr>
<tr><th id="4116">4116</th><td>  <a class="local col8 ref" href="#668DefIdx" title='DefIdx' data-ref="668DefIdx" data-ref-filename="668DefIdx">DefIdx</a> = <a class="local col2 ref" href="#672Idx" title='Idx' data-ref="672Idx" data-ref-filename="672Idx">Idx</a>;</td></tr>
<tr><th id="4117">4117</th><td>  <b>return</b> &amp;<a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv" data-ref-filename="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col1 ref" href="#671II" title='II' data-ref="671II" data-ref-filename="671II">II</a>;</td></tr>
<tr><th id="4118">4118</th><td>}</td></tr>
<tr><th id="4119">4119</th><td></td></tr>
<tr><th id="4120">4120</th><td><em>static</em> <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="tu decl def fn" id="_ZL15getBundledUseMIPKN4llvm18TargetRegisterInfoERKNS_12MachineInstrEjRjS6_" title='getBundledUseMI' data-type='const llvm::MachineInstr * getBundledUseMI(const llvm::TargetRegisterInfo * TRI, const llvm::MachineInstr &amp; MI, unsigned int Reg, unsigned int &amp; UseIdx, unsigned int &amp; Dist)' data-ref="_ZL15getBundledUseMIPKN4llvm18TargetRegisterInfoERKNS_12MachineInstrEjRjS6_" data-ref-filename="_ZL15getBundledUseMIPKN4llvm18TargetRegisterInfoERKNS_12MachineInstrEjRjS6_">getBundledUseMI</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col3 decl" id="673TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="673TRI" data-ref-filename="673TRI">TRI</dfn>,</td></tr>
<tr><th id="4121">4121</th><td>                                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="674MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="674MI" data-ref-filename="674MI">MI</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="675Reg" title='Reg' data-type='unsigned int' data-ref="675Reg" data-ref-filename="675Reg">Reg</dfn>,</td></tr>
<tr><th id="4122">4122</th><td>                                           <em>unsigned</em> &amp;<dfn class="local col6 decl" id="676UseIdx" title='UseIdx' data-type='unsigned int &amp;' data-ref="676UseIdx" data-ref-filename="676UseIdx">UseIdx</dfn>, <em>unsigned</em> &amp;<dfn class="local col7 decl" id="677Dist" title='Dist' data-type='unsigned int &amp;' data-ref="677Dist" data-ref-filename="677Dist">Dist</dfn>) {</td></tr>
<tr><th id="4123">4123</th><td>  <a class="local col7 ref" href="#677Dist" title='Dist' data-ref="677Dist" data-ref-filename="677Dist">Dist</a> = <var>0</var>;</td></tr>
<tr><th id="4124">4124</th><td></td></tr>
<tr><th id="4125">4125</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_instr_iterator" title='llvm::MachineBasicBlock::const_instr_iterator' data-type='Instructions::const_iterator' data-ref="llvm::MachineBasicBlock::const_instr_iterator" data-ref-filename="llvm..MachineBasicBlock..const_instr_iterator">const_instr_iterator</a> <dfn class="local col8 decl" id="678II" title='II' data-type='MachineBasicBlock::const_instr_iterator' data-ref="678II" data-ref-filename="678II">II</dfn> = <a class="ref fn fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, true&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb1EEC1ERKS5_" data-ref-filename="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb1EEC1ERKS5_"></a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv" data-ref-filename="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col4 ref" href="#674MI" title='MI' data-ref="674MI" data-ref-filename="674MI">MI</a>.<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZNK4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZNK4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZNK4llvm15ilist_node_impl11getIteratorEv">getIterator</a>();</td></tr>
<tr><th id="4126">4126</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(II-&gt;isInsideBundle() &amp;&amp; <q>"Empty bundle?"</q>);</td></tr>
<tr><th id="4127">4127</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_instr_iterator" title='llvm::MachineBasicBlock::const_instr_iterator' data-type='Instructions::const_iterator' data-ref="llvm::MachineBasicBlock::const_instr_iterator" data-ref-filename="llvm..MachineBasicBlock..const_instr_iterator">const_instr_iterator</a> <dfn class="local col9 decl" id="679E" title='E' data-type='MachineBasicBlock::const_instr_iterator' data-ref="679E" data-ref-filename="679E">E</dfn> = <a class="local col4 ref" href="#674MI" title='MI' data-ref="674MI" data-ref-filename="674MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv" data-ref-filename="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9instr_endEv" title='llvm::MachineBasicBlock::instr_end' data-ref="_ZNK4llvm17MachineBasicBlock9instr_endEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock9instr_endEv">instr_end</a>();</td></tr>
<tr><th id="4128">4128</th><td></td></tr>
<tr><th id="4129">4129</th><td>  <i>// FIXME: This doesn't properly handle multiple uses.</i></td></tr>
<tr><th id="4130">4130</th><td>  <em>int</em> <dfn class="local col0 decl" id="680Idx" title='Idx' data-type='int' data-ref="680Idx" data-ref-filename="680Idx">Idx</dfn> = -<var>1</var>;</td></tr>
<tr><th id="4131">4131</th><td>  <b>while</b> (<a class="local col8 ref" href="#678II" title='II' data-ref="678II" data-ref-filename="678II">II</a> <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" data-ref-filename="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col9 ref" href="#679E" title='E' data-ref="679E" data-ref-filename="679E">E</a> &amp;&amp; <a class="local col8 ref" href="#678II" title='II' data-ref="678II" data-ref-filename="678II">II</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14isInsideBundleEv" title='llvm::MachineInstr::isInsideBundle' data-ref="_ZNK4llvm12MachineInstr14isInsideBundleEv" data-ref-filename="_ZNK4llvm12MachineInstr14isInsideBundleEv">isInsideBundle</a>()) {</td></tr>
<tr><th id="4132">4132</th><td>    <a class="local col0 ref" href="#680Idx" title='Idx' data-ref="680Idx" data-ref-filename="680Idx">Idx</a> = <a class="local col8 ref" href="#678II" title='II' data-ref="678II" data-ref-filename="678II">II</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr25findRegisterUseOperandIdxENS_8RegisterEbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterUseOperandIdx' data-ref="_ZNK4llvm12MachineInstr25findRegisterUseOperandIdxENS_8RegisterEbPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr25findRegisterUseOperandIdxENS_8RegisterEbPKNS_18TargetRegisterInfoE">findRegisterUseOperandIdx</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col5 ref" href="#675Reg" title='Reg' data-ref="675Reg" data-ref-filename="675Reg">Reg</a>, <b>false</b>, <a class="local col3 ref" href="#673TRI" title='TRI' data-ref="673TRI" data-ref-filename="673TRI">TRI</a>);</td></tr>
<tr><th id="4133">4133</th><td>    <b>if</b> (<a class="local col0 ref" href="#680Idx" title='Idx' data-ref="680Idx" data-ref-filename="680Idx">Idx</a> != -<var>1</var>)</td></tr>
<tr><th id="4134">4134</th><td>      <b>break</b>;</td></tr>
<tr><th id="4135">4135</th><td>    <b>if</b> (<a class="local col8 ref" href="#678II" title='II' data-ref="678II" data-ref-filename="678II">II</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2IT" title='llvm::ARM::t2IT' data-ref="llvm::ARM::t2IT" data-ref-filename="llvm..ARM..t2IT">t2IT</a>)</td></tr>
<tr><th id="4136">4136</th><td>      ++<a class="local col7 ref" href="#677Dist" title='Dist' data-ref="677Dist" data-ref-filename="677Dist">Dist</a>;</td></tr>
<tr><th id="4137">4137</th><td>    <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv" data-ref-filename="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col8 ref" href="#678II" title='II' data-ref="678II" data-ref-filename="678II">II</a>;</td></tr>
<tr><th id="4138">4138</th><td>  }</td></tr>
<tr><th id="4139">4139</th><td></td></tr>
<tr><th id="4140">4140</th><td>  <b>if</b> (<a class="local col0 ref" href="#680Idx" title='Idx' data-ref="680Idx" data-ref-filename="680Idx">Idx</a> == -<var>1</var>) {</td></tr>
<tr><th id="4141">4141</th><td>    <a class="local col7 ref" href="#677Dist" title='Dist' data-ref="677Dist" data-ref-filename="677Dist">Dist</a> = <var>0</var>;</td></tr>
<tr><th id="4142">4142</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="4143">4143</th><td>  }</td></tr>
<tr><th id="4144">4144</th><td></td></tr>
<tr><th id="4145">4145</th><td>  <a class="local col6 ref" href="#676UseIdx" title='UseIdx' data-ref="676UseIdx" data-ref-filename="676UseIdx">UseIdx</a> = <a class="local col0 ref" href="#680Idx" title='Idx' data-ref="680Idx" data-ref-filename="680Idx">Idx</a>;</td></tr>
<tr><th id="4146">4146</th><td>  <b>return</b> &amp;<a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv" data-ref-filename="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col8 ref" href="#678II" title='II' data-ref="678II" data-ref-filename="678II">II</a>;</td></tr>
<tr><th id="4147">4147</th><td>}</td></tr>
<tr><th id="4148">4148</th><td></td></tr>
<tr><th id="4149">4149</th><td><i class="doc" data-doc="_ZL16adjustDefLatencyRKN4llvm12ARMSubtargetERKNS_12MachineInstrERKNS_11MCInstrDescEj">/// Return the number of cycles to add to (or subtract from) the static</i></td></tr>
<tr><th id="4150">4150</th><td><i class="doc" data-doc="_ZL16adjustDefLatencyRKN4llvm12ARMSubtargetERKNS_12MachineInstrERKNS_11MCInstrDescEj">/// itinerary based on the def opcode and alignment. The caller will ensure that</i></td></tr>
<tr><th id="4151">4151</th><td><i class="doc" data-doc="_ZL16adjustDefLatencyRKN4llvm12ARMSubtargetERKNS_12MachineInstrERKNS_11MCInstrDescEj">/// adjusted latency is at least one cycle.</i></td></tr>
<tr><th id="4152">4152</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="_ZL16adjustDefLatencyRKN4llvm12ARMSubtargetERKNS_12MachineInstrERKNS_11MCInstrDescEj" title='adjustDefLatency' data-type='int adjustDefLatency(const llvm::ARMSubtarget &amp; Subtarget, const llvm::MachineInstr &amp; DefMI, const llvm::MCInstrDesc &amp; DefMCID, unsigned int DefAlign)' data-ref="_ZL16adjustDefLatencyRKN4llvm12ARMSubtargetERKNS_12MachineInstrERKNS_11MCInstrDescEj" data-ref-filename="_ZL16adjustDefLatencyRKN4llvm12ARMSubtargetERKNS_12MachineInstrERKNS_11MCInstrDescEj">adjustDefLatency</dfn>(<em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget" data-ref-filename="llvm..ARMSubtarget">ARMSubtarget</a> &amp;<dfn class="local col1 decl" id="681Subtarget" title='Subtarget' data-type='const llvm::ARMSubtarget &amp;' data-ref="681Subtarget" data-ref-filename="681Subtarget">Subtarget</dfn>,</td></tr>
<tr><th id="4153">4153</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="682DefMI" title='DefMI' data-type='const llvm::MachineInstr &amp;' data-ref="682DefMI" data-ref-filename="682DefMI">DefMI</dfn>,</td></tr>
<tr><th id="4154">4154</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col3 decl" id="683DefMCID" title='DefMCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="683DefMCID" data-ref-filename="683DefMCID">DefMCID</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="684DefAlign" title='DefAlign' data-type='unsigned int' data-ref="684DefAlign" data-ref-filename="684DefAlign">DefAlign</dfn>) {</td></tr>
<tr><th id="4155">4155</th><td>  <em>int</em> <dfn class="local col5 decl" id="685Adjust" title='Adjust' data-type='int' data-ref="685Adjust" data-ref-filename="685Adjust">Adjust</dfn> = <var>0</var>;</td></tr>
<tr><th id="4156">4156</th><td>  <b>if</b> (<a class="local col1 ref" href="#681Subtarget" title='Subtarget' data-ref="681Subtarget" data-ref-filename="681Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget10isCortexA8Ev" title='llvm::ARMSubtarget::isCortexA8' data-ref="_ZNK4llvm12ARMSubtarget10isCortexA8Ev" data-ref-filename="_ZNK4llvm12ARMSubtarget10isCortexA8Ev">isCortexA8</a>() || <a class="local col1 ref" href="#681Subtarget" title='Subtarget' data-ref="681Subtarget" data-ref-filename="681Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget8isLikeA9Ev" title='llvm::ARMSubtarget::isLikeA9' data-ref="_ZNK4llvm12ARMSubtarget8isLikeA9Ev" data-ref-filename="_ZNK4llvm12ARMSubtarget8isLikeA9Ev">isLikeA9</a>() || <a class="local col1 ref" href="#681Subtarget" title='Subtarget' data-ref="681Subtarget" data-ref-filename="681Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget10isCortexA7Ev" title='llvm::ARMSubtarget::isCortexA7' data-ref="_ZNK4llvm12ARMSubtarget10isCortexA7Ev" data-ref-filename="_ZNK4llvm12ARMSubtarget10isCortexA7Ev">isCortexA7</a>()) {</td></tr>
<tr><th id="4157">4157</th><td>    <i>// FIXME: Shifter op hack: no shift (i.e. [r +/- r]) or [r + r &lt;&lt; 2]</i></td></tr>
<tr><th id="4158">4158</th><td><i>    // variants are one cycle cheaper.</i></td></tr>
<tr><th id="4159">4159</th><td>    <b>switch</b> (<a class="local col3 ref" href="#683DefMCID" title='DefMCID' data-ref="683DefMCID" data-ref-filename="683DefMCID">DefMCID</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc9getOpcodeEv" title='llvm::MCInstrDesc::getOpcode' data-ref="_ZNK4llvm11MCInstrDesc9getOpcodeEv" data-ref-filename="_ZNK4llvm11MCInstrDesc9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="4160">4160</th><td>    <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="4161">4161</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDRrs" title='llvm::ARM::LDRrs' data-ref="llvm::ARM::LDRrs" data-ref-filename="llvm..ARM..LDRrs">LDRrs</a>:</td></tr>
<tr><th id="4162">4162</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDRBrs" title='llvm::ARM::LDRBrs' data-ref="llvm::ARM::LDRBrs" data-ref-filename="llvm..ARM..LDRBrs">LDRBrs</a>: {</td></tr>
<tr><th id="4163">4163</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="686ShOpVal" title='ShOpVal' data-type='unsigned int' data-ref="686ShOpVal" data-ref-filename="686ShOpVal">ShOpVal</dfn> = <a class="local col2 ref" href="#682DefMI" title='DefMI' data-ref="682DefMI" data-ref-filename="682DefMI">DefMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="4164">4164</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="687ShImm" title='ShImm' data-type='unsigned int' data-ref="687ShImm" data-ref-filename="687ShImm">ShImm</dfn> = <span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM12getAM2OffsetEj" title='llvm::ARM_AM::getAM2Offset' data-ref="_ZN4llvm6ARM_AM12getAM2OffsetEj" data-ref-filename="_ZN4llvm6ARM_AM12getAM2OffsetEj">getAM2Offset</a>(<a class="local col6 ref" href="#686ShOpVal" title='ShOpVal' data-ref="686ShOpVal" data-ref-filename="686ShOpVal">ShOpVal</a>);</td></tr>
<tr><th id="4165">4165</th><td>      <b>if</b> (<a class="local col7 ref" href="#687ShImm" title='ShImm' data-ref="687ShImm" data-ref-filename="687ShImm">ShImm</a> == <var>0</var> ||</td></tr>
<tr><th id="4166">4166</th><td>          (<a class="local col7 ref" href="#687ShImm" title='ShImm' data-ref="687ShImm" data-ref-filename="687ShImm">ShImm</a> == <var>2</var> &amp;&amp; <span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM14getAM2ShiftOpcEj" title='llvm::ARM_AM::getAM2ShiftOpc' data-ref="_ZN4llvm6ARM_AM14getAM2ShiftOpcEj" data-ref-filename="_ZN4llvm6ARM_AM14getAM2ShiftOpcEj">getAM2ShiftOpc</a>(<a class="local col6 ref" href="#686ShOpVal" title='ShOpVal' data-ref="686ShOpVal" data-ref-filename="686ShOpVal">ShOpVal</a>) == <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::lsl" title='llvm::ARM_AM::lsl' data-ref="llvm::ARM_AM::lsl" data-ref-filename="llvm..ARM_AM..lsl">lsl</a>))</td></tr>
<tr><th id="4167">4167</th><td>        --<a class="local col5 ref" href="#685Adjust" title='Adjust' data-ref="685Adjust" data-ref-filename="685Adjust">Adjust</a>;</td></tr>
<tr><th id="4168">4168</th><td>      <b>break</b>;</td></tr>
<tr><th id="4169">4169</th><td>    }</td></tr>
<tr><th id="4170">4170</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRs" title='llvm::ARM::t2LDRs' data-ref="llvm::ARM::t2LDRs" data-ref-filename="llvm..ARM..t2LDRs">t2LDRs</a>:</td></tr>
<tr><th id="4171">4171</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRBs" title='llvm::ARM::t2LDRBs' data-ref="llvm::ARM::t2LDRBs" data-ref-filename="llvm..ARM..t2LDRBs">t2LDRBs</a>:</td></tr>
<tr><th id="4172">4172</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRHs" title='llvm::ARM::t2LDRHs' data-ref="llvm::ARM::t2LDRHs" data-ref-filename="llvm..ARM..t2LDRHs">t2LDRHs</a>:</td></tr>
<tr><th id="4173">4173</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRSHs" title='llvm::ARM::t2LDRSHs' data-ref="llvm::ARM::t2LDRSHs" data-ref-filename="llvm..ARM..t2LDRSHs">t2LDRSHs</a>: {</td></tr>
<tr><th id="4174">4174</th><td>      <i>// Thumb2 mode: lsl only.</i></td></tr>
<tr><th id="4175">4175</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="688ShAmt" title='ShAmt' data-type='unsigned int' data-ref="688ShAmt" data-ref-filename="688ShAmt">ShAmt</dfn> = <a class="local col2 ref" href="#682DefMI" title='DefMI' data-ref="682DefMI" data-ref-filename="682DefMI">DefMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="4176">4176</th><td>      <b>if</b> (<a class="local col8 ref" href="#688ShAmt" title='ShAmt' data-ref="688ShAmt" data-ref-filename="688ShAmt">ShAmt</a> == <var>0</var> || <a class="local col8 ref" href="#688ShAmt" title='ShAmt' data-ref="688ShAmt" data-ref-filename="688ShAmt">ShAmt</a> == <var>2</var>)</td></tr>
<tr><th id="4177">4177</th><td>        --<a class="local col5 ref" href="#685Adjust" title='Adjust' data-ref="685Adjust" data-ref-filename="685Adjust">Adjust</a>;</td></tr>
<tr><th id="4178">4178</th><td>      <b>break</b>;</td></tr>
<tr><th id="4179">4179</th><td>    }</td></tr>
<tr><th id="4180">4180</th><td>    }</td></tr>
<tr><th id="4181">4181</th><td>  } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#681Subtarget" title='Subtarget' data-ref="681Subtarget" data-ref-filename="681Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7isSwiftEv" title='llvm::ARMSubtarget::isSwift' data-ref="_ZNK4llvm12ARMSubtarget7isSwiftEv" data-ref-filename="_ZNK4llvm12ARMSubtarget7isSwiftEv">isSwift</a>()) {</td></tr>
<tr><th id="4182">4182</th><td>    <i>// FIXME: Properly handle all of the latency adjustments for address</i></td></tr>
<tr><th id="4183">4183</th><td><i>    // writeback.</i></td></tr>
<tr><th id="4184">4184</th><td>    <b>switch</b> (<a class="local col3 ref" href="#683DefMCID" title='DefMCID' data-ref="683DefMCID" data-ref-filename="683DefMCID">DefMCID</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc9getOpcodeEv" title='llvm::MCInstrDesc::getOpcode' data-ref="_ZNK4llvm11MCInstrDesc9getOpcodeEv" data-ref-filename="_ZNK4llvm11MCInstrDesc9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="4185">4185</th><td>    <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="4186">4186</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDRrs" title='llvm::ARM::LDRrs' data-ref="llvm::ARM::LDRrs" data-ref-filename="llvm..ARM..LDRrs">LDRrs</a>:</td></tr>
<tr><th id="4187">4187</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDRBrs" title='llvm::ARM::LDRBrs' data-ref="llvm::ARM::LDRBrs" data-ref-filename="llvm..ARM..LDRBrs">LDRBrs</a>: {</td></tr>
<tr><th id="4188">4188</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="689ShOpVal" title='ShOpVal' data-type='unsigned int' data-ref="689ShOpVal" data-ref-filename="689ShOpVal">ShOpVal</dfn> = <a class="local col2 ref" href="#682DefMI" title='DefMI' data-ref="682DefMI" data-ref-filename="682DefMI">DefMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="4189">4189</th><td>      <em>bool</em> <dfn class="local col0 decl" id="690isSub" title='isSub' data-type='bool' data-ref="690isSub" data-ref-filename="690isSub">isSub</dfn> = <span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM8getAM2OpEj" title='llvm::ARM_AM::getAM2Op' data-ref="_ZN4llvm6ARM_AM8getAM2OpEj" data-ref-filename="_ZN4llvm6ARM_AM8getAM2OpEj">getAM2Op</a>(<a class="local col9 ref" href="#689ShOpVal" title='ShOpVal' data-ref="689ShOpVal" data-ref-filename="689ShOpVal">ShOpVal</a>) == <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::sub" title='llvm::ARM_AM::sub' data-ref="llvm::ARM_AM::sub" data-ref-filename="llvm..ARM_AM..sub">sub</a>;</td></tr>
<tr><th id="4190">4190</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="691ShImm" title='ShImm' data-type='unsigned int' data-ref="691ShImm" data-ref-filename="691ShImm">ShImm</dfn> = <span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM12getAM2OffsetEj" title='llvm::ARM_AM::getAM2Offset' data-ref="_ZN4llvm6ARM_AM12getAM2OffsetEj" data-ref-filename="_ZN4llvm6ARM_AM12getAM2OffsetEj">getAM2Offset</a>(<a class="local col9 ref" href="#689ShOpVal" title='ShOpVal' data-ref="689ShOpVal" data-ref-filename="689ShOpVal">ShOpVal</a>);</td></tr>
<tr><th id="4191">4191</th><td>      <b>if</b> (!<a class="local col0 ref" href="#690isSub" title='isSub' data-ref="690isSub" data-ref-filename="690isSub">isSub</a> &amp;&amp;</td></tr>
<tr><th id="4192">4192</th><td>          (<a class="local col1 ref" href="#691ShImm" title='ShImm' data-ref="691ShImm" data-ref-filename="691ShImm">ShImm</a> == <var>0</var> ||</td></tr>
<tr><th id="4193">4193</th><td>           ((<a class="local col1 ref" href="#691ShImm" title='ShImm' data-ref="691ShImm" data-ref-filename="691ShImm">ShImm</a> == <var>1</var> || <a class="local col1 ref" href="#691ShImm" title='ShImm' data-ref="691ShImm" data-ref-filename="691ShImm">ShImm</a> == <var>2</var> || <a class="local col1 ref" href="#691ShImm" title='ShImm' data-ref="691ShImm" data-ref-filename="691ShImm">ShImm</a> == <var>3</var>) &amp;&amp;</td></tr>
<tr><th id="4194">4194</th><td>            <span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM14getAM2ShiftOpcEj" title='llvm::ARM_AM::getAM2ShiftOpc' data-ref="_ZN4llvm6ARM_AM14getAM2ShiftOpcEj" data-ref-filename="_ZN4llvm6ARM_AM14getAM2ShiftOpcEj">getAM2ShiftOpc</a>(<a class="local col9 ref" href="#689ShOpVal" title='ShOpVal' data-ref="689ShOpVal" data-ref-filename="689ShOpVal">ShOpVal</a>) == <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::lsl" title='llvm::ARM_AM::lsl' data-ref="llvm::ARM_AM::lsl" data-ref-filename="llvm..ARM_AM..lsl">lsl</a>)))</td></tr>
<tr><th id="4195">4195</th><td>        <a class="local col5 ref" href="#685Adjust" title='Adjust' data-ref="685Adjust" data-ref-filename="685Adjust">Adjust</a> -= <var>2</var>;</td></tr>
<tr><th id="4196">4196</th><td>      <b>else</b> <b>if</b> (!<a class="local col0 ref" href="#690isSub" title='isSub' data-ref="690isSub" data-ref-filename="690isSub">isSub</a> &amp;&amp;</td></tr>
<tr><th id="4197">4197</th><td>               <a class="local col1 ref" href="#691ShImm" title='ShImm' data-ref="691ShImm" data-ref-filename="691ShImm">ShImm</a> == <var>1</var> &amp;&amp; <span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM14getAM2ShiftOpcEj" title='llvm::ARM_AM::getAM2ShiftOpc' data-ref="_ZN4llvm6ARM_AM14getAM2ShiftOpcEj" data-ref-filename="_ZN4llvm6ARM_AM14getAM2ShiftOpcEj">getAM2ShiftOpc</a>(<a class="local col9 ref" href="#689ShOpVal" title='ShOpVal' data-ref="689ShOpVal" data-ref-filename="689ShOpVal">ShOpVal</a>) == <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::lsr" title='llvm::ARM_AM::lsr' data-ref="llvm::ARM_AM::lsr" data-ref-filename="llvm..ARM_AM..lsr">lsr</a>)</td></tr>
<tr><th id="4198">4198</th><td>        --<a class="local col5 ref" href="#685Adjust" title='Adjust' data-ref="685Adjust" data-ref-filename="685Adjust">Adjust</a>;</td></tr>
<tr><th id="4199">4199</th><td>      <b>break</b>;</td></tr>
<tr><th id="4200">4200</th><td>    }</td></tr>
<tr><th id="4201">4201</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRs" title='llvm::ARM::t2LDRs' data-ref="llvm::ARM::t2LDRs" data-ref-filename="llvm..ARM..t2LDRs">t2LDRs</a>:</td></tr>
<tr><th id="4202">4202</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRBs" title='llvm::ARM::t2LDRBs' data-ref="llvm::ARM::t2LDRBs" data-ref-filename="llvm..ARM..t2LDRBs">t2LDRBs</a>:</td></tr>
<tr><th id="4203">4203</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRHs" title='llvm::ARM::t2LDRHs' data-ref="llvm::ARM::t2LDRHs" data-ref-filename="llvm..ARM..t2LDRHs">t2LDRHs</a>:</td></tr>
<tr><th id="4204">4204</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRSHs" title='llvm::ARM::t2LDRSHs' data-ref="llvm::ARM::t2LDRSHs" data-ref-filename="llvm..ARM..t2LDRSHs">t2LDRSHs</a>: {</td></tr>
<tr><th id="4205">4205</th><td>      <i>// Thumb2 mode: lsl only.</i></td></tr>
<tr><th id="4206">4206</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="692ShAmt" title='ShAmt' data-type='unsigned int' data-ref="692ShAmt" data-ref-filename="692ShAmt">ShAmt</dfn> = <a class="local col2 ref" href="#682DefMI" title='DefMI' data-ref="682DefMI" data-ref-filename="682DefMI">DefMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="4207">4207</th><td>      <b>if</b> (<a class="local col2 ref" href="#692ShAmt" title='ShAmt' data-ref="692ShAmt" data-ref-filename="692ShAmt">ShAmt</a> == <var>0</var> || <a class="local col2 ref" href="#692ShAmt" title='ShAmt' data-ref="692ShAmt" data-ref-filename="692ShAmt">ShAmt</a> == <var>1</var> || <a class="local col2 ref" href="#692ShAmt" title='ShAmt' data-ref="692ShAmt" data-ref-filename="692ShAmt">ShAmt</a> == <var>2</var> || <a class="local col2 ref" href="#692ShAmt" title='ShAmt' data-ref="692ShAmt" data-ref-filename="692ShAmt">ShAmt</a> == <var>3</var>)</td></tr>
<tr><th id="4208">4208</th><td>        <a class="local col5 ref" href="#685Adjust" title='Adjust' data-ref="685Adjust" data-ref-filename="685Adjust">Adjust</a> -= <var>2</var>;</td></tr>
<tr><th id="4209">4209</th><td>      <b>break</b>;</td></tr>
<tr><th id="4210">4210</th><td>    }</td></tr>
<tr><th id="4211">4211</th><td>    }</td></tr>
<tr><th id="4212">4212</th><td>  }</td></tr>
<tr><th id="4213">4213</th><td></td></tr>
<tr><th id="4214">4214</th><td>  <b>if</b> (<a class="local col4 ref" href="#684DefAlign" title='DefAlign' data-ref="684DefAlign" data-ref-filename="684DefAlign">DefAlign</a> &lt; <var>8</var> &amp;&amp; <a class="local col1 ref" href="#681Subtarget" title='Subtarget' data-ref="681Subtarget" data-ref-filename="681Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget24checkVLDnAccessAlignmentEv" title='llvm::ARMSubtarget::checkVLDnAccessAlignment' data-ref="_ZNK4llvm12ARMSubtarget24checkVLDnAccessAlignmentEv" data-ref-filename="_ZNK4llvm12ARMSubtarget24checkVLDnAccessAlignmentEv">checkVLDnAccessAlignment</a>()) {</td></tr>
<tr><th id="4215">4215</th><td>    <b>switch</b> (<a class="local col3 ref" href="#683DefMCID" title='DefMCID' data-ref="683DefMCID" data-ref-filename="683DefMCID">DefMCID</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc9getOpcodeEv" title='llvm::MCInstrDesc::getOpcode' data-ref="_ZNK4llvm11MCInstrDesc9getOpcodeEv" data-ref-filename="_ZNK4llvm11MCInstrDesc9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="4216">4216</th><td>    <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="4217">4217</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1q8" title='llvm::ARM::VLD1q8' data-ref="llvm::ARM::VLD1q8" data-ref-filename="llvm..ARM..VLD1q8">VLD1q8</a>:</td></tr>
<tr><th id="4218">4218</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1q16" title='llvm::ARM::VLD1q16' data-ref="llvm::ARM::VLD1q16" data-ref-filename="llvm..ARM..VLD1q16">VLD1q16</a>:</td></tr>
<tr><th id="4219">4219</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1q32" title='llvm::ARM::VLD1q32' data-ref="llvm::ARM::VLD1q32" data-ref-filename="llvm..ARM..VLD1q32">VLD1q32</a>:</td></tr>
<tr><th id="4220">4220</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1q64" title='llvm::ARM::VLD1q64' data-ref="llvm::ARM::VLD1q64" data-ref-filename="llvm..ARM..VLD1q64">VLD1q64</a>:</td></tr>
<tr><th id="4221">4221</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1q8wb_fixed" title='llvm::ARM::VLD1q8wb_fixed' data-ref="llvm::ARM::VLD1q8wb_fixed" data-ref-filename="llvm..ARM..VLD1q8wb_fixed">VLD1q8wb_fixed</a>:</td></tr>
<tr><th id="4222">4222</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1q16wb_fixed" title='llvm::ARM::VLD1q16wb_fixed' data-ref="llvm::ARM::VLD1q16wb_fixed" data-ref-filename="llvm..ARM..VLD1q16wb_fixed">VLD1q16wb_fixed</a>:</td></tr>
<tr><th id="4223">4223</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1q32wb_fixed" title='llvm::ARM::VLD1q32wb_fixed' data-ref="llvm::ARM::VLD1q32wb_fixed" data-ref-filename="llvm..ARM..VLD1q32wb_fixed">VLD1q32wb_fixed</a>:</td></tr>
<tr><th id="4224">4224</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1q64wb_fixed" title='llvm::ARM::VLD1q64wb_fixed' data-ref="llvm::ARM::VLD1q64wb_fixed" data-ref-filename="llvm..ARM..VLD1q64wb_fixed">VLD1q64wb_fixed</a>:</td></tr>
<tr><th id="4225">4225</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1q8wb_register" title='llvm::ARM::VLD1q8wb_register' data-ref="llvm::ARM::VLD1q8wb_register" data-ref-filename="llvm..ARM..VLD1q8wb_register">VLD1q8wb_register</a>:</td></tr>
<tr><th id="4226">4226</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1q16wb_register" title='llvm::ARM::VLD1q16wb_register' data-ref="llvm::ARM::VLD1q16wb_register" data-ref-filename="llvm..ARM..VLD1q16wb_register">VLD1q16wb_register</a>:</td></tr>
<tr><th id="4227">4227</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1q32wb_register" title='llvm::ARM::VLD1q32wb_register' data-ref="llvm::ARM::VLD1q32wb_register" data-ref-filename="llvm..ARM..VLD1q32wb_register">VLD1q32wb_register</a>:</td></tr>
<tr><th id="4228">4228</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1q64wb_register" title='llvm::ARM::VLD1q64wb_register' data-ref="llvm::ARM::VLD1q64wb_register" data-ref-filename="llvm..ARM..VLD1q64wb_register">VLD1q64wb_register</a>:</td></tr>
<tr><th id="4229">4229</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2d8" title='llvm::ARM::VLD2d8' data-ref="llvm::ARM::VLD2d8" data-ref-filename="llvm..ARM..VLD2d8">VLD2d8</a>:</td></tr>
<tr><th id="4230">4230</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2d16" title='llvm::ARM::VLD2d16' data-ref="llvm::ARM::VLD2d16" data-ref-filename="llvm..ARM..VLD2d16">VLD2d16</a>:</td></tr>
<tr><th id="4231">4231</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2d32" title='llvm::ARM::VLD2d32' data-ref="llvm::ARM::VLD2d32" data-ref-filename="llvm..ARM..VLD2d32">VLD2d32</a>:</td></tr>
<tr><th id="4232">4232</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2q8" title='llvm::ARM::VLD2q8' data-ref="llvm::ARM::VLD2q8" data-ref-filename="llvm..ARM..VLD2q8">VLD2q8</a>:</td></tr>
<tr><th id="4233">4233</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2q16" title='llvm::ARM::VLD2q16' data-ref="llvm::ARM::VLD2q16" data-ref-filename="llvm..ARM..VLD2q16">VLD2q16</a>:</td></tr>
<tr><th id="4234">4234</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2q32" title='llvm::ARM::VLD2q32' data-ref="llvm::ARM::VLD2q32" data-ref-filename="llvm..ARM..VLD2q32">VLD2q32</a>:</td></tr>
<tr><th id="4235">4235</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2d8wb_fixed" title='llvm::ARM::VLD2d8wb_fixed' data-ref="llvm::ARM::VLD2d8wb_fixed" data-ref-filename="llvm..ARM..VLD2d8wb_fixed">VLD2d8wb_fixed</a>:</td></tr>
<tr><th id="4236">4236</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2d16wb_fixed" title='llvm::ARM::VLD2d16wb_fixed' data-ref="llvm::ARM::VLD2d16wb_fixed" data-ref-filename="llvm..ARM..VLD2d16wb_fixed">VLD2d16wb_fixed</a>:</td></tr>
<tr><th id="4237">4237</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2d32wb_fixed" title='llvm::ARM::VLD2d32wb_fixed' data-ref="llvm::ARM::VLD2d32wb_fixed" data-ref-filename="llvm..ARM..VLD2d32wb_fixed">VLD2d32wb_fixed</a>:</td></tr>
<tr><th id="4238">4238</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2q8wb_fixed" title='llvm::ARM::VLD2q8wb_fixed' data-ref="llvm::ARM::VLD2q8wb_fixed" data-ref-filename="llvm..ARM..VLD2q8wb_fixed">VLD2q8wb_fixed</a>:</td></tr>
<tr><th id="4239">4239</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2q16wb_fixed" title='llvm::ARM::VLD2q16wb_fixed' data-ref="llvm::ARM::VLD2q16wb_fixed" data-ref-filename="llvm..ARM..VLD2q16wb_fixed">VLD2q16wb_fixed</a>:</td></tr>
<tr><th id="4240">4240</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2q32wb_fixed" title='llvm::ARM::VLD2q32wb_fixed' data-ref="llvm::ARM::VLD2q32wb_fixed" data-ref-filename="llvm..ARM..VLD2q32wb_fixed">VLD2q32wb_fixed</a>:</td></tr>
<tr><th id="4241">4241</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2d8wb_register" title='llvm::ARM::VLD2d8wb_register' data-ref="llvm::ARM::VLD2d8wb_register" data-ref-filename="llvm..ARM..VLD2d8wb_register">VLD2d8wb_register</a>:</td></tr>
<tr><th id="4242">4242</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2d16wb_register" title='llvm::ARM::VLD2d16wb_register' data-ref="llvm::ARM::VLD2d16wb_register" data-ref-filename="llvm..ARM..VLD2d16wb_register">VLD2d16wb_register</a>:</td></tr>
<tr><th id="4243">4243</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2d32wb_register" title='llvm::ARM::VLD2d32wb_register' data-ref="llvm::ARM::VLD2d32wb_register" data-ref-filename="llvm..ARM..VLD2d32wb_register">VLD2d32wb_register</a>:</td></tr>
<tr><th id="4244">4244</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2q8wb_register" title='llvm::ARM::VLD2q8wb_register' data-ref="llvm::ARM::VLD2q8wb_register" data-ref-filename="llvm..ARM..VLD2q8wb_register">VLD2q8wb_register</a>:</td></tr>
<tr><th id="4245">4245</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2q16wb_register" title='llvm::ARM::VLD2q16wb_register' data-ref="llvm::ARM::VLD2q16wb_register" data-ref-filename="llvm..ARM..VLD2q16wb_register">VLD2q16wb_register</a>:</td></tr>
<tr><th id="4246">4246</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2q32wb_register" title='llvm::ARM::VLD2q32wb_register' data-ref="llvm::ARM::VLD2q32wb_register" data-ref-filename="llvm..ARM..VLD2q32wb_register">VLD2q32wb_register</a>:</td></tr>
<tr><th id="4247">4247</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3d8" title='llvm::ARM::VLD3d8' data-ref="llvm::ARM::VLD3d8" data-ref-filename="llvm..ARM..VLD3d8">VLD3d8</a>:</td></tr>
<tr><th id="4248">4248</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3d16" title='llvm::ARM::VLD3d16' data-ref="llvm::ARM::VLD3d16" data-ref-filename="llvm..ARM..VLD3d16">VLD3d16</a>:</td></tr>
<tr><th id="4249">4249</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3d32" title='llvm::ARM::VLD3d32' data-ref="llvm::ARM::VLD3d32" data-ref-filename="llvm..ARM..VLD3d32">VLD3d32</a>:</td></tr>
<tr><th id="4250">4250</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d64T" title='llvm::ARM::VLD1d64T' data-ref="llvm::ARM::VLD1d64T" data-ref-filename="llvm..ARM..VLD1d64T">VLD1d64T</a>:</td></tr>
<tr><th id="4251">4251</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3d8_UPD" title='llvm::ARM::VLD3d8_UPD' data-ref="llvm::ARM::VLD3d8_UPD" data-ref-filename="llvm..ARM..VLD3d8_UPD">VLD3d8_UPD</a>:</td></tr>
<tr><th id="4252">4252</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3d16_UPD" title='llvm::ARM::VLD3d16_UPD' data-ref="llvm::ARM::VLD3d16_UPD" data-ref-filename="llvm..ARM..VLD3d16_UPD">VLD3d16_UPD</a>:</td></tr>
<tr><th id="4253">4253</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3d32_UPD" title='llvm::ARM::VLD3d32_UPD' data-ref="llvm::ARM::VLD3d32_UPD" data-ref-filename="llvm..ARM..VLD3d32_UPD">VLD3d32_UPD</a>:</td></tr>
<tr><th id="4254">4254</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d64Twb_fixed" title='llvm::ARM::VLD1d64Twb_fixed' data-ref="llvm::ARM::VLD1d64Twb_fixed" data-ref-filename="llvm..ARM..VLD1d64Twb_fixed">VLD1d64Twb_fixed</a>:</td></tr>
<tr><th id="4255">4255</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d64Twb_register" title='llvm::ARM::VLD1d64Twb_register' data-ref="llvm::ARM::VLD1d64Twb_register" data-ref-filename="llvm..ARM..VLD1d64Twb_register">VLD1d64Twb_register</a>:</td></tr>
<tr><th id="4256">4256</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3q8_UPD" title='llvm::ARM::VLD3q8_UPD' data-ref="llvm::ARM::VLD3q8_UPD" data-ref-filename="llvm..ARM..VLD3q8_UPD">VLD3q8_UPD</a>:</td></tr>
<tr><th id="4257">4257</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3q16_UPD" title='llvm::ARM::VLD3q16_UPD' data-ref="llvm::ARM::VLD3q16_UPD" data-ref-filename="llvm..ARM..VLD3q16_UPD">VLD3q16_UPD</a>:</td></tr>
<tr><th id="4258">4258</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3q32_UPD" title='llvm::ARM::VLD3q32_UPD' data-ref="llvm::ARM::VLD3q32_UPD" data-ref-filename="llvm..ARM..VLD3q32_UPD">VLD3q32_UPD</a>:</td></tr>
<tr><th id="4259">4259</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4d8" title='llvm::ARM::VLD4d8' data-ref="llvm::ARM::VLD4d8" data-ref-filename="llvm..ARM..VLD4d8">VLD4d8</a>:</td></tr>
<tr><th id="4260">4260</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4d16" title='llvm::ARM::VLD4d16' data-ref="llvm::ARM::VLD4d16" data-ref-filename="llvm..ARM..VLD4d16">VLD4d16</a>:</td></tr>
<tr><th id="4261">4261</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4d32" title='llvm::ARM::VLD4d32' data-ref="llvm::ARM::VLD4d32" data-ref-filename="llvm..ARM..VLD4d32">VLD4d32</a>:</td></tr>
<tr><th id="4262">4262</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d64Q" title='llvm::ARM::VLD1d64Q' data-ref="llvm::ARM::VLD1d64Q" data-ref-filename="llvm..ARM..VLD1d64Q">VLD1d64Q</a>:</td></tr>
<tr><th id="4263">4263</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4d8_UPD" title='llvm::ARM::VLD4d8_UPD' data-ref="llvm::ARM::VLD4d8_UPD" data-ref-filename="llvm..ARM..VLD4d8_UPD">VLD4d8_UPD</a>:</td></tr>
<tr><th id="4264">4264</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4d16_UPD" title='llvm::ARM::VLD4d16_UPD' data-ref="llvm::ARM::VLD4d16_UPD" data-ref-filename="llvm..ARM..VLD4d16_UPD">VLD4d16_UPD</a>:</td></tr>
<tr><th id="4265">4265</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4d32_UPD" title='llvm::ARM::VLD4d32_UPD' data-ref="llvm::ARM::VLD4d32_UPD" data-ref-filename="llvm..ARM..VLD4d32_UPD">VLD4d32_UPD</a>:</td></tr>
<tr><th id="4266">4266</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d64Qwb_fixed" title='llvm::ARM::VLD1d64Qwb_fixed' data-ref="llvm::ARM::VLD1d64Qwb_fixed" data-ref-filename="llvm..ARM..VLD1d64Qwb_fixed">VLD1d64Qwb_fixed</a>:</td></tr>
<tr><th id="4267">4267</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d64Qwb_register" title='llvm::ARM::VLD1d64Qwb_register' data-ref="llvm::ARM::VLD1d64Qwb_register" data-ref-filename="llvm..ARM..VLD1d64Qwb_register">VLD1d64Qwb_register</a>:</td></tr>
<tr><th id="4268">4268</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4q8_UPD" title='llvm::ARM::VLD4q8_UPD' data-ref="llvm::ARM::VLD4q8_UPD" data-ref-filename="llvm..ARM..VLD4q8_UPD">VLD4q8_UPD</a>:</td></tr>
<tr><th id="4269">4269</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4q16_UPD" title='llvm::ARM::VLD4q16_UPD' data-ref="llvm::ARM::VLD4q16_UPD" data-ref-filename="llvm..ARM..VLD4q16_UPD">VLD4q16_UPD</a>:</td></tr>
<tr><th id="4270">4270</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4q32_UPD" title='llvm::ARM::VLD4q32_UPD' data-ref="llvm::ARM::VLD4q32_UPD" data-ref-filename="llvm..ARM..VLD4q32_UPD">VLD4q32_UPD</a>:</td></tr>
<tr><th id="4271">4271</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1DUPq8" title='llvm::ARM::VLD1DUPq8' data-ref="llvm::ARM::VLD1DUPq8" data-ref-filename="llvm..ARM..VLD1DUPq8">VLD1DUPq8</a>:</td></tr>
<tr><th id="4272">4272</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1DUPq16" title='llvm::ARM::VLD1DUPq16' data-ref="llvm::ARM::VLD1DUPq16" data-ref-filename="llvm..ARM..VLD1DUPq16">VLD1DUPq16</a>:</td></tr>
<tr><th id="4273">4273</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1DUPq32" title='llvm::ARM::VLD1DUPq32' data-ref="llvm::ARM::VLD1DUPq32" data-ref-filename="llvm..ARM..VLD1DUPq32">VLD1DUPq32</a>:</td></tr>
<tr><th id="4274">4274</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1DUPq8wb_fixed" title='llvm::ARM::VLD1DUPq8wb_fixed' data-ref="llvm::ARM::VLD1DUPq8wb_fixed" data-ref-filename="llvm..ARM..VLD1DUPq8wb_fixed">VLD1DUPq8wb_fixed</a>:</td></tr>
<tr><th id="4275">4275</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1DUPq16wb_fixed" title='llvm::ARM::VLD1DUPq16wb_fixed' data-ref="llvm::ARM::VLD1DUPq16wb_fixed" data-ref-filename="llvm..ARM..VLD1DUPq16wb_fixed">VLD1DUPq16wb_fixed</a>:</td></tr>
<tr><th id="4276">4276</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1DUPq32wb_fixed" title='llvm::ARM::VLD1DUPq32wb_fixed' data-ref="llvm::ARM::VLD1DUPq32wb_fixed" data-ref-filename="llvm..ARM..VLD1DUPq32wb_fixed">VLD1DUPq32wb_fixed</a>:</td></tr>
<tr><th id="4277">4277</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1DUPq8wb_register" title='llvm::ARM::VLD1DUPq8wb_register' data-ref="llvm::ARM::VLD1DUPq8wb_register" data-ref-filename="llvm..ARM..VLD1DUPq8wb_register">VLD1DUPq8wb_register</a>:</td></tr>
<tr><th id="4278">4278</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1DUPq16wb_register" title='llvm::ARM::VLD1DUPq16wb_register' data-ref="llvm::ARM::VLD1DUPq16wb_register" data-ref-filename="llvm..ARM..VLD1DUPq16wb_register">VLD1DUPq16wb_register</a>:</td></tr>
<tr><th id="4279">4279</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1DUPq32wb_register" title='llvm::ARM::VLD1DUPq32wb_register' data-ref="llvm::ARM::VLD1DUPq32wb_register" data-ref-filename="llvm..ARM..VLD1DUPq32wb_register">VLD1DUPq32wb_register</a>:</td></tr>
<tr><th id="4280">4280</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2DUPd8" title='llvm::ARM::VLD2DUPd8' data-ref="llvm::ARM::VLD2DUPd8" data-ref-filename="llvm..ARM..VLD2DUPd8">VLD2DUPd8</a>:</td></tr>
<tr><th id="4281">4281</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2DUPd16" title='llvm::ARM::VLD2DUPd16' data-ref="llvm::ARM::VLD2DUPd16" data-ref-filename="llvm..ARM..VLD2DUPd16">VLD2DUPd16</a>:</td></tr>
<tr><th id="4282">4282</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2DUPd32" title='llvm::ARM::VLD2DUPd32' data-ref="llvm::ARM::VLD2DUPd32" data-ref-filename="llvm..ARM..VLD2DUPd32">VLD2DUPd32</a>:</td></tr>
<tr><th id="4283">4283</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2DUPd8wb_fixed" title='llvm::ARM::VLD2DUPd8wb_fixed' data-ref="llvm::ARM::VLD2DUPd8wb_fixed" data-ref-filename="llvm..ARM..VLD2DUPd8wb_fixed">VLD2DUPd8wb_fixed</a>:</td></tr>
<tr><th id="4284">4284</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2DUPd16wb_fixed" title='llvm::ARM::VLD2DUPd16wb_fixed' data-ref="llvm::ARM::VLD2DUPd16wb_fixed" data-ref-filename="llvm..ARM..VLD2DUPd16wb_fixed">VLD2DUPd16wb_fixed</a>:</td></tr>
<tr><th id="4285">4285</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2DUPd32wb_fixed" title='llvm::ARM::VLD2DUPd32wb_fixed' data-ref="llvm::ARM::VLD2DUPd32wb_fixed" data-ref-filename="llvm..ARM..VLD2DUPd32wb_fixed">VLD2DUPd32wb_fixed</a>:</td></tr>
<tr><th id="4286">4286</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2DUPd8wb_register" title='llvm::ARM::VLD2DUPd8wb_register' data-ref="llvm::ARM::VLD2DUPd8wb_register" data-ref-filename="llvm..ARM..VLD2DUPd8wb_register">VLD2DUPd8wb_register</a>:</td></tr>
<tr><th id="4287">4287</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2DUPd16wb_register" title='llvm::ARM::VLD2DUPd16wb_register' data-ref="llvm::ARM::VLD2DUPd16wb_register" data-ref-filename="llvm..ARM..VLD2DUPd16wb_register">VLD2DUPd16wb_register</a>:</td></tr>
<tr><th id="4288">4288</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2DUPd32wb_register" title='llvm::ARM::VLD2DUPd32wb_register' data-ref="llvm::ARM::VLD2DUPd32wb_register" data-ref-filename="llvm..ARM..VLD2DUPd32wb_register">VLD2DUPd32wb_register</a>:</td></tr>
<tr><th id="4289">4289</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4DUPd8" title='llvm::ARM::VLD4DUPd8' data-ref="llvm::ARM::VLD4DUPd8" data-ref-filename="llvm..ARM..VLD4DUPd8">VLD4DUPd8</a>:</td></tr>
<tr><th id="4290">4290</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4DUPd16" title='llvm::ARM::VLD4DUPd16' data-ref="llvm::ARM::VLD4DUPd16" data-ref-filename="llvm..ARM..VLD4DUPd16">VLD4DUPd16</a>:</td></tr>
<tr><th id="4291">4291</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4DUPd32" title='llvm::ARM::VLD4DUPd32' data-ref="llvm::ARM::VLD4DUPd32" data-ref-filename="llvm..ARM..VLD4DUPd32">VLD4DUPd32</a>:</td></tr>
<tr><th id="4292">4292</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4DUPd8_UPD" title='llvm::ARM::VLD4DUPd8_UPD' data-ref="llvm::ARM::VLD4DUPd8_UPD" data-ref-filename="llvm..ARM..VLD4DUPd8_UPD">VLD4DUPd8_UPD</a>:</td></tr>
<tr><th id="4293">4293</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4DUPd16_UPD" title='llvm::ARM::VLD4DUPd16_UPD' data-ref="llvm::ARM::VLD4DUPd16_UPD" data-ref-filename="llvm..ARM..VLD4DUPd16_UPD">VLD4DUPd16_UPD</a>:</td></tr>
<tr><th id="4294">4294</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4DUPd32_UPD" title='llvm::ARM::VLD4DUPd32_UPD' data-ref="llvm::ARM::VLD4DUPd32_UPD" data-ref-filename="llvm..ARM..VLD4DUPd32_UPD">VLD4DUPd32_UPD</a>:</td></tr>
<tr><th id="4295">4295</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1LNd8" title='llvm::ARM::VLD1LNd8' data-ref="llvm::ARM::VLD1LNd8" data-ref-filename="llvm..ARM..VLD1LNd8">VLD1LNd8</a>:</td></tr>
<tr><th id="4296">4296</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1LNd16" title='llvm::ARM::VLD1LNd16' data-ref="llvm::ARM::VLD1LNd16" data-ref-filename="llvm..ARM..VLD1LNd16">VLD1LNd16</a>:</td></tr>
<tr><th id="4297">4297</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1LNd32" title='llvm::ARM::VLD1LNd32' data-ref="llvm::ARM::VLD1LNd32" data-ref-filename="llvm..ARM..VLD1LNd32">VLD1LNd32</a>:</td></tr>
<tr><th id="4298">4298</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1LNd8_UPD" title='llvm::ARM::VLD1LNd8_UPD' data-ref="llvm::ARM::VLD1LNd8_UPD" data-ref-filename="llvm..ARM..VLD1LNd8_UPD">VLD1LNd8_UPD</a>:</td></tr>
<tr><th id="4299">4299</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1LNd16_UPD" title='llvm::ARM::VLD1LNd16_UPD' data-ref="llvm::ARM::VLD1LNd16_UPD" data-ref-filename="llvm..ARM..VLD1LNd16_UPD">VLD1LNd16_UPD</a>:</td></tr>
<tr><th id="4300">4300</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1LNd32_UPD" title='llvm::ARM::VLD1LNd32_UPD' data-ref="llvm::ARM::VLD1LNd32_UPD" data-ref-filename="llvm..ARM..VLD1LNd32_UPD">VLD1LNd32_UPD</a>:</td></tr>
<tr><th id="4301">4301</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2LNd8" title='llvm::ARM::VLD2LNd8' data-ref="llvm::ARM::VLD2LNd8" data-ref-filename="llvm..ARM..VLD2LNd8">VLD2LNd8</a>:</td></tr>
<tr><th id="4302">4302</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2LNd16" title='llvm::ARM::VLD2LNd16' data-ref="llvm::ARM::VLD2LNd16" data-ref-filename="llvm..ARM..VLD2LNd16">VLD2LNd16</a>:</td></tr>
<tr><th id="4303">4303</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2LNd32" title='llvm::ARM::VLD2LNd32' data-ref="llvm::ARM::VLD2LNd32" data-ref-filename="llvm..ARM..VLD2LNd32">VLD2LNd32</a>:</td></tr>
<tr><th id="4304">4304</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2LNq16" title='llvm::ARM::VLD2LNq16' data-ref="llvm::ARM::VLD2LNq16" data-ref-filename="llvm..ARM..VLD2LNq16">VLD2LNq16</a>:</td></tr>
<tr><th id="4305">4305</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2LNq32" title='llvm::ARM::VLD2LNq32' data-ref="llvm::ARM::VLD2LNq32" data-ref-filename="llvm..ARM..VLD2LNq32">VLD2LNq32</a>:</td></tr>
<tr><th id="4306">4306</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2LNd8_UPD" title='llvm::ARM::VLD2LNd8_UPD' data-ref="llvm::ARM::VLD2LNd8_UPD" data-ref-filename="llvm..ARM..VLD2LNd8_UPD">VLD2LNd8_UPD</a>:</td></tr>
<tr><th id="4307">4307</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2LNd16_UPD" title='llvm::ARM::VLD2LNd16_UPD' data-ref="llvm::ARM::VLD2LNd16_UPD" data-ref-filename="llvm..ARM..VLD2LNd16_UPD">VLD2LNd16_UPD</a>:</td></tr>
<tr><th id="4308">4308</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2LNd32_UPD" title='llvm::ARM::VLD2LNd32_UPD' data-ref="llvm::ARM::VLD2LNd32_UPD" data-ref-filename="llvm..ARM..VLD2LNd32_UPD">VLD2LNd32_UPD</a>:</td></tr>
<tr><th id="4309">4309</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2LNq16_UPD" title='llvm::ARM::VLD2LNq16_UPD' data-ref="llvm::ARM::VLD2LNq16_UPD" data-ref-filename="llvm..ARM..VLD2LNq16_UPD">VLD2LNq16_UPD</a>:</td></tr>
<tr><th id="4310">4310</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2LNq32_UPD" title='llvm::ARM::VLD2LNq32_UPD' data-ref="llvm::ARM::VLD2LNq32_UPD" data-ref-filename="llvm..ARM..VLD2LNq32_UPD">VLD2LNq32_UPD</a>:</td></tr>
<tr><th id="4311">4311</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4LNd8" title='llvm::ARM::VLD4LNd8' data-ref="llvm::ARM::VLD4LNd8" data-ref-filename="llvm..ARM..VLD4LNd8">VLD4LNd8</a>:</td></tr>
<tr><th id="4312">4312</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4LNd16" title='llvm::ARM::VLD4LNd16' data-ref="llvm::ARM::VLD4LNd16" data-ref-filename="llvm..ARM..VLD4LNd16">VLD4LNd16</a>:</td></tr>
<tr><th id="4313">4313</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4LNd32" title='llvm::ARM::VLD4LNd32' data-ref="llvm::ARM::VLD4LNd32" data-ref-filename="llvm..ARM..VLD4LNd32">VLD4LNd32</a>:</td></tr>
<tr><th id="4314">4314</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4LNq16" title='llvm::ARM::VLD4LNq16' data-ref="llvm::ARM::VLD4LNq16" data-ref-filename="llvm..ARM..VLD4LNq16">VLD4LNq16</a>:</td></tr>
<tr><th id="4315">4315</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4LNq32" title='llvm::ARM::VLD4LNq32' data-ref="llvm::ARM::VLD4LNq32" data-ref-filename="llvm..ARM..VLD4LNq32">VLD4LNq32</a>:</td></tr>
<tr><th id="4316">4316</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4LNd8_UPD" title='llvm::ARM::VLD4LNd8_UPD' data-ref="llvm::ARM::VLD4LNd8_UPD" data-ref-filename="llvm..ARM..VLD4LNd8_UPD">VLD4LNd8_UPD</a>:</td></tr>
<tr><th id="4317">4317</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4LNd16_UPD" title='llvm::ARM::VLD4LNd16_UPD' data-ref="llvm::ARM::VLD4LNd16_UPD" data-ref-filename="llvm..ARM..VLD4LNd16_UPD">VLD4LNd16_UPD</a>:</td></tr>
<tr><th id="4318">4318</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4LNd32_UPD" title='llvm::ARM::VLD4LNd32_UPD' data-ref="llvm::ARM::VLD4LNd32_UPD" data-ref-filename="llvm..ARM..VLD4LNd32_UPD">VLD4LNd32_UPD</a>:</td></tr>
<tr><th id="4319">4319</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4LNq16_UPD" title='llvm::ARM::VLD4LNq16_UPD' data-ref="llvm::ARM::VLD4LNq16_UPD" data-ref-filename="llvm..ARM..VLD4LNq16_UPD">VLD4LNq16_UPD</a>:</td></tr>
<tr><th id="4320">4320</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4LNq32_UPD" title='llvm::ARM::VLD4LNq32_UPD' data-ref="llvm::ARM::VLD4LNq32_UPD" data-ref-filename="llvm..ARM..VLD4LNq32_UPD">VLD4LNq32_UPD</a>:</td></tr>
<tr><th id="4321">4321</th><td>      <i>// If the address is not 64-bit aligned, the latencies of these</i></td></tr>
<tr><th id="4322">4322</th><td><i>      // instructions increases by one.</i></td></tr>
<tr><th id="4323">4323</th><td>      ++<a class="local col5 ref" href="#685Adjust" title='Adjust' data-ref="685Adjust" data-ref-filename="685Adjust">Adjust</a>;</td></tr>
<tr><th id="4324">4324</th><td>      <b>break</b>;</td></tr>
<tr><th id="4325">4325</th><td>    }</td></tr>
<tr><th id="4326">4326</th><td>  }</td></tr>
<tr><th id="4327">4327</th><td>  <b>return</b> <a class="local col5 ref" href="#685Adjust" title='Adjust' data-ref="685Adjust" data-ref-filename="685Adjust">Adjust</a>;</td></tr>
<tr><th id="4328">4328</th><td>}</td></tr>
<tr><th id="4329">4329</th><td></td></tr>
<tr><th id="4330">4330</th><td><em>int</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEjS6_j" title='llvm::ARMBaseInstrInfo::getOperandLatency' data-ref="_ZNK4llvm16ARMBaseInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEjS6_j" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEjS6_j">getOperandLatency</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData" data-ref-filename="llvm..InstrItineraryData">InstrItineraryData</a> *<dfn class="local col3 decl" id="693ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="693ItinData" data-ref-filename="693ItinData">ItinData</dfn>,</td></tr>
<tr><th id="4331">4331</th><td>                                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="694DefMI" title='DefMI' data-type='const llvm::MachineInstr &amp;' data-ref="694DefMI" data-ref-filename="694DefMI">DefMI</dfn>,</td></tr>
<tr><th id="4332">4332</th><td>                                        <em>unsigned</em> <dfn class="local col5 decl" id="695DefIdx" title='DefIdx' data-type='unsigned int' data-ref="695DefIdx" data-ref-filename="695DefIdx">DefIdx</dfn>,</td></tr>
<tr><th id="4333">4333</th><td>                                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="696UseMI" title='UseMI' data-type='const llvm::MachineInstr &amp;' data-ref="696UseMI" data-ref-filename="696UseMI">UseMI</dfn>,</td></tr>
<tr><th id="4334">4334</th><td>                                        <em>unsigned</em> <dfn class="local col7 decl" id="697UseIdx" title='UseIdx' data-type='unsigned int' data-ref="697UseIdx" data-ref-filename="697UseIdx">UseIdx</dfn>) <em>const</em> {</td></tr>
<tr><th id="4335">4335</th><td>  <i>// No operand latency. The caller may fall back to getInstrLatency.</i></td></tr>
<tr><th id="4336">4336</th><td>  <b>if</b> (!<a class="local col3 ref" href="#693ItinData" title='ItinData' data-ref="693ItinData" data-ref-filename="693ItinData">ItinData</a> || <a class="local col3 ref" href="#693ItinData" title='ItinData' data-ref="693ItinData" data-ref-filename="693ItinData">ItinData</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrItineraries.h.html#_ZNK4llvm18InstrItineraryData7isEmptyEv" title='llvm::InstrItineraryData::isEmpty' data-ref="_ZNK4llvm18InstrItineraryData7isEmptyEv" data-ref-filename="_ZNK4llvm18InstrItineraryData7isEmptyEv">isEmpty</a>())</td></tr>
<tr><th id="4337">4337</th><td>    <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="4338">4338</th><td></td></tr>
<tr><th id="4339">4339</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="698DefMO" title='DefMO' data-type='const llvm::MachineOperand &amp;' data-ref="698DefMO" data-ref-filename="698DefMO">DefMO</dfn> = <a class="local col4 ref" href="#694DefMI" title='DefMI' data-ref="694DefMI" data-ref-filename="694DefMI">DefMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#695DefIdx" title='DefIdx' data-ref="695DefIdx" data-ref-filename="695DefIdx">DefIdx</a>);</td></tr>
<tr><th id="4340">4340</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="699Reg" title='Reg' data-type='llvm::Register' data-ref="699Reg" data-ref-filename="699Reg">Reg</dfn> = <a class="local col8 ref" href="#698DefMO" title='DefMO' data-ref="698DefMO" data-ref-filename="698DefMO">DefMO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4341">4341</th><td></td></tr>
<tr><th id="4342">4342</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="700ResolvedDefMI" title='ResolvedDefMI' data-type='const llvm::MachineInstr *' data-ref="700ResolvedDefMI" data-ref-filename="700ResolvedDefMI">ResolvedDefMI</dfn> = &amp;<a class="local col4 ref" href="#694DefMI" title='DefMI' data-ref="694DefMI" data-ref-filename="694DefMI">DefMI</a>;</td></tr>
<tr><th id="4343">4343</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="701DefAdj" title='DefAdj' data-type='unsigned int' data-ref="701DefAdj" data-ref-filename="701DefAdj">DefAdj</dfn> = <var>0</var>;</td></tr>
<tr><th id="4344">4344</th><td>  <b>if</b> (<a class="local col4 ref" href="#694DefMI" title='DefMI' data-ref="694DefMI" data-ref-filename="694DefMI">DefMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBundleEv" title='llvm::MachineInstr::isBundle' data-ref="_ZNK4llvm12MachineInstr8isBundleEv" data-ref-filename="_ZNK4llvm12MachineInstr8isBundleEv">isBundle</a>())</td></tr>
<tr><th id="4345">4345</th><td>    <a class="local col0 ref" href="#700ResolvedDefMI" title='ResolvedDefMI' data-ref="700ResolvedDefMI" data-ref-filename="700ResolvedDefMI">ResolvedDefMI</a> =</td></tr>
<tr><th id="4346">4346</th><td>        <a class="tu ref fn" href="#_ZL15getBundledDefMIPKN4llvm18TargetRegisterInfoEPKNS_12MachineInstrEjRjS6_" title='getBundledDefMI' data-use='c' data-ref="_ZL15getBundledDefMIPKN4llvm18TargetRegisterInfoEPKNS_12MachineInstrEjRjS6_" data-ref-filename="_ZL15getBundledDefMIPKN4llvm18TargetRegisterInfoEPKNS_12MachineInstrEjRjS6_">getBundledDefMI</a>(&amp;<a class="virtual member fn" href="ARMBaseInstrInfo.h.html#_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv" title='llvm::ARMBaseInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv">getRegisterInfo</a>(), &amp;<a class="local col4 ref" href="#694DefMI" title='DefMI' data-ref="694DefMI" data-ref-filename="694DefMI">DefMI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col9 ref" href="#699Reg" title='Reg' data-ref="699Reg" data-ref-filename="699Reg">Reg</a>, <span class='refarg'><a class="local col5 ref" href="#695DefIdx" title='DefIdx' data-ref="695DefIdx" data-ref-filename="695DefIdx">DefIdx</a></span>, <span class='refarg'><a class="local col1 ref" href="#701DefAdj" title='DefAdj' data-ref="701DefAdj" data-ref-filename="701DefAdj">DefAdj</a></span>);</td></tr>
<tr><th id="4347">4347</th><td>  <b>if</b> (<a class="local col0 ref" href="#700ResolvedDefMI" title='ResolvedDefMI' data-ref="700ResolvedDefMI" data-ref-filename="700ResolvedDefMI">ResolvedDefMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isCopyLikeEv" title='llvm::MachineInstr::isCopyLike' data-ref="_ZNK4llvm12MachineInstr10isCopyLikeEv" data-ref-filename="_ZNK4llvm12MachineInstr10isCopyLikeEv">isCopyLike</a>() || <a class="local col0 ref" href="#700ResolvedDefMI" title='ResolvedDefMI' data-ref="700ResolvedDefMI" data-ref-filename="700ResolvedDefMI">ResolvedDefMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14isInsertSubregEv" title='llvm::MachineInstr::isInsertSubreg' data-ref="_ZNK4llvm12MachineInstr14isInsertSubregEv" data-ref-filename="_ZNK4llvm12MachineInstr14isInsertSubregEv">isInsertSubreg</a>() ||</td></tr>
<tr><th id="4348">4348</th><td>      <a class="local col0 ref" href="#700ResolvedDefMI" title='ResolvedDefMI' data-ref="700ResolvedDefMI" data-ref-filename="700ResolvedDefMI">ResolvedDefMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13isRegSequenceEv" title='llvm::MachineInstr::isRegSequence' data-ref="_ZNK4llvm12MachineInstr13isRegSequenceEv" data-ref-filename="_ZNK4llvm12MachineInstr13isRegSequenceEv">isRegSequence</a>() || <a class="local col0 ref" href="#700ResolvedDefMI" title='ResolvedDefMI' data-ref="700ResolvedDefMI" data-ref-filename="700ResolvedDefMI">ResolvedDefMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13isImplicitDefEv" title='llvm::MachineInstr::isImplicitDef' data-ref="_ZNK4llvm12MachineInstr13isImplicitDefEv" data-ref-filename="_ZNK4llvm12MachineInstr13isImplicitDefEv">isImplicitDef</a>()) {</td></tr>
<tr><th id="4349">4349</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="4350">4350</th><td>  }</td></tr>
<tr><th id="4351">4351</th><td></td></tr>
<tr><th id="4352">4352</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="702ResolvedUseMI" title='ResolvedUseMI' data-type='const llvm::MachineInstr *' data-ref="702ResolvedUseMI" data-ref-filename="702ResolvedUseMI">ResolvedUseMI</dfn> = &amp;<a class="local col6 ref" href="#696UseMI" title='UseMI' data-ref="696UseMI" data-ref-filename="696UseMI">UseMI</a>;</td></tr>
<tr><th id="4353">4353</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="703UseAdj" title='UseAdj' data-type='unsigned int' data-ref="703UseAdj" data-ref-filename="703UseAdj">UseAdj</dfn> = <var>0</var>;</td></tr>
<tr><th id="4354">4354</th><td>  <b>if</b> (<a class="local col6 ref" href="#696UseMI" title='UseMI' data-ref="696UseMI" data-ref-filename="696UseMI">UseMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBundleEv" title='llvm::MachineInstr::isBundle' data-ref="_ZNK4llvm12MachineInstr8isBundleEv" data-ref-filename="_ZNK4llvm12MachineInstr8isBundleEv">isBundle</a>()) {</td></tr>
<tr><th id="4355">4355</th><td>    <a class="local col2 ref" href="#702ResolvedUseMI" title='ResolvedUseMI' data-ref="702ResolvedUseMI" data-ref-filename="702ResolvedUseMI">ResolvedUseMI</a> =</td></tr>
<tr><th id="4356">4356</th><td>        <a class="tu ref fn" href="#_ZL15getBundledUseMIPKN4llvm18TargetRegisterInfoERKNS_12MachineInstrEjRjS6_" title='getBundledUseMI' data-use='c' data-ref="_ZL15getBundledUseMIPKN4llvm18TargetRegisterInfoERKNS_12MachineInstrEjRjS6_" data-ref-filename="_ZL15getBundledUseMIPKN4llvm18TargetRegisterInfoERKNS_12MachineInstrEjRjS6_">getBundledUseMI</a>(&amp;<a class="virtual member fn" href="ARMBaseInstrInfo.h.html#_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv" title='llvm::ARMBaseInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv">getRegisterInfo</a>(), <a class="local col6 ref" href="#696UseMI" title='UseMI' data-ref="696UseMI" data-ref-filename="696UseMI">UseMI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col9 ref" href="#699Reg" title='Reg' data-ref="699Reg" data-ref-filename="699Reg">Reg</a>, <span class='refarg'><a class="local col7 ref" href="#697UseIdx" title='UseIdx' data-ref="697UseIdx" data-ref-filename="697UseIdx">UseIdx</a></span>, <span class='refarg'><a class="local col3 ref" href="#703UseAdj" title='UseAdj' data-ref="703UseAdj" data-ref-filename="703UseAdj">UseAdj</a></span>);</td></tr>
<tr><th id="4357">4357</th><td>    <b>if</b> (!<a class="local col2 ref" href="#702ResolvedUseMI" title='ResolvedUseMI' data-ref="702ResolvedUseMI" data-ref-filename="702ResolvedUseMI">ResolvedUseMI</a>)</td></tr>
<tr><th id="4358">4358</th><td>      <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="4359">4359</th><td>  }</td></tr>
<tr><th id="4360">4360</th><td></td></tr>
<tr><th id="4361">4361</th><td>  <b>return</b> <a class="member fn" href="#_ZNK4llvm16ARMBaseInstrInfo21getOperandLatencyImplEPKNS_18InstrItineraryDataERKNS_12MachineInstrEjRKNS_11MCInstrDescEjRKNS_14MachineOperandEjS6_jS9_j" title='llvm::ARMBaseInstrInfo::getOperandLatencyImpl' data-ref="_ZNK4llvm16ARMBaseInstrInfo21getOperandLatencyImplEPKNS_18InstrItineraryDataERKNS_12MachineInstrEjRKNS_11MCInstrDescEjRKNS_14MachineOperandEjS6_jS9_j" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo21getOperandLatencyImplEPKNS_18InstrItineraryDataERKNS_12MachineInstrEjRKNS_11MCInstrDescEjRKNS_14MachineOperandEjS6_jS9_j">getOperandLatencyImpl</a>(</td></tr>
<tr><th id="4362">4362</th><td>      <a class="local col3 ref" href="#693ItinData" title='ItinData' data-ref="693ItinData" data-ref-filename="693ItinData">ItinData</a>, *<a class="local col0 ref" href="#700ResolvedDefMI" title='ResolvedDefMI' data-ref="700ResolvedDefMI" data-ref-filename="700ResolvedDefMI">ResolvedDefMI</a>, <a class="local col5 ref" href="#695DefIdx" title='DefIdx' data-ref="695DefIdx" data-ref-filename="695DefIdx">DefIdx</a>, <a class="local col0 ref" href="#700ResolvedDefMI" title='ResolvedDefMI' data-ref="700ResolvedDefMI" data-ref-filename="700ResolvedDefMI">ResolvedDefMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>(), <a class="local col1 ref" href="#701DefAdj" title='DefAdj' data-ref="701DefAdj" data-ref-filename="701DefAdj">DefAdj</a>, <a class="local col8 ref" href="#698DefMO" title='DefMO' data-ref="698DefMO" data-ref-filename="698DefMO">DefMO</a>,</td></tr>
<tr><th id="4363">4363</th><td>      <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col9 ref" href="#699Reg" title='Reg' data-ref="699Reg" data-ref-filename="699Reg">Reg</a>, *<a class="local col2 ref" href="#702ResolvedUseMI" title='ResolvedUseMI' data-ref="702ResolvedUseMI" data-ref-filename="702ResolvedUseMI">ResolvedUseMI</a>, <a class="local col7 ref" href="#697UseIdx" title='UseIdx' data-ref="697UseIdx" data-ref-filename="697UseIdx">UseIdx</a>, <a class="local col2 ref" href="#702ResolvedUseMI" title='ResolvedUseMI' data-ref="702ResolvedUseMI" data-ref-filename="702ResolvedUseMI">ResolvedUseMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>(), <a class="local col3 ref" href="#703UseAdj" title='UseAdj' data-ref="703UseAdj" data-ref-filename="703UseAdj">UseAdj</a>);</td></tr>
<tr><th id="4364">4364</th><td>}</td></tr>
<tr><th id="4365">4365</th><td></td></tr>
<tr><th id="4366">4366</th><td><em>int</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo21getOperandLatencyImplEPKNS_18InstrItineraryDataERKNS_12MachineInstrEjRKNS_11MCInstrDescEjRKNS_14MachineOperandEjS6_jS9_j" title='llvm::ARMBaseInstrInfo::getOperandLatencyImpl' data-ref="_ZNK4llvm16ARMBaseInstrInfo21getOperandLatencyImplEPKNS_18InstrItineraryDataERKNS_12MachineInstrEjRKNS_11MCInstrDescEjRKNS_14MachineOperandEjS6_jS9_j" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo21getOperandLatencyImplEPKNS_18InstrItineraryDataERKNS_12MachineInstrEjRKNS_11MCInstrDescEjRKNS_14MachineOperandEjS6_jS9_j">getOperandLatencyImpl</dfn>(</td></tr>
<tr><th id="4367">4367</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData" data-ref-filename="llvm..InstrItineraryData">InstrItineraryData</a> *<dfn class="local col4 decl" id="704ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="704ItinData" data-ref-filename="704ItinData">ItinData</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="705DefMI" title='DefMI' data-type='const llvm::MachineInstr &amp;' data-ref="705DefMI" data-ref-filename="705DefMI">DefMI</dfn>,</td></tr>
<tr><th id="4368">4368</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="706DefIdx" title='DefIdx' data-type='unsigned int' data-ref="706DefIdx" data-ref-filename="706DefIdx">DefIdx</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col7 decl" id="707DefMCID" title='DefMCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="707DefMCID" data-ref-filename="707DefMCID">DefMCID</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="708DefAdj" title='DefAdj' data-type='unsigned int' data-ref="708DefAdj" data-ref-filename="708DefAdj">DefAdj</dfn>,</td></tr>
<tr><th id="4369">4369</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="709DefMO" title='DefMO' data-type='const llvm::MachineOperand &amp;' data-ref="709DefMO" data-ref-filename="709DefMO">DefMO</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="710Reg" title='Reg' data-type='unsigned int' data-ref="710Reg" data-ref-filename="710Reg">Reg</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="711UseMI" title='UseMI' data-type='const llvm::MachineInstr &amp;' data-ref="711UseMI" data-ref-filename="711UseMI">UseMI</dfn>,</td></tr>
<tr><th id="4370">4370</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="712UseIdx" title='UseIdx' data-type='unsigned int' data-ref="712UseIdx" data-ref-filename="712UseIdx">UseIdx</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col3 decl" id="713UseMCID" title='UseMCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="713UseMCID" data-ref-filename="713UseMCID">UseMCID</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="714UseAdj" title='UseAdj' data-type='unsigned int' data-ref="714UseAdj" data-ref-filename="714UseAdj">UseAdj</dfn>) <em>const</em> {</td></tr>
<tr><th id="4371">4371</th><td>  <b>if</b> (<a class="local col0 ref" href="#710Reg" title='Reg' data-ref="710Reg" data-ref-filename="710Reg">Reg</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::CPSR" title='llvm::ARM::CPSR' data-ref="llvm::ARM::CPSR" data-ref-filename="llvm..ARM..CPSR">CPSR</a>) {</td></tr>
<tr><th id="4372">4372</th><td>    <b>if</b> (<a class="local col5 ref" href="#705DefMI" title='DefMI' data-ref="705DefMI" data-ref-filename="705DefMI">DefMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::FMSTAT" title='llvm::ARM::FMSTAT' data-ref="llvm::ARM::FMSTAT" data-ref-filename="llvm..ARM..FMSTAT">FMSTAT</a>) {</td></tr>
<tr><th id="4373">4373</th><td>      <i>// fpscr -&gt; cpsr stalls over 20 cycles on A8 (and earlier?)</i></td></tr>
<tr><th id="4374">4374</th><td>      <b>return</b> <a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget8isLikeA9Ev" title='llvm::ARMSubtarget::isLikeA9' data-ref="_ZNK4llvm12ARMSubtarget8isLikeA9Ev" data-ref-filename="_ZNK4llvm12ARMSubtarget8isLikeA9Ev">isLikeA9</a>() ? <var>1</var> : <var>20</var>;</td></tr>
<tr><th id="4375">4375</th><td>    }</td></tr>
<tr><th id="4376">4376</th><td></td></tr>
<tr><th id="4377">4377</th><td>    <i>// CPSR set and branch can be paired in the same cycle.</i></td></tr>
<tr><th id="4378">4378</th><td>    <b>if</b> (<a class="local col1 ref" href="#711UseMI" title='UseMI' data-ref="711UseMI" data-ref-filename="711UseMI">UseMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isBranch' data-ref="_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE">isBranch</a>())</td></tr>
<tr><th id="4379">4379</th><td>      <b>return</b> <var>0</var>;</td></tr>
<tr><th id="4380">4380</th><td></td></tr>
<tr><th id="4381">4381</th><td>    <i>// Otherwise it takes the instruction latency (generally one).</i></td></tr>
<tr><th id="4382">4382</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="715Latency" title='Latency' data-type='unsigned int' data-ref="715Latency" data-ref-filename="715Latency">Latency</dfn> = <a class="virtual member fn" href="#_ZNK4llvm16ARMBaseInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj" title='llvm::ARMBaseInstrInfo::getInstrLatency' data-ref="_ZNK4llvm16ARMBaseInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj">getInstrLatency</a>(<a class="local col4 ref" href="#704ItinData" title='ItinData' data-ref="704ItinData" data-ref-filename="704ItinData">ItinData</a>, <a class="local col5 ref" href="#705DefMI" title='DefMI' data-ref="705DefMI" data-ref-filename="705DefMI">DefMI</a>);</td></tr>
<tr><th id="4383">4383</th><td></td></tr>
<tr><th id="4384">4384</th><td>    <i>// For Thumb2 and -Os, prefer scheduling CPSR setting instruction close to</i></td></tr>
<tr><th id="4385">4385</th><td><i>    // its uses. Instructions which are otherwise scheduled between them may</i></td></tr>
<tr><th id="4386">4386</th><td><i>    // incur a code size penalty (not able to use the CPSR setting 16-bit</i></td></tr>
<tr><th id="4387">4387</th><td><i>    // instructions).</i></td></tr>
<tr><th id="4388">4388</th><td>    <b>if</b> (<a class="local col5 ref" href="#715Latency" title='Latency' data-ref="715Latency" data-ref-filename="715Latency">Latency</a> &gt; <var>0</var> &amp;&amp; <a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget8isThumb2Ev" title='llvm::ARMSubtarget::isThumb2' data-ref="_ZNK4llvm12ARMSubtarget8isThumb2Ev" data-ref-filename="_ZNK4llvm12ARMSubtarget8isThumb2Ev">isThumb2</a>()) {</td></tr>
<tr><th id="4389">4389</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col6 decl" id="716MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="716MF" data-ref-filename="716MF">MF</dfn> = <a class="local col5 ref" href="#705DefMI" title='DefMI' data-ref="705DefMI" data-ref-filename="705DefMI">DefMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv" data-ref-filename="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="4390">4390</th><td>      <i>// FIXME: Use Function::hasOptSize().</i></td></tr>
<tr><th id="4391">4391</th><td>      <b>if</b> (<a class="local col6 ref" href="#716MF" title='MF' data-ref="716MF" data-ref-filename="716MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14hasFnAttributeENS_9Attribute8AttrKindE" title='llvm::Function::hasFnAttribute' data-ref="_ZNK4llvm8Function14hasFnAttributeENS_9Attribute8AttrKindE" data-ref-filename="_ZNK4llvm8Function14hasFnAttributeENS_9Attribute8AttrKindE">hasFnAttribute</a>(<a class="type" href="../../../include/llvm/IR/Attributes.h.html#llvm::Attribute" title='llvm::Attribute' data-ref="llvm::Attribute" data-ref-filename="llvm..Attribute">Attribute</a>::<a class="enum" href="../../../../build/include/llvm/IR/Attributes.inc.html#48" title='llvm::Attribute::OptimizeForSize' data-ref="llvm::Attribute::OptimizeForSize" data-ref-filename="llvm..Attribute..OptimizeForSize">OptimizeForSize</a>))</td></tr>
<tr><th id="4392">4392</th><td>        --<a class="local col5 ref" href="#715Latency" title='Latency' data-ref="715Latency" data-ref-filename="715Latency">Latency</a>;</td></tr>
<tr><th id="4393">4393</th><td>    }</td></tr>
<tr><th id="4394">4394</th><td>    <b>return</b> <a class="local col5 ref" href="#715Latency" title='Latency' data-ref="715Latency" data-ref-filename="715Latency">Latency</a>;</td></tr>
<tr><th id="4395">4395</th><td>  }</td></tr>
<tr><th id="4396">4396</th><td></td></tr>
<tr><th id="4397">4397</th><td>  <b>if</b> (<a class="local col9 ref" href="#709DefMO" title='DefMO' data-ref="709DefMO" data-ref-filename="709DefMO">DefMO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv" data-ref-filename="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>() || <a class="local col1 ref" href="#711UseMI" title='UseMI' data-ref="711UseMI" data-ref-filename="711UseMI">UseMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#712UseIdx" title='UseIdx' data-ref="712UseIdx" data-ref-filename="712UseIdx">UseIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv" data-ref-filename="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>())</td></tr>
<tr><th id="4398">4398</th><td>    <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="4399">4399</th><td></td></tr>
<tr><th id="4400">4400</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="717DefAlign" title='DefAlign' data-type='unsigned int' data-ref="717DefAlign" data-ref-filename="717DefAlign">DefAlign</dfn> = <a class="local col5 ref" href="#705DefMI" title='DefMI' data-ref="705DefMI" data-ref-filename="705DefMI">DefMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16hasOneMemOperandEv" title='llvm::MachineInstr::hasOneMemOperand' data-ref="_ZNK4llvm12MachineInstr16hasOneMemOperandEv" data-ref-filename="_ZNK4llvm12MachineInstr16hasOneMemOperandEv">hasOneMemOperand</a>()</td></tr>
<tr><th id="4401">4401</th><td>                          ? (*<a class="local col5 ref" href="#705DefMI" title='DefMI' data-ref="705DefMI" data-ref-filename="705DefMI">DefMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv" data-ref-filename="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>())-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand8getAlignEv" title='llvm::MachineMemOperand::getAlign' data-ref="_ZNK4llvm17MachineMemOperand8getAlignEv" data-ref-filename="_ZNK4llvm17MachineMemOperand8getAlignEv">getAlign</a>().<a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZNK4llvm5Align5valueEv" title='llvm::Align::value' data-ref="_ZNK4llvm5Align5valueEv" data-ref-filename="_ZNK4llvm5Align5valueEv">value</a>()</td></tr>
<tr><th id="4402">4402</th><td>                          : <var>0</var>;</td></tr>
<tr><th id="4403">4403</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="718UseAlign" title='UseAlign' data-type='unsigned int' data-ref="718UseAlign" data-ref-filename="718UseAlign">UseAlign</dfn> = <a class="local col1 ref" href="#711UseMI" title='UseMI' data-ref="711UseMI" data-ref-filename="711UseMI">UseMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16hasOneMemOperandEv" title='llvm::MachineInstr::hasOneMemOperand' data-ref="_ZNK4llvm12MachineInstr16hasOneMemOperandEv" data-ref-filename="_ZNK4llvm12MachineInstr16hasOneMemOperandEv">hasOneMemOperand</a>()</td></tr>
<tr><th id="4404">4404</th><td>                          ? (*<a class="local col1 ref" href="#711UseMI" title='UseMI' data-ref="711UseMI" data-ref-filename="711UseMI">UseMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv" data-ref-filename="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>())-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand8getAlignEv" title='llvm::MachineMemOperand::getAlign' data-ref="_ZNK4llvm17MachineMemOperand8getAlignEv" data-ref-filename="_ZNK4llvm17MachineMemOperand8getAlignEv">getAlign</a>().<a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZNK4llvm5Align5valueEv" title='llvm::Align::value' data-ref="_ZNK4llvm5Align5valueEv" data-ref-filename="_ZNK4llvm5Align5valueEv">value</a>()</td></tr>
<tr><th id="4405">4405</th><td>                          : <var>0</var>;</td></tr>
<tr><th id="4406">4406</th><td></td></tr>
<tr><th id="4407">4407</th><td>  <i>// Get the itinerary's latency if possible, and handle variable_ops.</i></td></tr>
<tr><th id="4408">4408</th><td>  <em>int</em> <dfn class="local col9 decl" id="719Latency" title='Latency' data-type='int' data-ref="719Latency" data-ref-filename="719Latency">Latency</dfn> = <a class="member fn" href="#_ZNK4llvm16ARMBaseInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjS6_jj" title='llvm::ARMBaseInstrInfo::getOperandLatency' data-ref="_ZNK4llvm16ARMBaseInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjS6_jj" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjS6_jj">getOperandLatency</a>(<a class="local col4 ref" href="#704ItinData" title='ItinData' data-ref="704ItinData" data-ref-filename="704ItinData">ItinData</a>, <a class="local col7 ref" href="#707DefMCID" title='DefMCID' data-ref="707DefMCID" data-ref-filename="707DefMCID">DefMCID</a>, <a class="local col6 ref" href="#706DefIdx" title='DefIdx' data-ref="706DefIdx" data-ref-filename="706DefIdx">DefIdx</a>, <a class="local col7 ref" href="#717DefAlign" title='DefAlign' data-ref="717DefAlign" data-ref-filename="717DefAlign">DefAlign</a>, <a class="local col3 ref" href="#713UseMCID" title='UseMCID' data-ref="713UseMCID" data-ref-filename="713UseMCID">UseMCID</a>,</td></tr>
<tr><th id="4409">4409</th><td>                                  <a class="local col2 ref" href="#712UseIdx" title='UseIdx' data-ref="712UseIdx" data-ref-filename="712UseIdx">UseIdx</a>, <a class="local col8 ref" href="#718UseAlign" title='UseAlign' data-ref="718UseAlign" data-ref-filename="718UseAlign">UseAlign</a>);</td></tr>
<tr><th id="4410">4410</th><td>  <i>// Unable to find operand latency. The caller may resort to getInstrLatency.</i></td></tr>
<tr><th id="4411">4411</th><td>  <b>if</b> (<a class="local col9 ref" href="#719Latency" title='Latency' data-ref="719Latency" data-ref-filename="719Latency">Latency</a> &lt; <var>0</var>)</td></tr>
<tr><th id="4412">4412</th><td>    <b>return</b> <a class="local col9 ref" href="#719Latency" title='Latency' data-ref="719Latency" data-ref-filename="719Latency">Latency</a>;</td></tr>
<tr><th id="4413">4413</th><td></td></tr>
<tr><th id="4414">4414</th><td>  <i>// Adjust for IT block position.</i></td></tr>
<tr><th id="4415">4415</th><td>  <em>int</em> <dfn class="local col0 decl" id="720Adj" title='Adj' data-type='int' data-ref="720Adj" data-ref-filename="720Adj">Adj</dfn> = <a class="local col8 ref" href="#708DefAdj" title='DefAdj' data-ref="708DefAdj" data-ref-filename="708DefAdj">DefAdj</a> + <a class="local col4 ref" href="#714UseAdj" title='UseAdj' data-ref="714UseAdj" data-ref-filename="714UseAdj">UseAdj</a>;</td></tr>
<tr><th id="4416">4416</th><td></td></tr>
<tr><th id="4417">4417</th><td>  <i>// Adjust for dynamic def-side opcode variants not captured by the itinerary.</i></td></tr>
<tr><th id="4418">4418</th><td>  <a class="local col0 ref" href="#720Adj" title='Adj' data-ref="720Adj" data-ref-filename="720Adj">Adj</a> += <a class="tu ref fn" href="#_ZL16adjustDefLatencyRKN4llvm12ARMSubtargetERKNS_12MachineInstrERKNS_11MCInstrDescEj" title='adjustDefLatency' data-use='c' data-ref="_ZL16adjustDefLatencyRKN4llvm12ARMSubtargetERKNS_12MachineInstrERKNS_11MCInstrDescEj" data-ref-filename="_ZL16adjustDefLatencyRKN4llvm12ARMSubtargetERKNS_12MachineInstrERKNS_11MCInstrDescEj">adjustDefLatency</a>(<a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>, <a class="local col5 ref" href="#705DefMI" title='DefMI' data-ref="705DefMI" data-ref-filename="705DefMI">DefMI</a>, <a class="local col7 ref" href="#707DefMCID" title='DefMCID' data-ref="707DefMCID" data-ref-filename="707DefMCID">DefMCID</a>, <a class="local col7 ref" href="#717DefAlign" title='DefAlign' data-ref="717DefAlign" data-ref-filename="717DefAlign">DefAlign</a>);</td></tr>
<tr><th id="4419">4419</th><td>  <b>if</b> (<a class="local col0 ref" href="#720Adj" title='Adj' data-ref="720Adj" data-ref-filename="720Adj">Adj</a> &gt;= <var>0</var> || (<em>int</em>)<a class="local col9 ref" href="#719Latency" title='Latency' data-ref="719Latency" data-ref-filename="719Latency">Latency</a> &gt; -<a class="local col0 ref" href="#720Adj" title='Adj' data-ref="720Adj" data-ref-filename="720Adj">Adj</a>) {</td></tr>
<tr><th id="4420">4420</th><td>    <b>return</b> <a class="local col9 ref" href="#719Latency" title='Latency' data-ref="719Latency" data-ref-filename="719Latency">Latency</a> + <a class="local col0 ref" href="#720Adj" title='Adj' data-ref="720Adj" data-ref-filename="720Adj">Adj</a>;</td></tr>
<tr><th id="4421">4421</th><td>  }</td></tr>
<tr><th id="4422">4422</th><td>  <i>// Return the itinerary latency, which may be zero but not less than zero.</i></td></tr>
<tr><th id="4423">4423</th><td>  <b>return</b> <a class="local col9 ref" href="#719Latency" title='Latency' data-ref="719Latency" data-ref-filename="719Latency">Latency</a>;</td></tr>
<tr><th id="4424">4424</th><td>}</td></tr>
<tr><th id="4425">4425</th><td></td></tr>
<tr><th id="4426">4426</th><td><em>int</em></td></tr>
<tr><th id="4427">4427</th><td><a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataEPNS_6SDNodeEjS5_j" title='llvm::ARMBaseInstrInfo::getOperandLatency' data-ref="_ZNK4llvm16ARMBaseInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataEPNS_6SDNodeEjS5_j" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataEPNS_6SDNodeEjS5_j">getOperandLatency</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData" data-ref-filename="llvm..InstrItineraryData">InstrItineraryData</a> *<dfn class="local col1 decl" id="721ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="721ItinData" data-ref-filename="721ItinData">ItinData</dfn>,</td></tr>
<tr><th id="4428">4428</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col2 decl" id="722DefNode" title='DefNode' data-type='llvm::SDNode *' data-ref="722DefNode" data-ref-filename="722DefNode">DefNode</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="723DefIdx" title='DefIdx' data-type='unsigned int' data-ref="723DefIdx" data-ref-filename="723DefIdx">DefIdx</dfn>,</td></tr>
<tr><th id="4429">4429</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col4 decl" id="724UseNode" title='UseNode' data-type='llvm::SDNode *' data-ref="724UseNode" data-ref-filename="724UseNode">UseNode</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="725UseIdx" title='UseIdx' data-type='unsigned int' data-ref="725UseIdx" data-ref-filename="725UseIdx">UseIdx</dfn>) <em>const</em> {</td></tr>
<tr><th id="4430">4430</th><td>  <b>if</b> (!<a class="local col2 ref" href="#722DefNode" title='DefNode' data-ref="722DefNode" data-ref-filename="722DefNode">DefNode</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode15isMachineOpcodeEv" title='llvm::SDNode::isMachineOpcode' data-ref="_ZNK4llvm6SDNode15isMachineOpcodeEv" data-ref-filename="_ZNK4llvm6SDNode15isMachineOpcodeEv">isMachineOpcode</a>())</td></tr>
<tr><th id="4431">4431</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="4432">4432</th><td></td></tr>
<tr><th id="4433">4433</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col6 decl" id="726DefMCID" title='DefMCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="726DefMCID" data-ref-filename="726DefMCID">DefMCID</dfn> = <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col2 ref" href="#722DefNode" title='DefNode' data-ref="722DefNode" data-ref-filename="722DefNode">DefNode</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv" data-ref-filename="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>());</td></tr>
<tr><th id="4434">4434</th><td></td></tr>
<tr><th id="4435">4435</th><td>  <b>if</b> (<a class="member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo10isZeroCostEj" title='llvm::TargetInstrInfo::isZeroCost' data-ref="_ZNK4llvm15TargetInstrInfo10isZeroCostEj" data-ref-filename="_ZNK4llvm15TargetInstrInfo10isZeroCostEj">isZeroCost</a>(<a class="local col6 ref" href="#726DefMCID" title='DefMCID' data-ref="726DefMCID" data-ref-filename="726DefMCID">DefMCID</a>.<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::Opcode" title='llvm::MCInstrDesc::Opcode' data-ref="llvm::MCInstrDesc::Opcode" data-ref-filename="llvm..MCInstrDesc..Opcode">Opcode</a>))</td></tr>
<tr><th id="4436">4436</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="4437">4437</th><td></td></tr>
<tr><th id="4438">4438</th><td>  <b>if</b> (!<a class="local col1 ref" href="#721ItinData" title='ItinData' data-ref="721ItinData" data-ref-filename="721ItinData">ItinData</a> || <a class="local col1 ref" href="#721ItinData" title='ItinData' data-ref="721ItinData" data-ref-filename="721ItinData">ItinData</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrItineraries.h.html#_ZNK4llvm18InstrItineraryData7isEmptyEv" title='llvm::InstrItineraryData::isEmpty' data-ref="_ZNK4llvm18InstrItineraryData7isEmptyEv" data-ref-filename="_ZNK4llvm18InstrItineraryData7isEmptyEv">isEmpty</a>())</td></tr>
<tr><th id="4439">4439</th><td>    <b>return</b> <a class="local col6 ref" href="#726DefMCID" title='DefMCID' data-ref="726DefMCID" data-ref-filename="726DefMCID">DefMCID</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc7mayLoadEv" title='llvm::MCInstrDesc::mayLoad' data-ref="_ZNK4llvm11MCInstrDesc7mayLoadEv" data-ref-filename="_ZNK4llvm11MCInstrDesc7mayLoadEv">mayLoad</a>() ? <var>3</var> : <var>1</var>;</td></tr>
<tr><th id="4440">4440</th><td></td></tr>
<tr><th id="4441">4441</th><td>  <b>if</b> (!<a class="local col4 ref" href="#724UseNode" title='UseNode' data-ref="724UseNode" data-ref-filename="724UseNode">UseNode</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode15isMachineOpcodeEv" title='llvm::SDNode::isMachineOpcode' data-ref="_ZNK4llvm6SDNode15isMachineOpcodeEv" data-ref-filename="_ZNK4llvm6SDNode15isMachineOpcodeEv">isMachineOpcode</a>()) {</td></tr>
<tr><th id="4442">4442</th><td>    <em>int</em> <dfn class="local col7 decl" id="727Latency" title='Latency' data-type='int' data-ref="727Latency" data-ref-filename="727Latency">Latency</dfn> = <a class="local col1 ref" href="#721ItinData" title='ItinData' data-ref="721ItinData" data-ref-filename="721ItinData">ItinData</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrItineraries.h.html#_ZNK4llvm18InstrItineraryData15getOperandCycleEjj" title='llvm::InstrItineraryData::getOperandCycle' data-ref="_ZNK4llvm18InstrItineraryData15getOperandCycleEjj" data-ref-filename="_ZNK4llvm18InstrItineraryData15getOperandCycleEjj">getOperandCycle</a>(<a class="local col6 ref" href="#726DefMCID" title='DefMCID' data-ref="726DefMCID" data-ref-filename="726DefMCID">DefMCID</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc13getSchedClassEv" title='llvm::MCInstrDesc::getSchedClass' data-ref="_ZNK4llvm11MCInstrDesc13getSchedClassEv" data-ref-filename="_ZNK4llvm11MCInstrDesc13getSchedClassEv">getSchedClass</a>(), <a class="local col3 ref" href="#723DefIdx" title='DefIdx' data-ref="723DefIdx" data-ref-filename="723DefIdx">DefIdx</a>);</td></tr>
<tr><th id="4443">4443</th><td>    <em>int</em> <dfn class="local col8 decl" id="728Adj" title='Adj' data-type='int' data-ref="728Adj" data-ref-filename="728Adj">Adj</dfn> = <a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget34getPreISelOperandLatencyAdjustmentEv" title='llvm::ARMSubtarget::getPreISelOperandLatencyAdjustment' data-ref="_ZNK4llvm12ARMSubtarget34getPreISelOperandLatencyAdjustmentEv" data-ref-filename="_ZNK4llvm12ARMSubtarget34getPreISelOperandLatencyAdjustmentEv">getPreISelOperandLatencyAdjustment</a>();</td></tr>
<tr><th id="4444">4444</th><td>    <em>int</em> <dfn class="local col9 decl" id="729Threshold" title='Threshold' data-type='int' data-ref="729Threshold" data-ref-filename="729Threshold">Threshold</dfn> = <var>1</var> + <a class="local col8 ref" href="#728Adj" title='Adj' data-ref="728Adj" data-ref-filename="728Adj">Adj</a>;</td></tr>
<tr><th id="4445">4445</th><td>    <b>return</b> <a class="local col7 ref" href="#727Latency" title='Latency' data-ref="727Latency" data-ref-filename="727Latency">Latency</a> &lt;= <a class="local col9 ref" href="#729Threshold" title='Threshold' data-ref="729Threshold" data-ref-filename="729Threshold">Threshold</a> ? <var>1</var> : <a class="local col7 ref" href="#727Latency" title='Latency' data-ref="727Latency" data-ref-filename="727Latency">Latency</a> - <a class="local col8 ref" href="#728Adj" title='Adj' data-ref="728Adj" data-ref-filename="728Adj">Adj</a>;</td></tr>
<tr><th id="4446">4446</th><td>  }</td></tr>
<tr><th id="4447">4447</th><td></td></tr>
<tr><th id="4448">4448</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col0 decl" id="730UseMCID" title='UseMCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="730UseMCID" data-ref-filename="730UseMCID">UseMCID</dfn> = <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col4 ref" href="#724UseNode" title='UseNode' data-ref="724UseNode" data-ref-filename="724UseNode">UseNode</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv" data-ref-filename="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>());</td></tr>
<tr><th id="4449">4449</th><td>  <em>auto</em> *<dfn class="local col1 decl" id="731DefMN" title='DefMN' data-type='llvm::MachineSDNode *' data-ref="731DefMN" data-ref-filename="731DefMN">DefMN</dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MachineSDNode" title='llvm::MachineSDNode' data-ref="llvm::MachineSDNode" data-ref-filename="llvm..MachineSDNode">MachineSDNode</a>&gt;(<a class="local col2 ref" href="#722DefNode" title='DefNode' data-ref="722DefNode" data-ref-filename="722DefNode">DefNode</a>);</td></tr>
<tr><th id="4450">4450</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="732DefAlign" title='DefAlign' data-type='unsigned int' data-ref="732DefAlign" data-ref-filename="732DefAlign">DefAlign</dfn> = !<a class="local col1 ref" href="#731DefMN" title='DefMN' data-ref="731DefMN" data-ref-filename="731DefMN">DefMN</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm13MachineSDNode17memoperands_emptyEv" title='llvm::MachineSDNode::memoperands_empty' data-ref="_ZNK4llvm13MachineSDNode17memoperands_emptyEv" data-ref-filename="_ZNK4llvm13MachineSDNode17memoperands_emptyEv">memoperands_empty</a>()</td></tr>
<tr><th id="4451">4451</th><td>                          ? (*<a class="local col1 ref" href="#731DefMN" title='DefMN' data-ref="731DefMN" data-ref-filename="731DefMN">DefMN</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm13MachineSDNode17memoperands_beginEv" title='llvm::MachineSDNode::memoperands_begin' data-ref="_ZNK4llvm13MachineSDNode17memoperands_beginEv" data-ref-filename="_ZNK4llvm13MachineSDNode17memoperands_beginEv">memoperands_begin</a>())-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand8getAlignEv" title='llvm::MachineMemOperand::getAlign' data-ref="_ZNK4llvm17MachineMemOperand8getAlignEv" data-ref-filename="_ZNK4llvm17MachineMemOperand8getAlignEv">getAlign</a>().<a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZNK4llvm5Align5valueEv" title='llvm::Align::value' data-ref="_ZNK4llvm5Align5valueEv" data-ref-filename="_ZNK4llvm5Align5valueEv">value</a>()</td></tr>
<tr><th id="4452">4452</th><td>                          : <var>0</var>;</td></tr>
<tr><th id="4453">4453</th><td>  <em>auto</em> *<dfn class="local col3 decl" id="733UseMN" title='UseMN' data-type='llvm::MachineSDNode *' data-ref="733UseMN" data-ref-filename="733UseMN">UseMN</dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MachineSDNode" title='llvm::MachineSDNode' data-ref="llvm::MachineSDNode" data-ref-filename="llvm..MachineSDNode">MachineSDNode</a>&gt;(<a class="local col4 ref" href="#724UseNode" title='UseNode' data-ref="724UseNode" data-ref-filename="724UseNode">UseNode</a>);</td></tr>
<tr><th id="4454">4454</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="734UseAlign" title='UseAlign' data-type='unsigned int' data-ref="734UseAlign" data-ref-filename="734UseAlign">UseAlign</dfn> = !<a class="local col3 ref" href="#733UseMN" title='UseMN' data-ref="733UseMN" data-ref-filename="733UseMN">UseMN</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm13MachineSDNode17memoperands_emptyEv" title='llvm::MachineSDNode::memoperands_empty' data-ref="_ZNK4llvm13MachineSDNode17memoperands_emptyEv" data-ref-filename="_ZNK4llvm13MachineSDNode17memoperands_emptyEv">memoperands_empty</a>()</td></tr>
<tr><th id="4455">4455</th><td>                          ? (*<a class="local col3 ref" href="#733UseMN" title='UseMN' data-ref="733UseMN" data-ref-filename="733UseMN">UseMN</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm13MachineSDNode17memoperands_beginEv" title='llvm::MachineSDNode::memoperands_begin' data-ref="_ZNK4llvm13MachineSDNode17memoperands_beginEv" data-ref-filename="_ZNK4llvm13MachineSDNode17memoperands_beginEv">memoperands_begin</a>())-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand8getAlignEv" title='llvm::MachineMemOperand::getAlign' data-ref="_ZNK4llvm17MachineMemOperand8getAlignEv" data-ref-filename="_ZNK4llvm17MachineMemOperand8getAlignEv">getAlign</a>().<a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZNK4llvm5Align5valueEv" title='llvm::Align::value' data-ref="_ZNK4llvm5Align5valueEv" data-ref-filename="_ZNK4llvm5Align5valueEv">value</a>()</td></tr>
<tr><th id="4456">4456</th><td>                          : <var>0</var>;</td></tr>
<tr><th id="4457">4457</th><td>  <em>int</em> <dfn class="local col5 decl" id="735Latency" title='Latency' data-type='int' data-ref="735Latency" data-ref-filename="735Latency">Latency</dfn> = <a class="member fn" href="#_ZNK4llvm16ARMBaseInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjS6_jj" title='llvm::ARMBaseInstrInfo::getOperandLatency' data-ref="_ZNK4llvm16ARMBaseInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjS6_jj" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjS6_jj">getOperandLatency</a>(<a class="local col1 ref" href="#721ItinData" title='ItinData' data-ref="721ItinData" data-ref-filename="721ItinData">ItinData</a>, <a class="local col6 ref" href="#726DefMCID" title='DefMCID' data-ref="726DefMCID" data-ref-filename="726DefMCID">DefMCID</a>, <a class="local col3 ref" href="#723DefIdx" title='DefIdx' data-ref="723DefIdx" data-ref-filename="723DefIdx">DefIdx</a>, <a class="local col2 ref" href="#732DefAlign" title='DefAlign' data-ref="732DefAlign" data-ref-filename="732DefAlign">DefAlign</a>,</td></tr>
<tr><th id="4458">4458</th><td>                                  <a class="local col0 ref" href="#730UseMCID" title='UseMCID' data-ref="730UseMCID" data-ref-filename="730UseMCID">UseMCID</a>, <a class="local col5 ref" href="#725UseIdx" title='UseIdx' data-ref="725UseIdx" data-ref-filename="725UseIdx">UseIdx</a>, <a class="local col4 ref" href="#734UseAlign" title='UseAlign' data-ref="734UseAlign" data-ref-filename="734UseAlign">UseAlign</a>);</td></tr>
<tr><th id="4459">4459</th><td></td></tr>
<tr><th id="4460">4460</th><td>  <b>if</b> (<a class="local col5 ref" href="#735Latency" title='Latency' data-ref="735Latency" data-ref-filename="735Latency">Latency</a> &gt; <var>1</var> &amp;&amp;</td></tr>
<tr><th id="4461">4461</th><td>      (<a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget10isCortexA8Ev" title='llvm::ARMSubtarget::isCortexA8' data-ref="_ZNK4llvm12ARMSubtarget10isCortexA8Ev" data-ref-filename="_ZNK4llvm12ARMSubtarget10isCortexA8Ev">isCortexA8</a>() || <a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget8isLikeA9Ev" title='llvm::ARMSubtarget::isLikeA9' data-ref="_ZNK4llvm12ARMSubtarget8isLikeA9Ev" data-ref-filename="_ZNK4llvm12ARMSubtarget8isLikeA9Ev">isLikeA9</a>() ||</td></tr>
<tr><th id="4462">4462</th><td>       <a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget10isCortexA7Ev" title='llvm::ARMSubtarget::isCortexA7' data-ref="_ZNK4llvm12ARMSubtarget10isCortexA7Ev" data-ref-filename="_ZNK4llvm12ARMSubtarget10isCortexA7Ev">isCortexA7</a>())) {</td></tr>
<tr><th id="4463">4463</th><td>    <i>// FIXME: Shifter op hack: no shift (i.e. [r +/- r]) or [r + r &lt;&lt; 2]</i></td></tr>
<tr><th id="4464">4464</th><td><i>    // variants are one cycle cheaper.</i></td></tr>
<tr><th id="4465">4465</th><td>    <b>switch</b> (<a class="local col6 ref" href="#726DefMCID" title='DefMCID' data-ref="726DefMCID" data-ref-filename="726DefMCID">DefMCID</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc9getOpcodeEv" title='llvm::MCInstrDesc::getOpcode' data-ref="_ZNK4llvm11MCInstrDesc9getOpcodeEv" data-ref-filename="_ZNK4llvm11MCInstrDesc9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="4466">4466</th><td>    <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="4467">4467</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDRrs" title='llvm::ARM::LDRrs' data-ref="llvm::ARM::LDRrs" data-ref-filename="llvm..ARM..LDRrs">LDRrs</a>:</td></tr>
<tr><th id="4468">4468</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDRBrs" title='llvm::ARM::LDRBrs' data-ref="llvm::ARM::LDRBrs" data-ref-filename="llvm..ARM..LDRBrs">LDRBrs</a>: {</td></tr>
<tr><th id="4469">4469</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="736ShOpVal" title='ShOpVal' data-type='unsigned int' data-ref="736ShOpVal" data-ref-filename="736ShOpVal">ShOpVal</dfn> =</td></tr>
<tr><th id="4470">4470</th><td>        <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_" data-ref-filename="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col2 ref" href="#722DefNode" title='DefNode' data-ref="722DefNode" data-ref-filename="722DefNode">DefNode</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj" data-ref-filename="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>2</var>))-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv" data-ref-filename="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="4471">4471</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="737ShImm" title='ShImm' data-type='unsigned int' data-ref="737ShImm" data-ref-filename="737ShImm">ShImm</dfn> = <span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM12getAM2OffsetEj" title='llvm::ARM_AM::getAM2Offset' data-ref="_ZN4llvm6ARM_AM12getAM2OffsetEj" data-ref-filename="_ZN4llvm6ARM_AM12getAM2OffsetEj">getAM2Offset</a>(<a class="local col6 ref" href="#736ShOpVal" title='ShOpVal' data-ref="736ShOpVal" data-ref-filename="736ShOpVal">ShOpVal</a>);</td></tr>
<tr><th id="4472">4472</th><td>      <b>if</b> (<a class="local col7 ref" href="#737ShImm" title='ShImm' data-ref="737ShImm" data-ref-filename="737ShImm">ShImm</a> == <var>0</var> ||</td></tr>
<tr><th id="4473">4473</th><td>          (<a class="local col7 ref" href="#737ShImm" title='ShImm' data-ref="737ShImm" data-ref-filename="737ShImm">ShImm</a> == <var>2</var> &amp;&amp; <span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM14getAM2ShiftOpcEj" title='llvm::ARM_AM::getAM2ShiftOpc' data-ref="_ZN4llvm6ARM_AM14getAM2ShiftOpcEj" data-ref-filename="_ZN4llvm6ARM_AM14getAM2ShiftOpcEj">getAM2ShiftOpc</a>(<a class="local col6 ref" href="#736ShOpVal" title='ShOpVal' data-ref="736ShOpVal" data-ref-filename="736ShOpVal">ShOpVal</a>) == <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::lsl" title='llvm::ARM_AM::lsl' data-ref="llvm::ARM_AM::lsl" data-ref-filename="llvm..ARM_AM..lsl">lsl</a>))</td></tr>
<tr><th id="4474">4474</th><td>        --<a class="local col5 ref" href="#735Latency" title='Latency' data-ref="735Latency" data-ref-filename="735Latency">Latency</a>;</td></tr>
<tr><th id="4475">4475</th><td>      <b>break</b>;</td></tr>
<tr><th id="4476">4476</th><td>    }</td></tr>
<tr><th id="4477">4477</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRs" title='llvm::ARM::t2LDRs' data-ref="llvm::ARM::t2LDRs" data-ref-filename="llvm..ARM..t2LDRs">t2LDRs</a>:</td></tr>
<tr><th id="4478">4478</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRBs" title='llvm::ARM::t2LDRBs' data-ref="llvm::ARM::t2LDRBs" data-ref-filename="llvm..ARM..t2LDRBs">t2LDRBs</a>:</td></tr>
<tr><th id="4479">4479</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRHs" title='llvm::ARM::t2LDRHs' data-ref="llvm::ARM::t2LDRHs" data-ref-filename="llvm..ARM..t2LDRHs">t2LDRHs</a>:</td></tr>
<tr><th id="4480">4480</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRSHs" title='llvm::ARM::t2LDRSHs' data-ref="llvm::ARM::t2LDRSHs" data-ref-filename="llvm..ARM..t2LDRSHs">t2LDRSHs</a>: {</td></tr>
<tr><th id="4481">4481</th><td>      <i>// Thumb2 mode: lsl only.</i></td></tr>
<tr><th id="4482">4482</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="738ShAmt" title='ShAmt' data-type='unsigned int' data-ref="738ShAmt" data-ref-filename="738ShAmt">ShAmt</dfn> =</td></tr>
<tr><th id="4483">4483</th><td>        <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_" data-ref-filename="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col2 ref" href="#722DefNode" title='DefNode' data-ref="722DefNode" data-ref-filename="722DefNode">DefNode</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj" data-ref-filename="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>2</var>))-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv" data-ref-filename="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="4484">4484</th><td>      <b>if</b> (<a class="local col8 ref" href="#738ShAmt" title='ShAmt' data-ref="738ShAmt" data-ref-filename="738ShAmt">ShAmt</a> == <var>0</var> || <a class="local col8 ref" href="#738ShAmt" title='ShAmt' data-ref="738ShAmt" data-ref-filename="738ShAmt">ShAmt</a> == <var>2</var>)</td></tr>
<tr><th id="4485">4485</th><td>        --<a class="local col5 ref" href="#735Latency" title='Latency' data-ref="735Latency" data-ref-filename="735Latency">Latency</a>;</td></tr>
<tr><th id="4486">4486</th><td>      <b>break</b>;</td></tr>
<tr><th id="4487">4487</th><td>    }</td></tr>
<tr><th id="4488">4488</th><td>    }</td></tr>
<tr><th id="4489">4489</th><td>  } <b>else</b> <b>if</b> (<a class="local col3 ref" href="#723DefIdx" title='DefIdx' data-ref="723DefIdx" data-ref-filename="723DefIdx">DefIdx</a> == <var>0</var> &amp;&amp; <a class="local col5 ref" href="#735Latency" title='Latency' data-ref="735Latency" data-ref-filename="735Latency">Latency</a> &gt; <var>2</var> &amp;&amp; <a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7isSwiftEv" title='llvm::ARMSubtarget::isSwift' data-ref="_ZNK4llvm12ARMSubtarget7isSwiftEv" data-ref-filename="_ZNK4llvm12ARMSubtarget7isSwiftEv">isSwift</a>()) {</td></tr>
<tr><th id="4490">4490</th><td>    <i>// FIXME: Properly handle all of the latency adjustments for address</i></td></tr>
<tr><th id="4491">4491</th><td><i>    // writeback.</i></td></tr>
<tr><th id="4492">4492</th><td>    <b>switch</b> (<a class="local col6 ref" href="#726DefMCID" title='DefMCID' data-ref="726DefMCID" data-ref-filename="726DefMCID">DefMCID</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc9getOpcodeEv" title='llvm::MCInstrDesc::getOpcode' data-ref="_ZNK4llvm11MCInstrDesc9getOpcodeEv" data-ref-filename="_ZNK4llvm11MCInstrDesc9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="4493">4493</th><td>    <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="4494">4494</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDRrs" title='llvm::ARM::LDRrs' data-ref="llvm::ARM::LDRrs" data-ref-filename="llvm..ARM..LDRrs">LDRrs</a>:</td></tr>
<tr><th id="4495">4495</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDRBrs" title='llvm::ARM::LDRBrs' data-ref="llvm::ARM::LDRBrs" data-ref-filename="llvm..ARM..LDRBrs">LDRBrs</a>: {</td></tr>
<tr><th id="4496">4496</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="739ShOpVal" title='ShOpVal' data-type='unsigned int' data-ref="739ShOpVal" data-ref-filename="739ShOpVal">ShOpVal</dfn> =</td></tr>
<tr><th id="4497">4497</th><td>        <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_" data-ref-filename="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col2 ref" href="#722DefNode" title='DefNode' data-ref="722DefNode" data-ref-filename="722DefNode">DefNode</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj" data-ref-filename="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>2</var>))-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv" data-ref-filename="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="4498">4498</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="740ShImm" title='ShImm' data-type='unsigned int' data-ref="740ShImm" data-ref-filename="740ShImm">ShImm</dfn> = <span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM12getAM2OffsetEj" title='llvm::ARM_AM::getAM2Offset' data-ref="_ZN4llvm6ARM_AM12getAM2OffsetEj" data-ref-filename="_ZN4llvm6ARM_AM12getAM2OffsetEj">getAM2Offset</a>(<a class="local col9 ref" href="#739ShOpVal" title='ShOpVal' data-ref="739ShOpVal" data-ref-filename="739ShOpVal">ShOpVal</a>);</td></tr>
<tr><th id="4499">4499</th><td>      <b>if</b> (<a class="local col0 ref" href="#740ShImm" title='ShImm' data-ref="740ShImm" data-ref-filename="740ShImm">ShImm</a> == <var>0</var> ||</td></tr>
<tr><th id="4500">4500</th><td>          ((<a class="local col0 ref" href="#740ShImm" title='ShImm' data-ref="740ShImm" data-ref-filename="740ShImm">ShImm</a> == <var>1</var> || <a class="local col0 ref" href="#740ShImm" title='ShImm' data-ref="740ShImm" data-ref-filename="740ShImm">ShImm</a> == <var>2</var> || <a class="local col0 ref" href="#740ShImm" title='ShImm' data-ref="740ShImm" data-ref-filename="740ShImm">ShImm</a> == <var>3</var>) &amp;&amp;</td></tr>
<tr><th id="4501">4501</th><td>           <span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM14getAM2ShiftOpcEj" title='llvm::ARM_AM::getAM2ShiftOpc' data-ref="_ZN4llvm6ARM_AM14getAM2ShiftOpcEj" data-ref-filename="_ZN4llvm6ARM_AM14getAM2ShiftOpcEj">getAM2ShiftOpc</a>(<a class="local col9 ref" href="#739ShOpVal" title='ShOpVal' data-ref="739ShOpVal" data-ref-filename="739ShOpVal">ShOpVal</a>) == <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::lsl" title='llvm::ARM_AM::lsl' data-ref="llvm::ARM_AM::lsl" data-ref-filename="llvm..ARM_AM..lsl">lsl</a>))</td></tr>
<tr><th id="4502">4502</th><td>        <a class="local col5 ref" href="#735Latency" title='Latency' data-ref="735Latency" data-ref-filename="735Latency">Latency</a> -= <var>2</var>;</td></tr>
<tr><th id="4503">4503</th><td>      <b>else</b> <b>if</b> (<a class="local col0 ref" href="#740ShImm" title='ShImm' data-ref="740ShImm" data-ref-filename="740ShImm">ShImm</a> == <var>1</var> &amp;&amp; <span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM14getAM2ShiftOpcEj" title='llvm::ARM_AM::getAM2ShiftOpc' data-ref="_ZN4llvm6ARM_AM14getAM2ShiftOpcEj" data-ref-filename="_ZN4llvm6ARM_AM14getAM2ShiftOpcEj">getAM2ShiftOpc</a>(<a class="local col9 ref" href="#739ShOpVal" title='ShOpVal' data-ref="739ShOpVal" data-ref-filename="739ShOpVal">ShOpVal</a>) == <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::lsr" title='llvm::ARM_AM::lsr' data-ref="llvm::ARM_AM::lsr" data-ref-filename="llvm..ARM_AM..lsr">lsr</a>)</td></tr>
<tr><th id="4504">4504</th><td>        --<a class="local col5 ref" href="#735Latency" title='Latency' data-ref="735Latency" data-ref-filename="735Latency">Latency</a>;</td></tr>
<tr><th id="4505">4505</th><td>      <b>break</b>;</td></tr>
<tr><th id="4506">4506</th><td>    }</td></tr>
<tr><th id="4507">4507</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRs" title='llvm::ARM::t2LDRs' data-ref="llvm::ARM::t2LDRs" data-ref-filename="llvm..ARM..t2LDRs">t2LDRs</a>:</td></tr>
<tr><th id="4508">4508</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRBs" title='llvm::ARM::t2LDRBs' data-ref="llvm::ARM::t2LDRBs" data-ref-filename="llvm..ARM..t2LDRBs">t2LDRBs</a>:</td></tr>
<tr><th id="4509">4509</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRHs" title='llvm::ARM::t2LDRHs' data-ref="llvm::ARM::t2LDRHs" data-ref-filename="llvm..ARM..t2LDRHs">t2LDRHs</a>:</td></tr>
<tr><th id="4510">4510</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRSHs" title='llvm::ARM::t2LDRSHs' data-ref="llvm::ARM::t2LDRSHs" data-ref-filename="llvm..ARM..t2LDRSHs">t2LDRSHs</a>:</td></tr>
<tr><th id="4511">4511</th><td>      <i>// Thumb2 mode: lsl 0-3 only.</i></td></tr>
<tr><th id="4512">4512</th><td>      <a class="local col5 ref" href="#735Latency" title='Latency' data-ref="735Latency" data-ref-filename="735Latency">Latency</a> -= <var>2</var>;</td></tr>
<tr><th id="4513">4513</th><td>      <b>break</b>;</td></tr>
<tr><th id="4514">4514</th><td>    }</td></tr>
<tr><th id="4515">4515</th><td>  }</td></tr>
<tr><th id="4516">4516</th><td></td></tr>
<tr><th id="4517">4517</th><td>  <b>if</b> (<a class="local col2 ref" href="#732DefAlign" title='DefAlign' data-ref="732DefAlign" data-ref-filename="732DefAlign">DefAlign</a> &lt; <var>8</var> &amp;&amp; <a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget24checkVLDnAccessAlignmentEv" title='llvm::ARMSubtarget::checkVLDnAccessAlignment' data-ref="_ZNK4llvm12ARMSubtarget24checkVLDnAccessAlignmentEv" data-ref-filename="_ZNK4llvm12ARMSubtarget24checkVLDnAccessAlignmentEv">checkVLDnAccessAlignment</a>())</td></tr>
<tr><th id="4518">4518</th><td>    <b>switch</b> (<a class="local col6 ref" href="#726DefMCID" title='DefMCID' data-ref="726DefMCID" data-ref-filename="726DefMCID">DefMCID</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc9getOpcodeEv" title='llvm::MCInstrDesc::getOpcode' data-ref="_ZNK4llvm11MCInstrDesc9getOpcodeEv" data-ref-filename="_ZNK4llvm11MCInstrDesc9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="4519">4519</th><td>    <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="4520">4520</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1q8" title='llvm::ARM::VLD1q8' data-ref="llvm::ARM::VLD1q8" data-ref-filename="llvm..ARM..VLD1q8">VLD1q8</a>:</td></tr>
<tr><th id="4521">4521</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1q16" title='llvm::ARM::VLD1q16' data-ref="llvm::ARM::VLD1q16" data-ref-filename="llvm..ARM..VLD1q16">VLD1q16</a>:</td></tr>
<tr><th id="4522">4522</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1q32" title='llvm::ARM::VLD1q32' data-ref="llvm::ARM::VLD1q32" data-ref-filename="llvm..ARM..VLD1q32">VLD1q32</a>:</td></tr>
<tr><th id="4523">4523</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1q64" title='llvm::ARM::VLD1q64' data-ref="llvm::ARM::VLD1q64" data-ref-filename="llvm..ARM..VLD1q64">VLD1q64</a>:</td></tr>
<tr><th id="4524">4524</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1q8wb_register" title='llvm::ARM::VLD1q8wb_register' data-ref="llvm::ARM::VLD1q8wb_register" data-ref-filename="llvm..ARM..VLD1q8wb_register">VLD1q8wb_register</a>:</td></tr>
<tr><th id="4525">4525</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1q16wb_register" title='llvm::ARM::VLD1q16wb_register' data-ref="llvm::ARM::VLD1q16wb_register" data-ref-filename="llvm..ARM..VLD1q16wb_register">VLD1q16wb_register</a>:</td></tr>
<tr><th id="4526">4526</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1q32wb_register" title='llvm::ARM::VLD1q32wb_register' data-ref="llvm::ARM::VLD1q32wb_register" data-ref-filename="llvm..ARM..VLD1q32wb_register">VLD1q32wb_register</a>:</td></tr>
<tr><th id="4527">4527</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1q64wb_register" title='llvm::ARM::VLD1q64wb_register' data-ref="llvm::ARM::VLD1q64wb_register" data-ref-filename="llvm..ARM..VLD1q64wb_register">VLD1q64wb_register</a>:</td></tr>
<tr><th id="4528">4528</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1q8wb_fixed" title='llvm::ARM::VLD1q8wb_fixed' data-ref="llvm::ARM::VLD1q8wb_fixed" data-ref-filename="llvm..ARM..VLD1q8wb_fixed">VLD1q8wb_fixed</a>:</td></tr>
<tr><th id="4529">4529</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1q16wb_fixed" title='llvm::ARM::VLD1q16wb_fixed' data-ref="llvm::ARM::VLD1q16wb_fixed" data-ref-filename="llvm..ARM..VLD1q16wb_fixed">VLD1q16wb_fixed</a>:</td></tr>
<tr><th id="4530">4530</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1q32wb_fixed" title='llvm::ARM::VLD1q32wb_fixed' data-ref="llvm::ARM::VLD1q32wb_fixed" data-ref-filename="llvm..ARM..VLD1q32wb_fixed">VLD1q32wb_fixed</a>:</td></tr>
<tr><th id="4531">4531</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1q64wb_fixed" title='llvm::ARM::VLD1q64wb_fixed' data-ref="llvm::ARM::VLD1q64wb_fixed" data-ref-filename="llvm..ARM..VLD1q64wb_fixed">VLD1q64wb_fixed</a>:</td></tr>
<tr><th id="4532">4532</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2d8" title='llvm::ARM::VLD2d8' data-ref="llvm::ARM::VLD2d8" data-ref-filename="llvm..ARM..VLD2d8">VLD2d8</a>:</td></tr>
<tr><th id="4533">4533</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2d16" title='llvm::ARM::VLD2d16' data-ref="llvm::ARM::VLD2d16" data-ref-filename="llvm..ARM..VLD2d16">VLD2d16</a>:</td></tr>
<tr><th id="4534">4534</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2d32" title='llvm::ARM::VLD2d32' data-ref="llvm::ARM::VLD2d32" data-ref-filename="llvm..ARM..VLD2d32">VLD2d32</a>:</td></tr>
<tr><th id="4535">4535</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2q8Pseudo" title='llvm::ARM::VLD2q8Pseudo' data-ref="llvm::ARM::VLD2q8Pseudo" data-ref-filename="llvm..ARM..VLD2q8Pseudo">VLD2q8Pseudo</a>:</td></tr>
<tr><th id="4536">4536</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2q16Pseudo" title='llvm::ARM::VLD2q16Pseudo' data-ref="llvm::ARM::VLD2q16Pseudo" data-ref-filename="llvm..ARM..VLD2q16Pseudo">VLD2q16Pseudo</a>:</td></tr>
<tr><th id="4537">4537</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2q32Pseudo" title='llvm::ARM::VLD2q32Pseudo' data-ref="llvm::ARM::VLD2q32Pseudo" data-ref-filename="llvm..ARM..VLD2q32Pseudo">VLD2q32Pseudo</a>:</td></tr>
<tr><th id="4538">4538</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2d8wb_fixed" title='llvm::ARM::VLD2d8wb_fixed' data-ref="llvm::ARM::VLD2d8wb_fixed" data-ref-filename="llvm..ARM..VLD2d8wb_fixed">VLD2d8wb_fixed</a>:</td></tr>
<tr><th id="4539">4539</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2d16wb_fixed" title='llvm::ARM::VLD2d16wb_fixed' data-ref="llvm::ARM::VLD2d16wb_fixed" data-ref-filename="llvm..ARM..VLD2d16wb_fixed">VLD2d16wb_fixed</a>:</td></tr>
<tr><th id="4540">4540</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2d32wb_fixed" title='llvm::ARM::VLD2d32wb_fixed' data-ref="llvm::ARM::VLD2d32wb_fixed" data-ref-filename="llvm..ARM..VLD2d32wb_fixed">VLD2d32wb_fixed</a>:</td></tr>
<tr><th id="4541">4541</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2q8PseudoWB_fixed" title='llvm::ARM::VLD2q8PseudoWB_fixed' data-ref="llvm::ARM::VLD2q8PseudoWB_fixed" data-ref-filename="llvm..ARM..VLD2q8PseudoWB_fixed">VLD2q8PseudoWB_fixed</a>:</td></tr>
<tr><th id="4542">4542</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2q16PseudoWB_fixed" title='llvm::ARM::VLD2q16PseudoWB_fixed' data-ref="llvm::ARM::VLD2q16PseudoWB_fixed" data-ref-filename="llvm..ARM..VLD2q16PseudoWB_fixed">VLD2q16PseudoWB_fixed</a>:</td></tr>
<tr><th id="4543">4543</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2q32PseudoWB_fixed" title='llvm::ARM::VLD2q32PseudoWB_fixed' data-ref="llvm::ARM::VLD2q32PseudoWB_fixed" data-ref-filename="llvm..ARM..VLD2q32PseudoWB_fixed">VLD2q32PseudoWB_fixed</a>:</td></tr>
<tr><th id="4544">4544</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2d8wb_register" title='llvm::ARM::VLD2d8wb_register' data-ref="llvm::ARM::VLD2d8wb_register" data-ref-filename="llvm..ARM..VLD2d8wb_register">VLD2d8wb_register</a>:</td></tr>
<tr><th id="4545">4545</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2d16wb_register" title='llvm::ARM::VLD2d16wb_register' data-ref="llvm::ARM::VLD2d16wb_register" data-ref-filename="llvm..ARM..VLD2d16wb_register">VLD2d16wb_register</a>:</td></tr>
<tr><th id="4546">4546</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2d32wb_register" title='llvm::ARM::VLD2d32wb_register' data-ref="llvm::ARM::VLD2d32wb_register" data-ref-filename="llvm..ARM..VLD2d32wb_register">VLD2d32wb_register</a>:</td></tr>
<tr><th id="4547">4547</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2q8PseudoWB_register" title='llvm::ARM::VLD2q8PseudoWB_register' data-ref="llvm::ARM::VLD2q8PseudoWB_register" data-ref-filename="llvm..ARM..VLD2q8PseudoWB_register">VLD2q8PseudoWB_register</a>:</td></tr>
<tr><th id="4548">4548</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2q16PseudoWB_register" title='llvm::ARM::VLD2q16PseudoWB_register' data-ref="llvm::ARM::VLD2q16PseudoWB_register" data-ref-filename="llvm..ARM..VLD2q16PseudoWB_register">VLD2q16PseudoWB_register</a>:</td></tr>
<tr><th id="4549">4549</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2q32PseudoWB_register" title='llvm::ARM::VLD2q32PseudoWB_register' data-ref="llvm::ARM::VLD2q32PseudoWB_register" data-ref-filename="llvm..ARM..VLD2q32PseudoWB_register">VLD2q32PseudoWB_register</a>:</td></tr>
<tr><th id="4550">4550</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3d8Pseudo" title='llvm::ARM::VLD3d8Pseudo' data-ref="llvm::ARM::VLD3d8Pseudo" data-ref-filename="llvm..ARM..VLD3d8Pseudo">VLD3d8Pseudo</a>:</td></tr>
<tr><th id="4551">4551</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3d16Pseudo" title='llvm::ARM::VLD3d16Pseudo' data-ref="llvm::ARM::VLD3d16Pseudo" data-ref-filename="llvm..ARM..VLD3d16Pseudo">VLD3d16Pseudo</a>:</td></tr>
<tr><th id="4552">4552</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3d32Pseudo" title='llvm::ARM::VLD3d32Pseudo' data-ref="llvm::ARM::VLD3d32Pseudo" data-ref-filename="llvm..ARM..VLD3d32Pseudo">VLD3d32Pseudo</a>:</td></tr>
<tr><th id="4553">4553</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d8TPseudo" title='llvm::ARM::VLD1d8TPseudo' data-ref="llvm::ARM::VLD1d8TPseudo" data-ref-filename="llvm..ARM..VLD1d8TPseudo">VLD1d8TPseudo</a>:</td></tr>
<tr><th id="4554">4554</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d16TPseudo" title='llvm::ARM::VLD1d16TPseudo' data-ref="llvm::ARM::VLD1d16TPseudo" data-ref-filename="llvm..ARM..VLD1d16TPseudo">VLD1d16TPseudo</a>:</td></tr>
<tr><th id="4555">4555</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d32TPseudo" title='llvm::ARM::VLD1d32TPseudo' data-ref="llvm::ARM::VLD1d32TPseudo" data-ref-filename="llvm..ARM..VLD1d32TPseudo">VLD1d32TPseudo</a>:</td></tr>
<tr><th id="4556">4556</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d64TPseudo" title='llvm::ARM::VLD1d64TPseudo' data-ref="llvm::ARM::VLD1d64TPseudo" data-ref-filename="llvm..ARM..VLD1d64TPseudo">VLD1d64TPseudo</a>:</td></tr>
<tr><th id="4557">4557</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d64TPseudoWB_fixed" title='llvm::ARM::VLD1d64TPseudoWB_fixed' data-ref="llvm::ARM::VLD1d64TPseudoWB_fixed" data-ref-filename="llvm..ARM..VLD1d64TPseudoWB_fixed">VLD1d64TPseudoWB_fixed</a>:</td></tr>
<tr><th id="4558">4558</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d64TPseudoWB_register" title='llvm::ARM::VLD1d64TPseudoWB_register' data-ref="llvm::ARM::VLD1d64TPseudoWB_register" data-ref-filename="llvm..ARM..VLD1d64TPseudoWB_register">VLD1d64TPseudoWB_register</a>:</td></tr>
<tr><th id="4559">4559</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3d8Pseudo_UPD" title='llvm::ARM::VLD3d8Pseudo_UPD' data-ref="llvm::ARM::VLD3d8Pseudo_UPD" data-ref-filename="llvm..ARM..VLD3d8Pseudo_UPD">VLD3d8Pseudo_UPD</a>:</td></tr>
<tr><th id="4560">4560</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3d16Pseudo_UPD" title='llvm::ARM::VLD3d16Pseudo_UPD' data-ref="llvm::ARM::VLD3d16Pseudo_UPD" data-ref-filename="llvm..ARM..VLD3d16Pseudo_UPD">VLD3d16Pseudo_UPD</a>:</td></tr>
<tr><th id="4561">4561</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3d32Pseudo_UPD" title='llvm::ARM::VLD3d32Pseudo_UPD' data-ref="llvm::ARM::VLD3d32Pseudo_UPD" data-ref-filename="llvm..ARM..VLD3d32Pseudo_UPD">VLD3d32Pseudo_UPD</a>:</td></tr>
<tr><th id="4562">4562</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3q8Pseudo_UPD" title='llvm::ARM::VLD3q8Pseudo_UPD' data-ref="llvm::ARM::VLD3q8Pseudo_UPD" data-ref-filename="llvm..ARM..VLD3q8Pseudo_UPD">VLD3q8Pseudo_UPD</a>:</td></tr>
<tr><th id="4563">4563</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3q16Pseudo_UPD" title='llvm::ARM::VLD3q16Pseudo_UPD' data-ref="llvm::ARM::VLD3q16Pseudo_UPD" data-ref-filename="llvm..ARM..VLD3q16Pseudo_UPD">VLD3q16Pseudo_UPD</a>:</td></tr>
<tr><th id="4564">4564</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3q32Pseudo_UPD" title='llvm::ARM::VLD3q32Pseudo_UPD' data-ref="llvm::ARM::VLD3q32Pseudo_UPD" data-ref-filename="llvm..ARM..VLD3q32Pseudo_UPD">VLD3q32Pseudo_UPD</a>:</td></tr>
<tr><th id="4565">4565</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3q8oddPseudo" title='llvm::ARM::VLD3q8oddPseudo' data-ref="llvm::ARM::VLD3q8oddPseudo" data-ref-filename="llvm..ARM..VLD3q8oddPseudo">VLD3q8oddPseudo</a>:</td></tr>
<tr><th id="4566">4566</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3q16oddPseudo" title='llvm::ARM::VLD3q16oddPseudo' data-ref="llvm::ARM::VLD3q16oddPseudo" data-ref-filename="llvm..ARM..VLD3q16oddPseudo">VLD3q16oddPseudo</a>:</td></tr>
<tr><th id="4567">4567</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3q32oddPseudo" title='llvm::ARM::VLD3q32oddPseudo' data-ref="llvm::ARM::VLD3q32oddPseudo" data-ref-filename="llvm..ARM..VLD3q32oddPseudo">VLD3q32oddPseudo</a>:</td></tr>
<tr><th id="4568">4568</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3q8oddPseudo_UPD" title='llvm::ARM::VLD3q8oddPseudo_UPD' data-ref="llvm::ARM::VLD3q8oddPseudo_UPD" data-ref-filename="llvm..ARM..VLD3q8oddPseudo_UPD">VLD3q8oddPseudo_UPD</a>:</td></tr>
<tr><th id="4569">4569</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3q16oddPseudo_UPD" title='llvm::ARM::VLD3q16oddPseudo_UPD' data-ref="llvm::ARM::VLD3q16oddPseudo_UPD" data-ref-filename="llvm..ARM..VLD3q16oddPseudo_UPD">VLD3q16oddPseudo_UPD</a>:</td></tr>
<tr><th id="4570">4570</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3q32oddPseudo_UPD" title='llvm::ARM::VLD3q32oddPseudo_UPD' data-ref="llvm::ARM::VLD3q32oddPseudo_UPD" data-ref-filename="llvm..ARM..VLD3q32oddPseudo_UPD">VLD3q32oddPseudo_UPD</a>:</td></tr>
<tr><th id="4571">4571</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4d8Pseudo" title='llvm::ARM::VLD4d8Pseudo' data-ref="llvm::ARM::VLD4d8Pseudo" data-ref-filename="llvm..ARM..VLD4d8Pseudo">VLD4d8Pseudo</a>:</td></tr>
<tr><th id="4572">4572</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4d16Pseudo" title='llvm::ARM::VLD4d16Pseudo' data-ref="llvm::ARM::VLD4d16Pseudo" data-ref-filename="llvm..ARM..VLD4d16Pseudo">VLD4d16Pseudo</a>:</td></tr>
<tr><th id="4573">4573</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4d32Pseudo" title='llvm::ARM::VLD4d32Pseudo' data-ref="llvm::ARM::VLD4d32Pseudo" data-ref-filename="llvm..ARM..VLD4d32Pseudo">VLD4d32Pseudo</a>:</td></tr>
<tr><th id="4574">4574</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d8QPseudo" title='llvm::ARM::VLD1d8QPseudo' data-ref="llvm::ARM::VLD1d8QPseudo" data-ref-filename="llvm..ARM..VLD1d8QPseudo">VLD1d8QPseudo</a>:</td></tr>
<tr><th id="4575">4575</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d16QPseudo" title='llvm::ARM::VLD1d16QPseudo' data-ref="llvm::ARM::VLD1d16QPseudo" data-ref-filename="llvm..ARM..VLD1d16QPseudo">VLD1d16QPseudo</a>:</td></tr>
<tr><th id="4576">4576</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d32QPseudo" title='llvm::ARM::VLD1d32QPseudo' data-ref="llvm::ARM::VLD1d32QPseudo" data-ref-filename="llvm..ARM..VLD1d32QPseudo">VLD1d32QPseudo</a>:</td></tr>
<tr><th id="4577">4577</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d64QPseudo" title='llvm::ARM::VLD1d64QPseudo' data-ref="llvm::ARM::VLD1d64QPseudo" data-ref-filename="llvm..ARM..VLD1d64QPseudo">VLD1d64QPseudo</a>:</td></tr>
<tr><th id="4578">4578</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d64QPseudoWB_fixed" title='llvm::ARM::VLD1d64QPseudoWB_fixed' data-ref="llvm::ARM::VLD1d64QPseudoWB_fixed" data-ref-filename="llvm..ARM..VLD1d64QPseudoWB_fixed">VLD1d64QPseudoWB_fixed</a>:</td></tr>
<tr><th id="4579">4579</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d64QPseudoWB_register" title='llvm::ARM::VLD1d64QPseudoWB_register' data-ref="llvm::ARM::VLD1d64QPseudoWB_register" data-ref-filename="llvm..ARM..VLD1d64QPseudoWB_register">VLD1d64QPseudoWB_register</a>:</td></tr>
<tr><th id="4580">4580</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1q8HighQPseudo" title='llvm::ARM::VLD1q8HighQPseudo' data-ref="llvm::ARM::VLD1q8HighQPseudo" data-ref-filename="llvm..ARM..VLD1q8HighQPseudo">VLD1q8HighQPseudo</a>:</td></tr>
<tr><th id="4581">4581</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1q8LowQPseudo_UPD" title='llvm::ARM::VLD1q8LowQPseudo_UPD' data-ref="llvm::ARM::VLD1q8LowQPseudo_UPD" data-ref-filename="llvm..ARM..VLD1q8LowQPseudo_UPD">VLD1q8LowQPseudo_UPD</a>:</td></tr>
<tr><th id="4582">4582</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1q8HighTPseudo" title='llvm::ARM::VLD1q8HighTPseudo' data-ref="llvm::ARM::VLD1q8HighTPseudo" data-ref-filename="llvm..ARM..VLD1q8HighTPseudo">VLD1q8HighTPseudo</a>:</td></tr>
<tr><th id="4583">4583</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1q8LowTPseudo_UPD" title='llvm::ARM::VLD1q8LowTPseudo_UPD' data-ref="llvm::ARM::VLD1q8LowTPseudo_UPD" data-ref-filename="llvm..ARM..VLD1q8LowTPseudo_UPD">VLD1q8LowTPseudo_UPD</a>:</td></tr>
<tr><th id="4584">4584</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1q16HighQPseudo" title='llvm::ARM::VLD1q16HighQPseudo' data-ref="llvm::ARM::VLD1q16HighQPseudo" data-ref-filename="llvm..ARM..VLD1q16HighQPseudo">VLD1q16HighQPseudo</a>:</td></tr>
<tr><th id="4585">4585</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1q16LowQPseudo_UPD" title='llvm::ARM::VLD1q16LowQPseudo_UPD' data-ref="llvm::ARM::VLD1q16LowQPseudo_UPD" data-ref-filename="llvm..ARM..VLD1q16LowQPseudo_UPD">VLD1q16LowQPseudo_UPD</a>:</td></tr>
<tr><th id="4586">4586</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1q16HighTPseudo" title='llvm::ARM::VLD1q16HighTPseudo' data-ref="llvm::ARM::VLD1q16HighTPseudo" data-ref-filename="llvm..ARM..VLD1q16HighTPseudo">VLD1q16HighTPseudo</a>:</td></tr>
<tr><th id="4587">4587</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1q16LowTPseudo_UPD" title='llvm::ARM::VLD1q16LowTPseudo_UPD' data-ref="llvm::ARM::VLD1q16LowTPseudo_UPD" data-ref-filename="llvm..ARM..VLD1q16LowTPseudo_UPD">VLD1q16LowTPseudo_UPD</a>:</td></tr>
<tr><th id="4588">4588</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1q32HighQPseudo" title='llvm::ARM::VLD1q32HighQPseudo' data-ref="llvm::ARM::VLD1q32HighQPseudo" data-ref-filename="llvm..ARM..VLD1q32HighQPseudo">VLD1q32HighQPseudo</a>:</td></tr>
<tr><th id="4589">4589</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1q32LowQPseudo_UPD" title='llvm::ARM::VLD1q32LowQPseudo_UPD' data-ref="llvm::ARM::VLD1q32LowQPseudo_UPD" data-ref-filename="llvm..ARM..VLD1q32LowQPseudo_UPD">VLD1q32LowQPseudo_UPD</a>:</td></tr>
<tr><th id="4590">4590</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1q32HighTPseudo" title='llvm::ARM::VLD1q32HighTPseudo' data-ref="llvm::ARM::VLD1q32HighTPseudo" data-ref-filename="llvm..ARM..VLD1q32HighTPseudo">VLD1q32HighTPseudo</a>:</td></tr>
<tr><th id="4591">4591</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1q32LowTPseudo_UPD" title='llvm::ARM::VLD1q32LowTPseudo_UPD' data-ref="llvm::ARM::VLD1q32LowTPseudo_UPD" data-ref-filename="llvm..ARM..VLD1q32LowTPseudo_UPD">VLD1q32LowTPseudo_UPD</a>:</td></tr>
<tr><th id="4592">4592</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1q64HighQPseudo" title='llvm::ARM::VLD1q64HighQPseudo' data-ref="llvm::ARM::VLD1q64HighQPseudo" data-ref-filename="llvm..ARM..VLD1q64HighQPseudo">VLD1q64HighQPseudo</a>:</td></tr>
<tr><th id="4593">4593</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1q64LowQPseudo_UPD" title='llvm::ARM::VLD1q64LowQPseudo_UPD' data-ref="llvm::ARM::VLD1q64LowQPseudo_UPD" data-ref-filename="llvm..ARM..VLD1q64LowQPseudo_UPD">VLD1q64LowQPseudo_UPD</a>:</td></tr>
<tr><th id="4594">4594</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1q64HighTPseudo" title='llvm::ARM::VLD1q64HighTPseudo' data-ref="llvm::ARM::VLD1q64HighTPseudo" data-ref-filename="llvm..ARM..VLD1q64HighTPseudo">VLD1q64HighTPseudo</a>:</td></tr>
<tr><th id="4595">4595</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1q64LowTPseudo_UPD" title='llvm::ARM::VLD1q64LowTPseudo_UPD' data-ref="llvm::ARM::VLD1q64LowTPseudo_UPD" data-ref-filename="llvm..ARM..VLD1q64LowTPseudo_UPD">VLD1q64LowTPseudo_UPD</a>:</td></tr>
<tr><th id="4596">4596</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4d8Pseudo_UPD" title='llvm::ARM::VLD4d8Pseudo_UPD' data-ref="llvm::ARM::VLD4d8Pseudo_UPD" data-ref-filename="llvm..ARM..VLD4d8Pseudo_UPD">VLD4d8Pseudo_UPD</a>:</td></tr>
<tr><th id="4597">4597</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4d16Pseudo_UPD" title='llvm::ARM::VLD4d16Pseudo_UPD' data-ref="llvm::ARM::VLD4d16Pseudo_UPD" data-ref-filename="llvm..ARM..VLD4d16Pseudo_UPD">VLD4d16Pseudo_UPD</a>:</td></tr>
<tr><th id="4598">4598</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4d32Pseudo_UPD" title='llvm::ARM::VLD4d32Pseudo_UPD' data-ref="llvm::ARM::VLD4d32Pseudo_UPD" data-ref-filename="llvm..ARM..VLD4d32Pseudo_UPD">VLD4d32Pseudo_UPD</a>:</td></tr>
<tr><th id="4599">4599</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4q8Pseudo_UPD" title='llvm::ARM::VLD4q8Pseudo_UPD' data-ref="llvm::ARM::VLD4q8Pseudo_UPD" data-ref-filename="llvm..ARM..VLD4q8Pseudo_UPD">VLD4q8Pseudo_UPD</a>:</td></tr>
<tr><th id="4600">4600</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4q16Pseudo_UPD" title='llvm::ARM::VLD4q16Pseudo_UPD' data-ref="llvm::ARM::VLD4q16Pseudo_UPD" data-ref-filename="llvm..ARM..VLD4q16Pseudo_UPD">VLD4q16Pseudo_UPD</a>:</td></tr>
<tr><th id="4601">4601</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4q32Pseudo_UPD" title='llvm::ARM::VLD4q32Pseudo_UPD' data-ref="llvm::ARM::VLD4q32Pseudo_UPD" data-ref-filename="llvm..ARM..VLD4q32Pseudo_UPD">VLD4q32Pseudo_UPD</a>:</td></tr>
<tr><th id="4602">4602</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4q8oddPseudo" title='llvm::ARM::VLD4q8oddPseudo' data-ref="llvm::ARM::VLD4q8oddPseudo" data-ref-filename="llvm..ARM..VLD4q8oddPseudo">VLD4q8oddPseudo</a>:</td></tr>
<tr><th id="4603">4603</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4q16oddPseudo" title='llvm::ARM::VLD4q16oddPseudo' data-ref="llvm::ARM::VLD4q16oddPseudo" data-ref-filename="llvm..ARM..VLD4q16oddPseudo">VLD4q16oddPseudo</a>:</td></tr>
<tr><th id="4604">4604</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4q32oddPseudo" title='llvm::ARM::VLD4q32oddPseudo' data-ref="llvm::ARM::VLD4q32oddPseudo" data-ref-filename="llvm..ARM..VLD4q32oddPseudo">VLD4q32oddPseudo</a>:</td></tr>
<tr><th id="4605">4605</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4q8oddPseudo_UPD" title='llvm::ARM::VLD4q8oddPseudo_UPD' data-ref="llvm::ARM::VLD4q8oddPseudo_UPD" data-ref-filename="llvm..ARM..VLD4q8oddPseudo_UPD">VLD4q8oddPseudo_UPD</a>:</td></tr>
<tr><th id="4606">4606</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4q16oddPseudo_UPD" title='llvm::ARM::VLD4q16oddPseudo_UPD' data-ref="llvm::ARM::VLD4q16oddPseudo_UPD" data-ref-filename="llvm..ARM..VLD4q16oddPseudo_UPD">VLD4q16oddPseudo_UPD</a>:</td></tr>
<tr><th id="4607">4607</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4q32oddPseudo_UPD" title='llvm::ARM::VLD4q32oddPseudo_UPD' data-ref="llvm::ARM::VLD4q32oddPseudo_UPD" data-ref-filename="llvm..ARM..VLD4q32oddPseudo_UPD">VLD4q32oddPseudo_UPD</a>:</td></tr>
<tr><th id="4608">4608</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1DUPq8" title='llvm::ARM::VLD1DUPq8' data-ref="llvm::ARM::VLD1DUPq8" data-ref-filename="llvm..ARM..VLD1DUPq8">VLD1DUPq8</a>:</td></tr>
<tr><th id="4609">4609</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1DUPq16" title='llvm::ARM::VLD1DUPq16' data-ref="llvm::ARM::VLD1DUPq16" data-ref-filename="llvm..ARM..VLD1DUPq16">VLD1DUPq16</a>:</td></tr>
<tr><th id="4610">4610</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1DUPq32" title='llvm::ARM::VLD1DUPq32' data-ref="llvm::ARM::VLD1DUPq32" data-ref-filename="llvm..ARM..VLD1DUPq32">VLD1DUPq32</a>:</td></tr>
<tr><th id="4611">4611</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1DUPq8wb_fixed" title='llvm::ARM::VLD1DUPq8wb_fixed' data-ref="llvm::ARM::VLD1DUPq8wb_fixed" data-ref-filename="llvm..ARM..VLD1DUPq8wb_fixed">VLD1DUPq8wb_fixed</a>:</td></tr>
<tr><th id="4612">4612</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1DUPq16wb_fixed" title='llvm::ARM::VLD1DUPq16wb_fixed' data-ref="llvm::ARM::VLD1DUPq16wb_fixed" data-ref-filename="llvm..ARM..VLD1DUPq16wb_fixed">VLD1DUPq16wb_fixed</a>:</td></tr>
<tr><th id="4613">4613</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1DUPq32wb_fixed" title='llvm::ARM::VLD1DUPq32wb_fixed' data-ref="llvm::ARM::VLD1DUPq32wb_fixed" data-ref-filename="llvm..ARM..VLD1DUPq32wb_fixed">VLD1DUPq32wb_fixed</a>:</td></tr>
<tr><th id="4614">4614</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1DUPq8wb_register" title='llvm::ARM::VLD1DUPq8wb_register' data-ref="llvm::ARM::VLD1DUPq8wb_register" data-ref-filename="llvm..ARM..VLD1DUPq8wb_register">VLD1DUPq8wb_register</a>:</td></tr>
<tr><th id="4615">4615</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1DUPq16wb_register" title='llvm::ARM::VLD1DUPq16wb_register' data-ref="llvm::ARM::VLD1DUPq16wb_register" data-ref-filename="llvm..ARM..VLD1DUPq16wb_register">VLD1DUPq16wb_register</a>:</td></tr>
<tr><th id="4616">4616</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1DUPq32wb_register" title='llvm::ARM::VLD1DUPq32wb_register' data-ref="llvm::ARM::VLD1DUPq32wb_register" data-ref-filename="llvm..ARM..VLD1DUPq32wb_register">VLD1DUPq32wb_register</a>:</td></tr>
<tr><th id="4617">4617</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2DUPd8" title='llvm::ARM::VLD2DUPd8' data-ref="llvm::ARM::VLD2DUPd8" data-ref-filename="llvm..ARM..VLD2DUPd8">VLD2DUPd8</a>:</td></tr>
<tr><th id="4618">4618</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2DUPd16" title='llvm::ARM::VLD2DUPd16' data-ref="llvm::ARM::VLD2DUPd16" data-ref-filename="llvm..ARM..VLD2DUPd16">VLD2DUPd16</a>:</td></tr>
<tr><th id="4619">4619</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2DUPd32" title='llvm::ARM::VLD2DUPd32' data-ref="llvm::ARM::VLD2DUPd32" data-ref-filename="llvm..ARM..VLD2DUPd32">VLD2DUPd32</a>:</td></tr>
<tr><th id="4620">4620</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2DUPd8wb_fixed" title='llvm::ARM::VLD2DUPd8wb_fixed' data-ref="llvm::ARM::VLD2DUPd8wb_fixed" data-ref-filename="llvm..ARM..VLD2DUPd8wb_fixed">VLD2DUPd8wb_fixed</a>:</td></tr>
<tr><th id="4621">4621</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2DUPd16wb_fixed" title='llvm::ARM::VLD2DUPd16wb_fixed' data-ref="llvm::ARM::VLD2DUPd16wb_fixed" data-ref-filename="llvm..ARM..VLD2DUPd16wb_fixed">VLD2DUPd16wb_fixed</a>:</td></tr>
<tr><th id="4622">4622</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2DUPd32wb_fixed" title='llvm::ARM::VLD2DUPd32wb_fixed' data-ref="llvm::ARM::VLD2DUPd32wb_fixed" data-ref-filename="llvm..ARM..VLD2DUPd32wb_fixed">VLD2DUPd32wb_fixed</a>:</td></tr>
<tr><th id="4623">4623</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2DUPd8wb_register" title='llvm::ARM::VLD2DUPd8wb_register' data-ref="llvm::ARM::VLD2DUPd8wb_register" data-ref-filename="llvm..ARM..VLD2DUPd8wb_register">VLD2DUPd8wb_register</a>:</td></tr>
<tr><th id="4624">4624</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2DUPd16wb_register" title='llvm::ARM::VLD2DUPd16wb_register' data-ref="llvm::ARM::VLD2DUPd16wb_register" data-ref-filename="llvm..ARM..VLD2DUPd16wb_register">VLD2DUPd16wb_register</a>:</td></tr>
<tr><th id="4625">4625</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2DUPd32wb_register" title='llvm::ARM::VLD2DUPd32wb_register' data-ref="llvm::ARM::VLD2DUPd32wb_register" data-ref-filename="llvm..ARM..VLD2DUPd32wb_register">VLD2DUPd32wb_register</a>:</td></tr>
<tr><th id="4626">4626</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2DUPq8EvenPseudo" title='llvm::ARM::VLD2DUPq8EvenPseudo' data-ref="llvm::ARM::VLD2DUPq8EvenPseudo" data-ref-filename="llvm..ARM..VLD2DUPq8EvenPseudo">VLD2DUPq8EvenPseudo</a>:</td></tr>
<tr><th id="4627">4627</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2DUPq8OddPseudo" title='llvm::ARM::VLD2DUPq8OddPseudo' data-ref="llvm::ARM::VLD2DUPq8OddPseudo" data-ref-filename="llvm..ARM..VLD2DUPq8OddPseudo">VLD2DUPq8OddPseudo</a>:</td></tr>
<tr><th id="4628">4628</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2DUPq16EvenPseudo" title='llvm::ARM::VLD2DUPq16EvenPseudo' data-ref="llvm::ARM::VLD2DUPq16EvenPseudo" data-ref-filename="llvm..ARM..VLD2DUPq16EvenPseudo">VLD2DUPq16EvenPseudo</a>:</td></tr>
<tr><th id="4629">4629</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2DUPq16OddPseudo" title='llvm::ARM::VLD2DUPq16OddPseudo' data-ref="llvm::ARM::VLD2DUPq16OddPseudo" data-ref-filename="llvm..ARM..VLD2DUPq16OddPseudo">VLD2DUPq16OddPseudo</a>:</td></tr>
<tr><th id="4630">4630</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2DUPq32EvenPseudo" title='llvm::ARM::VLD2DUPq32EvenPseudo' data-ref="llvm::ARM::VLD2DUPq32EvenPseudo" data-ref-filename="llvm..ARM..VLD2DUPq32EvenPseudo">VLD2DUPq32EvenPseudo</a>:</td></tr>
<tr><th id="4631">4631</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2DUPq32OddPseudo" title='llvm::ARM::VLD2DUPq32OddPseudo' data-ref="llvm::ARM::VLD2DUPq32OddPseudo" data-ref-filename="llvm..ARM..VLD2DUPq32OddPseudo">VLD2DUPq32OddPseudo</a>:</td></tr>
<tr><th id="4632">4632</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3DUPq8EvenPseudo" title='llvm::ARM::VLD3DUPq8EvenPseudo' data-ref="llvm::ARM::VLD3DUPq8EvenPseudo" data-ref-filename="llvm..ARM..VLD3DUPq8EvenPseudo">VLD3DUPq8EvenPseudo</a>:</td></tr>
<tr><th id="4633">4633</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3DUPq8OddPseudo" title='llvm::ARM::VLD3DUPq8OddPseudo' data-ref="llvm::ARM::VLD3DUPq8OddPseudo" data-ref-filename="llvm..ARM..VLD3DUPq8OddPseudo">VLD3DUPq8OddPseudo</a>:</td></tr>
<tr><th id="4634">4634</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3DUPq16EvenPseudo" title='llvm::ARM::VLD3DUPq16EvenPseudo' data-ref="llvm::ARM::VLD3DUPq16EvenPseudo" data-ref-filename="llvm..ARM..VLD3DUPq16EvenPseudo">VLD3DUPq16EvenPseudo</a>:</td></tr>
<tr><th id="4635">4635</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3DUPq16OddPseudo" title='llvm::ARM::VLD3DUPq16OddPseudo' data-ref="llvm::ARM::VLD3DUPq16OddPseudo" data-ref-filename="llvm..ARM..VLD3DUPq16OddPseudo">VLD3DUPq16OddPseudo</a>:</td></tr>
<tr><th id="4636">4636</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3DUPq32EvenPseudo" title='llvm::ARM::VLD3DUPq32EvenPseudo' data-ref="llvm::ARM::VLD3DUPq32EvenPseudo" data-ref-filename="llvm..ARM..VLD3DUPq32EvenPseudo">VLD3DUPq32EvenPseudo</a>:</td></tr>
<tr><th id="4637">4637</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3DUPq32OddPseudo" title='llvm::ARM::VLD3DUPq32OddPseudo' data-ref="llvm::ARM::VLD3DUPq32OddPseudo" data-ref-filename="llvm..ARM..VLD3DUPq32OddPseudo">VLD3DUPq32OddPseudo</a>:</td></tr>
<tr><th id="4638">4638</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4DUPd8Pseudo" title='llvm::ARM::VLD4DUPd8Pseudo' data-ref="llvm::ARM::VLD4DUPd8Pseudo" data-ref-filename="llvm..ARM..VLD4DUPd8Pseudo">VLD4DUPd8Pseudo</a>:</td></tr>
<tr><th id="4639">4639</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4DUPd16Pseudo" title='llvm::ARM::VLD4DUPd16Pseudo' data-ref="llvm::ARM::VLD4DUPd16Pseudo" data-ref-filename="llvm..ARM..VLD4DUPd16Pseudo">VLD4DUPd16Pseudo</a>:</td></tr>
<tr><th id="4640">4640</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4DUPd32Pseudo" title='llvm::ARM::VLD4DUPd32Pseudo' data-ref="llvm::ARM::VLD4DUPd32Pseudo" data-ref-filename="llvm..ARM..VLD4DUPd32Pseudo">VLD4DUPd32Pseudo</a>:</td></tr>
<tr><th id="4641">4641</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4DUPd8Pseudo_UPD" title='llvm::ARM::VLD4DUPd8Pseudo_UPD' data-ref="llvm::ARM::VLD4DUPd8Pseudo_UPD" data-ref-filename="llvm..ARM..VLD4DUPd8Pseudo_UPD">VLD4DUPd8Pseudo_UPD</a>:</td></tr>
<tr><th id="4642">4642</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4DUPd16Pseudo_UPD" title='llvm::ARM::VLD4DUPd16Pseudo_UPD' data-ref="llvm::ARM::VLD4DUPd16Pseudo_UPD" data-ref-filename="llvm..ARM..VLD4DUPd16Pseudo_UPD">VLD4DUPd16Pseudo_UPD</a>:</td></tr>
<tr><th id="4643">4643</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4DUPd32Pseudo_UPD" title='llvm::ARM::VLD4DUPd32Pseudo_UPD' data-ref="llvm::ARM::VLD4DUPd32Pseudo_UPD" data-ref-filename="llvm..ARM..VLD4DUPd32Pseudo_UPD">VLD4DUPd32Pseudo_UPD</a>:</td></tr>
<tr><th id="4644">4644</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4DUPq8EvenPseudo" title='llvm::ARM::VLD4DUPq8EvenPseudo' data-ref="llvm::ARM::VLD4DUPq8EvenPseudo" data-ref-filename="llvm..ARM..VLD4DUPq8EvenPseudo">VLD4DUPq8EvenPseudo</a>:</td></tr>
<tr><th id="4645">4645</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4DUPq8OddPseudo" title='llvm::ARM::VLD4DUPq8OddPseudo' data-ref="llvm::ARM::VLD4DUPq8OddPseudo" data-ref-filename="llvm..ARM..VLD4DUPq8OddPseudo">VLD4DUPq8OddPseudo</a>:</td></tr>
<tr><th id="4646">4646</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4DUPq16EvenPseudo" title='llvm::ARM::VLD4DUPq16EvenPseudo' data-ref="llvm::ARM::VLD4DUPq16EvenPseudo" data-ref-filename="llvm..ARM..VLD4DUPq16EvenPseudo">VLD4DUPq16EvenPseudo</a>:</td></tr>
<tr><th id="4647">4647</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4DUPq16OddPseudo" title='llvm::ARM::VLD4DUPq16OddPseudo' data-ref="llvm::ARM::VLD4DUPq16OddPseudo" data-ref-filename="llvm..ARM..VLD4DUPq16OddPseudo">VLD4DUPq16OddPseudo</a>:</td></tr>
<tr><th id="4648">4648</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4DUPq32EvenPseudo" title='llvm::ARM::VLD4DUPq32EvenPseudo' data-ref="llvm::ARM::VLD4DUPq32EvenPseudo" data-ref-filename="llvm..ARM..VLD4DUPq32EvenPseudo">VLD4DUPq32EvenPseudo</a>:</td></tr>
<tr><th id="4649">4649</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4DUPq32OddPseudo" title='llvm::ARM::VLD4DUPq32OddPseudo' data-ref="llvm::ARM::VLD4DUPq32OddPseudo" data-ref-filename="llvm..ARM..VLD4DUPq32OddPseudo">VLD4DUPq32OddPseudo</a>:</td></tr>
<tr><th id="4650">4650</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1LNq8Pseudo" title='llvm::ARM::VLD1LNq8Pseudo' data-ref="llvm::ARM::VLD1LNq8Pseudo" data-ref-filename="llvm..ARM..VLD1LNq8Pseudo">VLD1LNq8Pseudo</a>:</td></tr>
<tr><th id="4651">4651</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1LNq16Pseudo" title='llvm::ARM::VLD1LNq16Pseudo' data-ref="llvm::ARM::VLD1LNq16Pseudo" data-ref-filename="llvm..ARM..VLD1LNq16Pseudo">VLD1LNq16Pseudo</a>:</td></tr>
<tr><th id="4652">4652</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1LNq32Pseudo" title='llvm::ARM::VLD1LNq32Pseudo' data-ref="llvm::ARM::VLD1LNq32Pseudo" data-ref-filename="llvm..ARM..VLD1LNq32Pseudo">VLD1LNq32Pseudo</a>:</td></tr>
<tr><th id="4653">4653</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1LNq8Pseudo_UPD" title='llvm::ARM::VLD1LNq8Pseudo_UPD' data-ref="llvm::ARM::VLD1LNq8Pseudo_UPD" data-ref-filename="llvm..ARM..VLD1LNq8Pseudo_UPD">VLD1LNq8Pseudo_UPD</a>:</td></tr>
<tr><th id="4654">4654</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1LNq16Pseudo_UPD" title='llvm::ARM::VLD1LNq16Pseudo_UPD' data-ref="llvm::ARM::VLD1LNq16Pseudo_UPD" data-ref-filename="llvm..ARM..VLD1LNq16Pseudo_UPD">VLD1LNq16Pseudo_UPD</a>:</td></tr>
<tr><th id="4655">4655</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1LNq32Pseudo_UPD" title='llvm::ARM::VLD1LNq32Pseudo_UPD' data-ref="llvm::ARM::VLD1LNq32Pseudo_UPD" data-ref-filename="llvm..ARM..VLD1LNq32Pseudo_UPD">VLD1LNq32Pseudo_UPD</a>:</td></tr>
<tr><th id="4656">4656</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2LNd8Pseudo" title='llvm::ARM::VLD2LNd8Pseudo' data-ref="llvm::ARM::VLD2LNd8Pseudo" data-ref-filename="llvm..ARM..VLD2LNd8Pseudo">VLD2LNd8Pseudo</a>:</td></tr>
<tr><th id="4657">4657</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2LNd16Pseudo" title='llvm::ARM::VLD2LNd16Pseudo' data-ref="llvm::ARM::VLD2LNd16Pseudo" data-ref-filename="llvm..ARM..VLD2LNd16Pseudo">VLD2LNd16Pseudo</a>:</td></tr>
<tr><th id="4658">4658</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2LNd32Pseudo" title='llvm::ARM::VLD2LNd32Pseudo' data-ref="llvm::ARM::VLD2LNd32Pseudo" data-ref-filename="llvm..ARM..VLD2LNd32Pseudo">VLD2LNd32Pseudo</a>:</td></tr>
<tr><th id="4659">4659</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2LNq16Pseudo" title='llvm::ARM::VLD2LNq16Pseudo' data-ref="llvm::ARM::VLD2LNq16Pseudo" data-ref-filename="llvm..ARM..VLD2LNq16Pseudo">VLD2LNq16Pseudo</a>:</td></tr>
<tr><th id="4660">4660</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2LNq32Pseudo" title='llvm::ARM::VLD2LNq32Pseudo' data-ref="llvm::ARM::VLD2LNq32Pseudo" data-ref-filename="llvm..ARM..VLD2LNq32Pseudo">VLD2LNq32Pseudo</a>:</td></tr>
<tr><th id="4661">4661</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2LNd8Pseudo_UPD" title='llvm::ARM::VLD2LNd8Pseudo_UPD' data-ref="llvm::ARM::VLD2LNd8Pseudo_UPD" data-ref-filename="llvm..ARM..VLD2LNd8Pseudo_UPD">VLD2LNd8Pseudo_UPD</a>:</td></tr>
<tr><th id="4662">4662</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2LNd16Pseudo_UPD" title='llvm::ARM::VLD2LNd16Pseudo_UPD' data-ref="llvm::ARM::VLD2LNd16Pseudo_UPD" data-ref-filename="llvm..ARM..VLD2LNd16Pseudo_UPD">VLD2LNd16Pseudo_UPD</a>:</td></tr>
<tr><th id="4663">4663</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2LNd32Pseudo_UPD" title='llvm::ARM::VLD2LNd32Pseudo_UPD' data-ref="llvm::ARM::VLD2LNd32Pseudo_UPD" data-ref-filename="llvm..ARM..VLD2LNd32Pseudo_UPD">VLD2LNd32Pseudo_UPD</a>:</td></tr>
<tr><th id="4664">4664</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2LNq16Pseudo_UPD" title='llvm::ARM::VLD2LNq16Pseudo_UPD' data-ref="llvm::ARM::VLD2LNq16Pseudo_UPD" data-ref-filename="llvm..ARM..VLD2LNq16Pseudo_UPD">VLD2LNq16Pseudo_UPD</a>:</td></tr>
<tr><th id="4665">4665</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2LNq32Pseudo_UPD" title='llvm::ARM::VLD2LNq32Pseudo_UPD' data-ref="llvm::ARM::VLD2LNq32Pseudo_UPD" data-ref-filename="llvm..ARM..VLD2LNq32Pseudo_UPD">VLD2LNq32Pseudo_UPD</a>:</td></tr>
<tr><th id="4666">4666</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4LNd8Pseudo" title='llvm::ARM::VLD4LNd8Pseudo' data-ref="llvm::ARM::VLD4LNd8Pseudo" data-ref-filename="llvm..ARM..VLD4LNd8Pseudo">VLD4LNd8Pseudo</a>:</td></tr>
<tr><th id="4667">4667</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4LNd16Pseudo" title='llvm::ARM::VLD4LNd16Pseudo' data-ref="llvm::ARM::VLD4LNd16Pseudo" data-ref-filename="llvm..ARM..VLD4LNd16Pseudo">VLD4LNd16Pseudo</a>:</td></tr>
<tr><th id="4668">4668</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4LNd32Pseudo" title='llvm::ARM::VLD4LNd32Pseudo' data-ref="llvm::ARM::VLD4LNd32Pseudo" data-ref-filename="llvm..ARM..VLD4LNd32Pseudo">VLD4LNd32Pseudo</a>:</td></tr>
<tr><th id="4669">4669</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4LNq16Pseudo" title='llvm::ARM::VLD4LNq16Pseudo' data-ref="llvm::ARM::VLD4LNq16Pseudo" data-ref-filename="llvm..ARM..VLD4LNq16Pseudo">VLD4LNq16Pseudo</a>:</td></tr>
<tr><th id="4670">4670</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4LNq32Pseudo" title='llvm::ARM::VLD4LNq32Pseudo' data-ref="llvm::ARM::VLD4LNq32Pseudo" data-ref-filename="llvm..ARM..VLD4LNq32Pseudo">VLD4LNq32Pseudo</a>:</td></tr>
<tr><th id="4671">4671</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4LNd8Pseudo_UPD" title='llvm::ARM::VLD4LNd8Pseudo_UPD' data-ref="llvm::ARM::VLD4LNd8Pseudo_UPD" data-ref-filename="llvm..ARM..VLD4LNd8Pseudo_UPD">VLD4LNd8Pseudo_UPD</a>:</td></tr>
<tr><th id="4672">4672</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4LNd16Pseudo_UPD" title='llvm::ARM::VLD4LNd16Pseudo_UPD' data-ref="llvm::ARM::VLD4LNd16Pseudo_UPD" data-ref-filename="llvm..ARM..VLD4LNd16Pseudo_UPD">VLD4LNd16Pseudo_UPD</a>:</td></tr>
<tr><th id="4673">4673</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4LNd32Pseudo_UPD" title='llvm::ARM::VLD4LNd32Pseudo_UPD' data-ref="llvm::ARM::VLD4LNd32Pseudo_UPD" data-ref-filename="llvm..ARM..VLD4LNd32Pseudo_UPD">VLD4LNd32Pseudo_UPD</a>:</td></tr>
<tr><th id="4674">4674</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4LNq16Pseudo_UPD" title='llvm::ARM::VLD4LNq16Pseudo_UPD' data-ref="llvm::ARM::VLD4LNq16Pseudo_UPD" data-ref-filename="llvm..ARM..VLD4LNq16Pseudo_UPD">VLD4LNq16Pseudo_UPD</a>:</td></tr>
<tr><th id="4675">4675</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4LNq32Pseudo_UPD" title='llvm::ARM::VLD4LNq32Pseudo_UPD' data-ref="llvm::ARM::VLD4LNq32Pseudo_UPD" data-ref-filename="llvm..ARM..VLD4LNq32Pseudo_UPD">VLD4LNq32Pseudo_UPD</a>:</td></tr>
<tr><th id="4676">4676</th><td>      <i>// If the address is not 64-bit aligned, the latencies of these</i></td></tr>
<tr><th id="4677">4677</th><td><i>      // instructions increases by one.</i></td></tr>
<tr><th id="4678">4678</th><td>      ++<a class="local col5 ref" href="#735Latency" title='Latency' data-ref="735Latency" data-ref-filename="735Latency">Latency</a>;</td></tr>
<tr><th id="4679">4679</th><td>      <b>break</b>;</td></tr>
<tr><th id="4680">4680</th><td>    }</td></tr>
<tr><th id="4681">4681</th><td></td></tr>
<tr><th id="4682">4682</th><td>  <b>return</b> <a class="local col5 ref" href="#735Latency" title='Latency' data-ref="735Latency" data-ref-filename="735Latency">Latency</a>;</td></tr>
<tr><th id="4683">4683</th><td>}</td></tr>
<tr><th id="4684">4684</th><td></td></tr>
<tr><th id="4685">4685</th><td><em>unsigned</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo18getPredicationCostERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::getPredicationCost' data-ref="_ZNK4llvm16ARMBaseInstrInfo18getPredicationCostERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo18getPredicationCostERKNS_12MachineInstrE">getPredicationCost</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="741MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="741MI" data-ref-filename="741MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="4686">4686</th><td>  <b>if</b> (<a class="local col1 ref" href="#741MI" title='MI' data-ref="741MI" data-ref-filename="741MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isCopyLikeEv" title='llvm::MachineInstr::isCopyLike' data-ref="_ZNK4llvm12MachineInstr10isCopyLikeEv" data-ref-filename="_ZNK4llvm12MachineInstr10isCopyLikeEv">isCopyLike</a>() || <a class="local col1 ref" href="#741MI" title='MI' data-ref="741MI" data-ref-filename="741MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14isInsertSubregEv" title='llvm::MachineInstr::isInsertSubreg' data-ref="_ZNK4llvm12MachineInstr14isInsertSubregEv" data-ref-filename="_ZNK4llvm12MachineInstr14isInsertSubregEv">isInsertSubreg</a>() || <a class="local col1 ref" href="#741MI" title='MI' data-ref="741MI" data-ref-filename="741MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13isRegSequenceEv" title='llvm::MachineInstr::isRegSequence' data-ref="_ZNK4llvm12MachineInstr13isRegSequenceEv" data-ref-filename="_ZNK4llvm12MachineInstr13isRegSequenceEv">isRegSequence</a>() ||</td></tr>
<tr><th id="4687">4687</th><td>      <a class="local col1 ref" href="#741MI" title='MI' data-ref="741MI" data-ref-filename="741MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13isImplicitDefEv" title='llvm::MachineInstr::isImplicitDef' data-ref="_ZNK4llvm12MachineInstr13isImplicitDefEv" data-ref-filename="_ZNK4llvm12MachineInstr13isImplicitDefEv">isImplicitDef</a>())</td></tr>
<tr><th id="4688">4688</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="4689">4689</th><td></td></tr>
<tr><th id="4690">4690</th><td>  <b>if</b> (<a class="local col1 ref" href="#741MI" title='MI' data-ref="741MI" data-ref-filename="741MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBundleEv" title='llvm::MachineInstr::isBundle' data-ref="_ZNK4llvm12MachineInstr8isBundleEv" data-ref-filename="_ZNK4llvm12MachineInstr8isBundleEv">isBundle</a>())</td></tr>
<tr><th id="4691">4691</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="4692">4692</th><td></td></tr>
<tr><th id="4693">4693</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col2 decl" id="742MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="742MCID" data-ref-filename="742MCID">MCID</dfn> = <a class="local col1 ref" href="#741MI" title='MI' data-ref="741MI" data-ref-filename="741MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="4694">4694</th><td></td></tr>
<tr><th id="4695">4695</th><td>  <b>if</b> (<a class="local col2 ref" href="#742MCID" title='MCID' data-ref="742MCID" data-ref-filename="742MCID">MCID</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc6isCallEv" title='llvm::MCInstrDesc::isCall' data-ref="_ZNK4llvm11MCInstrDesc6isCallEv" data-ref-filename="_ZNK4llvm11MCInstrDesc6isCallEv">isCall</a>() || (<a class="local col2 ref" href="#742MCID" title='MCID' data-ref="742MCID" data-ref-filename="742MCID">MCID</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc23hasImplicitDefOfPhysRegEjPKNS_14MCRegisterInfoE" title='llvm::MCInstrDesc::hasImplicitDefOfPhysReg' data-ref="_ZNK4llvm11MCInstrDesc23hasImplicitDefOfPhysRegEjPKNS_14MCRegisterInfoE" data-ref-filename="_ZNK4llvm11MCInstrDesc23hasImplicitDefOfPhysRegEjPKNS_14MCRegisterInfoE">hasImplicitDefOfPhysReg</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::CPSR" title='llvm::ARM::CPSR' data-ref="llvm::ARM::CPSR" data-ref-filename="llvm..ARM..CPSR">CPSR</a>) &amp;&amp;</td></tr>
<tr><th id="4696">4696</th><td>                        !<a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget22cheapPredicableCPSRDefEv" title='llvm::ARMSubtarget::cheapPredicableCPSRDef' data-ref="_ZNK4llvm12ARMSubtarget22cheapPredicableCPSRDefEv" data-ref-filename="_ZNK4llvm12ARMSubtarget22cheapPredicableCPSRDefEv">cheapPredicableCPSRDef</a>())) {</td></tr>
<tr><th id="4697">4697</th><td>    <i>// When predicated, CPSR is an additional source operand for CPSR updating</i></td></tr>
<tr><th id="4698">4698</th><td><i>    // instructions, this apparently increases their latencies.</i></td></tr>
<tr><th id="4699">4699</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="4700">4700</th><td>  }</td></tr>
<tr><th id="4701">4701</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="4702">4702</th><td>}</td></tr>
<tr><th id="4703">4703</th><td></td></tr>
<tr><th id="4704">4704</th><td><em>unsigned</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj" title='llvm::ARMBaseInstrInfo::getInstrLatency' data-ref="_ZNK4llvm16ARMBaseInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj">getInstrLatency</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData" data-ref-filename="llvm..InstrItineraryData">InstrItineraryData</a> *<dfn class="local col3 decl" id="743ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="743ItinData" data-ref-filename="743ItinData">ItinData</dfn>,</td></tr>
<tr><th id="4705">4705</th><td>                                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="744MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="744MI" data-ref-filename="744MI">MI</dfn>,</td></tr>
<tr><th id="4706">4706</th><td>                                           <em>unsigned</em> *<dfn class="local col5 decl" id="745PredCost" title='PredCost' data-type='unsigned int *' data-ref="745PredCost" data-ref-filename="745PredCost">PredCost</dfn>) <em>const</em> {</td></tr>
<tr><th id="4707">4707</th><td>  <b>if</b> (<a class="local col4 ref" href="#744MI" title='MI' data-ref="744MI" data-ref-filename="744MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isCopyLikeEv" title='llvm::MachineInstr::isCopyLike' data-ref="_ZNK4llvm12MachineInstr10isCopyLikeEv" data-ref-filename="_ZNK4llvm12MachineInstr10isCopyLikeEv">isCopyLike</a>() || <a class="local col4 ref" href="#744MI" title='MI' data-ref="744MI" data-ref-filename="744MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14isInsertSubregEv" title='llvm::MachineInstr::isInsertSubreg' data-ref="_ZNK4llvm12MachineInstr14isInsertSubregEv" data-ref-filename="_ZNK4llvm12MachineInstr14isInsertSubregEv">isInsertSubreg</a>() || <a class="local col4 ref" href="#744MI" title='MI' data-ref="744MI" data-ref-filename="744MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13isRegSequenceEv" title='llvm::MachineInstr::isRegSequence' data-ref="_ZNK4llvm12MachineInstr13isRegSequenceEv" data-ref-filename="_ZNK4llvm12MachineInstr13isRegSequenceEv">isRegSequence</a>() ||</td></tr>
<tr><th id="4708">4708</th><td>      <a class="local col4 ref" href="#744MI" title='MI' data-ref="744MI" data-ref-filename="744MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13isImplicitDefEv" title='llvm::MachineInstr::isImplicitDef' data-ref="_ZNK4llvm12MachineInstr13isImplicitDefEv" data-ref-filename="_ZNK4llvm12MachineInstr13isImplicitDefEv">isImplicitDef</a>())</td></tr>
<tr><th id="4709">4709</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="4710">4710</th><td></td></tr>
<tr><th id="4711">4711</th><td>  <i>// An instruction scheduler typically runs on unbundled instructions, however</i></td></tr>
<tr><th id="4712">4712</th><td><i>  // other passes may query the latency of a bundled instruction.</i></td></tr>
<tr><th id="4713">4713</th><td>  <b>if</b> (<a class="local col4 ref" href="#744MI" title='MI' data-ref="744MI" data-ref-filename="744MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBundleEv" title='llvm::MachineInstr::isBundle' data-ref="_ZNK4llvm12MachineInstr8isBundleEv" data-ref-filename="_ZNK4llvm12MachineInstr8isBundleEv">isBundle</a>()) {</td></tr>
<tr><th id="4714">4714</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="746Latency" title='Latency' data-type='unsigned int' data-ref="746Latency" data-ref-filename="746Latency">Latency</dfn> = <var>0</var>;</td></tr>
<tr><th id="4715">4715</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_instr_iterator" title='llvm::MachineBasicBlock::const_instr_iterator' data-type='Instructions::const_iterator' data-ref="llvm::MachineBasicBlock::const_instr_iterator" data-ref-filename="llvm..MachineBasicBlock..const_instr_iterator">const_instr_iterator</a> <dfn class="local col7 decl" id="747I" title='I' data-type='MachineBasicBlock::const_instr_iterator' data-ref="747I" data-ref-filename="747I">I</dfn> = <a class="local col4 ref" href="#744MI" title='MI' data-ref="744MI" data-ref-filename="744MI">MI</a>.<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZNK4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZNK4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZNK4llvm15ilist_node_impl11getIteratorEv">getIterator</a>();</td></tr>
<tr><th id="4716">4716</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_instr_iterator" title='llvm::MachineBasicBlock::const_instr_iterator' data-type='Instructions::const_iterator' data-ref="llvm::MachineBasicBlock::const_instr_iterator" data-ref-filename="llvm..MachineBasicBlock..const_instr_iterator">const_instr_iterator</a> <dfn class="local col8 decl" id="748E" title='E' data-type='MachineBasicBlock::const_instr_iterator' data-ref="748E" data-ref-filename="748E">E</dfn> = <a class="local col4 ref" href="#744MI" title='MI' data-ref="744MI" data-ref-filename="744MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv" data-ref-filename="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9instr_endEv" title='llvm::MachineBasicBlock::instr_end' data-ref="_ZNK4llvm17MachineBasicBlock9instr_endEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock9instr_endEv">instr_end</a>();</td></tr>
<tr><th id="4717">4717</th><td>    <b>while</b> (<a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv" data-ref-filename="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col7 ref" href="#747I" title='I' data-ref="747I" data-ref-filename="747I">I</a> <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" data-ref-filename="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col8 ref" href="#748E" title='E' data-ref="748E" data-ref-filename="748E">E</a> &amp;&amp; <a class="local col7 ref" href="#747I" title='I' data-ref="747I" data-ref-filename="747I">I</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14isInsideBundleEv" title='llvm::MachineInstr::isInsideBundle' data-ref="_ZNK4llvm12MachineInstr14isInsideBundleEv" data-ref-filename="_ZNK4llvm12MachineInstr14isInsideBundleEv">isInsideBundle</a>()) {</td></tr>
<tr><th id="4718">4718</th><td>      <b>if</b> (<a class="local col7 ref" href="#747I" title='I' data-ref="747I" data-ref-filename="747I">I</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2IT" title='llvm::ARM::t2IT' data-ref="llvm::ARM::t2IT" data-ref-filename="llvm..ARM..t2IT">t2IT</a>)</td></tr>
<tr><th id="4719">4719</th><td>        <a class="local col6 ref" href="#746Latency" title='Latency' data-ref="746Latency" data-ref-filename="746Latency">Latency</a> += <a class="virtual member fn" href="#_ZNK4llvm16ARMBaseInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj" title='llvm::ARMBaseInstrInfo::getInstrLatency' data-ref="_ZNK4llvm16ARMBaseInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj">getInstrLatency</a>(<a class="local col3 ref" href="#743ItinData" title='ItinData' data-ref="743ItinData" data-ref-filename="743ItinData">ItinData</a>, <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv" data-ref-filename="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col7 ref" href="#747I" title='I' data-ref="747I" data-ref-filename="747I">I</a>, <a class="local col5 ref" href="#745PredCost" title='PredCost' data-ref="745PredCost" data-ref-filename="745PredCost">PredCost</a>);</td></tr>
<tr><th id="4720">4720</th><td>    }</td></tr>
<tr><th id="4721">4721</th><td>    <b>return</b> <a class="local col6 ref" href="#746Latency" title='Latency' data-ref="746Latency" data-ref-filename="746Latency">Latency</a>;</td></tr>
<tr><th id="4722">4722</th><td>  }</td></tr>
<tr><th id="4723">4723</th><td></td></tr>
<tr><th id="4724">4724</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col9 decl" id="749MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="749MCID" data-ref-filename="749MCID">MCID</dfn> = <a class="local col4 ref" href="#744MI" title='MI' data-ref="744MI" data-ref-filename="744MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="4725">4725</th><td>  <b>if</b> (<a class="local col5 ref" href="#745PredCost" title='PredCost' data-ref="745PredCost" data-ref-filename="745PredCost">PredCost</a> &amp;&amp; (<a class="local col9 ref" href="#749MCID" title='MCID' data-ref="749MCID" data-ref-filename="749MCID">MCID</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc6isCallEv" title='llvm::MCInstrDesc::isCall' data-ref="_ZNK4llvm11MCInstrDesc6isCallEv" data-ref-filename="_ZNK4llvm11MCInstrDesc6isCallEv">isCall</a>() || (<a class="local col9 ref" href="#749MCID" title='MCID' data-ref="749MCID" data-ref-filename="749MCID">MCID</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc23hasImplicitDefOfPhysRegEjPKNS_14MCRegisterInfoE" title='llvm::MCInstrDesc::hasImplicitDefOfPhysReg' data-ref="_ZNK4llvm11MCInstrDesc23hasImplicitDefOfPhysRegEjPKNS_14MCRegisterInfoE" data-ref-filename="_ZNK4llvm11MCInstrDesc23hasImplicitDefOfPhysRegEjPKNS_14MCRegisterInfoE">hasImplicitDefOfPhysReg</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::CPSR" title='llvm::ARM::CPSR' data-ref="llvm::ARM::CPSR" data-ref-filename="llvm..ARM..CPSR">CPSR</a>) &amp;&amp;</td></tr>
<tr><th id="4726">4726</th><td>                                     !<a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget22cheapPredicableCPSRDefEv" title='llvm::ARMSubtarget::cheapPredicableCPSRDef' data-ref="_ZNK4llvm12ARMSubtarget22cheapPredicableCPSRDefEv" data-ref-filename="_ZNK4llvm12ARMSubtarget22cheapPredicableCPSRDefEv">cheapPredicableCPSRDef</a>()))) {</td></tr>
<tr><th id="4727">4727</th><td>    <i>// When predicated, CPSR is an additional source operand for CPSR updating</i></td></tr>
<tr><th id="4728">4728</th><td><i>    // instructions, this apparently increases their latencies.</i></td></tr>
<tr><th id="4729">4729</th><td>    *<a class="local col5 ref" href="#745PredCost" title='PredCost' data-ref="745PredCost" data-ref-filename="745PredCost">PredCost</a> = <var>1</var>;</td></tr>
<tr><th id="4730">4730</th><td>  }</td></tr>
<tr><th id="4731">4731</th><td>  <i>// Be sure to call getStageLatency for an empty itinerary in case it has a</i></td></tr>
<tr><th id="4732">4732</th><td><i>  // valid MinLatency property.</i></td></tr>
<tr><th id="4733">4733</th><td>  <b>if</b> (!<a class="local col3 ref" href="#743ItinData" title='ItinData' data-ref="743ItinData" data-ref-filename="743ItinData">ItinData</a>)</td></tr>
<tr><th id="4734">4734</th><td>    <b>return</b> <a class="local col4 ref" href="#744MI" title='MI' data-ref="744MI" data-ref-filename="744MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>() ? <var>3</var> : <var>1</var>;</td></tr>
<tr><th id="4735">4735</th><td></td></tr>
<tr><th id="4736">4736</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="750Class" title='Class' data-type='unsigned int' data-ref="750Class" data-ref-filename="750Class">Class</dfn> = <a class="local col9 ref" href="#749MCID" title='MCID' data-ref="749MCID" data-ref-filename="749MCID">MCID</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc13getSchedClassEv" title='llvm::MCInstrDesc::getSchedClass' data-ref="_ZNK4llvm11MCInstrDesc13getSchedClassEv" data-ref-filename="_ZNK4llvm11MCInstrDesc13getSchedClassEv">getSchedClass</a>();</td></tr>
<tr><th id="4737">4737</th><td></td></tr>
<tr><th id="4738">4738</th><td>  <i>// For instructions with variable uops, use uops as latency.</i></td></tr>
<tr><th id="4739">4739</th><td>  <b>if</b> (!<a class="local col3 ref" href="#743ItinData" title='ItinData' data-ref="743ItinData" data-ref-filename="743ItinData">ItinData</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrItineraries.h.html#_ZNK4llvm18InstrItineraryData7isEmptyEv" title='llvm::InstrItineraryData::isEmpty' data-ref="_ZNK4llvm18InstrItineraryData7isEmptyEv" data-ref-filename="_ZNK4llvm18InstrItineraryData7isEmptyEv">isEmpty</a>() &amp;&amp; <a class="local col3 ref" href="#743ItinData" title='ItinData' data-ref="743ItinData" data-ref-filename="743ItinData">ItinData</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrItineraries.h.html#_ZNK4llvm18InstrItineraryData14getNumMicroOpsEj" title='llvm::InstrItineraryData::getNumMicroOps' data-ref="_ZNK4llvm18InstrItineraryData14getNumMicroOpsEj" data-ref-filename="_ZNK4llvm18InstrItineraryData14getNumMicroOpsEj">getNumMicroOps</a>(<a class="local col0 ref" href="#750Class" title='Class' data-ref="750Class" data-ref-filename="750Class">Class</a>) &lt; <var>0</var>)</td></tr>
<tr><th id="4740">4740</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZNK4llvm16ARMBaseInstrInfo14getNumMicroOpsEPKNS_18InstrItineraryDataERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::getNumMicroOps' data-ref="_ZNK4llvm16ARMBaseInstrInfo14getNumMicroOpsEPKNS_18InstrItineraryDataERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo14getNumMicroOpsEPKNS_18InstrItineraryDataERKNS_12MachineInstrE">getNumMicroOps</a>(<a class="local col3 ref" href="#743ItinData" title='ItinData' data-ref="743ItinData" data-ref-filename="743ItinData">ItinData</a>, <a class="local col4 ref" href="#744MI" title='MI' data-ref="744MI" data-ref-filename="744MI">MI</a>);</td></tr>
<tr><th id="4741">4741</th><td></td></tr>
<tr><th id="4742">4742</th><td>  <i>// For the common case, fall back on the itinerary's latency.</i></td></tr>
<tr><th id="4743">4743</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="751Latency" title='Latency' data-type='unsigned int' data-ref="751Latency" data-ref-filename="751Latency">Latency</dfn> = <a class="local col3 ref" href="#743ItinData" title='ItinData' data-ref="743ItinData" data-ref-filename="743ItinData">ItinData</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrItineraries.h.html#_ZNK4llvm18InstrItineraryData15getStageLatencyEj" title='llvm::InstrItineraryData::getStageLatency' data-ref="_ZNK4llvm18InstrItineraryData15getStageLatencyEj" data-ref-filename="_ZNK4llvm18InstrItineraryData15getStageLatencyEj">getStageLatency</a>(<a class="local col0 ref" href="#750Class" title='Class' data-ref="750Class" data-ref-filename="750Class">Class</a>);</td></tr>
<tr><th id="4744">4744</th><td></td></tr>
<tr><th id="4745">4745</th><td>  <i>// Adjust for dynamic def-side opcode variants not captured by the itinerary.</i></td></tr>
<tr><th id="4746">4746</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="752DefAlign" title='DefAlign' data-type='unsigned int' data-ref="752DefAlign" data-ref-filename="752DefAlign">DefAlign</dfn> =</td></tr>
<tr><th id="4747">4747</th><td>      <a class="local col4 ref" href="#744MI" title='MI' data-ref="744MI" data-ref-filename="744MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16hasOneMemOperandEv" title='llvm::MachineInstr::hasOneMemOperand' data-ref="_ZNK4llvm12MachineInstr16hasOneMemOperandEv" data-ref-filename="_ZNK4llvm12MachineInstr16hasOneMemOperandEv">hasOneMemOperand</a>() ? (*<a class="local col4 ref" href="#744MI" title='MI' data-ref="744MI" data-ref-filename="744MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv" data-ref-filename="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>())-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand8getAlignEv" title='llvm::MachineMemOperand::getAlign' data-ref="_ZNK4llvm17MachineMemOperand8getAlignEv" data-ref-filename="_ZNK4llvm17MachineMemOperand8getAlignEv">getAlign</a>().<a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZNK4llvm5Align5valueEv" title='llvm::Align::value' data-ref="_ZNK4llvm5Align5valueEv" data-ref-filename="_ZNK4llvm5Align5valueEv">value</a>() : <var>0</var>;</td></tr>
<tr><th id="4748">4748</th><td>  <em>int</em> <dfn class="local col3 decl" id="753Adj" title='Adj' data-type='int' data-ref="753Adj" data-ref-filename="753Adj">Adj</dfn> = <a class="tu ref fn" href="#_ZL16adjustDefLatencyRKN4llvm12ARMSubtargetERKNS_12MachineInstrERKNS_11MCInstrDescEj" title='adjustDefLatency' data-use='c' data-ref="_ZL16adjustDefLatencyRKN4llvm12ARMSubtargetERKNS_12MachineInstrERKNS_11MCInstrDescEj" data-ref-filename="_ZL16adjustDefLatencyRKN4llvm12ARMSubtargetERKNS_12MachineInstrERKNS_11MCInstrDescEj">adjustDefLatency</a>(<a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>, <a class="local col4 ref" href="#744MI" title='MI' data-ref="744MI" data-ref-filename="744MI">MI</a>, <a class="local col9 ref" href="#749MCID" title='MCID' data-ref="749MCID" data-ref-filename="749MCID">MCID</a>, <a class="local col2 ref" href="#752DefAlign" title='DefAlign' data-ref="752DefAlign" data-ref-filename="752DefAlign">DefAlign</a>);</td></tr>
<tr><th id="4749">4749</th><td>  <b>if</b> (<a class="local col3 ref" href="#753Adj" title='Adj' data-ref="753Adj" data-ref-filename="753Adj">Adj</a> &gt;= <var>0</var> || (<em>int</em>)<a class="local col1 ref" href="#751Latency" title='Latency' data-ref="751Latency" data-ref-filename="751Latency">Latency</a> &gt; -<a class="local col3 ref" href="#753Adj" title='Adj' data-ref="753Adj" data-ref-filename="753Adj">Adj</a>) {</td></tr>
<tr><th id="4750">4750</th><td>    <b>return</b> <a class="local col1 ref" href="#751Latency" title='Latency' data-ref="751Latency" data-ref-filename="751Latency">Latency</a> + <a class="local col3 ref" href="#753Adj" title='Adj' data-ref="753Adj" data-ref-filename="753Adj">Adj</a>;</td></tr>
<tr><th id="4751">4751</th><td>  }</td></tr>
<tr><th id="4752">4752</th><td>  <b>return</b> <a class="local col1 ref" href="#751Latency" title='Latency' data-ref="751Latency" data-ref-filename="751Latency">Latency</a>;</td></tr>
<tr><th id="4753">4753</th><td>}</td></tr>
<tr><th id="4754">4754</th><td></td></tr>
<tr><th id="4755">4755</th><td><em>int</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataEPNS_6SDNodeE" title='llvm::ARMBaseInstrInfo::getInstrLatency' data-ref="_ZNK4llvm16ARMBaseInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataEPNS_6SDNodeE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataEPNS_6SDNodeE">getInstrLatency</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData" data-ref-filename="llvm..InstrItineraryData">InstrItineraryData</a> *<dfn class="local col4 decl" id="754ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="754ItinData" data-ref-filename="754ItinData">ItinData</dfn>,</td></tr>
<tr><th id="4756">4756</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col5 decl" id="755Node" title='Node' data-type='llvm::SDNode *' data-ref="755Node" data-ref-filename="755Node">Node</dfn>) <em>const</em> {</td></tr>
<tr><th id="4757">4757</th><td>  <b>if</b> (!<a class="local col5 ref" href="#755Node" title='Node' data-ref="755Node" data-ref-filename="755Node">Node</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode15isMachineOpcodeEv" title='llvm::SDNode::isMachineOpcode' data-ref="_ZNK4llvm6SDNode15isMachineOpcodeEv" data-ref-filename="_ZNK4llvm6SDNode15isMachineOpcodeEv">isMachineOpcode</a>())</td></tr>
<tr><th id="4758">4758</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="4759">4759</th><td></td></tr>
<tr><th id="4760">4760</th><td>  <b>if</b> (!<a class="local col4 ref" href="#754ItinData" title='ItinData' data-ref="754ItinData" data-ref-filename="754ItinData">ItinData</a> || <a class="local col4 ref" href="#754ItinData" title='ItinData' data-ref="754ItinData" data-ref-filename="754ItinData">ItinData</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrItineraries.h.html#_ZNK4llvm18InstrItineraryData7isEmptyEv" title='llvm::InstrItineraryData::isEmpty' data-ref="_ZNK4llvm18InstrItineraryData7isEmptyEv" data-ref-filename="_ZNK4llvm18InstrItineraryData7isEmptyEv">isEmpty</a>())</td></tr>
<tr><th id="4761">4761</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="4762">4762</th><td></td></tr>
<tr><th id="4763">4763</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="756Opcode" title='Opcode' data-type='unsigned int' data-ref="756Opcode" data-ref-filename="756Opcode">Opcode</dfn> = <a class="local col5 ref" href="#755Node" title='Node' data-ref="755Node" data-ref-filename="755Node">Node</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv" data-ref-filename="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>();</td></tr>
<tr><th id="4764">4764</th><td>  <b>switch</b> (<a class="local col6 ref" href="#756Opcode" title='Opcode' data-ref="756Opcode" data-ref-filename="756Opcode">Opcode</a>) {</td></tr>
<tr><th id="4765">4765</th><td>  <b>default</b>:</td></tr>
<tr><th id="4766">4766</th><td>    <b>return</b> <a class="local col4 ref" href="#754ItinData" title='ItinData' data-ref="754ItinData" data-ref-filename="754ItinData">ItinData</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrItineraries.h.html#_ZNK4llvm18InstrItineraryData15getStageLatencyEj" title='llvm::InstrItineraryData::getStageLatency' data-ref="_ZNK4llvm18InstrItineraryData15getStageLatencyEj" data-ref-filename="_ZNK4llvm18InstrItineraryData15getStageLatencyEj">getStageLatency</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#756Opcode" title='Opcode' data-ref="756Opcode" data-ref-filename="756Opcode">Opcode</a>).<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc13getSchedClassEv" title='llvm::MCInstrDesc::getSchedClass' data-ref="_ZNK4llvm11MCInstrDesc13getSchedClassEv" data-ref-filename="_ZNK4llvm11MCInstrDesc13getSchedClassEv">getSchedClass</a>());</td></tr>
<tr><th id="4767">4767</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLDMQIA" title='llvm::ARM::VLDMQIA' data-ref="llvm::ARM::VLDMQIA" data-ref-filename="llvm..ARM..VLDMQIA">VLDMQIA</a>:</td></tr>
<tr><th id="4768">4768</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VSTMQIA" title='llvm::ARM::VSTMQIA' data-ref="llvm::ARM::VSTMQIA" data-ref-filename="llvm..ARM..VSTMQIA">VSTMQIA</a>:</td></tr>
<tr><th id="4769">4769</th><td>    <b>return</b> <var>2</var>;</td></tr>
<tr><th id="4770">4770</th><td>  }</td></tr>
<tr><th id="4771">4771</th><td>}</td></tr>
<tr><th id="4772">4772</th><td></td></tr>
<tr><th id="4773">4773</th><td><em>bool</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo21hasHighOperandLatencyERKNS_16TargetSchedModelEPKNS_19MachineRegisterInfoERKNS_12MachineInstrEjS9_j" title='llvm::ARMBaseInstrInfo::hasHighOperandLatency' data-ref="_ZNK4llvm16ARMBaseInstrInfo21hasHighOperandLatencyERKNS_16TargetSchedModelEPKNS_19MachineRegisterInfoERKNS_12MachineInstrEjS9_j" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo21hasHighOperandLatencyERKNS_16TargetSchedModelEPKNS_19MachineRegisterInfoERKNS_12MachineInstrEjS9_j">hasHighOperandLatency</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel" title='llvm::TargetSchedModel' data-ref="llvm::TargetSchedModel" data-ref-filename="llvm..TargetSchedModel">TargetSchedModel</a> &amp;<dfn class="local col7 decl" id="757SchedModel" title='SchedModel' data-type='const llvm::TargetSchedModel &amp;' data-ref="757SchedModel" data-ref-filename="757SchedModel">SchedModel</dfn>,</td></tr>
<tr><th id="4774">4774</th><td>                                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col8 decl" id="758MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="758MRI" data-ref-filename="758MRI">MRI</dfn>,</td></tr>
<tr><th id="4775">4775</th><td>                                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="759DefMI" title='DefMI' data-type='const llvm::MachineInstr &amp;' data-ref="759DefMI" data-ref-filename="759DefMI">DefMI</dfn>,</td></tr>
<tr><th id="4776">4776</th><td>                                             <em>unsigned</em> <dfn class="local col0 decl" id="760DefIdx" title='DefIdx' data-type='unsigned int' data-ref="760DefIdx" data-ref-filename="760DefIdx">DefIdx</dfn>,</td></tr>
<tr><th id="4777">4777</th><td>                                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="761UseMI" title='UseMI' data-type='const llvm::MachineInstr &amp;' data-ref="761UseMI" data-ref-filename="761UseMI">UseMI</dfn>,</td></tr>
<tr><th id="4778">4778</th><td>                                             <em>unsigned</em> <dfn class="local col2 decl" id="762UseIdx" title='UseIdx' data-type='unsigned int' data-ref="762UseIdx" data-ref-filename="762UseIdx">UseIdx</dfn>) <em>const</em> {</td></tr>
<tr><th id="4779">4779</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="763DDomain" title='DDomain' data-type='unsigned int' data-ref="763DDomain" data-ref-filename="763DDomain">DDomain</dfn> = <a class="local col9 ref" href="#759DefMI" title='DefMI' data-ref="759DefMI" data-ref-filename="759DefMI">DefMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::DomainMask" title='llvm::ARMII::DomainMask' data-ref="llvm::ARMII::DomainMask" data-ref-filename="llvm..ARMII..DomainMask">DomainMask</a>;</td></tr>
<tr><th id="4780">4780</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="764UDomain" title='UDomain' data-type='unsigned int' data-ref="764UDomain" data-ref-filename="764UDomain">UDomain</dfn> = <a class="local col1 ref" href="#761UseMI" title='UseMI' data-ref="761UseMI" data-ref-filename="761UseMI">UseMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::DomainMask" title='llvm::ARMII::DomainMask' data-ref="llvm::ARMII::DomainMask" data-ref-filename="llvm..ARMII..DomainMask">DomainMask</a>;</td></tr>
<tr><th id="4781">4781</th><td>  <b>if</b> (<a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget15nonpipelinedVFPEv" title='llvm::ARMSubtarget::nonpipelinedVFP' data-ref="_ZNK4llvm12ARMSubtarget15nonpipelinedVFPEv" data-ref-filename="_ZNK4llvm12ARMSubtarget15nonpipelinedVFPEv">nonpipelinedVFP</a>() &amp;&amp;</td></tr>
<tr><th id="4782">4782</th><td>      (<a class="local col3 ref" href="#763DDomain" title='DDomain' data-ref="763DDomain" data-ref-filename="763DDomain">DDomain</a> == <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::DomainVFP" title='llvm::ARMII::DomainVFP' data-ref="llvm::ARMII::DomainVFP" data-ref-filename="llvm..ARMII..DomainVFP">DomainVFP</a> || <a class="local col4 ref" href="#764UDomain" title='UDomain' data-ref="764UDomain" data-ref-filename="764UDomain">UDomain</a> == <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::DomainVFP" title='llvm::ARMII::DomainVFP' data-ref="llvm::ARMII::DomainVFP" data-ref-filename="llvm..ARMII..DomainVFP">DomainVFP</a>))</td></tr>
<tr><th id="4783">4783</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4784">4784</th><td></td></tr>
<tr><th id="4785">4785</th><td>  <i>// Hoist VFP / NEON instructions with 4 or higher latency.</i></td></tr>
<tr><th id="4786">4786</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="765Latency" title='Latency' data-type='unsigned int' data-ref="765Latency" data-ref-filename="765Latency">Latency</dfn> =</td></tr>
<tr><th id="4787">4787</th><td>      <a class="local col7 ref" href="#757SchedModel" title='SchedModel' data-ref="757SchedModel" data-ref-filename="757SchedModel">SchedModel</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel21computeOperandLatencyEPKNS_12MachineInstrEjS3_j" title='llvm::TargetSchedModel::computeOperandLatency' data-ref="_ZNK4llvm16TargetSchedModel21computeOperandLatencyEPKNS_12MachineInstrEjS3_j" data-ref-filename="_ZNK4llvm16TargetSchedModel21computeOperandLatencyEPKNS_12MachineInstrEjS3_j">computeOperandLatency</a>(&amp;<a class="local col9 ref" href="#759DefMI" title='DefMI' data-ref="759DefMI" data-ref-filename="759DefMI">DefMI</a>, <a class="local col0 ref" href="#760DefIdx" title='DefIdx' data-ref="760DefIdx" data-ref-filename="760DefIdx">DefIdx</a>, &amp;<a class="local col1 ref" href="#761UseMI" title='UseMI' data-ref="761UseMI" data-ref-filename="761UseMI">UseMI</a>, <a class="local col2 ref" href="#762UseIdx" title='UseIdx' data-ref="762UseIdx" data-ref-filename="762UseIdx">UseIdx</a>);</td></tr>
<tr><th id="4788">4788</th><td>  <b>if</b> (<a class="local col5 ref" href="#765Latency" title='Latency' data-ref="765Latency" data-ref-filename="765Latency">Latency</a> &lt;= <var>3</var>)</td></tr>
<tr><th id="4789">4789</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4790">4790</th><td>  <b>return</b> <a class="local col3 ref" href="#763DDomain" title='DDomain' data-ref="763DDomain" data-ref-filename="763DDomain">DDomain</a> == <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::DomainVFP" title='llvm::ARMII::DomainVFP' data-ref="llvm::ARMII::DomainVFP" data-ref-filename="llvm..ARMII..DomainVFP">DomainVFP</a> || <a class="local col3 ref" href="#763DDomain" title='DDomain' data-ref="763DDomain" data-ref-filename="763DDomain">DDomain</a> == <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::DomainNEON" title='llvm::ARMII::DomainNEON' data-ref="llvm::ARMII::DomainNEON" data-ref-filename="llvm..ARMII..DomainNEON">DomainNEON</a> ||</td></tr>
<tr><th id="4791">4791</th><td>         <a class="local col4 ref" href="#764UDomain" title='UDomain' data-ref="764UDomain" data-ref-filename="764UDomain">UDomain</a> == <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::DomainVFP" title='llvm::ARMII::DomainVFP' data-ref="llvm::ARMII::DomainVFP" data-ref-filename="llvm..ARMII..DomainVFP">DomainVFP</a> || <a class="local col4 ref" href="#764UDomain" title='UDomain' data-ref="764UDomain" data-ref-filename="764UDomain">UDomain</a> == <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::DomainNEON" title='llvm::ARMII::DomainNEON' data-ref="llvm::ARMII::DomainNEON" data-ref-filename="llvm..ARMII..DomainNEON">DomainNEON</a>;</td></tr>
<tr><th id="4792">4792</th><td>}</td></tr>
<tr><th id="4793">4793</th><td></td></tr>
<tr><th id="4794">4794</th><td><em>bool</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo16hasLowDefLatencyERKNS_16TargetSchedModelERKNS_12MachineInstrEj" title='llvm::ARMBaseInstrInfo::hasLowDefLatency' data-ref="_ZNK4llvm16ARMBaseInstrInfo16hasLowDefLatencyERKNS_16TargetSchedModelERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo16hasLowDefLatencyERKNS_16TargetSchedModelERKNS_12MachineInstrEj">hasLowDefLatency</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel" title='llvm::TargetSchedModel' data-ref="llvm::TargetSchedModel" data-ref-filename="llvm..TargetSchedModel">TargetSchedModel</a> &amp;<dfn class="local col6 decl" id="766SchedModel" title='SchedModel' data-type='const llvm::TargetSchedModel &amp;' data-ref="766SchedModel" data-ref-filename="766SchedModel">SchedModel</dfn>,</td></tr>
<tr><th id="4795">4795</th><td>                                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="767DefMI" title='DefMI' data-type='const llvm::MachineInstr &amp;' data-ref="767DefMI" data-ref-filename="767DefMI">DefMI</dfn>,</td></tr>
<tr><th id="4796">4796</th><td>                                        <em>unsigned</em> <dfn class="local col8 decl" id="768DefIdx" title='DefIdx' data-type='unsigned int' data-ref="768DefIdx" data-ref-filename="768DefIdx">DefIdx</dfn>) <em>const</em> {</td></tr>
<tr><th id="4797">4797</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData" data-ref-filename="llvm..InstrItineraryData">InstrItineraryData</a> *<dfn class="local col9 decl" id="769ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="769ItinData" data-ref-filename="769ItinData">ItinData</dfn> = <a class="local col6 ref" href="#766SchedModel" title='SchedModel' data-ref="766SchedModel" data-ref-filename="766SchedModel">SchedModel</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel19getInstrItinerariesEv" title='llvm::TargetSchedModel::getInstrItineraries' data-ref="_ZNK4llvm16TargetSchedModel19getInstrItinerariesEv" data-ref-filename="_ZNK4llvm16TargetSchedModel19getInstrItinerariesEv">getInstrItineraries</a>();</td></tr>
<tr><th id="4798">4798</th><td>  <b>if</b> (!<a class="local col9 ref" href="#769ItinData" title='ItinData' data-ref="769ItinData" data-ref-filename="769ItinData">ItinData</a> || <a class="local col9 ref" href="#769ItinData" title='ItinData' data-ref="769ItinData" data-ref-filename="769ItinData">ItinData</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrItineraries.h.html#_ZNK4llvm18InstrItineraryData7isEmptyEv" title='llvm::InstrItineraryData::isEmpty' data-ref="_ZNK4llvm18InstrItineraryData7isEmptyEv" data-ref-filename="_ZNK4llvm18InstrItineraryData7isEmptyEv">isEmpty</a>())</td></tr>
<tr><th id="4799">4799</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4800">4800</th><td></td></tr>
<tr><th id="4801">4801</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="770DDomain" title='DDomain' data-type='unsigned int' data-ref="770DDomain" data-ref-filename="770DDomain">DDomain</dfn> = <a class="local col7 ref" href="#767DefMI" title='DefMI' data-ref="767DefMI" data-ref-filename="767DefMI">DefMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::DomainMask" title='llvm::ARMII::DomainMask' data-ref="llvm::ARMII::DomainMask" data-ref-filename="llvm..ARMII..DomainMask">DomainMask</a>;</td></tr>
<tr><th id="4802">4802</th><td>  <b>if</b> (<a class="local col0 ref" href="#770DDomain" title='DDomain' data-ref="770DDomain" data-ref-filename="770DDomain">DDomain</a> == <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::DomainGeneral" title='llvm::ARMII::DomainGeneral' data-ref="llvm::ARMII::DomainGeneral" data-ref-filename="llvm..ARMII..DomainGeneral">DomainGeneral</a>) {</td></tr>
<tr><th id="4803">4803</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="771DefClass" title='DefClass' data-type='unsigned int' data-ref="771DefClass" data-ref-filename="771DefClass">DefClass</dfn> = <a class="local col7 ref" href="#767DefMI" title='DefMI' data-ref="767DefMI" data-ref-filename="767DefMI">DefMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc13getSchedClassEv" title='llvm::MCInstrDesc::getSchedClass' data-ref="_ZNK4llvm11MCInstrDesc13getSchedClassEv" data-ref-filename="_ZNK4llvm11MCInstrDesc13getSchedClassEv">getSchedClass</a>();</td></tr>
<tr><th id="4804">4804</th><td>    <em>int</em> <dfn class="local col2 decl" id="772DefCycle" title='DefCycle' data-type='int' data-ref="772DefCycle" data-ref-filename="772DefCycle">DefCycle</dfn> = <a class="local col9 ref" href="#769ItinData" title='ItinData' data-ref="769ItinData" data-ref-filename="769ItinData">ItinData</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrItineraries.h.html#_ZNK4llvm18InstrItineraryData15getOperandCycleEjj" title='llvm::InstrItineraryData::getOperandCycle' data-ref="_ZNK4llvm18InstrItineraryData15getOperandCycleEjj" data-ref-filename="_ZNK4llvm18InstrItineraryData15getOperandCycleEjj">getOperandCycle</a>(<a class="local col1 ref" href="#771DefClass" title='DefClass' data-ref="771DefClass" data-ref-filename="771DefClass">DefClass</a>, <a class="local col8 ref" href="#768DefIdx" title='DefIdx' data-ref="768DefIdx" data-ref-filename="768DefIdx">DefIdx</a>);</td></tr>
<tr><th id="4805">4805</th><td>    <b>return</b> (<a class="local col2 ref" href="#772DefCycle" title='DefCycle' data-ref="772DefCycle" data-ref-filename="772DefCycle">DefCycle</a> != -<var>1</var> &amp;&amp; <a class="local col2 ref" href="#772DefCycle" title='DefCycle' data-ref="772DefCycle" data-ref-filename="772DefCycle">DefCycle</a> &lt;= <var>2</var>);</td></tr>
<tr><th id="4806">4806</th><td>  }</td></tr>
<tr><th id="4807">4807</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4808">4808</th><td>}</td></tr>
<tr><th id="4809">4809</th><td></td></tr>
<tr><th id="4810">4810</th><td><em>bool</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo17verifyInstructionERKNS_12MachineInstrERNS_9StringRefE" title='llvm::ARMBaseInstrInfo::verifyInstruction' data-ref="_ZNK4llvm16ARMBaseInstrInfo17verifyInstructionERKNS_12MachineInstrERNS_9StringRefE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo17verifyInstructionERKNS_12MachineInstrERNS_9StringRefE">verifyInstruction</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="773MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="773MI" data-ref-filename="773MI">MI</dfn>,</td></tr>
<tr><th id="4811">4811</th><td>                                         <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> &amp;<dfn class="local col4 decl" id="774ErrInfo" title='ErrInfo' data-type='llvm::StringRef &amp;' data-ref="774ErrInfo" data-ref-filename="774ErrInfo">ErrInfo</dfn>) <em>const</em> {</td></tr>
<tr><th id="4812">4812</th><td>  <b>if</b> (<a class="ref fn" href="#_ZN4llvm24convertAddSubFlagsOpcodeEj" title='llvm::convertAddSubFlagsOpcode' data-ref="_ZN4llvm24convertAddSubFlagsOpcodeEj" data-ref-filename="_ZN4llvm24convertAddSubFlagsOpcodeEj">convertAddSubFlagsOpcode</a>(<a class="local col3 ref" href="#773MI" title='MI' data-ref="773MI" data-ref-filename="773MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())) {</td></tr>
<tr><th id="4813">4813</th><td>    <a class="local col4 ref" href="#774ErrInfo" title='ErrInfo' data-ref="774ErrInfo" data-ref-filename="774ErrInfo">ErrInfo</a> <a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_" data-ref-filename="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Pseudo flag setting opcodes only exist in Selection DAG"</q>;</td></tr>
<tr><th id="4814">4814</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4815">4815</th><td>  }</td></tr>
<tr><th id="4816">4816</th><td>  <b>if</b> (<a class="local col3 ref" href="#773MI" title='MI' data-ref="773MI" data-ref-filename="773MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tMOVr" title='llvm::ARM::tMOVr' data-ref="llvm::ARM::tMOVr" data-ref-filename="llvm..ARM..tMOVr">tMOVr</a> &amp;&amp; !<a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget8hasV6OpsEv" title='llvm::ARMSubtarget::hasV6Ops' data-ref="_ZNK4llvm12ARMSubtarget8hasV6OpsEv" data-ref-filename="_ZNK4llvm12ARMSubtarget8hasV6OpsEv">hasV6Ops</a>()) {</td></tr>
<tr><th id="4817">4817</th><td>    <i>// Make sure we don't generate a lo-lo mov that isn't supported.</i></td></tr>
<tr><th id="4818">4818</th><td>    <b>if</b> (!<span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::hGPRRegClass" title='llvm::ARM::hGPRRegClass' data-ref="llvm::ARM::hGPRRegClass" data-ref-filename="llvm..ARM..hGPRRegClass">hGPRRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="local col3 ref" href="#773MI" title='MI' data-ref="773MI" data-ref-filename="773MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) &amp;&amp;</td></tr>
<tr><th id="4819">4819</th><td>        !<span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::hGPRRegClass" title='llvm::ARM::hGPRRegClass' data-ref="llvm::ARM::hGPRRegClass" data-ref-filename="llvm..ARM..hGPRRegClass">hGPRRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="local col3 ref" href="#773MI" title='MI' data-ref="773MI" data-ref-filename="773MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="4820">4820</th><td>      <a class="local col4 ref" href="#774ErrInfo" title='ErrInfo' data-ref="774ErrInfo" data-ref-filename="774ErrInfo">ErrInfo</a> <a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_" data-ref-filename="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Non-flag-setting Thumb1 mov is v6-only"</q>;</td></tr>
<tr><th id="4821">4821</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4822">4822</th><td>    }</td></tr>
<tr><th id="4823">4823</th><td>  }</td></tr>
<tr><th id="4824">4824</th><td>  <b>if</b> (<a class="local col3 ref" href="#773MI" title='MI' data-ref="773MI" data-ref-filename="773MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tPUSH" title='llvm::ARM::tPUSH' data-ref="llvm::ARM::tPUSH" data-ref-filename="llvm..ARM..tPUSH">tPUSH</a> ||</td></tr>
<tr><th id="4825">4825</th><td>      <a class="local col3 ref" href="#773MI" title='MI' data-ref="773MI" data-ref-filename="773MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tPOP" title='llvm::ARM::tPOP' data-ref="llvm::ARM::tPOP" data-ref-filename="llvm..ARM..tPOP">tPOP</a> ||</td></tr>
<tr><th id="4826">4826</th><td>      <a class="local col3 ref" href="#773MI" title='MI' data-ref="773MI" data-ref-filename="773MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tPOP_RET" title='llvm::ARM::tPOP_RET' data-ref="llvm::ARM::tPOP_RET" data-ref-filename="llvm..ARM..tPOP_RET">tPOP_RET</a>) {</td></tr>
<tr><th id="4827">4827</th><td>    <b>for</b> (<em>int</em> <dfn class="local col5 decl" id="775i" title='i' data-type='int' data-ref="775i" data-ref-filename="775i">i</dfn> = <var>2</var>, <dfn class="local col6 decl" id="776e" title='e' data-type='int' data-ref="776e" data-ref-filename="776e">e</dfn> = <a class="local col3 ref" href="#773MI" title='MI' data-ref="773MI" data-ref-filename="773MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col5 ref" href="#775i" title='i' data-ref="775i" data-ref-filename="775i">i</a> &lt; <a class="local col6 ref" href="#776e" title='e' data-ref="776e" data-ref-filename="776e">e</a>; ++<a class="local col5 ref" href="#775i" title='i' data-ref="775i" data-ref-filename="775i">i</a>) {</td></tr>
<tr><th id="4828">4828</th><td>      <b>if</b> (<a class="local col3 ref" href="#773MI" title='MI' data-ref="773MI" data-ref-filename="773MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#775i" title='i' data-ref="775i" data-ref-filename="775i">i</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv" data-ref-filename="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>() ||</td></tr>
<tr><th id="4829">4829</th><td>          !<a class="local col3 ref" href="#773MI" title='MI' data-ref="773MI" data-ref-filename="773MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#775i" title='i' data-ref="775i" data-ref-filename="775i">i</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="4830">4830</th><td>        <b>continue</b>;</td></tr>
<tr><th id="4831">4831</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="777Reg" title='Reg' data-type='llvm::Register' data-ref="777Reg" data-ref-filename="777Reg">Reg</dfn> = <a class="local col3 ref" href="#773MI" title='MI' data-ref="773MI" data-ref-filename="773MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#775i" title='i' data-ref="775i" data-ref-filename="775i">i</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4832">4832</th><td>      <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#777Reg" title='Reg' data-ref="777Reg" data-ref-filename="777Reg">Reg</a> &lt; <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R0" title='llvm::ARM::R0' data-ref="llvm::ARM::R0" data-ref-filename="llvm..ARM..R0">R0</a> || <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#777Reg" title='Reg' data-ref="777Reg" data-ref-filename="777Reg">Reg</a> &gt; <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R7" title='llvm::ARM::R7' data-ref="llvm::ARM::R7" data-ref-filename="llvm..ARM..R7">R7</a>) {</td></tr>
<tr><th id="4833">4833</th><td>        <b>if</b> (!(<a class="local col3 ref" href="#773MI" title='MI' data-ref="773MI" data-ref-filename="773MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tPUSH" title='llvm::ARM::tPUSH' data-ref="llvm::ARM::tPUSH" data-ref-filename="llvm..ARM..tPUSH">tPUSH</a> &amp;&amp; <a class="local col7 ref" href="#777Reg" title='Reg' data-ref="777Reg" data-ref-filename="777Reg">Reg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::LR" title='llvm::ARM::LR' data-ref="llvm::ARM::LR" data-ref-filename="llvm..ARM..LR">LR</a>) &amp;&amp;</td></tr>
<tr><th id="4834">4834</th><td>            !(<a class="local col3 ref" href="#773MI" title='MI' data-ref="773MI" data-ref-filename="773MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tPOP_RET" title='llvm::ARM::tPOP_RET' data-ref="llvm::ARM::tPOP_RET" data-ref-filename="llvm..ARM..tPOP_RET">tPOP_RET</a> &amp;&amp; <a class="local col7 ref" href="#777Reg" title='Reg' data-ref="777Reg" data-ref-filename="777Reg">Reg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::PC" title='llvm::ARM::PC' data-ref="llvm::ARM::PC" data-ref-filename="llvm..ARM..PC">PC</a>)) {</td></tr>
<tr><th id="4835">4835</th><td>          <a class="local col4 ref" href="#774ErrInfo" title='ErrInfo' data-ref="774ErrInfo" data-ref-filename="774ErrInfo">ErrInfo</a> <a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_" data-ref-filename="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Unsupported register in Thumb1 push/pop"</q>;</td></tr>
<tr><th id="4836">4836</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4837">4837</th><td>        }</td></tr>
<tr><th id="4838">4838</th><td>      }</td></tr>
<tr><th id="4839">4839</th><td>    }</td></tr>
<tr><th id="4840">4840</th><td>  }</td></tr>
<tr><th id="4841">4841</th><td>  <b>if</b> (<a class="local col3 ref" href="#773MI" title='MI' data-ref="773MI" data-ref-filename="773MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VMOV_q_rr" title='llvm::ARM::MVE_VMOV_q_rr' data-ref="llvm::ARM::MVE_VMOV_q_rr" data-ref-filename="llvm..ARM..MVE_VMOV_q_rr">MVE_VMOV_q_rr</a>) {</td></tr>
<tr><th id="4842">4842</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.getOperand(<var>4</var>).isImm() &amp;&amp; MI.getOperand(<var>5</var>).isImm());</td></tr>
<tr><th id="4843">4843</th><td>    <b>if</b> ((<a class="local col3 ref" href="#773MI" title='MI' data-ref="773MI" data-ref-filename="773MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() != <var>2</var> &amp;&amp; <a class="local col3 ref" href="#773MI" title='MI' data-ref="773MI" data-ref-filename="773MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() != <var>3</var>) ||</td></tr>
<tr><th id="4844">4844</th><td>        <a class="local col3 ref" href="#773MI" title='MI' data-ref="773MI" data-ref-filename="773MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() != <a class="local col3 ref" href="#773MI" title='MI' data-ref="773MI" data-ref-filename="773MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>5</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() + <var>2</var>) {</td></tr>
<tr><th id="4845">4845</th><td>      <a class="local col4 ref" href="#774ErrInfo" title='ErrInfo' data-ref="774ErrInfo" data-ref-filename="774ErrInfo">ErrInfo</a> <a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_" data-ref-filename="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Incorrect array index for MVE_VMOV_q_rr"</q>;</td></tr>
<tr><th id="4846">4846</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4847">4847</th><td>    }</td></tr>
<tr><th id="4848">4848</th><td>  }</td></tr>
<tr><th id="4849">4849</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4850">4850</th><td>}</td></tr>
<tr><th id="4851">4851</th><td></td></tr>
<tr><th id="4852">4852</th><td><i>// LoadStackGuard has so far only been implemented for MachO. Different code</i></td></tr>
<tr><th id="4853">4853</th><td><i>// sequence is needed for other targets.</i></td></tr>
<tr><th id="4854">4854</th><td><em>void</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo24expandLoadStackGuardBaseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjj" title='llvm::ARMBaseInstrInfo::expandLoadStackGuardBase' data-ref="_ZNK4llvm16ARMBaseInstrInfo24expandLoadStackGuardBaseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjj" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo24expandLoadStackGuardBaseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjj">expandLoadStackGuardBase</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col8 decl" id="778MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="778MI" data-ref-filename="778MI">MI</dfn>,</td></tr>
<tr><th id="4855">4855</th><td>                                                <em>unsigned</em> <dfn class="local col9 decl" id="779LoadImmOpc" title='LoadImmOpc' data-type='unsigned int' data-ref="779LoadImmOpc" data-ref-filename="779LoadImmOpc">LoadImmOpc</dfn>,</td></tr>
<tr><th id="4856">4856</th><td>                                                <em>unsigned</em> <dfn class="local col0 decl" id="780LoadOpc" title='LoadOpc' data-type='unsigned int' data-ref="780LoadOpc" data-ref-filename="780LoadOpc">LoadOpc</dfn>) <em>const</em> {</td></tr>
<tr><th id="4857">4857</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!Subtarget.isROPI() &amp;&amp; !Subtarget.isRWPI() &amp;&amp;</td></tr>
<tr><th id="4858">4858</th><td>         <q>"ROPI/RWPI not currently supported with stack guard"</q>);</td></tr>
<tr><th id="4859">4859</th><td></td></tr>
<tr><th id="4860">4860</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="781MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="781MBB" data-ref-filename="781MBB">MBB</dfn> = *<a class="local col8 ref" href="#778MI" title='MI' data-ref="778MI" data-ref-filename="778MI">MI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="4861">4861</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <dfn class="local col2 decl" id="782DL" title='DL' data-type='llvm::DebugLoc' data-ref="782DL" data-ref-filename="782DL">DL</dfn> = <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_" data-ref-filename="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col8 ref" href="#778MI" title='MI' data-ref="778MI" data-ref-filename="778MI">MI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="4862">4862</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="783Reg" title='Reg' data-type='llvm::Register' data-ref="783Reg" data-ref-filename="783Reg">Reg</dfn> = <a class="local col8 ref" href="#778MI" title='MI' data-ref="778MI" data-ref-filename="778MI">MI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4863">4863</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue" data-ref-filename="llvm..GlobalValue">GlobalValue</a> *<dfn class="local col4 decl" id="784GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="784GV" data-ref-filename="784GV">GV</dfn> =</td></tr>
<tr><th id="4864">4864</th><td>      <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue" data-ref-filename="llvm..GlobalValue">GlobalValue</a>&gt;((*<a class="local col8 ref" href="#778MI" title='MI' data-ref="778MI" data-ref-filename="778MI">MI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv" data-ref-filename="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>())-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand8getValueEv" title='llvm::MachineMemOperand::getValue' data-ref="_ZNK4llvm17MachineMemOperand8getValueEv" data-ref-filename="_ZNK4llvm17MachineMemOperand8getValueEv">getValue</a>());</td></tr>
<tr><th id="4865">4865</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1Ev" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1Ev" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1Ev"></a><dfn class="local col5 decl" id="785MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="785MIB" data-ref-filename="785MIB">MIB</dfn>;</td></tr>
<tr><th id="4866">4866</th><td></td></tr>
<tr><th id="4867">4867</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#781MBB" title='MBB' data-ref="781MBB" data-ref-filename="781MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#778MI" title='MI' data-ref="778MI" data-ref-filename="778MI">MI</a>, <a class="local col2 ref" href="#782DL" title='DL' data-ref="782DL" data-ref-filename="782DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#779LoadImmOpc" title='LoadImmOpc' data-ref="779LoadImmOpc" data-ref-filename="779LoadImmOpc">LoadImmOpc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#783Reg" title='Reg' data-ref="783Reg" data-ref-filename="783Reg">Reg</a>)</td></tr>
<tr><th id="4868">4868</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" title='llvm::MachineInstrBuilder::addGlobalAddress' data-ref="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj">addGlobalAddress</a>(<a class="local col4 ref" href="#784GV" title='GV' data-ref="784GV" data-ref-filename="784GV">GV</a>, <var>0</var>, <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::MO_NONLAZY" title='llvm::ARMII::MO_NONLAZY' data-ref="llvm::ARMII::MO_NONLAZY" data-ref-filename="llvm..ARMII..MO_NONLAZY">MO_NONLAZY</a>);</td></tr>
<tr><th id="4869">4869</th><td></td></tr>
<tr><th id="4870">4870</th><td>  <b>if</b> (<a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget18isGVIndirectSymbolEPKNS_11GlobalValueE" title='llvm::ARMSubtarget::isGVIndirectSymbol' data-ref="_ZNK4llvm12ARMSubtarget18isGVIndirectSymbolEPKNS_11GlobalValueE" data-ref-filename="_ZNK4llvm12ARMSubtarget18isGVIndirectSymbolEPKNS_11GlobalValueE">isGVIndirectSymbol</a>(<a class="local col4 ref" href="#784GV" title='GV' data-ref="784GV" data-ref-filename="784GV">GV</a>)) {</td></tr>
<tr><th id="4871">4871</th><td>    <a class="local col5 ref" href="#785MIB" title='MIB' data-ref="785MIB" data-ref-filename="785MIB">MIB</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSEOS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSEOS0_">=</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#781MBB" title='MBB' data-ref="781MBB" data-ref-filename="781MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#778MI" title='MI' data-ref="778MI" data-ref-filename="778MI">MI</a>, <a class="local col2 ref" href="#782DL" title='DL' data-ref="782DL" data-ref-filename="782DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col0 ref" href="#780LoadOpc" title='LoadOpc' data-ref="780LoadOpc" data-ref-filename="780LoadOpc">LoadOpc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#783Reg" title='Reg' data-ref="783Reg" data-ref-filename="783Reg">Reg</a>);</td></tr>
<tr><th id="4872">4872</th><td>    <a class="local col5 ref" href="#785MIB" title='MIB' data-ref="785MIB" data-ref-filename="785MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#783Reg" title='Reg' data-ref="783Reg" data-ref-filename="783Reg">Reg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="4873">4873</th><td>    <em>auto</em> <dfn class="local col6 decl" id="786Flags" title='Flags' data-type='llvm::MachineMemOperand::Flags' data-ref="786Flags" data-ref-filename="786Flags">Flags</dfn> = <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::MOLoad" title='llvm::MachineMemOperand::MOLoad' data-ref="llvm::MachineMemOperand::MOLoad" data-ref-filename="llvm..MachineMemOperand..MOLoad">MOLoad</a> <a class="ref fn" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailorET_S1_" title='llvm::BitmaskEnumDetail::operator|' data-ref="_ZN4llvm17BitmaskEnumDetailorET_S1_" data-ref-filename="_ZN4llvm17BitmaskEnumDetailorET_S1_">|</a></td></tr>
<tr><th id="4874">4874</th><td>                 <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::MODereferenceable" title='llvm::MachineMemOperand::MODereferenceable' data-ref="llvm::MachineMemOperand::MODereferenceable" data-ref-filename="llvm..MachineMemOperand..MODereferenceable">MODereferenceable</a> <a class="ref fn" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailorET_S1_" title='llvm::BitmaskEnumDetail::operator|' data-ref="_ZN4llvm17BitmaskEnumDetailorET_S1_" data-ref-filename="_ZN4llvm17BitmaskEnumDetailorET_S1_">|</a></td></tr>
<tr><th id="4875">4875</th><td>                 <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::MOInvariant" title='llvm::MachineMemOperand::MOInvariant' data-ref="llvm::MachineMemOperand::MOInvariant" data-ref-filename="llvm..MachineMemOperand..MOInvariant">MOInvariant</a>;</td></tr>
<tr><th id="4876">4876</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *<dfn class="local col7 decl" id="787MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="787MMO" data-ref-filename="787MMO">MMO</dfn> = <a class="local col1 ref" href="#781MBB" title='MBB' data-ref="781MBB" data-ref-filename="781MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_" data-ref-filename="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_">getMachineMemOperand</a>(</td></tr>
<tr><th id="4877">4877</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo" data-ref-filename="llvm..MachinePointerInfo">MachinePointerInfo</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfo6getGOTERNS_15MachineFunctionE" title='llvm::MachinePointerInfo::getGOT' data-ref="_ZN4llvm18MachinePointerInfo6getGOTERNS_15MachineFunctionE" data-ref-filename="_ZN4llvm18MachinePointerInfo6getGOTERNS_15MachineFunctionE">getGOT</a>(<span class='refarg'>*<a class="local col1 ref" href="#781MBB" title='MBB' data-ref="781MBB" data-ref-filename="781MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()</span>), <a class="local col6 ref" href="#786Flags" title='Flags' data-ref="786Flags" data-ref-filename="786Flags">Flags</a>, <var>4</var>, <a class="type" href="../../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a><a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1Em" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1Em" data-ref-filename="_ZN4llvm5AlignC1Em">(</a><var>4</var>));</td></tr>
<tr><th id="4878">4878</th><td>    <a class="local col5 ref" href="#785MIB" title='MIB' data-ref="785MIB" data-ref-filename="785MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col7 ref" href="#787MMO" title='MMO' data-ref="787MMO" data-ref-filename="787MMO">MMO</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="4879">4879</th><td>  }</td></tr>
<tr><th id="4880">4880</th><td></td></tr>
<tr><th id="4881">4881</th><td>  <a class="local col5 ref" href="#785MIB" title='MIB' data-ref="785MIB" data-ref-filename="785MIB">MIB</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSEOS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSEOS0_">=</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#781MBB" title='MBB' data-ref="781MBB" data-ref-filename="781MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#778MI" title='MI' data-ref="778MI" data-ref-filename="778MI">MI</a>, <a class="local col2 ref" href="#782DL" title='DL' data-ref="782DL" data-ref-filename="782DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col0 ref" href="#780LoadOpc" title='LoadOpc' data-ref="780LoadOpc" data-ref-filename="780LoadOpc">LoadOpc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#783Reg" title='Reg' data-ref="783Reg" data-ref-filename="783Reg">Reg</a>);</td></tr>
<tr><th id="4882">4882</th><td>  <a class="local col5 ref" href="#785MIB" title='MIB' data-ref="785MIB" data-ref-filename="785MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#783Reg" title='Reg' data-ref="783Reg" data-ref-filename="783Reg">Reg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>)</td></tr>
<tr><th id="4883">4883</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="4884">4884</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" title='llvm::MachineInstrBuilder::cloneMemRefs' data-ref="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE">cloneMemRefs</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#778MI" title='MI' data-ref="778MI" data-ref-filename="778MI">MI</a>)</td></tr>
<tr><th id="4885">4885</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="4886">4886</th><td>}</td></tr>
<tr><th id="4887">4887</th><td></td></tr>
<tr><th id="4888">4888</th><td><em>bool</em></td></tr>
<tr><th id="4889">4889</th><td><a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo18isFpMLxInstructionEjRjS1_RbS2_" title='llvm::ARMBaseInstrInfo::isFpMLxInstruction' data-ref="_ZNK4llvm16ARMBaseInstrInfo18isFpMLxInstructionEjRjS1_RbS2_" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo18isFpMLxInstructionEjRjS1_RbS2_">isFpMLxInstruction</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="788Opcode" title='Opcode' data-type='unsigned int' data-ref="788Opcode" data-ref-filename="788Opcode">Opcode</dfn>, <em>unsigned</em> &amp;<dfn class="local col9 decl" id="789MulOpc" title='MulOpc' data-type='unsigned int &amp;' data-ref="789MulOpc" data-ref-filename="789MulOpc">MulOpc</dfn>,</td></tr>
<tr><th id="4890">4890</th><td>                                     <em>unsigned</em> &amp;<dfn class="local col0 decl" id="790AddSubOpc" title='AddSubOpc' data-type='unsigned int &amp;' data-ref="790AddSubOpc" data-ref-filename="790AddSubOpc">AddSubOpc</dfn>,</td></tr>
<tr><th id="4891">4891</th><td>                                     <em>bool</em> &amp;<dfn class="local col1 decl" id="791NegAcc" title='NegAcc' data-type='bool &amp;' data-ref="791NegAcc" data-ref-filename="791NegAcc">NegAcc</dfn>, <em>bool</em> &amp;<dfn class="local col2 decl" id="792HasLane" title='HasLane' data-type='bool &amp;' data-ref="792HasLane" data-ref-filename="792HasLane">HasLane</dfn>) <em>const</em> {</td></tr>
<tr><th id="4892">4892</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap" data-ref-filename="llvm..DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;::<a class="typedef" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{unsignedint,unsignedint,llvm::DenseMapInfo{unsignedint},llvm::detail::DenseMapPair{unsignedint,unsignedint}},unsigne8054208" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;unsigned int, unsigned int, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, unsigned int&gt; &gt;, unsigned int, unsigned int, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, unsigned int&gt; &gt;::const_iterator' data-type='DenseMapIterator&lt;unsigned int, unsigned int, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, unsigned int&gt;, true&gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{unsignedint,unsignedint,llvm::DenseMapInfo{unsignedint},llvm::detail::DenseMapPair{unsignedint,unsignedint}},unsigne8054208" data-ref-filename="llvm..DenseMapBase{llvm..DenseMap{unsignedint,unsignedint,llvm..DenseMapInfo{unsignedint},llvm..detail..DenseMapPair{unsignedint,unsignedint}},unsigne8054208">const_iterator</a> <dfn class="local col3 decl" id="793I" title='I' data-type='DenseMap&lt;unsigned int, unsigned int&gt;::const_iterator' data-ref="793I" data-ref-filename="793I">I</dfn> = <a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::MLxEntryMap" title='llvm::ARMBaseInstrInfo::MLxEntryMap' data-ref="llvm::ARMBaseInstrInfo::MLxEntryMap" data-ref-filename="llvm..ARMBaseInstrInfo..MLxEntryMap">MLxEntryMap</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZNK4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" data-ref-filename="_ZNK4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col8 ref" href="#788Opcode" title='Opcode' data-ref="788Opcode" data-ref-filename="788Opcode">Opcode</a>);</td></tr>
<tr><th id="4893">4893</th><td>  <b>if</b> (<a class="local col3 ref" href="#793I" title='I' data-ref="793I" data-ref-filename="793I">I</a> <a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvmeqERKNS_16DenseMapIteratorIT_T0_T1_T2_XT3_EEES8_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_16DenseMapIteratorIT_T0_T1_T2_XT3_EEES8_" data-ref-filename="_ZN4llvmeqERKNS_16DenseMapIteratorIT_T0_T1_T2_XT3_EEES8_">==</a> <a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::MLxEntryMap" title='llvm::ARMBaseInstrInfo::MLxEntryMap' data-ref="llvm::ARMBaseInstrInfo::MLxEntryMap" data-ref-filename="llvm..ARMBaseInstrInfo..MLxEntryMap">MLxEntryMap</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZNK4llvm12DenseMapBase3endEv" data-ref-filename="_ZNK4llvm12DenseMapBase3endEv">end</a>())</td></tr>
<tr><th id="4894">4894</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4895">4895</th><td></td></tr>
<tr><th id="4896">4896</th><td>  <em>const</em> <a class="type" href="#ARM_MLxEntry" title='ARM_MLxEntry' data-ref="ARM_MLxEntry" data-ref-filename="ARM_MLxEntry">ARM_MLxEntry</a> &amp;<dfn class="local col4 decl" id="794Entry" title='Entry' data-type='const ARM_MLxEntry &amp;' data-ref="794Entry" data-ref-filename="794Entry">Entry</dfn> = <a class="tu ref" href="#ARM_MLxTable" title='ARM_MLxTable' data-use='r' data-ref="ARM_MLxTable" data-ref-filename="ARM_MLxTable">ARM_MLxTable</a>[<a class="local col3 ref" href="#793I" title='I' data-ref="793I" data-ref-filename="793I">I</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv" data-ref-filename="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><span class='ref field' title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>];</td></tr>
<tr><th id="4897">4897</th><td>  <a class="local col9 ref" href="#789MulOpc" title='MulOpc' data-ref="789MulOpc" data-ref-filename="789MulOpc">MulOpc</a> = <a class="local col4 ref" href="#794Entry" title='Entry' data-ref="794Entry" data-ref-filename="794Entry">Entry</a>.<a class="tu ref field" href="#ARM_MLxEntry::MulOpc" title='ARM_MLxEntry::MulOpc' data-use='r' data-ref="ARM_MLxEntry::MulOpc" data-ref-filename="ARM_MLxEntry..MulOpc">MulOpc</a>;</td></tr>
<tr><th id="4898">4898</th><td>  <a class="local col0 ref" href="#790AddSubOpc" title='AddSubOpc' data-ref="790AddSubOpc" data-ref-filename="790AddSubOpc">AddSubOpc</a> = <a class="local col4 ref" href="#794Entry" title='Entry' data-ref="794Entry" data-ref-filename="794Entry">Entry</a>.<a class="tu ref field" href="#ARM_MLxEntry::AddSubOpc" title='ARM_MLxEntry::AddSubOpc' data-use='r' data-ref="ARM_MLxEntry::AddSubOpc" data-ref-filename="ARM_MLxEntry..AddSubOpc">AddSubOpc</a>;</td></tr>
<tr><th id="4899">4899</th><td>  <a class="local col1 ref" href="#791NegAcc" title='NegAcc' data-ref="791NegAcc" data-ref-filename="791NegAcc">NegAcc</a> = <a class="local col4 ref" href="#794Entry" title='Entry' data-ref="794Entry" data-ref-filename="794Entry">Entry</a>.<a class="tu ref field" href="#ARM_MLxEntry::NegAcc" title='ARM_MLxEntry::NegAcc' data-use='r' data-ref="ARM_MLxEntry::NegAcc" data-ref-filename="ARM_MLxEntry..NegAcc">NegAcc</a>;</td></tr>
<tr><th id="4900">4900</th><td>  <a class="local col2 ref" href="#792HasLane" title='HasLane' data-ref="792HasLane" data-ref-filename="792HasLane">HasLane</a> = <a class="local col4 ref" href="#794Entry" title='Entry' data-ref="794Entry" data-ref-filename="794Entry">Entry</a>.<a class="tu ref field" href="#ARM_MLxEntry::HasLane" title='ARM_MLxEntry::HasLane' data-use='r' data-ref="ARM_MLxEntry::HasLane" data-ref-filename="ARM_MLxEntry..HasLane">HasLane</a>;</td></tr>
<tr><th id="4901">4901</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4902">4902</th><td>}</td></tr>
<tr><th id="4903">4903</th><td></td></tr>
<tr><th id="4904">4904</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="4905">4905</th><td><i>// Execution domains.</i></td></tr>
<tr><th id="4906">4906</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="4907">4907</th><td><i>//</i></td></tr>
<tr><th id="4908">4908</th><td><i>// Some instructions go down the NEON pipeline, some go down the VFP pipeline,</i></td></tr>
<tr><th id="4909">4909</th><td><i>// and some can go down both.  The vmov instructions go down the VFP pipeline,</i></td></tr>
<tr><th id="4910">4910</th><td><i>// but they can be changed to vorr equivalents that are executed by the NEON</i></td></tr>
<tr><th id="4911">4911</th><td><i>// pipeline.</i></td></tr>
<tr><th id="4912">4912</th><td><i>//</i></td></tr>
<tr><th id="4913">4913</th><td><i>// We use the following execution domain numbering:</i></td></tr>
<tr><th id="4914">4914</th><td><i>//</i></td></tr>
<tr><th id="4915">4915</th><td><b>enum</b> <dfn class="type def" id="ARMExeDomain" title='ARMExeDomain' data-ref="ARMExeDomain" data-ref-filename="ARMExeDomain">ARMExeDomain</dfn> {</td></tr>
<tr><th id="4916">4916</th><td>  <dfn class="enum" id="ExeGeneric" title='ExeGeneric' data-ref="ExeGeneric" data-ref-filename="ExeGeneric">ExeGeneric</dfn> = <var>0</var>,</td></tr>
<tr><th id="4917">4917</th><td>  <dfn class="enum" id="ExeVFP" title='ExeVFP' data-ref="ExeVFP" data-ref-filename="ExeVFP">ExeVFP</dfn> = <var>1</var>,</td></tr>
<tr><th id="4918">4918</th><td>  <dfn class="enum" id="ExeNEON" title='ExeNEON' data-ref="ExeNEON" data-ref-filename="ExeNEON">ExeNEON</dfn> = <var>2</var></td></tr>
<tr><th id="4919">4919</th><td>};</td></tr>
<tr><th id="4920">4920</th><td></td></tr>
<tr><th id="4921">4921</th><td><i>//</i></td></tr>
<tr><th id="4922">4922</th><td><i>// Also see ARMInstrFormats.td and Domain* enums in ARMBaseInfo.h</i></td></tr>
<tr><th id="4923">4923</th><td><i>//</i></td></tr>
<tr><th id="4924">4924</th><td><span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>&gt;</td></tr>
<tr><th id="4925">4925</th><td><a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo18getExecutionDomainERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::getExecutionDomain' data-ref="_ZNK4llvm16ARMBaseInstrInfo18getExecutionDomainERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo18getExecutionDomainERKNS_12MachineInstrE">getExecutionDomain</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="795MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="795MI" data-ref-filename="795MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="4926">4926</th><td>  <i>// If we don't have access to NEON instructions then we won't be able</i></td></tr>
<tr><th id="4927">4927</th><td><i>  // to swizzle anything to the NEON domain. Check to make sure.</i></td></tr>
<tr><th id="4928">4928</th><td>  <b>if</b> (<a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7hasNEONEv" title='llvm::ARMSubtarget::hasNEON' data-ref="_ZNK4llvm12ARMSubtarget7hasNEONEv" data-ref-filename="_ZNK4llvm12ARMSubtarget7hasNEONEv">hasNEON</a>()) {</td></tr>
<tr><th id="4929">4929</th><td>    <i>// VMOVD, VMOVRS and VMOVSR are VFP instructions, but can be changed to NEON</i></td></tr>
<tr><th id="4930">4930</th><td><i>    // if they are not predicated.</i></td></tr>
<tr><th id="4931">4931</th><td>    <b>if</b> (<a class="local col5 ref" href="#795MI" title='MI' data-ref="795MI" data-ref-filename="795MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMOVD" title='llvm::ARM::VMOVD' data-ref="llvm::ARM::VMOVD" data-ref-filename="llvm..ARM..VMOVD">VMOVD</a> &amp;&amp; !<a class="virtual member fn" href="#_ZNK4llvm16ARMBaseInstrInfo12isPredicatedERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::isPredicated' data-ref="_ZNK4llvm16ARMBaseInstrInfo12isPredicatedERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo12isPredicatedERKNS_12MachineInstrE">isPredicated</a>(<a class="local col5 ref" href="#795MI" title='MI' data-ref="795MI" data-ref-filename="795MI">MI</a>))</td></tr>
<tr><th id="4932">4932</th><td>      <b>return</b> <span class='ref fn fake' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E"></span><span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<a class="enum" href="#ExeVFP" title='ExeVFP' data-ref="ExeVFP" data-ref-filename="ExeVFP">ExeVFP</a>, (<var>1</var> &lt;&lt; <a class="enum" href="#ExeVFP" title='ExeVFP' data-ref="ExeVFP" data-ref-filename="ExeVFP">ExeVFP</a>) | (<var>1</var> &lt;&lt; <a class="enum" href="#ExeNEON" title='ExeNEON' data-ref="ExeNEON" data-ref-filename="ExeNEON">ExeNEON</a>));</td></tr>
<tr><th id="4933">4933</th><td></td></tr>
<tr><th id="4934">4934</th><td>    <i>// CortexA9 is particularly picky about mixing the two and wants these</i></td></tr>
<tr><th id="4935">4935</th><td><i>    // converted.</i></td></tr>
<tr><th id="4936">4936</th><td>    <b>if</b> (<a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget16useNEONForFPMovsEv" title='llvm::ARMSubtarget::useNEONForFPMovs' data-ref="_ZNK4llvm12ARMSubtarget16useNEONForFPMovsEv" data-ref-filename="_ZNK4llvm12ARMSubtarget16useNEONForFPMovsEv">useNEONForFPMovs</a>() &amp;&amp; !<a class="virtual member fn" href="#_ZNK4llvm16ARMBaseInstrInfo12isPredicatedERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::isPredicated' data-ref="_ZNK4llvm16ARMBaseInstrInfo12isPredicatedERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo12isPredicatedERKNS_12MachineInstrE">isPredicated</a>(<a class="local col5 ref" href="#795MI" title='MI' data-ref="795MI" data-ref-filename="795MI">MI</a>) &amp;&amp;</td></tr>
<tr><th id="4937">4937</th><td>        (<a class="local col5 ref" href="#795MI" title='MI' data-ref="795MI" data-ref-filename="795MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMOVRS" title='llvm::ARM::VMOVRS' data-ref="llvm::ARM::VMOVRS" data-ref-filename="llvm..ARM..VMOVRS">VMOVRS</a> || <a class="local col5 ref" href="#795MI" title='MI' data-ref="795MI" data-ref-filename="795MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMOVSR" title='llvm::ARM::VMOVSR' data-ref="llvm::ARM::VMOVSR" data-ref-filename="llvm..ARM..VMOVSR">VMOVSR</a> ||</td></tr>
<tr><th id="4938">4938</th><td>         <a class="local col5 ref" href="#795MI" title='MI' data-ref="795MI" data-ref-filename="795MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMOVS" title='llvm::ARM::VMOVS' data-ref="llvm::ARM::VMOVS" data-ref-filename="llvm..ARM..VMOVS">VMOVS</a>))</td></tr>
<tr><th id="4939">4939</th><td>      <b>return</b> <span class='ref fn fake' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E"></span><span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<a class="enum" href="#ExeVFP" title='ExeVFP' data-ref="ExeVFP" data-ref-filename="ExeVFP">ExeVFP</a>, (<var>1</var> &lt;&lt; <a class="enum" href="#ExeVFP" title='ExeVFP' data-ref="ExeVFP" data-ref-filename="ExeVFP">ExeVFP</a>) | (<var>1</var> &lt;&lt; <a class="enum" href="#ExeNEON" title='ExeNEON' data-ref="ExeNEON" data-ref-filename="ExeNEON">ExeNEON</a>));</td></tr>
<tr><th id="4940">4940</th><td>  }</td></tr>
<tr><th id="4941">4941</th><td>  <i>// No other instructions can be swizzled, so just determine their domain.</i></td></tr>
<tr><th id="4942">4942</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="796Domain" title='Domain' data-type='unsigned int' data-ref="796Domain" data-ref-filename="796Domain">Domain</dfn> = <a class="local col5 ref" href="#795MI" title='MI' data-ref="795MI" data-ref-filename="795MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::DomainMask" title='llvm::ARMII::DomainMask' data-ref="llvm::ARMII::DomainMask" data-ref-filename="llvm..ARMII..DomainMask">DomainMask</a>;</td></tr>
<tr><th id="4943">4943</th><td></td></tr>
<tr><th id="4944">4944</th><td>  <b>if</b> (<a class="local col6 ref" href="#796Domain" title='Domain' data-ref="796Domain" data-ref-filename="796Domain">Domain</a> &amp; <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::DomainNEON" title='llvm::ARMII::DomainNEON' data-ref="llvm::ARMII::DomainNEON" data-ref-filename="llvm..ARMII..DomainNEON">DomainNEON</a>)</td></tr>
<tr><th id="4945">4945</th><td>    <b>return</b> <span class='ref fn fake' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E"></span><span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<a class="enum" href="#ExeNEON" title='ExeNEON' data-ref="ExeNEON" data-ref-filename="ExeNEON">ExeNEON</a>, <var>0</var>);</td></tr>
<tr><th id="4946">4946</th><td></td></tr>
<tr><th id="4947">4947</th><td>  <i>// Certain instructions can go either way on Cortex-A8.</i></td></tr>
<tr><th id="4948">4948</th><td><i>  // Treat them as NEON instructions.</i></td></tr>
<tr><th id="4949">4949</th><td>  <b>if</b> ((<a class="local col6 ref" href="#796Domain" title='Domain' data-ref="796Domain" data-ref-filename="796Domain">Domain</a> &amp; <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::DomainNEONA8" title='llvm::ARMII::DomainNEONA8' data-ref="llvm::ARMII::DomainNEONA8" data-ref-filename="llvm..ARMII..DomainNEONA8">DomainNEONA8</a>) &amp;&amp; <a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget10isCortexA8Ev" title='llvm::ARMSubtarget::isCortexA8' data-ref="_ZNK4llvm12ARMSubtarget10isCortexA8Ev" data-ref-filename="_ZNK4llvm12ARMSubtarget10isCortexA8Ev">isCortexA8</a>())</td></tr>
<tr><th id="4950">4950</th><td>    <b>return</b> <span class='ref fn fake' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E"></span><span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<a class="enum" href="#ExeNEON" title='ExeNEON' data-ref="ExeNEON" data-ref-filename="ExeNEON">ExeNEON</a>, <var>0</var>);</td></tr>
<tr><th id="4951">4951</th><td></td></tr>
<tr><th id="4952">4952</th><td>  <b>if</b> (<a class="local col6 ref" href="#796Domain" title='Domain' data-ref="796Domain" data-ref-filename="796Domain">Domain</a> &amp; <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::DomainVFP" title='llvm::ARMII::DomainVFP' data-ref="llvm::ARMII::DomainVFP" data-ref-filename="llvm..ARMII..DomainVFP">DomainVFP</a>)</td></tr>
<tr><th id="4953">4953</th><td>    <b>return</b> <span class='ref fn fake' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E"></span><span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<a class="enum" href="#ExeVFP" title='ExeVFP' data-ref="ExeVFP" data-ref-filename="ExeVFP">ExeVFP</a>, <var>0</var>);</td></tr>
<tr><th id="4954">4954</th><td></td></tr>
<tr><th id="4955">4955</th><td>  <b>return</b> <span class='ref fn fake' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E"></span><span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<a class="enum" href="#ExeGeneric" title='ExeGeneric' data-ref="ExeGeneric" data-ref-filename="ExeGeneric">ExeGeneric</a>, <var>0</var>);</td></tr>
<tr><th id="4956">4956</th><td>}</td></tr>
<tr><th id="4957">4957</th><td></td></tr>
<tr><th id="4958">4958</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZL27getCorrespondingDRegAndLanePKN4llvm18TargetRegisterInfoEjRj" title='getCorrespondingDRegAndLane' data-type='unsigned int getCorrespondingDRegAndLane(const llvm::TargetRegisterInfo * TRI, unsigned int SReg, unsigned int &amp; Lane)' data-ref="_ZL27getCorrespondingDRegAndLanePKN4llvm18TargetRegisterInfoEjRj" data-ref-filename="_ZL27getCorrespondingDRegAndLanePKN4llvm18TargetRegisterInfoEjRj">getCorrespondingDRegAndLane</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col7 decl" id="797TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="797TRI" data-ref-filename="797TRI">TRI</dfn>,</td></tr>
<tr><th id="4959">4959</th><td>                                            <em>unsigned</em> <dfn class="local col8 decl" id="798SReg" title='SReg' data-type='unsigned int' data-ref="798SReg" data-ref-filename="798SReg">SReg</dfn>, <em>unsigned</em> &amp;<dfn class="local col9 decl" id="799Lane" title='Lane' data-type='unsigned int &amp;' data-ref="799Lane" data-ref-filename="799Lane">Lane</dfn>) {</td></tr>
<tr><th id="4960">4960</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="800DReg" title='DReg' data-type='unsigned int' data-ref="800DReg" data-ref-filename="800DReg">DReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col7 ref" href="#797TRI" title='TRI' data-ref="797TRI" data-ref-filename="797TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getMatchingSuperReg' data-ref="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE">getMatchingSuperReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col8 ref" href="#798SReg" title='SReg' data-ref="798SReg" data-ref-filename="798SReg">SReg</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::ssub_0" title='llvm::ARM::ssub_0' data-ref="llvm::ARM::ssub_0" data-ref-filename="llvm..ARM..ssub_0">ssub_0</a>, &amp;<span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::DPRRegClass" title='llvm::ARM::DPRRegClass' data-ref="llvm::ARM::DPRRegClass" data-ref-filename="llvm..ARM..DPRRegClass">DPRRegClass</a>);</td></tr>
<tr><th id="4961">4961</th><td>  <a class="local col9 ref" href="#799Lane" title='Lane' data-ref="799Lane" data-ref-filename="799Lane">Lane</a> = <var>0</var>;</td></tr>
<tr><th id="4962">4962</th><td></td></tr>
<tr><th id="4963">4963</th><td>  <b>if</b> (<a class="local col0 ref" href="#800DReg" title='DReg' data-ref="800DReg" data-ref-filename="800DReg">DReg</a> != <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::NoRegister" title='llvm::ARM::NoRegister' data-ref="llvm::ARM::NoRegister" data-ref-filename="llvm..ARM..NoRegister">NoRegister</a>)</td></tr>
<tr><th id="4964">4964</th><td>   <b>return</b> <a class="local col0 ref" href="#800DReg" title='DReg' data-ref="800DReg" data-ref-filename="800DReg">DReg</a>;</td></tr>
<tr><th id="4965">4965</th><td></td></tr>
<tr><th id="4966">4966</th><td>  <a class="local col9 ref" href="#799Lane" title='Lane' data-ref="799Lane" data-ref-filename="799Lane">Lane</a> = <var>1</var>;</td></tr>
<tr><th id="4967">4967</th><td>  <a class="local col0 ref" href="#800DReg" title='DReg' data-ref="800DReg" data-ref-filename="800DReg">DReg</a> = <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col7 ref" href="#797TRI" title='TRI' data-ref="797TRI" data-ref-filename="797TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getMatchingSuperReg' data-ref="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE">getMatchingSuperReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col8 ref" href="#798SReg" title='SReg' data-ref="798SReg" data-ref-filename="798SReg">SReg</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::ssub_1" title='llvm::ARM::ssub_1' data-ref="llvm::ARM::ssub_1" data-ref-filename="llvm..ARM..ssub_1">ssub_1</a>, &amp;<span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::DPRRegClass" title='llvm::ARM::DPRRegClass' data-ref="llvm::ARM::DPRRegClass" data-ref-filename="llvm..ARM..DPRRegClass">DPRRegClass</a>);</td></tr>
<tr><th id="4968">4968</th><td></td></tr>
<tr><th id="4969">4969</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(DReg &amp;&amp; <q>"S-register with no D super-register?"</q>);</td></tr>
<tr><th id="4970">4970</th><td>  <b>return</b> <a class="local col0 ref" href="#800DReg" title='DReg' data-ref="800DReg" data-ref-filename="800DReg">DReg</a>;</td></tr>
<tr><th id="4971">4971</th><td>}</td></tr>
<tr><th id="4972">4972</th><td></td></tr>
<tr><th id="4973">4973</th><td><i class="doc" data-doc="_ZL26getImplicitSPRUseForDPRUsePKN4llvm18TargetRegisterInfoERNS_12MachineInstrEjjRj">/// getImplicitSPRUseForDPRUse - Given a use of a DPR register and lane,</i></td></tr>
<tr><th id="4974">4974</th><td><i class="doc" data-doc="_ZL26getImplicitSPRUseForDPRUsePKN4llvm18TargetRegisterInfoERNS_12MachineInstrEjjRj">/// set ImplicitSReg to a register number that must be marked as implicit-use or</i></td></tr>
<tr><th id="4975">4975</th><td><i class="doc" data-doc="_ZL26getImplicitSPRUseForDPRUsePKN4llvm18TargetRegisterInfoERNS_12MachineInstrEjjRj">/// zero if no register needs to be defined as implicit-use.</i></td></tr>
<tr><th id="4976">4976</th><td><i class="doc" data-doc="_ZL26getImplicitSPRUseForDPRUsePKN4llvm18TargetRegisterInfoERNS_12MachineInstrEjjRj">///</i></td></tr>
<tr><th id="4977">4977</th><td><i class="doc" data-doc="_ZL26getImplicitSPRUseForDPRUsePKN4llvm18TargetRegisterInfoERNS_12MachineInstrEjjRj">/// If the function cannot determine if an SPR should be marked implicit use or</i></td></tr>
<tr><th id="4978">4978</th><td><i class="doc" data-doc="_ZL26getImplicitSPRUseForDPRUsePKN4llvm18TargetRegisterInfoERNS_12MachineInstrEjjRj">/// not, it returns false.</i></td></tr>
<tr><th id="4979">4979</th><td><i class="doc" data-doc="_ZL26getImplicitSPRUseForDPRUsePKN4llvm18TargetRegisterInfoERNS_12MachineInstrEjjRj">///</i></td></tr>
<tr><th id="4980">4980</th><td><i class="doc" data-doc="_ZL26getImplicitSPRUseForDPRUsePKN4llvm18TargetRegisterInfoERNS_12MachineInstrEjjRj">/// This function handles cases where an instruction is being modified from taking</i></td></tr>
<tr><th id="4981">4981</th><td><i class="doc" data-doc="_ZL26getImplicitSPRUseForDPRUsePKN4llvm18TargetRegisterInfoERNS_12MachineInstrEjjRj">/// an SPR to a DPR[Lane]. A use of the DPR is being added, which may conflict</i></td></tr>
<tr><th id="4982">4982</th><td><i class="doc" data-doc="_ZL26getImplicitSPRUseForDPRUsePKN4llvm18TargetRegisterInfoERNS_12MachineInstrEjjRj">/// with an earlier def of an SPR corresponding to DPR[Lane^1] (i.e. the other</i></td></tr>
<tr><th id="4983">4983</th><td><i class="doc" data-doc="_ZL26getImplicitSPRUseForDPRUsePKN4llvm18TargetRegisterInfoERNS_12MachineInstrEjjRj">/// lane of the DPR).</i></td></tr>
<tr><th id="4984">4984</th><td><i class="doc" data-doc="_ZL26getImplicitSPRUseForDPRUsePKN4llvm18TargetRegisterInfoERNS_12MachineInstrEjjRj">///</i></td></tr>
<tr><th id="4985">4985</th><td><i class="doc" data-doc="_ZL26getImplicitSPRUseForDPRUsePKN4llvm18TargetRegisterInfoERNS_12MachineInstrEjjRj">/// If the other SPR is defined, an implicit-use of it should be added. Else,</i></td></tr>
<tr><th id="4986">4986</th><td><i class="doc" data-doc="_ZL26getImplicitSPRUseForDPRUsePKN4llvm18TargetRegisterInfoERNS_12MachineInstrEjjRj">/// (including the case where the DPR itself is defined), it should not.</i></td></tr>
<tr><th id="4987">4987</th><td><i class="doc" data-doc="_ZL26getImplicitSPRUseForDPRUsePKN4llvm18TargetRegisterInfoERNS_12MachineInstrEjjRj">///</i></td></tr>
<tr><th id="4988">4988</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL26getImplicitSPRUseForDPRUsePKN4llvm18TargetRegisterInfoERNS_12MachineInstrEjjRj" title='getImplicitSPRUseForDPRUse' data-type='bool getImplicitSPRUseForDPRUse(const llvm::TargetRegisterInfo * TRI, llvm::MachineInstr &amp; MI, unsigned int DReg, unsigned int Lane, unsigned int &amp; ImplicitSReg)' data-ref="_ZL26getImplicitSPRUseForDPRUsePKN4llvm18TargetRegisterInfoERNS_12MachineInstrEjjRj" data-ref-filename="_ZL26getImplicitSPRUseForDPRUsePKN4llvm18TargetRegisterInfoERNS_12MachineInstrEjjRj">getImplicitSPRUseForDPRUse</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col1 decl" id="801TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="801TRI" data-ref-filename="801TRI">TRI</dfn>,</td></tr>
<tr><th id="4989">4989</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="802MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="802MI" data-ref-filename="802MI">MI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="803DReg" title='DReg' data-type='unsigned int' data-ref="803DReg" data-ref-filename="803DReg">DReg</dfn>,</td></tr>
<tr><th id="4990">4990</th><td>                                       <em>unsigned</em> <dfn class="local col4 decl" id="804Lane" title='Lane' data-type='unsigned int' data-ref="804Lane" data-ref-filename="804Lane">Lane</dfn>, <em>unsigned</em> &amp;<dfn class="local col5 decl" id="805ImplicitSReg" title='ImplicitSReg' data-type='unsigned int &amp;' data-ref="805ImplicitSReg" data-ref-filename="805ImplicitSReg">ImplicitSReg</dfn>) {</td></tr>
<tr><th id="4991">4991</th><td>  <i>// If the DPR is defined or used already, the other SPR lane will be chained</i></td></tr>
<tr><th id="4992">4992</th><td><i>  // correctly, so there is nothing to be done.</i></td></tr>
<tr><th id="4993">4993</th><td>  <b>if</b> (<a class="local col2 ref" href="#802MI" title='MI' data-ref="802MI" data-ref-filename="802MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr15definesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::definesRegister' data-ref="_ZNK4llvm12MachineInstr15definesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr15definesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">definesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col3 ref" href="#803DReg" title='DReg' data-ref="803DReg" data-ref-filename="803DReg">DReg</a>, <a class="local col1 ref" href="#801TRI" title='TRI' data-ref="801TRI" data-ref-filename="801TRI">TRI</a>) || <a class="local col2 ref" href="#802MI" title='MI' data-ref="802MI" data-ref-filename="802MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">readsRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col3 ref" href="#803DReg" title='DReg' data-ref="803DReg" data-ref-filename="803DReg">DReg</a>, <a class="local col1 ref" href="#801TRI" title='TRI' data-ref="801TRI" data-ref-filename="801TRI">TRI</a>)) {</td></tr>
<tr><th id="4994">4994</th><td>    <a class="local col5 ref" href="#805ImplicitSReg" title='ImplicitSReg' data-ref="805ImplicitSReg" data-ref-filename="805ImplicitSReg">ImplicitSReg</a> = <var>0</var>;</td></tr>
<tr><th id="4995">4995</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4996">4996</th><td>  }</td></tr>
<tr><th id="4997">4997</th><td></td></tr>
<tr><th id="4998">4998</th><td>  <i>// Otherwise we need to go searching to see if the SPR is set explicitly.</i></td></tr>
<tr><th id="4999">4999</th><td>  <a class="local col5 ref" href="#805ImplicitSReg" title='ImplicitSReg' data-ref="805ImplicitSReg" data-ref-filename="805ImplicitSReg">ImplicitSReg</a> = <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col1 ref" href="#801TRI" title='TRI' data-ref="801TRI" data-ref-filename="801TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col3 ref" href="#803DReg" title='DReg' data-ref="803DReg" data-ref-filename="803DReg">DReg</a>,</td></tr>
<tr><th id="5000">5000</th><td>                                (<a class="local col4 ref" href="#804Lane" title='Lane' data-ref="804Lane" data-ref-filename="804Lane">Lane</a> &amp; <var>1</var>) ? <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::ssub_0" title='llvm::ARM::ssub_0' data-ref="llvm::ARM::ssub_0" data-ref-filename="llvm..ARM..ssub_0">ssub_0</a> : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::ssub_1" title='llvm::ARM::ssub_1' data-ref="llvm::ARM::ssub_1" data-ref-filename="llvm..ARM..ssub_1">ssub_1</a>);</td></tr>
<tr><th id="5001">5001</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::LivenessQueryResult" title='llvm::MachineBasicBlock::LivenessQueryResult' data-ref="llvm::MachineBasicBlock::LivenessQueryResult" data-ref-filename="llvm..MachineBasicBlock..LivenessQueryResult">LivenessQueryResult</a> <dfn class="local col6 decl" id="806LQR" title='LQR' data-type='MachineBasicBlock::LivenessQueryResult' data-ref="806LQR" data-ref-filename="806LQR">LQR</dfn> =</td></tr>
<tr><th id="5002">5002</th><td>      <a class="local col2 ref" href="#802MI" title='MI' data-ref="802MI" data-ref-filename="802MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock23computeRegisterLivenessEPKNS_18TargetRegisterInfoENS_10MCRegisterENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEEj" title='llvm::MachineBasicBlock::computeRegisterLiveness' data-ref="_ZNK4llvm17MachineBasicBlock23computeRegisterLivenessEPKNS_18TargetRegisterInfoENS_10MCRegisterENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEEj" data-ref-filename="_ZNK4llvm17MachineBasicBlock23computeRegisterLivenessEPKNS_18TargetRegisterInfoENS_10MCRegisterENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEEj">computeRegisterLiveness</a>(<a class="local col1 ref" href="#801TRI" title='TRI' data-ref="801TRI" data-ref-filename="801TRI">TRI</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col5 ref" href="#805ImplicitSReg" title='ImplicitSReg' data-ref="805ImplicitSReg" data-ref-filename="805ImplicitSReg">ImplicitSReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col2 ref" href="#802MI" title='MI' data-ref="802MI" data-ref-filename="802MI">MI</a>);</td></tr>
<tr><th id="5003">5003</th><td></td></tr>
<tr><th id="5004">5004</th><td>  <b>if</b> (<a class="local col6 ref" href="#806LQR" title='LQR' data-ref="806LQR" data-ref-filename="806LQR">LQR</a> == <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::LQR_Live" title='llvm::MachineBasicBlock::LQR_Live' data-ref="llvm::MachineBasicBlock::LQR_Live" data-ref-filename="llvm..MachineBasicBlock..LQR_Live">LQR_Live</a>)</td></tr>
<tr><th id="5005">5005</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="5006">5006</th><td>  <b>else</b> <b>if</b> (<a class="local col6 ref" href="#806LQR" title='LQR' data-ref="806LQR" data-ref-filename="806LQR">LQR</a> == <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::LQR_Unknown" title='llvm::MachineBasicBlock::LQR_Unknown' data-ref="llvm::MachineBasicBlock::LQR_Unknown" data-ref-filename="llvm..MachineBasicBlock..LQR_Unknown">LQR_Unknown</a>)</td></tr>
<tr><th id="5007">5007</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5008">5008</th><td></td></tr>
<tr><th id="5009">5009</th><td>  <i>// If the register is known not to be live, there is no need to add an</i></td></tr>
<tr><th id="5010">5010</th><td><i>  // implicit-use.</i></td></tr>
<tr><th id="5011">5011</th><td>  <a class="local col5 ref" href="#805ImplicitSReg" title='ImplicitSReg' data-ref="805ImplicitSReg" data-ref-filename="805ImplicitSReg">ImplicitSReg</a> = <var>0</var>;</td></tr>
<tr><th id="5012">5012</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="5013">5013</th><td>}</td></tr>
<tr><th id="5014">5014</th><td></td></tr>
<tr><th id="5015">5015</th><td><em>void</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo18setExecutionDomainERNS_12MachineInstrEj" title='llvm::ARMBaseInstrInfo::setExecutionDomain' data-ref="_ZNK4llvm16ARMBaseInstrInfo18setExecutionDomainERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo18setExecutionDomainERNS_12MachineInstrEj">setExecutionDomain</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="807MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="807MI" data-ref-filename="807MI">MI</dfn>,</td></tr>
<tr><th id="5016">5016</th><td>                                          <em>unsigned</em> <dfn class="local col8 decl" id="808Domain" title='Domain' data-type='unsigned int' data-ref="808Domain" data-ref-filename="808Domain">Domain</dfn>) <em>const</em> {</td></tr>
<tr><th id="5017">5017</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="809DstReg" title='DstReg' data-type='unsigned int' data-ref="809DstReg" data-ref-filename="809DstReg">DstReg</dfn>, <dfn class="local col0 decl" id="810SrcReg" title='SrcReg' data-type='unsigned int' data-ref="810SrcReg" data-ref-filename="810SrcReg">SrcReg</dfn>, <dfn class="local col1 decl" id="811DReg" title='DReg' data-type='unsigned int' data-ref="811DReg" data-ref-filename="811DReg">DReg</dfn>;</td></tr>
<tr><th id="5018">5018</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="812Lane" title='Lane' data-type='unsigned int' data-ref="812Lane" data-ref-filename="812Lane">Lane</dfn>;</td></tr>
<tr><th id="5019">5019</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col3 decl" id="813MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="813MIB" data-ref-filename="813MIB">MIB</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">(</a>*<a class="local col7 ref" href="#807MI" title='MI' data-ref="807MI" data-ref-filename="807MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col7 ref" href="#807MI" title='MI' data-ref="807MI" data-ref-filename="807MI">MI</a>);</td></tr>
<tr><th id="5020">5020</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col4 decl" id="814TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="814TRI" data-ref-filename="814TRI">TRI</dfn> = &amp;<a class="virtual member fn" href="ARMBaseInstrInfo.h.html#_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv" title='llvm::ARMBaseInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="5021">5021</th><td>  <b>switch</b> (<a class="local col7 ref" href="#807MI" title='MI' data-ref="807MI" data-ref-filename="807MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="5022">5022</th><td>  <b>default</b>:</td></tr>
<tr><th id="5023">5023</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"cannot handle opcode!"</q>);</td></tr>
<tr><th id="5024">5024</th><td>    <b>break</b>;</td></tr>
<tr><th id="5025">5025</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMOVD" title='llvm::ARM::VMOVD' data-ref="llvm::ARM::VMOVD" data-ref-filename="llvm..ARM..VMOVD">VMOVD</a>:</td></tr>
<tr><th id="5026">5026</th><td>    <b>if</b> (<a class="local col8 ref" href="#808Domain" title='Domain' data-ref="808Domain" data-ref-filename="808Domain">Domain</a> != <a class="enum" href="#ExeNEON" title='ExeNEON' data-ref="ExeNEON" data-ref-filename="ExeNEON">ExeNEON</a>)</td></tr>
<tr><th id="5027">5027</th><td>      <b>break</b>;</td></tr>
<tr><th id="5028">5028</th><td></td></tr>
<tr><th id="5029">5029</th><td>    <i>// Zap the predicate operands.</i></td></tr>
<tr><th id="5030">5030</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!isPredicated(MI) &amp;&amp; <q>"Cannot predicate a VORRd"</q>);</td></tr>
<tr><th id="5031">5031</th><td></td></tr>
<tr><th id="5032">5032</th><td>    <i>// Make sure we've got NEON instructions.</i></td></tr>
<tr><th id="5033">5033</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Subtarget.hasNEON() &amp;&amp; <q>"VORRd requires NEON"</q>);</td></tr>
<tr><th id="5034">5034</th><td></td></tr>
<tr><th id="5035">5035</th><td>    <i>// Source instruction is %DDst = VMOVD %DSrc, 14, %noreg (; implicits)</i></td></tr>
<tr><th id="5036">5036</th><td>    <a class="local col9 ref" href="#809DstReg" title='DstReg' data-ref="809DstReg" data-ref-filename="809DstReg">DstReg</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#807MI" title='MI' data-ref="807MI" data-ref-filename="807MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="5037">5037</th><td>    <a class="local col0 ref" href="#810SrcReg" title='SrcReg' data-ref="810SrcReg" data-ref-filename="810SrcReg">SrcReg</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#807MI" title='MI' data-ref="807MI" data-ref-filename="807MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="5038">5038</th><td></td></tr>
<tr><th id="5039">5039</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="815i" title='i' data-type='unsigned int' data-ref="815i" data-ref-filename="815i">i</dfn> = <a class="local col7 ref" href="#807MI" title='MI' data-ref="807MI" data-ref-filename="807MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>(); <a class="local col5 ref" href="#815i" title='i' data-ref="815i" data-ref-filename="815i">i</a>; --<a class="local col5 ref" href="#815i" title='i' data-ref="815i" data-ref-filename="815i">i</a>)</td></tr>
<tr><th id="5040">5040</th><td>      <a class="local col7 ref" href="#807MI" title='MI' data-ref="807MI" data-ref-filename="807MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col5 ref" href="#815i" title='i' data-ref="815i" data-ref-filename="815i">i</a> - <var>1</var>);</td></tr>
<tr><th id="5041">5041</th><td></td></tr>
<tr><th id="5042">5042</th><td>    <i>// Change to a %DDst = VORRd %DSrc, %DSrc, 14, %noreg (; implicits)</i></td></tr>
<tr><th id="5043">5043</th><td>    <a class="local col7 ref" href="#807MI" title='MI' data-ref="807MI" data-ref-filename="807MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VORRd" title='llvm::ARM::VORRd' data-ref="llvm::ARM::VORRd" data-ref-filename="llvm..ARM..VORRd">VORRd</a>));</td></tr>
<tr><th id="5044">5044</th><td>    <a class="local col3 ref" href="#813MIB" title='MIB' data-ref="813MIB" data-ref-filename="813MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col9 ref" href="#809DstReg" title='DstReg' data-ref="809DstReg" data-ref-filename="809DstReg">DstReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a>)</td></tr>
<tr><th id="5045">5045</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#810SrcReg" title='SrcReg' data-ref="810SrcReg" data-ref-filename="810SrcReg">SrcReg</a>)</td></tr>
<tr><th id="5046">5046</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#810SrcReg" title='SrcReg' data-ref="810SrcReg" data-ref-filename="810SrcReg">SrcReg</a>)</td></tr>
<tr><th id="5047">5047</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="5048">5048</th><td>    <b>break</b>;</td></tr>
<tr><th id="5049">5049</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMOVRS" title='llvm::ARM::VMOVRS' data-ref="llvm::ARM::VMOVRS" data-ref-filename="llvm..ARM..VMOVRS">VMOVRS</a>:</td></tr>
<tr><th id="5050">5050</th><td>    <b>if</b> (<a class="local col8 ref" href="#808Domain" title='Domain' data-ref="808Domain" data-ref-filename="808Domain">Domain</a> != <a class="enum" href="#ExeNEON" title='ExeNEON' data-ref="ExeNEON" data-ref-filename="ExeNEON">ExeNEON</a>)</td></tr>
<tr><th id="5051">5051</th><td>      <b>break</b>;</td></tr>
<tr><th id="5052">5052</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!isPredicated(MI) &amp;&amp; <q>"Cannot predicate a VGETLN"</q>);</td></tr>
<tr><th id="5053">5053</th><td></td></tr>
<tr><th id="5054">5054</th><td>    <i>// Source instruction is %RDst = VMOVRS %SSrc, 14, %noreg (; implicits)</i></td></tr>
<tr><th id="5055">5055</th><td>    <a class="local col9 ref" href="#809DstReg" title='DstReg' data-ref="809DstReg" data-ref-filename="809DstReg">DstReg</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#807MI" title='MI' data-ref="807MI" data-ref-filename="807MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="5056">5056</th><td>    <a class="local col0 ref" href="#810SrcReg" title='SrcReg' data-ref="810SrcReg" data-ref-filename="810SrcReg">SrcReg</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#807MI" title='MI' data-ref="807MI" data-ref-filename="807MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="5057">5057</th><td></td></tr>
<tr><th id="5058">5058</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="816i" title='i' data-type='unsigned int' data-ref="816i" data-ref-filename="816i">i</dfn> = <a class="local col7 ref" href="#807MI" title='MI' data-ref="807MI" data-ref-filename="807MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>(); <a class="local col6 ref" href="#816i" title='i' data-ref="816i" data-ref-filename="816i">i</a>; --<a class="local col6 ref" href="#816i" title='i' data-ref="816i" data-ref-filename="816i">i</a>)</td></tr>
<tr><th id="5059">5059</th><td>      <a class="local col7 ref" href="#807MI" title='MI' data-ref="807MI" data-ref-filename="807MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col6 ref" href="#816i" title='i' data-ref="816i" data-ref-filename="816i">i</a> - <var>1</var>);</td></tr>
<tr><th id="5060">5060</th><td></td></tr>
<tr><th id="5061">5061</th><td>    <a class="local col1 ref" href="#811DReg" title='DReg' data-ref="811DReg" data-ref-filename="811DReg">DReg</a> = <a class="tu ref fn" href="#_ZL27getCorrespondingDRegAndLanePKN4llvm18TargetRegisterInfoEjRj" title='getCorrespondingDRegAndLane' data-use='c' data-ref="_ZL27getCorrespondingDRegAndLanePKN4llvm18TargetRegisterInfoEjRj" data-ref-filename="_ZL27getCorrespondingDRegAndLanePKN4llvm18TargetRegisterInfoEjRj">getCorrespondingDRegAndLane</a>(<a class="local col4 ref" href="#814TRI" title='TRI' data-ref="814TRI" data-ref-filename="814TRI">TRI</a>, <a class="local col0 ref" href="#810SrcReg" title='SrcReg' data-ref="810SrcReg" data-ref-filename="810SrcReg">SrcReg</a>, <span class='refarg'><a class="local col2 ref" href="#812Lane" title='Lane' data-ref="812Lane" data-ref-filename="812Lane">Lane</a></span>);</td></tr>
<tr><th id="5062">5062</th><td></td></tr>
<tr><th id="5063">5063</th><td>    <i>// Convert to %RDst = VGETLNi32 %DSrc, Lane, 14, %noreg (; imps)</i></td></tr>
<tr><th id="5064">5064</th><td><i>    // Note that DSrc has been widened and the other lane may be undef, which</i></td></tr>
<tr><th id="5065">5065</th><td><i>    // contaminates the entire register.</i></td></tr>
<tr><th id="5066">5066</th><td>    <a class="local col7 ref" href="#807MI" title='MI' data-ref="807MI" data-ref-filename="807MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VGETLNi32" title='llvm::ARM::VGETLNi32' data-ref="llvm::ARM::VGETLNi32" data-ref-filename="llvm..ARM..VGETLNi32">VGETLNi32</a>));</td></tr>
<tr><th id="5067">5067</th><td>    <a class="local col3 ref" href="#813MIB" title='MIB' data-ref="813MIB" data-ref-filename="813MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col9 ref" href="#809DstReg" title='DstReg' data-ref="809DstReg" data-ref-filename="809DstReg">DstReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a>)</td></tr>
<tr><th id="5068">5068</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#811DReg" title='DReg' data-ref="811DReg" data-ref-filename="811DReg">DReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Undef" title='llvm::RegState::Undef' data-ref="llvm::RegState::Undef" data-ref-filename="llvm..RegState..Undef">Undef</a>)</td></tr>
<tr><th id="5069">5069</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#812Lane" title='Lane' data-ref="812Lane" data-ref-filename="812Lane">Lane</a>)</td></tr>
<tr><th id="5070">5070</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="5071">5071</th><td></td></tr>
<tr><th id="5072">5072</th><td>    <i>// The old source should be an implicit use, otherwise we might think it</i></td></tr>
<tr><th id="5073">5073</th><td><i>    // was dead before here.</i></td></tr>
<tr><th id="5074">5074</th><td>    <a class="local col3 ref" href="#813MIB" title='MIB' data-ref="813MIB" data-ref-filename="813MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#810SrcReg" title='SrcReg' data-ref="810SrcReg" data-ref-filename="810SrcReg">SrcReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a>);</td></tr>
<tr><th id="5075">5075</th><td>    <b>break</b>;</td></tr>
<tr><th id="5076">5076</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMOVSR" title='llvm::ARM::VMOVSR' data-ref="llvm::ARM::VMOVSR" data-ref-filename="llvm..ARM..VMOVSR">VMOVSR</a>: {</td></tr>
<tr><th id="5077">5077</th><td>    <b>if</b> (<a class="local col8 ref" href="#808Domain" title='Domain' data-ref="808Domain" data-ref-filename="808Domain">Domain</a> != <a class="enum" href="#ExeNEON" title='ExeNEON' data-ref="ExeNEON" data-ref-filename="ExeNEON">ExeNEON</a>)</td></tr>
<tr><th id="5078">5078</th><td>      <b>break</b>;</td></tr>
<tr><th id="5079">5079</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!isPredicated(MI) &amp;&amp; <q>"Cannot predicate a VSETLN"</q>);</td></tr>
<tr><th id="5080">5080</th><td></td></tr>
<tr><th id="5081">5081</th><td>    <i>// Source instruction is %SDst = VMOVSR %RSrc, 14, %noreg (; implicits)</i></td></tr>
<tr><th id="5082">5082</th><td>    <a class="local col9 ref" href="#809DstReg" title='DstReg' data-ref="809DstReg" data-ref-filename="809DstReg">DstReg</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#807MI" title='MI' data-ref="807MI" data-ref-filename="807MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="5083">5083</th><td>    <a class="local col0 ref" href="#810SrcReg" title='SrcReg' data-ref="810SrcReg" data-ref-filename="810SrcReg">SrcReg</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#807MI" title='MI' data-ref="807MI" data-ref-filename="807MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="5084">5084</th><td></td></tr>
<tr><th id="5085">5085</th><td>    <a class="local col1 ref" href="#811DReg" title='DReg' data-ref="811DReg" data-ref-filename="811DReg">DReg</a> = <a class="tu ref fn" href="#_ZL27getCorrespondingDRegAndLanePKN4llvm18TargetRegisterInfoEjRj" title='getCorrespondingDRegAndLane' data-use='c' data-ref="_ZL27getCorrespondingDRegAndLanePKN4llvm18TargetRegisterInfoEjRj" data-ref-filename="_ZL27getCorrespondingDRegAndLanePKN4llvm18TargetRegisterInfoEjRj">getCorrespondingDRegAndLane</a>(<a class="local col4 ref" href="#814TRI" title='TRI' data-ref="814TRI" data-ref-filename="814TRI">TRI</a>, <a class="local col9 ref" href="#809DstReg" title='DstReg' data-ref="809DstReg" data-ref-filename="809DstReg">DstReg</a>, <span class='refarg'><a class="local col2 ref" href="#812Lane" title='Lane' data-ref="812Lane" data-ref-filename="812Lane">Lane</a></span>);</td></tr>
<tr><th id="5086">5086</th><td></td></tr>
<tr><th id="5087">5087</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="817ImplicitSReg" title='ImplicitSReg' data-type='unsigned int' data-ref="817ImplicitSReg" data-ref-filename="817ImplicitSReg">ImplicitSReg</dfn>;</td></tr>
<tr><th id="5088">5088</th><td>    <b>if</b> (!<a class="tu ref fn" href="#_ZL26getImplicitSPRUseForDPRUsePKN4llvm18TargetRegisterInfoERNS_12MachineInstrEjjRj" title='getImplicitSPRUseForDPRUse' data-use='c' data-ref="_ZL26getImplicitSPRUseForDPRUsePKN4llvm18TargetRegisterInfoERNS_12MachineInstrEjjRj" data-ref-filename="_ZL26getImplicitSPRUseForDPRUsePKN4llvm18TargetRegisterInfoERNS_12MachineInstrEjjRj">getImplicitSPRUseForDPRUse</a>(<a class="local col4 ref" href="#814TRI" title='TRI' data-ref="814TRI" data-ref-filename="814TRI">TRI</a>, <span class='refarg'><a class="local col7 ref" href="#807MI" title='MI' data-ref="807MI" data-ref-filename="807MI">MI</a></span>, <a class="local col1 ref" href="#811DReg" title='DReg' data-ref="811DReg" data-ref-filename="811DReg">DReg</a>, <a class="local col2 ref" href="#812Lane" title='Lane' data-ref="812Lane" data-ref-filename="812Lane">Lane</a>, <span class='refarg'><a class="local col7 ref" href="#817ImplicitSReg" title='ImplicitSReg' data-ref="817ImplicitSReg" data-ref-filename="817ImplicitSReg">ImplicitSReg</a></span>))</td></tr>
<tr><th id="5089">5089</th><td>      <b>break</b>;</td></tr>
<tr><th id="5090">5090</th><td></td></tr>
<tr><th id="5091">5091</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="818i" title='i' data-type='unsigned int' data-ref="818i" data-ref-filename="818i">i</dfn> = <a class="local col7 ref" href="#807MI" title='MI' data-ref="807MI" data-ref-filename="807MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>(); <a class="local col8 ref" href="#818i" title='i' data-ref="818i" data-ref-filename="818i">i</a>; --<a class="local col8 ref" href="#818i" title='i' data-ref="818i" data-ref-filename="818i">i</a>)</td></tr>
<tr><th id="5092">5092</th><td>      <a class="local col7 ref" href="#807MI" title='MI' data-ref="807MI" data-ref-filename="807MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col8 ref" href="#818i" title='i' data-ref="818i" data-ref-filename="818i">i</a> - <var>1</var>);</td></tr>
<tr><th id="5093">5093</th><td></td></tr>
<tr><th id="5094">5094</th><td>    <i>// Convert to %DDst = VSETLNi32 %DDst, %RSrc, Lane, 14, %noreg (; imps)</i></td></tr>
<tr><th id="5095">5095</th><td><i>    // Again DDst may be undefined at the beginning of this instruction.</i></td></tr>
<tr><th id="5096">5096</th><td>    <a class="local col7 ref" href="#807MI" title='MI' data-ref="807MI" data-ref-filename="807MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VSETLNi32" title='llvm::ARM::VSETLNi32' data-ref="llvm::ARM::VSETLNi32" data-ref-filename="llvm..ARM..VSETLNi32">VSETLNi32</a>));</td></tr>
<tr><th id="5097">5097</th><td>    <a class="local col3 ref" href="#813MIB" title='MIB' data-ref="813MIB" data-ref-filename="813MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#811DReg" title='DReg' data-ref="811DReg" data-ref-filename="811DReg">DReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a>)</td></tr>
<tr><th id="5098">5098</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#811DReg" title='DReg' data-ref="811DReg" data-ref-filename="811DReg">DReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm16getUndefRegStateEb" title='llvm::getUndefRegState' data-ref="_ZN4llvm16getUndefRegStateEb" data-ref-filename="_ZN4llvm16getUndefRegStateEb">getUndefRegState</a>(!<a class="local col7 ref" href="#807MI" title='MI' data-ref="807MI" data-ref-filename="807MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">readsRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#811DReg" title='DReg' data-ref="811DReg" data-ref-filename="811DReg">DReg</a>, <a class="local col4 ref" href="#814TRI" title='TRI' data-ref="814TRI" data-ref-filename="814TRI">TRI</a>)))</td></tr>
<tr><th id="5099">5099</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#810SrcReg" title='SrcReg' data-ref="810SrcReg" data-ref-filename="810SrcReg">SrcReg</a>)</td></tr>
<tr><th id="5100">5100</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#812Lane" title='Lane' data-ref="812Lane" data-ref-filename="812Lane">Lane</a>)</td></tr>
<tr><th id="5101">5101</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="5102">5102</th><td></td></tr>
<tr><th id="5103">5103</th><td>    <i>// The narrower destination must be marked as set to keep previous chains</i></td></tr>
<tr><th id="5104">5104</th><td><i>    // in place.</i></td></tr>
<tr><th id="5105">5105</th><td>    <a class="local col3 ref" href="#813MIB" title='MIB' data-ref="813MIB" data-ref-filename="813MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col9 ref" href="#809DstReg" title='DstReg' data-ref="809DstReg" data-ref-filename="809DstReg">DstReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a> | <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a>);</td></tr>
<tr><th id="5106">5106</th><td>    <b>if</b> (<a class="local col7 ref" href="#817ImplicitSReg" title='ImplicitSReg' data-ref="817ImplicitSReg" data-ref-filename="817ImplicitSReg">ImplicitSReg</a> != <var>0</var>)</td></tr>
<tr><th id="5107">5107</th><td>      <a class="local col3 ref" href="#813MIB" title='MIB' data-ref="813MIB" data-ref-filename="813MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col7 ref" href="#817ImplicitSReg" title='ImplicitSReg' data-ref="817ImplicitSReg" data-ref-filename="817ImplicitSReg">ImplicitSReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a>);</td></tr>
<tr><th id="5108">5108</th><td>    <b>break</b>;</td></tr>
<tr><th id="5109">5109</th><td>    }</td></tr>
<tr><th id="5110">5110</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMOVS" title='llvm::ARM::VMOVS' data-ref="llvm::ARM::VMOVS" data-ref-filename="llvm..ARM..VMOVS">VMOVS</a>: {</td></tr>
<tr><th id="5111">5111</th><td>      <b>if</b> (<a class="local col8 ref" href="#808Domain" title='Domain' data-ref="808Domain" data-ref-filename="808Domain">Domain</a> != <a class="enum" href="#ExeNEON" title='ExeNEON' data-ref="ExeNEON" data-ref-filename="ExeNEON">ExeNEON</a>)</td></tr>
<tr><th id="5112">5112</th><td>        <b>break</b>;</td></tr>
<tr><th id="5113">5113</th><td></td></tr>
<tr><th id="5114">5114</th><td>      <i>// Source instruction is %SDst = VMOVS %SSrc, 14, %noreg (; implicits)</i></td></tr>
<tr><th id="5115">5115</th><td>      <a class="local col9 ref" href="#809DstReg" title='DstReg' data-ref="809DstReg" data-ref-filename="809DstReg">DstReg</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#807MI" title='MI' data-ref="807MI" data-ref-filename="807MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="5116">5116</th><td>      <a class="local col0 ref" href="#810SrcReg" title='SrcReg' data-ref="810SrcReg" data-ref-filename="810SrcReg">SrcReg</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#807MI" title='MI' data-ref="807MI" data-ref-filename="807MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="5117">5117</th><td></td></tr>
<tr><th id="5118">5118</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="819DstLane" title='DstLane' data-type='unsigned int' data-ref="819DstLane" data-ref-filename="819DstLane">DstLane</dfn> = <var>0</var>, <dfn class="local col0 decl" id="820SrcLane" title='SrcLane' data-type='unsigned int' data-ref="820SrcLane" data-ref-filename="820SrcLane">SrcLane</dfn> = <var>0</var>, <dfn class="local col1 decl" id="821DDst" title='DDst' data-type='unsigned int' data-ref="821DDst" data-ref-filename="821DDst">DDst</dfn>, <dfn class="local col2 decl" id="822DSrc" title='DSrc' data-type='unsigned int' data-ref="822DSrc" data-ref-filename="822DSrc">DSrc</dfn>;</td></tr>
<tr><th id="5119">5119</th><td>      <a class="local col1 ref" href="#821DDst" title='DDst' data-ref="821DDst" data-ref-filename="821DDst">DDst</a> = <a class="tu ref fn" href="#_ZL27getCorrespondingDRegAndLanePKN4llvm18TargetRegisterInfoEjRj" title='getCorrespondingDRegAndLane' data-use='c' data-ref="_ZL27getCorrespondingDRegAndLanePKN4llvm18TargetRegisterInfoEjRj" data-ref-filename="_ZL27getCorrespondingDRegAndLanePKN4llvm18TargetRegisterInfoEjRj">getCorrespondingDRegAndLane</a>(<a class="local col4 ref" href="#814TRI" title='TRI' data-ref="814TRI" data-ref-filename="814TRI">TRI</a>, <a class="local col9 ref" href="#809DstReg" title='DstReg' data-ref="809DstReg" data-ref-filename="809DstReg">DstReg</a>, <span class='refarg'><a class="local col9 ref" href="#819DstLane" title='DstLane' data-ref="819DstLane" data-ref-filename="819DstLane">DstLane</a></span>);</td></tr>
<tr><th id="5120">5120</th><td>      <a class="local col2 ref" href="#822DSrc" title='DSrc' data-ref="822DSrc" data-ref-filename="822DSrc">DSrc</a> = <a class="tu ref fn" href="#_ZL27getCorrespondingDRegAndLanePKN4llvm18TargetRegisterInfoEjRj" title='getCorrespondingDRegAndLane' data-use='c' data-ref="_ZL27getCorrespondingDRegAndLanePKN4llvm18TargetRegisterInfoEjRj" data-ref-filename="_ZL27getCorrespondingDRegAndLanePKN4llvm18TargetRegisterInfoEjRj">getCorrespondingDRegAndLane</a>(<a class="local col4 ref" href="#814TRI" title='TRI' data-ref="814TRI" data-ref-filename="814TRI">TRI</a>, <a class="local col0 ref" href="#810SrcReg" title='SrcReg' data-ref="810SrcReg" data-ref-filename="810SrcReg">SrcReg</a>, <span class='refarg'><a class="local col0 ref" href="#820SrcLane" title='SrcLane' data-ref="820SrcLane" data-ref-filename="820SrcLane">SrcLane</a></span>);</td></tr>
<tr><th id="5121">5121</th><td></td></tr>
<tr><th id="5122">5122</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="823ImplicitSReg" title='ImplicitSReg' data-type='unsigned int' data-ref="823ImplicitSReg" data-ref-filename="823ImplicitSReg">ImplicitSReg</dfn>;</td></tr>
<tr><th id="5123">5123</th><td>      <b>if</b> (!<a class="tu ref fn" href="#_ZL26getImplicitSPRUseForDPRUsePKN4llvm18TargetRegisterInfoERNS_12MachineInstrEjjRj" title='getImplicitSPRUseForDPRUse' data-use='c' data-ref="_ZL26getImplicitSPRUseForDPRUsePKN4llvm18TargetRegisterInfoERNS_12MachineInstrEjjRj" data-ref-filename="_ZL26getImplicitSPRUseForDPRUsePKN4llvm18TargetRegisterInfoERNS_12MachineInstrEjjRj">getImplicitSPRUseForDPRUse</a>(<a class="local col4 ref" href="#814TRI" title='TRI' data-ref="814TRI" data-ref-filename="814TRI">TRI</a>, <span class='refarg'><a class="local col7 ref" href="#807MI" title='MI' data-ref="807MI" data-ref-filename="807MI">MI</a></span>, <a class="local col2 ref" href="#822DSrc" title='DSrc' data-ref="822DSrc" data-ref-filename="822DSrc">DSrc</a>, <a class="local col0 ref" href="#820SrcLane" title='SrcLane' data-ref="820SrcLane" data-ref-filename="820SrcLane">SrcLane</a>, <span class='refarg'><a class="local col3 ref" href="#823ImplicitSReg" title='ImplicitSReg' data-ref="823ImplicitSReg" data-ref-filename="823ImplicitSReg">ImplicitSReg</a></span>))</td></tr>
<tr><th id="5124">5124</th><td>        <b>break</b>;</td></tr>
<tr><th id="5125">5125</th><td></td></tr>
<tr><th id="5126">5126</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="824i" title='i' data-type='unsigned int' data-ref="824i" data-ref-filename="824i">i</dfn> = <a class="local col7 ref" href="#807MI" title='MI' data-ref="807MI" data-ref-filename="807MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>(); <a class="local col4 ref" href="#824i" title='i' data-ref="824i" data-ref-filename="824i">i</a>; --<a class="local col4 ref" href="#824i" title='i' data-ref="824i" data-ref-filename="824i">i</a>)</td></tr>
<tr><th id="5127">5127</th><td>        <a class="local col7 ref" href="#807MI" title='MI' data-ref="807MI" data-ref-filename="807MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col4 ref" href="#824i" title='i' data-ref="824i" data-ref-filename="824i">i</a> - <var>1</var>);</td></tr>
<tr><th id="5128">5128</th><td></td></tr>
<tr><th id="5129">5129</th><td>      <b>if</b> (<a class="local col2 ref" href="#822DSrc" title='DSrc' data-ref="822DSrc" data-ref-filename="822DSrc">DSrc</a> == <a class="local col1 ref" href="#821DDst" title='DDst' data-ref="821DDst" data-ref-filename="821DDst">DDst</a>) {</td></tr>
<tr><th id="5130">5130</th><td>        <i>// Destination can be:</i></td></tr>
<tr><th id="5131">5131</th><td><i>        //     %DDst = VDUPLN32d %DDst, Lane, 14, %noreg (; implicits)</i></td></tr>
<tr><th id="5132">5132</th><td>        <a class="local col7 ref" href="#807MI" title='MI' data-ref="807MI" data-ref-filename="807MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VDUPLN32d" title='llvm::ARM::VDUPLN32d' data-ref="llvm::ARM::VDUPLN32d" data-ref-filename="llvm..ARM..VDUPLN32d">VDUPLN32d</a>));</td></tr>
<tr><th id="5133">5133</th><td>        <a class="local col3 ref" href="#813MIB" title='MIB' data-ref="813MIB" data-ref-filename="813MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#821DDst" title='DDst' data-ref="821DDst" data-ref-filename="821DDst">DDst</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a>)</td></tr>
<tr><th id="5134">5134</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#821DDst" title='DDst' data-ref="821DDst" data-ref-filename="821DDst">DDst</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm16getUndefRegStateEb" title='llvm::getUndefRegState' data-ref="_ZN4llvm16getUndefRegStateEb" data-ref-filename="_ZN4llvm16getUndefRegStateEb">getUndefRegState</a>(!<a class="local col7 ref" href="#807MI" title='MI' data-ref="807MI" data-ref-filename="807MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">readsRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#821DDst" title='DDst' data-ref="821DDst" data-ref-filename="821DDst">DDst</a>, <a class="local col4 ref" href="#814TRI" title='TRI' data-ref="814TRI" data-ref-filename="814TRI">TRI</a>)))</td></tr>
<tr><th id="5135">5135</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col0 ref" href="#820SrcLane" title='SrcLane' data-ref="820SrcLane" data-ref-filename="820SrcLane">SrcLane</a>)</td></tr>
<tr><th id="5136">5136</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="5137">5137</th><td></td></tr>
<tr><th id="5138">5138</th><td>        <i>// Neither the source or the destination are naturally represented any</i></td></tr>
<tr><th id="5139">5139</th><td><i>        // more, so add them in manually.</i></td></tr>
<tr><th id="5140">5140</th><td>        <a class="local col3 ref" href="#813MIB" title='MIB' data-ref="813MIB" data-ref-filename="813MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col9 ref" href="#809DstReg" title='DstReg' data-ref="809DstReg" data-ref-filename="809DstReg">DstReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a> | <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a>);</td></tr>
<tr><th id="5141">5141</th><td>        <a class="local col3 ref" href="#813MIB" title='MIB' data-ref="813MIB" data-ref-filename="813MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#810SrcReg" title='SrcReg' data-ref="810SrcReg" data-ref-filename="810SrcReg">SrcReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a>);</td></tr>
<tr><th id="5142">5142</th><td>        <b>if</b> (<a class="local col3 ref" href="#823ImplicitSReg" title='ImplicitSReg' data-ref="823ImplicitSReg" data-ref-filename="823ImplicitSReg">ImplicitSReg</a> != <var>0</var>)</td></tr>
<tr><th id="5143">5143</th><td>          <a class="local col3 ref" href="#813MIB" title='MIB' data-ref="813MIB" data-ref-filename="813MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col3 ref" href="#823ImplicitSReg" title='ImplicitSReg' data-ref="823ImplicitSReg" data-ref-filename="823ImplicitSReg">ImplicitSReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a>);</td></tr>
<tr><th id="5144">5144</th><td>        <b>break</b>;</td></tr>
<tr><th id="5145">5145</th><td>      }</td></tr>
<tr><th id="5146">5146</th><td></td></tr>
<tr><th id="5147">5147</th><td>      <i>// In general there's no single instruction that can perform an S &lt;-&gt; S</i></td></tr>
<tr><th id="5148">5148</th><td><i>      // move in NEON space, but a pair of VEXT instructions *can* do the</i></td></tr>
<tr><th id="5149">5149</th><td><i>      // job. It turns out that the VEXTs needed will only use DSrc once, with</i></td></tr>
<tr><th id="5150">5150</th><td><i>      // the position based purely on the combination of lane-0 and lane-1</i></td></tr>
<tr><th id="5151">5151</th><td><i>      // involved. For example</i></td></tr>
<tr><th id="5152">5152</th><td><i>      //     vmov s0, s2 -&gt; vext.32 d0, d0, d1, #1  vext.32 d0, d0, d0, #1</i></td></tr>
<tr><th id="5153">5153</th><td><i>      //     vmov s1, s3 -&gt; vext.32 d0, d1, d0, #1  vext.32 d0, d0, d0, #1</i></td></tr>
<tr><th id="5154">5154</th><td><i>      //     vmov s0, s3 -&gt; vext.32 d0, d0, d0, #1  vext.32 d0, d1, d0, #1</i></td></tr>
<tr><th id="5155">5155</th><td><i>      //     vmov s1, s2 -&gt; vext.32 d0, d0, d0, #1  vext.32 d0, d0, d1, #1</i></td></tr>
<tr><th id="5156">5156</th><td><i>      //</i></td></tr>
<tr><th id="5157">5157</th><td><i>      // Pattern of the MachineInstrs is:</i></td></tr>
<tr><th id="5158">5158</th><td><i>      //     %DDst = VEXTd32 %DSrc1, %DSrc2, Lane, 14, %noreg (;implicits)</i></td></tr>
<tr><th id="5159">5159</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1Ev" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1Ev" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1Ev"></a><dfn class="local col5 decl" id="825NewMIB" title='NewMIB' data-type='llvm::MachineInstrBuilder' data-ref="825NewMIB" data-ref-filename="825NewMIB">NewMIB</dfn>;</td></tr>
<tr><th id="5160">5160</th><td>      <a class="local col5 ref" href="#825NewMIB" title='NewMIB' data-ref="825NewMIB" data-ref-filename="825NewMIB">NewMIB</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSEOS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSEOS0_">=</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col7 ref" href="#807MI" title='MI' data-ref="807MI" data-ref-filename="807MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, <span class='refarg'><a class="local col7 ref" href="#807MI" title='MI' data-ref="807MI" data-ref-filename="807MI">MI</a></span>, <a class="local col7 ref" href="#807MI" title='MI' data-ref="807MI" data-ref-filename="807MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VEXTd32" title='llvm::ARM::VEXTd32' data-ref="llvm::ARM::VEXTd32" data-ref-filename="llvm..ARM..VEXTd32">VEXTd32</a>),</td></tr>
<tr><th id="5161">5161</th><td>                       <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#821DDst" title='DDst' data-ref="821DDst" data-ref-filename="821DDst">DDst</a>);</td></tr>
<tr><th id="5162">5162</th><td></td></tr>
<tr><th id="5163">5163</th><td>      <i>// On the first instruction, both DSrc and DDst may be undef if present.</i></td></tr>
<tr><th id="5164">5164</th><td><i>      // Specifically when the original instruction didn't have them as an</i></td></tr>
<tr><th id="5165">5165</th><td><i>      // &lt;imp-use&gt;.</i></td></tr>
<tr><th id="5166">5166</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="826CurReg" title='CurReg' data-type='unsigned int' data-ref="826CurReg" data-ref-filename="826CurReg">CurReg</dfn> = <a class="local col0 ref" href="#820SrcLane" title='SrcLane' data-ref="820SrcLane" data-ref-filename="820SrcLane">SrcLane</a> == <var>1</var> &amp;&amp; <a class="local col9 ref" href="#819DstLane" title='DstLane' data-ref="819DstLane" data-ref-filename="819DstLane">DstLane</a> == <var>1</var> ? <a class="local col2 ref" href="#822DSrc" title='DSrc' data-ref="822DSrc" data-ref-filename="822DSrc">DSrc</a> : <a class="local col1 ref" href="#821DDst" title='DDst' data-ref="821DDst" data-ref-filename="821DDst">DDst</a>;</td></tr>
<tr><th id="5167">5167</th><td>      <em>bool</em> <dfn class="local col7 decl" id="827CurUndef" title='CurUndef' data-type='bool' data-ref="827CurUndef" data-ref-filename="827CurUndef">CurUndef</dfn> = !<a class="local col7 ref" href="#807MI" title='MI' data-ref="807MI" data-ref-filename="807MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">readsRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col6 ref" href="#826CurReg" title='CurReg' data-ref="826CurReg" data-ref-filename="826CurReg">CurReg</a>, <a class="local col4 ref" href="#814TRI" title='TRI' data-ref="814TRI" data-ref-filename="814TRI">TRI</a>);</td></tr>
<tr><th id="5168">5168</th><td>      <a class="local col5 ref" href="#825NewMIB" title='NewMIB' data-ref="825NewMIB" data-ref-filename="825NewMIB">NewMIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col6 ref" href="#826CurReg" title='CurReg' data-ref="826CurReg" data-ref-filename="826CurReg">CurReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm16getUndefRegStateEb" title='llvm::getUndefRegState' data-ref="_ZN4llvm16getUndefRegStateEb" data-ref-filename="_ZN4llvm16getUndefRegStateEb">getUndefRegState</a>(<a class="local col7 ref" href="#827CurUndef" title='CurUndef' data-ref="827CurUndef" data-ref-filename="827CurUndef">CurUndef</a>));</td></tr>
<tr><th id="5169">5169</th><td></td></tr>
<tr><th id="5170">5170</th><td>      <a class="local col6 ref" href="#826CurReg" title='CurReg' data-ref="826CurReg" data-ref-filename="826CurReg">CurReg</a> = <a class="local col0 ref" href="#820SrcLane" title='SrcLane' data-ref="820SrcLane" data-ref-filename="820SrcLane">SrcLane</a> == <var>0</var> &amp;&amp; <a class="local col9 ref" href="#819DstLane" title='DstLane' data-ref="819DstLane" data-ref-filename="819DstLane">DstLane</a> == <var>0</var> ? <a class="local col2 ref" href="#822DSrc" title='DSrc' data-ref="822DSrc" data-ref-filename="822DSrc">DSrc</a> : <a class="local col1 ref" href="#821DDst" title='DDst' data-ref="821DDst" data-ref-filename="821DDst">DDst</a>;</td></tr>
<tr><th id="5171">5171</th><td>      <a class="local col7 ref" href="#827CurUndef" title='CurUndef' data-ref="827CurUndef" data-ref-filename="827CurUndef">CurUndef</a> = !<a class="local col7 ref" href="#807MI" title='MI' data-ref="807MI" data-ref-filename="807MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">readsRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col6 ref" href="#826CurReg" title='CurReg' data-ref="826CurReg" data-ref-filename="826CurReg">CurReg</a>, <a class="local col4 ref" href="#814TRI" title='TRI' data-ref="814TRI" data-ref-filename="814TRI">TRI</a>);</td></tr>
<tr><th id="5172">5172</th><td>      <a class="local col5 ref" href="#825NewMIB" title='NewMIB' data-ref="825NewMIB" data-ref-filename="825NewMIB">NewMIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col6 ref" href="#826CurReg" title='CurReg' data-ref="826CurReg" data-ref-filename="826CurReg">CurReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm16getUndefRegStateEb" title='llvm::getUndefRegState' data-ref="_ZN4llvm16getUndefRegStateEb" data-ref-filename="_ZN4llvm16getUndefRegStateEb">getUndefRegState</a>(<a class="local col7 ref" href="#827CurUndef" title='CurUndef' data-ref="827CurUndef" data-ref-filename="827CurUndef">CurUndef</a>))</td></tr>
<tr><th id="5173">5173</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>1</var>)</td></tr>
<tr><th id="5174">5174</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="5175">5175</th><td></td></tr>
<tr><th id="5176">5176</th><td>      <b>if</b> (<a class="local col0 ref" href="#820SrcLane" title='SrcLane' data-ref="820SrcLane" data-ref-filename="820SrcLane">SrcLane</a> == <a class="local col9 ref" href="#819DstLane" title='DstLane' data-ref="819DstLane" data-ref-filename="819DstLane">DstLane</a>)</td></tr>
<tr><th id="5177">5177</th><td>        <a class="local col5 ref" href="#825NewMIB" title='NewMIB' data-ref="825NewMIB" data-ref-filename="825NewMIB">NewMIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#810SrcReg" title='SrcReg' data-ref="810SrcReg" data-ref-filename="810SrcReg">SrcReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a>);</td></tr>
<tr><th id="5178">5178</th><td></td></tr>
<tr><th id="5179">5179</th><td>      <a class="local col7 ref" href="#807MI" title='MI' data-ref="807MI" data-ref-filename="807MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VEXTd32" title='llvm::ARM::VEXTd32' data-ref="llvm::ARM::VEXTd32" data-ref-filename="llvm..ARM..VEXTd32">VEXTd32</a>));</td></tr>
<tr><th id="5180">5180</th><td>      <a class="local col3 ref" href="#813MIB" title='MIB' data-ref="813MIB" data-ref-filename="813MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#821DDst" title='DDst' data-ref="821DDst" data-ref-filename="821DDst">DDst</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a>);</td></tr>
<tr><th id="5181">5181</th><td></td></tr>
<tr><th id="5182">5182</th><td>      <i>// On the second instruction, DDst has definitely been defined above, so</i></td></tr>
<tr><th id="5183">5183</th><td><i>      // it is not undef. DSrc, if present, can be undef as above.</i></td></tr>
<tr><th id="5184">5184</th><td>      <a class="local col6 ref" href="#826CurReg" title='CurReg' data-ref="826CurReg" data-ref-filename="826CurReg">CurReg</a> = <a class="local col0 ref" href="#820SrcLane" title='SrcLane' data-ref="820SrcLane" data-ref-filename="820SrcLane">SrcLane</a> == <var>1</var> &amp;&amp; <a class="local col9 ref" href="#819DstLane" title='DstLane' data-ref="819DstLane" data-ref-filename="819DstLane">DstLane</a> == <var>0</var> ? <a class="local col2 ref" href="#822DSrc" title='DSrc' data-ref="822DSrc" data-ref-filename="822DSrc">DSrc</a> : <a class="local col1 ref" href="#821DDst" title='DDst' data-ref="821DDst" data-ref-filename="821DDst">DDst</a>;</td></tr>
<tr><th id="5185">5185</th><td>      <a class="local col7 ref" href="#827CurUndef" title='CurUndef' data-ref="827CurUndef" data-ref-filename="827CurUndef">CurUndef</a> = <a class="local col6 ref" href="#826CurReg" title='CurReg' data-ref="826CurReg" data-ref-filename="826CurReg">CurReg</a> == <a class="local col2 ref" href="#822DSrc" title='DSrc' data-ref="822DSrc" data-ref-filename="822DSrc">DSrc</a> &amp;&amp; !<a class="local col7 ref" href="#807MI" title='MI' data-ref="807MI" data-ref-filename="807MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">readsRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col6 ref" href="#826CurReg" title='CurReg' data-ref="826CurReg" data-ref-filename="826CurReg">CurReg</a>, <a class="local col4 ref" href="#814TRI" title='TRI' data-ref="814TRI" data-ref-filename="814TRI">TRI</a>);</td></tr>
<tr><th id="5186">5186</th><td>      <a class="local col3 ref" href="#813MIB" title='MIB' data-ref="813MIB" data-ref-filename="813MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col6 ref" href="#826CurReg" title='CurReg' data-ref="826CurReg" data-ref-filename="826CurReg">CurReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm16getUndefRegStateEb" title='llvm::getUndefRegState' data-ref="_ZN4llvm16getUndefRegStateEb" data-ref-filename="_ZN4llvm16getUndefRegStateEb">getUndefRegState</a>(<a class="local col7 ref" href="#827CurUndef" title='CurUndef' data-ref="827CurUndef" data-ref-filename="827CurUndef">CurUndef</a>));</td></tr>
<tr><th id="5187">5187</th><td></td></tr>
<tr><th id="5188">5188</th><td>      <a class="local col6 ref" href="#826CurReg" title='CurReg' data-ref="826CurReg" data-ref-filename="826CurReg">CurReg</a> = <a class="local col0 ref" href="#820SrcLane" title='SrcLane' data-ref="820SrcLane" data-ref-filename="820SrcLane">SrcLane</a> == <var>0</var> &amp;&amp; <a class="local col9 ref" href="#819DstLane" title='DstLane' data-ref="819DstLane" data-ref-filename="819DstLane">DstLane</a> == <var>1</var> ? <a class="local col2 ref" href="#822DSrc" title='DSrc' data-ref="822DSrc" data-ref-filename="822DSrc">DSrc</a> : <a class="local col1 ref" href="#821DDst" title='DDst' data-ref="821DDst" data-ref-filename="821DDst">DDst</a>;</td></tr>
<tr><th id="5189">5189</th><td>      <a class="local col7 ref" href="#827CurUndef" title='CurUndef' data-ref="827CurUndef" data-ref-filename="827CurUndef">CurUndef</a> = <a class="local col6 ref" href="#826CurReg" title='CurReg' data-ref="826CurReg" data-ref-filename="826CurReg">CurReg</a> == <a class="local col2 ref" href="#822DSrc" title='DSrc' data-ref="822DSrc" data-ref-filename="822DSrc">DSrc</a> &amp;&amp; !<a class="local col7 ref" href="#807MI" title='MI' data-ref="807MI" data-ref-filename="807MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">readsRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col6 ref" href="#826CurReg" title='CurReg' data-ref="826CurReg" data-ref-filename="826CurReg">CurReg</a>, <a class="local col4 ref" href="#814TRI" title='TRI' data-ref="814TRI" data-ref-filename="814TRI">TRI</a>);</td></tr>
<tr><th id="5190">5190</th><td>      <a class="local col3 ref" href="#813MIB" title='MIB' data-ref="813MIB" data-ref-filename="813MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col6 ref" href="#826CurReg" title='CurReg' data-ref="826CurReg" data-ref-filename="826CurReg">CurReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm16getUndefRegStateEb" title='llvm::getUndefRegState' data-ref="_ZN4llvm16getUndefRegStateEb" data-ref-filename="_ZN4llvm16getUndefRegStateEb">getUndefRegState</a>(<a class="local col7 ref" href="#827CurUndef" title='CurUndef' data-ref="827CurUndef" data-ref-filename="827CurUndef">CurUndef</a>))</td></tr>
<tr><th id="5191">5191</th><td>         .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>1</var>)</td></tr>
<tr><th id="5192">5192</th><td>         .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="5193">5193</th><td></td></tr>
<tr><th id="5194">5194</th><td>      <b>if</b> (<a class="local col0 ref" href="#820SrcLane" title='SrcLane' data-ref="820SrcLane" data-ref-filename="820SrcLane">SrcLane</a> != <a class="local col9 ref" href="#819DstLane" title='DstLane' data-ref="819DstLane" data-ref-filename="819DstLane">DstLane</a>)</td></tr>
<tr><th id="5195">5195</th><td>        <a class="local col3 ref" href="#813MIB" title='MIB' data-ref="813MIB" data-ref-filename="813MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#810SrcReg" title='SrcReg' data-ref="810SrcReg" data-ref-filename="810SrcReg">SrcReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a>);</td></tr>
<tr><th id="5196">5196</th><td></td></tr>
<tr><th id="5197">5197</th><td>      <i>// As before, the original destination is no longer represented, add it</i></td></tr>
<tr><th id="5198">5198</th><td><i>      // implicitly.</i></td></tr>
<tr><th id="5199">5199</th><td>      <a class="local col3 ref" href="#813MIB" title='MIB' data-ref="813MIB" data-ref-filename="813MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col9 ref" href="#809DstReg" title='DstReg' data-ref="809DstReg" data-ref-filename="809DstReg">DstReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a> | <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a>);</td></tr>
<tr><th id="5200">5200</th><td>      <b>if</b> (<a class="local col3 ref" href="#823ImplicitSReg" title='ImplicitSReg' data-ref="823ImplicitSReg" data-ref-filename="823ImplicitSReg">ImplicitSReg</a> != <var>0</var>)</td></tr>
<tr><th id="5201">5201</th><td>        <a class="local col3 ref" href="#813MIB" title='MIB' data-ref="813MIB" data-ref-filename="813MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col3 ref" href="#823ImplicitSReg" title='ImplicitSReg' data-ref="823ImplicitSReg" data-ref-filename="823ImplicitSReg">ImplicitSReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a>);</td></tr>
<tr><th id="5202">5202</th><td>      <b>break</b>;</td></tr>
<tr><th id="5203">5203</th><td>    }</td></tr>
<tr><th id="5204">5204</th><td>  }</td></tr>
<tr><th id="5205">5205</th><td>}</td></tr>
<tr><th id="5206">5206</th><td></td></tr>
<tr><th id="5207">5207</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="5208">5208</th><td><i>// Partial register updates</i></td></tr>
<tr><th id="5209">5209</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="5210">5210</th><td><i>//</i></td></tr>
<tr><th id="5211">5211</th><td><i>// Swift renames NEON registers with 64-bit granularity.  That means any</i></td></tr>
<tr><th id="5212">5212</th><td><i>// instruction writing an S-reg implicitly reads the containing D-reg.  The</i></td></tr>
<tr><th id="5213">5213</th><td><i>// problem is mostly avoided by translating f32 operations to v2f32 operations</i></td></tr>
<tr><th id="5214">5214</th><td><i>// on D-registers, but f32 loads are still a problem.</i></td></tr>
<tr><th id="5215">5215</th><td><i>//</i></td></tr>
<tr><th id="5216">5216</th><td><i>// These instructions can load an f32 into a NEON register:</i></td></tr>
<tr><th id="5217">5217</th><td><i>//</i></td></tr>
<tr><th id="5218">5218</th><td><i>// VLDRS - Only writes S, partial D update.</i></td></tr>
<tr><th id="5219">5219</th><td><i>// VLD1LNd32 - Writes all D-regs, explicit partial D update, 2 uops.</i></td></tr>
<tr><th id="5220">5220</th><td><i>// VLD1DUPd32 - Writes all D-regs, no partial reg update, 2 uops.</i></td></tr>
<tr><th id="5221">5221</th><td><i>//</i></td></tr>
<tr><th id="5222">5222</th><td><i>// FCONSTD can be used as a dependency-breaking instruction.</i></td></tr>
<tr><th id="5223">5223</th><td><em>unsigned</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo28getPartialRegUpdateClearanceERKNS_12MachineInstrEjPKNS_18TargetRegisterInfoE" title='llvm::ARMBaseInstrInfo::getPartialRegUpdateClearance' data-ref="_ZNK4llvm16ARMBaseInstrInfo28getPartialRegUpdateClearanceERKNS_12MachineInstrEjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo28getPartialRegUpdateClearanceERKNS_12MachineInstrEjPKNS_18TargetRegisterInfoE">getPartialRegUpdateClearance</dfn>(</td></tr>
<tr><th id="5224">5224</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="828MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="828MI" data-ref-filename="828MI">MI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="829OpNum" title='OpNum' data-type='unsigned int' data-ref="829OpNum" data-ref-filename="829OpNum">OpNum</dfn>,</td></tr>
<tr><th id="5225">5225</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col0 decl" id="830TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="830TRI" data-ref-filename="830TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="5226">5226</th><td>  <em>auto</em> <dfn class="local col1 decl" id="831PartialUpdateClearance" title='PartialUpdateClearance' data-type='unsigned int' data-ref="831PartialUpdateClearance" data-ref-filename="831PartialUpdateClearance">PartialUpdateClearance</dfn> = <a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget25getPartialUpdateClearanceEv" title='llvm::ARMSubtarget::getPartialUpdateClearance' data-ref="_ZNK4llvm12ARMSubtarget25getPartialUpdateClearanceEv" data-ref-filename="_ZNK4llvm12ARMSubtarget25getPartialUpdateClearanceEv">getPartialUpdateClearance</a>();</td></tr>
<tr><th id="5227">5227</th><td>  <b>if</b> (!<a class="local col1 ref" href="#831PartialUpdateClearance" title='PartialUpdateClearance' data-ref="831PartialUpdateClearance" data-ref-filename="831PartialUpdateClearance">PartialUpdateClearance</a>)</td></tr>
<tr><th id="5228">5228</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="5229">5229</th><td></td></tr>
<tr><th id="5230">5230</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(TRI &amp;&amp; <q>"Need TRI instance"</q>);</td></tr>
<tr><th id="5231">5231</th><td></td></tr>
<tr><th id="5232">5232</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="832MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="832MO" data-ref-filename="832MO">MO</dfn> = <a class="local col8 ref" href="#828MI" title='MI' data-ref="828MI" data-ref-filename="828MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#829OpNum" title='OpNum' data-ref="829OpNum" data-ref-filename="829OpNum">OpNum</a>);</td></tr>
<tr><th id="5233">5233</th><td>  <b>if</b> (<a class="local col2 ref" href="#832MO" title='MO' data-ref="832MO" data-ref-filename="832MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8readsRegEv" title='llvm::MachineOperand::readsReg' data-ref="_ZNK4llvm14MachineOperand8readsRegEv" data-ref-filename="_ZNK4llvm14MachineOperand8readsRegEv">readsReg</a>())</td></tr>
<tr><th id="5234">5234</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="5235">5235</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="833Reg" title='Reg' data-type='llvm::Register' data-ref="833Reg" data-ref-filename="833Reg">Reg</dfn> = <a class="local col2 ref" href="#832MO" title='MO' data-ref="832MO" data-ref-filename="832MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="5236">5236</th><td>  <em>int</em> <dfn class="local col4 decl" id="834UseOp" title='UseOp' data-type='int' data-ref="834UseOp" data-ref-filename="834UseOp">UseOp</dfn> = -<var>1</var>;</td></tr>
<tr><th id="5237">5237</th><td></td></tr>
<tr><th id="5238">5238</th><td>  <b>switch</b> (<a class="local col8 ref" href="#828MI" title='MI' data-ref="828MI" data-ref-filename="828MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="5239">5239</th><td>  <i>// Normal instructions writing only an S-register.</i></td></tr>
<tr><th id="5240">5240</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLDRS" title='llvm::ARM::VLDRS' data-ref="llvm::ARM::VLDRS" data-ref-filename="llvm..ARM..VLDRS">VLDRS</a>:</td></tr>
<tr><th id="5241">5241</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::FCONSTS" title='llvm::ARM::FCONSTS' data-ref="llvm::ARM::FCONSTS" data-ref-filename="llvm..ARM..FCONSTS">FCONSTS</a>:</td></tr>
<tr><th id="5242">5242</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMOVSR" title='llvm::ARM::VMOVSR' data-ref="llvm::ARM::VMOVSR" data-ref-filename="llvm..ARM..VMOVSR">VMOVSR</a>:</td></tr>
<tr><th id="5243">5243</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMOVv8i8" title='llvm::ARM::VMOVv8i8' data-ref="llvm::ARM::VMOVv8i8" data-ref-filename="llvm..ARM..VMOVv8i8">VMOVv8i8</a>:</td></tr>
<tr><th id="5244">5244</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMOVv4i16" title='llvm::ARM::VMOVv4i16' data-ref="llvm::ARM::VMOVv4i16" data-ref-filename="llvm..ARM..VMOVv4i16">VMOVv4i16</a>:</td></tr>
<tr><th id="5245">5245</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMOVv2i32" title='llvm::ARM::VMOVv2i32' data-ref="llvm::ARM::VMOVv2i32" data-ref-filename="llvm..ARM..VMOVv2i32">VMOVv2i32</a>:</td></tr>
<tr><th id="5246">5246</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMOVv2f32" title='llvm::ARM::VMOVv2f32' data-ref="llvm::ARM::VMOVv2f32" data-ref-filename="llvm..ARM..VMOVv2f32">VMOVv2f32</a>:</td></tr>
<tr><th id="5247">5247</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMOVv1i64" title='llvm::ARM::VMOVv1i64' data-ref="llvm::ARM::VMOVv1i64" data-ref-filename="llvm..ARM..VMOVv1i64">VMOVv1i64</a>:</td></tr>
<tr><th id="5248">5248</th><td>    <a class="local col4 ref" href="#834UseOp" title='UseOp' data-ref="834UseOp" data-ref-filename="834UseOp">UseOp</a> = <a class="local col8 ref" href="#828MI" title='MI' data-ref="828MI" data-ref-filename="828MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr25findRegisterUseOperandIdxENS_8RegisterEbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterUseOperandIdx' data-ref="_ZNK4llvm12MachineInstr25findRegisterUseOperandIdxENS_8RegisterEbPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr25findRegisterUseOperandIdxENS_8RegisterEbPKNS_18TargetRegisterInfoE">findRegisterUseOperandIdx</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#833Reg" title='Reg' data-ref="833Reg" data-ref-filename="833Reg">Reg</a>, <b>false</b>, <a class="local col0 ref" href="#830TRI" title='TRI' data-ref="830TRI" data-ref-filename="830TRI">TRI</a>);</td></tr>
<tr><th id="5249">5249</th><td>    <b>break</b>;</td></tr>
<tr><th id="5250">5250</th><td></td></tr>
<tr><th id="5251">5251</th><td>    <i>// Explicitly reads the dependency.</i></td></tr>
<tr><th id="5252">5252</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1LNd32" title='llvm::ARM::VLD1LNd32' data-ref="llvm::ARM::VLD1LNd32" data-ref-filename="llvm..ARM..VLD1LNd32">VLD1LNd32</a>:</td></tr>
<tr><th id="5253">5253</th><td>    <a class="local col4 ref" href="#834UseOp" title='UseOp' data-ref="834UseOp" data-ref-filename="834UseOp">UseOp</a> = <var>3</var>;</td></tr>
<tr><th id="5254">5254</th><td>    <b>break</b>;</td></tr>
<tr><th id="5255">5255</th><td>  <b>default</b>:</td></tr>
<tr><th id="5256">5256</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="5257">5257</th><td>  }</td></tr>
<tr><th id="5258">5258</th><td></td></tr>
<tr><th id="5259">5259</th><td>  <i>// If this instruction actually reads a value from Reg, there is no unwanted</i></td></tr>
<tr><th id="5260">5260</th><td><i>  // dependency.</i></td></tr>
<tr><th id="5261">5261</th><td>  <b>if</b> (<a class="local col4 ref" href="#834UseOp" title='UseOp' data-ref="834UseOp" data-ref-filename="834UseOp">UseOp</a> != -<var>1</var> &amp;&amp; <a class="local col8 ref" href="#828MI" title='MI' data-ref="828MI" data-ref-filename="828MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#834UseOp" title='UseOp' data-ref="834UseOp" data-ref-filename="834UseOp">UseOp</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8readsRegEv" title='llvm::MachineOperand::readsReg' data-ref="_ZNK4llvm14MachineOperand8readsRegEv" data-ref-filename="_ZNK4llvm14MachineOperand8readsRegEv">readsReg</a>())</td></tr>
<tr><th id="5262">5262</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="5263">5263</th><td></td></tr>
<tr><th id="5264">5264</th><td>  <i>// We must be able to clobber the whole D-reg.</i></td></tr>
<tr><th id="5265">5265</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register17isVirtualRegisterEj" title='llvm::Register::isVirtualRegister' data-ref="_ZN4llvm8Register17isVirtualRegisterEj" data-ref-filename="_ZN4llvm8Register17isVirtualRegisterEj">isVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#833Reg" title='Reg' data-ref="833Reg" data-ref-filename="833Reg">Reg</a>)) {</td></tr>
<tr><th id="5266">5266</th><td>    <i>// Virtual register must be a def undef foo:ssub_0 operand.</i></td></tr>
<tr><th id="5267">5267</th><td>    <b>if</b> (!<a class="local col2 ref" href="#832MO" title='MO' data-ref="832MO" data-ref-filename="832MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() || <a class="local col8 ref" href="#828MI" title='MI' data-ref="828MI" data-ref-filename="828MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr20readsVirtualRegisterENS_8RegisterE" title='llvm::MachineInstr::readsVirtualRegister' data-ref="_ZNK4llvm12MachineInstr20readsVirtualRegisterENS_8RegisterE" data-ref-filename="_ZNK4llvm12MachineInstr20readsVirtualRegisterENS_8RegisterE">readsVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#833Reg" title='Reg' data-ref="833Reg" data-ref-filename="833Reg">Reg</a>))</td></tr>
<tr><th id="5268">5268</th><td>      <b>return</b> <var>0</var>;</td></tr>
<tr><th id="5269">5269</th><td>  } <b>else</b> <b>if</b> (<span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::SPRRegClass" title='llvm::ARM::SPRRegClass' data-ref="llvm::ARM::SPRRegClass" data-ref-filename="llvm..ARM..SPRRegClass">SPRRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#833Reg" title='Reg' data-ref="833Reg" data-ref-filename="833Reg">Reg</a>)) {</td></tr>
<tr><th id="5270">5270</th><td>    <i>// Physical register: MI must define the full D-reg.</i></td></tr>
<tr><th id="5271">5271</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="835DReg" title='DReg' data-type='unsigned int' data-ref="835DReg" data-ref-filename="835DReg">DReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col0 ref" href="#830TRI" title='TRI' data-ref="830TRI" data-ref-filename="830TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getMatchingSuperReg' data-ref="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE">getMatchingSuperReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col3 ref" href="#833Reg" title='Reg' data-ref="833Reg" data-ref-filename="833Reg">Reg</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::ssub_0" title='llvm::ARM::ssub_0' data-ref="llvm::ARM::ssub_0" data-ref-filename="llvm..ARM..ssub_0">ssub_0</a>,</td></tr>
<tr><th id="5272">5272</th><td>                                             &amp;<span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::DPRRegClass" title='llvm::ARM::DPRRegClass' data-ref="llvm::ARM::DPRRegClass" data-ref-filename="llvm..ARM..DPRRegClass">DPRRegClass</a>);</td></tr>
<tr><th id="5273">5273</th><td>    <b>if</b> (!<a class="local col5 ref" href="#835DReg" title='DReg' data-ref="835DReg" data-ref-filename="835DReg">DReg</a> || !<a class="local col8 ref" href="#828MI" title='MI' data-ref="828MI" data-ref-filename="828MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr15definesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::definesRegister' data-ref="_ZNK4llvm12MachineInstr15definesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr15definesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">definesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col5 ref" href="#835DReg" title='DReg' data-ref="835DReg" data-ref-filename="835DReg">DReg</a>, <a class="local col0 ref" href="#830TRI" title='TRI' data-ref="830TRI" data-ref-filename="830TRI">TRI</a>))</td></tr>
<tr><th id="5274">5274</th><td>      <b>return</b> <var>0</var>;</td></tr>
<tr><th id="5275">5275</th><td>  }</td></tr>
<tr><th id="5276">5276</th><td></td></tr>
<tr><th id="5277">5277</th><td>  <i>// MI has an unwanted D-register dependency.</i></td></tr>
<tr><th id="5278">5278</th><td><i>  // Avoid defs in the previous N instructrions.</i></td></tr>
<tr><th id="5279">5279</th><td>  <b>return</b> <a class="local col1 ref" href="#831PartialUpdateClearance" title='PartialUpdateClearance' data-ref="831PartialUpdateClearance" data-ref-filename="831PartialUpdateClearance">PartialUpdateClearance</a>;</td></tr>
<tr><th id="5280">5280</th><td>}</td></tr>
<tr><th id="5281">5281</th><td></td></tr>
<tr><th id="5282">5282</th><td><i>// Break a partial register dependency after getPartialRegUpdateClearance</i></td></tr>
<tr><th id="5283">5283</th><td><i>// returned non-zero.</i></td></tr>
<tr><th id="5284">5284</th><td><em>void</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo25breakPartialRegDependencyERNS_12MachineInstrEjPKNS_18TargetRegisterInfoE" title='llvm::ARMBaseInstrInfo::breakPartialRegDependency' data-ref="_ZNK4llvm16ARMBaseInstrInfo25breakPartialRegDependencyERNS_12MachineInstrEjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo25breakPartialRegDependencyERNS_12MachineInstrEjPKNS_18TargetRegisterInfoE">breakPartialRegDependency</dfn>(</td></tr>
<tr><th id="5285">5285</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="836MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="836MI" data-ref-filename="836MI">MI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="837OpNum" title='OpNum' data-type='unsigned int' data-ref="837OpNum" data-ref-filename="837OpNum">OpNum</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col8 decl" id="838TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="838TRI" data-ref-filename="838TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="5286">5286</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(OpNum &lt; MI.getDesc().getNumDefs() &amp;&amp; <q>"OpNum is not a def"</q>);</td></tr>
<tr><th id="5287">5287</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(TRI &amp;&amp; <q>"Need TRI instance"</q>);</td></tr>
<tr><th id="5288">5288</th><td></td></tr>
<tr><th id="5289">5289</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="839MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="839MO" data-ref-filename="839MO">MO</dfn> = <a class="local col6 ref" href="#836MI" title='MI' data-ref="836MI" data-ref-filename="836MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#837OpNum" title='OpNum' data-ref="837OpNum" data-ref-filename="837OpNum">OpNum</a>);</td></tr>
<tr><th id="5290">5290</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="840Reg" title='Reg' data-type='llvm::Register' data-ref="840Reg" data-ref-filename="840Reg">Reg</dfn> = <a class="local col9 ref" href="#839MO" title='MO' data-ref="839MO" data-ref-filename="839MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="5291">5291</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Register::isPhysicalRegister(Reg) &amp;&amp;</td></tr>
<tr><th id="5292">5292</th><td>         <q>"Can't break virtual register dependencies."</q>);</td></tr>
<tr><th id="5293">5293</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="841DReg" title='DReg' data-type='unsigned int' data-ref="841DReg" data-ref-filename="841DReg">DReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col0 ref" href="#840Reg" title='Reg' data-ref="840Reg" data-ref-filename="840Reg">Reg</a>;</td></tr>
<tr><th id="5294">5294</th><td></td></tr>
<tr><th id="5295">5295</th><td>  <i>// If MI defines an S-reg, find the corresponding D super-register.</i></td></tr>
<tr><th id="5296">5296</th><td>  <b>if</b> (<span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::SPRRegClass" title='llvm::ARM::SPRRegClass' data-ref="llvm::ARM::SPRRegClass" data-ref-filename="llvm..ARM..SPRRegClass">SPRRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#840Reg" title='Reg' data-ref="840Reg" data-ref-filename="840Reg">Reg</a>)) {</td></tr>
<tr><th id="5297">5297</th><td>    <a class="local col1 ref" href="#841DReg" title='DReg' data-ref="841DReg" data-ref-filename="841DReg">DReg</a> = <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::D0" title='llvm::ARM::D0' data-ref="llvm::ARM::D0" data-ref-filename="llvm..ARM..D0">D0</a> + (<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col0 ref" href="#840Reg" title='Reg' data-ref="840Reg" data-ref-filename="840Reg">Reg</a> - <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::S0" title='llvm::ARM::S0' data-ref="llvm::ARM::S0" data-ref-filename="llvm..ARM..S0">S0</a>) / <var>2</var>;</td></tr>
<tr><th id="5298">5298</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(TRI-&gt;isSuperRegister(Reg, DReg) &amp;&amp; <q>"Register enums broken"</q>);</td></tr>
<tr><th id="5299">5299</th><td>  }</td></tr>
<tr><th id="5300">5300</th><td></td></tr>
<tr><th id="5301">5301</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(ARM::DPRRegClass.contains(DReg) &amp;&amp; <q>"Can only break D-reg deps"</q>);</td></tr>
<tr><th id="5302">5302</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.definesRegister(DReg, TRI) &amp;&amp; <q>"MI doesn't clobber full D-reg"</q>);</td></tr>
<tr><th id="5303">5303</th><td></td></tr>
<tr><th id="5304">5304</th><td>  <i>// FIXME: In some cases, VLDRS can be changed to a VLD1DUPd32 which defines</i></td></tr>
<tr><th id="5305">5305</th><td><i>  // the full D-register by loading the same value to both lanes.  The</i></td></tr>
<tr><th id="5306">5306</th><td><i>  // instruction is micro-coded with 2 uops, so don't do this until we can</i></td></tr>
<tr><th id="5307">5307</th><td><i>  // properly schedule micro-coded instructions.  The dispatcher stalls cause</i></td></tr>
<tr><th id="5308">5308</th><td><i>  // too big regressions.</i></td></tr>
<tr><th id="5309">5309</th><td><i></i></td></tr>
<tr><th id="5310">5310</th><td><i>  // Insert the dependency-breaking FCONSTD before MI.</i></td></tr>
<tr><th id="5311">5311</th><td><i>  // 96 is the encoding of 0.5, but the actual value doesn't matter here.</i></td></tr>
<tr><th id="5312">5312</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col6 ref" href="#836MI" title='MI' data-ref="836MI" data-ref-filename="836MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, <span class='refarg'><a class="local col6 ref" href="#836MI" title='MI' data-ref="836MI" data-ref-filename="836MI">MI</a></span>, <a class="local col6 ref" href="#836MI" title='MI' data-ref="836MI" data-ref-filename="836MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::FCONSTD" title='llvm::ARM::FCONSTD' data-ref="llvm::ARM::FCONSTD" data-ref-filename="llvm..ARM..FCONSTD">FCONSTD</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#841DReg" title='DReg' data-ref="841DReg" data-ref-filename="841DReg">DReg</a>)</td></tr>
<tr><th id="5313">5313</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>96</var>)</td></tr>
<tr><th id="5314">5314</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="5315">5315</th><td>  <a class="local col6 ref" href="#836MI" title='MI' data-ref="836MI" data-ref-filename="836MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr17addRegisterKilledENS_8RegisterEPKNS_18TargetRegisterInfoEb" title='llvm::MachineInstr::addRegisterKilled' data-ref="_ZN4llvm12MachineInstr17addRegisterKilledENS_8RegisterEPKNS_18TargetRegisterInfoEb" data-ref-filename="_ZN4llvm12MachineInstr17addRegisterKilledENS_8RegisterEPKNS_18TargetRegisterInfoEb">addRegisterKilled</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#841DReg" title='DReg' data-ref="841DReg" data-ref-filename="841DReg">DReg</a>, <a class="local col8 ref" href="#838TRI" title='TRI' data-ref="838TRI" data-ref-filename="838TRI">TRI</a>, <b>true</b>);</td></tr>
<tr><th id="5316">5316</th><td>}</td></tr>
<tr><th id="5317">5317</th><td></td></tr>
<tr><th id="5318">5318</th><td><em>bool</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo6hasNOPEv" title='llvm::ARMBaseInstrInfo::hasNOP' data-ref="_ZNK4llvm16ARMBaseInstrInfo6hasNOPEv" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo6hasNOPEv">hasNOP</dfn>() <em>const</em> {</td></tr>
<tr><th id="5319">5319</th><td>  <b>return</b> <a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenSubtargetInfo.inc.html#llvm::ARM::HasV6KOps" title='llvm::ARM::HasV6KOps' data-ref="llvm::ARM::HasV6KOps" data-ref-filename="llvm..ARM..HasV6KOps">HasV6KOps</a>]</a>;</td></tr>
<tr><th id="5320">5320</th><td>}</td></tr>
<tr><th id="5321">5321</th><td></td></tr>
<tr><th id="5322">5322</th><td><em>bool</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo19isSwiftFastImmShiftEPKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::isSwiftFastImmShift' data-ref="_ZNK4llvm16ARMBaseInstrInfo19isSwiftFastImmShiftEPKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo19isSwiftFastImmShiftEPKNS_12MachineInstrE">isSwiftFastImmShift</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="842MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="842MI" data-ref-filename="842MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="5323">5323</th><td>  <b>if</b> (<a class="local col2 ref" href="#842MI" title='MI' data-ref="842MI" data-ref-filename="842MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() &lt; <var>4</var>)</td></tr>
<tr><th id="5324">5324</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="5325">5325</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="843ShOpVal" title='ShOpVal' data-type='unsigned int' data-ref="843ShOpVal" data-ref-filename="843ShOpVal">ShOpVal</dfn> = <a class="local col2 ref" href="#842MI" title='MI' data-ref="842MI" data-ref-filename="842MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="5326">5326</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="844ShImm" title='ShImm' data-type='unsigned int' data-ref="844ShImm" data-ref-filename="844ShImm">ShImm</dfn> = <span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM14getSORegOffsetEj" title='llvm::ARM_AM::getSORegOffset' data-ref="_ZN4llvm6ARM_AM14getSORegOffsetEj" data-ref-filename="_ZN4llvm6ARM_AM14getSORegOffsetEj">getSORegOffset</a>(<a class="local col3 ref" href="#843ShOpVal" title='ShOpVal' data-ref="843ShOpVal" data-ref-filename="843ShOpVal">ShOpVal</a>);</td></tr>
<tr><th id="5327">5327</th><td>  <i>// Swift supports faster shifts for: lsl 2, lsl 1, and lsr 1.</i></td></tr>
<tr><th id="5328">5328</th><td>  <b>if</b> ((<a class="local col4 ref" href="#844ShImm" title='ShImm' data-ref="844ShImm" data-ref-filename="844ShImm">ShImm</a> == <var>1</var> &amp;&amp; <span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM12getSORegShOpEj" title='llvm::ARM_AM::getSORegShOp' data-ref="_ZN4llvm6ARM_AM12getSORegShOpEj" data-ref-filename="_ZN4llvm6ARM_AM12getSORegShOpEj">getSORegShOp</a>(<a class="local col3 ref" href="#843ShOpVal" title='ShOpVal' data-ref="843ShOpVal" data-ref-filename="843ShOpVal">ShOpVal</a>) == <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::lsr" title='llvm::ARM_AM::lsr' data-ref="llvm::ARM_AM::lsr" data-ref-filename="llvm..ARM_AM..lsr">lsr</a>) ||</td></tr>
<tr><th id="5329">5329</th><td>      ((<a class="local col4 ref" href="#844ShImm" title='ShImm' data-ref="844ShImm" data-ref-filename="844ShImm">ShImm</a> == <var>1</var> || <a class="local col4 ref" href="#844ShImm" title='ShImm' data-ref="844ShImm" data-ref-filename="844ShImm">ShImm</a> == <var>2</var>) &amp;&amp;</td></tr>
<tr><th id="5330">5330</th><td>       <span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM12getSORegShOpEj" title='llvm::ARM_AM::getSORegShOp' data-ref="_ZN4llvm6ARM_AM12getSORegShOpEj" data-ref-filename="_ZN4llvm6ARM_AM12getSORegShOpEj">getSORegShOp</a>(<a class="local col3 ref" href="#843ShOpVal" title='ShOpVal' data-ref="843ShOpVal" data-ref-filename="843ShOpVal">ShOpVal</a>) == <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::lsl" title='llvm::ARM_AM::lsl' data-ref="llvm::ARM_AM::lsl" data-ref-filename="llvm..ARM_AM..lsl">lsl</a>))</td></tr>
<tr><th id="5331">5331</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="5332">5332</th><td></td></tr>
<tr><th id="5333">5333</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5334">5334</th><td>}</td></tr>
<tr><th id="5335">5335</th><td></td></tr>
<tr><th id="5336">5336</th><td><em>bool</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo24getRegSequenceLikeInputsERKNS_12MachineInstrEjRNS_15SmallVectorImplINS_15TargetInstrInfo19RegSubRegPairAndIdxEEE" title='llvm::ARMBaseInstrInfo::getRegSequenceLikeInputs' data-ref="_ZNK4llvm16ARMBaseInstrInfo24getRegSequenceLikeInputsERKNS_12MachineInstrEjRNS_15SmallVectorImplINS_15TargetInstrInfo19RegSubRegPairAndIdxEEE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo24getRegSequenceLikeInputsERKNS_12MachineInstrEjRNS_15SmallVectorImplINS_15TargetInstrInfo19RegSubRegPairAndIdxEEE">getRegSequenceLikeInputs</dfn>(</td></tr>
<tr><th id="5337">5337</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="845MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="845MI" data-ref-filename="845MI">MI</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="846DefIdx" title='DefIdx' data-type='unsigned int' data-ref="846DefIdx" data-ref-filename="846DefIdx">DefIdx</dfn>,</td></tr>
<tr><th id="5338">5338</th><td>    <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPairAndIdx" title='llvm::TargetInstrInfo::RegSubRegPairAndIdx' data-ref="llvm::TargetInstrInfo::RegSubRegPairAndIdx" data-ref-filename="llvm..TargetInstrInfo..RegSubRegPairAndIdx">RegSubRegPairAndIdx</a>&gt; &amp;<dfn class="local col7 decl" id="847InputRegs" title='InputRegs' data-type='SmallVectorImpl&lt;llvm::TargetInstrInfo::RegSubRegPairAndIdx&gt; &amp;' data-ref="847InputRegs" data-ref-filename="847InputRegs">InputRegs</dfn>) <em>const</em> {</td></tr>
<tr><th id="5339">5339</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(DefIdx &lt; MI.getDesc().getNumDefs() &amp;&amp; <q>"Invalid definition index"</q>);</td></tr>
<tr><th id="5340">5340</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.isRegSequenceLike() &amp;&amp; <q>"Invalid kind of instruction"</q>);</td></tr>
<tr><th id="5341">5341</th><td></td></tr>
<tr><th id="5342">5342</th><td>  <b>switch</b> (<a class="local col5 ref" href="#845MI" title='MI' data-ref="845MI" data-ref-filename="845MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="5343">5343</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMOVDRR" title='llvm::ARM::VMOVDRR' data-ref="llvm::ARM::VMOVDRR" data-ref-filename="llvm..ARM..VMOVDRR">VMOVDRR</a>:</td></tr>
<tr><th id="5344">5344</th><td>    <i>// dX = VMOVDRR rY, rZ</i></td></tr>
<tr><th id="5345">5345</th><td><i>    // is the same as:</i></td></tr>
<tr><th id="5346">5346</th><td><i>    // dX = REG_SEQUENCE rY, ssub_0, rZ, ssub_1</i></td></tr>
<tr><th id="5347">5347</th><td><i>    // Populate the InputRegs accordingly.</i></td></tr>
<tr><th id="5348">5348</th><td><i>    // rY</i></td></tr>
<tr><th id="5349">5349</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col8 decl" id="848MOReg" title='MOReg' data-type='const llvm::MachineOperand *' data-ref="848MOReg" data-ref-filename="848MOReg">MOReg</dfn> = &amp;<a class="local col5 ref" href="#845MI" title='MI' data-ref="845MI" data-ref-filename="845MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="5350">5350</th><td>    <b>if</b> (!<a class="local col8 ref" href="#848MOReg" title='MOReg' data-ref="848MOReg" data-ref-filename="848MOReg">MOReg</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv" data-ref-filename="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>())</td></tr>
<tr><th id="5351">5351</th><td>      <a class="local col7 ref" href="#847InputRegs" title='InputRegs' data-ref="847InputRegs" data-ref-filename="847InputRegs">InputRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPairAndIdx" title='llvm::TargetInstrInfo::RegSubRegPairAndIdx' data-ref="llvm::TargetInstrInfo::RegSubRegPairAndIdx" data-ref-filename="llvm..TargetInstrInfo..RegSubRegPairAndIdx">RegSubRegPairAndIdx</a><a class="ref fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZN4llvm15TargetInstrInfo19RegSubRegPairAndIdxC1ENS_8RegisterEjj" title='llvm::TargetInstrInfo::RegSubRegPairAndIdx::RegSubRegPairAndIdx' data-ref="_ZN4llvm15TargetInstrInfo19RegSubRegPairAndIdxC1ENS_8RegisterEjj" data-ref-filename="_ZN4llvm15TargetInstrInfo19RegSubRegPairAndIdxC1ENS_8RegisterEjj">(</a><a class="local col8 ref" href="#848MOReg" title='MOReg' data-ref="848MOReg" data-ref-filename="848MOReg">MOReg</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(),</td></tr>
<tr><th id="5352">5352</th><td>                                              <a class="local col8 ref" href="#848MOReg" title='MOReg' data-ref="848MOReg" data-ref-filename="848MOReg">MOReg</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>(), <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::ssub_0" title='llvm::ARM::ssub_0' data-ref="llvm::ARM::ssub_0" data-ref-filename="llvm..ARM..ssub_0">ssub_0</a>));</td></tr>
<tr><th id="5353">5353</th><td>    <i>// rZ</i></td></tr>
<tr><th id="5354">5354</th><td>    <a class="local col8 ref" href="#848MOReg" title='MOReg' data-ref="848MOReg" data-ref-filename="848MOReg">MOReg</a> = &amp;<a class="local col5 ref" href="#845MI" title='MI' data-ref="845MI" data-ref-filename="845MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="5355">5355</th><td>    <b>if</b> (!<a class="local col8 ref" href="#848MOReg" title='MOReg' data-ref="848MOReg" data-ref-filename="848MOReg">MOReg</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv" data-ref-filename="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>())</td></tr>
<tr><th id="5356">5356</th><td>      <a class="local col7 ref" href="#847InputRegs" title='InputRegs' data-ref="847InputRegs" data-ref-filename="847InputRegs">InputRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPairAndIdx" title='llvm::TargetInstrInfo::RegSubRegPairAndIdx' data-ref="llvm::TargetInstrInfo::RegSubRegPairAndIdx" data-ref-filename="llvm..TargetInstrInfo..RegSubRegPairAndIdx">RegSubRegPairAndIdx</a><a class="ref fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZN4llvm15TargetInstrInfo19RegSubRegPairAndIdxC1ENS_8RegisterEjj" title='llvm::TargetInstrInfo::RegSubRegPairAndIdx::RegSubRegPairAndIdx' data-ref="_ZN4llvm15TargetInstrInfo19RegSubRegPairAndIdxC1ENS_8RegisterEjj" data-ref-filename="_ZN4llvm15TargetInstrInfo19RegSubRegPairAndIdxC1ENS_8RegisterEjj">(</a><a class="local col8 ref" href="#848MOReg" title='MOReg' data-ref="848MOReg" data-ref-filename="848MOReg">MOReg</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(),</td></tr>
<tr><th id="5357">5357</th><td>                                              <a class="local col8 ref" href="#848MOReg" title='MOReg' data-ref="848MOReg" data-ref-filename="848MOReg">MOReg</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>(), <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::ssub_1" title='llvm::ARM::ssub_1' data-ref="llvm::ARM::ssub_1" data-ref-filename="llvm..ARM..ssub_1">ssub_1</a>));</td></tr>
<tr><th id="5358">5358</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="5359">5359</th><td>  }</td></tr>
<tr><th id="5360">5360</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Target dependent opcode missing"</q>);</td></tr>
<tr><th id="5361">5361</th><td>}</td></tr>
<tr><th id="5362">5362</th><td></td></tr>
<tr><th id="5363">5363</th><td><em>bool</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo26getExtractSubregLikeInputsERKNS_12MachineInstrEjRNS_15TargetInstrInfo19RegSubRegPairAndIdxE" title='llvm::ARMBaseInstrInfo::getExtractSubregLikeInputs' data-ref="_ZNK4llvm16ARMBaseInstrInfo26getExtractSubregLikeInputsERKNS_12MachineInstrEjRNS_15TargetInstrInfo19RegSubRegPairAndIdxE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo26getExtractSubregLikeInputsERKNS_12MachineInstrEjRNS_15TargetInstrInfo19RegSubRegPairAndIdxE">getExtractSubregLikeInputs</dfn>(</td></tr>
<tr><th id="5364">5364</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="849MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="849MI" data-ref-filename="849MI">MI</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="850DefIdx" title='DefIdx' data-type='unsigned int' data-ref="850DefIdx" data-ref-filename="850DefIdx">DefIdx</dfn>,</td></tr>
<tr><th id="5365">5365</th><td>    <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPairAndIdx" title='llvm::TargetInstrInfo::RegSubRegPairAndIdx' data-ref="llvm::TargetInstrInfo::RegSubRegPairAndIdx" data-ref-filename="llvm..TargetInstrInfo..RegSubRegPairAndIdx">RegSubRegPairAndIdx</a> &amp;<dfn class="local col1 decl" id="851InputReg" title='InputReg' data-type='llvm::TargetInstrInfo::RegSubRegPairAndIdx &amp;' data-ref="851InputReg" data-ref-filename="851InputReg">InputReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="5366">5366</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(DefIdx &lt; MI.getDesc().getNumDefs() &amp;&amp; <q>"Invalid definition index"</q>);</td></tr>
<tr><th id="5367">5367</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.isExtractSubregLike() &amp;&amp; <q>"Invalid kind of instruction"</q>);</td></tr>
<tr><th id="5368">5368</th><td></td></tr>
<tr><th id="5369">5369</th><td>  <b>switch</b> (<a class="local col9 ref" href="#849MI" title='MI' data-ref="849MI" data-ref-filename="849MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="5370">5370</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMOVRRD" title='llvm::ARM::VMOVRRD' data-ref="llvm::ARM::VMOVRRD" data-ref-filename="llvm..ARM..VMOVRRD">VMOVRRD</a>:</td></tr>
<tr><th id="5371">5371</th><td>    <i>// rX, rY = VMOVRRD dZ</i></td></tr>
<tr><th id="5372">5372</th><td><i>    // is the same as:</i></td></tr>
<tr><th id="5373">5373</th><td><i>    // rX = EXTRACT_SUBREG dZ, ssub_0</i></td></tr>
<tr><th id="5374">5374</th><td><i>    // rY = EXTRACT_SUBREG dZ, ssub_1</i></td></tr>
<tr><th id="5375">5375</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="852MOReg" title='MOReg' data-type='const llvm::MachineOperand &amp;' data-ref="852MOReg" data-ref-filename="852MOReg">MOReg</dfn> = <a class="local col9 ref" href="#849MI" title='MI' data-ref="849MI" data-ref-filename="849MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="5376">5376</th><td>    <b>if</b> (<a class="local col2 ref" href="#852MOReg" title='MOReg' data-ref="852MOReg" data-ref-filename="852MOReg">MOReg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv" data-ref-filename="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>())</td></tr>
<tr><th id="5377">5377</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5378">5378</th><td>    <a class="local col1 ref" href="#851InputReg" title='InputReg' data-ref="851InputReg" data-ref-filename="851InputReg">InputReg</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::Reg" title='llvm::TargetInstrInfo::RegSubRegPair::Reg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::Reg" data-ref-filename="llvm..TargetInstrInfo..RegSubRegPair..Reg">Reg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col2 ref" href="#852MOReg" title='MOReg' data-ref="852MOReg" data-ref-filename="852MOReg">MOReg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="5379">5379</th><td>    <a class="local col1 ref" href="#851InputReg" title='InputReg' data-ref="851InputReg" data-ref-filename="851InputReg">InputReg</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::SubReg" title='llvm::TargetInstrInfo::RegSubRegPair::SubReg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::SubReg" data-ref-filename="llvm..TargetInstrInfo..RegSubRegPair..SubReg">SubReg</a> = <a class="local col2 ref" href="#852MOReg" title='MOReg' data-ref="852MOReg" data-ref-filename="852MOReg">MOReg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="5380">5380</th><td>    <a class="local col1 ref" href="#851InputReg" title='InputReg' data-ref="851InputReg" data-ref-filename="851InputReg">InputReg</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPairAndIdx::SubIdx" title='llvm::TargetInstrInfo::RegSubRegPairAndIdx::SubIdx' data-ref="llvm::TargetInstrInfo::RegSubRegPairAndIdx::SubIdx" data-ref-filename="llvm..TargetInstrInfo..RegSubRegPairAndIdx..SubIdx">SubIdx</a> = <a class="local col0 ref" href="#850DefIdx" title='DefIdx' data-ref="850DefIdx" data-ref-filename="850DefIdx">DefIdx</a> == <var>0</var> ? <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::ssub_0" title='llvm::ARM::ssub_0' data-ref="llvm::ARM::ssub_0" data-ref-filename="llvm..ARM..ssub_0">ssub_0</a> : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::ssub_1" title='llvm::ARM::ssub_1' data-ref="llvm::ARM::ssub_1" data-ref-filename="llvm..ARM..ssub_1">ssub_1</a>;</td></tr>
<tr><th id="5381">5381</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="5382">5382</th><td>  }</td></tr>
<tr><th id="5383">5383</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Target dependent opcode missing"</q>);</td></tr>
<tr><th id="5384">5384</th><td>}</td></tr>
<tr><th id="5385">5385</th><td></td></tr>
<tr><th id="5386">5386</th><td><em>bool</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo25getInsertSubregLikeInputsERKNS_12MachineInstrEjRNS_15TargetInstrInfo13RegSubRegPairERNS4_19RegSubRegPairAndIdxE" title='llvm::ARMBaseInstrInfo::getInsertSubregLikeInputs' data-ref="_ZNK4llvm16ARMBaseInstrInfo25getInsertSubregLikeInputsERKNS_12MachineInstrEjRNS_15TargetInstrInfo13RegSubRegPairERNS4_19RegSubRegPairAndIdxE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo25getInsertSubregLikeInputsERKNS_12MachineInstrEjRNS_15TargetInstrInfo13RegSubRegPairERNS4_19RegSubRegPairAndIdxE">getInsertSubregLikeInputs</dfn>(</td></tr>
<tr><th id="5387">5387</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="853MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="853MI" data-ref-filename="853MI">MI</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="854DefIdx" title='DefIdx' data-type='unsigned int' data-ref="854DefIdx" data-ref-filename="854DefIdx">DefIdx</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair" title='llvm::TargetInstrInfo::RegSubRegPair' data-ref="llvm::TargetInstrInfo::RegSubRegPair" data-ref-filename="llvm..TargetInstrInfo..RegSubRegPair">RegSubRegPair</a> &amp;<dfn class="local col5 decl" id="855BaseReg" title='BaseReg' data-type='llvm::TargetInstrInfo::RegSubRegPair &amp;' data-ref="855BaseReg" data-ref-filename="855BaseReg">BaseReg</dfn>,</td></tr>
<tr><th id="5388">5388</th><td>    <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPairAndIdx" title='llvm::TargetInstrInfo::RegSubRegPairAndIdx' data-ref="llvm::TargetInstrInfo::RegSubRegPairAndIdx" data-ref-filename="llvm..TargetInstrInfo..RegSubRegPairAndIdx">RegSubRegPairAndIdx</a> &amp;<dfn class="local col6 decl" id="856InsertedReg" title='InsertedReg' data-type='llvm::TargetInstrInfo::RegSubRegPairAndIdx &amp;' data-ref="856InsertedReg" data-ref-filename="856InsertedReg">InsertedReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="5389">5389</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(DefIdx &lt; MI.getDesc().getNumDefs() &amp;&amp; <q>"Invalid definition index"</q>);</td></tr>
<tr><th id="5390">5390</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.isInsertSubregLike() &amp;&amp; <q>"Invalid kind of instruction"</q>);</td></tr>
<tr><th id="5391">5391</th><td></td></tr>
<tr><th id="5392">5392</th><td>  <b>switch</b> (<a class="local col3 ref" href="#853MI" title='MI' data-ref="853MI" data-ref-filename="853MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="5393">5393</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VSETLNi32" title='llvm::ARM::VSETLNi32' data-ref="llvm::ARM::VSETLNi32" data-ref-filename="llvm..ARM..VSETLNi32">VSETLNi32</a>:</td></tr>
<tr><th id="5394">5394</th><td>    <i>// dX = VSETLNi32 dY, rZ, imm</i></td></tr>
<tr><th id="5395">5395</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="857MOBaseReg" title='MOBaseReg' data-type='const llvm::MachineOperand &amp;' data-ref="857MOBaseReg" data-ref-filename="857MOBaseReg">MOBaseReg</dfn> = <a class="local col3 ref" href="#853MI" title='MI' data-ref="853MI" data-ref-filename="853MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="5396">5396</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="858MOInsertedReg" title='MOInsertedReg' data-type='const llvm::MachineOperand &amp;' data-ref="858MOInsertedReg" data-ref-filename="858MOInsertedReg">MOInsertedReg</dfn> = <a class="local col3 ref" href="#853MI" title='MI' data-ref="853MI" data-ref-filename="853MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="5397">5397</th><td>    <b>if</b> (<a class="local col8 ref" href="#858MOInsertedReg" title='MOInsertedReg' data-ref="858MOInsertedReg" data-ref-filename="858MOInsertedReg">MOInsertedReg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv" data-ref-filename="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>())</td></tr>
<tr><th id="5398">5398</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5399">5399</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="859MOIndex" title='MOIndex' data-type='const llvm::MachineOperand &amp;' data-ref="859MOIndex" data-ref-filename="859MOIndex">MOIndex</dfn> = <a class="local col3 ref" href="#853MI" title='MI' data-ref="853MI" data-ref-filename="853MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>);</td></tr>
<tr><th id="5400">5400</th><td>    <a class="local col5 ref" href="#855BaseReg" title='BaseReg' data-ref="855BaseReg" data-ref-filename="855BaseReg">BaseReg</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::Reg" title='llvm::TargetInstrInfo::RegSubRegPair::Reg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::Reg" data-ref-filename="llvm..TargetInstrInfo..RegSubRegPair..Reg">Reg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col7 ref" href="#857MOBaseReg" title='MOBaseReg' data-ref="857MOBaseReg" data-ref-filename="857MOBaseReg">MOBaseReg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="5401">5401</th><td>    <a class="local col5 ref" href="#855BaseReg" title='BaseReg' data-ref="855BaseReg" data-ref-filename="855BaseReg">BaseReg</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::SubReg" title='llvm::TargetInstrInfo::RegSubRegPair::SubReg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::SubReg" data-ref-filename="llvm..TargetInstrInfo..RegSubRegPair..SubReg">SubReg</a> = <a class="local col7 ref" href="#857MOBaseReg" title='MOBaseReg' data-ref="857MOBaseReg" data-ref-filename="857MOBaseReg">MOBaseReg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="5402">5402</th><td></td></tr>
<tr><th id="5403">5403</th><td>    <a class="local col6 ref" href="#856InsertedReg" title='InsertedReg' data-ref="856InsertedReg" data-ref-filename="856InsertedReg">InsertedReg</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::Reg" title='llvm::TargetInstrInfo::RegSubRegPair::Reg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::Reg" data-ref-filename="llvm..TargetInstrInfo..RegSubRegPair..Reg">Reg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col8 ref" href="#858MOInsertedReg" title='MOInsertedReg' data-ref="858MOInsertedReg" data-ref-filename="858MOInsertedReg">MOInsertedReg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="5404">5404</th><td>    <a class="local col6 ref" href="#856InsertedReg" title='InsertedReg' data-ref="856InsertedReg" data-ref-filename="856InsertedReg">InsertedReg</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::SubReg" title='llvm::TargetInstrInfo::RegSubRegPair::SubReg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::SubReg" data-ref-filename="llvm..TargetInstrInfo..RegSubRegPair..SubReg">SubReg</a> = <a class="local col8 ref" href="#858MOInsertedReg" title='MOInsertedReg' data-ref="858MOInsertedReg" data-ref-filename="858MOInsertedReg">MOInsertedReg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="5405">5405</th><td>    <a class="local col6 ref" href="#856InsertedReg" title='InsertedReg' data-ref="856InsertedReg" data-ref-filename="856InsertedReg">InsertedReg</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPairAndIdx::SubIdx" title='llvm::TargetInstrInfo::RegSubRegPairAndIdx::SubIdx' data-ref="llvm::TargetInstrInfo::RegSubRegPairAndIdx::SubIdx" data-ref-filename="llvm..TargetInstrInfo..RegSubRegPairAndIdx..SubIdx">SubIdx</a> = <a class="local col9 ref" href="#859MOIndex" title='MOIndex' data-ref="859MOIndex" data-ref-filename="859MOIndex">MOIndex</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>0</var> ? <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::ssub_0" title='llvm::ARM::ssub_0' data-ref="llvm::ARM::ssub_0" data-ref-filename="llvm..ARM..ssub_0">ssub_0</a> : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::ssub_1" title='llvm::ARM::ssub_1' data-ref="llvm::ARM::ssub_1" data-ref-filename="llvm..ARM..ssub_1">ssub_1</a>;</td></tr>
<tr><th id="5406">5406</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="5407">5407</th><td>  }</td></tr>
<tr><th id="5408">5408</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Target dependent opcode missing"</q>);</td></tr>
<tr><th id="5409">5409</th><td>}</td></tr>
<tr><th id="5410">5410</th><td></td></tr>
<tr><th id="5411">5411</th><td><span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;</td></tr>
<tr><th id="5412">5412</th><td><a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo35decomposeMachineOperandsTargetFlagsEj" title='llvm::ARMBaseInstrInfo::decomposeMachineOperandsTargetFlags' data-ref="_ZNK4llvm16ARMBaseInstrInfo35decomposeMachineOperandsTargetFlagsEj" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo35decomposeMachineOperandsTargetFlagsEj">decomposeMachineOperandsTargetFlags</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="860TF" title='TF' data-type='unsigned int' data-ref="860TF" data-ref-filename="860TF">TF</dfn>) <em>const</em> {</td></tr>
<tr><th id="5413">5413</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col1 decl" id="861Mask" title='Mask' data-type='const unsigned int' data-ref="861Mask" data-ref-filename="861Mask">Mask</dfn> = <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::MO_OPTION_MASK" title='llvm::ARMII::MO_OPTION_MASK' data-ref="llvm::ARMII::MO_OPTION_MASK" data-ref-filename="llvm..ARMII..MO_OPTION_MASK">MO_OPTION_MASK</a>;</td></tr>
<tr><th id="5414">5414</th><td>  <b>return</b> <span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<a class="local col0 ref" href="#860TF" title='TF' data-ref="860TF" data-ref-filename="860TF">TF</a> &amp; <a class="local col1 ref" href="#861Mask" title='Mask' data-ref="861Mask" data-ref-filename="861Mask">Mask</a>, <a class="local col0 ref" href="#860TF" title='TF' data-ref="860TF" data-ref-filename="860TF">TF</a> &amp; ~<a class="local col1 ref" href="#861Mask" title='Mask' data-ref="861Mask" data-ref-filename="861Mask">Mask</a>);</td></tr>
<tr><th id="5415">5415</th><td>}</td></tr>
<tr><th id="5416">5416</th><td></td></tr>
<tr><th id="5417">5417</th><td><a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>unsigned</em>, <em>const</em> <em>char</em> *&gt;&gt;</td></tr>
<tr><th id="5418">5418</th><td><a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo46getSerializableDirectMachineOperandTargetFlagsEv" title='llvm::ARMBaseInstrInfo::getSerializableDirectMachineOperandTargetFlags' data-ref="_ZNK4llvm16ARMBaseInstrInfo46getSerializableDirectMachineOperandTargetFlagsEv" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo46getSerializableDirectMachineOperandTargetFlagsEv">getSerializableDirectMachineOperandTargetFlags</dfn>() <em>const</em> {</td></tr>
<tr><th id="5419">5419</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">ARMII</span>;</td></tr>
<tr><th id="5420">5420</th><td></td></tr>
<tr><th id="5421">5421</th><td>  <em>static</em> <em>const</em> <span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>unsigned</em>, <em>const</em> <em>char</em> *&gt; <dfn class="local col2 decl" id="862TargetFlags" title='TargetFlags' data-type='const std::pair&lt;unsigned int, const char *&gt; [2]' data-ref="862TargetFlags" data-ref-filename="862TargetFlags">TargetFlags</dfn>[] = {</td></tr>
<tr><th id="5422">5422</th><td>      {<a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::MO_LO16" title='llvm::ARMII::MO_LO16' data-ref="llvm::ARMII::MO_LO16" data-ref-filename="llvm..ARMII..MO_LO16">MO_LO16</a>, <q>"arm-lo16"</q>}, {<a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::MO_HI16" title='llvm::ARMII::MO_HI16' data-ref="llvm::ARMII::MO_HI16" data-ref-filename="llvm..ARMII..MO_HI16">MO_HI16</a>, <q>"arm-hi16"</q>}};</td></tr>
<tr><th id="5423">5423</th><td>  <b>return</b> <a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm12makeArrayRefERAT0__KT_" title='llvm::makeArrayRef' data-ref="_ZN4llvm12makeArrayRefERAT0__KT_" data-ref-filename="_ZN4llvm12makeArrayRefERAT0__KT_">makeArrayRef</a>(<a class="local col2 ref" href="#862TargetFlags" title='TargetFlags' data-ref="862TargetFlags" data-ref-filename="862TargetFlags">TargetFlags</a>);</td></tr>
<tr><th id="5424">5424</th><td>}</td></tr>
<tr><th id="5425">5425</th><td></td></tr>
<tr><th id="5426">5426</th><td><a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>unsigned</em>, <em>const</em> <em>char</em> *&gt;&gt;</td></tr>
<tr><th id="5427">5427</th><td><a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo47getSerializableBitmaskMachineOperandTargetFlagsEv" title='llvm::ARMBaseInstrInfo::getSerializableBitmaskMachineOperandTargetFlags' data-ref="_ZNK4llvm16ARMBaseInstrInfo47getSerializableBitmaskMachineOperandTargetFlagsEv" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo47getSerializableBitmaskMachineOperandTargetFlagsEv">getSerializableBitmaskMachineOperandTargetFlags</dfn>() <em>const</em> {</td></tr>
<tr><th id="5428">5428</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">ARMII</span>;</td></tr>
<tr><th id="5429">5429</th><td></td></tr>
<tr><th id="5430">5430</th><td>  <em>static</em> <em>const</em> <span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>unsigned</em>, <em>const</em> <em>char</em> *&gt; <dfn class="local col3 decl" id="863TargetFlags" title='TargetFlags' data-type='const std::pair&lt;unsigned int, const char *&gt; [6]' data-ref="863TargetFlags" data-ref-filename="863TargetFlags">TargetFlags</dfn>[] = {</td></tr>
<tr><th id="5431">5431</th><td>      {<a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::MO_COFFSTUB" title='llvm::ARMII::MO_COFFSTUB' data-ref="llvm::ARMII::MO_COFFSTUB" data-ref-filename="llvm..ARMII..MO_COFFSTUB">MO_COFFSTUB</a>, <q>"arm-coffstub"</q>},</td></tr>
<tr><th id="5432">5432</th><td>      {<a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::MO_GOT" title='llvm::ARMII::MO_GOT' data-ref="llvm::ARMII::MO_GOT" data-ref-filename="llvm..ARMII..MO_GOT">MO_GOT</a>, <q>"arm-got"</q>},</td></tr>
<tr><th id="5433">5433</th><td>      {<a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::MO_SBREL" title='llvm::ARMII::MO_SBREL' data-ref="llvm::ARMII::MO_SBREL" data-ref-filename="llvm..ARMII..MO_SBREL">MO_SBREL</a>, <q>"arm-sbrel"</q>},</td></tr>
<tr><th id="5434">5434</th><td>      {<a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::MO_DLLIMPORT" title='llvm::ARMII::MO_DLLIMPORT' data-ref="llvm::ARMII::MO_DLLIMPORT" data-ref-filename="llvm..ARMII..MO_DLLIMPORT">MO_DLLIMPORT</a>, <q>"arm-dllimport"</q>},</td></tr>
<tr><th id="5435">5435</th><td>      {<a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::MO_SECREL" title='llvm::ARMII::MO_SECREL' data-ref="llvm::ARMII::MO_SECREL" data-ref-filename="llvm..ARMII..MO_SECREL">MO_SECREL</a>, <q>"arm-secrel"</q>},</td></tr>
<tr><th id="5436">5436</th><td>      {<a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::MO_NONLAZY" title='llvm::ARMII::MO_NONLAZY' data-ref="llvm::ARMII::MO_NONLAZY" data-ref-filename="llvm..ARMII..MO_NONLAZY">MO_NONLAZY</a>, <q>"arm-nonlazy"</q>}};</td></tr>
<tr><th id="5437">5437</th><td>  <b>return</b> <a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm12makeArrayRefERAT0__KT_" title='llvm::makeArrayRef' data-ref="_ZN4llvm12makeArrayRefERAT0__KT_" data-ref-filename="_ZN4llvm12makeArrayRefERAT0__KT_">makeArrayRef</a>(<a class="local col3 ref" href="#863TargetFlags" title='TargetFlags' data-ref="863TargetFlags" data-ref-filename="863TargetFlags">TargetFlags</a>);</td></tr>
<tr><th id="5438">5438</th><td>}</td></tr>
<tr><th id="5439">5439</th><td></td></tr>
<tr><th id="5440">5440</th><td><a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::RegImmPair" title='llvm::RegImmPair' data-ref="llvm::RegImmPair" data-ref-filename="llvm..RegImmPair">RegImmPair</a>&gt; <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo14isAddImmediateERKNS_12MachineInstrENS_8RegisterE" title='llvm::ARMBaseInstrInfo::isAddImmediate' data-ref="_ZNK4llvm16ARMBaseInstrInfo14isAddImmediateERKNS_12MachineInstrENS_8RegisterE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo14isAddImmediateERKNS_12MachineInstrENS_8RegisterE">isAddImmediate</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="864MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="864MI" data-ref-filename="864MI">MI</dfn>,</td></tr>
<tr><th id="5441">5441</th><td>                                                      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="865Reg" title='Reg' data-type='llvm::Register' data-ref="865Reg" data-ref-filename="865Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="5442">5442</th><td>  <em>int</em> <dfn class="local col6 decl" id="866Sign" title='Sign' data-type='int' data-ref="866Sign" data-ref-filename="866Sign">Sign</dfn> = <var>1</var>;</td></tr>
<tr><th id="5443">5443</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="867Opcode" title='Opcode' data-type='unsigned int' data-ref="867Opcode" data-ref-filename="867Opcode">Opcode</dfn> = <a class="local col4 ref" href="#864MI" title='MI' data-ref="864MI" data-ref-filename="864MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="5444">5444</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col8 decl" id="868Offset" title='Offset' data-type='int64_t' data-ref="868Offset" data-ref-filename="868Offset">Offset</dfn> = <var>0</var>;</td></tr>
<tr><th id="5445">5445</th><td></td></tr>
<tr><th id="5446">5446</th><td>  <i>// TODO: Handle cases where Reg is a super- or sub-register of the</i></td></tr>
<tr><th id="5447">5447</th><td><i>  // destination register.</i></td></tr>
<tr><th id="5448">5448</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="869Op0" title='Op0' data-type='const llvm::MachineOperand &amp;' data-ref="869Op0" data-ref-filename="869Op0">Op0</dfn> = <a class="local col4 ref" href="#864MI" title='MI' data-ref="864MI" data-ref-filename="864MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="5449">5449</th><td>  <b>if</b> (!<a class="local col9 ref" href="#869Op0" title='Op0' data-ref="869Op0" data-ref-filename="869Op0">Op0</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || <a class="local col5 ref" href="#865Reg" title='Reg' data-ref="865Reg" data-ref-filename="865Reg">Reg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneERKS0_" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneERKS0_" data-ref-filename="_ZNK4llvm8RegisterneERKS0_">!=</a> <a class="local col9 ref" href="#869Op0" title='Op0' data-ref="869Op0" data-ref-filename="869Op0">Op0</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="5450">5450</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="5451">5451</th><td></td></tr>
<tr><th id="5452">5452</th><td>  <i>// We describe SUBri or ADDri instructions.</i></td></tr>
<tr><th id="5453">5453</th><td>  <b>if</b> (<a class="local col7 ref" href="#867Opcode" title='Opcode' data-ref="867Opcode" data-ref-filename="867Opcode">Opcode</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::SUBri" title='llvm::ARM::SUBri' data-ref="llvm::ARM::SUBri" data-ref-filename="llvm..ARM..SUBri">SUBri</a>)</td></tr>
<tr><th id="5454">5454</th><td>    <a class="local col6 ref" href="#866Sign" title='Sign' data-ref="866Sign" data-ref-filename="866Sign">Sign</a> = -<var>1</var>;</td></tr>
<tr><th id="5455">5455</th><td>  <b>else</b> <b>if</b> (<a class="local col7 ref" href="#867Opcode" title='Opcode' data-ref="867Opcode" data-ref-filename="867Opcode">Opcode</a> != <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::ADDri" title='llvm::ARM::ADDri' data-ref="llvm::ARM::ADDri" data-ref-filename="llvm..ARM..ADDri">ADDri</a>)</td></tr>
<tr><th id="5456">5456</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="5457">5457</th><td></td></tr>
<tr><th id="5458">5458</th><td>  <i>// TODO: Third operand can be global address (usually some string). Since</i></td></tr>
<tr><th id="5459">5459</th><td><i>  //       strings can be relocated we cannot calculate their offsets for</i></td></tr>
<tr><th id="5460">5460</th><td><i>  //       now.</i></td></tr>
<tr><th id="5461">5461</th><td>  <b>if</b> (!<a class="local col4 ref" href="#864MI" title='MI' data-ref="864MI" data-ref-filename="864MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col4 ref" href="#864MI" title='MI' data-ref="864MI" data-ref-filename="864MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="5462">5462</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="5463">5463</th><td></td></tr>
<tr><th id="5464">5464</th><td>  <a class="local col8 ref" href="#868Offset" title='Offset' data-ref="868Offset" data-ref-filename="868Offset">Offset</a> = <a class="local col4 ref" href="#864MI" title='MI' data-ref="864MI" data-ref-filename="864MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() * <a class="local col6 ref" href="#866Sign" title='Sign' data-ref="866Sign" data-ref-filename="866Sign">Sign</a>;</td></tr>
<tr><th id="5465">5465</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::RegImmPair" title='llvm::RegImmPair' data-ref="llvm::RegImmPair" data-ref-filename="llvm..RegImmPair">RegImmPair</a><a class="ref fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZN4llvm10RegImmPairC1ENS_8RegisterEl" title='llvm::RegImmPair::RegImmPair' data-ref="_ZN4llvm10RegImmPairC1ENS_8RegisterEl" data-ref-filename="_ZN4llvm10RegImmPairC1ENS_8RegisterEl">{</a><a class="local col4 ref" href="#864MI" title='MI' data-ref="864MI" data-ref-filename="864MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col8 ref" href="#868Offset" title='Offset' data-ref="868Offset" data-ref-filename="868Offset">Offset</a>};</td></tr>
<tr><th id="5466">5466</th><td>}</td></tr>
<tr><th id="5467">5467</th><td></td></tr>
<tr><th id="5468">5468</th><td><em>bool</em> <span class="namespace">llvm::</span><dfn class="decl def fn" id="_ZN4llvm22registerDefinedBetweenEjNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES2_PKNS_18TargetRegisterInfoE" title='llvm::registerDefinedBetween' data-ref="_ZN4llvm22registerDefinedBetweenEjNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES2_PKNS_18TargetRegisterInfoE" data-ref-filename="_ZN4llvm22registerDefinedBetweenEjNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES2_PKNS_18TargetRegisterInfoE">registerDefinedBetween</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="870Reg" title='Reg' data-type='unsigned int' data-ref="870Reg" data-ref-filename="870Reg">Reg</dfn>,</td></tr>
<tr><th id="5469">5469</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col1 decl" id="871From" title='From' data-type='MachineBasicBlock::iterator' data-ref="871From" data-ref-filename="871From">From</dfn>,</td></tr>
<tr><th id="5470">5470</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col2 decl" id="872To" title='To' data-type='MachineBasicBlock::iterator' data-ref="872To" data-ref-filename="872To">To</dfn>,</td></tr>
<tr><th id="5471">5471</th><td>                                  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col3 decl" id="873TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="873TRI" data-ref-filename="873TRI">TRI</dfn>) {</td></tr>
<tr><th id="5472">5472</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col4 decl" id="874I" title='I' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="874I" data-ref-filename="874I">I</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#871From" title='From' data-ref="871From" data-ref-filename="871From">From</a>; <a class="local col4 ref" href="#874I" title='I' data-ref="874I" data-ref-filename="874I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col2 ref" href="#872To" title='To' data-ref="872To" data-ref-filename="872To">To</a>; <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col4 ref" href="#874I" title='I' data-ref="874I" data-ref-filename="874I">I</a>)</td></tr>
<tr><th id="5473">5473</th><td>    <b>if</b> (<a class="local col4 ref" href="#874I" title='I' data-ref="874I" data-ref-filename="874I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::modifiesRegister' data-ref="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">modifiesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#870Reg" title='Reg' data-ref="870Reg" data-ref-filename="870Reg">Reg</a>, <a class="local col3 ref" href="#873TRI" title='TRI' data-ref="873TRI" data-ref-filename="873TRI">TRI</a>))</td></tr>
<tr><th id="5474">5474</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="5475">5475</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5476">5476</th><td>}</td></tr>
<tr><th id="5477">5477</th><td></td></tr>
<tr><th id="5478">5478</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<span class="namespace">llvm::</span><dfn class="decl def fn" id="_ZN4llvm20findCMPToFoldIntoCBZEPNS_12MachineInstrEPKNS_18TargetRegisterInfoE" title='llvm::findCMPToFoldIntoCBZ' data-ref="_ZN4llvm20findCMPToFoldIntoCBZEPNS_12MachineInstrEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZN4llvm20findCMPToFoldIntoCBZEPNS_12MachineInstrEPKNS_18TargetRegisterInfoE">findCMPToFoldIntoCBZ</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="875Br" title='Br' data-type='llvm::MachineInstr *' data-ref="875Br" data-ref-filename="875Br">Br</dfn>,</td></tr>
<tr><th id="5479">5479</th><td>                                         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col6 decl" id="876TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="876TRI" data-ref-filename="876TRI">TRI</dfn>) {</td></tr>
<tr><th id="5480">5480</th><td>  <i>// Search backwards to the instruction that defines CSPR. This may or not</i></td></tr>
<tr><th id="5481">5481</th><td><i>  // be a CMP, we check that after this loop. If we find another instruction</i></td></tr>
<tr><th id="5482">5482</th><td><i>  // that reads cpsr, we return nullptr.</i></td></tr>
<tr><th id="5483">5483</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col7 decl" id="877CmpMI" title='CmpMI' data-type='MachineBasicBlock::iterator' data-ref="877CmpMI" data-ref-filename="877CmpMI">CmpMI</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col5 ref" href="#875Br" title='Br' data-ref="875Br" data-ref-filename="875Br">Br</a>;</td></tr>
<tr><th id="5484">5484</th><td>  <b>while</b> (<a class="local col7 ref" href="#877CmpMI" title='CmpMI' data-ref="877CmpMI" data-ref-filename="877CmpMI">CmpMI</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col5 ref" href="#875Br" title='Br' data-ref="875Br" data-ref-filename="875Br">Br</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>()) {</td></tr>
<tr><th id="5485">5485</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col7 ref" href="#877CmpMI" title='CmpMI' data-ref="877CmpMI" data-ref-filename="877CmpMI">CmpMI</a>;</td></tr>
<tr><th id="5486">5486</th><td>    <b>if</b> (<a class="local col7 ref" href="#877CmpMI" title='CmpMI' data-ref="877CmpMI" data-ref-filename="877CmpMI">CmpMI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::modifiesRegister' data-ref="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">modifiesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::CPSR" title='llvm::ARM::CPSR' data-ref="llvm::ARM::CPSR" data-ref-filename="llvm..ARM..CPSR">CPSR</a>, <a class="local col6 ref" href="#876TRI" title='TRI' data-ref="876TRI" data-ref-filename="876TRI">TRI</a>))</td></tr>
<tr><th id="5487">5487</th><td>      <b>break</b>;</td></tr>
<tr><th id="5488">5488</th><td>    <b>if</b> (<a class="local col7 ref" href="#877CmpMI" title='CmpMI' data-ref="877CmpMI" data-ref-filename="877CmpMI">CmpMI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">readsRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::CPSR" title='llvm::ARM::CPSR' data-ref="llvm::ARM::CPSR" data-ref-filename="llvm..ARM..CPSR">CPSR</a>, <a class="local col6 ref" href="#876TRI" title='TRI' data-ref="876TRI" data-ref-filename="876TRI">TRI</a>))</td></tr>
<tr><th id="5489">5489</th><td>      <b>break</b>;</td></tr>
<tr><th id="5490">5490</th><td>  }</td></tr>
<tr><th id="5491">5491</th><td></td></tr>
<tr><th id="5492">5492</th><td>  <i>// Check that this inst is a CMP r[0-7], #0 and that the register</i></td></tr>
<tr><th id="5493">5493</th><td><i>  // is not redefined between the cmp and the br.</i></td></tr>
<tr><th id="5494">5494</th><td>  <b>if</b> (<a class="local col7 ref" href="#877CmpMI" title='CmpMI' data-ref="877CmpMI" data-ref-filename="877CmpMI">CmpMI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tCMPi8" title='llvm::ARM::tCMPi8' data-ref="llvm::ARM::tCMPi8" data-ref-filename="llvm..ARM..tCMPi8">tCMPi8</a> &amp;&amp; <a class="local col7 ref" href="#877CmpMI" title='CmpMI' data-ref="877CmpMI" data-ref-filename="877CmpMI">CmpMI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2CMPri" title='llvm::ARM::t2CMPri' data-ref="llvm::ARM::t2CMPri" data-ref-filename="llvm..ARM..t2CMPri">t2CMPri</a>)</td></tr>
<tr><th id="5495">5495</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="5496">5496</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="878Reg" title='Reg' data-type='llvm::Register' data-ref="878Reg" data-ref-filename="878Reg">Reg</dfn> = <a class="local col7 ref" href="#877CmpMI" title='CmpMI' data-ref="877CmpMI" data-ref-filename="877CmpMI">CmpMI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="5497">5497</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col9 decl" id="879PredReg" title='PredReg' data-type='llvm::Register' data-ref="879PredReg" data-ref-filename="879PredReg">PredReg</dfn>;</td></tr>
<tr><th id="5498">5498</th><td>  <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes" data-ref-filename="llvm..ARMCC..CondCodes">CondCodes</a> <dfn class="local col0 decl" id="880Pred" title='Pred' data-type='ARMCC::CondCodes' data-ref="880Pred" data-ref-filename="880Pred">Pred</dfn> = <a class="ref fn" href="#_ZN4llvm17getInstrPredicateERKNS_12MachineInstrERNS_8RegisterE" title='llvm::getInstrPredicate' data-ref="_ZN4llvm17getInstrPredicateERKNS_12MachineInstrERNS_8RegisterE" data-ref-filename="_ZN4llvm17getInstrPredicateERKNS_12MachineInstrERNS_8RegisterE">getInstrPredicate</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#877CmpMI" title='CmpMI' data-ref="877CmpMI" data-ref-filename="877CmpMI">CmpMI</a>, <span class='refarg'><a class="local col9 ref" href="#879PredReg" title='PredReg' data-ref="879PredReg" data-ref-filename="879PredReg">PredReg</a></span>);</td></tr>
<tr><th id="5499">5499</th><td>  <b>if</b> (<a class="local col0 ref" href="#880Pred" title='Pred' data-ref="880Pred" data-ref-filename="880Pred">Pred</a> != <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a> || <a class="local col7 ref" href="#877CmpMI" title='CmpMI' data-ref="877CmpMI" data-ref-filename="877CmpMI">CmpMI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() != <var>0</var>)</td></tr>
<tr><th id="5500">5500</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="5501">5501</th><td>  <b>if</b> (!<a class="ref fn" href="MCTargetDesc/ARMBaseInfo.h.html#_ZN4llvmL16isARMLowRegisterEj" title='llvm::isARMLowRegister' data-ref="_ZN4llvmL16isARMLowRegisterEj" data-ref-filename="_ZN4llvmL16isARMLowRegisterEj">isARMLowRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col8 ref" href="#878Reg" title='Reg' data-ref="878Reg" data-ref-filename="878Reg">Reg</a>))</td></tr>
<tr><th id="5502">5502</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="5503">5503</th><td>  <b>if</b> (<a class="ref fn" href="#_ZN4llvm22registerDefinedBetweenEjNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES2_PKNS_18TargetRegisterInfoE" title='llvm::registerDefinedBetween' data-ref="_ZN4llvm22registerDefinedBetweenEjNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES2_PKNS_18TargetRegisterInfoE" data-ref-filename="_ZN4llvm22registerDefinedBetweenEjNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES2_PKNS_18TargetRegisterInfoE">registerDefinedBetween</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col8 ref" href="#878Reg" title='Reg' data-ref="878Reg" data-ref-filename="878Reg">Reg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col7 ref" href="#877CmpMI" title='CmpMI' data-ref="877CmpMI" data-ref-filename="877CmpMI">CmpMI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm22ilist_node_with_parent11getNextNodeEv" title='llvm::ilist_node_with_parent::getNextNode' data-ref="_ZN4llvm22ilist_node_with_parent11getNextNodeEv" data-ref-filename="_ZN4llvm22ilist_node_with_parent11getNextNodeEv">getNextNode</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col5 ref" href="#875Br" title='Br' data-ref="875Br" data-ref-filename="875Br">Br</a>, <a class="local col6 ref" href="#876TRI" title='TRI' data-ref="876TRI" data-ref-filename="876TRI">TRI</a>))</td></tr>
<tr><th id="5504">5504</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="5505">5505</th><td></td></tr>
<tr><th id="5506">5506</th><td>  <b>return</b> &amp;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#877CmpMI" title='CmpMI' data-ref="877CmpMI" data-ref-filename="877CmpMI">CmpMI</a>;</td></tr>
<tr><th id="5507">5507</th><td>}</td></tr>
<tr><th id="5508">5508</th><td></td></tr>
<tr><th id="5509">5509</th><td><em>unsigned</em> <span class="namespace">llvm::</span><dfn class="decl def fn" id="_ZN4llvm27ConstantMaterializationCostEjPKNS_12ARMSubtargetEb" title='llvm::ConstantMaterializationCost' data-ref="_ZN4llvm27ConstantMaterializationCostEjPKNS_12ARMSubtargetEb" data-ref-filename="_ZN4llvm27ConstantMaterializationCostEjPKNS_12ARMSubtargetEb">ConstantMaterializationCost</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="881Val" title='Val' data-type='unsigned int' data-ref="881Val" data-ref-filename="881Val">Val</dfn>,</td></tr>
<tr><th id="5510">5510</th><td>                                           <em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget" data-ref-filename="llvm..ARMSubtarget">ARMSubtarget</a> *<dfn class="local col2 decl" id="882Subtarget" title='Subtarget' data-type='const llvm::ARMSubtarget *' data-ref="882Subtarget" data-ref-filename="882Subtarget">Subtarget</dfn>,</td></tr>
<tr><th id="5511">5511</th><td>                                           <em>bool</em> <dfn class="local col3 decl" id="883ForCodesize" title='ForCodesize' data-type='bool' data-ref="883ForCodesize" data-ref-filename="883ForCodesize">ForCodesize</dfn>) {</td></tr>
<tr><th id="5512">5512</th><td>  <b>if</b> (<a class="local col2 ref" href="#882Subtarget" title='Subtarget' data-ref="882Subtarget" data-ref-filename="882Subtarget">Subtarget</a>-&gt;<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7isThumbEv" title='llvm::ARMSubtarget::isThumb' data-ref="_ZNK4llvm12ARMSubtarget7isThumbEv" data-ref-filename="_ZNK4llvm12ARMSubtarget7isThumbEv">isThumb</a>()) {</td></tr>
<tr><th id="5513">5513</th><td>    <b>if</b> (<a class="local col1 ref" href="#881Val" title='Val' data-ref="881Val" data-ref-filename="881Val">Val</a> &lt;= <var>255</var>) <i>// MOV</i></td></tr>
<tr><th id="5514">5514</th><td>      <b>return</b> <a class="local col3 ref" href="#883ForCodesize" title='ForCodesize' data-ref="883ForCodesize" data-ref-filename="883ForCodesize">ForCodesize</a> ? <var>2</var> : <var>1</var>;</td></tr>
<tr><th id="5515">5515</th><td>    <b>if</b> (<a class="local col2 ref" href="#882Subtarget" title='Subtarget' data-ref="882Subtarget" data-ref-filename="882Subtarget">Subtarget</a>-&gt;<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget10hasV6T2OpsEv" title='llvm::ARMSubtarget::hasV6T2Ops' data-ref="_ZNK4llvm12ARMSubtarget10hasV6T2OpsEv" data-ref-filename="_ZNK4llvm12ARMSubtarget10hasV6T2OpsEv">hasV6T2Ops</a>() &amp;&amp; (<a class="local col1 ref" href="#881Val" title='Val' data-ref="881Val" data-ref-filename="881Val">Val</a> &lt;= <var>0xffff</var> ||                    <i>// MOV</i></td></tr>
<tr><th id="5516">5516</th><td>                                    <span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM13getT2SOImmValEj" title='llvm::ARM_AM::getT2SOImmVal' data-ref="_ZN4llvm6ARM_AM13getT2SOImmValEj" data-ref-filename="_ZN4llvm6ARM_AM13getT2SOImmValEj">getT2SOImmVal</a>(<a class="local col1 ref" href="#881Val" title='Val' data-ref="881Val" data-ref-filename="881Val">Val</a>) != -<var>1</var> || <i>// MOVW</i></td></tr>
<tr><th id="5517">5517</th><td>                                    <span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM13getT2SOImmValEj" title='llvm::ARM_AM::getT2SOImmVal' data-ref="_ZN4llvm6ARM_AM13getT2SOImmValEj" data-ref-filename="_ZN4llvm6ARM_AM13getT2SOImmValEj">getT2SOImmVal</a>(~<a class="local col1 ref" href="#881Val" title='Val' data-ref="881Val" data-ref-filename="881Val">Val</a>) != -<var>1</var>)) <i>// MVN</i></td></tr>
<tr><th id="5518">5518</th><td>      <b>return</b> <a class="local col3 ref" href="#883ForCodesize" title='ForCodesize' data-ref="883ForCodesize" data-ref-filename="883ForCodesize">ForCodesize</a> ? <var>4</var> : <var>1</var>;</td></tr>
<tr><th id="5519">5519</th><td>    <b>if</b> (<a class="local col1 ref" href="#881Val" title='Val' data-ref="881Val" data-ref-filename="881Val">Val</a> &lt;= <var>510</var>) <i>// MOV + ADDi8</i></td></tr>
<tr><th id="5520">5520</th><td>      <b>return</b> <a class="local col3 ref" href="#883ForCodesize" title='ForCodesize' data-ref="883ForCodesize" data-ref-filename="883ForCodesize">ForCodesize</a> ? <var>4</var> : <var>2</var>;</td></tr>
<tr><th id="5521">5521</th><td>    <b>if</b> (~<a class="local col1 ref" href="#881Val" title='Val' data-ref="881Val" data-ref-filename="881Val">Val</a> &lt;= <var>255</var>) <i>// MOV + MVN</i></td></tr>
<tr><th id="5522">5522</th><td>      <b>return</b> <a class="local col3 ref" href="#883ForCodesize" title='ForCodesize' data-ref="883ForCodesize" data-ref-filename="883ForCodesize">ForCodesize</a> ? <var>4</var> : <var>2</var>;</td></tr>
<tr><th id="5523">5523</th><td>    <b>if</b> (<span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM20isThumbImmShiftedValEj" title='llvm::ARM_AM::isThumbImmShiftedVal' data-ref="_ZN4llvm6ARM_AM20isThumbImmShiftedValEj" data-ref-filename="_ZN4llvm6ARM_AM20isThumbImmShiftedValEj">isThumbImmShiftedVal</a>(<a class="local col1 ref" href="#881Val" title='Val' data-ref="881Val" data-ref-filename="881Val">Val</a>)) <i>// MOV + LSL</i></td></tr>
<tr><th id="5524">5524</th><td>      <b>return</b> <a class="local col3 ref" href="#883ForCodesize" title='ForCodesize' data-ref="883ForCodesize" data-ref-filename="883ForCodesize">ForCodesize</a> ? <var>4</var> : <var>2</var>;</td></tr>
<tr><th id="5525">5525</th><td>  } <b>else</b> {</td></tr>
<tr><th id="5526">5526</th><td>    <b>if</b> (<span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM11getSOImmValEj" title='llvm::ARM_AM::getSOImmVal' data-ref="_ZN4llvm6ARM_AM11getSOImmValEj" data-ref-filename="_ZN4llvm6ARM_AM11getSOImmValEj">getSOImmVal</a>(<a class="local col1 ref" href="#881Val" title='Val' data-ref="881Val" data-ref-filename="881Val">Val</a>) != -<var>1</var>) <i>// MOV</i></td></tr>
<tr><th id="5527">5527</th><td>      <b>return</b> <a class="local col3 ref" href="#883ForCodesize" title='ForCodesize' data-ref="883ForCodesize" data-ref-filename="883ForCodesize">ForCodesize</a> ? <var>4</var> : <var>1</var>;</td></tr>
<tr><th id="5528">5528</th><td>    <b>if</b> (<span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM11getSOImmValEj" title='llvm::ARM_AM::getSOImmVal' data-ref="_ZN4llvm6ARM_AM11getSOImmValEj" data-ref-filename="_ZN4llvm6ARM_AM11getSOImmValEj">getSOImmVal</a>(~<a class="local col1 ref" href="#881Val" title='Val' data-ref="881Val" data-ref-filename="881Val">Val</a>) != -<var>1</var>) <i>// MVN</i></td></tr>
<tr><th id="5529">5529</th><td>      <b>return</b> <a class="local col3 ref" href="#883ForCodesize" title='ForCodesize' data-ref="883ForCodesize" data-ref-filename="883ForCodesize">ForCodesize</a> ? <var>4</var> : <var>1</var>;</td></tr>
<tr><th id="5530">5530</th><td>    <b>if</b> (<a class="local col2 ref" href="#882Subtarget" title='Subtarget' data-ref="882Subtarget" data-ref-filename="882Subtarget">Subtarget</a>-&gt;<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget10hasV6T2OpsEv" title='llvm::ARMSubtarget::hasV6T2Ops' data-ref="_ZNK4llvm12ARMSubtarget10hasV6T2OpsEv" data-ref-filename="_ZNK4llvm12ARMSubtarget10hasV6T2OpsEv">hasV6T2Ops</a>() &amp;&amp; <a class="local col1 ref" href="#881Val" title='Val' data-ref="881Val" data-ref-filename="881Val">Val</a> &lt;= <var>0xffff</var>) <i>// MOVW</i></td></tr>
<tr><th id="5531">5531</th><td>      <b>return</b> <a class="local col3 ref" href="#883ForCodesize" title='ForCodesize' data-ref="883ForCodesize" data-ref-filename="883ForCodesize">ForCodesize</a> ? <var>4</var> : <var>1</var>;</td></tr>
<tr><th id="5532">5532</th><td>    <b>if</b> (<span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM17isSOImmTwoPartValEj" title='llvm::ARM_AM::isSOImmTwoPartVal' data-ref="_ZN4llvm6ARM_AM17isSOImmTwoPartValEj" data-ref-filename="_ZN4llvm6ARM_AM17isSOImmTwoPartValEj">isSOImmTwoPartVal</a>(<a class="local col1 ref" href="#881Val" title='Val' data-ref="881Val" data-ref-filename="881Val">Val</a>)) <i>// two instrs</i></td></tr>
<tr><th id="5533">5533</th><td>      <b>return</b> <a class="local col3 ref" href="#883ForCodesize" title='ForCodesize' data-ref="883ForCodesize" data-ref-filename="883ForCodesize">ForCodesize</a> ? <var>8</var> : <var>2</var>;</td></tr>
<tr><th id="5534">5534</th><td>    <b>if</b> (<span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM20isSOImmTwoPartValNegEj" title='llvm::ARM_AM::isSOImmTwoPartValNeg' data-ref="_ZN4llvm6ARM_AM20isSOImmTwoPartValNegEj" data-ref-filename="_ZN4llvm6ARM_AM20isSOImmTwoPartValNegEj">isSOImmTwoPartValNeg</a>(<a class="local col1 ref" href="#881Val" title='Val' data-ref="881Val" data-ref-filename="881Val">Val</a>)) <i>// two instrs</i></td></tr>
<tr><th id="5535">5535</th><td>      <b>return</b> <a class="local col3 ref" href="#883ForCodesize" title='ForCodesize' data-ref="883ForCodesize" data-ref-filename="883ForCodesize">ForCodesize</a> ? <var>8</var> : <var>2</var>;</td></tr>
<tr><th id="5536">5536</th><td>  }</td></tr>
<tr><th id="5537">5537</th><td>  <b>if</b> (<a class="local col2 ref" href="#882Subtarget" title='Subtarget' data-ref="882Subtarget" data-ref-filename="882Subtarget">Subtarget</a>-&gt;<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7useMovtEv" title='llvm::ARMSubtarget::useMovt' data-ref="_ZNK4llvm12ARMSubtarget7useMovtEv" data-ref-filename="_ZNK4llvm12ARMSubtarget7useMovtEv">useMovt</a>()) <i>// MOVW + MOVT</i></td></tr>
<tr><th id="5538">5538</th><td>    <b>return</b> <a class="local col3 ref" href="#883ForCodesize" title='ForCodesize' data-ref="883ForCodesize" data-ref-filename="883ForCodesize">ForCodesize</a> ? <var>8</var> : <var>2</var>;</td></tr>
<tr><th id="5539">5539</th><td>  <b>return</b> <a class="local col3 ref" href="#883ForCodesize" title='ForCodesize' data-ref="883ForCodesize" data-ref-filename="883ForCodesize">ForCodesize</a> ? <var>8</var> : <var>3</var>; <i>// Literal pool load</i></td></tr>
<tr><th id="5540">5540</th><td>}</td></tr>
<tr><th id="5541">5541</th><td></td></tr>
<tr><th id="5542">5542</th><td><em>bool</em> <span class="namespace">llvm::</span><dfn class="decl def fn" id="_ZN4llvm35HasLowerConstantMaterializationCostEjjPKNS_12ARMSubtargetEb" title='llvm::HasLowerConstantMaterializationCost' data-ref="_ZN4llvm35HasLowerConstantMaterializationCostEjjPKNS_12ARMSubtargetEb" data-ref-filename="_ZN4llvm35HasLowerConstantMaterializationCostEjjPKNS_12ARMSubtargetEb">HasLowerConstantMaterializationCost</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="884Val1" title='Val1' data-type='unsigned int' data-ref="884Val1" data-ref-filename="884Val1">Val1</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="885Val2" title='Val2' data-type='unsigned int' data-ref="885Val2" data-ref-filename="885Val2">Val2</dfn>,</td></tr>
<tr><th id="5543">5543</th><td>                                               <em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget" data-ref-filename="llvm..ARMSubtarget">ARMSubtarget</a> *<dfn class="local col6 decl" id="886Subtarget" title='Subtarget' data-type='const llvm::ARMSubtarget *' data-ref="886Subtarget" data-ref-filename="886Subtarget">Subtarget</dfn>,</td></tr>
<tr><th id="5544">5544</th><td>                                               <em>bool</em> <dfn class="local col7 decl" id="887ForCodesize" title='ForCodesize' data-type='bool' data-ref="887ForCodesize" data-ref-filename="887ForCodesize">ForCodesize</dfn>) {</td></tr>
<tr><th id="5545">5545</th><td>  <i>// Check with ForCodesize</i></td></tr>
<tr><th id="5546">5546</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="888Cost1" title='Cost1' data-type='unsigned int' data-ref="888Cost1" data-ref-filename="888Cost1">Cost1</dfn> = <a class="ref fn" href="#_ZN4llvm27ConstantMaterializationCostEjPKNS_12ARMSubtargetEb" title='llvm::ConstantMaterializationCost' data-ref="_ZN4llvm27ConstantMaterializationCostEjPKNS_12ARMSubtargetEb" data-ref-filename="_ZN4llvm27ConstantMaterializationCostEjPKNS_12ARMSubtargetEb">ConstantMaterializationCost</a>(<a class="local col4 ref" href="#884Val1" title='Val1' data-ref="884Val1" data-ref-filename="884Val1">Val1</a>, <a class="local col6 ref" href="#886Subtarget" title='Subtarget' data-ref="886Subtarget" data-ref-filename="886Subtarget">Subtarget</a>, <a class="local col7 ref" href="#887ForCodesize" title='ForCodesize' data-ref="887ForCodesize" data-ref-filename="887ForCodesize">ForCodesize</a>);</td></tr>
<tr><th id="5547">5547</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="889Cost2" title='Cost2' data-type='unsigned int' data-ref="889Cost2" data-ref-filename="889Cost2">Cost2</dfn> = <a class="ref fn" href="#_ZN4llvm27ConstantMaterializationCostEjPKNS_12ARMSubtargetEb" title='llvm::ConstantMaterializationCost' data-ref="_ZN4llvm27ConstantMaterializationCostEjPKNS_12ARMSubtargetEb" data-ref-filename="_ZN4llvm27ConstantMaterializationCostEjPKNS_12ARMSubtargetEb">ConstantMaterializationCost</a>(<a class="local col5 ref" href="#885Val2" title='Val2' data-ref="885Val2" data-ref-filename="885Val2">Val2</a>, <a class="local col6 ref" href="#886Subtarget" title='Subtarget' data-ref="886Subtarget" data-ref-filename="886Subtarget">Subtarget</a>, <a class="local col7 ref" href="#887ForCodesize" title='ForCodesize' data-ref="887ForCodesize" data-ref-filename="887ForCodesize">ForCodesize</a>);</td></tr>
<tr><th id="5548">5548</th><td>  <b>if</b> (<a class="local col8 ref" href="#888Cost1" title='Cost1' data-ref="888Cost1" data-ref-filename="888Cost1">Cost1</a> &lt; <a class="local col9 ref" href="#889Cost2" title='Cost2' data-ref="889Cost2" data-ref-filename="889Cost2">Cost2</a>)</td></tr>
<tr><th id="5549">5549</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="5550">5550</th><td>  <b>if</b> (<a class="local col8 ref" href="#888Cost1" title='Cost1' data-ref="888Cost1" data-ref-filename="888Cost1">Cost1</a> &gt; <a class="local col9 ref" href="#889Cost2" title='Cost2' data-ref="889Cost2" data-ref-filename="889Cost2">Cost2</a>)</td></tr>
<tr><th id="5551">5551</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5552">5552</th><td></td></tr>
<tr><th id="5553">5553</th><td>  <i>// If they are equal, try with !ForCodesize</i></td></tr>
<tr><th id="5554">5554</th><td>  <b>return</b> <a class="ref fn" href="#_ZN4llvm27ConstantMaterializationCostEjPKNS_12ARMSubtargetEb" title='llvm::ConstantMaterializationCost' data-ref="_ZN4llvm27ConstantMaterializationCostEjPKNS_12ARMSubtargetEb" data-ref-filename="_ZN4llvm27ConstantMaterializationCostEjPKNS_12ARMSubtargetEb">ConstantMaterializationCost</a>(<a class="local col4 ref" href="#884Val1" title='Val1' data-ref="884Val1" data-ref-filename="884Val1">Val1</a>, <a class="local col6 ref" href="#886Subtarget" title='Subtarget' data-ref="886Subtarget" data-ref-filename="886Subtarget">Subtarget</a>, !<a class="local col7 ref" href="#887ForCodesize" title='ForCodesize' data-ref="887ForCodesize" data-ref-filename="887ForCodesize">ForCodesize</a>) &lt;</td></tr>
<tr><th id="5555">5555</th><td>         <a class="ref fn" href="#_ZN4llvm27ConstantMaterializationCostEjPKNS_12ARMSubtargetEb" title='llvm::ConstantMaterializationCost' data-ref="_ZN4llvm27ConstantMaterializationCostEjPKNS_12ARMSubtargetEb" data-ref-filename="_ZN4llvm27ConstantMaterializationCostEjPKNS_12ARMSubtargetEb">ConstantMaterializationCost</a>(<a class="local col5 ref" href="#885Val2" title='Val2' data-ref="885Val2" data-ref-filename="885Val2">Val2</a>, <a class="local col6 ref" href="#886Subtarget" title='Subtarget' data-ref="886Subtarget" data-ref-filename="886Subtarget">Subtarget</a>, !<a class="local col7 ref" href="#887ForCodesize" title='ForCodesize' data-ref="887ForCodesize" data-ref-filename="887ForCodesize">ForCodesize</a>);</td></tr>
<tr><th id="5556">5556</th><td>}</td></tr>
<tr><th id="5557">5557</th><td></td></tr>
<tr><th id="5558">5558</th><td><i class="doc">/// Constants defining how certain sequences should be outlined.</i></td></tr>
<tr><th id="5559">5559</th><td><i class="doc">/// This encompasses how an outlined function should be called, and what kind of</i></td></tr>
<tr><th id="5560">5560</th><td><i class="doc">/// frame should be emitted for that outlined function.</i></td></tr>
<tr><th id="5561">5561</th><td><i class="doc">///</i></td></tr>
<tr><th id="5562">5562</th><td><i class="doc">///<span class="command"> \p</span> <span class="arg">MachineOutlinerTailCall</span> implies that the function is being created from</i></td></tr>
<tr><th id="5563">5563</th><td><i class="doc">/// a sequence of instructions ending in a return.</i></td></tr>
<tr><th id="5564">5564</th><td><i class="doc">///</i></td></tr>
<tr><th id="5565">5565</th><td><i class="doc">/// That is,</i></td></tr>
<tr><th id="5566">5566</th><td><i class="doc">///</i></td></tr>
<tr><th id="5567">5567</th><td><i class="doc">/// I1                                OUTLINED_FUNCTION:</i></td></tr>
<tr><th id="5568">5568</th><td><i class="doc">/// I2    --&gt; B OUTLINED_FUNCTION     I1</i></td></tr>
<tr><th id="5569">5569</th><td><i class="doc">/// BX LR                             I2</i></td></tr>
<tr><th id="5570">5570</th><td><i class="doc">///                                   BX LR</i></td></tr>
<tr><th id="5571">5571</th><td><i class="doc">///</i></td></tr>
<tr><th id="5572">5572</th><td><i class="doc">/// +-------------------------+--------+-----+</i></td></tr>
<tr><th id="5573">5573</th><td><i class="doc">/// |                         | Thumb2 | ARM |</i></td></tr>
<tr><th id="5574">5574</th><td><i class="doc">/// +-------------------------+--------+-----+</i></td></tr>
<tr><th id="5575">5575</th><td><i class="doc">/// | Call overhead in Bytes  |      4 |   4 |</i></td></tr>
<tr><th id="5576">5576</th><td><i class="doc">/// | Frame overhead in Bytes |      0 |   0 |</i></td></tr>
<tr><th id="5577">5577</th><td><i class="doc">/// | Stack fixup required    |     No |  No |</i></td></tr>
<tr><th id="5578">5578</th><td><i class="doc">/// +-------------------------+--------+-----+</i></td></tr>
<tr><th id="5579">5579</th><td><i class="doc">///</i></td></tr>
<tr><th id="5580">5580</th><td><i class="doc">///<span class="command"> \p</span> <span class="arg">MachineOutlinerThunk</span> implies that the function is being created from</i></td></tr>
<tr><th id="5581">5581</th><td><i class="doc">/// a sequence of instructions ending in a call. The outlined function is</i></td></tr>
<tr><th id="5582">5582</th><td><i class="doc">/// called with a BL instruction, and the outlined function tail-calls the</i></td></tr>
<tr><th id="5583">5583</th><td><i class="doc">/// original call destination.</i></td></tr>
<tr><th id="5584">5584</th><td><i class="doc">///</i></td></tr>
<tr><th id="5585">5585</th><td><i class="doc">/// That is,</i></td></tr>
<tr><th id="5586">5586</th><td><i class="doc">///</i></td></tr>
<tr><th id="5587">5587</th><td><i class="doc">/// I1                                OUTLINED_FUNCTION:</i></td></tr>
<tr><th id="5588">5588</th><td><i class="doc">/// I2   --&gt; BL OUTLINED_FUNCTION     I1</i></td></tr>
<tr><th id="5589">5589</th><td><i class="doc">/// BL f                              I2</i></td></tr>
<tr><th id="5590">5590</th><td><i class="doc">///                                   B f</i></td></tr>
<tr><th id="5591">5591</th><td><i class="doc">///</i></td></tr>
<tr><th id="5592">5592</th><td><i class="doc">/// +-------------------------+--------+-----+</i></td></tr>
<tr><th id="5593">5593</th><td><i class="doc">/// |                         | Thumb2 | ARM |</i></td></tr>
<tr><th id="5594">5594</th><td><i class="doc">/// +-------------------------+--------+-----+</i></td></tr>
<tr><th id="5595">5595</th><td><i class="doc">/// | Call overhead in Bytes  |      4 |   4 |</i></td></tr>
<tr><th id="5596">5596</th><td><i class="doc">/// | Frame overhead in Bytes |      0 |   0 |</i></td></tr>
<tr><th id="5597">5597</th><td><i class="doc">/// | Stack fixup required    |     No |  No |</i></td></tr>
<tr><th id="5598">5598</th><td><i class="doc">/// +-------------------------+--------+-----+</i></td></tr>
<tr><th id="5599">5599</th><td><i class="doc">///</i></td></tr>
<tr><th id="5600">5600</th><td><i class="doc">///<span class="command"> \p</span> <span class="arg">MachineOutlinerNoLRSave</span> implies that the function should be called using</i></td></tr>
<tr><th id="5601">5601</th><td><i class="doc">/// a BL instruction, but doesn't require LR to be saved and restored. This</i></td></tr>
<tr><th id="5602">5602</th><td><i class="doc">/// happens when LR is known to be dead.</i></td></tr>
<tr><th id="5603">5603</th><td><i class="doc">///</i></td></tr>
<tr><th id="5604">5604</th><td><i class="doc">/// That is,</i></td></tr>
<tr><th id="5605">5605</th><td><i class="doc">///</i></td></tr>
<tr><th id="5606">5606</th><td><i class="doc">/// I1                                OUTLINED_FUNCTION:</i></td></tr>
<tr><th id="5607">5607</th><td><i class="doc">/// I2 --&gt; BL OUTLINED_FUNCTION       I1</i></td></tr>
<tr><th id="5608">5608</th><td><i class="doc">/// I3                                I2</i></td></tr>
<tr><th id="5609">5609</th><td><i class="doc">///                                   I3</i></td></tr>
<tr><th id="5610">5610</th><td><i class="doc">///                                   BX LR</i></td></tr>
<tr><th id="5611">5611</th><td><i class="doc">///</i></td></tr>
<tr><th id="5612">5612</th><td><i class="doc">/// +-------------------------+--------+-----+</i></td></tr>
<tr><th id="5613">5613</th><td><i class="doc">/// |                         | Thumb2 | ARM |</i></td></tr>
<tr><th id="5614">5614</th><td><i class="doc">/// +-------------------------+--------+-----+</i></td></tr>
<tr><th id="5615">5615</th><td><i class="doc">/// | Call overhead in Bytes  |      4 |   4 |</i></td></tr>
<tr><th id="5616">5616</th><td><i class="doc">/// | Frame overhead in Bytes |      4 |   4 |</i></td></tr>
<tr><th id="5617">5617</th><td><i class="doc">/// | Stack fixup required    |     No |  No |</i></td></tr>
<tr><th id="5618">5618</th><td><i class="doc">/// +-------------------------+--------+-----+</i></td></tr>
<tr><th id="5619">5619</th><td><i class="doc">///</i></td></tr>
<tr><th id="5620">5620</th><td><i class="doc">///<span class="command"> \p</span> <span class="arg">MachineOutlinerRegSave</span> implies that the function should be called with a</i></td></tr>
<tr><th id="5621">5621</th><td><i class="doc">/// save and restore of LR to an available register. This allows us to avoid</i></td></tr>
<tr><th id="5622">5622</th><td><i class="doc">/// stack fixups. Note that this outlining variant is compatible with the</i></td></tr>
<tr><th id="5623">5623</th><td><i class="doc">/// NoLRSave case.</i></td></tr>
<tr><th id="5624">5624</th><td><i class="doc">///</i></td></tr>
<tr><th id="5625">5625</th><td><i class="doc">/// That is,</i></td></tr>
<tr><th id="5626">5626</th><td><i class="doc">///</i></td></tr>
<tr><th id="5627">5627</th><td><i class="doc">/// I1     Save LR                    OUTLINED_FUNCTION:</i></td></tr>
<tr><th id="5628">5628</th><td><i class="doc">/// I2 --&gt; BL OUTLINED_FUNCTION       I1</i></td></tr>
<tr><th id="5629">5629</th><td><i class="doc">/// I3     Restore LR                 I2</i></td></tr>
<tr><th id="5630">5630</th><td><i class="doc">///                                   I3</i></td></tr>
<tr><th id="5631">5631</th><td><i class="doc">///                                   BX LR</i></td></tr>
<tr><th id="5632">5632</th><td><i class="doc">///</i></td></tr>
<tr><th id="5633">5633</th><td><i class="doc">/// +-------------------------+--------+-----+</i></td></tr>
<tr><th id="5634">5634</th><td><i class="doc">/// |                         | Thumb2 | ARM |</i></td></tr>
<tr><th id="5635">5635</th><td><i class="doc">/// +-------------------------+--------+-----+</i></td></tr>
<tr><th id="5636">5636</th><td><i class="doc">/// | Call overhead in Bytes  |      8 |  12 |</i></td></tr>
<tr><th id="5637">5637</th><td><i class="doc">/// | Frame overhead in Bytes |      2 |   4 |</i></td></tr>
<tr><th id="5638">5638</th><td><i class="doc">/// | Stack fixup required    |     No |  No |</i></td></tr>
<tr><th id="5639">5639</th><td><i class="doc">/// +-------------------------+--------+-----+</i></td></tr>
<tr><th id="5640">5640</th><td><i class="doc">///</i></td></tr>
<tr><th id="5641">5641</th><td><i class="doc">///<span class="command"> \p</span> <span class="arg">MachineOutlinerDefault</span> implies that the function should be called with</i></td></tr>
<tr><th id="5642">5642</th><td><i class="doc">/// a save and restore of LR to the stack.</i></td></tr>
<tr><th id="5643">5643</th><td><i class="doc">///</i></td></tr>
<tr><th id="5644">5644</th><td><i class="doc">/// That is,</i></td></tr>
<tr><th id="5645">5645</th><td><i class="doc">///</i></td></tr>
<tr><th id="5646">5646</th><td><i class="doc">/// I1     Save LR                    OUTLINED_FUNCTION:</i></td></tr>
<tr><th id="5647">5647</th><td><i class="doc">/// I2 --&gt; BL OUTLINED_FUNCTION       I1</i></td></tr>
<tr><th id="5648">5648</th><td><i class="doc">/// I3     Restore LR                 I2</i></td></tr>
<tr><th id="5649">5649</th><td><i class="doc">///                                   I3</i></td></tr>
<tr><th id="5650">5650</th><td><i class="doc">///                                   BX LR</i></td></tr>
<tr><th id="5651">5651</th><td><i class="doc">///</i></td></tr>
<tr><th id="5652">5652</th><td><i class="doc">/// +-------------------------+--------+-----+</i></td></tr>
<tr><th id="5653">5653</th><td><i class="doc">/// |                         | Thumb2 | ARM |</i></td></tr>
<tr><th id="5654">5654</th><td><i class="doc">/// +-------------------------+--------+-----+</i></td></tr>
<tr><th id="5655">5655</th><td><i class="doc">/// | Call overhead in Bytes  |      8 |  12 |</i></td></tr>
<tr><th id="5656">5656</th><td><i class="doc">/// | Frame overhead in Bytes |      2 |   4 |</i></td></tr>
<tr><th id="5657">5657</th><td><i class="doc">/// | Stack fixup required    |    Yes | Yes |</i></td></tr>
<tr><th id="5658">5658</th><td><i class="doc">/// +-------------------------+--------+-----+</i></td></tr>
<tr><th id="5659">5659</th><td></td></tr>
<tr><th id="5660">5660</th><td><b>enum</b> <dfn class="type def" id="MachineOutlinerClass" title='MachineOutlinerClass' data-ref="MachineOutlinerClass" data-ref-filename="MachineOutlinerClass">MachineOutlinerClass</dfn> {</td></tr>
<tr><th id="5661">5661</th><td>  <dfn class="enum" id="MachineOutlinerTailCall" title='MachineOutlinerTailCall' data-ref="MachineOutlinerTailCall" data-ref-filename="MachineOutlinerTailCall">MachineOutlinerTailCall</dfn>,</td></tr>
<tr><th id="5662">5662</th><td>  <dfn class="enum" id="MachineOutlinerThunk" title='MachineOutlinerThunk' data-ref="MachineOutlinerThunk" data-ref-filename="MachineOutlinerThunk">MachineOutlinerThunk</dfn>,</td></tr>
<tr><th id="5663">5663</th><td>  <dfn class="enum" id="MachineOutlinerNoLRSave" title='MachineOutlinerNoLRSave' data-ref="MachineOutlinerNoLRSave" data-ref-filename="MachineOutlinerNoLRSave">MachineOutlinerNoLRSave</dfn>,</td></tr>
<tr><th id="5664">5664</th><td>  <dfn class="enum" id="MachineOutlinerRegSave" title='MachineOutlinerRegSave' data-ref="MachineOutlinerRegSave" data-ref-filename="MachineOutlinerRegSave">MachineOutlinerRegSave</dfn>,</td></tr>
<tr><th id="5665">5665</th><td>  <dfn class="enum" id="MachineOutlinerDefault" title='MachineOutlinerDefault' data-ref="MachineOutlinerDefault" data-ref-filename="MachineOutlinerDefault">MachineOutlinerDefault</dfn></td></tr>
<tr><th id="5666">5666</th><td>};</td></tr>
<tr><th id="5667">5667</th><td></td></tr>
<tr><th id="5668">5668</th><td><b>enum</b> <dfn class="type def" id="MachineOutlinerMBBFlags" title='MachineOutlinerMBBFlags' data-ref="MachineOutlinerMBBFlags" data-ref-filename="MachineOutlinerMBBFlags">MachineOutlinerMBBFlags</dfn> {</td></tr>
<tr><th id="5669">5669</th><td>  <dfn class="enum" id="LRUnavailableSomewhere" title='LRUnavailableSomewhere' data-ref="LRUnavailableSomewhere" data-ref-filename="LRUnavailableSomewhere">LRUnavailableSomewhere</dfn> = <var>0x2</var>,</td></tr>
<tr><th id="5670">5670</th><td>  <dfn class="enum" id="HasCalls" title='HasCalls' data-ref="HasCalls" data-ref-filename="HasCalls">HasCalls</dfn> = <var>0x4</var>,</td></tr>
<tr><th id="5671">5671</th><td>  <dfn class="enum" id="UnsafeRegsDead" title='UnsafeRegsDead' data-ref="UnsafeRegsDead" data-ref-filename="UnsafeRegsDead">UnsafeRegsDead</dfn> = <var>0x8</var></td></tr>
<tr><th id="5672">5672</th><td>};</td></tr>
<tr><th id="5673">5673</th><td></td></tr>
<tr><th id="5674">5674</th><td><b>struct</b> <dfn class="type def" id="OutlinerCosts" title='OutlinerCosts' data-ref="OutlinerCosts" data-ref-filename="OutlinerCosts">OutlinerCosts</dfn> {</td></tr>
<tr><th id="5675">5675</th><td>  <em>const</em> <em>int</em> <dfn class="tu decl field" id="OutlinerCosts::CallTailCall" title='OutlinerCosts::CallTailCall' data-type='const int' data-ref="OutlinerCosts::CallTailCall" data-ref-filename="OutlinerCosts..CallTailCall">CallTailCall</dfn>;</td></tr>
<tr><th id="5676">5676</th><td>  <em>const</em> <em>int</em> <dfn class="tu decl field" id="OutlinerCosts::FrameTailCall" title='OutlinerCosts::FrameTailCall' data-type='const int' data-ref="OutlinerCosts::FrameTailCall" data-ref-filename="OutlinerCosts..FrameTailCall">FrameTailCall</dfn>;</td></tr>
<tr><th id="5677">5677</th><td>  <em>const</em> <em>int</em> <dfn class="tu decl field" id="OutlinerCosts::CallThunk" title='OutlinerCosts::CallThunk' data-type='const int' data-ref="OutlinerCosts::CallThunk" data-ref-filename="OutlinerCosts..CallThunk">CallThunk</dfn>;</td></tr>
<tr><th id="5678">5678</th><td>  <em>const</em> <em>int</em> <dfn class="tu decl field" id="OutlinerCosts::FrameThunk" title='OutlinerCosts::FrameThunk' data-type='const int' data-ref="OutlinerCosts::FrameThunk" data-ref-filename="OutlinerCosts..FrameThunk">FrameThunk</dfn>;</td></tr>
<tr><th id="5679">5679</th><td>  <em>const</em> <em>int</em> <dfn class="tu decl field" id="OutlinerCosts::CallNoLRSave" title='OutlinerCosts::CallNoLRSave' data-type='const int' data-ref="OutlinerCosts::CallNoLRSave" data-ref-filename="OutlinerCosts..CallNoLRSave">CallNoLRSave</dfn>;</td></tr>
<tr><th id="5680">5680</th><td>  <em>const</em> <em>int</em> <dfn class="tu decl field" id="OutlinerCosts::FrameNoLRSave" title='OutlinerCosts::FrameNoLRSave' data-type='const int' data-ref="OutlinerCosts::FrameNoLRSave" data-ref-filename="OutlinerCosts..FrameNoLRSave">FrameNoLRSave</dfn>;</td></tr>
<tr><th id="5681">5681</th><td>  <em>const</em> <em>int</em> <dfn class="tu decl field" id="OutlinerCosts::CallRegSave" title='OutlinerCosts::CallRegSave' data-type='const int' data-ref="OutlinerCosts::CallRegSave" data-ref-filename="OutlinerCosts..CallRegSave">CallRegSave</dfn>;</td></tr>
<tr><th id="5682">5682</th><td>  <em>const</em> <em>int</em> <dfn class="tu decl field" id="OutlinerCosts::FrameRegSave" title='OutlinerCosts::FrameRegSave' data-type='const int' data-ref="OutlinerCosts::FrameRegSave" data-ref-filename="OutlinerCosts..FrameRegSave">FrameRegSave</dfn>;</td></tr>
<tr><th id="5683">5683</th><td>  <em>const</em> <em>int</em> <dfn class="tu decl field" id="OutlinerCosts::CallDefault" title='OutlinerCosts::CallDefault' data-type='const int' data-ref="OutlinerCosts::CallDefault" data-ref-filename="OutlinerCosts..CallDefault">CallDefault</dfn>;</td></tr>
<tr><th id="5684">5684</th><td>  <em>const</em> <em>int</em> <dfn class="tu decl field" id="OutlinerCosts::FrameDefault" title='OutlinerCosts::FrameDefault' data-type='const int' data-ref="OutlinerCosts::FrameDefault" data-ref-filename="OutlinerCosts..FrameDefault">FrameDefault</dfn>;</td></tr>
<tr><th id="5685">5685</th><td>  <em>const</em> <em>int</em> <dfn class="tu decl field" id="OutlinerCosts::SaveRestoreLROnStack" title='OutlinerCosts::SaveRestoreLROnStack' data-type='const int' data-ref="OutlinerCosts::SaveRestoreLROnStack" data-ref-filename="OutlinerCosts..SaveRestoreLROnStack">SaveRestoreLROnStack</dfn>;</td></tr>
<tr><th id="5686">5686</th><td></td></tr>
<tr><th id="5687">5687</th><td>  <dfn class="tu decl def fn" id="_ZN13OutlinerCostsC1ERKN4llvm12ARMSubtargetE" title='OutlinerCosts::OutlinerCosts' data-type='void OutlinerCosts::OutlinerCosts(const llvm::ARMSubtarget &amp; target)' data-ref="_ZN13OutlinerCostsC1ERKN4llvm12ARMSubtargetE" data-ref-filename="_ZN13OutlinerCostsC1ERKN4llvm12ARMSubtargetE">OutlinerCosts</dfn>(<em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget" data-ref-filename="llvm..ARMSubtarget">ARMSubtarget</a> &amp;<dfn class="local col0 decl" id="890target" title='target' data-type='const llvm::ARMSubtarget &amp;' data-ref="890target" data-ref-filename="890target">target</dfn>)</td></tr>
<tr><th id="5688">5688</th><td>      : <a class="tu member field" href="#OutlinerCosts::CallTailCall" title='OutlinerCosts::CallTailCall' data-use='w' data-ref="OutlinerCosts::CallTailCall" data-ref-filename="OutlinerCosts..CallTailCall">CallTailCall</a>(<a class="local col0 ref" href="#890target" title='target' data-ref="890target" data-ref-filename="890target">target</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7isThumbEv" title='llvm::ARMSubtarget::isThumb' data-ref="_ZNK4llvm12ARMSubtarget7isThumbEv" data-ref-filename="_ZNK4llvm12ARMSubtarget7isThumbEv">isThumb</a>() ? <var>4</var> : <var>4</var>),</td></tr>
<tr><th id="5689">5689</th><td>        <a class="tu member field" href="#OutlinerCosts::FrameTailCall" title='OutlinerCosts::FrameTailCall' data-use='w' data-ref="OutlinerCosts::FrameTailCall" data-ref-filename="OutlinerCosts..FrameTailCall">FrameTailCall</a>(<a class="local col0 ref" href="#890target" title='target' data-ref="890target" data-ref-filename="890target">target</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7isThumbEv" title='llvm::ARMSubtarget::isThumb' data-ref="_ZNK4llvm12ARMSubtarget7isThumbEv" data-ref-filename="_ZNK4llvm12ARMSubtarget7isThumbEv">isThumb</a>() ? <var>0</var> : <var>0</var>),</td></tr>
<tr><th id="5690">5690</th><td>        <a class="tu member field" href="#OutlinerCosts::CallThunk" title='OutlinerCosts::CallThunk' data-use='w' data-ref="OutlinerCosts::CallThunk" data-ref-filename="OutlinerCosts..CallThunk">CallThunk</a>(<a class="local col0 ref" href="#890target" title='target' data-ref="890target" data-ref-filename="890target">target</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7isThumbEv" title='llvm::ARMSubtarget::isThumb' data-ref="_ZNK4llvm12ARMSubtarget7isThumbEv" data-ref-filename="_ZNK4llvm12ARMSubtarget7isThumbEv">isThumb</a>() ? <var>4</var> : <var>4</var>),</td></tr>
<tr><th id="5691">5691</th><td>        <a class="tu member field" href="#OutlinerCosts::FrameThunk" title='OutlinerCosts::FrameThunk' data-use='w' data-ref="OutlinerCosts::FrameThunk" data-ref-filename="OutlinerCosts..FrameThunk">FrameThunk</a>(<a class="local col0 ref" href="#890target" title='target' data-ref="890target" data-ref-filename="890target">target</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7isThumbEv" title='llvm::ARMSubtarget::isThumb' data-ref="_ZNK4llvm12ARMSubtarget7isThumbEv" data-ref-filename="_ZNK4llvm12ARMSubtarget7isThumbEv">isThumb</a>() ? <var>0</var> : <var>0</var>),</td></tr>
<tr><th id="5692">5692</th><td>        <a class="tu member field" href="#OutlinerCosts::CallNoLRSave" title='OutlinerCosts::CallNoLRSave' data-use='w' data-ref="OutlinerCosts::CallNoLRSave" data-ref-filename="OutlinerCosts..CallNoLRSave">CallNoLRSave</a>(<a class="local col0 ref" href="#890target" title='target' data-ref="890target" data-ref-filename="890target">target</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7isThumbEv" title='llvm::ARMSubtarget::isThumb' data-ref="_ZNK4llvm12ARMSubtarget7isThumbEv" data-ref-filename="_ZNK4llvm12ARMSubtarget7isThumbEv">isThumb</a>() ? <var>4</var> : <var>4</var>),</td></tr>
<tr><th id="5693">5693</th><td>        <a class="tu member field" href="#OutlinerCosts::FrameNoLRSave" title='OutlinerCosts::FrameNoLRSave' data-use='w' data-ref="OutlinerCosts::FrameNoLRSave" data-ref-filename="OutlinerCosts..FrameNoLRSave">FrameNoLRSave</a>(<a class="local col0 ref" href="#890target" title='target' data-ref="890target" data-ref-filename="890target">target</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7isThumbEv" title='llvm::ARMSubtarget::isThumb' data-ref="_ZNK4llvm12ARMSubtarget7isThumbEv" data-ref-filename="_ZNK4llvm12ARMSubtarget7isThumbEv">isThumb</a>() ? <var>4</var> : <var>4</var>),</td></tr>
<tr><th id="5694">5694</th><td>        <a class="tu member field" href="#OutlinerCosts::CallRegSave" title='OutlinerCosts::CallRegSave' data-use='w' data-ref="OutlinerCosts::CallRegSave" data-ref-filename="OutlinerCosts..CallRegSave">CallRegSave</a>(<a class="local col0 ref" href="#890target" title='target' data-ref="890target" data-ref-filename="890target">target</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7isThumbEv" title='llvm::ARMSubtarget::isThumb' data-ref="_ZNK4llvm12ARMSubtarget7isThumbEv" data-ref-filename="_ZNK4llvm12ARMSubtarget7isThumbEv">isThumb</a>() ? <var>8</var> : <var>12</var>),</td></tr>
<tr><th id="5695">5695</th><td>        <a class="tu member field" href="#OutlinerCosts::FrameRegSave" title='OutlinerCosts::FrameRegSave' data-use='w' data-ref="OutlinerCosts::FrameRegSave" data-ref-filename="OutlinerCosts..FrameRegSave">FrameRegSave</a>(<a class="local col0 ref" href="#890target" title='target' data-ref="890target" data-ref-filename="890target">target</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7isThumbEv" title='llvm::ARMSubtarget::isThumb' data-ref="_ZNK4llvm12ARMSubtarget7isThumbEv" data-ref-filename="_ZNK4llvm12ARMSubtarget7isThumbEv">isThumb</a>() ? <var>2</var> : <var>4</var>),</td></tr>
<tr><th id="5696">5696</th><td>        <a class="tu member field" href="#OutlinerCosts::CallDefault" title='OutlinerCosts::CallDefault' data-use='w' data-ref="OutlinerCosts::CallDefault" data-ref-filename="OutlinerCosts..CallDefault">CallDefault</a>(<a class="local col0 ref" href="#890target" title='target' data-ref="890target" data-ref-filename="890target">target</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7isThumbEv" title='llvm::ARMSubtarget::isThumb' data-ref="_ZNK4llvm12ARMSubtarget7isThumbEv" data-ref-filename="_ZNK4llvm12ARMSubtarget7isThumbEv">isThumb</a>() ? <var>8</var> : <var>12</var>),</td></tr>
<tr><th id="5697">5697</th><td>        <a class="tu member field" href="#OutlinerCosts::FrameDefault" title='OutlinerCosts::FrameDefault' data-use='w' data-ref="OutlinerCosts::FrameDefault" data-ref-filename="OutlinerCosts..FrameDefault">FrameDefault</a>(<a class="local col0 ref" href="#890target" title='target' data-ref="890target" data-ref-filename="890target">target</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7isThumbEv" title='llvm::ARMSubtarget::isThumb' data-ref="_ZNK4llvm12ARMSubtarget7isThumbEv" data-ref-filename="_ZNK4llvm12ARMSubtarget7isThumbEv">isThumb</a>() ? <var>2</var> : <var>4</var>),</td></tr>
<tr><th id="5698">5698</th><td>        <a class="tu member field" href="#OutlinerCosts::SaveRestoreLROnStack" title='OutlinerCosts::SaveRestoreLROnStack' data-use='w' data-ref="OutlinerCosts::SaveRestoreLROnStack" data-ref-filename="OutlinerCosts..SaveRestoreLROnStack">SaveRestoreLROnStack</a>(<a class="local col0 ref" href="#890target" title='target' data-ref="890target" data-ref-filename="890target">target</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7isThumbEv" title='llvm::ARMSubtarget::isThumb' data-ref="_ZNK4llvm12ARMSubtarget7isThumbEv" data-ref-filename="_ZNK4llvm12ARMSubtarget7isThumbEv">isThumb</a>() ? <var>8</var> : <var>8</var>) {}</td></tr>
<tr><th id="5699">5699</th><td>};</td></tr>
<tr><th id="5700">5700</th><td></td></tr>
<tr><th id="5701">5701</th><td><em>unsigned</em></td></tr>
<tr><th id="5702">5702</th><td><a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo22findRegisterToSaveLRToERKNS_8outliner9CandidateE" title='llvm::ARMBaseInstrInfo::findRegisterToSaveLRTo' data-ref="_ZNK4llvm16ARMBaseInstrInfo22findRegisterToSaveLRToERKNS_8outliner9CandidateE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo22findRegisterToSaveLRToERKNS_8outliner9CandidateE">findRegisterToSaveLRTo</dfn>(<em>const</em> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate" title='llvm::outliner::Candidate' data-ref="llvm::outliner::Candidate" data-ref-filename="llvm..outliner..Candidate">Candidate</a> &amp;<dfn class="local col1 decl" id="891C" title='C' data-type='const outliner::Candidate &amp;' data-ref="891C" data-ref-filename="891C">C</dfn>) <em>const</em> {</td></tr>
<tr><th id="5703">5703</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(C.LRUWasSet &amp;&amp; <q>"LRU wasn't set?"</q>);</td></tr>
<tr><th id="5704">5704</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col2 decl" id="892MF" title='MF' data-type='llvm::MachineFunction *' data-ref="892MF" data-ref-filename="892MF">MF</dfn> = <a class="local col1 ref" href="#891C" title='C' data-ref="891C" data-ref-filename="891C">C</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZNK4llvm8outliner9Candidate5getMFEv" title='llvm::outliner::Candidate::getMF' data-ref="_ZNK4llvm8outliner9Candidate5getMFEv" data-ref-filename="_ZNK4llvm8outliner9Candidate5getMFEv">getMF</a>();</td></tr>
<tr><th id="5705">5705</th><td>  <em>const</em> <a class="type" href="ARMBaseRegisterInfo.h.html#llvm::ARMBaseRegisterInfo" title='llvm::ARMBaseRegisterInfo' data-ref="llvm::ARMBaseRegisterInfo" data-ref-filename="llvm..ARMBaseRegisterInfo">ARMBaseRegisterInfo</a> *<dfn class="local col3 decl" id="893ARI" title='ARI' data-type='const llvm::ARMBaseRegisterInfo *' data-ref="893ARI" data-ref-filename="893ARI">ARI</dfn> = <b>static_cast</b>&lt;<em>const</em> <a class="type" href="ARMBaseRegisterInfo.h.html#llvm::ARMBaseRegisterInfo" title='llvm::ARMBaseRegisterInfo' data-ref="llvm::ARMBaseRegisterInfo" data-ref-filename="llvm..ARMBaseRegisterInfo">ARMBaseRegisterInfo</a> *&gt;(</td></tr>
<tr><th id="5706">5706</th><td>      <a class="local col2 ref" href="#892MF" title='MF' data-ref="892MF" data-ref-filename="892MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>());</td></tr>
<tr><th id="5707">5707</th><td></td></tr>
<tr><th id="5708">5708</th><td>  <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector" data-ref-filename="llvm..BitVector">BitVector</a> <dfn class="local col4 decl" id="894regsReserved" title='regsReserved' data-type='llvm::BitVector' data-ref="894regsReserved" data-ref-filename="894regsReserved">regsReserved</dfn> = <a class="local col3 ref" href="#893ARI" title='ARI' data-ref="893ARI" data-ref-filename="893ARI">ARI</a>-&gt;<a class="virtual ref fn" href="ARMBaseRegisterInfo.h.html#_ZNK4llvm19ARMBaseRegisterInfo15getReservedRegsERKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::getReservedRegs' data-ref="_ZNK4llvm19ARMBaseRegisterInfo15getReservedRegsERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm19ARMBaseRegisterInfo15getReservedRegsERKNS_15MachineFunctionE">getReservedRegs</a>(*<a class="local col2 ref" href="#892MF" title='MF' data-ref="892MF" data-ref-filename="892MF">MF</a>);</td></tr>
<tr><th id="5709">5709</th><td>  <i>// Check if there is an available register across the sequence that we can</i></td></tr>
<tr><th id="5710">5710</th><td><i>  // use.</i></td></tr>
<tr><th id="5711">5711</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="895Reg" title='Reg' data-type='unsigned int' data-ref="895Reg" data-ref-filename="895Reg">Reg</dfn> : <span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::rGPRRegClass" title='llvm::ARM::rGPRRegClass' data-ref="llvm::ARM::rGPRRegClass" data-ref-filename="llvm..ARM..rGPRRegClass">rGPRRegClass</a>) {</td></tr>
<tr><th id="5712">5712</th><td>    <b>if</b> (!(<a class="local col5 ref" href="#895Reg" title='Reg' data-ref="895Reg" data-ref-filename="895Reg">Reg</a> &lt; <a class="local col4 ref" href="#894regsReserved" title='regsReserved' data-ref="894regsReserved" data-ref-filename="894regsReserved">regsReserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4sizeEv" title='llvm::BitVector::size' data-ref="_ZNK4llvm9BitVector4sizeEv" data-ref-filename="_ZNK4llvm9BitVector4sizeEv">size</a>() &amp;&amp; <a class="local col4 ref" href="#894regsReserved" title='regsReserved' data-ref="894regsReserved" data-ref-filename="894regsReserved">regsReserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj" data-ref-filename="_ZNK4llvm9BitVector4testEj">test</a>(<a class="local col5 ref" href="#895Reg" title='Reg' data-ref="895Reg" data-ref-filename="895Reg">Reg</a>)) &amp;&amp;</td></tr>
<tr><th id="5713">5713</th><td>        <a class="local col5 ref" href="#895Reg" title='Reg' data-ref="895Reg" data-ref-filename="895Reg">Reg</a> != <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::LR" title='llvm::ARM::LR' data-ref="llvm::ARM::LR" data-ref-filename="llvm..ARM..LR">LR</a> &amp;&amp;  <i>// LR is not reserved, but don't use it.</i></td></tr>
<tr><th id="5714">5714</th><td>        <a class="local col5 ref" href="#895Reg" title='Reg' data-ref="895Reg" data-ref-filename="895Reg">Reg</a> != <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R12" title='llvm::ARM::R12' data-ref="llvm::ARM::R12" data-ref-filename="llvm..ARM..R12">R12</a> &amp;&amp; <i>// R12 is not guaranteed to be preserved.</i></td></tr>
<tr><th id="5715">5715</th><td>        <a class="local col1 ref" href="#891C" title='C' data-ref="891C" data-ref-filename="891C">C</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate::LRU" title='llvm::outliner::Candidate::LRU' data-ref="llvm::outliner::Candidate::LRU" data-ref-filename="llvm..outliner..Candidate..LRU">LRU</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZNK4llvm12LiveRegUnits9availableEt" title='llvm::LiveRegUnits::available' data-ref="_ZNK4llvm12LiveRegUnits9availableEt" data-ref-filename="_ZNK4llvm12LiveRegUnits9availableEt">available</a>(<a class="local col5 ref" href="#895Reg" title='Reg' data-ref="895Reg" data-ref-filename="895Reg">Reg</a>) &amp;&amp; <a class="local col1 ref" href="#891C" title='C' data-ref="891C" data-ref-filename="891C">C</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate::UsedInSequence" title='llvm::outliner::Candidate::UsedInSequence' data-ref="llvm::outliner::Candidate::UsedInSequence" data-ref-filename="llvm..outliner..Candidate..UsedInSequence">UsedInSequence</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZNK4llvm12LiveRegUnits9availableEt" title='llvm::LiveRegUnits::available' data-ref="_ZNK4llvm12LiveRegUnits9availableEt" data-ref-filename="_ZNK4llvm12LiveRegUnits9availableEt">available</a>(<a class="local col5 ref" href="#895Reg" title='Reg' data-ref="895Reg" data-ref-filename="895Reg">Reg</a>))</td></tr>
<tr><th id="5716">5716</th><td>      <b>return</b> <a class="local col5 ref" href="#895Reg" title='Reg' data-ref="895Reg" data-ref-filename="895Reg">Reg</a>;</td></tr>
<tr><th id="5717">5717</th><td>  }</td></tr>
<tr><th id="5718">5718</th><td></td></tr>
<tr><th id="5719">5719</th><td>  <i>// No suitable register. Return 0.</i></td></tr>
<tr><th id="5720">5720</th><td>  <b>return</b> <var>0u</var>;</td></tr>
<tr><th id="5721">5721</th><td>}</td></tr>
<tr><th id="5722">5722</th><td></td></tr>
<tr><th id="5723">5723</th><td><i  data-doc="_ZL13isLRAvailableRKN4llvm18TargetRegisterInfoENS_26MachineInstrBundleIteratorINS_12MachineInstrELb1EEES5_">// Compute liveness of LR at the point after the interval [I, E), which</i></td></tr>
<tr><th id="5724">5724</th><td><i  data-doc="_ZL13isLRAvailableRKN4llvm18TargetRegisterInfoENS_26MachineInstrBundleIteratorINS_12MachineInstrELb1EEES5_">// denotes a *backward* iteration through instructions. Used only for return</i></td></tr>
<tr><th id="5725">5725</th><td><i  data-doc="_ZL13isLRAvailableRKN4llvm18TargetRegisterInfoENS_26MachineInstrBundleIteratorINS_12MachineInstrELb1EEES5_">// basic blocks, which do not end with a tail call.</i></td></tr>
<tr><th id="5726">5726</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL13isLRAvailableRKN4llvm18TargetRegisterInfoENS_26MachineInstrBundleIteratorINS_12MachineInstrELb1EEES5_" title='isLRAvailable' data-type='bool isLRAvailable(const llvm::TargetRegisterInfo &amp; TRI, MachineBasicBlock::reverse_iterator I, MachineBasicBlock::reverse_iterator E)' data-ref="_ZL13isLRAvailableRKN4llvm18TargetRegisterInfoENS_26MachineInstrBundleIteratorINS_12MachineInstrELb1EEES5_" data-ref-filename="_ZL13isLRAvailableRKN4llvm18TargetRegisterInfoENS_26MachineInstrBundleIteratorINS_12MachineInstrELb1EEES5_">isLRAvailable</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col6 decl" id="896TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="896TRI" data-ref-filename="896TRI">TRI</dfn>,</td></tr>
<tr><th id="5727">5727</th><td>                          <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::reverse_iterator" title='llvm::MachineBasicBlock::reverse_iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="llvm::MachineBasicBlock::reverse_iterator" data-ref-filename="llvm..MachineBasicBlock..reverse_iterator">reverse_iterator</a> <dfn class="local col7 decl" id="897I" title='I' data-type='MachineBasicBlock::reverse_iterator' data-ref="897I" data-ref-filename="897I">I</dfn>,</td></tr>
<tr><th id="5728">5728</th><td>                          <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::reverse_iterator" title='llvm::MachineBasicBlock::reverse_iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="llvm::MachineBasicBlock::reverse_iterator" data-ref-filename="llvm..MachineBasicBlock..reverse_iterator">reverse_iterator</a> <dfn class="local col8 decl" id="898E" title='E' data-type='MachineBasicBlock::reverse_iterator' data-ref="898E" data-ref-filename="898E">E</dfn>) {</td></tr>
<tr><th id="5729">5729</th><td>  <i>// At the end of the function LR dead.</i></td></tr>
<tr><th id="5730">5730</th><td>  <em>bool</em> <dfn class="local col9 decl" id="899Live" title='Live' data-type='bool' data-ref="899Live" data-ref-filename="899Live">Live</dfn> = <b>false</b>;</td></tr>
<tr><th id="5731">5731</th><td>  <b>for</b> (; <a class="local col7 ref" href="#897I" title='I' data-ref="897I" data-ref-filename="897I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col8 ref" href="#898E" title='E' data-ref="898E" data-ref-filename="898E">E</a>; <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col7 ref" href="#897I" title='I' data-ref="897I" data-ref-filename="897I">I</a>) {</td></tr>
<tr><th id="5732">5732</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="900MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="900MI" data-ref-filename="900MI">MI</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#897I" title='I' data-ref="897I" data-ref-filename="897I">I</a>;</td></tr>
<tr><th id="5733">5733</th><td></td></tr>
<tr><th id="5734">5734</th><td>    <i>// Check defs of LR.</i></td></tr>
<tr><th id="5735">5735</th><td>    <b>if</b> (<a class="local col0 ref" href="#900MI" title='MI' data-ref="900MI" data-ref-filename="900MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::modifiesRegister' data-ref="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">modifiesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::LR" title='llvm::ARM::LR' data-ref="llvm::ARM::LR" data-ref-filename="llvm..ARM..LR">LR</a>, &amp;<a class="local col6 ref" href="#896TRI" title='TRI' data-ref="896TRI" data-ref-filename="896TRI">TRI</a>))</td></tr>
<tr><th id="5736">5736</th><td>      <a class="local col9 ref" href="#899Live" title='Live' data-ref="899Live" data-ref-filename="899Live">Live</a> = <b>false</b>;</td></tr>
<tr><th id="5737">5737</th><td></td></tr>
<tr><th id="5738">5738</th><td>    <i>// Check uses of LR.</i></td></tr>
<tr><th id="5739">5739</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="901Opcode" title='Opcode' data-type='unsigned int' data-ref="901Opcode" data-ref-filename="901Opcode">Opcode</dfn> = <a class="local col0 ref" href="#900MI" title='MI' data-ref="900MI" data-ref-filename="900MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="5740">5740</th><td>    <b>if</b> (<a class="local col1 ref" href="#901Opcode" title='Opcode' data-ref="901Opcode" data-ref-filename="901Opcode">Opcode</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::BX_RET" title='llvm::ARM::BX_RET' data-ref="llvm::ARM::BX_RET" data-ref-filename="llvm..ARM..BX_RET">BX_RET</a> || <a class="local col1 ref" href="#901Opcode" title='Opcode' data-ref="901Opcode" data-ref-filename="901Opcode">Opcode</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MOVPCLR" title='llvm::ARM::MOVPCLR' data-ref="llvm::ARM::MOVPCLR" data-ref-filename="llvm..ARM..MOVPCLR">MOVPCLR</a> ||</td></tr>
<tr><th id="5741">5741</th><td>        <a class="local col1 ref" href="#901Opcode" title='Opcode' data-ref="901Opcode" data-ref-filename="901Opcode">Opcode</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::SUBS_PC_LR" title='llvm::ARM::SUBS_PC_LR' data-ref="llvm::ARM::SUBS_PC_LR" data-ref-filename="llvm..ARM..SUBS_PC_LR">SUBS_PC_LR</a> || <a class="local col1 ref" href="#901Opcode" title='Opcode' data-ref="901Opcode" data-ref-filename="901Opcode">Opcode</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tBX_RET" title='llvm::ARM::tBX_RET' data-ref="llvm::ARM::tBX_RET" data-ref-filename="llvm..ARM..tBX_RET">tBX_RET</a> ||</td></tr>
<tr><th id="5742">5742</th><td>        <a class="local col1 ref" href="#901Opcode" title='Opcode' data-ref="901Opcode" data-ref-filename="901Opcode">Opcode</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tBXNS_RET" title='llvm::ARM::tBXNS_RET' data-ref="llvm::ARM::tBXNS_RET" data-ref-filename="llvm..ARM..tBXNS_RET">tBXNS_RET</a>) {</td></tr>
<tr><th id="5743">5743</th><td>      <i>// These instructions use LR, but it's not an (explicit or implicit)</i></td></tr>
<tr><th id="5744">5744</th><td><i>      // operand.</i></td></tr>
<tr><th id="5745">5745</th><td>      <a class="local col9 ref" href="#899Live" title='Live' data-ref="899Live" data-ref-filename="899Live">Live</a> = <b>true</b>;</td></tr>
<tr><th id="5746">5746</th><td>      <b>continue</b>;</td></tr>
<tr><th id="5747">5747</th><td>    }</td></tr>
<tr><th id="5748">5748</th><td>    <b>if</b> (<a class="local col0 ref" href="#900MI" title='MI' data-ref="900MI" data-ref-filename="900MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">readsRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::LR" title='llvm::ARM::LR' data-ref="llvm::ARM::LR" data-ref-filename="llvm..ARM..LR">LR</a>, &amp;<a class="local col6 ref" href="#896TRI" title='TRI' data-ref="896TRI" data-ref-filename="896TRI">TRI</a>))</td></tr>
<tr><th id="5749">5749</th><td>      <a class="local col9 ref" href="#899Live" title='Live' data-ref="899Live" data-ref-filename="899Live">Live</a> = <b>true</b>;</td></tr>
<tr><th id="5750">5750</th><td>  }</td></tr>
<tr><th id="5751">5751</th><td>  <b>return</b> !<a class="local col9 ref" href="#899Live" title='Live' data-ref="899Live" data-ref-filename="899Live">Live</a>;</td></tr>
<tr><th id="5752">5752</th><td>}</td></tr>
<tr><th id="5753">5753</th><td></td></tr>
<tr><th id="5754">5754</th><td><span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::OutlinedFunction" title='llvm::outliner::OutlinedFunction' data-ref="llvm::outliner::OutlinedFunction" data-ref-filename="llvm..outliner..OutlinedFunction">OutlinedFunction</a> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo25getOutliningCandidateInfoERSt6vectorINS_8outliner9CandidateESaIS3_EE" title='llvm::ARMBaseInstrInfo::getOutliningCandidateInfo' data-ref="_ZNK4llvm16ARMBaseInstrInfo25getOutliningCandidateInfoERSt6vectorINS_8outliner9CandidateESaIS3_EE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo25getOutliningCandidateInfoERSt6vectorINS_8outliner9CandidateESaIS3_EE">getOutliningCandidateInfo</dfn>(</td></tr>
<tr><th id="5755">5755</th><td>    <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate" title='llvm::outliner::Candidate' data-ref="llvm::outliner::Candidate" data-ref-filename="llvm..outliner..Candidate">Candidate</a>&gt; &amp;<dfn class="local col2 decl" id="902RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-type='std::vector&lt;outliner::Candidate&gt; &amp;' data-ref="902RepeatedSequenceLocs" data-ref-filename="902RepeatedSequenceLocs">RepeatedSequenceLocs</dfn>) <em>const</em> {</td></tr>
<tr><th id="5756">5756</th><td>  <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate" title='llvm::outliner::Candidate' data-ref="llvm::outliner::Candidate" data-ref-filename="llvm..outliner..Candidate">Candidate</a> &amp;<dfn class="local col3 decl" id="903FirstCand" title='FirstCand' data-type='outliner::Candidate &amp;' data-ref="903FirstCand" data-ref-filename="903FirstCand">FirstCand</dfn> = <a class="local col2 ref" href="#902RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="902RepeatedSequenceLocs" data-ref-filename="902RepeatedSequenceLocs">RepeatedSequenceLocs</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm" data-ref-filename="_ZNSt6vectorixEm">[<var>0</var>]</span>;</td></tr>
<tr><th id="5757">5757</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="904SequenceSize" title='SequenceSize' data-type='unsigned int' data-ref="904SequenceSize" data-ref-filename="904SequenceSize">SequenceSize</dfn> =</td></tr>
<tr><th id="5758">5758</th><td>      <span class="namespace">std::</span><span class='tu ref fn' title='std::accumulate' data-use='c' data-ref="_ZSt10accumulateT_S_T0_T1_" data-ref-filename="_ZSt10accumulateT_S_T0_T1_">accumulate</span>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#903FirstCand" title='FirstCand' data-ref="903FirstCand" data-ref-filename="903FirstCand">FirstCand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner9Candidate5frontEv" title='llvm::outliner::Candidate::front' data-ref="_ZN4llvm8outliner9Candidate5frontEv" data-ref-filename="_ZN4llvm8outliner9Candidate5frontEv">front</a>(), <span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#903FirstCand" title='FirstCand' data-ref="903FirstCand" data-ref-filename="903FirstCand">FirstCand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner9Candidate4backEv" title='llvm::outliner::Candidate::back' data-ref="_ZN4llvm8outliner9Candidate4backEv" data-ref-filename="_ZN4llvm8outliner9Candidate4backEv">back</a>()), <var>0</var>,</td></tr>
<tr><th id="5759">5759</th><td>                      [<b>this</b>](<em>unsigned</em> <dfn class="local col5 decl" id="905Sum" title='Sum' data-type='unsigned int' data-ref="905Sum" data-ref-filename="905Sum">Sum</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="906MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="906MI" data-ref-filename="906MI">MI</dfn>) {</td></tr>
<tr><th id="5760">5760</th><td>                        <b>return</b> <a class="local col5 ref" href="#905Sum" title='Sum' data-ref="905Sum" data-ref-filename="905Sum">Sum</a> + <a class="virtual member fn" href="#_ZNK4llvm16ARMBaseInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::getInstSizeInBytes' data-ref="_ZNK4llvm16ARMBaseInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE">getInstSizeInBytes</a>(<a class="local col6 ref" href="#906MI" title='MI' data-ref="906MI" data-ref-filename="906MI">MI</a>);</td></tr>
<tr><th id="5761">5761</th><td>                      });</td></tr>
<tr><th id="5762">5762</th><td></td></tr>
<tr><th id="5763">5763</th><td>  <i>// Properties about candidate MBBs that hold for all of them.</i></td></tr>
<tr><th id="5764">5764</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="907FlagsSetInAll" title='FlagsSetInAll' data-type='unsigned int' data-ref="907FlagsSetInAll" data-ref-filename="907FlagsSetInAll">FlagsSetInAll</dfn> = <var>0xF</var>;</td></tr>
<tr><th id="5765">5765</th><td></td></tr>
<tr><th id="5766">5766</th><td>  <i>// Compute liveness information for each candidate, and set FlagsSetInAll.</i></td></tr>
<tr><th id="5767">5767</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col8 decl" id="908TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="908TRI" data-ref-filename="908TRI">TRI</dfn> = <a class="virtual member fn" href="ARMBaseInstrInfo.h.html#_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv" title='llvm::ARMBaseInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="5768">5768</th><td>  <span class="namespace">std::</span><span class='tu ref fn' title='std::for_each' data-use='c' data-ref="_ZSt8for_eachT_S_T0_" data-ref-filename="_ZSt8for_eachT_S_T0_">for_each</span>(</td></tr>
<tr><th id="5769">5769</th><td>      <a class="local col2 ref" href="#902RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="902RepeatedSequenceLocs" data-ref-filename="902RepeatedSequenceLocs">RepeatedSequenceLocs</a>.<span class='ref fn' title='std::vector::begin' data-ref="_ZNSt6vector5beginEv" data-ref-filename="_ZNSt6vector5beginEv">begin</span>(), <a class="local col2 ref" href="#902RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="902RepeatedSequenceLocs" data-ref-filename="902RepeatedSequenceLocs">RepeatedSequenceLocs</a>.<span class='ref fn' title='std::vector::end' data-ref="_ZNSt6vector3endEv" data-ref-filename="_ZNSt6vector3endEv">end</span>(),</td></tr>
<tr><th id="5770">5770</th><td>      [&amp;<a class="local col7 ref" href="#907FlagsSetInAll" title='FlagsSetInAll' data-ref="907FlagsSetInAll" data-ref-filename="907FlagsSetInAll">FlagsSetInAll</a>](<span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate" title='llvm::outliner::Candidate' data-ref="llvm::outliner::Candidate" data-ref-filename="llvm..outliner..Candidate">Candidate</a> &amp;<dfn class="local col9 decl" id="909C" title='C' data-type='outliner::Candidate &amp;' data-ref="909C" data-ref-filename="909C">C</dfn>) { <a class="local col7 ref" href="#907FlagsSetInAll" title='FlagsSetInAll' data-ref="907FlagsSetInAll" data-ref-filename="907FlagsSetInAll">FlagsSetInAll</a> &amp;= <a class="local col9 ref" href="#909C" title='C' data-ref="909C" data-ref-filename="909C">C</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate::Flags" title='llvm::outliner::Candidate::Flags' data-ref="llvm::outliner::Candidate::Flags" data-ref-filename="llvm..outliner..Candidate..Flags">Flags</a>; });</td></tr>
<tr><th id="5771">5771</th><td></td></tr>
<tr><th id="5772">5772</th><td>  <i>// According to the ARM Procedure Call Standard, the following are</i></td></tr>
<tr><th id="5773">5773</th><td><i>  // undefined on entry/exit from a function call:</i></td></tr>
<tr><th id="5774">5774</th><td><i>  //</i></td></tr>
<tr><th id="5775">5775</th><td><i>  // * Register R12(IP),</i></td></tr>
<tr><th id="5776">5776</th><td><i>  // * Condition codes (and thus the CPSR register)</i></td></tr>
<tr><th id="5777">5777</th><td><i>  //</i></td></tr>
<tr><th id="5778">5778</th><td><i>  // Since we control the instructions which are part of the outlined regions</i></td></tr>
<tr><th id="5779">5779</th><td><i>  // we don't need to be fully compliant with the AAPCS, but we have to</i></td></tr>
<tr><th id="5780">5780</th><td><i>  // guarantee that if a veneer is inserted at link time the code is still</i></td></tr>
<tr><th id="5781">5781</th><td><i>  // correct.  Because of this, we can't outline any sequence of instructions</i></td></tr>
<tr><th id="5782">5782</th><td><i>  // where one of these registers is live into/across it. Thus, we need to</i></td></tr>
<tr><th id="5783">5783</th><td><i>  // delete those candidates.</i></td></tr>
<tr><th id="5784">5784</th><td>  <em>auto</em> <dfn class="local col0 decl" id="910CantGuaranteeValueAcrossCall" title='CantGuaranteeValueAcrossCall' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp:5784:39)' data-ref="910CantGuaranteeValueAcrossCall" data-ref-filename="910CantGuaranteeValueAcrossCall">CantGuaranteeValueAcrossCall</dfn> = [&amp;<a class="local col8 ref" href="#908TRI" title='TRI' data-ref="908TRI" data-ref-filename="908TRI">TRI</a>](<span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate" title='llvm::outliner::Candidate' data-ref="llvm::outliner::Candidate" data-ref-filename="llvm..outliner..Candidate">Candidate</a> &amp;<dfn class="local col1 decl" id="911C" title='C' data-type='outliner::Candidate &amp;' data-ref="911C" data-ref-filename="911C">C</dfn>) {</td></tr>
<tr><th id="5785">5785</th><td>    <i>// If the unsafe registers in this block are all dead, then we don't need</i></td></tr>
<tr><th id="5786">5786</th><td><i>    // to compute liveness here.</i></td></tr>
<tr><th id="5787">5787</th><td>    <b>if</b> (<a class="local col1 ref" href="#911C" title='C' data-ref="911C" data-ref-filename="911C">C</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate::Flags" title='llvm::outliner::Candidate::Flags' data-ref="llvm::outliner::Candidate::Flags" data-ref-filename="llvm..outliner..Candidate..Flags">Flags</a> &amp; <a class="enum" href="#UnsafeRegsDead" title='UnsafeRegsDead' data-ref="UnsafeRegsDead" data-ref-filename="UnsafeRegsDead">UnsafeRegsDead</a>)</td></tr>
<tr><th id="5788">5788</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5789">5789</th><td>    <a class="local col1 ref" href="#911C" title='C' data-ref="911C" data-ref-filename="911C">C</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner9Candidate7initLRUERKNS_18TargetRegisterInfoE" title='llvm::outliner::Candidate::initLRU' data-ref="_ZN4llvm8outliner9Candidate7initLRUERKNS_18TargetRegisterInfoE" data-ref-filename="_ZN4llvm8outliner9Candidate7initLRUERKNS_18TargetRegisterInfoE">initLRU</a>(<a class="local col8 ref" href="#908TRI" title='TRI' data-ref="908TRI" data-ref-filename="908TRI">TRI</a>);</td></tr>
<tr><th id="5790">5790</th><td>    <a class="type" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#llvm::LiveRegUnits" title='llvm::LiveRegUnits' data-ref="llvm::LiveRegUnits" data-ref-filename="llvm..LiveRegUnits">LiveRegUnits</a> <dfn class="local col2 decl" id="912LRU" title='LRU' data-type='llvm::LiveRegUnits' data-ref="912LRU" data-ref-filename="912LRU">LRU</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#30" title='llvm::LiveRegUnits::LiveRegUnits' data-ref="_ZN4llvm12LiveRegUnitsC1ERKS0_" data-ref-filename="_ZN4llvm12LiveRegUnitsC1ERKS0_"></a><a class="local col1 ref" href="#911C" title='C' data-ref="911C" data-ref-filename="911C">C</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate::LRU" title='llvm::outliner::Candidate::LRU' data-ref="llvm::outliner::Candidate::LRU" data-ref-filename="llvm..outliner..Candidate..LRU">LRU</a>;</td></tr>
<tr><th id="5791">5791</th><td>    <b>return</b> (!<a class="local col2 ref" href="#912LRU" title='LRU' data-ref="912LRU" data-ref-filename="912LRU">LRU</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZNK4llvm12LiveRegUnits9availableEt" title='llvm::LiveRegUnits::available' data-ref="_ZNK4llvm12LiveRegUnits9availableEt" data-ref-filename="_ZNK4llvm12LiveRegUnits9availableEt">available</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R12" title='llvm::ARM::R12' data-ref="llvm::ARM::R12" data-ref-filename="llvm..ARM..R12">R12</a>) || !<a class="local col2 ref" href="#912LRU" title='LRU' data-ref="912LRU" data-ref-filename="912LRU">LRU</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZNK4llvm12LiveRegUnits9availableEt" title='llvm::LiveRegUnits::available' data-ref="_ZNK4llvm12LiveRegUnits9availableEt" data-ref-filename="_ZNK4llvm12LiveRegUnits9availableEt">available</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::CPSR" title='llvm::ARM::CPSR' data-ref="llvm::ARM::CPSR" data-ref-filename="llvm..ARM..CPSR">CPSR</a>));</td></tr>
<tr><th id="5792">5792</th><td>  };</td></tr>
<tr><th id="5793">5793</th><td></td></tr>
<tr><th id="5794">5794</th><td>  <i>// Are there any candidates where those registers are live?</i></td></tr>
<tr><th id="5795">5795</th><td>  <b>if</b> (!(<a class="local col7 ref" href="#907FlagsSetInAll" title='FlagsSetInAll' data-ref="907FlagsSetInAll" data-ref-filename="907FlagsSetInAll">FlagsSetInAll</a> &amp; <a class="enum" href="#UnsafeRegsDead" title='UnsafeRegsDead' data-ref="UnsafeRegsDead" data-ref-filename="UnsafeRegsDead">UnsafeRegsDead</a>)) {</td></tr>
<tr><th id="5796">5796</th><td>    <i>// Erase every candidate that violates the restrictions above. (It could be</i></td></tr>
<tr><th id="5797">5797</th><td><i>    // true that we have viable candidates, so it's not worth bailing out in</i></td></tr>
<tr><th id="5798">5798</th><td><i>    // the case that, say, 1 out of 20 candidates violate the restructions.)</i></td></tr>
<tr><th id="5799">5799</th><td>    <span class="namespace">llvm::</span><a class="tu ref fn" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm8erase_ifERT_T0_" title='llvm::erase_if' data-use='c' data-ref="_ZN4llvm8erase_ifERT_T0_" data-ref-filename="_ZN4llvm8erase_ifERT_T0_">erase_if</a>(<span class='refarg'><a class="local col2 ref" href="#902RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="902RepeatedSequenceLocs" data-ref-filename="902RepeatedSequenceLocs">RepeatedSequenceLocs</a></span>, <a class="tu ref fn fake" href="#5784" title='llvm::ARMBaseInstrInfo::getOutliningCandidateInfo(std::vector&lt;outliner::Candidate&gt; &amp;)::(anonymous class)::' data-use='c' data-ref="_ZZNK4llvm16ARMBaseInstrInfo25getOutliningCandidateInfoERSt6vectorINS_8outliner9CandidateESaIS3_EEEN3$_0C1ERKS7_" data-ref-filename="_ZZNK4llvm16ARMBaseInstrInfo25getOutliningCandidateInfoERSt6vectorINS_8outliner9CandidateESaIS3_EEEN3$_0C1ERKS7_"></a><a class="local col0 ref" href="#910CantGuaranteeValueAcrossCall" title='CantGuaranteeValueAcrossCall' data-ref="910CantGuaranteeValueAcrossCall" data-ref-filename="910CantGuaranteeValueAcrossCall">CantGuaranteeValueAcrossCall</a>);</td></tr>
<tr><th id="5800">5800</th><td></td></tr>
<tr><th id="5801">5801</th><td>    <i>// If the sequence doesn't have enough candidates left, then we're done.</i></td></tr>
<tr><th id="5802">5802</th><td>    <b>if</b> (<a class="local col2 ref" href="#902RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="902RepeatedSequenceLocs" data-ref-filename="902RepeatedSequenceLocs">RepeatedSequenceLocs</a>.<span class='ref fn' title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv" data-ref-filename="_ZNKSt6vector4sizeEv">size</span>() &lt; <var>2</var>)</td></tr>
<tr><th id="5803">5803</th><td>      <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::OutlinedFunction" title='llvm::outliner::OutlinedFunction' data-ref="llvm::outliner::OutlinedFunction" data-ref-filename="llvm..outliner..OutlinedFunction">OutlinedFunction</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner16OutlinedFunctionC1Ev" title='llvm::outliner::OutlinedFunction::OutlinedFunction' data-ref="_ZN4llvm8outliner16OutlinedFunctionC1Ev" data-ref-filename="_ZN4llvm8outliner16OutlinedFunctionC1Ev">(</a>);</td></tr>
<tr><th id="5804">5804</th><td>  }</td></tr>
<tr><th id="5805">5805</th><td></td></tr>
<tr><th id="5806">5806</th><td>  <i>// At this point, we have only "safe" candidates to outline. Figure out</i></td></tr>
<tr><th id="5807">5807</th><td><i>  // frame + call instruction information.</i></td></tr>
<tr><th id="5808">5808</th><td></td></tr>
<tr><th id="5809">5809</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="913LastInstrOpcode" title='LastInstrOpcode' data-type='unsigned int' data-ref="913LastInstrOpcode" data-ref-filename="913LastInstrOpcode">LastInstrOpcode</dfn> = <a class="local col2 ref" href="#902RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="902RepeatedSequenceLocs" data-ref-filename="902RepeatedSequenceLocs">RepeatedSequenceLocs</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm" data-ref-filename="_ZNSt6vectorixEm">[<var>0</var>]</span>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner9Candidate4backEv" title='llvm::outliner::Candidate::back' data-ref="_ZN4llvm8outliner9Candidate4backEv" data-ref-filename="_ZN4llvm8outliner9Candidate4backEv">back</a>()<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="5810">5810</th><td></td></tr>
<tr><th id="5811">5811</th><td>  <i>// Helper lambda which sets call information for every candidate.</i></td></tr>
<tr><th id="5812">5812</th><td>  <em>auto</em> <dfn class="local col4 decl" id="914SetCandidateCallInfo" title='SetCandidateCallInfo' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp:5813:7)' data-ref="914SetCandidateCallInfo" data-ref-filename="914SetCandidateCallInfo">SetCandidateCallInfo</dfn> =</td></tr>
<tr><th id="5813">5813</th><td>      [&amp;<a class="local col2 ref" href="#902RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="902RepeatedSequenceLocs" data-ref-filename="902RepeatedSequenceLocs">RepeatedSequenceLocs</a>](<em>unsigned</em> <dfn class="local col5 decl" id="915CallID" title='CallID' data-type='unsigned int' data-ref="915CallID" data-ref-filename="915CallID">CallID</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="916NumBytesForCall" title='NumBytesForCall' data-type='unsigned int' data-ref="916NumBytesForCall" data-ref-filename="916NumBytesForCall">NumBytesForCall</dfn>) {</td></tr>
<tr><th id="5814">5814</th><td>        <b>for</b> (<span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate" title='llvm::outliner::Candidate' data-ref="llvm::outliner::Candidate" data-ref-filename="llvm..outliner..Candidate">Candidate</a> &amp;<dfn class="local col7 decl" id="917C" title='C' data-type='outliner::Candidate &amp;' data-ref="917C" data-ref-filename="917C">C</dfn> : <a class="local col2 ref" href="#902RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="902RepeatedSequenceLocs" data-ref-filename="902RepeatedSequenceLocs">RepeatedSequenceLocs</a>)</td></tr>
<tr><th id="5815">5815</th><td>          <a class="local col7 ref" href="#917C" title='C' data-ref="917C" data-ref-filename="917C">C</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner9Candidate11setCallInfoEjj" title='llvm::outliner::Candidate::setCallInfo' data-ref="_ZN4llvm8outliner9Candidate11setCallInfoEjj" data-ref-filename="_ZN4llvm8outliner9Candidate11setCallInfoEjj">setCallInfo</a>(<a class="local col5 ref" href="#915CallID" title='CallID' data-ref="915CallID" data-ref-filename="915CallID">CallID</a>, <a class="local col6 ref" href="#916NumBytesForCall" title='NumBytesForCall' data-ref="916NumBytesForCall" data-ref-filename="916NumBytesForCall">NumBytesForCall</a>);</td></tr>
<tr><th id="5816">5816</th><td>      };</td></tr>
<tr><th id="5817">5817</th><td></td></tr>
<tr><th id="5818">5818</th><td>  <a class="type" href="#OutlinerCosts" title='OutlinerCosts' data-ref="OutlinerCosts" data-ref-filename="OutlinerCosts">OutlinerCosts</a> <dfn class="local col8 decl" id="918Costs" title='Costs' data-type='OutlinerCosts' data-ref="918Costs" data-ref-filename="918Costs">Costs</dfn><a class="tu ref fn" href="#_ZN13OutlinerCostsC1ERKN4llvm12ARMSubtargetE" title='OutlinerCosts::OutlinerCosts' data-use='c' data-ref="_ZN13OutlinerCostsC1ERKN4llvm12ARMSubtargetE" data-ref-filename="_ZN13OutlinerCostsC1ERKN4llvm12ARMSubtargetE">(</a><a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>);</td></tr>
<tr><th id="5819">5819</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="919FrameID" title='FrameID' data-type='unsigned int' data-ref="919FrameID" data-ref-filename="919FrameID">FrameID</dfn> = <a class="enum" href="#MachineOutlinerDefault" title='MachineOutlinerDefault' data-ref="MachineOutlinerDefault" data-ref-filename="MachineOutlinerDefault">MachineOutlinerDefault</a>;</td></tr>
<tr><th id="5820">5820</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="920NumBytesToCreateFrame" title='NumBytesToCreateFrame' data-type='unsigned int' data-ref="920NumBytesToCreateFrame" data-ref-filename="920NumBytesToCreateFrame">NumBytesToCreateFrame</dfn> = <a class="local col8 ref" href="#918Costs" title='Costs' data-ref="918Costs" data-ref-filename="918Costs">Costs</a>.<a class="tu ref field" href="#OutlinerCosts::FrameDefault" title='OutlinerCosts::FrameDefault' data-use='r' data-ref="OutlinerCosts::FrameDefault" data-ref-filename="OutlinerCosts..FrameDefault">FrameDefault</a>;</td></tr>
<tr><th id="5821">5821</th><td></td></tr>
<tr><th id="5822">5822</th><td>  <i>// If the last instruction in any candidate is a terminator, then we should</i></td></tr>
<tr><th id="5823">5823</th><td><i>  // tail call all of the candidates.</i></td></tr>
<tr><th id="5824">5824</th><td>  <b>if</b> (<a class="local col2 ref" href="#902RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="902RepeatedSequenceLocs" data-ref-filename="902RepeatedSequenceLocs">RepeatedSequenceLocs</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm" data-ref-filename="_ZNSt6vectorixEm">[<var>0</var>]</span>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner9Candidate4backEv" title='llvm::outliner::Candidate::back' data-ref="_ZN4llvm8outliner9Candidate4backEv" data-ref-filename="_ZN4llvm8outliner9Candidate4backEv">back</a>()<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" title='llvm::MachineInstr::isTerminator' data-ref="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE">isTerminator</a>()) {</td></tr>
<tr><th id="5825">5825</th><td>    <a class="local col9 ref" href="#919FrameID" title='FrameID' data-ref="919FrameID" data-ref-filename="919FrameID">FrameID</a> = <a class="enum" href="#MachineOutlinerTailCall" title='MachineOutlinerTailCall' data-ref="MachineOutlinerTailCall" data-ref-filename="MachineOutlinerTailCall">MachineOutlinerTailCall</a>;</td></tr>
<tr><th id="5826">5826</th><td>    <a class="local col0 ref" href="#920NumBytesToCreateFrame" title='NumBytesToCreateFrame' data-ref="920NumBytesToCreateFrame" data-ref-filename="920NumBytesToCreateFrame">NumBytesToCreateFrame</a> = <a class="local col8 ref" href="#918Costs" title='Costs' data-ref="918Costs" data-ref-filename="918Costs">Costs</a>.<a class="tu ref field" href="#OutlinerCosts::FrameTailCall" title='OutlinerCosts::FrameTailCall' data-use='r' data-ref="OutlinerCosts::FrameTailCall" data-ref-filename="OutlinerCosts..FrameTailCall">FrameTailCall</a>;</td></tr>
<tr><th id="5827">5827</th><td>    <a class="local col4 ref" href="#914SetCandidateCallInfo" title='SetCandidateCallInfo' data-ref="914SetCandidateCallInfo" data-ref-filename="914SetCandidateCallInfo">SetCandidateCallInfo</a><a class="tu ref fn" href="#_ZZNK4llvm16ARMBaseInstrInfo25getOutliningCandidateInfoERSt6vectorINS_8outliner9CandidateESaIS3_EEENK3$_1clEjj" title='llvm::ARMBaseInstrInfo::getOutliningCandidateInfo(std::vector&lt;outliner::Candidate&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16ARMBaseInstrInfo25getOutliningCandidateInfoERSt6vectorINS_8outliner9CandidateESaIS3_EEENK3$_1clEjj" data-ref-filename="_ZZNK4llvm16ARMBaseInstrInfo25getOutliningCandidateInfoERSt6vectorINS_8outliner9CandidateESaIS3_EEENK3$_1clEjj">(<a class="enum" href="#MachineOutlinerTailCall" title='MachineOutlinerTailCall' data-ref="MachineOutlinerTailCall" data-ref-filename="MachineOutlinerTailCall">MachineOutlinerTailCall</a>, <a class="local col8 ref" href="#918Costs" title='Costs' data-ref="918Costs" data-ref-filename="918Costs">Costs</a>.<a class="tu ref field" href="#OutlinerCosts::CallTailCall" title='OutlinerCosts::CallTailCall' data-use='r' data-ref="OutlinerCosts::CallTailCall" data-ref-filename="OutlinerCosts..CallTailCall">CallTailCall</a>)</a>;</td></tr>
<tr><th id="5828">5828</th><td>  } <b>else</b> <b>if</b> (<a class="local col3 ref" href="#913LastInstrOpcode" title='LastInstrOpcode' data-ref="913LastInstrOpcode" data-ref-filename="913LastInstrOpcode">LastInstrOpcode</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::BL" title='llvm::ARM::BL' data-ref="llvm::ARM::BL" data-ref-filename="llvm..ARM..BL">BL</a> || <a class="local col3 ref" href="#913LastInstrOpcode" title='LastInstrOpcode' data-ref="913LastInstrOpcode" data-ref-filename="913LastInstrOpcode">LastInstrOpcode</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::BLX" title='llvm::ARM::BLX' data-ref="llvm::ARM::BLX" data-ref-filename="llvm..ARM..BLX">BLX</a> ||</td></tr>
<tr><th id="5829">5829</th><td>             <a class="local col3 ref" href="#913LastInstrOpcode" title='LastInstrOpcode' data-ref="913LastInstrOpcode" data-ref-filename="913LastInstrOpcode">LastInstrOpcode</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::BLX_noip" title='llvm::ARM::BLX_noip' data-ref="llvm::ARM::BLX_noip" data-ref-filename="llvm..ARM..BLX_noip">BLX_noip</a> || <a class="local col3 ref" href="#913LastInstrOpcode" title='LastInstrOpcode' data-ref="913LastInstrOpcode" data-ref-filename="913LastInstrOpcode">LastInstrOpcode</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tBL" title='llvm::ARM::tBL' data-ref="llvm::ARM::tBL" data-ref-filename="llvm..ARM..tBL">tBL</a> ||</td></tr>
<tr><th id="5830">5830</th><td>             <a class="local col3 ref" href="#913LastInstrOpcode" title='LastInstrOpcode' data-ref="913LastInstrOpcode" data-ref-filename="913LastInstrOpcode">LastInstrOpcode</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tBLXr" title='llvm::ARM::tBLXr' data-ref="llvm::ARM::tBLXr" data-ref-filename="llvm..ARM..tBLXr">tBLXr</a> ||</td></tr>
<tr><th id="5831">5831</th><td>             <a class="local col3 ref" href="#913LastInstrOpcode" title='LastInstrOpcode' data-ref="913LastInstrOpcode" data-ref-filename="913LastInstrOpcode">LastInstrOpcode</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tBLXr_noip" title='llvm::ARM::tBLXr_noip' data-ref="llvm::ARM::tBLXr_noip" data-ref-filename="llvm..ARM..tBLXr_noip">tBLXr_noip</a> ||</td></tr>
<tr><th id="5832">5832</th><td>             <a class="local col3 ref" href="#913LastInstrOpcode" title='LastInstrOpcode' data-ref="913LastInstrOpcode" data-ref-filename="913LastInstrOpcode">LastInstrOpcode</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tBLXi" title='llvm::ARM::tBLXi' data-ref="llvm::ARM::tBLXi" data-ref-filename="llvm..ARM..tBLXi">tBLXi</a>) {</td></tr>
<tr><th id="5833">5833</th><td>    <a class="local col9 ref" href="#919FrameID" title='FrameID' data-ref="919FrameID" data-ref-filename="919FrameID">FrameID</a> = <a class="enum" href="#MachineOutlinerThunk" title='MachineOutlinerThunk' data-ref="MachineOutlinerThunk" data-ref-filename="MachineOutlinerThunk">MachineOutlinerThunk</a>;</td></tr>
<tr><th id="5834">5834</th><td>    <a class="local col0 ref" href="#920NumBytesToCreateFrame" title='NumBytesToCreateFrame' data-ref="920NumBytesToCreateFrame" data-ref-filename="920NumBytesToCreateFrame">NumBytesToCreateFrame</a> = <a class="local col8 ref" href="#918Costs" title='Costs' data-ref="918Costs" data-ref-filename="918Costs">Costs</a>.<a class="tu ref field" href="#OutlinerCosts::FrameThunk" title='OutlinerCosts::FrameThunk' data-use='r' data-ref="OutlinerCosts::FrameThunk" data-ref-filename="OutlinerCosts..FrameThunk">FrameThunk</a>;</td></tr>
<tr><th id="5835">5835</th><td>    <a class="local col4 ref" href="#914SetCandidateCallInfo" title='SetCandidateCallInfo' data-ref="914SetCandidateCallInfo" data-ref-filename="914SetCandidateCallInfo">SetCandidateCallInfo</a><a class="tu ref fn" href="#_ZZNK4llvm16ARMBaseInstrInfo25getOutliningCandidateInfoERSt6vectorINS_8outliner9CandidateESaIS3_EEENK3$_1clEjj" title='llvm::ARMBaseInstrInfo::getOutliningCandidateInfo(std::vector&lt;outliner::Candidate&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16ARMBaseInstrInfo25getOutliningCandidateInfoERSt6vectorINS_8outliner9CandidateESaIS3_EEENK3$_1clEjj" data-ref-filename="_ZZNK4llvm16ARMBaseInstrInfo25getOutliningCandidateInfoERSt6vectorINS_8outliner9CandidateESaIS3_EEENK3$_1clEjj">(<a class="enum" href="#MachineOutlinerThunk" title='MachineOutlinerThunk' data-ref="MachineOutlinerThunk" data-ref-filename="MachineOutlinerThunk">MachineOutlinerThunk</a>, <a class="local col8 ref" href="#918Costs" title='Costs' data-ref="918Costs" data-ref-filename="918Costs">Costs</a>.<a class="tu ref field" href="#OutlinerCosts::CallThunk" title='OutlinerCosts::CallThunk' data-use='r' data-ref="OutlinerCosts::CallThunk" data-ref-filename="OutlinerCosts..CallThunk">CallThunk</a>)</a>;</td></tr>
<tr><th id="5836">5836</th><td>  } <b>else</b> {</td></tr>
<tr><th id="5837">5837</th><td>    <i>// We need to decide how to emit calls + frames. We can always emit the same</i></td></tr>
<tr><th id="5838">5838</th><td><i>    // frame if we don't need to save to the stack. If we have to save to the</i></td></tr>
<tr><th id="5839">5839</th><td><i>    // stack, then we need a different frame.</i></td></tr>
<tr><th id="5840">5840</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="921NumBytesNoStackCalls" title='NumBytesNoStackCalls' data-type='unsigned int' data-ref="921NumBytesNoStackCalls" data-ref-filename="921NumBytesNoStackCalls">NumBytesNoStackCalls</dfn> = <var>0</var>;</td></tr>
<tr><th id="5841">5841</th><td>    <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate" title='llvm::outliner::Candidate' data-ref="llvm::outliner::Candidate" data-ref-filename="llvm..outliner..Candidate">Candidate</a>&gt; <span class='ref fn fake' title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev" data-ref-filename="_ZNSt6vectorC1Ev"></span><dfn class="local col2 decl" id="922CandidatesWithoutStackFixups" title='CandidatesWithoutStackFixups' data-type='std::vector&lt;outliner::Candidate&gt;' data-ref="922CandidatesWithoutStackFixups" data-ref-filename="922CandidatesWithoutStackFixups">CandidatesWithoutStackFixups</dfn>;</td></tr>
<tr><th id="5842">5842</th><td></td></tr>
<tr><th id="5843">5843</th><td>    <b>for</b> (<span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate" title='llvm::outliner::Candidate' data-ref="llvm::outliner::Candidate" data-ref-filename="llvm..outliner..Candidate">Candidate</a> &amp;<dfn class="local col3 decl" id="923C" title='C' data-type='outliner::Candidate &amp;' data-ref="923C" data-ref-filename="923C">C</dfn> : <a class="local col2 ref" href="#902RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="902RepeatedSequenceLocs" data-ref-filename="902RepeatedSequenceLocs">RepeatedSequenceLocs</a>) {</td></tr>
<tr><th id="5844">5844</th><td>      <a class="local col3 ref" href="#923C" title='C' data-ref="923C" data-ref-filename="923C">C</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner9Candidate7initLRUERKNS_18TargetRegisterInfoE" title='llvm::outliner::Candidate::initLRU' data-ref="_ZN4llvm8outliner9Candidate7initLRUERKNS_18TargetRegisterInfoE" data-ref-filename="_ZN4llvm8outliner9Candidate7initLRUERKNS_18TargetRegisterInfoE">initLRU</a>(<a class="local col8 ref" href="#908TRI" title='TRI' data-ref="908TRI" data-ref-filename="908TRI">TRI</a>);</td></tr>
<tr><th id="5845">5845</th><td>      <i>// LR liveness is overestimated in return blocks, unless they end with a</i></td></tr>
<tr><th id="5846">5846</th><td><i>      // tail call.</i></td></tr>
<tr><th id="5847">5847</th><td>      <em>const</em> <em>auto</em> <dfn class="local col4 decl" id="924Last" title='Last' data-type='const llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="924Last" data-ref-filename="924Last">Last</dfn> = <a class="local col3 ref" href="#923C" title='C' data-ref="923C" data-ref-filename="923C">C</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZNK4llvm8outliner9Candidate6getMBBEv" title='llvm::outliner::Candidate::getMBB' data-ref="_ZNK4llvm8outliner9Candidate6getMBBEv" data-ref-filename="_ZNK4llvm8outliner9Candidate6getMBBEv">getMBB</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6rbeginEv" title='llvm::MachineBasicBlock::rbegin' data-ref="_ZN4llvm17MachineBasicBlock6rbeginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock6rbeginEv">rbegin</a>();</td></tr>
<tr><th id="5848">5848</th><td>      <em>const</em> <em>bool</em> <dfn class="local col5 decl" id="925LRIsAvailable" title='LRIsAvailable' data-type='const bool' data-ref="925LRIsAvailable" data-ref-filename="925LRIsAvailable">LRIsAvailable</dfn> =</td></tr>
<tr><th id="5849">5849</th><td>          <a class="local col3 ref" href="#923C" title='C' data-ref="923C" data-ref-filename="923C">C</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZNK4llvm8outliner9Candidate6getMBBEv" title='llvm::outliner::Candidate::getMBB' data-ref="_ZNK4llvm8outliner9Candidate6getMBBEv" data-ref-filename="_ZNK4llvm8outliner9Candidate6getMBBEv">getMBB</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock13isReturnBlockEv" title='llvm::MachineBasicBlock::isReturnBlock' data-ref="_ZNK4llvm17MachineBasicBlock13isReturnBlockEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock13isReturnBlockEv">isReturnBlock</a>() &amp;&amp; !<a class="local col4 ref" href="#924Last" title='Last' data-ref="924Last" data-ref-filename="924Last">Last</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>()</td></tr>
<tr><th id="5850">5850</th><td>              ? <a class="tu ref fn" href="#_ZL13isLRAvailableRKN4llvm18TargetRegisterInfoENS_26MachineInstrBundleIteratorINS_12MachineInstrELb1EEES5_" title='isLRAvailable' data-use='c' data-ref="_ZL13isLRAvailableRKN4llvm18TargetRegisterInfoENS_26MachineInstrBundleIteratorINS_12MachineInstrELb1EEES5_" data-ref-filename="_ZL13isLRAvailableRKN4llvm18TargetRegisterInfoENS_26MachineInstrBundleIteratorINS_12MachineInstrELb1EEES5_">isLRAvailable</a>(<a class="local col8 ref" href="#908TRI" title='TRI' data-ref="908TRI" data-ref-filename="908TRI">TRI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb1EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb1EEC1ERKS2_"></a><a class="local col4 ref" href="#924Last" title='Last' data-ref="924Last" data-ref-filename="924Last">Last</a>,</td></tr>
<tr><th id="5851">5851</th><td>                              <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XntT0_EEE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XntT0_EEE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XntT0_EEE">(</a><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::reverse_iterator" title='llvm::MachineBasicBlock::reverse_iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="llvm::MachineBasicBlock::reverse_iterator" data-ref-filename="llvm..MachineBasicBlock..reverse_iterator">reverse_iterator</a>)<a class="local col3 ref" href="#923C" title='C' data-ref="923C" data-ref-filename="923C">C</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner9Candidate5frontEv" title='llvm::outliner::Candidate::front' data-ref="_ZN4llvm8outliner9Candidate5frontEv" data-ref-filename="_ZN4llvm8outliner9Candidate5frontEv">front</a>())</td></tr>
<tr><th id="5852">5852</th><td>              : <a class="local col3 ref" href="#923C" title='C' data-ref="923C" data-ref-filename="923C">C</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate::LRU" title='llvm::outliner::Candidate::LRU' data-ref="llvm::outliner::Candidate::LRU" data-ref-filename="llvm..outliner..Candidate..LRU">LRU</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZNK4llvm12LiveRegUnits9availableEt" title='llvm::LiveRegUnits::available' data-ref="_ZNK4llvm12LiveRegUnits9availableEt" data-ref-filename="_ZNK4llvm12LiveRegUnits9availableEt">available</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::LR" title='llvm::ARM::LR' data-ref="llvm::ARM::LR" data-ref-filename="llvm..ARM..LR">LR</a>);</td></tr>
<tr><th id="5853">5853</th><td>      <b>if</b> (<a class="local col5 ref" href="#925LRIsAvailable" title='LRIsAvailable' data-ref="925LRIsAvailable" data-ref-filename="925LRIsAvailable">LRIsAvailable</a>) {</td></tr>
<tr><th id="5854">5854</th><td>        <a class="local col9 ref" href="#919FrameID" title='FrameID' data-ref="919FrameID" data-ref-filename="919FrameID">FrameID</a> = <a class="enum" href="#MachineOutlinerNoLRSave" title='MachineOutlinerNoLRSave' data-ref="MachineOutlinerNoLRSave" data-ref-filename="MachineOutlinerNoLRSave">MachineOutlinerNoLRSave</a>;</td></tr>
<tr><th id="5855">5855</th><td>        <a class="local col1 ref" href="#921NumBytesNoStackCalls" title='NumBytesNoStackCalls' data-ref="921NumBytesNoStackCalls" data-ref-filename="921NumBytesNoStackCalls">NumBytesNoStackCalls</a> += <a class="local col8 ref" href="#918Costs" title='Costs' data-ref="918Costs" data-ref-filename="918Costs">Costs</a>.<a class="tu ref field" href="#OutlinerCosts::CallNoLRSave" title='OutlinerCosts::CallNoLRSave' data-use='r' data-ref="OutlinerCosts::CallNoLRSave" data-ref-filename="OutlinerCosts..CallNoLRSave">CallNoLRSave</a>;</td></tr>
<tr><th id="5856">5856</th><td>        <a class="local col3 ref" href="#923C" title='C' data-ref="923C" data-ref-filename="923C">C</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner9Candidate11setCallInfoEjj" title='llvm::outliner::Candidate::setCallInfo' data-ref="_ZN4llvm8outliner9Candidate11setCallInfoEjj" data-ref-filename="_ZN4llvm8outliner9Candidate11setCallInfoEjj">setCallInfo</a>(<a class="enum" href="#MachineOutlinerNoLRSave" title='MachineOutlinerNoLRSave' data-ref="MachineOutlinerNoLRSave" data-ref-filename="MachineOutlinerNoLRSave">MachineOutlinerNoLRSave</a>, <a class="local col8 ref" href="#918Costs" title='Costs' data-ref="918Costs" data-ref-filename="918Costs">Costs</a>.<a class="tu ref field" href="#OutlinerCosts::CallNoLRSave" title='OutlinerCosts::CallNoLRSave' data-use='r' data-ref="OutlinerCosts::CallNoLRSave" data-ref-filename="OutlinerCosts..CallNoLRSave">CallNoLRSave</a>);</td></tr>
<tr><th id="5857">5857</th><td>        <a class="local col2 ref" href="#922CandidatesWithoutStackFixups" title='CandidatesWithoutStackFixups' data-ref="922CandidatesWithoutStackFixups" data-ref-filename="922CandidatesWithoutStackFixups">CandidatesWithoutStackFixups</a>.<span class='ref fn' title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_" data-ref-filename="_ZNSt6vector9push_backERKT_">push_back</span>(<a class="local col3 ref" href="#923C" title='C' data-ref="923C" data-ref-filename="923C">C</a>);</td></tr>
<tr><th id="5858">5858</th><td>      }</td></tr>
<tr><th id="5859">5859</th><td></td></tr>
<tr><th id="5860">5860</th><td>      <i>// Is an unused register available? If so, we won't modify the stack, so</i></td></tr>
<tr><th id="5861">5861</th><td><i>      // we can outline with the same frame type as those that don't save LR.</i></td></tr>
<tr><th id="5862">5862</th><td>      <b>else</b> <b>if</b> (<a class="member fn" href="#_ZNK4llvm16ARMBaseInstrInfo22findRegisterToSaveLRToERKNS_8outliner9CandidateE" title='llvm::ARMBaseInstrInfo::findRegisterToSaveLRTo' data-ref="_ZNK4llvm16ARMBaseInstrInfo22findRegisterToSaveLRToERKNS_8outliner9CandidateE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo22findRegisterToSaveLRToERKNS_8outliner9CandidateE">findRegisterToSaveLRTo</a>(<a class="local col3 ref" href="#923C" title='C' data-ref="923C" data-ref-filename="923C">C</a>)) {</td></tr>
<tr><th id="5863">5863</th><td>        <a class="local col9 ref" href="#919FrameID" title='FrameID' data-ref="919FrameID" data-ref-filename="919FrameID">FrameID</a> = <a class="enum" href="#MachineOutlinerRegSave" title='MachineOutlinerRegSave' data-ref="MachineOutlinerRegSave" data-ref-filename="MachineOutlinerRegSave">MachineOutlinerRegSave</a>;</td></tr>
<tr><th id="5864">5864</th><td>        <a class="local col1 ref" href="#921NumBytesNoStackCalls" title='NumBytesNoStackCalls' data-ref="921NumBytesNoStackCalls" data-ref-filename="921NumBytesNoStackCalls">NumBytesNoStackCalls</a> += <a class="local col8 ref" href="#918Costs" title='Costs' data-ref="918Costs" data-ref-filename="918Costs">Costs</a>.<a class="tu ref field" href="#OutlinerCosts::CallRegSave" title='OutlinerCosts::CallRegSave' data-use='r' data-ref="OutlinerCosts::CallRegSave" data-ref-filename="OutlinerCosts..CallRegSave">CallRegSave</a>;</td></tr>
<tr><th id="5865">5865</th><td>        <a class="local col3 ref" href="#923C" title='C' data-ref="923C" data-ref-filename="923C">C</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner9Candidate11setCallInfoEjj" title='llvm::outliner::Candidate::setCallInfo' data-ref="_ZN4llvm8outliner9Candidate11setCallInfoEjj" data-ref-filename="_ZN4llvm8outliner9Candidate11setCallInfoEjj">setCallInfo</a>(<a class="enum" href="#MachineOutlinerRegSave" title='MachineOutlinerRegSave' data-ref="MachineOutlinerRegSave" data-ref-filename="MachineOutlinerRegSave">MachineOutlinerRegSave</a>, <a class="local col8 ref" href="#918Costs" title='Costs' data-ref="918Costs" data-ref-filename="918Costs">Costs</a>.<a class="tu ref field" href="#OutlinerCosts::CallRegSave" title='OutlinerCosts::CallRegSave' data-use='r' data-ref="OutlinerCosts::CallRegSave" data-ref-filename="OutlinerCosts..CallRegSave">CallRegSave</a>);</td></tr>
<tr><th id="5866">5866</th><td>        <a class="local col2 ref" href="#922CandidatesWithoutStackFixups" title='CandidatesWithoutStackFixups' data-ref="922CandidatesWithoutStackFixups" data-ref-filename="922CandidatesWithoutStackFixups">CandidatesWithoutStackFixups</a>.<span class='ref fn' title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_" data-ref-filename="_ZNSt6vector9push_backERKT_">push_back</span>(<a class="local col3 ref" href="#923C" title='C' data-ref="923C" data-ref-filename="923C">C</a>);</td></tr>
<tr><th id="5867">5867</th><td>      }</td></tr>
<tr><th id="5868">5868</th><td></td></tr>
<tr><th id="5869">5869</th><td>      <i>// Is SP used in the sequence at all? If not, we don't have to modify</i></td></tr>
<tr><th id="5870">5870</th><td><i>      // the stack, so we are guaranteed to get the same frame.</i></td></tr>
<tr><th id="5871">5871</th><td>      <b>else</b> <b>if</b> (<a class="local col3 ref" href="#923C" title='C' data-ref="923C" data-ref-filename="923C">C</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate::UsedInSequence" title='llvm::outliner::Candidate::UsedInSequence' data-ref="llvm::outliner::Candidate::UsedInSequence" data-ref-filename="llvm..outliner..Candidate..UsedInSequence">UsedInSequence</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZNK4llvm12LiveRegUnits9availableEt" title='llvm::LiveRegUnits::available' data-ref="_ZNK4llvm12LiveRegUnits9availableEt" data-ref-filename="_ZNK4llvm12LiveRegUnits9availableEt">available</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::SP" title='llvm::ARM::SP' data-ref="llvm::ARM::SP" data-ref-filename="llvm..ARM..SP">SP</a>)) {</td></tr>
<tr><th id="5872">5872</th><td>        <a class="local col1 ref" href="#921NumBytesNoStackCalls" title='NumBytesNoStackCalls' data-ref="921NumBytesNoStackCalls" data-ref-filename="921NumBytesNoStackCalls">NumBytesNoStackCalls</a> += <a class="local col8 ref" href="#918Costs" title='Costs' data-ref="918Costs" data-ref-filename="918Costs">Costs</a>.<a class="tu ref field" href="#OutlinerCosts::CallDefault" title='OutlinerCosts::CallDefault' data-use='r' data-ref="OutlinerCosts::CallDefault" data-ref-filename="OutlinerCosts..CallDefault">CallDefault</a>;</td></tr>
<tr><th id="5873">5873</th><td>        <a class="local col3 ref" href="#923C" title='C' data-ref="923C" data-ref-filename="923C">C</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner9Candidate11setCallInfoEjj" title='llvm::outliner::Candidate::setCallInfo' data-ref="_ZN4llvm8outliner9Candidate11setCallInfoEjj" data-ref-filename="_ZN4llvm8outliner9Candidate11setCallInfoEjj">setCallInfo</a>(<a class="enum" href="#MachineOutlinerDefault" title='MachineOutlinerDefault' data-ref="MachineOutlinerDefault" data-ref-filename="MachineOutlinerDefault">MachineOutlinerDefault</a>, <a class="local col8 ref" href="#918Costs" title='Costs' data-ref="918Costs" data-ref-filename="918Costs">Costs</a>.<a class="tu ref field" href="#OutlinerCosts::CallDefault" title='OutlinerCosts::CallDefault' data-use='r' data-ref="OutlinerCosts::CallDefault" data-ref-filename="OutlinerCosts..CallDefault">CallDefault</a>);</td></tr>
<tr><th id="5874">5874</th><td>        <a class="local col2 ref" href="#922CandidatesWithoutStackFixups" title='CandidatesWithoutStackFixups' data-ref="922CandidatesWithoutStackFixups" data-ref-filename="922CandidatesWithoutStackFixups">CandidatesWithoutStackFixups</a>.<span class='ref fn' title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_" data-ref-filename="_ZNSt6vector9push_backERKT_">push_back</span>(<a class="local col3 ref" href="#923C" title='C' data-ref="923C" data-ref-filename="923C">C</a>);</td></tr>
<tr><th id="5875">5875</th><td>      }</td></tr>
<tr><th id="5876">5876</th><td></td></tr>
<tr><th id="5877">5877</th><td>      <i>// If we outline this, we need to modify the stack. Pretend we don't</i></td></tr>
<tr><th id="5878">5878</th><td><i>      // outline this by saving all of its bytes.</i></td></tr>
<tr><th id="5879">5879</th><td>      <b>else</b></td></tr>
<tr><th id="5880">5880</th><td>        <a class="local col1 ref" href="#921NumBytesNoStackCalls" title='NumBytesNoStackCalls' data-ref="921NumBytesNoStackCalls" data-ref-filename="921NumBytesNoStackCalls">NumBytesNoStackCalls</a> += <a class="local col4 ref" href="#904SequenceSize" title='SequenceSize' data-ref="904SequenceSize" data-ref-filename="904SequenceSize">SequenceSize</a>;</td></tr>
<tr><th id="5881">5881</th><td>    }</td></tr>
<tr><th id="5882">5882</th><td></td></tr>
<tr><th id="5883">5883</th><td>    <i>// If there are no places where we have to save LR, then note that we don't</i></td></tr>
<tr><th id="5884">5884</th><td><i>    // have to update the stack. Otherwise, give every candidate the default</i></td></tr>
<tr><th id="5885">5885</th><td><i>    // call type</i></td></tr>
<tr><th id="5886">5886</th><td>    <b>if</b> (<a class="local col1 ref" href="#921NumBytesNoStackCalls" title='NumBytesNoStackCalls' data-ref="921NumBytesNoStackCalls" data-ref-filename="921NumBytesNoStackCalls">NumBytesNoStackCalls</a> &lt;=</td></tr>
<tr><th id="5887">5887</th><td>        <a class="local col2 ref" href="#902RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="902RepeatedSequenceLocs" data-ref-filename="902RepeatedSequenceLocs">RepeatedSequenceLocs</a>.<span class='ref fn' title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv" data-ref-filename="_ZNKSt6vector4sizeEv">size</span>() * <a class="local col8 ref" href="#918Costs" title='Costs' data-ref="918Costs" data-ref-filename="918Costs">Costs</a>.<a class="tu ref field" href="#OutlinerCosts::CallDefault" title='OutlinerCosts::CallDefault' data-use='r' data-ref="OutlinerCosts::CallDefault" data-ref-filename="OutlinerCosts..CallDefault">CallDefault</a>) {</td></tr>
<tr><th id="5888">5888</th><td>      <a class="local col2 ref" href="#902RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="902RepeatedSequenceLocs" data-ref-filename="902RepeatedSequenceLocs">RepeatedSequenceLocs</a> <span class='ref fn' title='std::vector::operator=' data-ref="_ZNSt6vectoraSERKSt6vectorIT_T0_E" data-ref-filename="_ZNSt6vectoraSERKSt6vectorIT_T0_E">=</span> <a class="local col2 ref" href="#922CandidatesWithoutStackFixups" title='CandidatesWithoutStackFixups' data-ref="922CandidatesWithoutStackFixups" data-ref-filename="922CandidatesWithoutStackFixups">CandidatesWithoutStackFixups</a>;</td></tr>
<tr><th id="5889">5889</th><td>      <a class="local col9 ref" href="#919FrameID" title='FrameID' data-ref="919FrameID" data-ref-filename="919FrameID">FrameID</a> = <a class="enum" href="#MachineOutlinerNoLRSave" title='MachineOutlinerNoLRSave' data-ref="MachineOutlinerNoLRSave" data-ref-filename="MachineOutlinerNoLRSave">MachineOutlinerNoLRSave</a>;</td></tr>
<tr><th id="5890">5890</th><td>    } <b>else</b></td></tr>
<tr><th id="5891">5891</th><td>      <a class="local col4 ref" href="#914SetCandidateCallInfo" title='SetCandidateCallInfo' data-ref="914SetCandidateCallInfo" data-ref-filename="914SetCandidateCallInfo">SetCandidateCallInfo</a><a class="tu ref fn" href="#_ZZNK4llvm16ARMBaseInstrInfo25getOutliningCandidateInfoERSt6vectorINS_8outliner9CandidateESaIS3_EEENK3$_1clEjj" title='llvm::ARMBaseInstrInfo::getOutliningCandidateInfo(std::vector&lt;outliner::Candidate&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16ARMBaseInstrInfo25getOutliningCandidateInfoERSt6vectorINS_8outliner9CandidateESaIS3_EEENK3$_1clEjj" data-ref-filename="_ZZNK4llvm16ARMBaseInstrInfo25getOutliningCandidateInfoERSt6vectorINS_8outliner9CandidateESaIS3_EEENK3$_1clEjj">(<a class="enum" href="#MachineOutlinerDefault" title='MachineOutlinerDefault' data-ref="MachineOutlinerDefault" data-ref-filename="MachineOutlinerDefault">MachineOutlinerDefault</a>, <a class="local col8 ref" href="#918Costs" title='Costs' data-ref="918Costs" data-ref-filename="918Costs">Costs</a>.<a class="tu ref field" href="#OutlinerCosts::CallDefault" title='OutlinerCosts::CallDefault' data-use='r' data-ref="OutlinerCosts::CallDefault" data-ref-filename="OutlinerCosts..CallDefault">CallDefault</a>)</a>;</td></tr>
<tr><th id="5892">5892</th><td>  }</td></tr>
<tr><th id="5893">5893</th><td></td></tr>
<tr><th id="5894">5894</th><td>  <i>// Does every candidate's MBB contain a call?  If so, then we might have a</i></td></tr>
<tr><th id="5895">5895</th><td><i>  // call in the range.</i></td></tr>
<tr><th id="5896">5896</th><td>  <b>if</b> (<a class="local col7 ref" href="#907FlagsSetInAll" title='FlagsSetInAll' data-ref="907FlagsSetInAll" data-ref-filename="907FlagsSetInAll">FlagsSetInAll</a> &amp; <a class="type" href="#MachineOutlinerMBBFlags" title='MachineOutlinerMBBFlags' data-ref="MachineOutlinerMBBFlags" data-ref-filename="MachineOutlinerMBBFlags">MachineOutlinerMBBFlags</a>::<a class="enum" href="#HasCalls" title='HasCalls' data-ref="HasCalls" data-ref-filename="HasCalls">HasCalls</a>) {</td></tr>
<tr><th id="5897">5897</th><td>    <i>// check if the range contains a call.  These require a save + restore of</i></td></tr>
<tr><th id="5898">5898</th><td><i>    // the link register.</i></td></tr>
<tr><th id="5899">5899</th><td>    <b>if</b> (<span class="namespace">std::</span><span class='tu ref fn' title='std::any_of' data-use='c' data-ref="_ZSt6any_ofT_S_T0_" data-ref-filename="_ZSt6any_ofT_S_T0_">any_of</span>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#903FirstCand" title='FirstCand' data-ref="903FirstCand" data-ref-filename="903FirstCand">FirstCand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner9Candidate5frontEv" title='llvm::outliner::Candidate::front' data-ref="_ZN4llvm8outliner9Candidate5frontEv" data-ref-filename="_ZN4llvm8outliner9Candidate5frontEv">front</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#903FirstCand" title='FirstCand' data-ref="903FirstCand" data-ref-filename="903FirstCand">FirstCand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner9Candidate4backEv" title='llvm::outliner::Candidate::back' data-ref="_ZN4llvm8outliner9Candidate4backEv" data-ref-filename="_ZN4llvm8outliner9Candidate4backEv">back</a>(),</td></tr>
<tr><th id="5900">5900</th><td>                    [](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="926MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="926MI" data-ref-filename="926MI">MI</dfn>) { <b>return</b> <a class="local col6 ref" href="#926MI" title='MI' data-ref="926MI" data-ref-filename="926MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>(); }))</td></tr>
<tr><th id="5901">5901</th><td>      <a class="local col0 ref" href="#920NumBytesToCreateFrame" title='NumBytesToCreateFrame' data-ref="920NumBytesToCreateFrame" data-ref-filename="920NumBytesToCreateFrame">NumBytesToCreateFrame</a> += <a class="local col8 ref" href="#918Costs" title='Costs' data-ref="918Costs" data-ref-filename="918Costs">Costs</a>.<a class="tu ref field" href="#OutlinerCosts::SaveRestoreLROnStack" title='OutlinerCosts::SaveRestoreLROnStack' data-use='r' data-ref="OutlinerCosts::SaveRestoreLROnStack" data-ref-filename="OutlinerCosts..SaveRestoreLROnStack">SaveRestoreLROnStack</a>;</td></tr>
<tr><th id="5902">5902</th><td></td></tr>
<tr><th id="5903">5903</th><td>    <i>// Handle the last instruction separately.  If it is tail call, then the</i></td></tr>
<tr><th id="5904">5904</th><td><i>    // last instruction is a call, we don't want to save + restore in this</i></td></tr>
<tr><th id="5905">5905</th><td><i>    // case.  However, it could be possible that the last instruction is a</i></td></tr>
<tr><th id="5906">5906</th><td><i>    // call without it being valid to tail call this sequence.  We should</i></td></tr>
<tr><th id="5907">5907</th><td><i>    // consider this as well.</i></td></tr>
<tr><th id="5908">5908</th><td>    <b>else</b> <b>if</b> (<a class="local col9 ref" href="#919FrameID" title='FrameID' data-ref="919FrameID" data-ref-filename="919FrameID">FrameID</a> != <a class="enum" href="#MachineOutlinerThunk" title='MachineOutlinerThunk' data-ref="MachineOutlinerThunk" data-ref-filename="MachineOutlinerThunk">MachineOutlinerThunk</a> &amp;&amp;</td></tr>
<tr><th id="5909">5909</th><td>             <a class="local col9 ref" href="#919FrameID" title='FrameID' data-ref="919FrameID" data-ref-filename="919FrameID">FrameID</a> != <a class="enum" href="#MachineOutlinerTailCall" title='MachineOutlinerTailCall' data-ref="MachineOutlinerTailCall" data-ref-filename="MachineOutlinerTailCall">MachineOutlinerTailCall</a> &amp;&amp; <a class="local col3 ref" href="#903FirstCand" title='FirstCand' data-ref="903FirstCand" data-ref-filename="903FirstCand">FirstCand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner9Candidate4backEv" title='llvm::outliner::Candidate::back' data-ref="_ZN4llvm8outliner9Candidate4backEv" data-ref-filename="_ZN4llvm8outliner9Candidate4backEv">back</a>()<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>())</td></tr>
<tr><th id="5910">5910</th><td>      <a class="local col0 ref" href="#920NumBytesToCreateFrame" title='NumBytesToCreateFrame' data-ref="920NumBytesToCreateFrame" data-ref-filename="920NumBytesToCreateFrame">NumBytesToCreateFrame</a> += <a class="local col8 ref" href="#918Costs" title='Costs' data-ref="918Costs" data-ref-filename="918Costs">Costs</a>.<a class="tu ref field" href="#OutlinerCosts::SaveRestoreLROnStack" title='OutlinerCosts::SaveRestoreLROnStack' data-use='r' data-ref="OutlinerCosts::SaveRestoreLROnStack" data-ref-filename="OutlinerCosts..SaveRestoreLROnStack">SaveRestoreLROnStack</a>;</td></tr>
<tr><th id="5911">5911</th><td>  }</td></tr>
<tr><th id="5912">5912</th><td></td></tr>
<tr><th id="5913">5913</th><td>  <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::OutlinedFunction" title='llvm::outliner::OutlinedFunction' data-ref="llvm::outliner::OutlinedFunction" data-ref-filename="llvm..outliner..OutlinedFunction">OutlinedFunction</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner16OutlinedFunctionC1ERSt6vectorINS0_9CandidateESaIS3_EEjjj" title='llvm::outliner::OutlinedFunction::OutlinedFunction' data-ref="_ZN4llvm8outliner16OutlinedFunctionC1ERSt6vectorINS0_9CandidateESaIS3_EEjjj" data-ref-filename="_ZN4llvm8outliner16OutlinedFunctionC1ERSt6vectorINS0_9CandidateESaIS3_EEjjj">(</a><a class="local col2 ref" href="#902RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="902RepeatedSequenceLocs" data-ref-filename="902RepeatedSequenceLocs">RepeatedSequenceLocs</a>, <a class="local col4 ref" href="#904SequenceSize" title='SequenceSize' data-ref="904SequenceSize" data-ref-filename="904SequenceSize">SequenceSize</a>,</td></tr>
<tr><th id="5914">5914</th><td>                                    <a class="local col0 ref" href="#920NumBytesToCreateFrame" title='NumBytesToCreateFrame' data-ref="920NumBytesToCreateFrame" data-ref-filename="920NumBytesToCreateFrame">NumBytesToCreateFrame</a>, <a class="local col9 ref" href="#919FrameID" title='FrameID' data-ref="919FrameID" data-ref-filename="919FrameID">FrameID</a>);</td></tr>
<tr><th id="5915">5915</th><td>}</td></tr>
<tr><th id="5916">5916</th><td></td></tr>
<tr><th id="5917">5917</th><td><em>bool</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo25checkAndUpdateStackOffsetEPNS_12MachineInstrElb" title='llvm::ARMBaseInstrInfo::checkAndUpdateStackOffset' data-ref="_ZNK4llvm16ARMBaseInstrInfo25checkAndUpdateStackOffsetEPNS_12MachineInstrElb" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo25checkAndUpdateStackOffsetEPNS_12MachineInstrElb">checkAndUpdateStackOffset</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="927MI" title='MI' data-type='llvm::MachineInstr *' data-ref="927MI" data-ref-filename="927MI">MI</dfn>,</td></tr>
<tr><th id="5918">5918</th><td>                                                 <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col8 decl" id="928Fixup" title='Fixup' data-type='int64_t' data-ref="928Fixup" data-ref-filename="928Fixup">Fixup</dfn>,</td></tr>
<tr><th id="5919">5919</th><td>                                                 <em>bool</em> <dfn class="local col9 decl" id="929Updt" title='Updt' data-type='bool' data-ref="929Updt" data-ref-filename="929Updt">Updt</dfn>) <em>const</em> {</td></tr>
<tr><th id="5920">5920</th><td>  <em>int</em> <dfn class="local col0 decl" id="930SPIdx" title='SPIdx' data-type='int' data-ref="930SPIdx" data-ref-filename="930SPIdx">SPIdx</dfn> = <a class="local col7 ref" href="#927MI" title='MI' data-ref="927MI" data-ref-filename="927MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr25findRegisterUseOperandIdxENS_8RegisterEbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterUseOperandIdx' data-ref="_ZNK4llvm12MachineInstr25findRegisterUseOperandIdxENS_8RegisterEbPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr25findRegisterUseOperandIdxENS_8RegisterEbPKNS_18TargetRegisterInfoE">findRegisterUseOperandIdx</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::SP" title='llvm::ARM::SP' data-ref="llvm::ARM::SP" data-ref-filename="llvm..ARM..SP">SP</a>);</td></tr>
<tr><th id="5921">5921</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="931AddrMode" title='AddrMode' data-type='unsigned int' data-ref="931AddrMode" data-ref-filename="931AddrMode">AddrMode</dfn> = (<a class="local col7 ref" href="#927MI" title='MI' data-ref="927MI" data-ref-filename="927MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrModeMask" title='llvm::ARMII::AddrModeMask' data-ref="llvm::ARMII::AddrModeMask" data-ref-filename="llvm..ARMII..AddrModeMask">AddrModeMask</a>);</td></tr>
<tr><th id="5922">5922</th><td>  <b>if</b> (<a class="local col0 ref" href="#930SPIdx" title='SPIdx' data-ref="930SPIdx" data-ref-filename="930SPIdx">SPIdx</a> &lt; <var>0</var>)</td></tr>
<tr><th id="5923">5923</th><td>    <i>// No SP operand</i></td></tr>
<tr><th id="5924">5924</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="5925">5925</th><td>  <b>else</b> <b>if</b> (<a class="local col0 ref" href="#930SPIdx" title='SPIdx' data-ref="930SPIdx" data-ref-filename="930SPIdx">SPIdx</a> != <var>1</var> &amp;&amp; (<a class="local col1 ref" href="#931AddrMode" title='AddrMode' data-ref="931AddrMode" data-ref-filename="931AddrMode">AddrMode</a> != <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrModeT2_i8s4" title='llvm::ARMII::AddrModeT2_i8s4' data-ref="llvm::ARMII::AddrModeT2_i8s4" data-ref-filename="llvm..ARMII..AddrModeT2_i8s4">AddrModeT2_i8s4</a> || <a class="local col0 ref" href="#930SPIdx" title='SPIdx' data-ref="930SPIdx" data-ref-filename="930SPIdx">SPIdx</a> != <var>2</var>))</td></tr>
<tr><th id="5926">5926</th><td>    <i>// If SP is not the base register we can't do much</i></td></tr>
<tr><th id="5927">5927</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5928">5928</th><td></td></tr>
<tr><th id="5929">5929</th><td>  <i>// Stack might be involved but addressing mode doesn't handle any offset.</i></td></tr>
<tr><th id="5930">5930</th><td><i>  // Rq: AddrModeT1_[1|2|4] don't operate on SP</i></td></tr>
<tr><th id="5931">5931</th><td>  <b>if</b> (<a class="local col1 ref" href="#931AddrMode" title='AddrMode' data-ref="931AddrMode" data-ref-filename="931AddrMode">AddrMode</a> == <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode1" title='llvm::ARMII::AddrMode1' data-ref="llvm::ARMII::AddrMode1" data-ref-filename="llvm..ARMII..AddrMode1">AddrMode1</a>        <i>// Arithmetic instructions</i></td></tr>
<tr><th id="5932">5932</th><td>      || <a class="local col1 ref" href="#931AddrMode" title='AddrMode' data-ref="931AddrMode" data-ref-filename="931AddrMode">AddrMode</a> == <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode4" title='llvm::ARMII::AddrMode4' data-ref="llvm::ARMII::AddrMode4" data-ref-filename="llvm..ARMII..AddrMode4">AddrMode4</a>     <i>// Load/Store Multiple</i></td></tr>
<tr><th id="5933">5933</th><td>      || <a class="local col1 ref" href="#931AddrMode" title='AddrMode' data-ref="931AddrMode" data-ref-filename="931AddrMode">AddrMode</a> == <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode6" title='llvm::ARMII::AddrMode6' data-ref="llvm::ARMII::AddrMode6" data-ref-filename="llvm..ARMII..AddrMode6">AddrMode6</a>     <i>// Neon Load/Store Multiple</i></td></tr>
<tr><th id="5934">5934</th><td>      || <a class="local col1 ref" href="#931AddrMode" title='AddrMode' data-ref="931AddrMode" data-ref-filename="931AddrMode">AddrMode</a> == <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrModeT2_so" title='llvm::ARMII::AddrModeT2_so' data-ref="llvm::ARMII::AddrModeT2_so" data-ref-filename="llvm..ARMII..AddrModeT2_so">AddrModeT2_so</a> <i>// SP can't be used as based register</i></td></tr>
<tr><th id="5935">5935</th><td>      || <a class="local col1 ref" href="#931AddrMode" title='AddrMode' data-ref="931AddrMode" data-ref-filename="931AddrMode">AddrMode</a> == <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrModeT2_pc" title='llvm::ARMII::AddrModeT2_pc' data-ref="llvm::ARMII::AddrModeT2_pc" data-ref-filename="llvm..ARMII..AddrModeT2_pc">AddrModeT2_pc</a> <i>// PCrel access</i></td></tr>
<tr><th id="5936">5936</th><td>      || <a class="local col1 ref" href="#931AddrMode" title='AddrMode' data-ref="931AddrMode" data-ref-filename="931AddrMode">AddrMode</a> == <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode2" title='llvm::ARMII::AddrMode2' data-ref="llvm::ARMII::AddrMode2" data-ref-filename="llvm..ARMII..AddrMode2">AddrMode2</a>     <i>// Used by PRE and POST indexed LD/ST</i></td></tr>
<tr><th id="5937">5937</th><td>      || <a class="local col1 ref" href="#931AddrMode" title='AddrMode' data-ref="931AddrMode" data-ref-filename="931AddrMode">AddrMode</a> == <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrModeNone" title='llvm::ARMII::AddrModeNone' data-ref="llvm::ARMII::AddrModeNone" data-ref-filename="llvm..ARMII..AddrModeNone">AddrModeNone</a>)</td></tr>
<tr><th id="5938">5938</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5939">5939</th><td></td></tr>
<tr><th id="5940">5940</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="932NumOps" title='NumOps' data-type='unsigned int' data-ref="932NumOps" data-ref-filename="932NumOps">NumOps</dfn> = <a class="local col7 ref" href="#927MI" title='MI' data-ref="927MI" data-ref-filename="927MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="5941">5941</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="933ImmIdx" title='ImmIdx' data-type='unsigned int' data-ref="933ImmIdx" data-ref-filename="933ImmIdx">ImmIdx</dfn> = <a class="local col2 ref" href="#932NumOps" title='NumOps' data-ref="932NumOps" data-ref-filename="932NumOps">NumOps</a> - <var>3</var>;</td></tr>
<tr><th id="5942">5942</th><td></td></tr>
<tr><th id="5943">5943</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="934Offset" title='Offset' data-type='const llvm::MachineOperand &amp;' data-ref="934Offset" data-ref-filename="934Offset">Offset</dfn> = <a class="local col7 ref" href="#927MI" title='MI' data-ref="927MI" data-ref-filename="927MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#933ImmIdx" title='ImmIdx' data-ref="933ImmIdx" data-ref-filename="933ImmIdx">ImmIdx</a>);</td></tr>
<tr><th id="5944">5944</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Offset.isImm() &amp;&amp; <q>"Is not an immediate"</q>);</td></tr>
<tr><th id="5945">5945</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col5 decl" id="935OffVal" title='OffVal' data-type='int64_t' data-ref="935OffVal" data-ref-filename="935OffVal">OffVal</dfn> = <a class="local col4 ref" href="#934Offset" title='Offset' data-ref="934Offset" data-ref-filename="934Offset">Offset</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="5946">5946</th><td></td></tr>
<tr><th id="5947">5947</th><td>  <b>if</b> (<a class="local col5 ref" href="#935OffVal" title='OffVal' data-ref="935OffVal" data-ref-filename="935OffVal">OffVal</a> &lt; <var>0</var>)</td></tr>
<tr><th id="5948">5948</th><td>    <i>// Don't override data if the are below SP.</i></td></tr>
<tr><th id="5949">5949</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5950">5950</th><td></td></tr>
<tr><th id="5951">5951</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="936NumBits" title='NumBits' data-type='unsigned int' data-ref="936NumBits" data-ref-filename="936NumBits">NumBits</dfn> = <var>0</var>;</td></tr>
<tr><th id="5952">5952</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="937Scale" title='Scale' data-type='unsigned int' data-ref="937Scale" data-ref-filename="937Scale">Scale</dfn> = <var>1</var>;</td></tr>
<tr><th id="5953">5953</th><td></td></tr>
<tr><th id="5954">5954</th><td>  <b>switch</b> (<a class="local col1 ref" href="#931AddrMode" title='AddrMode' data-ref="931AddrMode" data-ref-filename="931AddrMode">AddrMode</a>) {</td></tr>
<tr><th id="5955">5955</th><td>  <b>case</b> <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode3" title='llvm::ARMII::AddrMode3' data-ref="llvm::ARMII::AddrMode3" data-ref-filename="llvm..ARMII..AddrMode3">AddrMode3</a>:</td></tr>
<tr><th id="5956">5956</th><td>    <b>if</b> (<span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM8getAM3OpEj" title='llvm::ARM_AM::getAM3Op' data-ref="_ZN4llvm6ARM_AM8getAM3OpEj" data-ref-filename="_ZN4llvm6ARM_AM8getAM3OpEj">getAM3Op</a>(<a class="local col5 ref" href="#935OffVal" title='OffVal' data-ref="935OffVal" data-ref-filename="935OffVal">OffVal</a>) == <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::sub" title='llvm::ARM_AM::sub' data-ref="llvm::ARM_AM::sub" data-ref-filename="llvm..ARM_AM..sub">sub</a>)</td></tr>
<tr><th id="5957">5957</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5958">5958</th><td>    <a class="local col5 ref" href="#935OffVal" title='OffVal' data-ref="935OffVal" data-ref-filename="935OffVal">OffVal</a> = <span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM12getAM3OffsetEj" title='llvm::ARM_AM::getAM3Offset' data-ref="_ZN4llvm6ARM_AM12getAM3OffsetEj" data-ref-filename="_ZN4llvm6ARM_AM12getAM3OffsetEj">getAM3Offset</a>(<a class="local col5 ref" href="#935OffVal" title='OffVal' data-ref="935OffVal" data-ref-filename="935OffVal">OffVal</a>);</td></tr>
<tr><th id="5959">5959</th><td>    <a class="local col6 ref" href="#936NumBits" title='NumBits' data-ref="936NumBits" data-ref-filename="936NumBits">NumBits</a> = <var>8</var>;</td></tr>
<tr><th id="5960">5960</th><td>    <b>break</b>;</td></tr>
<tr><th id="5961">5961</th><td>  <b>case</b> <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode5" title='llvm::ARMII::AddrMode5' data-ref="llvm::ARMII::AddrMode5" data-ref-filename="llvm..ARMII..AddrMode5">AddrMode5</a>:</td></tr>
<tr><th id="5962">5962</th><td>    <b>if</b> (<span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM8getAM5OpEj" title='llvm::ARM_AM::getAM5Op' data-ref="_ZN4llvm6ARM_AM8getAM5OpEj" data-ref-filename="_ZN4llvm6ARM_AM8getAM5OpEj">getAM5Op</a>(<a class="local col5 ref" href="#935OffVal" title='OffVal' data-ref="935OffVal" data-ref-filename="935OffVal">OffVal</a>) == <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::sub" title='llvm::ARM_AM::sub' data-ref="llvm::ARM_AM::sub" data-ref-filename="llvm..ARM_AM..sub">sub</a>)</td></tr>
<tr><th id="5963">5963</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5964">5964</th><td>    <a class="local col5 ref" href="#935OffVal" title='OffVal' data-ref="935OffVal" data-ref-filename="935OffVal">OffVal</a> = <span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM12getAM5OffsetEj" title='llvm::ARM_AM::getAM5Offset' data-ref="_ZN4llvm6ARM_AM12getAM5OffsetEj" data-ref-filename="_ZN4llvm6ARM_AM12getAM5OffsetEj">getAM5Offset</a>(<a class="local col5 ref" href="#935OffVal" title='OffVal' data-ref="935OffVal" data-ref-filename="935OffVal">OffVal</a>);</td></tr>
<tr><th id="5965">5965</th><td>    <a class="local col6 ref" href="#936NumBits" title='NumBits' data-ref="936NumBits" data-ref-filename="936NumBits">NumBits</a> = <var>8</var>;</td></tr>
<tr><th id="5966">5966</th><td>    <a class="local col7 ref" href="#937Scale" title='Scale' data-ref="937Scale" data-ref-filename="937Scale">Scale</a> = <var>4</var>;</td></tr>
<tr><th id="5967">5967</th><td>    <b>break</b>;</td></tr>
<tr><th id="5968">5968</th><td>  <b>case</b> <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode5FP16" title='llvm::ARMII::AddrMode5FP16' data-ref="llvm::ARMII::AddrMode5FP16" data-ref-filename="llvm..ARMII..AddrMode5FP16">AddrMode5FP16</a>:</td></tr>
<tr><th id="5969">5969</th><td>    <b>if</b> (<span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM12getAM5FP16OpEj" title='llvm::ARM_AM::getAM5FP16Op' data-ref="_ZN4llvm6ARM_AM12getAM5FP16OpEj" data-ref-filename="_ZN4llvm6ARM_AM12getAM5FP16OpEj">getAM5FP16Op</a>(<a class="local col5 ref" href="#935OffVal" title='OffVal' data-ref="935OffVal" data-ref-filename="935OffVal">OffVal</a>) == <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::sub" title='llvm::ARM_AM::sub' data-ref="llvm::ARM_AM::sub" data-ref-filename="llvm..ARM_AM..sub">sub</a>)</td></tr>
<tr><th id="5970">5970</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5971">5971</th><td>    <a class="local col5 ref" href="#935OffVal" title='OffVal' data-ref="935OffVal" data-ref-filename="935OffVal">OffVal</a> = <span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM16getAM5FP16OffsetEj" title='llvm::ARM_AM::getAM5FP16Offset' data-ref="_ZN4llvm6ARM_AM16getAM5FP16OffsetEj" data-ref-filename="_ZN4llvm6ARM_AM16getAM5FP16OffsetEj">getAM5FP16Offset</a>(<a class="local col5 ref" href="#935OffVal" title='OffVal' data-ref="935OffVal" data-ref-filename="935OffVal">OffVal</a>);</td></tr>
<tr><th id="5972">5972</th><td>    <a class="local col6 ref" href="#936NumBits" title='NumBits' data-ref="936NumBits" data-ref-filename="936NumBits">NumBits</a> = <var>8</var>;</td></tr>
<tr><th id="5973">5973</th><td>    <a class="local col7 ref" href="#937Scale" title='Scale' data-ref="937Scale" data-ref-filename="937Scale">Scale</a> = <var>2</var>;</td></tr>
<tr><th id="5974">5974</th><td>    <b>break</b>;</td></tr>
<tr><th id="5975">5975</th><td>  <b>case</b> <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrModeT2_i8" title='llvm::ARMII::AddrModeT2_i8' data-ref="llvm::ARMII::AddrModeT2_i8" data-ref-filename="llvm..ARMII..AddrModeT2_i8">AddrModeT2_i8</a>:</td></tr>
<tr><th id="5976">5976</th><td>    <a class="local col6 ref" href="#936NumBits" title='NumBits' data-ref="936NumBits" data-ref-filename="936NumBits">NumBits</a> = <var>8</var>;</td></tr>
<tr><th id="5977">5977</th><td>    <b>break</b>;</td></tr>
<tr><th id="5978">5978</th><td>  <b>case</b> <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrModeT2_i8s4" title='llvm::ARMII::AddrModeT2_i8s4' data-ref="llvm::ARMII::AddrModeT2_i8s4" data-ref-filename="llvm..ARMII..AddrModeT2_i8s4">AddrModeT2_i8s4</a>:</td></tr>
<tr><th id="5979">5979</th><td>  <b>case</b> <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrModeT2_ldrex" title='llvm::ARMII::AddrModeT2_ldrex' data-ref="llvm::ARMII::AddrModeT2_ldrex" data-ref-filename="llvm..ARMII..AddrModeT2_ldrex">AddrModeT2_ldrex</a>:</td></tr>
<tr><th id="5980">5980</th><td>    <a class="local col6 ref" href="#936NumBits" title='NumBits' data-ref="936NumBits" data-ref-filename="936NumBits">NumBits</a> = <var>8</var>;</td></tr>
<tr><th id="5981">5981</th><td>    <a class="local col7 ref" href="#937Scale" title='Scale' data-ref="937Scale" data-ref-filename="937Scale">Scale</a> = <var>4</var>;</td></tr>
<tr><th id="5982">5982</th><td>    <b>break</b>;</td></tr>
<tr><th id="5983">5983</th><td>  <b>case</b> <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrModeT2_i12" title='llvm::ARMII::AddrModeT2_i12' data-ref="llvm::ARMII::AddrModeT2_i12" data-ref-filename="llvm..ARMII..AddrModeT2_i12">AddrModeT2_i12</a>:</td></tr>
<tr><th id="5984">5984</th><td>  <b>case</b> <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode_i12" title='llvm::ARMII::AddrMode_i12' data-ref="llvm::ARMII::AddrMode_i12" data-ref-filename="llvm..ARMII..AddrMode_i12">AddrMode_i12</a>:</td></tr>
<tr><th id="5985">5985</th><td>    <a class="local col6 ref" href="#936NumBits" title='NumBits' data-ref="936NumBits" data-ref-filename="936NumBits">NumBits</a> = <var>12</var>;</td></tr>
<tr><th id="5986">5986</th><td>    <b>break</b>;</td></tr>
<tr><th id="5987">5987</th><td>  <b>case</b> <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrModeT2_i7" title='llvm::ARMII::AddrModeT2_i7' data-ref="llvm::ARMII::AddrModeT2_i7" data-ref-filename="llvm..ARMII..AddrModeT2_i7">AddrModeT2_i7</a>:</td></tr>
<tr><th id="5988">5988</th><td>    <a class="local col6 ref" href="#936NumBits" title='NumBits' data-ref="936NumBits" data-ref-filename="936NumBits">NumBits</a> = <var>7</var>;</td></tr>
<tr><th id="5989">5989</th><td>    <b>break</b>;</td></tr>
<tr><th id="5990">5990</th><td>  <b>case</b> <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrModeT2_i7s2" title='llvm::ARMII::AddrModeT2_i7s2' data-ref="llvm::ARMII::AddrModeT2_i7s2" data-ref-filename="llvm..ARMII..AddrModeT2_i7s2">AddrModeT2_i7s2</a>:</td></tr>
<tr><th id="5991">5991</th><td>    <a class="local col6 ref" href="#936NumBits" title='NumBits' data-ref="936NumBits" data-ref-filename="936NumBits">NumBits</a> = <var>7</var>;</td></tr>
<tr><th id="5992">5992</th><td>    <a class="local col7 ref" href="#937Scale" title='Scale' data-ref="937Scale" data-ref-filename="937Scale">Scale</a> = <var>2</var>;</td></tr>
<tr><th id="5993">5993</th><td>    <b>break</b>;</td></tr>
<tr><th id="5994">5994</th><td>  <b>case</b> <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrModeT2_i7s4" title='llvm::ARMII::AddrModeT2_i7s4' data-ref="llvm::ARMII::AddrModeT2_i7s4" data-ref-filename="llvm..ARMII..AddrModeT2_i7s4">AddrModeT2_i7s4</a>:</td></tr>
<tr><th id="5995">5995</th><td>    <a class="local col6 ref" href="#936NumBits" title='NumBits' data-ref="936NumBits" data-ref-filename="936NumBits">NumBits</a> = <var>7</var>;</td></tr>
<tr><th id="5996">5996</th><td>    <a class="local col7 ref" href="#937Scale" title='Scale' data-ref="937Scale" data-ref-filename="937Scale">Scale</a> = <var>4</var>;</td></tr>
<tr><th id="5997">5997</th><td>    <b>break</b>;</td></tr>
<tr><th id="5998">5998</th><td>  <b>case</b> <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrModeT1_s" title='llvm::ARMII::AddrModeT1_s' data-ref="llvm::ARMII::AddrModeT1_s" data-ref-filename="llvm..ARMII..AddrModeT1_s">AddrModeT1_s</a>: <i>// SP-relative LD/ST</i></td></tr>
<tr><th id="5999">5999</th><td>    <a class="local col6 ref" href="#936NumBits" title='NumBits' data-ref="936NumBits" data-ref-filename="936NumBits">NumBits</a> = <var>8</var>;</td></tr>
<tr><th id="6000">6000</th><td>    <a class="local col7 ref" href="#937Scale" title='Scale' data-ref="937Scale" data-ref-filename="937Scale">Scale</a> = <var>4</var>;</td></tr>
<tr><th id="6001">6001</th><td>    <b>break</b>;</td></tr>
<tr><th id="6002">6002</th><td>  <b>default</b>:</td></tr>
<tr><th id="6003">6003</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unsupported addressing mode!"</q>);</td></tr>
<tr><th id="6004">6004</th><td>  }</td></tr>
<tr><th id="6005">6005</th><td>  <i>// Make sure the offset is encodable for instructions that scale the</i></td></tr>
<tr><th id="6006">6006</th><td><i>  // immediate.</i></td></tr>
<tr><th id="6007">6007</th><td>  <b>if</b> (((<a class="local col5 ref" href="#935OffVal" title='OffVal' data-ref="935OffVal" data-ref-filename="935OffVal">OffVal</a> * <a class="local col7 ref" href="#937Scale" title='Scale' data-ref="937Scale" data-ref-filename="937Scale">Scale</a> + <a class="local col8 ref" href="#928Fixup" title='Fixup' data-ref="928Fixup" data-ref-filename="928Fixup">Fixup</a>) &amp; (<a class="local col7 ref" href="#937Scale" title='Scale' data-ref="937Scale" data-ref-filename="937Scale">Scale</a> - <var>1</var>)) != <var>0</var>)</td></tr>
<tr><th id="6008">6008</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6009">6009</th><td>  <a class="local col5 ref" href="#935OffVal" title='OffVal' data-ref="935OffVal" data-ref-filename="935OffVal">OffVal</a> += <a class="local col8 ref" href="#928Fixup" title='Fixup' data-ref="928Fixup" data-ref-filename="928Fixup">Fixup</a> / <a class="local col7 ref" href="#937Scale" title='Scale' data-ref="937Scale" data-ref-filename="937Scale">Scale</a>;</td></tr>
<tr><th id="6010">6010</th><td></td></tr>
<tr><th id="6011">6011</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="938Mask" title='Mask' data-type='unsigned int' data-ref="938Mask" data-ref-filename="938Mask">Mask</dfn> = (<var>1</var> &lt;&lt; <a class="local col6 ref" href="#936NumBits" title='NumBits' data-ref="936NumBits" data-ref-filename="936NumBits">NumBits</a>) - <var>1</var>;</td></tr>
<tr><th id="6012">6012</th><td></td></tr>
<tr><th id="6013">6013</th><td>  <b>if</b> (<a class="local col5 ref" href="#935OffVal" title='OffVal' data-ref="935OffVal" data-ref-filename="935OffVal">OffVal</a> &lt;= <a class="local col8 ref" href="#938Mask" title='Mask' data-ref="938Mask" data-ref-filename="938Mask">Mask</a>) {</td></tr>
<tr><th id="6014">6014</th><td>    <b>if</b> (<a class="local col9 ref" href="#929Updt" title='Updt' data-ref="929Updt" data-ref-filename="929Updt">Updt</a>)</td></tr>
<tr><th id="6015">6015</th><td>      <a class="local col7 ref" href="#927MI" title='MI' data-ref="927MI" data-ref-filename="927MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#933ImmIdx" title='ImmIdx' data-ref="933ImmIdx" data-ref-filename="933ImmIdx">ImmIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col5 ref" href="#935OffVal" title='OffVal' data-ref="935OffVal" data-ref-filename="935OffVal">OffVal</a>);</td></tr>
<tr><th id="6016">6016</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6017">6017</th><td>  }</td></tr>
<tr><th id="6018">6018</th><td></td></tr>
<tr><th id="6019">6019</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6020">6020</th><td></td></tr>
<tr><th id="6021">6021</th><td>}</td></tr>
<tr><th id="6022">6022</th><td></td></tr>
<tr><th id="6023">6023</th><td><em>bool</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo27isFunctionSafeToOutlineFromERNS_15MachineFunctionEb" title='llvm::ARMBaseInstrInfo::isFunctionSafeToOutlineFrom' data-ref="_ZNK4llvm16ARMBaseInstrInfo27isFunctionSafeToOutlineFromERNS_15MachineFunctionEb" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo27isFunctionSafeToOutlineFromERNS_15MachineFunctionEb">isFunctionSafeToOutlineFrom</dfn>(</td></tr>
<tr><th id="6024">6024</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="939MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="939MF" data-ref-filename="939MF">MF</dfn>, <em>bool</em> <dfn class="local col0 decl" id="940OutlineFromLinkOnceODRs" title='OutlineFromLinkOnceODRs' data-type='bool' data-ref="940OutlineFromLinkOnceODRs" data-ref-filename="940OutlineFromLinkOnceODRs">OutlineFromLinkOnceODRs</dfn>) <em>const</em> {</td></tr>
<tr><th id="6025">6025</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function" data-ref-filename="llvm..Function">Function</a> &amp;<dfn class="local col1 decl" id="941F" title='F' data-type='const llvm::Function &amp;' data-ref="941F" data-ref-filename="941F">F</dfn> = <a class="local col9 ref" href="#939MF" title='MF' data-ref="939MF" data-ref-filename="939MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>();</td></tr>
<tr><th id="6026">6026</th><td></td></tr>
<tr><th id="6027">6027</th><td>  <i>// Can F be deduplicated by the linker? If it can, don't outline from it.</i></td></tr>
<tr><th id="6028">6028</th><td>  <b>if</b> (!<a class="local col0 ref" href="#940OutlineFromLinkOnceODRs" title='OutlineFromLinkOnceODRs' data-ref="940OutlineFromLinkOnceODRs" data-ref-filename="940OutlineFromLinkOnceODRs">OutlineFromLinkOnceODRs</a> &amp;&amp; <a class="local col1 ref" href="#941F" title='F' data-ref="941F" data-ref-filename="941F">F</a>.<a class="ref fn" href="../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue21hasLinkOnceODRLinkageEv" title='llvm::GlobalValue::hasLinkOnceODRLinkage' data-ref="_ZNK4llvm11GlobalValue21hasLinkOnceODRLinkageEv" data-ref-filename="_ZNK4llvm11GlobalValue21hasLinkOnceODRLinkageEv">hasLinkOnceODRLinkage</a>())</td></tr>
<tr><th id="6029">6029</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6030">6030</th><td></td></tr>
<tr><th id="6031">6031</th><td>  <i>// Don't outline from functions with section markings; the program could</i></td></tr>
<tr><th id="6032">6032</th><td><i>  // expect that all the code is in the named section.</i></td></tr>
<tr><th id="6033">6033</th><td><i>  // FIXME: Allow outlining from multiple functions with the same section</i></td></tr>
<tr><th id="6034">6034</th><td><i>  // marking.</i></td></tr>
<tr><th id="6035">6035</th><td>  <b>if</b> (<a class="local col1 ref" href="#941F" title='F' data-ref="941F" data-ref-filename="941F">F</a>.<a class="ref fn" href="../../../include/llvm/IR/GlobalObject.h.html#_ZNK4llvm12GlobalObject10hasSectionEv" title='llvm::GlobalObject::hasSection' data-ref="_ZNK4llvm12GlobalObject10hasSectionEv" data-ref-filename="_ZNK4llvm12GlobalObject10hasSectionEv">hasSection</a>())</td></tr>
<tr><th id="6036">6036</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6037">6037</th><td></td></tr>
<tr><th id="6038">6038</th><td>  <i>// FIXME: Thumb1 outlining is not handled</i></td></tr>
<tr><th id="6039">6039</th><td>  <b>if</b> (<a class="local col9 ref" href="#939MF" title='MF' data-ref="939MF" data-ref-filename="939MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo" data-ref-filename="llvm..ARMFunctionInfo">ARMFunctionInfo</a>&gt;()-&gt;<a class="ref fn" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo20isThumb1OnlyFunctionEv" title='llvm::ARMFunctionInfo::isThumb1OnlyFunction' data-ref="_ZNK4llvm15ARMFunctionInfo20isThumb1OnlyFunctionEv" data-ref-filename="_ZNK4llvm15ARMFunctionInfo20isThumb1OnlyFunctionEv">isThumb1OnlyFunction</a>())</td></tr>
<tr><th id="6040">6040</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6041">6041</th><td></td></tr>
<tr><th id="6042">6042</th><td>  <i>// It's safe to outline from MF.</i></td></tr>
<tr><th id="6043">6043</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6044">6044</th><td>}</td></tr>
<tr><th id="6045">6045</th><td></td></tr>
<tr><th id="6046">6046</th><td><em>bool</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo22isMBBSafeToOutlineFromERNS_17MachineBasicBlockERj" title='llvm::ARMBaseInstrInfo::isMBBSafeToOutlineFrom' data-ref="_ZNK4llvm16ARMBaseInstrInfo22isMBBSafeToOutlineFromERNS_17MachineBasicBlockERj" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo22isMBBSafeToOutlineFromERNS_17MachineBasicBlockERj">isMBBSafeToOutlineFrom</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="942MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="942MBB" data-ref-filename="942MBB">MBB</dfn>,</td></tr>
<tr><th id="6047">6047</th><td>                                              <em>unsigned</em> &amp;<dfn class="local col3 decl" id="943Flags" title='Flags' data-type='unsigned int &amp;' data-ref="943Flags" data-ref-filename="943Flags">Flags</dfn>) <em>const</em> {</td></tr>
<tr><th id="6048">6048</th><td>  <i>// Check if LR is available through all of the MBB. If it's not, then set</i></td></tr>
<tr><th id="6049">6049</th><td><i>  // a flag.</i></td></tr>
<tr><th id="6050">6050</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MBB.getParent()-&gt;getRegInfo().tracksLiveness() &amp;&amp;</td></tr>
<tr><th id="6051">6051</th><td>         <q>"Suitable Machine Function for outlining must track liveness"</q>);</td></tr>
<tr><th id="6052">6052</th><td></td></tr>
<tr><th id="6053">6053</th><td>  <a class="type" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#llvm::LiveRegUnits" title='llvm::LiveRegUnits' data-ref="llvm::LiveRegUnits" data-ref-filename="llvm..LiveRegUnits">LiveRegUnits</a> <dfn class="local col4 decl" id="944LRU" title='LRU' data-type='llvm::LiveRegUnits' data-ref="944LRU" data-ref-filename="944LRU">LRU</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnitsC1ERKNS_18TargetRegisterInfoE" title='llvm::LiveRegUnits::LiveRegUnits' data-ref="_ZN4llvm12LiveRegUnitsC1ERKNS_18TargetRegisterInfoE" data-ref-filename="_ZN4llvm12LiveRegUnitsC1ERKNS_18TargetRegisterInfoE">(</a><a class="virtual member fn" href="ARMBaseInstrInfo.h.html#_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv" title='llvm::ARMBaseInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv">getRegisterInfo</a>());</td></tr>
<tr><th id="6054">6054</th><td></td></tr>
<tr><th id="6055">6055</th><td>  <span class="namespace">std::</span><span class='tu ref fn' title='std::for_each' data-use='c' data-ref="_ZSt8for_eachT_S_T0_" data-ref-filename="_ZSt8for_eachT_S_T0_">for_each</span>(<a class="local col2 ref" href="#942MBB" title='MBB' data-ref="942MBB" data-ref-filename="942MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6rbeginEv" title='llvm::MachineBasicBlock::rbegin' data-ref="_ZN4llvm17MachineBasicBlock6rbeginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock6rbeginEv">rbegin</a>(), <a class="local col2 ref" href="#942MBB" title='MBB' data-ref="942MBB" data-ref-filename="942MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock4rendEv" title='llvm::MachineBasicBlock::rend' data-ref="_ZN4llvm17MachineBasicBlock4rendEv" data-ref-filename="_ZN4llvm17MachineBasicBlock4rendEv">rend</a>(),</td></tr>
<tr><th id="6056">6056</th><td>                [&amp;<a class="local col4 ref" href="#944LRU" title='LRU' data-ref="944LRU" data-ref-filename="944LRU">LRU</a>](<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="945MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="945MI" data-ref-filename="945MI">MI</dfn>) { <a class="local col4 ref" href="#944LRU" title='LRU' data-ref="944LRU" data-ref-filename="944LRU">LRU</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits10accumulateERKNS_12MachineInstrE" title='llvm::LiveRegUnits::accumulate' data-ref="_ZN4llvm12LiveRegUnits10accumulateERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm12LiveRegUnits10accumulateERKNS_12MachineInstrE">accumulate</a>(<a class="local col5 ref" href="#945MI" title='MI' data-ref="945MI" data-ref-filename="945MI">MI</a>); });</td></tr>
<tr><th id="6057">6057</th><td></td></tr>
<tr><th id="6058">6058</th><td>  <i>// Check if each of the unsafe registers are available...</i></td></tr>
<tr><th id="6059">6059</th><td>  <em>bool</em> <dfn class="local col6 decl" id="946R12AvailableInBlock" title='R12AvailableInBlock' data-type='bool' data-ref="946R12AvailableInBlock" data-ref-filename="946R12AvailableInBlock">R12AvailableInBlock</dfn> = <a class="local col4 ref" href="#944LRU" title='LRU' data-ref="944LRU" data-ref-filename="944LRU">LRU</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZNK4llvm12LiveRegUnits9availableEt" title='llvm::LiveRegUnits::available' data-ref="_ZNK4llvm12LiveRegUnits9availableEt" data-ref-filename="_ZNK4llvm12LiveRegUnits9availableEt">available</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R12" title='llvm::ARM::R12' data-ref="llvm::ARM::R12" data-ref-filename="llvm..ARM..R12">R12</a>);</td></tr>
<tr><th id="6060">6060</th><td>  <em>bool</em> <dfn class="local col7 decl" id="947CPSRAvailableInBlock" title='CPSRAvailableInBlock' data-type='bool' data-ref="947CPSRAvailableInBlock" data-ref-filename="947CPSRAvailableInBlock">CPSRAvailableInBlock</dfn> = <a class="local col4 ref" href="#944LRU" title='LRU' data-ref="944LRU" data-ref-filename="944LRU">LRU</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZNK4llvm12LiveRegUnits9availableEt" title='llvm::LiveRegUnits::available' data-ref="_ZNK4llvm12LiveRegUnits9availableEt" data-ref-filename="_ZNK4llvm12LiveRegUnits9availableEt">available</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::CPSR" title='llvm::ARM::CPSR' data-ref="llvm::ARM::CPSR" data-ref-filename="llvm..ARM..CPSR">CPSR</a>);</td></tr>
<tr><th id="6061">6061</th><td></td></tr>
<tr><th id="6062">6062</th><td>  <i>// If all of these are dead (and not live out), we know we don't have to check</i></td></tr>
<tr><th id="6063">6063</th><td><i>  // them later.</i></td></tr>
<tr><th id="6064">6064</th><td>  <b>if</b> (<a class="local col6 ref" href="#946R12AvailableInBlock" title='R12AvailableInBlock' data-ref="946R12AvailableInBlock" data-ref-filename="946R12AvailableInBlock">R12AvailableInBlock</a> &amp;&amp; <a class="local col7 ref" href="#947CPSRAvailableInBlock" title='CPSRAvailableInBlock' data-ref="947CPSRAvailableInBlock" data-ref-filename="947CPSRAvailableInBlock">CPSRAvailableInBlock</a>)</td></tr>
<tr><th id="6065">6065</th><td>    <a class="local col3 ref" href="#943Flags" title='Flags' data-ref="943Flags" data-ref-filename="943Flags">Flags</a> |= <a class="type" href="#MachineOutlinerMBBFlags" title='MachineOutlinerMBBFlags' data-ref="MachineOutlinerMBBFlags" data-ref-filename="MachineOutlinerMBBFlags">MachineOutlinerMBBFlags</a>::<a class="enum" href="#UnsafeRegsDead" title='UnsafeRegsDead' data-ref="UnsafeRegsDead" data-ref-filename="UnsafeRegsDead">UnsafeRegsDead</a>;</td></tr>
<tr><th id="6066">6066</th><td></td></tr>
<tr><th id="6067">6067</th><td>  <i>// Now, add the live outs to the set.</i></td></tr>
<tr><th id="6068">6068</th><td>  <a class="local col4 ref" href="#944LRU" title='LRU' data-ref="944LRU" data-ref-filename="944LRU">LRU</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits11addLiveOutsERKNS_17MachineBasicBlockE" title='llvm::LiveRegUnits::addLiveOuts' data-ref="_ZN4llvm12LiveRegUnits11addLiveOutsERKNS_17MachineBasicBlockE" data-ref-filename="_ZN4llvm12LiveRegUnits11addLiveOutsERKNS_17MachineBasicBlockE">addLiveOuts</a>(<a class="local col2 ref" href="#942MBB" title='MBB' data-ref="942MBB" data-ref-filename="942MBB">MBB</a>);</td></tr>
<tr><th id="6069">6069</th><td></td></tr>
<tr><th id="6070">6070</th><td>  <i>// If any of these registers is available in the MBB, but also a live out of</i></td></tr>
<tr><th id="6071">6071</th><td><i>  // the block, then we know outlining is unsafe.</i></td></tr>
<tr><th id="6072">6072</th><td>  <b>if</b> (<a class="local col6 ref" href="#946R12AvailableInBlock" title='R12AvailableInBlock' data-ref="946R12AvailableInBlock" data-ref-filename="946R12AvailableInBlock">R12AvailableInBlock</a> &amp;&amp; !<a class="local col4 ref" href="#944LRU" title='LRU' data-ref="944LRU" data-ref-filename="944LRU">LRU</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZNK4llvm12LiveRegUnits9availableEt" title='llvm::LiveRegUnits::available' data-ref="_ZNK4llvm12LiveRegUnits9availableEt" data-ref-filename="_ZNK4llvm12LiveRegUnits9availableEt">available</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R12" title='llvm::ARM::R12' data-ref="llvm::ARM::R12" data-ref-filename="llvm..ARM..R12">R12</a>))</td></tr>
<tr><th id="6073">6073</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6074">6074</th><td>  <b>if</b> (<a class="local col7 ref" href="#947CPSRAvailableInBlock" title='CPSRAvailableInBlock' data-ref="947CPSRAvailableInBlock" data-ref-filename="947CPSRAvailableInBlock">CPSRAvailableInBlock</a> &amp;&amp; !<a class="local col4 ref" href="#944LRU" title='LRU' data-ref="944LRU" data-ref-filename="944LRU">LRU</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZNK4llvm12LiveRegUnits9availableEt" title='llvm::LiveRegUnits::available' data-ref="_ZNK4llvm12LiveRegUnits9availableEt" data-ref-filename="_ZNK4llvm12LiveRegUnits9availableEt">available</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::CPSR" title='llvm::ARM::CPSR' data-ref="llvm::ARM::CPSR" data-ref-filename="llvm..ARM..CPSR">CPSR</a>))</td></tr>
<tr><th id="6075">6075</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6076">6076</th><td></td></tr>
<tr><th id="6077">6077</th><td>  <i>// Check if there's a call inside this MachineBasicBlock.  If there is, then</i></td></tr>
<tr><th id="6078">6078</th><td><i>  // set a flag.</i></td></tr>
<tr><th id="6079">6079</th><td>  <b>if</b> (<a class="tu ref fn" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm6any_ofEOT_T0_" title='llvm::any_of' data-use='c' data-ref="_ZN4llvm6any_ofEOT_T0_" data-ref-filename="_ZN4llvm6any_ofEOT_T0_">any_of</a>(<span class='refarg'><a class="local col2 ref" href="#942MBB" title='MBB' data-ref="942MBB" data-ref-filename="942MBB">MBB</a></span>, [](<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="948MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="948MI" data-ref-filename="948MI">MI</dfn>) { <b>return</b> <a class="local col8 ref" href="#948MI" title='MI' data-ref="948MI" data-ref-filename="948MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>(); }))</td></tr>
<tr><th id="6080">6080</th><td>    <a class="local col3 ref" href="#943Flags" title='Flags' data-ref="943Flags" data-ref-filename="943Flags">Flags</a> |= <a class="type" href="#MachineOutlinerMBBFlags" title='MachineOutlinerMBBFlags' data-ref="MachineOutlinerMBBFlags" data-ref-filename="MachineOutlinerMBBFlags">MachineOutlinerMBBFlags</a>::<a class="enum" href="#HasCalls" title='HasCalls' data-ref="HasCalls" data-ref-filename="HasCalls">HasCalls</a>;</td></tr>
<tr><th id="6081">6081</th><td></td></tr>
<tr><th id="6082">6082</th><td>  <i>// LR liveness is overestimated in return blocks.</i></td></tr>
<tr><th id="6083">6083</th><td></td></tr>
<tr><th id="6084">6084</th><td>  <em>bool</em> <dfn class="local col9 decl" id="949LRIsAvailable" title='LRIsAvailable' data-type='bool' data-ref="949LRIsAvailable" data-ref-filename="949LRIsAvailable">LRIsAvailable</dfn> =</td></tr>
<tr><th id="6085">6085</th><td>      <a class="local col2 ref" href="#942MBB" title='MBB' data-ref="942MBB" data-ref-filename="942MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock13isReturnBlockEv" title='llvm::MachineBasicBlock::isReturnBlock' data-ref="_ZNK4llvm17MachineBasicBlock13isReturnBlockEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock13isReturnBlockEv">isReturnBlock</a>() &amp;&amp; !<a class="local col2 ref" href="#942MBB" title='MBB' data-ref="942MBB" data-ref-filename="942MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock4backEv" title='llvm::MachineBasicBlock::back' data-ref="_ZN4llvm17MachineBasicBlock4backEv" data-ref-filename="_ZN4llvm17MachineBasicBlock4backEv">back</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>()</td></tr>
<tr><th id="6086">6086</th><td>          ? <a class="tu ref fn" href="#_ZL13isLRAvailableRKN4llvm18TargetRegisterInfoENS_26MachineInstrBundleIteratorINS_12MachineInstrELb1EEES5_" title='isLRAvailable' data-use='c' data-ref="_ZL13isLRAvailableRKN4llvm18TargetRegisterInfoENS_26MachineInstrBundleIteratorINS_12MachineInstrELb1EEES5_" data-ref-filename="_ZL13isLRAvailableRKN4llvm18TargetRegisterInfoENS_26MachineInstrBundleIteratorINS_12MachineInstrELb1EEES5_">isLRAvailable</a>(<a class="virtual member fn" href="ARMBaseInstrInfo.h.html#_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv" title='llvm::ARMBaseInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv">getRegisterInfo</a>(), <a class="local col2 ref" href="#942MBB" title='MBB' data-ref="942MBB" data-ref-filename="942MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6rbeginEv" title='llvm::MachineBasicBlock::rbegin' data-ref="_ZN4llvm17MachineBasicBlock6rbeginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock6rbeginEv">rbegin</a>(), <a class="local col2 ref" href="#942MBB" title='MBB' data-ref="942MBB" data-ref-filename="942MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock4rendEv" title='llvm::MachineBasicBlock::rend' data-ref="_ZN4llvm17MachineBasicBlock4rendEv" data-ref-filename="_ZN4llvm17MachineBasicBlock4rendEv">rend</a>())</td></tr>
<tr><th id="6087">6087</th><td>          : <a class="local col4 ref" href="#944LRU" title='LRU' data-ref="944LRU" data-ref-filename="944LRU">LRU</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZNK4llvm12LiveRegUnits9availableEt" title='llvm::LiveRegUnits::available' data-ref="_ZNK4llvm12LiveRegUnits9availableEt" data-ref-filename="_ZNK4llvm12LiveRegUnits9availableEt">available</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::LR" title='llvm::ARM::LR' data-ref="llvm::ARM::LR" data-ref-filename="llvm..ARM..LR">LR</a>);</td></tr>
<tr><th id="6088">6088</th><td>  <b>if</b> (!<a class="local col9 ref" href="#949LRIsAvailable" title='LRIsAvailable' data-ref="949LRIsAvailable" data-ref-filename="949LRIsAvailable">LRIsAvailable</a>)</td></tr>
<tr><th id="6089">6089</th><td>    <a class="local col3 ref" href="#943Flags" title='Flags' data-ref="943Flags" data-ref-filename="943Flags">Flags</a> |= <a class="type" href="#MachineOutlinerMBBFlags" title='MachineOutlinerMBBFlags' data-ref="MachineOutlinerMBBFlags" data-ref-filename="MachineOutlinerMBBFlags">MachineOutlinerMBBFlags</a>::<a class="enum" href="#LRUnavailableSomewhere" title='LRUnavailableSomewhere' data-ref="LRUnavailableSomewhere" data-ref-filename="LRUnavailableSomewhere">LRUnavailableSomewhere</a>;</td></tr>
<tr><th id="6090">6090</th><td></td></tr>
<tr><th id="6091">6091</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6092">6092</th><td>}</td></tr>
<tr><th id="6093">6093</th><td></td></tr>
<tr><th id="6094">6094</th><td><span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType" data-ref-filename="llvm..outliner..InstrType">InstrType</a></td></tr>
<tr><th id="6095">6095</th><td><a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo16getOutliningTypeERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" title='llvm::ARMBaseInstrInfo::getOutliningType' data-ref="_ZNK4llvm16ARMBaseInstrInfo16getOutliningTypeERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo16getOutliningTypeERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj">getOutliningType</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col0 decl" id="950MIT" title='MIT' data-type='MachineBasicBlock::iterator &amp;' data-ref="950MIT" data-ref-filename="950MIT">MIT</dfn>,</td></tr>
<tr><th id="6096">6096</th><td>                                   <em>unsigned</em> <dfn class="local col1 decl" id="951Flags" title='Flags' data-type='unsigned int' data-ref="951Flags" data-ref-filename="951Flags">Flags</dfn>) <em>const</em> {</td></tr>
<tr><th id="6097">6097</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="952MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="952MI" data-ref-filename="952MI">MI</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col0 ref" href="#950MIT" title='MIT' data-ref="950MIT" data-ref-filename="950MIT">MIT</a>;</td></tr>
<tr><th id="6098">6098</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col3 decl" id="953TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="953TRI" data-ref-filename="953TRI">TRI</dfn> = &amp;<a class="virtual member fn" href="ARMBaseInstrInfo.h.html#_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv" title='llvm::ARMBaseInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="6099">6099</th><td></td></tr>
<tr><th id="6100">6100</th><td>  <i>// Be conservative with inline ASM</i></td></tr>
<tr><th id="6101">6101</th><td>  <b>if</b> (<a class="local col2 ref" href="#952MI" title='MI' data-ref="952MI" data-ref-filename="952MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11isInlineAsmEv" title='llvm::MachineInstr::isInlineAsm' data-ref="_ZNK4llvm12MachineInstr11isInlineAsmEv" data-ref-filename="_ZNK4llvm12MachineInstr11isInlineAsmEv">isInlineAsm</a>())</td></tr>
<tr><th id="6102">6102</th><td>    <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType" data-ref-filename="llvm..outliner..InstrType">InstrType</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Illegal" title='llvm::outliner::Illegal' data-ref="llvm::outliner::Illegal" data-ref-filename="llvm..outliner..Illegal">Illegal</a>;</td></tr>
<tr><th id="6103">6103</th><td></td></tr>
<tr><th id="6104">6104</th><td>  <i>// Don't allow debug values to impact outlining type.</i></td></tr>
<tr><th id="6105">6105</th><td>  <b>if</b> (<a class="local col2 ref" href="#952MI" title='MI' data-ref="952MI" data-ref-filename="952MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv" data-ref-filename="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>() || <a class="local col2 ref" href="#952MI" title='MI' data-ref="952MI" data-ref-filename="952MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr20isIndirectDebugValueEv" title='llvm::MachineInstr::isIndirectDebugValue' data-ref="_ZNK4llvm12MachineInstr20isIndirectDebugValueEv" data-ref-filename="_ZNK4llvm12MachineInstr20isIndirectDebugValueEv">isIndirectDebugValue</a>())</td></tr>
<tr><th id="6106">6106</th><td>    <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType" data-ref-filename="llvm..outliner..InstrType">InstrType</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Invisible" title='llvm::outliner::Invisible' data-ref="llvm::outliner::Invisible" data-ref-filename="llvm..outliner..Invisible">Invisible</a>;</td></tr>
<tr><th id="6107">6107</th><td></td></tr>
<tr><th id="6108">6108</th><td>  <i>// At this point, KILL or IMPLICIT_DEF instructions don't really tell us much</i></td></tr>
<tr><th id="6109">6109</th><td><i>  // so we can go ahead and skip over them.</i></td></tr>
<tr><th id="6110">6110</th><td>  <b>if</b> (<a class="local col2 ref" href="#952MI" title='MI' data-ref="952MI" data-ref-filename="952MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isKillEv" title='llvm::MachineInstr::isKill' data-ref="_ZNK4llvm12MachineInstr6isKillEv" data-ref-filename="_ZNK4llvm12MachineInstr6isKillEv">isKill</a>() || <a class="local col2 ref" href="#952MI" title='MI' data-ref="952MI" data-ref-filename="952MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13isImplicitDefEv" title='llvm::MachineInstr::isImplicitDef' data-ref="_ZNK4llvm12MachineInstr13isImplicitDefEv" data-ref-filename="_ZNK4llvm12MachineInstr13isImplicitDefEv">isImplicitDef</a>())</td></tr>
<tr><th id="6111">6111</th><td>    <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType" data-ref-filename="llvm..outliner..InstrType">InstrType</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Invisible" title='llvm::outliner::Invisible' data-ref="llvm::outliner::Invisible" data-ref-filename="llvm..outliner..Invisible">Invisible</a>;</td></tr>
<tr><th id="6112">6112</th><td></td></tr>
<tr><th id="6113">6113</th><td>  <i>// PIC instructions contain labels, outlining them would break offset</i></td></tr>
<tr><th id="6114">6114</th><td><i>  // computing.  unsigned Opc = MI.getOpcode();</i></td></tr>
<tr><th id="6115">6115</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="954Opc" title='Opc' data-type='unsigned int' data-ref="954Opc" data-ref-filename="954Opc">Opc</dfn> = <a class="local col2 ref" href="#952MI" title='MI' data-ref="952MI" data-ref-filename="952MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="6116">6116</th><td>  <b>if</b> (<a class="local col4 ref" href="#954Opc" title='Opc' data-ref="954Opc" data-ref-filename="954Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tPICADD" title='llvm::ARM::tPICADD' data-ref="llvm::ARM::tPICADD" data-ref-filename="llvm..ARM..tPICADD">tPICADD</a> || <a class="local col4 ref" href="#954Opc" title='Opc' data-ref="954Opc" data-ref-filename="954Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::PICADD" title='llvm::ARM::PICADD' data-ref="llvm::ARM::PICADD" data-ref-filename="llvm..ARM..PICADD">PICADD</a> || <a class="local col4 ref" href="#954Opc" title='Opc' data-ref="954Opc" data-ref-filename="954Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::PICSTR" title='llvm::ARM::PICSTR' data-ref="llvm::ARM::PICSTR" data-ref-filename="llvm..ARM..PICSTR">PICSTR</a> ||</td></tr>
<tr><th id="6117">6117</th><td>      <a class="local col4 ref" href="#954Opc" title='Opc' data-ref="954Opc" data-ref-filename="954Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::PICSTRB" title='llvm::ARM::PICSTRB' data-ref="llvm::ARM::PICSTRB" data-ref-filename="llvm..ARM..PICSTRB">PICSTRB</a> || <a class="local col4 ref" href="#954Opc" title='Opc' data-ref="954Opc" data-ref-filename="954Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::PICSTRH" title='llvm::ARM::PICSTRH' data-ref="llvm::ARM::PICSTRH" data-ref-filename="llvm..ARM..PICSTRH">PICSTRH</a> || <a class="local col4 ref" href="#954Opc" title='Opc' data-ref="954Opc" data-ref-filename="954Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::PICLDR" title='llvm::ARM::PICLDR' data-ref="llvm::ARM::PICLDR" data-ref-filename="llvm..ARM..PICLDR">PICLDR</a> ||</td></tr>
<tr><th id="6118">6118</th><td>      <a class="local col4 ref" href="#954Opc" title='Opc' data-ref="954Opc" data-ref-filename="954Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::PICLDRB" title='llvm::ARM::PICLDRB' data-ref="llvm::ARM::PICLDRB" data-ref-filename="llvm..ARM..PICLDRB">PICLDRB</a> || <a class="local col4 ref" href="#954Opc" title='Opc' data-ref="954Opc" data-ref-filename="954Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::PICLDRH" title='llvm::ARM::PICLDRH' data-ref="llvm::ARM::PICLDRH" data-ref-filename="llvm..ARM..PICLDRH">PICLDRH</a> || <a class="local col4 ref" href="#954Opc" title='Opc' data-ref="954Opc" data-ref-filename="954Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::PICLDRSB" title='llvm::ARM::PICLDRSB' data-ref="llvm::ARM::PICLDRSB" data-ref-filename="llvm..ARM..PICLDRSB">PICLDRSB</a> ||</td></tr>
<tr><th id="6119">6119</th><td>      <a class="local col4 ref" href="#954Opc" title='Opc' data-ref="954Opc" data-ref-filename="954Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::PICLDRSH" title='llvm::ARM::PICLDRSH' data-ref="llvm::ARM::PICLDRSH" data-ref-filename="llvm..ARM..PICLDRSH">PICLDRSH</a> || <a class="local col4 ref" href="#954Opc" title='Opc' data-ref="954Opc" data-ref-filename="954Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRpci_pic" title='llvm::ARM::t2LDRpci_pic' data-ref="llvm::ARM::t2LDRpci_pic" data-ref-filename="llvm..ARM..t2LDRpci_pic">t2LDRpci_pic</a> ||</td></tr>
<tr><th id="6120">6120</th><td>      <a class="local col4 ref" href="#954Opc" title='Opc' data-ref="954Opc" data-ref-filename="954Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2MOVi16_ga_pcrel" title='llvm::ARM::t2MOVi16_ga_pcrel' data-ref="llvm::ARM::t2MOVi16_ga_pcrel" data-ref-filename="llvm..ARM..t2MOVi16_ga_pcrel">t2MOVi16_ga_pcrel</a> || <a class="local col4 ref" href="#954Opc" title='Opc' data-ref="954Opc" data-ref-filename="954Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2MOVTi16_ga_pcrel" title='llvm::ARM::t2MOVTi16_ga_pcrel' data-ref="llvm::ARM::t2MOVTi16_ga_pcrel" data-ref-filename="llvm..ARM..t2MOVTi16_ga_pcrel">t2MOVTi16_ga_pcrel</a> ||</td></tr>
<tr><th id="6121">6121</th><td>      <a class="local col4 ref" href="#954Opc" title='Opc' data-ref="954Opc" data-ref-filename="954Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2MOV_ga_pcrel" title='llvm::ARM::t2MOV_ga_pcrel' data-ref="llvm::ARM::t2MOV_ga_pcrel" data-ref-filename="llvm..ARM..t2MOV_ga_pcrel">t2MOV_ga_pcrel</a>)</td></tr>
<tr><th id="6122">6122</th><td>    <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType" data-ref-filename="llvm..outliner..InstrType">InstrType</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Illegal" title='llvm::outliner::Illegal' data-ref="llvm::outliner::Illegal" data-ref-filename="llvm..outliner..Illegal">Illegal</a>;</td></tr>
<tr><th id="6123">6123</th><td></td></tr>
<tr><th id="6124">6124</th><td>  <i>// Be conservative with ARMv8.1 MVE instructions.</i></td></tr>
<tr><th id="6125">6125</th><td>  <b>if</b> (<a class="local col4 ref" href="#954Opc" title='Opc' data-ref="954Opc" data-ref-filename="954Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2BF_LabelPseudo" title='llvm::ARM::t2BF_LabelPseudo' data-ref="llvm::ARM::t2BF_LabelPseudo" data-ref-filename="llvm..ARM..t2BF_LabelPseudo">t2BF_LabelPseudo</a> || <a class="local col4 ref" href="#954Opc" title='Opc' data-ref="954Opc" data-ref-filename="954Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2DoLoopStart" title='llvm::ARM::t2DoLoopStart' data-ref="llvm::ARM::t2DoLoopStart" data-ref-filename="llvm..ARM..t2DoLoopStart">t2DoLoopStart</a> ||</td></tr>
<tr><th id="6126">6126</th><td>      <a class="local col4 ref" href="#954Opc" title='Opc' data-ref="954Opc" data-ref-filename="954Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2DoLoopStartTP" title='llvm::ARM::t2DoLoopStartTP' data-ref="llvm::ARM::t2DoLoopStartTP" data-ref-filename="llvm..ARM..t2DoLoopStartTP">t2DoLoopStartTP</a> || <a class="local col4 ref" href="#954Opc" title='Opc' data-ref="954Opc" data-ref-filename="954Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2WhileLoopStart" title='llvm::ARM::t2WhileLoopStart' data-ref="llvm::ARM::t2WhileLoopStart" data-ref-filename="llvm..ARM..t2WhileLoopStart">t2WhileLoopStart</a> ||</td></tr>
<tr><th id="6127">6127</th><td>      <a class="local col4 ref" href="#954Opc" title='Opc' data-ref="954Opc" data-ref-filename="954Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LoopDec" title='llvm::ARM::t2LoopDec' data-ref="llvm::ARM::t2LoopDec" data-ref-filename="llvm..ARM..t2LoopDec">t2LoopDec</a> || <a class="local col4 ref" href="#954Opc" title='Opc' data-ref="954Opc" data-ref-filename="954Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LoopEnd" title='llvm::ARM::t2LoopEnd' data-ref="llvm::ARM::t2LoopEnd" data-ref-filename="llvm..ARM..t2LoopEnd">t2LoopEnd</a> ||</td></tr>
<tr><th id="6128">6128</th><td>      <a class="local col4 ref" href="#954Opc" title='Opc' data-ref="954Opc" data-ref-filename="954Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LoopEndDec" title='llvm::ARM::t2LoopEndDec' data-ref="llvm::ARM::t2LoopEndDec" data-ref-filename="llvm..ARM..t2LoopEndDec">t2LoopEndDec</a>)</td></tr>
<tr><th id="6129">6129</th><td>    <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType" data-ref-filename="llvm..outliner..InstrType">InstrType</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Illegal" title='llvm::outliner::Illegal' data-ref="llvm::outliner::Illegal" data-ref-filename="llvm..outliner..Illegal">Illegal</a>;</td></tr>
<tr><th id="6130">6130</th><td></td></tr>
<tr><th id="6131">6131</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col5 decl" id="955MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="955MCID" data-ref-filename="955MCID">MCID</dfn> = <a class="local col2 ref" href="#952MI" title='MI' data-ref="952MI" data-ref-filename="952MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="6132">6132</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="956MIFlags" title='MIFlags' data-type='uint64_t' data-ref="956MIFlags" data-ref-filename="956MIFlags">MIFlags</dfn> = <a class="local col5 ref" href="#955MCID" title='MCID' data-ref="955MCID" data-ref-filename="955MCID">MCID</a>.<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a>;</td></tr>
<tr><th id="6133">6133</th><td>  <b>if</b> ((<a class="local col6 ref" href="#956MIFlags" title='MIFlags' data-ref="956MIFlags" data-ref-filename="956MIFlags">MIFlags</a> &amp; <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::DomainMask" title='llvm::ARMII::DomainMask' data-ref="llvm::ARMII::DomainMask" data-ref-filename="llvm..ARMII..DomainMask">DomainMask</a>) == <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::DomainMVE" title='llvm::ARMII::DomainMVE' data-ref="llvm::ARMII::DomainMVE" data-ref-filename="llvm..ARMII..DomainMVE">DomainMVE</a>)</td></tr>
<tr><th id="6134">6134</th><td>    <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType" data-ref-filename="llvm..outliner..InstrType">InstrType</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Illegal" title='llvm::outliner::Illegal' data-ref="llvm::outliner::Illegal" data-ref-filename="llvm..outliner..Illegal">Illegal</a>;</td></tr>
<tr><th id="6135">6135</th><td></td></tr>
<tr><th id="6136">6136</th><td>  <i>// Is this a terminator for a basic block?</i></td></tr>
<tr><th id="6137">6137</th><td>  <b>if</b> (<a class="local col2 ref" href="#952MI" title='MI' data-ref="952MI" data-ref-filename="952MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" title='llvm::MachineInstr::isTerminator' data-ref="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE">isTerminator</a>()) {</td></tr>
<tr><th id="6138">6138</th><td>    <i>// Don't outline if the branch is not unconditional.</i></td></tr>
<tr><th id="6139">6139</th><td>    <b>if</b> (<a class="virtual member fn" href="#_ZNK4llvm16ARMBaseInstrInfo12isPredicatedERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::isPredicated' data-ref="_ZNK4llvm16ARMBaseInstrInfo12isPredicatedERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo12isPredicatedERKNS_12MachineInstrE">isPredicated</a>(<a class="local col2 ref" href="#952MI" title='MI' data-ref="952MI" data-ref-filename="952MI">MI</a>))</td></tr>
<tr><th id="6140">6140</th><td>      <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType" data-ref-filename="llvm..outliner..InstrType">InstrType</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Illegal" title='llvm::outliner::Illegal' data-ref="llvm::outliner::Illegal" data-ref-filename="llvm..outliner..Illegal">Illegal</a>;</td></tr>
<tr><th id="6141">6141</th><td></td></tr>
<tr><th id="6142">6142</th><td>    <i>// Is this the end of a function?</i></td></tr>
<tr><th id="6143">6143</th><td>    <b>if</b> (<a class="local col2 ref" href="#952MI" title='MI' data-ref="952MI" data-ref-filename="952MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock10succ_emptyEv" title='llvm::MachineBasicBlock::succ_empty' data-ref="_ZNK4llvm17MachineBasicBlock10succ_emptyEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock10succ_emptyEv">succ_empty</a>())</td></tr>
<tr><th id="6144">6144</th><td>      <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType" data-ref-filename="llvm..outliner..InstrType">InstrType</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Legal" title='llvm::outliner::Legal' data-ref="llvm::outliner::Legal" data-ref-filename="llvm..outliner..Legal">Legal</a>;</td></tr>
<tr><th id="6145">6145</th><td></td></tr>
<tr><th id="6146">6146</th><td>    <i>// It's not, so don't outline it.</i></td></tr>
<tr><th id="6147">6147</th><td>    <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType" data-ref-filename="llvm..outliner..InstrType">InstrType</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Illegal" title='llvm::outliner::Illegal' data-ref="llvm::outliner::Illegal" data-ref-filename="llvm..outliner..Illegal">Illegal</a>;</td></tr>
<tr><th id="6148">6148</th><td>  }</td></tr>
<tr><th id="6149">6149</th><td></td></tr>
<tr><th id="6150">6150</th><td>  <i>// Make sure none of the operands are un-outlinable.</i></td></tr>
<tr><th id="6151">6151</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="957MOP" title='MOP' data-type='const llvm::MachineOperand &amp;' data-ref="957MOP" data-ref-filename="957MOP">MOP</dfn> : <a class="local col2 ref" href="#952MI" title='MI' data-ref="952MI" data-ref-filename="952MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv" data-ref-filename="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="6152">6152</th><td>    <b>if</b> (<a class="local col7 ref" href="#957MOP" title='MOP' data-ref="957MOP" data-ref-filename="957MOP">MOP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isCPIEv" title='llvm::MachineOperand::isCPI' data-ref="_ZNK4llvm14MachineOperand5isCPIEv" data-ref-filename="_ZNK4llvm14MachineOperand5isCPIEv">isCPI</a>() || <a class="local col7 ref" href="#957MOP" title='MOP' data-ref="957MOP" data-ref-filename="957MOP">MOP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isJTIEv" title='llvm::MachineOperand::isJTI' data-ref="_ZNK4llvm14MachineOperand5isJTIEv" data-ref-filename="_ZNK4llvm14MachineOperand5isJTIEv">isJTI</a>() || <a class="local col7 ref" href="#957MOP" title='MOP' data-ref="957MOP" data-ref-filename="957MOP">MOP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isCFIIndexEv" title='llvm::MachineOperand::isCFIIndex' data-ref="_ZNK4llvm14MachineOperand10isCFIIndexEv" data-ref-filename="_ZNK4llvm14MachineOperand10isCFIIndexEv">isCFIIndex</a>() || <a class="local col7 ref" href="#957MOP" title='MOP' data-ref="957MOP" data-ref-filename="957MOP">MOP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv" data-ref-filename="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>() ||</td></tr>
<tr><th id="6153">6153</th><td>        <a class="local col7 ref" href="#957MOP" title='MOP' data-ref="957MOP" data-ref-filename="957MOP">MOP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand13isTargetIndexEv" title='llvm::MachineOperand::isTargetIndex' data-ref="_ZNK4llvm14MachineOperand13isTargetIndexEv" data-ref-filename="_ZNK4llvm14MachineOperand13isTargetIndexEv">isTargetIndex</a>())</td></tr>
<tr><th id="6154">6154</th><td>      <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType" data-ref-filename="llvm..outliner..InstrType">InstrType</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Illegal" title='llvm::outliner::Illegal' data-ref="llvm::outliner::Illegal" data-ref-filename="llvm..outliner..Illegal">Illegal</a>;</td></tr>
<tr><th id="6155">6155</th><td>  }</td></tr>
<tr><th id="6156">6156</th><td></td></tr>
<tr><th id="6157">6157</th><td>  <i>// Don't outline if link register or program counter value are used.</i></td></tr>
<tr><th id="6158">6158</th><td>  <b>if</b> (<a class="local col2 ref" href="#952MI" title='MI' data-ref="952MI" data-ref-filename="952MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">readsRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::LR" title='llvm::ARM::LR' data-ref="llvm::ARM::LR" data-ref-filename="llvm..ARM..LR">LR</a>, <a class="local col3 ref" href="#953TRI" title='TRI' data-ref="953TRI" data-ref-filename="953TRI">TRI</a>) || <a class="local col2 ref" href="#952MI" title='MI' data-ref="952MI" data-ref-filename="952MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">readsRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::PC" title='llvm::ARM::PC' data-ref="llvm::ARM::PC" data-ref-filename="llvm..ARM..PC">PC</a>, <a class="local col3 ref" href="#953TRI" title='TRI' data-ref="953TRI" data-ref-filename="953TRI">TRI</a>))</td></tr>
<tr><th id="6159">6159</th><td>    <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType" data-ref-filename="llvm..outliner..InstrType">InstrType</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Illegal" title='llvm::outliner::Illegal' data-ref="llvm::outliner::Illegal" data-ref-filename="llvm..outliner..Illegal">Illegal</a>;</td></tr>
<tr><th id="6160">6160</th><td></td></tr>
<tr><th id="6161">6161</th><td>  <b>if</b> (<a class="local col2 ref" href="#952MI" title='MI' data-ref="952MI" data-ref-filename="952MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>()) {</td></tr>
<tr><th id="6162">6162</th><td>    <i>// Get the function associated with the call.  Look at each operand and find</i></td></tr>
<tr><th id="6163">6163</th><td><i>    // the one that represents the calle and get its name.</i></td></tr>
<tr><th id="6164">6164</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function" data-ref-filename="llvm..Function">Function</a> *<dfn class="local col8 decl" id="958Callee" title='Callee' data-type='const llvm::Function *' data-ref="958Callee" data-ref-filename="958Callee">Callee</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="6165">6165</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="959MOP" title='MOP' data-type='const llvm::MachineOperand &amp;' data-ref="959MOP" data-ref-filename="959MOP">MOP</dfn> : <a class="local col2 ref" href="#952MI" title='MI' data-ref="952MI" data-ref-filename="952MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv" data-ref-filename="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="6166">6166</th><td>      <b>if</b> (<a class="local col9 ref" href="#959MOP" title='MOP' data-ref="959MOP" data-ref-filename="959MOP">MOP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8isGlobalEv" title='llvm::MachineOperand::isGlobal' data-ref="_ZNK4llvm14MachineOperand8isGlobalEv" data-ref-filename="_ZNK4llvm14MachineOperand8isGlobalEv">isGlobal</a>()) {</td></tr>
<tr><th id="6167">6167</th><td>        <a class="local col8 ref" href="#958Callee" title='Callee' data-ref="958Callee" data-ref-filename="958Callee">Callee</a> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function" data-ref-filename="llvm..Function">Function</a>&gt;(<a class="local col9 ref" href="#959MOP" title='MOP' data-ref="959MOP" data-ref-filename="959MOP">MOP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getGlobalEv" title='llvm::MachineOperand::getGlobal' data-ref="_ZNK4llvm14MachineOperand9getGlobalEv" data-ref-filename="_ZNK4llvm14MachineOperand9getGlobalEv">getGlobal</a>());</td></tr>
<tr><th id="6168">6168</th><td>        <b>break</b>;</td></tr>
<tr><th id="6169">6169</th><td>      }</td></tr>
<tr><th id="6170">6170</th><td>    }</td></tr>
<tr><th id="6171">6171</th><td></td></tr>
<tr><th id="6172">6172</th><td>    <i>// Dont't outline calls to "mcount" like functions, in particular Linux</i></td></tr>
<tr><th id="6173">6173</th><td><i>    // kernel function tracing relies on it.</i></td></tr>
<tr><th id="6174">6174</th><td>    <b>if</b> (<a class="local col8 ref" href="#958Callee" title='Callee' data-ref="958Callee" data-ref-filename="958Callee">Callee</a> &amp;&amp;</td></tr>
<tr><th id="6175">6175</th><td>        (<a class="local col8 ref" href="#958Callee" title='Callee' data-ref="958Callee" data-ref-filename="958Callee">Callee</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getNameEv" title='llvm::Value::getName' data-ref="_ZNK4llvm5Value7getNameEv" data-ref-filename="_ZNK4llvm5Value7getNameEv">getName</a>() <a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_" data-ref-filename="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"\01__gnu_mcount_nc"</q> ||</td></tr>
<tr><th id="6176">6176</th><td>         <a class="local col8 ref" href="#958Callee" title='Callee' data-ref="958Callee" data-ref-filename="958Callee">Callee</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getNameEv" title='llvm::Value::getName' data-ref="_ZNK4llvm5Value7getNameEv" data-ref-filename="_ZNK4llvm5Value7getNameEv">getName</a>() <a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_" data-ref-filename="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"\01mcount"</q> || <a class="local col8 ref" href="#958Callee" title='Callee' data-ref="958Callee" data-ref-filename="958Callee">Callee</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getNameEv" title='llvm::Value::getName' data-ref="_ZNK4llvm5Value7getNameEv" data-ref-filename="_ZNK4llvm5Value7getNameEv">getName</a>() <a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_" data-ref-filename="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"__mcount"</q>))</td></tr>
<tr><th id="6177">6177</th><td>      <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType" data-ref-filename="llvm..outliner..InstrType">InstrType</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Illegal" title='llvm::outliner::Illegal' data-ref="llvm::outliner::Illegal" data-ref-filename="llvm..outliner..Illegal">Illegal</a>;</td></tr>
<tr><th id="6178">6178</th><td></td></tr>
<tr><th id="6179">6179</th><td>    <i>// If we don't know anything about the callee, assume it depends on the</i></td></tr>
<tr><th id="6180">6180</th><td><i>    // stack layout of the caller. In that case, it's only legal to outline</i></td></tr>
<tr><th id="6181">6181</th><td><i>    // as a tail-call. Explicitly list the call instructions we know about so</i></td></tr>
<tr><th id="6182">6182</th><td><i>    // we don't get unexpected results with call pseudo-instructions.</i></td></tr>
<tr><th id="6183">6183</th><td>    <em>auto</em> <dfn class="local col0 decl" id="960UnknownCallOutlineType" title='UnknownCallOutlineType' data-type='llvm::outliner::InstrType' data-ref="960UnknownCallOutlineType" data-ref-filename="960UnknownCallOutlineType">UnknownCallOutlineType</dfn> = <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType" data-ref-filename="llvm..outliner..InstrType">InstrType</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Illegal" title='llvm::outliner::Illegal' data-ref="llvm::outliner::Illegal" data-ref-filename="llvm..outliner..Illegal">Illegal</a>;</td></tr>
<tr><th id="6184">6184</th><td>    <b>if</b> (<a class="local col4 ref" href="#954Opc" title='Opc' data-ref="954Opc" data-ref-filename="954Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::BL" title='llvm::ARM::BL' data-ref="llvm::ARM::BL" data-ref-filename="llvm..ARM..BL">BL</a> || <a class="local col4 ref" href="#954Opc" title='Opc' data-ref="954Opc" data-ref-filename="954Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tBL" title='llvm::ARM::tBL' data-ref="llvm::ARM::tBL" data-ref-filename="llvm..ARM..tBL">tBL</a> || <a class="local col4 ref" href="#954Opc" title='Opc' data-ref="954Opc" data-ref-filename="954Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::BLX" title='llvm::ARM::BLX' data-ref="llvm::ARM::BLX" data-ref-filename="llvm..ARM..BLX">BLX</a> ||</td></tr>
<tr><th id="6185">6185</th><td>        <a class="local col4 ref" href="#954Opc" title='Opc' data-ref="954Opc" data-ref-filename="954Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::BLX_noip" title='llvm::ARM::BLX_noip' data-ref="llvm::ARM::BLX_noip" data-ref-filename="llvm..ARM..BLX_noip">BLX_noip</a> || <a class="local col4 ref" href="#954Opc" title='Opc' data-ref="954Opc" data-ref-filename="954Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tBLXr" title='llvm::ARM::tBLXr' data-ref="llvm::ARM::tBLXr" data-ref-filename="llvm..ARM..tBLXr">tBLXr</a> || <a class="local col4 ref" href="#954Opc" title='Opc' data-ref="954Opc" data-ref-filename="954Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tBLXr_noip" title='llvm::ARM::tBLXr_noip' data-ref="llvm::ARM::tBLXr_noip" data-ref-filename="llvm..ARM..tBLXr_noip">tBLXr_noip</a> ||</td></tr>
<tr><th id="6186">6186</th><td>        <a class="local col4 ref" href="#954Opc" title='Opc' data-ref="954Opc" data-ref-filename="954Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tBLXi" title='llvm::ARM::tBLXi' data-ref="llvm::ARM::tBLXi" data-ref-filename="llvm..ARM..tBLXi">tBLXi</a>)</td></tr>
<tr><th id="6187">6187</th><td>      <a class="local col0 ref" href="#960UnknownCallOutlineType" title='UnknownCallOutlineType' data-ref="960UnknownCallOutlineType" data-ref-filename="960UnknownCallOutlineType">UnknownCallOutlineType</a> = <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType" data-ref-filename="llvm..outliner..InstrType">InstrType</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::LegalTerminator" title='llvm::outliner::LegalTerminator' data-ref="llvm::outliner::LegalTerminator" data-ref-filename="llvm..outliner..LegalTerminator">LegalTerminator</a>;</td></tr>
<tr><th id="6188">6188</th><td></td></tr>
<tr><th id="6189">6189</th><td>    <b>if</b> (!<a class="local col8 ref" href="#958Callee" title='Callee' data-ref="958Callee" data-ref-filename="958Callee">Callee</a>)</td></tr>
<tr><th id="6190">6190</th><td>      <b>return</b> <a class="local col0 ref" href="#960UnknownCallOutlineType" title='UnknownCallOutlineType' data-ref="960UnknownCallOutlineType" data-ref-filename="960UnknownCallOutlineType">UnknownCallOutlineType</a>;</td></tr>
<tr><th id="6191">6191</th><td></td></tr>
<tr><th id="6192">6192</th><td>    <i>// We have a function we have information about.  Check if it's something we</i></td></tr>
<tr><th id="6193">6193</th><td><i>    // can safely outline.</i></td></tr>
<tr><th id="6194">6194</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col1 decl" id="961MF" title='MF' data-type='llvm::MachineFunction *' data-ref="961MF" data-ref-filename="961MF">MF</dfn> = <a class="local col2 ref" href="#952MI" title='MI' data-ref="952MI" data-ref-filename="952MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="6195">6195</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col2 decl" id="962CalleeMF" title='CalleeMF' data-type='llvm::MachineFunction *' data-ref="962CalleeMF" data-ref-filename="962CalleeMF">CalleeMF</dfn> = <a class="local col1 ref" href="#961MF" title='MF' data-ref="961MF" data-ref-filename="961MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction6getMMIEv" title='llvm::MachineFunction::getMMI' data-ref="_ZNK4llvm15MachineFunction6getMMIEv" data-ref-filename="_ZNK4llvm15MachineFunction6getMMIEv">getMMI</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/MachineModuleInfo.h.html#_ZNK4llvm17MachineModuleInfo18getMachineFunctionERKNS_8FunctionE" title='llvm::MachineModuleInfo::getMachineFunction' data-ref="_ZNK4llvm17MachineModuleInfo18getMachineFunctionERKNS_8FunctionE" data-ref-filename="_ZNK4llvm17MachineModuleInfo18getMachineFunctionERKNS_8FunctionE">getMachineFunction</a>(*<a class="local col8 ref" href="#958Callee" title='Callee' data-ref="958Callee" data-ref-filename="958Callee">Callee</a>);</td></tr>
<tr><th id="6196">6196</th><td></td></tr>
<tr><th id="6197">6197</th><td>    <i>// We don't know what's going on with the callee at all.  Don't touch it.</i></td></tr>
<tr><th id="6198">6198</th><td>    <b>if</b> (!<a class="local col2 ref" href="#962CalleeMF" title='CalleeMF' data-ref="962CalleeMF" data-ref-filename="962CalleeMF">CalleeMF</a>)</td></tr>
<tr><th id="6199">6199</th><td>      <b>return</b> <a class="local col0 ref" href="#960UnknownCallOutlineType" title='UnknownCallOutlineType' data-ref="960UnknownCallOutlineType" data-ref-filename="960UnknownCallOutlineType">UnknownCallOutlineType</a>;</td></tr>
<tr><th id="6200">6200</th><td></td></tr>
<tr><th id="6201">6201</th><td>    <i>// Check if we know anything about the callee saves on the function. If we</i></td></tr>
<tr><th id="6202">6202</th><td><i>    // don't, then don't touch it, since that implies that we haven't computed</i></td></tr>
<tr><th id="6203">6203</th><td><i>    // anything about its stack frame yet.</i></td></tr>
<tr><th id="6204">6204</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" data-ref-filename="llvm..MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col3 decl" id="963MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="963MFI" data-ref-filename="963MFI">MFI</dfn> = <a class="local col2 ref" href="#962CalleeMF" title='CalleeMF' data-ref="962CalleeMF" data-ref-filename="962CalleeMF">CalleeMF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv" data-ref-filename="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="6205">6205</th><td>    <b>if</b> (!<a class="local col3 ref" href="#963MFI" title='MFI' data-ref="963MFI" data-ref-filename="963MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo22isCalleeSavedInfoValidEv" title='llvm::MachineFrameInfo::isCalleeSavedInfoValid' data-ref="_ZNK4llvm16MachineFrameInfo22isCalleeSavedInfoValidEv" data-ref-filename="_ZNK4llvm16MachineFrameInfo22isCalleeSavedInfoValidEv">isCalleeSavedInfoValid</a>() || <a class="local col3 ref" href="#963MFI" title='MFI' data-ref="963MFI" data-ref-filename="963MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo12getStackSizeEv" title='llvm::MachineFrameInfo::getStackSize' data-ref="_ZNK4llvm16MachineFrameInfo12getStackSizeEv" data-ref-filename="_ZNK4llvm16MachineFrameInfo12getStackSizeEv">getStackSize</a>() &gt; <var>0</var> ||</td></tr>
<tr><th id="6206">6206</th><td>        <a class="local col3 ref" href="#963MFI" title='MFI' data-ref="963MFI" data-ref-filename="963MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo13getNumObjectsEv" title='llvm::MachineFrameInfo::getNumObjects' data-ref="_ZNK4llvm16MachineFrameInfo13getNumObjectsEv" data-ref-filename="_ZNK4llvm16MachineFrameInfo13getNumObjectsEv">getNumObjects</a>() &gt; <var>0</var>)</td></tr>
<tr><th id="6207">6207</th><td>      <b>return</b> <a class="local col0 ref" href="#960UnknownCallOutlineType" title='UnknownCallOutlineType' data-ref="960UnknownCallOutlineType" data-ref-filename="960UnknownCallOutlineType">UnknownCallOutlineType</a>;</td></tr>
<tr><th id="6208">6208</th><td></td></tr>
<tr><th id="6209">6209</th><td>    <i>// At this point, we can say that CalleeMF ought to not pass anything on the</i></td></tr>
<tr><th id="6210">6210</th><td><i>    // stack. Therefore, we can outline it.</i></td></tr>
<tr><th id="6211">6211</th><td>    <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType" data-ref-filename="llvm..outliner..InstrType">InstrType</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Legal" title='llvm::outliner::Legal' data-ref="llvm::outliner::Legal" data-ref-filename="llvm..outliner..Legal">Legal</a>;</td></tr>
<tr><th id="6212">6212</th><td>  }</td></tr>
<tr><th id="6213">6213</th><td></td></tr>
<tr><th id="6214">6214</th><td>  <i>// Since calls are handled, don't touch LR or PC</i></td></tr>
<tr><th id="6215">6215</th><td>  <b>if</b> (<a class="local col2 ref" href="#952MI" title='MI' data-ref="952MI" data-ref-filename="952MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::modifiesRegister' data-ref="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">modifiesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::LR" title='llvm::ARM::LR' data-ref="llvm::ARM::LR" data-ref-filename="llvm..ARM..LR">LR</a>, <a class="local col3 ref" href="#953TRI" title='TRI' data-ref="953TRI" data-ref-filename="953TRI">TRI</a>) || <a class="local col2 ref" href="#952MI" title='MI' data-ref="952MI" data-ref-filename="952MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::modifiesRegister' data-ref="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">modifiesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::PC" title='llvm::ARM::PC' data-ref="llvm::ARM::PC" data-ref-filename="llvm..ARM..PC">PC</a>, <a class="local col3 ref" href="#953TRI" title='TRI' data-ref="953TRI" data-ref-filename="953TRI">TRI</a>))</td></tr>
<tr><th id="6216">6216</th><td>    <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType" data-ref-filename="llvm..outliner..InstrType">InstrType</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Illegal" title='llvm::outliner::Illegal' data-ref="llvm::outliner::Illegal" data-ref-filename="llvm..outliner..Illegal">Illegal</a>;</td></tr>
<tr><th id="6217">6217</th><td></td></tr>
<tr><th id="6218">6218</th><td>  <i>// Does this use the stack?</i></td></tr>
<tr><th id="6219">6219</th><td>  <b>if</b> (<a class="local col2 ref" href="#952MI" title='MI' data-ref="952MI" data-ref-filename="952MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::modifiesRegister' data-ref="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">modifiesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::SP" title='llvm::ARM::SP' data-ref="llvm::ARM::SP" data-ref-filename="llvm..ARM..SP">SP</a>, <a class="local col3 ref" href="#953TRI" title='TRI' data-ref="953TRI" data-ref-filename="953TRI">TRI</a>) || <a class="local col2 ref" href="#952MI" title='MI' data-ref="952MI" data-ref-filename="952MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">readsRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::SP" title='llvm::ARM::SP' data-ref="llvm::ARM::SP" data-ref-filename="llvm..ARM..SP">SP</a>, <a class="local col3 ref" href="#953TRI" title='TRI' data-ref="953TRI" data-ref-filename="953TRI">TRI</a>)) {</td></tr>
<tr><th id="6220">6220</th><td>    <i>// True if there is no chance that any outlined candidate from this range</i></td></tr>
<tr><th id="6221">6221</th><td><i>    // could require stack fixups. That is, both</i></td></tr>
<tr><th id="6222">6222</th><td><i>    // * LR is available in the range (No save/restore around call)</i></td></tr>
<tr><th id="6223">6223</th><td><i>    // * The range doesn't include calls (No save/restore in outlined frame)</i></td></tr>
<tr><th id="6224">6224</th><td><i>    // are true.</i></td></tr>
<tr><th id="6225">6225</th><td><i>    // FIXME: This is very restrictive; the flags check the whole block,</i></td></tr>
<tr><th id="6226">6226</th><td><i>    // not just the bit we will try to outline.</i></td></tr>
<tr><th id="6227">6227</th><td>    <em>bool</em> <dfn class="local col4 decl" id="964MightNeedStackFixUp" title='MightNeedStackFixUp' data-type='bool' data-ref="964MightNeedStackFixUp" data-ref-filename="964MightNeedStackFixUp">MightNeedStackFixUp</dfn> =</td></tr>
<tr><th id="6228">6228</th><td>        (<a class="local col1 ref" href="#951Flags" title='Flags' data-ref="951Flags" data-ref-filename="951Flags">Flags</a> &amp; (<a class="type" href="#MachineOutlinerMBBFlags" title='MachineOutlinerMBBFlags' data-ref="MachineOutlinerMBBFlags" data-ref-filename="MachineOutlinerMBBFlags">MachineOutlinerMBBFlags</a>::<a class="enum" href="#LRUnavailableSomewhere" title='LRUnavailableSomewhere' data-ref="LRUnavailableSomewhere" data-ref-filename="LRUnavailableSomewhere">LRUnavailableSomewhere</a> |</td></tr>
<tr><th id="6229">6229</th><td>                  <a class="type" href="#MachineOutlinerMBBFlags" title='MachineOutlinerMBBFlags' data-ref="MachineOutlinerMBBFlags" data-ref-filename="MachineOutlinerMBBFlags">MachineOutlinerMBBFlags</a>::<a class="enum" href="#HasCalls" title='HasCalls' data-ref="HasCalls" data-ref-filename="HasCalls">HasCalls</a>));</td></tr>
<tr><th id="6230">6230</th><td></td></tr>
<tr><th id="6231">6231</th><td>    <b>if</b> (!<a class="local col4 ref" href="#964MightNeedStackFixUp" title='MightNeedStackFixUp' data-ref="964MightNeedStackFixUp" data-ref-filename="964MightNeedStackFixUp">MightNeedStackFixUp</a>)</td></tr>
<tr><th id="6232">6232</th><td>      <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType" data-ref-filename="llvm..outliner..InstrType">InstrType</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Legal" title='llvm::outliner::Legal' data-ref="llvm::outliner::Legal" data-ref-filename="llvm..outliner..Legal">Legal</a>;</td></tr>
<tr><th id="6233">6233</th><td></td></tr>
<tr><th id="6234">6234</th><td>    <i>// Any modification of SP will break our code to save/restore LR.</i></td></tr>
<tr><th id="6235">6235</th><td><i>    // FIXME: We could handle some instructions which add a constant offset to</i></td></tr>
<tr><th id="6236">6236</th><td><i>    // SP, with a bit more work.</i></td></tr>
<tr><th id="6237">6237</th><td>    <b>if</b> (<a class="local col2 ref" href="#952MI" title='MI' data-ref="952MI" data-ref-filename="952MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::modifiesRegister' data-ref="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">modifiesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::SP" title='llvm::ARM::SP' data-ref="llvm::ARM::SP" data-ref-filename="llvm..ARM..SP">SP</a>, <a class="local col3 ref" href="#953TRI" title='TRI' data-ref="953TRI" data-ref-filename="953TRI">TRI</a>))</td></tr>
<tr><th id="6238">6238</th><td>      <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType" data-ref-filename="llvm..outliner..InstrType">InstrType</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Illegal" title='llvm::outliner::Illegal' data-ref="llvm::outliner::Illegal" data-ref-filename="llvm..outliner..Illegal">Illegal</a>;</td></tr>
<tr><th id="6239">6239</th><td></td></tr>
<tr><th id="6240">6240</th><td>    <i>// At this point, we have a stack instruction that we might need to fix up.</i></td></tr>
<tr><th id="6241">6241</th><td><i>    // up. We'll handle it if it's a load or store.</i></td></tr>
<tr><th id="6242">6242</th><td>    <b>if</b> (<a class="member fn" href="#_ZNK4llvm16ARMBaseInstrInfo25checkAndUpdateStackOffsetEPNS_12MachineInstrElb" title='llvm::ARMBaseInstrInfo::checkAndUpdateStackOffset' data-ref="_ZNK4llvm16ARMBaseInstrInfo25checkAndUpdateStackOffsetEPNS_12MachineInstrElb" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo25checkAndUpdateStackOffsetEPNS_12MachineInstrElb">checkAndUpdateStackOffset</a>(&amp;<a class="local col2 ref" href="#952MI" title='MI' data-ref="952MI" data-ref-filename="952MI">MI</a>, <a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget17getStackAlignmentEv" title='llvm::ARMSubtarget::getStackAlignment' data-ref="_ZNK4llvm12ARMSubtarget17getStackAlignmentEv" data-ref-filename="_ZNK4llvm12ARMSubtarget17getStackAlignmentEv">getStackAlignment</a>().<a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZNK4llvm5Align5valueEv" title='llvm::Align::value' data-ref="_ZNK4llvm5Align5valueEv" data-ref-filename="_ZNK4llvm5Align5valueEv">value</a>(),</td></tr>
<tr><th id="6243">6243</th><td>                                  <b>false</b>))</td></tr>
<tr><th id="6244">6244</th><td>      <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType" data-ref-filename="llvm..outliner..InstrType">InstrType</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Legal" title='llvm::outliner::Legal' data-ref="llvm::outliner::Legal" data-ref-filename="llvm..outliner..Legal">Legal</a>;</td></tr>
<tr><th id="6245">6245</th><td></td></tr>
<tr><th id="6246">6246</th><td>    <i>// We can't fix it up, so don't outline it.</i></td></tr>
<tr><th id="6247">6247</th><td>    <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType" data-ref-filename="llvm..outliner..InstrType">InstrType</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Illegal" title='llvm::outliner::Illegal' data-ref="llvm::outliner::Illegal" data-ref-filename="llvm..outliner..Illegal">Illegal</a>;</td></tr>
<tr><th id="6248">6248</th><td>  }</td></tr>
<tr><th id="6249">6249</th><td></td></tr>
<tr><th id="6250">6250</th><td>  <i>// Be conservative with IT blocks.</i></td></tr>
<tr><th id="6251">6251</th><td>  <b>if</b> (<a class="local col2 ref" href="#952MI" title='MI' data-ref="952MI" data-ref-filename="952MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">readsRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::ITSTATE" title='llvm::ARM::ITSTATE' data-ref="llvm::ARM::ITSTATE" data-ref-filename="llvm..ARM..ITSTATE">ITSTATE</a>, <a class="local col3 ref" href="#953TRI" title='TRI' data-ref="953TRI" data-ref-filename="953TRI">TRI</a>) ||</td></tr>
<tr><th id="6252">6252</th><td>      <a class="local col2 ref" href="#952MI" title='MI' data-ref="952MI" data-ref-filename="952MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::modifiesRegister' data-ref="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">modifiesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::ITSTATE" title='llvm::ARM::ITSTATE' data-ref="llvm::ARM::ITSTATE" data-ref-filename="llvm..ARM..ITSTATE">ITSTATE</a>, <a class="local col3 ref" href="#953TRI" title='TRI' data-ref="953TRI" data-ref-filename="953TRI">TRI</a>))</td></tr>
<tr><th id="6253">6253</th><td>    <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType" data-ref-filename="llvm..outliner..InstrType">InstrType</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Illegal" title='llvm::outliner::Illegal' data-ref="llvm::outliner::Illegal" data-ref-filename="llvm..outliner..Illegal">Illegal</a>;</td></tr>
<tr><th id="6254">6254</th><td></td></tr>
<tr><th id="6255">6255</th><td>  <i>// Don't outline positions.</i></td></tr>
<tr><th id="6256">6256</th><td>  <b>if</b> (<a class="local col2 ref" href="#952MI" title='MI' data-ref="952MI" data-ref-filename="952MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isPositionEv" title='llvm::MachineInstr::isPosition' data-ref="_ZNK4llvm12MachineInstr10isPositionEv" data-ref-filename="_ZNK4llvm12MachineInstr10isPositionEv">isPosition</a>())</td></tr>
<tr><th id="6257">6257</th><td>    <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType" data-ref-filename="llvm..outliner..InstrType">InstrType</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Illegal" title='llvm::outliner::Illegal' data-ref="llvm::outliner::Illegal" data-ref-filename="llvm..outliner..Illegal">Illegal</a>;</td></tr>
<tr><th id="6258">6258</th><td></td></tr>
<tr><th id="6259">6259</th><td>  <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType" data-ref-filename="llvm..outliner..InstrType">InstrType</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Legal" title='llvm::outliner::Legal' data-ref="llvm::outliner::Legal" data-ref-filename="llvm..outliner..Legal">Legal</a>;</td></tr>
<tr><th id="6260">6260</th><td>}</td></tr>
<tr><th id="6261">6261</th><td></td></tr>
<tr><th id="6262">6262</th><td><em>void</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo16fixupPostOutlineERNS_17MachineBasicBlockE" title='llvm::ARMBaseInstrInfo::fixupPostOutline' data-ref="_ZNK4llvm16ARMBaseInstrInfo16fixupPostOutlineERNS_17MachineBasicBlockE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo16fixupPostOutlineERNS_17MachineBasicBlockE">fixupPostOutline</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="965MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="965MBB" data-ref-filename="965MBB">MBB</dfn>) <em>const</em> {</td></tr>
<tr><th id="6263">6263</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="966MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="966MI" data-ref-filename="966MI">MI</dfn> : <a class="local col5 ref" href="#965MBB" title='MBB' data-ref="965MBB" data-ref-filename="965MBB">MBB</a>) {</td></tr>
<tr><th id="6264">6264</th><td>    <a class="member fn" href="#_ZNK4llvm16ARMBaseInstrInfo25checkAndUpdateStackOffsetEPNS_12MachineInstrElb" title='llvm::ARMBaseInstrInfo::checkAndUpdateStackOffset' data-ref="_ZNK4llvm16ARMBaseInstrInfo25checkAndUpdateStackOffsetEPNS_12MachineInstrElb" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo25checkAndUpdateStackOffsetEPNS_12MachineInstrElb">checkAndUpdateStackOffset</a>(&amp;<a class="local col6 ref" href="#966MI" title='MI' data-ref="966MI" data-ref-filename="966MI">MI</a>, <a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget17getStackAlignmentEv" title='llvm::ARMSubtarget::getStackAlignment' data-ref="_ZNK4llvm12ARMSubtarget17getStackAlignmentEv" data-ref-filename="_ZNK4llvm12ARMSubtarget17getStackAlignmentEv">getStackAlignment</a>().<a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZNK4llvm5Align5valueEv" title='llvm::Align::value' data-ref="_ZNK4llvm5Align5valueEv" data-ref-filename="_ZNK4llvm5Align5valueEv">value</a>(), <b>true</b>);</td></tr>
<tr><th id="6265">6265</th><td>  }</td></tr>
<tr><th id="6266">6266</th><td>}</td></tr>
<tr><th id="6267">6267</th><td></td></tr>
<tr><th id="6268">6268</th><td><em>void</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo13saveLROnStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::ARMBaseInstrInfo::saveLROnStack' data-ref="_ZNK4llvm16ARMBaseInstrInfo13saveLROnStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo13saveLROnStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">saveLROnStack</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="967MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="967MBB" data-ref-filename="967MBB">MBB</dfn>,</td></tr>
<tr><th id="6269">6269</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col8 decl" id="968It" title='It' data-type='MachineBasicBlock::iterator' data-ref="968It" data-ref-filename="968It">It</dfn>) <em>const</em> {</td></tr>
<tr><th id="6270">6270</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="969Opc" title='Opc' data-type='unsigned int' data-ref="969Opc" data-ref-filename="969Opc">Opc</dfn> = <a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7isThumbEv" title='llvm::ARMSubtarget::isThumb' data-ref="_ZNK4llvm12ARMSubtarget7isThumbEv" data-ref-filename="_ZNK4llvm12ARMSubtarget7isThumbEv">isThumb</a>() ? <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2STR_PRE" title='llvm::ARM::t2STR_PRE' data-ref="llvm::ARM::t2STR_PRE" data-ref-filename="llvm..ARM..t2STR_PRE">t2STR_PRE</a> : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::STR_PRE_IMM" title='llvm::ARM::STR_PRE_IMM' data-ref="llvm::ARM::STR_PRE_IMM" data-ref-filename="llvm..ARM..STR_PRE_IMM">STR_PRE_IMM</a>;</td></tr>
<tr><th id="6271">6271</th><td>  <em>int</em> <dfn class="local col0 decl" id="970Align" title='Align' data-type='int' data-ref="970Align" data-ref-filename="970Align">Align</dfn> = -<a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget17getStackAlignmentEv" title='llvm::ARMSubtarget::getStackAlignment' data-ref="_ZNK4llvm12ARMSubtarget17getStackAlignmentEv" data-ref-filename="_ZNK4llvm12ARMSubtarget17getStackAlignmentEv">getStackAlignment</a>().<a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZNK4llvm5Align5valueEv" title='llvm::Align::value' data-ref="_ZNK4llvm5Align5valueEv" data-ref-filename="_ZNK4llvm5Align5valueEv">value</a>();</td></tr>
<tr><th id="6272">6272</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#967MBB" title='MBB' data-ref="967MBB" data-ref-filename="967MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#968It" title='It' data-ref="968It" data-ref-filename="968It">It</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#969Opc" title='Opc' data-ref="969Opc" data-ref-filename="969Opc">Opc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::SP" title='llvm::ARM::SP' data-ref="llvm::ARM::SP" data-ref-filename="llvm..ARM..SP">SP</a>)</td></tr>
<tr><th id="6273">6273</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::LR" title='llvm::ARM::LR' data-ref="llvm::ARM::LR" data-ref-filename="llvm..ARM..LR">LR</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>)</td></tr>
<tr><th id="6274">6274</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::SP" title='llvm::ARM::SP' data-ref="llvm::ARM::SP" data-ref-filename="llvm..ARM..SP">SP</a>)</td></tr>
<tr><th id="6275">6275</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col0 ref" href="#970Align" title='Align' data-ref="970Align" data-ref-filename="970Align">Align</a>)</td></tr>
<tr><th id="6276">6276</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="6277">6277</th><td>}</td></tr>
<tr><th id="6278">6278</th><td></td></tr>
<tr><th id="6279">6279</th><td><em>void</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo23emitCFIForLRSaveOnStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::ARMBaseInstrInfo::emitCFIForLRSaveOnStack' data-ref="_ZNK4llvm16ARMBaseInstrInfo23emitCFIForLRSaveOnStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo23emitCFIForLRSaveOnStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">emitCFIForLRSaveOnStack</dfn>(</td></tr>
<tr><th id="6280">6280</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="971MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="971MBB" data-ref-filename="971MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col2 decl" id="972It" title='It' data-type='MachineBasicBlock::iterator' data-ref="972It" data-ref-filename="972It">It</dfn>) <em>const</em> {</td></tr>
<tr><th id="6281">6281</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="973MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="973MF" data-ref-filename="973MF">MF</dfn> = *<a class="local col1 ref" href="#971MBB" title='MBB' data-ref="971MBB" data-ref-filename="971MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="6282">6282</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo" data-ref-filename="llvm..MCRegisterInfo">MCRegisterInfo</a> *<dfn class="local col4 decl" id="974MRI" title='MRI' data-type='const llvm::MCRegisterInfo *' data-ref="974MRI" data-ref-filename="974MRI">MRI</dfn> = <a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="virtual ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget15getRegisterInfoEv" title='llvm::ARMSubtarget::getRegisterInfo' data-ref="_ZNK4llvm12ARMSubtarget15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12ARMSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="6283">6283</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="975DwarfLR" title='DwarfLR' data-type='unsigned int' data-ref="975DwarfLR" data-ref-filename="975DwarfLR">DwarfLR</dfn> = <a class="local col4 ref" href="#974MRI" title='MRI' data-ref="974MRI" data-ref-filename="974MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo14getDwarfRegNumENS_10MCRegisterEb" title='llvm::MCRegisterInfo::getDwarfRegNum' data-ref="_ZNK4llvm14MCRegisterInfo14getDwarfRegNumENS_10MCRegisterEb" data-ref-filename="_ZNK4llvm14MCRegisterInfo14getDwarfRegNumENS_10MCRegisterEb">getDwarfRegNum</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::LR" title='llvm::ARM::LR' data-ref="llvm::ARM::LR" data-ref-filename="llvm..ARM..LR">LR</a>, <b>true</b>);</td></tr>
<tr><th id="6284">6284</th><td>  <em>int</em> <dfn class="local col6 decl" id="976Align" title='Align' data-type='int' data-ref="976Align" data-ref-filename="976Align">Align</dfn> = <a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget17getStackAlignmentEv" title='llvm::ARMSubtarget::getStackAlignment' data-ref="_ZNK4llvm12ARMSubtarget17getStackAlignmentEv" data-ref-filename="_ZNK4llvm12ARMSubtarget17getStackAlignmentEv">getStackAlignment</a>().<a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZNK4llvm5Align5valueEv" title='llvm::Align::value' data-ref="_ZNK4llvm5Align5valueEv" data-ref-filename="_ZNK4llvm5Align5valueEv">value</a>();</td></tr>
<tr><th id="6285">6285</th><td>  <i>// Add a CFI saying the stack was moved down.</i></td></tr>
<tr><th id="6286">6286</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col7 decl" id="977StackPosEntry" title='StackPosEntry' data-type='int64_t' data-ref="977StackPosEntry" data-ref-filename="977StackPosEntry">StackPosEntry</dfn> =</td></tr>
<tr><th id="6287">6287</th><td>      <a class="local col3 ref" href="#973MF" title='MF' data-ref="973MF" data-ref-filename="973MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE" title='llvm::MachineFunction::addFrameInst' data-ref="_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE" data-ref-filename="_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE">addFrameInst</a>(<a class="type" href="../../../include/llvm/MC/MCDwarf.h.html#llvm::MCCFIInstruction" title='llvm::MCCFIInstruction' data-ref="llvm::MCCFIInstruction" data-ref-filename="llvm..MCCFIInstruction">MCCFIInstruction</a>::<a class="ref fn" href="../../../include/llvm/MC/MCDwarf.h.html#_ZN4llvm16MCCFIInstruction15cfiDefCfaOffsetEPNS_8MCSymbolEi" title='llvm::MCCFIInstruction::cfiDefCfaOffset' data-ref="_ZN4llvm16MCCFIInstruction15cfiDefCfaOffsetEPNS_8MCSymbolEi" data-ref-filename="_ZN4llvm16MCCFIInstruction15cfiDefCfaOffsetEPNS_8MCSymbolEi">cfiDefCfaOffset</a>(<b>nullptr</b>, <a class="local col6 ref" href="#976Align" title='Align' data-ref="976Align" data-ref-filename="976Align">Align</a>));</td></tr>
<tr><th id="6288">6288</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#971MBB" title='MBB' data-ref="971MBB" data-ref-filename="971MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#972It" title='It' data-ref="972It" data-ref-filename="972It">It</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::CFI_INSTRUCTION" title='llvm::ARM::CFI_INSTRUCTION' data-ref="llvm::ARM::CFI_INSTRUCTION" data-ref-filename="llvm..ARM..CFI_INSTRUCTION">CFI_INSTRUCTION</a>))</td></tr>
<tr><th id="6289">6289</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder11addCFIIndexEj" title='llvm::MachineInstrBuilder::addCFIIndex' data-ref="_ZNK4llvm19MachineInstrBuilder11addCFIIndexEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder11addCFIIndexEj">addCFIIndex</a>(<a class="local col7 ref" href="#977StackPosEntry" title='StackPosEntry' data-ref="977StackPosEntry" data-ref-filename="977StackPosEntry">StackPosEntry</a>)</td></tr>
<tr><th id="6290">6290</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" title='llvm::MachineInstrBuilder::setMIFlags' data-ref="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj">setMIFlags</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::FrameSetup" title='llvm::MachineInstr::FrameSetup' data-ref="llvm::MachineInstr::FrameSetup" data-ref-filename="llvm..MachineInstr..FrameSetup">FrameSetup</a>);</td></tr>
<tr><th id="6291">6291</th><td></td></tr>
<tr><th id="6292">6292</th><td>  <i>// Add a CFI saying that the LR that we want to find is now higher than</i></td></tr>
<tr><th id="6293">6293</th><td><i>  // before.</i></td></tr>
<tr><th id="6294">6294</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col8 decl" id="978LRPosEntry" title='LRPosEntry' data-type='int64_t' data-ref="978LRPosEntry" data-ref-filename="978LRPosEntry">LRPosEntry</dfn> =</td></tr>
<tr><th id="6295">6295</th><td>      <a class="local col3 ref" href="#973MF" title='MF' data-ref="973MF" data-ref-filename="973MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE" title='llvm::MachineFunction::addFrameInst' data-ref="_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE" data-ref-filename="_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE">addFrameInst</a>(<a class="type" href="../../../include/llvm/MC/MCDwarf.h.html#llvm::MCCFIInstruction" title='llvm::MCCFIInstruction' data-ref="llvm::MCCFIInstruction" data-ref-filename="llvm..MCCFIInstruction">MCCFIInstruction</a>::<a class="ref fn" href="../../../include/llvm/MC/MCDwarf.h.html#_ZN4llvm16MCCFIInstruction12createOffsetEPNS_8MCSymbolEji" title='llvm::MCCFIInstruction::createOffset' data-ref="_ZN4llvm16MCCFIInstruction12createOffsetEPNS_8MCSymbolEji" data-ref-filename="_ZN4llvm16MCCFIInstruction12createOffsetEPNS_8MCSymbolEji">createOffset</a>(<b>nullptr</b>, <a class="local col5 ref" href="#975DwarfLR" title='DwarfLR' data-ref="975DwarfLR" data-ref-filename="975DwarfLR">DwarfLR</a>, -<a class="local col6 ref" href="#976Align" title='Align' data-ref="976Align" data-ref-filename="976Align">Align</a>));</td></tr>
<tr><th id="6296">6296</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#971MBB" title='MBB' data-ref="971MBB" data-ref-filename="971MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#972It" title='It' data-ref="972It" data-ref-filename="972It">It</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::CFI_INSTRUCTION" title='llvm::ARM::CFI_INSTRUCTION' data-ref="llvm::ARM::CFI_INSTRUCTION" data-ref-filename="llvm..ARM..CFI_INSTRUCTION">CFI_INSTRUCTION</a>))</td></tr>
<tr><th id="6297">6297</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder11addCFIIndexEj" title='llvm::MachineInstrBuilder::addCFIIndex' data-ref="_ZNK4llvm19MachineInstrBuilder11addCFIIndexEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder11addCFIIndexEj">addCFIIndex</a>(<a class="local col8 ref" href="#978LRPosEntry" title='LRPosEntry' data-ref="978LRPosEntry" data-ref-filename="978LRPosEntry">LRPosEntry</a>)</td></tr>
<tr><th id="6298">6298</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" title='llvm::MachineInstrBuilder::setMIFlags' data-ref="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj">setMIFlags</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::FrameSetup" title='llvm::MachineInstr::FrameSetup' data-ref="llvm::MachineInstr::FrameSetup" data-ref-filename="llvm..MachineInstr..FrameSetup">FrameSetup</a>);</td></tr>
<tr><th id="6299">6299</th><td>}</td></tr>
<tr><th id="6300">6300</th><td></td></tr>
<tr><th id="6301">6301</th><td><em>void</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo21emitCFIForLRSaveToRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterE" title='llvm::ARMBaseInstrInfo::emitCFIForLRSaveToReg' data-ref="_ZNK4llvm16ARMBaseInstrInfo21emitCFIForLRSaveToRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo21emitCFIForLRSaveToRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterE">emitCFIForLRSaveToReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="979MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="979MBB" data-ref-filename="979MBB">MBB</dfn>,</td></tr>
<tr><th id="6302">6302</th><td>                                             <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col0 decl" id="980It" title='It' data-type='MachineBasicBlock::iterator' data-ref="980It" data-ref-filename="980It">It</dfn>,</td></tr>
<tr><th id="6303">6303</th><td>                                             <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="981Reg" title='Reg' data-type='llvm::Register' data-ref="981Reg" data-ref-filename="981Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="6304">6304</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="982MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="982MF" data-ref-filename="982MF">MF</dfn> = *<a class="local col9 ref" href="#979MBB" title='MBB' data-ref="979MBB" data-ref-filename="979MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="6305">6305</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo" data-ref-filename="llvm..MCRegisterInfo">MCRegisterInfo</a> *<dfn class="local col3 decl" id="983MRI" title='MRI' data-type='const llvm::MCRegisterInfo *' data-ref="983MRI" data-ref-filename="983MRI">MRI</dfn> = <a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="virtual ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget15getRegisterInfoEv" title='llvm::ARMSubtarget::getRegisterInfo' data-ref="_ZNK4llvm12ARMSubtarget15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12ARMSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="6306">6306</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="984DwarfLR" title='DwarfLR' data-type='unsigned int' data-ref="984DwarfLR" data-ref-filename="984DwarfLR">DwarfLR</dfn> = <a class="local col3 ref" href="#983MRI" title='MRI' data-ref="983MRI" data-ref-filename="983MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo14getDwarfRegNumENS_10MCRegisterEb" title='llvm::MCRegisterInfo::getDwarfRegNum' data-ref="_ZNK4llvm14MCRegisterInfo14getDwarfRegNumENS_10MCRegisterEb" data-ref-filename="_ZNK4llvm14MCRegisterInfo14getDwarfRegNumENS_10MCRegisterEb">getDwarfRegNum</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::LR" title='llvm::ARM::LR' data-ref="llvm::ARM::LR" data-ref-filename="llvm..ARM..LR">LR</a>, <b>true</b>);</td></tr>
<tr><th id="6307">6307</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="985DwarfReg" title='DwarfReg' data-type='unsigned int' data-ref="985DwarfReg" data-ref-filename="985DwarfReg">DwarfReg</dfn> = <a class="local col3 ref" href="#983MRI" title='MRI' data-ref="983MRI" data-ref-filename="983MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo14getDwarfRegNumENS_10MCRegisterEb" title='llvm::MCRegisterInfo::getDwarfRegNum' data-ref="_ZNK4llvm14MCRegisterInfo14getDwarfRegNumENS_10MCRegisterEb" data-ref-filename="_ZNK4llvm14MCRegisterInfo14getDwarfRegNumENS_10MCRegisterEb">getDwarfRegNum</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col1 ref" href="#981Reg" title='Reg' data-ref="981Reg" data-ref-filename="981Reg">Reg</a>, <b>true</b>);</td></tr>
<tr><th id="6308">6308</th><td></td></tr>
<tr><th id="6309">6309</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col6 decl" id="986LRPosEntry" title='LRPosEntry' data-type='int64_t' data-ref="986LRPosEntry" data-ref-filename="986LRPosEntry">LRPosEntry</dfn> = <a class="local col2 ref" href="#982MF" title='MF' data-ref="982MF" data-ref-filename="982MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE" title='llvm::MachineFunction::addFrameInst' data-ref="_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE" data-ref-filename="_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE">addFrameInst</a>(</td></tr>
<tr><th id="6310">6310</th><td>      <a class="type" href="../../../include/llvm/MC/MCDwarf.h.html#llvm::MCCFIInstruction" title='llvm::MCCFIInstruction' data-ref="llvm::MCCFIInstruction" data-ref-filename="llvm..MCCFIInstruction">MCCFIInstruction</a>::<a class="ref fn" href="../../../include/llvm/MC/MCDwarf.h.html#_ZN4llvm16MCCFIInstruction14createRegisterEPNS_8MCSymbolEjj" title='llvm::MCCFIInstruction::createRegister' data-ref="_ZN4llvm16MCCFIInstruction14createRegisterEPNS_8MCSymbolEjj" data-ref-filename="_ZN4llvm16MCCFIInstruction14createRegisterEPNS_8MCSymbolEjj">createRegister</a>(<b>nullptr</b>, <a class="local col4 ref" href="#984DwarfLR" title='DwarfLR' data-ref="984DwarfLR" data-ref-filename="984DwarfLR">DwarfLR</a>, <a class="local col5 ref" href="#985DwarfReg" title='DwarfReg' data-ref="985DwarfReg" data-ref-filename="985DwarfReg">DwarfReg</a>));</td></tr>
<tr><th id="6311">6311</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col9 ref" href="#979MBB" title='MBB' data-ref="979MBB" data-ref-filename="979MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#980It" title='It' data-ref="980It" data-ref-filename="980It">It</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::CFI_INSTRUCTION" title='llvm::ARM::CFI_INSTRUCTION' data-ref="llvm::ARM::CFI_INSTRUCTION" data-ref-filename="llvm..ARM..CFI_INSTRUCTION">CFI_INSTRUCTION</a>))</td></tr>
<tr><th id="6312">6312</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder11addCFIIndexEj" title='llvm::MachineInstrBuilder::addCFIIndex' data-ref="_ZNK4llvm19MachineInstrBuilder11addCFIIndexEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder11addCFIIndexEj">addCFIIndex</a>(<a class="local col6 ref" href="#986LRPosEntry" title='LRPosEntry' data-ref="986LRPosEntry" data-ref-filename="986LRPosEntry">LRPosEntry</a>)</td></tr>
<tr><th id="6313">6313</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" title='llvm::MachineInstrBuilder::setMIFlags' data-ref="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj">setMIFlags</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::FrameSetup" title='llvm::MachineInstr::FrameSetup' data-ref="llvm::MachineInstr::FrameSetup" data-ref-filename="llvm..MachineInstr..FrameSetup">FrameSetup</a>);</td></tr>
<tr><th id="6314">6314</th><td>}</td></tr>
<tr><th id="6315">6315</th><td></td></tr>
<tr><th id="6316">6316</th><td><em>void</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo18restoreLRFromStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::ARMBaseInstrInfo::restoreLRFromStack' data-ref="_ZNK4llvm16ARMBaseInstrInfo18restoreLRFromStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo18restoreLRFromStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">restoreLRFromStack</dfn>(</td></tr>
<tr><th id="6317">6317</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="987MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="987MBB" data-ref-filename="987MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col8 decl" id="988It" title='It' data-type='MachineBasicBlock::iterator' data-ref="988It" data-ref-filename="988It">It</dfn>) <em>const</em> {</td></tr>
<tr><th id="6318">6318</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="989Opc" title='Opc' data-type='unsigned int' data-ref="989Opc" data-ref-filename="989Opc">Opc</dfn> = <a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7isThumbEv" title='llvm::ARMSubtarget::isThumb' data-ref="_ZNK4llvm12ARMSubtarget7isThumbEv" data-ref-filename="_ZNK4llvm12ARMSubtarget7isThumbEv">isThumb</a>() ? <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDR_POST" title='llvm::ARM::t2LDR_POST' data-ref="llvm::ARM::t2LDR_POST" data-ref-filename="llvm..ARM..t2LDR_POST">t2LDR_POST</a> : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDR_POST_IMM" title='llvm::ARM::LDR_POST_IMM' data-ref="llvm::ARM::LDR_POST_IMM" data-ref-filename="llvm..ARM..LDR_POST_IMM">LDR_POST_IMM</a>;</td></tr>
<tr><th id="6319">6319</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col0 decl" id="990MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="990MIB" data-ref-filename="990MIB">MIB</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#987MBB" title='MBB' data-ref="987MBB" data-ref-filename="987MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#988It" title='It' data-ref="988It" data-ref-filename="988It">It</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#989Opc" title='Opc' data-ref="989Opc" data-ref-filename="989Opc">Opc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::LR" title='llvm::ARM::LR' data-ref="llvm::ARM::LR" data-ref-filename="llvm..ARM..LR">LR</a>)</td></tr>
<tr><th id="6320">6320</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::SP" title='llvm::ARM::SP' data-ref="llvm::ARM::SP" data-ref-filename="llvm..ARM..SP">SP</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a>)</td></tr>
<tr><th id="6321">6321</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::SP" title='llvm::ARM::SP' data-ref="llvm::ARM::SP" data-ref-filename="llvm..ARM..SP">SP</a>);</td></tr>
<tr><th id="6322">6322</th><td>  <b>if</b> (!<a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7isThumbEv" title='llvm::ARMSubtarget::isThumb' data-ref="_ZNK4llvm12ARMSubtarget7isThumbEv" data-ref-filename="_ZNK4llvm12ARMSubtarget7isThumbEv">isThumb</a>())</td></tr>
<tr><th id="6323">6323</th><td>    <a class="local col0 ref" href="#990MIB" title='MIB' data-ref="990MIB" data-ref-filename="990MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><var>0</var>);</td></tr>
<tr><th id="6324">6324</th><td>  <a class="local col0 ref" href="#990MIB" title='MIB' data-ref="990MIB" data-ref-filename="990MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget17getStackAlignmentEv" title='llvm::ARMSubtarget::getStackAlignment' data-ref="_ZNK4llvm12ARMSubtarget17getStackAlignmentEv" data-ref-filename="_ZNK4llvm12ARMSubtarget17getStackAlignmentEv">getStackAlignment</a>().<a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZNK4llvm5Align5valueEv" title='llvm::Align::value' data-ref="_ZNK4llvm5Align5valueEv" data-ref-filename="_ZNK4llvm5Align5valueEv">value</a>()).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="6325">6325</th><td>}</td></tr>
<tr><th id="6326">6326</th><td></td></tr>
<tr><th id="6327">6327</th><td><em>void</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo28emitCFIForLRRestoreFromStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::ARMBaseInstrInfo::emitCFIForLRRestoreFromStack' data-ref="_ZNK4llvm16ARMBaseInstrInfo28emitCFIForLRRestoreFromStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo28emitCFIForLRRestoreFromStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">emitCFIForLRRestoreFromStack</dfn>(</td></tr>
<tr><th id="6328">6328</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="991MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="991MBB" data-ref-filename="991MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col2 decl" id="992It" title='It' data-type='MachineBasicBlock::iterator' data-ref="992It" data-ref-filename="992It">It</dfn>) <em>const</em> {</td></tr>
<tr><th id="6329">6329</th><td>  <i>// Now stack has moved back up...</i></td></tr>
<tr><th id="6330">6330</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="993MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="993MF" data-ref-filename="993MF">MF</dfn> = *<a class="local col1 ref" href="#991MBB" title='MBB' data-ref="991MBB" data-ref-filename="991MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="6331">6331</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo" data-ref-filename="llvm..MCRegisterInfo">MCRegisterInfo</a> *<dfn class="local col4 decl" id="994MRI" title='MRI' data-type='const llvm::MCRegisterInfo *' data-ref="994MRI" data-ref-filename="994MRI">MRI</dfn> = <a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="virtual ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget15getRegisterInfoEv" title='llvm::ARMSubtarget::getRegisterInfo' data-ref="_ZNK4llvm12ARMSubtarget15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12ARMSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="6332">6332</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="995DwarfLR" title='DwarfLR' data-type='unsigned int' data-ref="995DwarfLR" data-ref-filename="995DwarfLR">DwarfLR</dfn> = <a class="local col4 ref" href="#994MRI" title='MRI' data-ref="994MRI" data-ref-filename="994MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo14getDwarfRegNumENS_10MCRegisterEb" title='llvm::MCRegisterInfo::getDwarfRegNum' data-ref="_ZNK4llvm14MCRegisterInfo14getDwarfRegNumENS_10MCRegisterEb" data-ref-filename="_ZNK4llvm14MCRegisterInfo14getDwarfRegNumENS_10MCRegisterEb">getDwarfRegNum</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::LR" title='llvm::ARM::LR' data-ref="llvm::ARM::LR" data-ref-filename="llvm..ARM..LR">LR</a>, <b>true</b>);</td></tr>
<tr><th id="6333">6333</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col6 decl" id="996StackPosEntry" title='StackPosEntry' data-type='int64_t' data-ref="996StackPosEntry" data-ref-filename="996StackPosEntry">StackPosEntry</dfn> =</td></tr>
<tr><th id="6334">6334</th><td>      <a class="local col3 ref" href="#993MF" title='MF' data-ref="993MF" data-ref-filename="993MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE" title='llvm::MachineFunction::addFrameInst' data-ref="_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE" data-ref-filename="_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE">addFrameInst</a>(<a class="type" href="../../../include/llvm/MC/MCDwarf.h.html#llvm::MCCFIInstruction" title='llvm::MCCFIInstruction' data-ref="llvm::MCCFIInstruction" data-ref-filename="llvm..MCCFIInstruction">MCCFIInstruction</a>::<a class="ref fn" href="../../../include/llvm/MC/MCDwarf.h.html#_ZN4llvm16MCCFIInstruction15cfiDefCfaOffsetEPNS_8MCSymbolEi" title='llvm::MCCFIInstruction::cfiDefCfaOffset' data-ref="_ZN4llvm16MCCFIInstruction15cfiDefCfaOffsetEPNS_8MCSymbolEi" data-ref-filename="_ZN4llvm16MCCFIInstruction15cfiDefCfaOffsetEPNS_8MCSymbolEi">cfiDefCfaOffset</a>(<b>nullptr</b>, <var>0</var>));</td></tr>
<tr><th id="6335">6335</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#991MBB" title='MBB' data-ref="991MBB" data-ref-filename="991MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#992It" title='It' data-ref="992It" data-ref-filename="992It">It</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::CFI_INSTRUCTION" title='llvm::ARM::CFI_INSTRUCTION' data-ref="llvm::ARM::CFI_INSTRUCTION" data-ref-filename="llvm..ARM..CFI_INSTRUCTION">CFI_INSTRUCTION</a>))</td></tr>
<tr><th id="6336">6336</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder11addCFIIndexEj" title='llvm::MachineInstrBuilder::addCFIIndex' data-ref="_ZNK4llvm19MachineInstrBuilder11addCFIIndexEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder11addCFIIndexEj">addCFIIndex</a>(<a class="local col6 ref" href="#996StackPosEntry" title='StackPosEntry' data-ref="996StackPosEntry" data-ref-filename="996StackPosEntry">StackPosEntry</a>)</td></tr>
<tr><th id="6337">6337</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" title='llvm::MachineInstrBuilder::setMIFlags' data-ref="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj">setMIFlags</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::FrameDestroy" title='llvm::MachineInstr::FrameDestroy' data-ref="llvm::MachineInstr::FrameDestroy" data-ref-filename="llvm..MachineInstr..FrameDestroy">FrameDestroy</a>);</td></tr>
<tr><th id="6338">6338</th><td></td></tr>
<tr><th id="6339">6339</th><td>  <i>// ... and we have restored LR.</i></td></tr>
<tr><th id="6340">6340</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col7 decl" id="997LRPosEntry" title='LRPosEntry' data-type='int64_t' data-ref="997LRPosEntry" data-ref-filename="997LRPosEntry">LRPosEntry</dfn> =</td></tr>
<tr><th id="6341">6341</th><td>      <a class="local col3 ref" href="#993MF" title='MF' data-ref="993MF" data-ref-filename="993MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE" title='llvm::MachineFunction::addFrameInst' data-ref="_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE" data-ref-filename="_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE">addFrameInst</a>(<a class="type" href="../../../include/llvm/MC/MCDwarf.h.html#llvm::MCCFIInstruction" title='llvm::MCCFIInstruction' data-ref="llvm::MCCFIInstruction" data-ref-filename="llvm..MCCFIInstruction">MCCFIInstruction</a>::<a class="ref fn" href="../../../include/llvm/MC/MCDwarf.h.html#_ZN4llvm16MCCFIInstruction13createRestoreEPNS_8MCSymbolEj" title='llvm::MCCFIInstruction::createRestore' data-ref="_ZN4llvm16MCCFIInstruction13createRestoreEPNS_8MCSymbolEj" data-ref-filename="_ZN4llvm16MCCFIInstruction13createRestoreEPNS_8MCSymbolEj">createRestore</a>(<b>nullptr</b>, <a class="local col5 ref" href="#995DwarfLR" title='DwarfLR' data-ref="995DwarfLR" data-ref-filename="995DwarfLR">DwarfLR</a>));</td></tr>
<tr><th id="6342">6342</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#991MBB" title='MBB' data-ref="991MBB" data-ref-filename="991MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#992It" title='It' data-ref="992It" data-ref-filename="992It">It</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::CFI_INSTRUCTION" title='llvm::ARM::CFI_INSTRUCTION' data-ref="llvm::ARM::CFI_INSTRUCTION" data-ref-filename="llvm..ARM..CFI_INSTRUCTION">CFI_INSTRUCTION</a>))</td></tr>
<tr><th id="6343">6343</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder11addCFIIndexEj" title='llvm::MachineInstrBuilder::addCFIIndex' data-ref="_ZNK4llvm19MachineInstrBuilder11addCFIIndexEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder11addCFIIndexEj">addCFIIndex</a>(<a class="local col7 ref" href="#997LRPosEntry" title='LRPosEntry' data-ref="997LRPosEntry" data-ref-filename="997LRPosEntry">LRPosEntry</a>)</td></tr>
<tr><th id="6344">6344</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" title='llvm::MachineInstrBuilder::setMIFlags' data-ref="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj">setMIFlags</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::FrameDestroy" title='llvm::MachineInstr::FrameDestroy' data-ref="llvm::MachineInstr::FrameDestroy" data-ref-filename="llvm..MachineInstr..FrameDestroy">FrameDestroy</a>);</td></tr>
<tr><th id="6345">6345</th><td>}</td></tr>
<tr><th id="6346">6346</th><td></td></tr>
<tr><th id="6347">6347</th><td><em>void</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo26emitCFIForLRRestoreFromRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::ARMBaseInstrInfo::emitCFIForLRRestoreFromReg' data-ref="_ZNK4llvm16ARMBaseInstrInfo26emitCFIForLRRestoreFromRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo26emitCFIForLRRestoreFromRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">emitCFIForLRRestoreFromReg</dfn>(</td></tr>
<tr><th id="6348">6348</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="998MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="998MBB" data-ref-filename="998MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col9 decl" id="999It" title='It' data-type='MachineBasicBlock::iterator' data-ref="999It" data-ref-filename="999It">It</dfn>) <em>const</em> {</td></tr>
<tr><th id="6349">6349</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="1000MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="1000MF" data-ref-filename="1000MF">MF</dfn> = *<a class="local col8 ref" href="#998MBB" title='MBB' data-ref="998MBB" data-ref-filename="998MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="6350">6350</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo" data-ref-filename="llvm..MCRegisterInfo">MCRegisterInfo</a> *<dfn class="local col1 decl" id="1001MRI" title='MRI' data-type='const llvm::MCRegisterInfo *' data-ref="1001MRI" data-ref-filename="1001MRI">MRI</dfn> = <a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="virtual ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget15getRegisterInfoEv" title='llvm::ARMSubtarget::getRegisterInfo' data-ref="_ZNK4llvm12ARMSubtarget15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12ARMSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="6351">6351</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="1002DwarfLR" title='DwarfLR' data-type='unsigned int' data-ref="1002DwarfLR" data-ref-filename="1002DwarfLR">DwarfLR</dfn> = <a class="local col1 ref" href="#1001MRI" title='MRI' data-ref="1001MRI" data-ref-filename="1001MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo14getDwarfRegNumENS_10MCRegisterEb" title='llvm::MCRegisterInfo::getDwarfRegNum' data-ref="_ZNK4llvm14MCRegisterInfo14getDwarfRegNumENS_10MCRegisterEb" data-ref-filename="_ZNK4llvm14MCRegisterInfo14getDwarfRegNumENS_10MCRegisterEb">getDwarfRegNum</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::LR" title='llvm::ARM::LR' data-ref="llvm::ARM::LR" data-ref-filename="llvm..ARM..LR">LR</a>, <b>true</b>);</td></tr>
<tr><th id="6352">6352</th><td></td></tr>
<tr><th id="6353">6353</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col3 decl" id="1003LRPosEntry" title='LRPosEntry' data-type='int64_t' data-ref="1003LRPosEntry" data-ref-filename="1003LRPosEntry">LRPosEntry</dfn> =</td></tr>
<tr><th id="6354">6354</th><td>      <a class="local col0 ref" href="#1000MF" title='MF' data-ref="1000MF" data-ref-filename="1000MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE" title='llvm::MachineFunction::addFrameInst' data-ref="_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE" data-ref-filename="_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE">addFrameInst</a>(<a class="type" href="../../../include/llvm/MC/MCDwarf.h.html#llvm::MCCFIInstruction" title='llvm::MCCFIInstruction' data-ref="llvm::MCCFIInstruction" data-ref-filename="llvm..MCCFIInstruction">MCCFIInstruction</a>::<a class="ref fn" href="../../../include/llvm/MC/MCDwarf.h.html#_ZN4llvm16MCCFIInstruction13createRestoreEPNS_8MCSymbolEj" title='llvm::MCCFIInstruction::createRestore' data-ref="_ZN4llvm16MCCFIInstruction13createRestoreEPNS_8MCSymbolEj" data-ref-filename="_ZN4llvm16MCCFIInstruction13createRestoreEPNS_8MCSymbolEj">createRestore</a>(<b>nullptr</b>, <a class="local col2 ref" href="#1002DwarfLR" title='DwarfLR' data-ref="1002DwarfLR" data-ref-filename="1002DwarfLR">DwarfLR</a>));</td></tr>
<tr><th id="6355">6355</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#998MBB" title='MBB' data-ref="998MBB" data-ref-filename="998MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#999It" title='It' data-ref="999It" data-ref-filename="999It">It</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::CFI_INSTRUCTION" title='llvm::ARM::CFI_INSTRUCTION' data-ref="llvm::ARM::CFI_INSTRUCTION" data-ref-filename="llvm..ARM..CFI_INSTRUCTION">CFI_INSTRUCTION</a>))</td></tr>
<tr><th id="6356">6356</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder11addCFIIndexEj" title='llvm::MachineInstrBuilder::addCFIIndex' data-ref="_ZNK4llvm19MachineInstrBuilder11addCFIIndexEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder11addCFIIndexEj">addCFIIndex</a>(<a class="local col3 ref" href="#1003LRPosEntry" title='LRPosEntry' data-ref="1003LRPosEntry" data-ref-filename="1003LRPosEntry">LRPosEntry</a>)</td></tr>
<tr><th id="6357">6357</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" title='llvm::MachineInstrBuilder::setMIFlags' data-ref="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj">setMIFlags</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::FrameDestroy" title='llvm::MachineInstr::FrameDestroy' data-ref="llvm::MachineInstr::FrameDestroy" data-ref-filename="llvm..MachineInstr..FrameDestroy">FrameDestroy</a>);</td></tr>
<tr><th id="6358">6358</th><td>}</td></tr>
<tr><th id="6359">6359</th><td></td></tr>
<tr><th id="6360">6360</th><td><em>void</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo18buildOutlinedFrameERNS_17MachineBasicBlockERNS_15MachineFunctionERKNS_8outliner16OutlinedFunctionE" title='llvm::ARMBaseInstrInfo::buildOutlinedFrame' data-ref="_ZNK4llvm16ARMBaseInstrInfo18buildOutlinedFrameERNS_17MachineBasicBlockERNS_15MachineFunctionERKNS_8outliner16OutlinedFunctionE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo18buildOutlinedFrameERNS_17MachineBasicBlockERNS_15MachineFunctionERKNS_8outliner16OutlinedFunctionE">buildOutlinedFrame</dfn>(</td></tr>
<tr><th id="6361">6361</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="1004MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1004MBB" data-ref-filename="1004MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="1005MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="1005MF" data-ref-filename="1005MF">MF</dfn>,</td></tr>
<tr><th id="6362">6362</th><td>    <em>const</em> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::OutlinedFunction" title='llvm::outliner::OutlinedFunction' data-ref="llvm::outliner::OutlinedFunction" data-ref-filename="llvm..outliner..OutlinedFunction">OutlinedFunction</a> &amp;<dfn class="local col6 decl" id="1006OF" title='OF' data-type='const outliner::OutlinedFunction &amp;' data-ref="1006OF" data-ref-filename="1006OF">OF</dfn>) <em>const</em> {</td></tr>
<tr><th id="6363">6363</th><td>  <i>// For thunk outlining, rewrite the last instruction from a call to a</i></td></tr>
<tr><th id="6364">6364</th><td><i>  // tail-call.</i></td></tr>
<tr><th id="6365">6365</th><td>  <b>if</b> (<a class="local col6 ref" href="#1006OF" title='OF' data-ref="1006OF" data-ref-filename="1006OF">OF</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::OutlinedFunction::FrameConstructionID" title='llvm::outliner::OutlinedFunction::FrameConstructionID' data-ref="llvm::outliner::OutlinedFunction::FrameConstructionID" data-ref-filename="llvm..outliner..OutlinedFunction..FrameConstructionID">FrameConstructionID</a> == <a class="enum" href="#MachineOutlinerThunk" title='MachineOutlinerThunk' data-ref="MachineOutlinerThunk" data-ref-filename="MachineOutlinerThunk">MachineOutlinerThunk</a>) {</td></tr>
<tr><th id="6366">6366</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="1007Call" title='Call' data-type='llvm::MachineInstr *' data-ref="1007Call" data-ref-filename="1007Call">Call</dfn> = &amp;<a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv" data-ref-filename="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratormmEv" title='llvm::ilist_iterator::operator--' data-ref="_ZN4llvm14ilist_iteratormmEv" data-ref-filename="_ZN4llvm14ilist_iteratormmEv">--</a><a class="local col4 ref" href="#1004MBB" title='MBB' data-ref="1004MBB" data-ref-filename="1004MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9instr_endEv" title='llvm::MachineBasicBlock::instr_end' data-ref="_ZN4llvm17MachineBasicBlock9instr_endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9instr_endEv">instr_end</a>();</td></tr>
<tr><th id="6367">6367</th><td>    <em>bool</em> <dfn class="local col8 decl" id="1008isThumb" title='isThumb' data-type='bool' data-ref="1008isThumb" data-ref-filename="1008isThumb">isThumb</dfn> = <a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7isThumbEv" title='llvm::ARMSubtarget::isThumb' data-ref="_ZNK4llvm12ARMSubtarget7isThumbEv" data-ref-filename="_ZNK4llvm12ARMSubtarget7isThumbEv">isThumb</a>();</td></tr>
<tr><th id="6368">6368</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="1009FuncOp" title='FuncOp' data-type='unsigned int' data-ref="1009FuncOp" data-ref-filename="1009FuncOp">FuncOp</dfn> = <a class="local col8 ref" href="#1008isThumb" title='isThumb' data-ref="1008isThumb" data-ref-filename="1008isThumb">isThumb</a> ? <var>2</var> : <var>0</var>;</td></tr>
<tr><th id="6369">6369</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="1010Opc" title='Opc' data-type='unsigned int' data-ref="1010Opc" data-ref-filename="1010Opc">Opc</dfn> = <a class="local col7 ref" href="#1007Call" title='Call' data-ref="1007Call" data-ref-filename="1007Call">Call</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#1009FuncOp" title='FuncOp' data-ref="1009FuncOp" data-ref-filename="1009FuncOp">FuncOp</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()</td></tr>
<tr><th id="6370">6370</th><td>                       ? <a class="local col8 ref" href="#1008isThumb" title='isThumb' data-ref="1008isThumb" data-ref-filename="1008isThumb">isThumb</a> ? <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tTAILJMPr" title='llvm::ARM::tTAILJMPr' data-ref="llvm::ARM::tTAILJMPr" data-ref-filename="llvm..ARM..tTAILJMPr">tTAILJMPr</a> : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::TAILJMPr" title='llvm::ARM::TAILJMPr' data-ref="llvm::ARM::TAILJMPr" data-ref-filename="llvm..ARM..TAILJMPr">TAILJMPr</a></td></tr>
<tr><th id="6371">6371</th><td>                       : <a class="local col8 ref" href="#1008isThumb" title='isThumb' data-ref="1008isThumb" data-ref-filename="1008isThumb">isThumb</a> ? <a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget13isTargetMachOEv" title='llvm::ARMSubtarget::isTargetMachO' data-ref="_ZNK4llvm12ARMSubtarget13isTargetMachOEv" data-ref-filename="_ZNK4llvm12ARMSubtarget13isTargetMachOEv">isTargetMachO</a>() ? <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tTAILJMPd" title='llvm::ARM::tTAILJMPd' data-ref="llvm::ARM::tTAILJMPd" data-ref-filename="llvm..ARM..tTAILJMPd">tTAILJMPd</a></td></tr>
<tr><th id="6372">6372</th><td>                                                             : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tTAILJMPdND" title='llvm::ARM::tTAILJMPdND' data-ref="llvm::ARM::tTAILJMPdND" data-ref-filename="llvm..ARM..tTAILJMPdND">tTAILJMPdND</a></td></tr>
<tr><th id="6373">6373</th><td>                                 : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::TAILJMPd" title='llvm::ARM::TAILJMPd' data-ref="llvm::ARM::TAILJMPd" data-ref-filename="llvm..ARM..TAILJMPd">TAILJMPd</a>;</td></tr>
<tr><th id="6374">6374</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col1 decl" id="1011MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="1011MIB" data-ref-filename="1011MIB">MIB</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#1004MBB" title='MBB' data-ref="1004MBB" data-ref-filename="1004MBB">MBB</a></span>, <a class="local col4 ref" href="#1004MBB" title='MBB' data-ref="1004MBB" data-ref-filename="1004MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>(), <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col0 ref" href="#1010Opc" title='Opc' data-ref="1010Opc" data-ref-filename="1010Opc">Opc</a>))</td></tr>
<tr><th id="6375">6375</th><td>                                  .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#1007Call" title='Call' data-ref="1007Call" data-ref-filename="1007Call">Call</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#1009FuncOp" title='FuncOp' data-ref="1009FuncOp" data-ref-filename="1009FuncOp">FuncOp</a>));</td></tr>
<tr><th id="6376">6376</th><td>    <b>if</b> (<a class="local col8 ref" href="#1008isThumb" title='isThumb' data-ref="1008isThumb" data-ref-filename="1008isThumb">isThumb</a> &amp;&amp; !<a class="local col7 ref" href="#1007Call" title='Call' data-ref="1007Call" data-ref-filename="1007Call">Call</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#1009FuncOp" title='FuncOp' data-ref="1009FuncOp" data-ref-filename="1009FuncOp">FuncOp</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="6377">6377</th><td>      <a class="local col1 ref" href="#1011MIB" title='MIB' data-ref="1011MIB" data-ref-filename="1011MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="6378">6378</th><td>    <a class="local col7 ref" href="#1007Call" title='Call' data-ref="1007Call" data-ref-filename="1007Call">Call</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="6379">6379</th><td>  }</td></tr>
<tr><th id="6380">6380</th><td></td></tr>
<tr><th id="6381">6381</th><td>  <i>// Is there a call in the outlined range?</i></td></tr>
<tr><th id="6382">6382</th><td>  <em>auto</em> <dfn class="local col2 decl" id="1012IsNonTailCall" title='IsNonTailCall' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp:6382:24)' data-ref="1012IsNonTailCall" data-ref-filename="1012IsNonTailCall">IsNonTailCall</dfn> = [](<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="1013MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1013MI" data-ref-filename="1013MI">MI</dfn>) {</td></tr>
<tr><th id="6383">6383</th><td>    <b>return</b> <a class="local col3 ref" href="#1013MI" title='MI' data-ref="1013MI" data-ref-filename="1013MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>() &amp;&amp; !<a class="local col3 ref" href="#1013MI" title='MI' data-ref="1013MI" data-ref-filename="1013MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isReturnENS0_9QueryTypeE" title='llvm::MachineInstr::isReturn' data-ref="_ZNK4llvm12MachineInstr8isReturnENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr8isReturnENS0_9QueryTypeE">isReturn</a>();</td></tr>
<tr><th id="6384">6384</th><td>  };</td></tr>
<tr><th id="6385">6385</th><td>  <b>if</b> (<span class="namespace">llvm::</span><a class="tu ref fn" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm6any_ofEOT_T0_" title='llvm::any_of' data-use='c' data-ref="_ZN4llvm6any_ofEOT_T0_" data-ref-filename="_ZN4llvm6any_ofEOT_T0_">any_of</a>(<a class="local col4 ref" href="#1004MBB" title='MBB' data-ref="1004MBB" data-ref-filename="1004MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6instrsEv" title='llvm::MachineBasicBlock::instrs' data-ref="_ZN4llvm17MachineBasicBlock6instrsEv" data-ref-filename="_ZN4llvm17MachineBasicBlock6instrsEv">instrs</a>(), <a class="tu ref fn fake" href="#6382" title='llvm::ARMBaseInstrInfo::buildOutlinedFrame(llvm::MachineBasicBlock &amp;, llvm::MachineFunction &amp;, const outliner::OutlinedFunction &amp;)::(anonymous class)::' data-use='c' data-ref="_ZZNK4llvm16ARMBaseInstrInfo18buildOutlinedFrameERNS_17MachineBasicBlockERNS_15MachineFunctionERKNS_8outliner16OutlinedFunctionEEN3$_2C1ERKS9_" data-ref-filename="_ZZNK4llvm16ARMBaseInstrInfo18buildOutlinedFrameERNS_17MachineBasicBlockERNS_15MachineFunctionERKNS_8outliner16OutlinedFunctionEEN3$_2C1ERKS9_"></a><a class="local col2 ref" href="#1012IsNonTailCall" title='IsNonTailCall' data-ref="1012IsNonTailCall" data-ref-filename="1012IsNonTailCall">IsNonTailCall</a>)) {</td></tr>
<tr><th id="6386">6386</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col4 decl" id="1014It" title='It' data-type='MachineBasicBlock::iterator' data-ref="1014It" data-ref-filename="1014It">It</dfn> = <a class="local col4 ref" href="#1004MBB" title='MBB' data-ref="1004MBB" data-ref-filename="1004MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="6387">6387</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col5 decl" id="1015Et" title='Et' data-type='MachineBasicBlock::iterator' data-ref="1015Et" data-ref-filename="1015Et">Et</dfn> = <a class="local col4 ref" href="#1004MBB" title='MBB' data-ref="1004MBB" data-ref-filename="1004MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="6388">6388</th><td></td></tr>
<tr><th id="6389">6389</th><td>    <b>if</b> (<a class="local col6 ref" href="#1006OF" title='OF' data-ref="1006OF" data-ref-filename="1006OF">OF</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::OutlinedFunction::FrameConstructionID" title='llvm::outliner::OutlinedFunction::FrameConstructionID' data-ref="llvm::outliner::OutlinedFunction::FrameConstructionID" data-ref-filename="llvm..outliner..OutlinedFunction..FrameConstructionID">FrameConstructionID</a> == <a class="enum" href="#MachineOutlinerTailCall" title='MachineOutlinerTailCall' data-ref="MachineOutlinerTailCall" data-ref-filename="MachineOutlinerTailCall">MachineOutlinerTailCall</a> ||</td></tr>
<tr><th id="6390">6390</th><td>        <a class="local col6 ref" href="#1006OF" title='OF' data-ref="1006OF" data-ref-filename="1006OF">OF</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::OutlinedFunction::FrameConstructionID" title='llvm::outliner::OutlinedFunction::FrameConstructionID' data-ref="llvm::outliner::OutlinedFunction::FrameConstructionID" data-ref-filename="llvm..outliner..OutlinedFunction..FrameConstructionID">FrameConstructionID</a> == <a class="enum" href="#MachineOutlinerThunk" title='MachineOutlinerThunk' data-ref="MachineOutlinerThunk" data-ref-filename="MachineOutlinerThunk">MachineOutlinerThunk</a>)</td></tr>
<tr><th id="6391">6391</th><td>      <a class="local col5 ref" href="#1015Et" title='Et' data-ref="1015Et" data-ref-filename="1015Et">Et</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <span class="namespace">std::</span><span class='ref fn' title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</span>(<a class="local col4 ref" href="#1004MBB" title='MBB' data-ref="1004MBB" data-ref-filename="1004MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>());</td></tr>
<tr><th id="6392">6392</th><td></td></tr>
<tr><th id="6393">6393</th><td>    <i>// We have to save and restore LR, we need to add it to the liveins if it</i></td></tr>
<tr><th id="6394">6394</th><td><i>    // is not already part of the set.  This is suffient since outlined</i></td></tr>
<tr><th id="6395">6395</th><td><i>    // functions only have one block.</i></td></tr>
<tr><th id="6396">6396</th><td>    <b>if</b> (!<a class="local col4 ref" href="#1004MBB" title='MBB' data-ref="1004MBB" data-ref-filename="1004MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock8isLiveInEtNS_11LaneBitmaskE" title='llvm::MachineBasicBlock::isLiveIn' data-ref="_ZNK4llvm17MachineBasicBlock8isLiveInEtNS_11LaneBitmaskE" data-ref-filename="_ZNK4llvm17MachineBasicBlock8isLiveInEtNS_11LaneBitmaskE">isLiveIn</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::LR" title='llvm::ARM::LR' data-ref="llvm::ARM::LR" data-ref-filename="llvm..ARM..LR">LR</a>))</td></tr>
<tr><th id="6397">6397</th><td>      <a class="local col4 ref" href="#1004MBB" title='MBB' data-ref="1004MBB" data-ref-filename="1004MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9addLiveInENS_10MCRegisterENS_11LaneBitmaskE" title='llvm::MachineBasicBlock::addLiveIn' data-ref="_ZN4llvm17MachineBasicBlock9addLiveInENS_10MCRegisterENS_11LaneBitmaskE" data-ref-filename="_ZN4llvm17MachineBasicBlock9addLiveInENS_10MCRegisterENS_11LaneBitmaskE">addLiveIn</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::LR" title='llvm::ARM::LR' data-ref="llvm::ARM::LR" data-ref-filename="llvm..ARM..LR">LR</a>);</td></tr>
<tr><th id="6398">6398</th><td></td></tr>
<tr><th id="6399">6399</th><td>    <i>// Insert a save before the outlined region</i></td></tr>
<tr><th id="6400">6400</th><td>    <a class="member fn" href="#_ZNK4llvm16ARMBaseInstrInfo13saveLROnStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::ARMBaseInstrInfo::saveLROnStack' data-ref="_ZNK4llvm16ARMBaseInstrInfo13saveLROnStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo13saveLROnStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">saveLROnStack</a>(<span class='refarg'><a class="local col4 ref" href="#1004MBB" title='MBB' data-ref="1004MBB" data-ref-filename="1004MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#1014It" title='It' data-ref="1014It" data-ref-filename="1014It">It</a>);</td></tr>
<tr><th id="6401">6401</th><td>    <a class="member fn" href="#_ZNK4llvm16ARMBaseInstrInfo23emitCFIForLRSaveOnStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::ARMBaseInstrInfo::emitCFIForLRSaveOnStack' data-ref="_ZNK4llvm16ARMBaseInstrInfo23emitCFIForLRSaveOnStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo23emitCFIForLRSaveOnStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">emitCFIForLRSaveOnStack</a>(<span class='refarg'><a class="local col4 ref" href="#1004MBB" title='MBB' data-ref="1004MBB" data-ref-filename="1004MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#1014It" title='It' data-ref="1014It" data-ref-filename="1014It">It</a>);</td></tr>
<tr><th id="6402">6402</th><td></td></tr>
<tr><th id="6403">6403</th><td>    <i>// Fix up the instructions in the range, since we're going to modify the</i></td></tr>
<tr><th id="6404">6404</th><td><i>    // stack.</i></td></tr>
<tr><th id="6405">6405</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(OF.FrameConstructionID != MachineOutlinerDefault &amp;&amp;</td></tr>
<tr><th id="6406">6406</th><td>           <q>"Can only fix up stack references once"</q>);</td></tr>
<tr><th id="6407">6407</th><td>    <a class="member fn" href="#_ZNK4llvm16ARMBaseInstrInfo16fixupPostOutlineERNS_17MachineBasicBlockE" title='llvm::ARMBaseInstrInfo::fixupPostOutline' data-ref="_ZNK4llvm16ARMBaseInstrInfo16fixupPostOutlineERNS_17MachineBasicBlockE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo16fixupPostOutlineERNS_17MachineBasicBlockE">fixupPostOutline</a>(<span class='refarg'><a class="local col4 ref" href="#1004MBB" title='MBB' data-ref="1004MBB" data-ref-filename="1004MBB">MBB</a></span>);</td></tr>
<tr><th id="6408">6408</th><td></td></tr>
<tr><th id="6409">6409</th><td>    <i>// Insert a restore before the terminator for the function.  Restore LR.</i></td></tr>
<tr><th id="6410">6410</th><td>    <a class="member fn" href="#_ZNK4llvm16ARMBaseInstrInfo18restoreLRFromStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::ARMBaseInstrInfo::restoreLRFromStack' data-ref="_ZNK4llvm16ARMBaseInstrInfo18restoreLRFromStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo18restoreLRFromStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">restoreLRFromStack</a>(<span class='refarg'><a class="local col4 ref" href="#1004MBB" title='MBB' data-ref="1004MBB" data-ref-filename="1004MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#1015Et" title='Et' data-ref="1015Et" data-ref-filename="1015Et">Et</a>);</td></tr>
<tr><th id="6411">6411</th><td>    <a class="member fn" href="#_ZNK4llvm16ARMBaseInstrInfo28emitCFIForLRRestoreFromStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::ARMBaseInstrInfo::emitCFIForLRRestoreFromStack' data-ref="_ZNK4llvm16ARMBaseInstrInfo28emitCFIForLRRestoreFromStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo28emitCFIForLRRestoreFromStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">emitCFIForLRRestoreFromStack</a>(<span class='refarg'><a class="local col4 ref" href="#1004MBB" title='MBB' data-ref="1004MBB" data-ref-filename="1004MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#1015Et" title='Et' data-ref="1015Et" data-ref-filename="1015Et">Et</a>);</td></tr>
<tr><th id="6412">6412</th><td>  }</td></tr>
<tr><th id="6413">6413</th><td></td></tr>
<tr><th id="6414">6414</th><td>  <i>// If this is a tail call outlined function, then there's already a return.</i></td></tr>
<tr><th id="6415">6415</th><td>  <b>if</b> (<a class="local col6 ref" href="#1006OF" title='OF' data-ref="1006OF" data-ref-filename="1006OF">OF</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::OutlinedFunction::FrameConstructionID" title='llvm::outliner::OutlinedFunction::FrameConstructionID' data-ref="llvm::outliner::OutlinedFunction::FrameConstructionID" data-ref-filename="llvm..outliner..OutlinedFunction..FrameConstructionID">FrameConstructionID</a> == <a class="enum" href="#MachineOutlinerTailCall" title='MachineOutlinerTailCall' data-ref="MachineOutlinerTailCall" data-ref-filename="MachineOutlinerTailCall">MachineOutlinerTailCall</a> ||</td></tr>
<tr><th id="6416">6416</th><td>      <a class="local col6 ref" href="#1006OF" title='OF' data-ref="1006OF" data-ref-filename="1006OF">OF</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::OutlinedFunction::FrameConstructionID" title='llvm::outliner::OutlinedFunction::FrameConstructionID' data-ref="llvm::outliner::OutlinedFunction::FrameConstructionID" data-ref-filename="llvm..outliner..OutlinedFunction..FrameConstructionID">FrameConstructionID</a> == <a class="enum" href="#MachineOutlinerThunk" title='MachineOutlinerThunk' data-ref="MachineOutlinerThunk" data-ref-filename="MachineOutlinerThunk">MachineOutlinerThunk</a>)</td></tr>
<tr><th id="6417">6417</th><td>    <b>return</b>;</td></tr>
<tr><th id="6418">6418</th><td></td></tr>
<tr><th id="6419">6419</th><td>  <i>// Here we have to insert the return ourselves.  Get the correct opcode from</i></td></tr>
<tr><th id="6420">6420</th><td><i>  // current feature set.</i></td></tr>
<tr><th id="6421">6421</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#1004MBB" title='MBB' data-ref="1004MBB" data-ref-filename="1004MBB">MBB</a></span>, <a class="local col4 ref" href="#1004MBB" title='MBB' data-ref="1004MBB" data-ref-filename="1004MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>(), <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget15getReturnOpcodeEv" title='llvm::ARMSubtarget::getReturnOpcode' data-ref="_ZNK4llvm12ARMSubtarget15getReturnOpcodeEv" data-ref-filename="_ZNK4llvm12ARMSubtarget15getReturnOpcodeEv">getReturnOpcode</a>()))</td></tr>
<tr><th id="6422">6422</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="6423">6423</th><td></td></tr>
<tr><th id="6424">6424</th><td>  <i>// Did we have to modify the stack by saving the link register?</i></td></tr>
<tr><th id="6425">6425</th><td>  <b>if</b> (<a class="local col6 ref" href="#1006OF" title='OF' data-ref="1006OF" data-ref-filename="1006OF">OF</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::OutlinedFunction::FrameConstructionID" title='llvm::outliner::OutlinedFunction::FrameConstructionID' data-ref="llvm::outliner::OutlinedFunction::FrameConstructionID" data-ref-filename="llvm..outliner..OutlinedFunction..FrameConstructionID">FrameConstructionID</a> != <a class="enum" href="#MachineOutlinerDefault" title='MachineOutlinerDefault' data-ref="MachineOutlinerDefault" data-ref-filename="MachineOutlinerDefault">MachineOutlinerDefault</a> &amp;&amp;</td></tr>
<tr><th id="6426">6426</th><td>      <a class="local col6 ref" href="#1006OF" title='OF' data-ref="1006OF" data-ref-filename="1006OF">OF</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::OutlinedFunction::Candidates" title='llvm::outliner::OutlinedFunction::Candidates' data-ref="llvm::outliner::OutlinedFunction::Candidates" data-ref-filename="llvm..outliner..OutlinedFunction..Candidates">Candidates</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm" data-ref-filename="_ZNKSt6vectorixEm">[<var>0</var>]</span>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate::CallConstructionID" title='llvm::outliner::Candidate::CallConstructionID' data-ref="llvm::outliner::Candidate::CallConstructionID" data-ref-filename="llvm..outliner..Candidate..CallConstructionID">CallConstructionID</a> != <a class="enum" href="#MachineOutlinerDefault" title='MachineOutlinerDefault' data-ref="MachineOutlinerDefault" data-ref-filename="MachineOutlinerDefault">MachineOutlinerDefault</a>)</td></tr>
<tr><th id="6427">6427</th><td>    <b>return</b>;</td></tr>
<tr><th id="6428">6428</th><td></td></tr>
<tr><th id="6429">6429</th><td>  <i>// We modified the stack.</i></td></tr>
<tr><th id="6430">6430</th><td><i>  // Walk over the basic block and fix up all the stack accesses.</i></td></tr>
<tr><th id="6431">6431</th><td>  <a class="member fn" href="#_ZNK4llvm16ARMBaseInstrInfo16fixupPostOutlineERNS_17MachineBasicBlockE" title='llvm::ARMBaseInstrInfo::fixupPostOutline' data-ref="_ZNK4llvm16ARMBaseInstrInfo16fixupPostOutlineERNS_17MachineBasicBlockE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo16fixupPostOutlineERNS_17MachineBasicBlockE">fixupPostOutline</a>(<span class='refarg'><a class="local col4 ref" href="#1004MBB" title='MBB' data-ref="1004MBB" data-ref-filename="1004MBB">MBB</a></span>);</td></tr>
<tr><th id="6432">6432</th><td>}</td></tr>
<tr><th id="6433">6433</th><td></td></tr>
<tr><th id="6434">6434</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo18insertOutlinedCallERNS_6ModuleERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_15Mac13476168" title='llvm::ARMBaseInstrInfo::insertOutlinedCall' data-ref="_ZNK4llvm16ARMBaseInstrInfo18insertOutlinedCallERNS_6ModuleERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_15Mac13476168" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo18insertOutlinedCallERNS_6ModuleERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_15Mac13476168">insertOutlinedCall</dfn>(</td></tr>
<tr><th id="6435">6435</th><td>    <a class="type" href="../../../include/llvm/IR/Module.h.html#llvm::Module" title='llvm::Module' data-ref="llvm::Module" data-ref-filename="llvm..Module">Module</a> &amp;<dfn class="local col6 decl" id="1016M" title='M' data-type='llvm::Module &amp;' data-ref="1016M" data-ref-filename="1016M">M</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="1017MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1017MBB" data-ref-filename="1017MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col8 decl" id="1018It" title='It' data-type='MachineBasicBlock::iterator &amp;' data-ref="1018It" data-ref-filename="1018It">It</dfn>,</td></tr>
<tr><th id="6436">6436</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="1019MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="1019MF" data-ref-filename="1019MF">MF</dfn>, <em>const</em> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate" title='llvm::outliner::Candidate' data-ref="llvm::outliner::Candidate" data-ref-filename="llvm..outliner..Candidate">Candidate</a> &amp;<dfn class="local col0 decl" id="1020C" title='C' data-type='const outliner::Candidate &amp;' data-ref="1020C" data-ref-filename="1020C">C</dfn>) <em>const</em> {</td></tr>
<tr><th id="6437">6437</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1Ev" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1Ev" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1Ev"></a><dfn class="local col1 decl" id="1021MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="1021MIB" data-ref-filename="1021MIB">MIB</dfn>;</td></tr>
<tr><th id="6438">6438</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1Ev" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1Ev" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1Ev"></a><dfn class="local col2 decl" id="1022CallPt" title='CallPt' data-type='MachineBasicBlock::iterator' data-ref="1022CallPt" data-ref-filename="1022CallPt">CallPt</dfn>;</td></tr>
<tr><th id="6439">6439</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="1023Opc" title='Opc' data-type='unsigned int' data-ref="1023Opc" data-ref-filename="1023Opc">Opc</dfn>;</td></tr>
<tr><th id="6440">6440</th><td>  <em>bool</em> <dfn class="local col4 decl" id="1024isThumb" title='isThumb' data-type='bool' data-ref="1024isThumb" data-ref-filename="1024isThumb">isThumb</dfn> = <a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7isThumbEv" title='llvm::ARMSubtarget::isThumb' data-ref="_ZNK4llvm12ARMSubtarget7isThumbEv" data-ref-filename="_ZNK4llvm12ARMSubtarget7isThumbEv">isThumb</a>();</td></tr>
<tr><th id="6441">6441</th><td></td></tr>
<tr><th id="6442">6442</th><td>  <i>// Are we tail calling?</i></td></tr>
<tr><th id="6443">6443</th><td>  <b>if</b> (<a class="local col0 ref" href="#1020C" title='C' data-ref="1020C" data-ref-filename="1020C">C</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate::CallConstructionID" title='llvm::outliner::Candidate::CallConstructionID' data-ref="llvm::outliner::Candidate::CallConstructionID" data-ref-filename="llvm..outliner..Candidate..CallConstructionID">CallConstructionID</a> == <a class="enum" href="#MachineOutlinerTailCall" title='MachineOutlinerTailCall' data-ref="MachineOutlinerTailCall" data-ref-filename="MachineOutlinerTailCall">MachineOutlinerTailCall</a>) {</td></tr>
<tr><th id="6444">6444</th><td>    <i>// If yes, then we can just branch to the label.</i></td></tr>
<tr><th id="6445">6445</th><td>    <a class="local col3 ref" href="#1023Opc" title='Opc' data-ref="1023Opc" data-ref-filename="1023Opc">Opc</a> = <a class="local col4 ref" href="#1024isThumb" title='isThumb' data-ref="1024isThumb" data-ref-filename="1024isThumb">isThumb</a></td></tr>
<tr><th id="6446">6446</th><td>              ? <a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget13isTargetMachOEv" title='llvm::ARMSubtarget::isTargetMachO' data-ref="_ZNK4llvm12ARMSubtarget13isTargetMachOEv" data-ref-filename="_ZNK4llvm12ARMSubtarget13isTargetMachOEv">isTargetMachO</a>() ? <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tTAILJMPd" title='llvm::ARM::tTAILJMPd' data-ref="llvm::ARM::tTAILJMPd" data-ref-filename="llvm..ARM..tTAILJMPd">tTAILJMPd</a> : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tTAILJMPdND" title='llvm::ARM::tTAILJMPdND' data-ref="llvm::ARM::tTAILJMPdND" data-ref-filename="llvm..ARM..tTAILJMPdND">tTAILJMPdND</a></td></tr>
<tr><th id="6447">6447</th><td>              : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::TAILJMPd" title='llvm::ARM::TAILJMPd' data-ref="llvm::ARM::TAILJMPd" data-ref-filename="llvm..ARM..TAILJMPd">TAILJMPd</a>;</td></tr>
<tr><th id="6448">6448</th><td>    <a class="local col1 ref" href="#1021MIB" title='MIB' data-ref="1021MIB" data-ref-filename="1021MIB">MIB</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col9 ref" href="#1019MF" title='MF' data-ref="1019MF" data-ref-filename="1019MF">MF</a></span>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col3 ref" href="#1023Opc" title='Opc' data-ref="1023Opc" data-ref-filename="1023Opc">Opc</a>))</td></tr>
<tr><th id="6449">6449</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" title='llvm::MachineInstrBuilder::addGlobalAddress' data-ref="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj">addGlobalAddress</a>(<a class="local col6 ref" href="#1016M" title='M' data-ref="1016M" data-ref-filename="1016M">M</a>.<a class="ref fn" href="../../../include/llvm/IR/Module.h.html#_ZNK4llvm6Module13getNamedValueENS_9StringRefE" title='llvm::Module::getNamedValue' data-ref="_ZNK4llvm6Module13getNamedValueENS_9StringRefE" data-ref-filename="_ZNK4llvm6Module13getNamedValueENS_9StringRefE">getNamedValue</a>(<a class="local col9 ref" href="#1019MF" title='MF' data-ref="1019MF" data-ref-filename="1019MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getNameEv" title='llvm::MachineFunction::getName' data-ref="_ZNK4llvm15MachineFunction7getNameEv" data-ref-filename="_ZNK4llvm15MachineFunction7getNameEv">getName</a>()));</td></tr>
<tr><th id="6450">6450</th><td>    <b>if</b> (<a class="local col4 ref" href="#1024isThumb" title='isThumb' data-ref="1024isThumb" data-ref-filename="1024isThumb">isThumb</a>)</td></tr>
<tr><th id="6451">6451</th><td>      <a class="local col1 ref" href="#1021MIB" title='MIB' data-ref="1021MIB" data-ref-filename="1021MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="6452">6452</th><td>    <a class="local col8 ref" href="#1018It" title='It' data-ref="1018It" data-ref-filename="1018It">It</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col7 ref" href="#1017MBB" title='MBB' data-ref="1017MBB" data-ref-filename="1017MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" data-ref-filename="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#1018It" title='It' data-ref="1018It" data-ref-filename="1018It">It</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col1 ref" href="#1021MIB" title='MIB' data-ref="1021MIB" data-ref-filename="1021MIB">MIB</a>);</td></tr>
<tr><th id="6453">6453</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#1018It" title='It' data-ref="1018It" data-ref-filename="1018It">It</a>;</td></tr>
<tr><th id="6454">6454</th><td>  }</td></tr>
<tr><th id="6455">6455</th><td></td></tr>
<tr><th id="6456">6456</th><td>  <i>// Create the call instruction.</i></td></tr>
<tr><th id="6457">6457</th><td>  <a class="local col3 ref" href="#1023Opc" title='Opc' data-ref="1023Opc" data-ref-filename="1023Opc">Opc</a> = <a class="local col4 ref" href="#1024isThumb" title='isThumb' data-ref="1024isThumb" data-ref-filename="1024isThumb">isThumb</a> ? <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tBL" title='llvm::ARM::tBL' data-ref="llvm::ARM::tBL" data-ref-filename="llvm..ARM..tBL">tBL</a> : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::BL" title='llvm::ARM::BL' data-ref="llvm::ARM::BL" data-ref-filename="llvm..ARM..BL">BL</a>;</td></tr>
<tr><th id="6458">6458</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col5 decl" id="1025CallMIB" title='CallMIB' data-type='llvm::MachineInstrBuilder' data-ref="1025CallMIB" data-ref-filename="1025CallMIB">CallMIB</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col9 ref" href="#1019MF" title='MF' data-ref="1019MF" data-ref-filename="1019MF">MF</a></span>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col3 ref" href="#1023Opc" title='Opc' data-ref="1023Opc" data-ref-filename="1023Opc">Opc</a>));</td></tr>
<tr><th id="6459">6459</th><td>  <b>if</b> (<a class="local col4 ref" href="#1024isThumb" title='isThumb' data-ref="1024isThumb" data-ref-filename="1024isThumb">isThumb</a>)</td></tr>
<tr><th id="6460">6460</th><td>    <a class="local col5 ref" href="#1025CallMIB" title='CallMIB' data-ref="1025CallMIB" data-ref-filename="1025CallMIB">CallMIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="6461">6461</th><td>  <a class="local col5 ref" href="#1025CallMIB" title='CallMIB' data-ref="1025CallMIB" data-ref-filename="1025CallMIB">CallMIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" title='llvm::MachineInstrBuilder::addGlobalAddress' data-ref="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj">addGlobalAddress</a>(<a class="local col6 ref" href="#1016M" title='M' data-ref="1016M" data-ref-filename="1016M">M</a>.<a class="ref fn" href="../../../include/llvm/IR/Module.h.html#_ZNK4llvm6Module13getNamedValueENS_9StringRefE" title='llvm::Module::getNamedValue' data-ref="_ZNK4llvm6Module13getNamedValueENS_9StringRefE" data-ref-filename="_ZNK4llvm6Module13getNamedValueENS_9StringRefE">getNamedValue</a>(<a class="local col9 ref" href="#1019MF" title='MF' data-ref="1019MF" data-ref-filename="1019MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getNameEv" title='llvm::MachineFunction::getName' data-ref="_ZNK4llvm15MachineFunction7getNameEv" data-ref-filename="_ZNK4llvm15MachineFunction7getNameEv">getName</a>()));</td></tr>
<tr><th id="6462">6462</th><td></td></tr>
<tr><th id="6463">6463</th><td>  <b>if</b> (<a class="local col0 ref" href="#1020C" title='C' data-ref="1020C" data-ref-filename="1020C">C</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate::CallConstructionID" title='llvm::outliner::Candidate::CallConstructionID' data-ref="llvm::outliner::Candidate::CallConstructionID" data-ref-filename="llvm..outliner..Candidate..CallConstructionID">CallConstructionID</a> == <a class="enum" href="#MachineOutlinerNoLRSave" title='MachineOutlinerNoLRSave' data-ref="MachineOutlinerNoLRSave" data-ref-filename="MachineOutlinerNoLRSave">MachineOutlinerNoLRSave</a> ||</td></tr>
<tr><th id="6464">6464</th><td>      <a class="local col0 ref" href="#1020C" title='C' data-ref="1020C" data-ref-filename="1020C">C</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate::CallConstructionID" title='llvm::outliner::Candidate::CallConstructionID' data-ref="llvm::outliner::Candidate::CallConstructionID" data-ref-filename="llvm..outliner..Candidate..CallConstructionID">CallConstructionID</a> == <a class="enum" href="#MachineOutlinerThunk" title='MachineOutlinerThunk' data-ref="MachineOutlinerThunk" data-ref-filename="MachineOutlinerThunk">MachineOutlinerThunk</a>) {</td></tr>
<tr><th id="6465">6465</th><td>    <i>// No, so just insert the call.</i></td></tr>
<tr><th id="6466">6466</th><td>    <a class="local col8 ref" href="#1018It" title='It' data-ref="1018It" data-ref-filename="1018It">It</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col7 ref" href="#1017MBB" title='MBB' data-ref="1017MBB" data-ref-filename="1017MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" data-ref-filename="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#1018It" title='It' data-ref="1018It" data-ref-filename="1018It">It</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col5 ref" href="#1025CallMIB" title='CallMIB' data-ref="1025CallMIB" data-ref-filename="1025CallMIB">CallMIB</a>);</td></tr>
<tr><th id="6467">6467</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#1018It" title='It' data-ref="1018It" data-ref-filename="1018It">It</a>;</td></tr>
<tr><th id="6468">6468</th><td>  }</td></tr>
<tr><th id="6469">6469</th><td></td></tr>
<tr><th id="6470">6470</th><td>  <em>const</em> <a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo" data-ref-filename="llvm..ARMFunctionInfo">ARMFunctionInfo</a> &amp;<dfn class="local col6 decl" id="1026AFI" title='AFI' data-type='const llvm::ARMFunctionInfo &amp;' data-ref="1026AFI" data-ref-filename="1026AFI">AFI</dfn> = *<a class="local col0 ref" href="#1020C" title='C' data-ref="1020C" data-ref-filename="1020C">C</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZNK4llvm8outliner9Candidate5getMFEv" title='llvm::outliner::Candidate::getMF' data-ref="_ZNK4llvm8outliner9Candidate5getMFEv" data-ref-filename="_ZNK4llvm8outliner9Candidate5getMFEv">getMF</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo" data-ref-filename="llvm..ARMFunctionInfo">ARMFunctionInfo</a>&gt;();</td></tr>
<tr><th id="6471">6471</th><td>  <i>// Can we save to a register?</i></td></tr>
<tr><th id="6472">6472</th><td>  <b>if</b> (<a class="local col0 ref" href="#1020C" title='C' data-ref="1020C" data-ref-filename="1020C">C</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate::CallConstructionID" title='llvm::outliner::Candidate::CallConstructionID' data-ref="llvm::outliner::Candidate::CallConstructionID" data-ref-filename="llvm..outliner..Candidate..CallConstructionID">CallConstructionID</a> == <a class="enum" href="#MachineOutlinerRegSave" title='MachineOutlinerRegSave' data-ref="MachineOutlinerRegSave" data-ref-filename="MachineOutlinerRegSave">MachineOutlinerRegSave</a>) {</td></tr>
<tr><th id="6473">6473</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="1027Reg" title='Reg' data-type='unsigned int' data-ref="1027Reg" data-ref-filename="1027Reg">Reg</dfn> = <a class="member fn" href="#_ZNK4llvm16ARMBaseInstrInfo22findRegisterToSaveLRToERKNS_8outliner9CandidateE" title='llvm::ARMBaseInstrInfo::findRegisterToSaveLRTo' data-ref="_ZNK4llvm16ARMBaseInstrInfo22findRegisterToSaveLRToERKNS_8outliner9CandidateE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo22findRegisterToSaveLRToERKNS_8outliner9CandidateE">findRegisterToSaveLRTo</a>(<a class="local col0 ref" href="#1020C" title='C' data-ref="1020C" data-ref-filename="1020C">C</a>);</td></tr>
<tr><th id="6474">6474</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Reg != <var>0</var> &amp;&amp; <q>"No callee-saved register available?"</q>);</td></tr>
<tr><th id="6475">6475</th><td></td></tr>
<tr><th id="6476">6476</th><td>    <i>// Save and restore LR from that register.</i></td></tr>
<tr><th id="6477">6477</th><td>    <a class="virtual member fn" href="#_ZNK4llvm16ARMBaseInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b" title='llvm::ARMBaseInstrInfo::copyPhysReg' data-ref="_ZNK4llvm16ARMBaseInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b">copyPhysReg</a>(<span class='refarg'><a class="local col7 ref" href="#1017MBB" title='MBB' data-ref="1017MBB" data-ref-filename="1017MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#1018It" title='It' data-ref="1018It" data-ref-filename="1018It">It</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col7 ref" href="#1027Reg" title='Reg' data-ref="1027Reg" data-ref-filename="1027Reg">Reg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::LR" title='llvm::ARM::LR' data-ref="llvm::ARM::LR" data-ref-filename="llvm..ARM..LR">LR</a>, <b>true</b>);</td></tr>
<tr><th id="6478">6478</th><td>    <b>if</b> (!<a class="local col6 ref" href="#1026AFI" title='AFI' data-ref="1026AFI" data-ref-filename="1026AFI">AFI</a>.<a class="ref fn" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo11isLRSpilledEv" title='llvm::ARMFunctionInfo::isLRSpilled' data-ref="_ZNK4llvm15ARMFunctionInfo11isLRSpilledEv" data-ref-filename="_ZNK4llvm15ARMFunctionInfo11isLRSpilledEv">isLRSpilled</a>())</td></tr>
<tr><th id="6479">6479</th><td>      <a class="member fn" href="#_ZNK4llvm16ARMBaseInstrInfo21emitCFIForLRSaveToRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterE" title='llvm::ARMBaseInstrInfo::emitCFIForLRSaveToReg' data-ref="_ZNK4llvm16ARMBaseInstrInfo21emitCFIForLRSaveToRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo21emitCFIForLRSaveToRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterE">emitCFIForLRSaveToReg</a>(<span class='refarg'><a class="local col7 ref" href="#1017MBB" title='MBB' data-ref="1017MBB" data-ref-filename="1017MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#1018It" title='It' data-ref="1018It" data-ref-filename="1018It">It</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col7 ref" href="#1027Reg" title='Reg' data-ref="1027Reg" data-ref-filename="1027Reg">Reg</a>);</td></tr>
<tr><th id="6480">6480</th><td>    <a class="local col2 ref" href="#1022CallPt" title='CallPt' data-ref="1022CallPt" data-ref-filename="1022CallPt">CallPt</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col7 ref" href="#1017MBB" title='MBB' data-ref="1017MBB" data-ref-filename="1017MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" data-ref-filename="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#1018It" title='It' data-ref="1018It" data-ref-filename="1018It">It</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col5 ref" href="#1025CallMIB" title='CallMIB' data-ref="1025CallMIB" data-ref-filename="1025CallMIB">CallMIB</a>);</td></tr>
<tr><th id="6481">6481</th><td>    <a class="virtual member fn" href="#_ZNK4llvm16ARMBaseInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b" title='llvm::ARMBaseInstrInfo::copyPhysReg' data-ref="_ZNK4llvm16ARMBaseInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b">copyPhysReg</a>(<span class='refarg'><a class="local col7 ref" href="#1017MBB" title='MBB' data-ref="1017MBB" data-ref-filename="1017MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#1018It" title='It' data-ref="1018It" data-ref-filename="1018It">It</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::LR" title='llvm::ARM::LR' data-ref="llvm::ARM::LR" data-ref-filename="llvm..ARM..LR">LR</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col7 ref" href="#1027Reg" title='Reg' data-ref="1027Reg" data-ref-filename="1027Reg">Reg</a>, <b>true</b>);</td></tr>
<tr><th id="6482">6482</th><td>    <b>if</b> (!<a class="local col6 ref" href="#1026AFI" title='AFI' data-ref="1026AFI" data-ref-filename="1026AFI">AFI</a>.<a class="ref fn" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo11isLRSpilledEv" title='llvm::ARMFunctionInfo::isLRSpilled' data-ref="_ZNK4llvm15ARMFunctionInfo11isLRSpilledEv" data-ref-filename="_ZNK4llvm15ARMFunctionInfo11isLRSpilledEv">isLRSpilled</a>())</td></tr>
<tr><th id="6483">6483</th><td>      <a class="member fn" href="#_ZNK4llvm16ARMBaseInstrInfo26emitCFIForLRRestoreFromRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::ARMBaseInstrInfo::emitCFIForLRRestoreFromReg' data-ref="_ZNK4llvm16ARMBaseInstrInfo26emitCFIForLRRestoreFromRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo26emitCFIForLRRestoreFromRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">emitCFIForLRRestoreFromReg</a>(<span class='refarg'><a class="local col7 ref" href="#1017MBB" title='MBB' data-ref="1017MBB" data-ref-filename="1017MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#1018It" title='It' data-ref="1018It" data-ref-filename="1018It">It</a>);</td></tr>
<tr><th id="6484">6484</th><td>    <a class="local col8 ref" href="#1018It" title='It' data-ref="1018It" data-ref-filename="1018It">It</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEi" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEi" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratormmEi">--</a>;</td></tr>
<tr><th id="6485">6485</th><td>    <b>return</b> <a class="local col2 ref" href="#1022CallPt" title='CallPt' data-ref="1022CallPt" data-ref-filename="1022CallPt">CallPt</a>;</td></tr>
<tr><th id="6486">6486</th><td>  }</td></tr>
<tr><th id="6487">6487</th><td>  <i>// We have the default case. Save and restore from SP.</i></td></tr>
<tr><th id="6488">6488</th><td>  <b>if</b> (!<a class="local col7 ref" href="#1017MBB" title='MBB' data-ref="1017MBB" data-ref-filename="1017MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock8isLiveInEtNS_11LaneBitmaskE" title='llvm::MachineBasicBlock::isLiveIn' data-ref="_ZNK4llvm17MachineBasicBlock8isLiveInEtNS_11LaneBitmaskE" data-ref-filename="_ZNK4llvm17MachineBasicBlock8isLiveInEtNS_11LaneBitmaskE">isLiveIn</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::LR" title='llvm::ARM::LR' data-ref="llvm::ARM::LR" data-ref-filename="llvm..ARM..LR">LR</a>))</td></tr>
<tr><th id="6489">6489</th><td>    <a class="local col7 ref" href="#1017MBB" title='MBB' data-ref="1017MBB" data-ref-filename="1017MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9addLiveInENS_10MCRegisterENS_11LaneBitmaskE" title='llvm::MachineBasicBlock::addLiveIn' data-ref="_ZN4llvm17MachineBasicBlock9addLiveInENS_10MCRegisterENS_11LaneBitmaskE" data-ref-filename="_ZN4llvm17MachineBasicBlock9addLiveInENS_10MCRegisterENS_11LaneBitmaskE">addLiveIn</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::LR" title='llvm::ARM::LR' data-ref="llvm::ARM::LR" data-ref-filename="llvm..ARM..LR">LR</a>);</td></tr>
<tr><th id="6490">6490</th><td>  <a class="member fn" href="#_ZNK4llvm16ARMBaseInstrInfo13saveLROnStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::ARMBaseInstrInfo::saveLROnStack' data-ref="_ZNK4llvm16ARMBaseInstrInfo13saveLROnStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo13saveLROnStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">saveLROnStack</a>(<span class='refarg'><a class="local col7 ref" href="#1017MBB" title='MBB' data-ref="1017MBB" data-ref-filename="1017MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#1018It" title='It' data-ref="1018It" data-ref-filename="1018It">It</a>);</td></tr>
<tr><th id="6491">6491</th><td>  <b>if</b> (!<a class="local col6 ref" href="#1026AFI" title='AFI' data-ref="1026AFI" data-ref-filename="1026AFI">AFI</a>.<a class="ref fn" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo11isLRSpilledEv" title='llvm::ARMFunctionInfo::isLRSpilled' data-ref="_ZNK4llvm15ARMFunctionInfo11isLRSpilledEv" data-ref-filename="_ZNK4llvm15ARMFunctionInfo11isLRSpilledEv">isLRSpilled</a>())</td></tr>
<tr><th id="6492">6492</th><td>    <a class="member fn" href="#_ZNK4llvm16ARMBaseInstrInfo23emitCFIForLRSaveOnStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::ARMBaseInstrInfo::emitCFIForLRSaveOnStack' data-ref="_ZNK4llvm16ARMBaseInstrInfo23emitCFIForLRSaveOnStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo23emitCFIForLRSaveOnStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">emitCFIForLRSaveOnStack</a>(<span class='refarg'><a class="local col7 ref" href="#1017MBB" title='MBB' data-ref="1017MBB" data-ref-filename="1017MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#1018It" title='It' data-ref="1018It" data-ref-filename="1018It">It</a>);</td></tr>
<tr><th id="6493">6493</th><td>  <a class="local col2 ref" href="#1022CallPt" title='CallPt' data-ref="1022CallPt" data-ref-filename="1022CallPt">CallPt</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col7 ref" href="#1017MBB" title='MBB' data-ref="1017MBB" data-ref-filename="1017MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" data-ref-filename="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#1018It" title='It' data-ref="1018It" data-ref-filename="1018It">It</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col5 ref" href="#1025CallMIB" title='CallMIB' data-ref="1025CallMIB" data-ref-filename="1025CallMIB">CallMIB</a>);</td></tr>
<tr><th id="6494">6494</th><td>  <a class="member fn" href="#_ZNK4llvm16ARMBaseInstrInfo18restoreLRFromStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::ARMBaseInstrInfo::restoreLRFromStack' data-ref="_ZNK4llvm16ARMBaseInstrInfo18restoreLRFromStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo18restoreLRFromStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">restoreLRFromStack</a>(<span class='refarg'><a class="local col7 ref" href="#1017MBB" title='MBB' data-ref="1017MBB" data-ref-filename="1017MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#1018It" title='It' data-ref="1018It" data-ref-filename="1018It">It</a>);</td></tr>
<tr><th id="6495">6495</th><td>  <b>if</b> (!<a class="local col6 ref" href="#1026AFI" title='AFI' data-ref="1026AFI" data-ref-filename="1026AFI">AFI</a>.<a class="ref fn" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo11isLRSpilledEv" title='llvm::ARMFunctionInfo::isLRSpilled' data-ref="_ZNK4llvm15ARMFunctionInfo11isLRSpilledEv" data-ref-filename="_ZNK4llvm15ARMFunctionInfo11isLRSpilledEv">isLRSpilled</a>())</td></tr>
<tr><th id="6496">6496</th><td>    <a class="member fn" href="#_ZNK4llvm16ARMBaseInstrInfo28emitCFIForLRRestoreFromStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::ARMBaseInstrInfo::emitCFIForLRRestoreFromStack' data-ref="_ZNK4llvm16ARMBaseInstrInfo28emitCFIForLRRestoreFromStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo28emitCFIForLRRestoreFromStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">emitCFIForLRRestoreFromStack</a>(<span class='refarg'><a class="local col7 ref" href="#1017MBB" title='MBB' data-ref="1017MBB" data-ref-filename="1017MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#1018It" title='It' data-ref="1018It" data-ref-filename="1018It">It</a>);</td></tr>
<tr><th id="6497">6497</th><td>  <a class="local col8 ref" href="#1018It" title='It' data-ref="1018It" data-ref-filename="1018It">It</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEi" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEi" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratormmEi">--</a>;</td></tr>
<tr><th id="6498">6498</th><td>  <b>return</b> <a class="local col2 ref" href="#1022CallPt" title='CallPt' data-ref="1022CallPt" data-ref-filename="1022CallPt">CallPt</a>;</td></tr>
<tr><th id="6499">6499</th><td>}</td></tr>
<tr><th id="6500">6500</th><td></td></tr>
<tr><th id="6501">6501</th><td><em>bool</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo34shouldOutlineFromFunctionByDefaultERNS_15MachineFunctionE" title='llvm::ARMBaseInstrInfo::shouldOutlineFromFunctionByDefault' data-ref="_ZNK4llvm16ARMBaseInstrInfo34shouldOutlineFromFunctionByDefaultERNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo34shouldOutlineFromFunctionByDefaultERNS_15MachineFunctionE">shouldOutlineFromFunctionByDefault</dfn>(</td></tr>
<tr><th id="6502">6502</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="1028MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="1028MF" data-ref-filename="1028MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="6503">6503</th><td>  <b>return</b> <a class="member field" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget8isMClassEv" title='llvm::ARMSubtarget::isMClass' data-ref="_ZNK4llvm12ARMSubtarget8isMClassEv" data-ref-filename="_ZNK4llvm12ARMSubtarget8isMClassEv">isMClass</a>() &amp;&amp; <a class="local col8 ref" href="#1028MF" title='MF' data-ref="1028MF" data-ref-filename="1028MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10hasMinSizeEv" title='llvm::Function::hasMinSize' data-ref="_ZNK4llvm8Function10hasMinSizeEv" data-ref-filename="_ZNK4llvm8Function10hasMinSizeEv">hasMinSize</a>();</td></tr>
<tr><th id="6504">6504</th><td>}</td></tr>
<tr><th id="6505">6505</th><td></td></tr>
<tr><th id="6506">6506</th><td><em>bool</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo33isReallyTriviallyReMaterializableERKNS_12MachineInstrEPNS_9AAResultsE" title='llvm::ARMBaseInstrInfo::isReallyTriviallyReMaterializable' data-ref="_ZNK4llvm16ARMBaseInstrInfo33isReallyTriviallyReMaterializableERKNS_12MachineInstrEPNS_9AAResultsE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo33isReallyTriviallyReMaterializableERKNS_12MachineInstrEPNS_9AAResultsE">isReallyTriviallyReMaterializable</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="1029MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1029MI" data-ref-filename="1029MI">MI</dfn>,</td></tr>
<tr><th id="6507">6507</th><td>                                                         <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::AAResults" title='llvm::AAResults' data-ref="llvm::AAResults" data-ref-filename="llvm..AAResults">AAResults</a> *<dfn class="local col0 decl" id="1030AA" title='AA' data-type='llvm::AAResults *' data-ref="1030AA" data-ref-filename="1030AA">AA</dfn>) <em>const</em> {</td></tr>
<tr><th id="6508">6508</th><td>  <i>// Try hard to rematerialize any VCTPs because if we spill P0, it will block</i></td></tr>
<tr><th id="6509">6509</th><td><i>  // the tail predication conversion. This means that the element count</i></td></tr>
<tr><th id="6510">6510</th><td><i>  // register has to be live for longer, but that has to be better than</i></td></tr>
<tr><th id="6511">6511</th><td><i>  // spill/restore and VPT predication.</i></td></tr>
<tr><th id="6512">6512</th><td>  <b>return</b> <a class="ref fn" href="MVETailPredUtils.h.html#_ZN4llvmL6isVCTPEPKNS_12MachineInstrE" title='llvm::isVCTP' data-ref="_ZN4llvmL6isVCTPEPKNS_12MachineInstrE" data-ref-filename="_ZN4llvmL6isVCTPEPKNS_12MachineInstrE">isVCTP</a>(&amp;<a class="local col9 ref" href="#1029MI" title='MI' data-ref="1029MI" data-ref-filename="1029MI">MI</a>) &amp;&amp; !<a class="virtual member fn" href="#_ZNK4llvm16ARMBaseInstrInfo12isPredicatedERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::isPredicated' data-ref="_ZNK4llvm16ARMBaseInstrInfo12isPredicatedERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo12isPredicatedERKNS_12MachineInstrE">isPredicated</a>(<a class="local col9 ref" href="#1029MI" title='MI' data-ref="1029MI" data-ref-filename="1029MI">MI</a>);</td></tr>
<tr><th id="6513">6513</th><td>}</td></tr>
<tr><th id="6514">6514</th><td></td></tr>
<tr><th id="6515">6515</th><td><em>unsigned</em> <span class="namespace">llvm::</span><dfn class="decl def fn" id="_ZN4llvm12getBLXOpcodeERKNS_15MachineFunctionE" title='llvm::getBLXOpcode' data-ref="_ZN4llvm12getBLXOpcodeERKNS_15MachineFunctionE" data-ref-filename="_ZN4llvm12getBLXOpcodeERKNS_15MachineFunctionE">getBLXOpcode</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="1031MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="1031MF" data-ref-filename="1031MF">MF</dfn>) {</td></tr>
<tr><th id="6516">6516</th><td>  <b>return</b> (<a class="local col1 ref" href="#1031MF" title='MF' data-ref="1031MF" data-ref-filename="1031MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget" data-ref-filename="llvm..ARMSubtarget">ARMSubtarget</a>&gt;().<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget12hardenSlsBlrEv" title='llvm::ARMSubtarget::hardenSlsBlr' data-ref="_ZNK4llvm12ARMSubtarget12hardenSlsBlrEv" data-ref-filename="_ZNK4llvm12ARMSubtarget12hardenSlsBlrEv">hardenSlsBlr</a>()) ? <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::BLX_noip" title='llvm::ARM::BLX_noip' data-ref="llvm::ARM::BLX_noip" data-ref-filename="llvm..ARM..BLX_noip">BLX_noip</a></td></tr>
<tr><th id="6517">6517</th><td>                                                          : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::BLX" title='llvm::ARM::BLX' data-ref="llvm::ARM::BLX" data-ref-filename="llvm..ARM..BLX">BLX</a>;</td></tr>
<tr><th id="6518">6518</th><td>}</td></tr>
<tr><th id="6519">6519</th><td></td></tr>
<tr><th id="6520">6520</th><td><em>unsigned</em> <span class="namespace">llvm::</span><dfn class="decl def fn" id="_ZN4llvm14gettBLXrOpcodeERKNS_15MachineFunctionE" title='llvm::gettBLXrOpcode' data-ref="_ZN4llvm14gettBLXrOpcodeERKNS_15MachineFunctionE" data-ref-filename="_ZN4llvm14gettBLXrOpcodeERKNS_15MachineFunctionE">gettBLXrOpcode</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="1032MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="1032MF" data-ref-filename="1032MF">MF</dfn>) {</td></tr>
<tr><th id="6521">6521</th><td>  <b>return</b> (<a class="local col2 ref" href="#1032MF" title='MF' data-ref="1032MF" data-ref-filename="1032MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget" data-ref-filename="llvm..ARMSubtarget">ARMSubtarget</a>&gt;().<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget12hardenSlsBlrEv" title='llvm::ARMSubtarget::hardenSlsBlr' data-ref="_ZNK4llvm12ARMSubtarget12hardenSlsBlrEv" data-ref-filename="_ZNK4llvm12ARMSubtarget12hardenSlsBlrEv">hardenSlsBlr</a>()) ? <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tBLXr_noip" title='llvm::ARM::tBLXr_noip' data-ref="llvm::ARM::tBLXr_noip" data-ref-filename="llvm..ARM..tBLXr_noip">tBLXr_noip</a></td></tr>
<tr><th id="6522">6522</th><td>                                                          : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tBLXr" title='llvm::ARM::tBLXr' data-ref="llvm::ARM::tBLXr" data-ref-filename="llvm..ARM..tBLXr">tBLXr</a>;</td></tr>
<tr><th id="6523">6523</th><td>}</td></tr>
<tr><th id="6524">6524</th><td></td></tr>
<tr><th id="6525">6525</th><td><em>unsigned</em> <span class="namespace">llvm::</span><dfn class="decl def fn" id="_ZN4llvm16getBLXpredOpcodeERKNS_15MachineFunctionE" title='llvm::getBLXpredOpcode' data-ref="_ZN4llvm16getBLXpredOpcodeERKNS_15MachineFunctionE" data-ref-filename="_ZN4llvm16getBLXpredOpcodeERKNS_15MachineFunctionE">getBLXpredOpcode</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="1033MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="1033MF" data-ref-filename="1033MF">MF</dfn>) {</td></tr>
<tr><th id="6526">6526</th><td>  <b>return</b> (<a class="local col3 ref" href="#1033MF" title='MF' data-ref="1033MF" data-ref-filename="1033MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget" data-ref-filename="llvm..ARMSubtarget">ARMSubtarget</a>&gt;().<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget12hardenSlsBlrEv" title='llvm::ARMSubtarget::hardenSlsBlr' data-ref="_ZNK4llvm12ARMSubtarget12hardenSlsBlrEv" data-ref-filename="_ZNK4llvm12ARMSubtarget12hardenSlsBlrEv">hardenSlsBlr</a>()) ? <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::BLX_pred_noip" title='llvm::ARM::BLX_pred_noip' data-ref="llvm::ARM::BLX_pred_noip" data-ref-filename="llvm..ARM..BLX_pred_noip">BLX_pred_noip</a></td></tr>
<tr><th id="6527">6527</th><td>                                                          : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::BLX_pred" title='llvm::ARM::BLX_pred' data-ref="llvm::ARM::BLX_pred" data-ref-filename="llvm..ARM..BLX_pred">BLX_pred</a>;</td></tr>
<tr><th id="6528">6528</th><td>}</td></tr>
<tr><th id="6529">6529</th><td></td></tr>
<tr><th id="6530">6530</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>