

================================================================
== Vitis HLS Report for 'running_cond_update'
================================================================
* Date:           Tue May  3 16:48:28 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        fde_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.451 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.45>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%pc_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %pc" [fde_ip.cpp:15]   --->   Operation 2 'read' 'pc_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%instruction_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %instruction" [fde_ip.cpp:15]   --->   Operation 3 'read' 'instruction_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (2.42ns)   --->   "%icmp_ln1069 = icmp_ne  i16 %pc_read, i16 0"   --->   Operation 4 'icmp' 'icmp_ln1069' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5 [1/1] (2.47ns)   --->   "%icmp_ln19 = icmp_ne  i32 %instruction_read, i32 32871" [fde_ip.cpp:19]   --->   Operation 5 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6 [1/1] (0.97ns)   --->   "%or_ln19 = or i1 %icmp_ln1069, i1 %icmp_ln19" [fde_ip.cpp:19]   --->   Operation 6 'or' 'or_ln19' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ret_ln20 = ret i1 %or_ln19" [fde_ip.cpp:20]   --->   Operation 7 'ret' 'ret_ln20' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ instruction]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pc]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
pc_read          (read) [ 00]
instruction_read (read) [ 00]
icmp_ln1069      (icmp) [ 00]
icmp_ln19        (icmp) [ 00]
or_ln19          (or  ) [ 00]
ret_ln20         (ret ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="instruction">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="instruction"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pc">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pc"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1004" name="pc_read_read_fu_12">
<pin_list>
<pin id="13" dir="0" index="0" bw="16" slack="0"/>
<pin id="14" dir="0" index="1" bw="16" slack="0"/>
<pin id="15" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pc_read/1 "/>
</bind>
</comp>

<comp id="18" class="1004" name="instruction_read_read_fu_18">
<pin_list>
<pin id="19" dir="0" index="0" bw="32" slack="0"/>
<pin id="20" dir="0" index="1" bw="32" slack="0"/>
<pin id="21" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="instruction_read/1 "/>
</bind>
</comp>

<comp id="24" class="1004" name="icmp_ln1069_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="16" slack="0"/>
<pin id="26" dir="0" index="1" bw="1" slack="0"/>
<pin id="27" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1069/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="icmp_ln19_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="32" slack="0"/>
<pin id="32" dir="0" index="1" bw="17" slack="0"/>
<pin id="33" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="or_ln19_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="0" index="1" bw="1" slack="0"/>
<pin id="39" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="16"><net_src comp="4" pin="0"/><net_sink comp="12" pin=0"/></net>

<net id="17"><net_src comp="2" pin="0"/><net_sink comp="12" pin=1"/></net>

<net id="22"><net_src comp="6" pin="0"/><net_sink comp="18" pin=0"/></net>

<net id="23"><net_src comp="0" pin="0"/><net_sink comp="18" pin=1"/></net>

<net id="28"><net_src comp="12" pin="2"/><net_sink comp="24" pin=0"/></net>

<net id="29"><net_src comp="8" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="34"><net_src comp="18" pin="2"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="10" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="40"><net_src comp="24" pin="2"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="30" pin="2"/><net_sink comp="36" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: running_cond_update : instruction | {1 }
	Port: running_cond_update : pc | {1 }
  - Chain level:
	State 1
		or_ln19 : 1
		ret_ln20 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|   icmp   |      icmp_ln1069_fu_24      |    0    |    13   |
|          |       icmp_ln19_fu_30       |    0    |    18   |
|----------|-----------------------------|---------|---------|
|    or    |        or_ln19_fu_36        |    0    |    2    |
|----------|-----------------------------|---------|---------|
|   read   |      pc_read_read_fu_12     |    0    |    0    |
|          | instruction_read_read_fu_18 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    33   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   33   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   33   |
+-----------+--------+--------+
