// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _reconstruct_complex_s_HH_
#define _reconstruct_complex_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct reconstruct_complex_s : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<7> > y_L3_V_address0;
    sc_out< sc_logic > y_L3_V_ce0;
    sc_in< sc_lv<16> > y_L3_V_q0;
    sc_out< sc_lv<7> > y_L3_V_address1;
    sc_out< sc_logic > y_L3_V_ce1;
    sc_in< sc_lv<16> > y_L3_V_q1;
    sc_out< sc_lv<64> > DNN_out_TDATA;
    sc_out< sc_logic > DNN_out_TVALID;
    sc_in< sc_logic > DNN_out_TREADY;
    sc_out< sc_lv<1> > DNN_out_TLAST;


    // Module declarations
    reconstruct_complex_s(sc_module_name name);
    SC_HAS_PROCESS(reconstruct_complex_s);

    ~reconstruct_complex_s();

    sc_trace_file* mVcdFile;

    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > DNN_out_TDATA_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln661_reg_751;
    sc_signal< sc_lv<1> > icmp_ln661_reg_751_pp0_iter3_reg;
    sc_signal< sc_lv<6> > i_0_reg_137;
    sc_signal< sc_lv<1> > icmp_ln661_fu_148_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state6_io;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln661_reg_751_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln661_reg_751_pp0_iter2_reg;
    sc_signal< sc_lv<6> > i_fu_154_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > tmp_last_V_fu_180_p2;
    sc_signal< sc_lv<1> > tmp_last_V_reg_770;
    sc_signal< sc_lv<1> > tmp_last_V_reg_770_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_last_V_reg_770_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_last_V_reg_770_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln935_fu_186_p2;
    sc_signal< sc_lv<1> > icmp_ln935_reg_775;
    sc_signal< sc_lv<1> > icmp_ln935_reg_775_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln935_reg_775_pp0_iter3_reg;
    sc_signal< sc_lv<1> > p_Result_15_fu_192_p3;
    sc_signal< sc_lv<1> > p_Result_15_reg_780;
    sc_signal< sc_lv<1> > p_Result_15_reg_780_pp0_iter2_reg;
    sc_signal< sc_lv<1> > p_Result_15_reg_780_pp0_iter3_reg;
    sc_signal< sc_lv<16> > tmp_V_7_fu_206_p3;
    sc_signal< sc_lv<16> > tmp_V_7_reg_785;
    sc_signal< sc_lv<16> > tmp_V_7_reg_785_pp0_iter2_reg;
    sc_signal< sc_lv<16> > p_Result_s_fu_214_p4;
    sc_signal< sc_lv<16> > p_Result_s_reg_792;
    sc_signal< sc_lv<1> > icmp_ln935_1_fu_224_p2;
    sc_signal< sc_lv<1> > icmp_ln935_1_reg_797;
    sc_signal< sc_lv<1> > icmp_ln935_1_reg_797_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln935_1_reg_797_pp0_iter3_reg;
    sc_signal< sc_lv<1> > p_Result_18_fu_230_p3;
    sc_signal< sc_lv<1> > p_Result_18_reg_802;
    sc_signal< sc_lv<1> > p_Result_18_reg_802_pp0_iter2_reg;
    sc_signal< sc_lv<1> > p_Result_18_reg_802_pp0_iter3_reg;
    sc_signal< sc_lv<16> > tmp_V_9_fu_244_p3;
    sc_signal< sc_lv<16> > tmp_V_9_reg_807;
    sc_signal< sc_lv<16> > tmp_V_9_reg_807_pp0_iter2_reg;
    sc_signal< sc_lv<16> > p_Result_10_fu_252_p4;
    sc_signal< sc_lv<16> > p_Result_10_reg_814;
    sc_signal< sc_lv<32> > sub_ln944_fu_277_p2;
    sc_signal< sc_lv<32> > sub_ln944_reg_819;
    sc_signal< sc_lv<16> > trunc_ln944_fu_283_p1;
    sc_signal< sc_lv<16> > trunc_ln944_reg_825;
    sc_signal< sc_lv<32> > lsb_index_fu_287_p2;
    sc_signal< sc_lv<32> > lsb_index_reg_830;
    sc_signal< sc_lv<31> > tmp_10_reg_836;
    sc_signal< sc_lv<5> > sub_ln947_fu_307_p2;
    sc_signal< sc_lv<5> > sub_ln947_reg_841;
    sc_signal< sc_lv<8> > trunc_ln943_fu_313_p1;
    sc_signal< sc_lv<8> > trunc_ln943_reg_846;
    sc_signal< sc_lv<8> > trunc_ln943_reg_846_pp0_iter3_reg;
    sc_signal< sc_lv<32> > sub_ln944_1_fu_332_p2;
    sc_signal< sc_lv<32> > sub_ln944_1_reg_851;
    sc_signal< sc_lv<16> > trunc_ln944_1_fu_338_p1;
    sc_signal< sc_lv<16> > trunc_ln944_1_reg_857;
    sc_signal< sc_lv<32> > lsb_index_1_fu_342_p2;
    sc_signal< sc_lv<32> > lsb_index_1_reg_862;
    sc_signal< sc_lv<31> > tmp_14_reg_868;
    sc_signal< sc_lv<5> > sub_ln947_1_fu_362_p2;
    sc_signal< sc_lv<5> > sub_ln947_1_reg_873;
    sc_signal< sc_lv<8> > trunc_ln943_1_fu_368_p1;
    sc_signal< sc_lv<8> > trunc_ln943_1_reg_878;
    sc_signal< sc_lv<8> > trunc_ln943_1_reg_878_pp0_iter3_reg;
    sc_signal< sc_lv<31> > m_s_reg_883;
    sc_signal< sc_lv<1> > tmp_12_reg_888;
    sc_signal< sc_lv<31> > m_3_reg_893;
    sc_signal< sc_lv<1> > tmp_16_reg_898;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<64> > zext_ln666_fu_164_p1;
    sc_signal< sc_lv<64> > zext_ln666_1_fu_175_p1;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<7> > zext_ln661_fu_160_p1;
    sc_signal< sc_lv<7> > add_ln666_fu_169_p2;
    sc_signal< sc_lv<16> > tmp_V_fu_200_p2;
    sc_signal< sc_lv<16> > tmp_V_4_fu_238_p2;
    sc_signal< sc_lv<32> > p_Result_16_fu_262_p3;
    sc_signal< sc_lv<32> > l_fu_269_p3;
    sc_signal< sc_lv<5> > trunc_ln947_fu_303_p1;
    sc_signal< sc_lv<32> > p_Result_19_fu_317_p3;
    sc_signal< sc_lv<32> > l_1_fu_324_p3;
    sc_signal< sc_lv<5> > trunc_ln947_1_fu_358_p1;
    sc_signal< sc_lv<16> > zext_ln947_fu_377_p1;
    sc_signal< sc_lv<16> > lshr_ln947_fu_380_p2;
    sc_signal< sc_lv<16> > p_Result_6_fu_386_p2;
    sc_signal< sc_lv<1> > icmp_ln947_fu_372_p2;
    sc_signal< sc_lv<1> > icmp_ln947_1_fu_391_p2;
    sc_signal< sc_lv<1> > tmp_11_fu_403_p3;
    sc_signal< sc_lv<16> > add_ln949_fu_416_p2;
    sc_signal< sc_lv<1> > p_Result_7_fu_421_p3;
    sc_signal< sc_lv<1> > xor_ln949_fu_410_p2;
    sc_signal< sc_lv<1> > and_ln949_fu_428_p2;
    sc_signal< sc_lv<1> > a_fu_397_p2;
    sc_signal< sc_lv<1> > or_ln949_2_fu_434_p2;
    sc_signal< sc_lv<32> > m_fu_448_p1;
    sc_signal< sc_lv<32> > add_ln958_fu_456_p2;
    sc_signal< sc_lv<32> > sub_ln958_fu_467_p2;
    sc_signal< sc_lv<1> > icmp_ln958_fu_451_p2;
    sc_signal< sc_lv<32> > lshr_ln958_fu_461_p2;
    sc_signal< sc_lv<32> > shl_ln958_fu_472_p2;
    sc_signal< sc_lv<32> > m_1_fu_478_p3;
    sc_signal< sc_lv<32> > or_ln_fu_440_p3;
    sc_signal< sc_lv<32> > m_2_fu_486_p2;
    sc_signal< sc_lv<16> > zext_ln947_1_fu_515_p1;
    sc_signal< sc_lv<16> > lshr_ln947_1_fu_518_p2;
    sc_signal< sc_lv<16> > p_Result_12_fu_524_p2;
    sc_signal< sc_lv<1> > icmp_ln947_2_fu_510_p2;
    sc_signal< sc_lv<1> > icmp_ln947_3_fu_529_p2;
    sc_signal< sc_lv<1> > tmp_15_fu_541_p3;
    sc_signal< sc_lv<16> > add_ln949_1_fu_554_p2;
    sc_signal< sc_lv<1> > p_Result_13_fu_559_p3;
    sc_signal< sc_lv<1> > xor_ln949_1_fu_548_p2;
    sc_signal< sc_lv<1> > and_ln949_1_fu_566_p2;
    sc_signal< sc_lv<1> > a_1_fu_535_p2;
    sc_signal< sc_lv<1> > or_ln949_fu_572_p2;
    sc_signal< sc_lv<32> > m_9_fu_586_p1;
    sc_signal< sc_lv<32> > add_ln958_1_fu_594_p2;
    sc_signal< sc_lv<32> > sub_ln958_1_fu_605_p2;
    sc_signal< sc_lv<1> > icmp_ln958_1_fu_589_p2;
    sc_signal< sc_lv<32> > lshr_ln958_1_fu_599_p2;
    sc_signal< sc_lv<32> > shl_ln958_1_fu_610_p2;
    sc_signal< sc_lv<32> > m_10_fu_616_p3;
    sc_signal< sc_lv<32> > or_ln949_1_fu_578_p3;
    sc_signal< sc_lv<32> > m_12_fu_624_p2;
    sc_signal< sc_lv<8> > select_ln964_fu_651_p3;
    sc_signal< sc_lv<8> > sub_ln964_fu_658_p2;
    sc_signal< sc_lv<8> > add_ln964_fu_663_p2;
    sc_signal< sc_lv<32> > m_15_fu_648_p1;
    sc_signal< sc_lv<9> > tmp_4_fu_669_p3;
    sc_signal< sc_lv<8> > select_ln964_1_fu_691_p3;
    sc_signal< sc_lv<8> > sub_ln964_1_fu_698_p2;
    sc_signal< sc_lv<8> > add_ln964_1_fu_703_p2;
    sc_signal< sc_lv<32> > m_16_fu_688_p1;
    sc_signal< sc_lv<9> > tmp_6_fu_709_p3;
    sc_signal< sc_lv<32> > p_Result_17_fu_676_p5;
    sc_signal< sc_lv<32> > p_Result_20_fu_716_p5;
    sc_signal< sc_lv<32> > select_ln162_1_fu_735_p3;
    sc_signal< sc_lv<32> > select_ln162_fu_728_p3;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state7;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<6> ap_const_lv6_34;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<7> ap_const_lv7_34;
    static const sc_lv<6> ap_const_lv6_33;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<16> ap_const_lv16_FFFF;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_FFFFFFE8;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<5> ap_const_lv5_9;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<16> ap_const_lv16_FFE8;
    static const sc_lv<32> ap_const_lv32_FFFFFFE7;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<8> ap_const_lv8_7F;
    static const sc_lv<8> ap_const_lv8_7E;
    static const sc_lv<8> ap_const_lv8_6;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_DNN_out_TDATA();
    void thread_DNN_out_TDATA_blk_n();
    void thread_DNN_out_TLAST();
    void thread_DNN_out_TVALID();
    void thread_a_1_fu_535_p2();
    void thread_a_fu_397_p2();
    void thread_add_ln666_fu_169_p2();
    void thread_add_ln949_1_fu_554_p2();
    void thread_add_ln949_fu_416_p2();
    void thread_add_ln958_1_fu_594_p2();
    void thread_add_ln958_fu_456_p2();
    void thread_add_ln964_1_fu_703_p2();
    void thread_add_ln964_fu_663_p2();
    void thread_and_ln949_1_fu_566_p2();
    void thread_and_ln949_fu_428_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state7();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_block_state6_io();
    void thread_ap_block_state6_pp0_stage0_iter4();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_i_fu_154_p2();
    void thread_icmp_ln661_fu_148_p2();
    void thread_icmp_ln935_1_fu_224_p2();
    void thread_icmp_ln935_fu_186_p2();
    void thread_icmp_ln947_1_fu_391_p2();
    void thread_icmp_ln947_2_fu_510_p2();
    void thread_icmp_ln947_3_fu_529_p2();
    void thread_icmp_ln947_fu_372_p2();
    void thread_icmp_ln958_1_fu_589_p2();
    void thread_icmp_ln958_fu_451_p2();
    void thread_l_1_fu_324_p3();
    void thread_l_fu_269_p3();
    void thread_lsb_index_1_fu_342_p2();
    void thread_lsb_index_fu_287_p2();
    void thread_lshr_ln947_1_fu_518_p2();
    void thread_lshr_ln947_fu_380_p2();
    void thread_lshr_ln958_1_fu_599_p2();
    void thread_lshr_ln958_fu_461_p2();
    void thread_m_10_fu_616_p3();
    void thread_m_12_fu_624_p2();
    void thread_m_15_fu_648_p1();
    void thread_m_16_fu_688_p1();
    void thread_m_1_fu_478_p3();
    void thread_m_2_fu_486_p2();
    void thread_m_9_fu_586_p1();
    void thread_m_fu_448_p1();
    void thread_or_ln949_1_fu_578_p3();
    void thread_or_ln949_2_fu_434_p2();
    void thread_or_ln949_fu_572_p2();
    void thread_or_ln_fu_440_p3();
    void thread_p_Result_10_fu_252_p4();
    void thread_p_Result_12_fu_524_p2();
    void thread_p_Result_13_fu_559_p3();
    void thread_p_Result_15_fu_192_p3();
    void thread_p_Result_16_fu_262_p3();
    void thread_p_Result_17_fu_676_p5();
    void thread_p_Result_18_fu_230_p3();
    void thread_p_Result_19_fu_317_p3();
    void thread_p_Result_20_fu_716_p5();
    void thread_p_Result_6_fu_386_p2();
    void thread_p_Result_7_fu_421_p3();
    void thread_p_Result_s_fu_214_p4();
    void thread_select_ln162_1_fu_735_p3();
    void thread_select_ln162_fu_728_p3();
    void thread_select_ln964_1_fu_691_p3();
    void thread_select_ln964_fu_651_p3();
    void thread_shl_ln958_1_fu_610_p2();
    void thread_shl_ln958_fu_472_p2();
    void thread_sub_ln944_1_fu_332_p2();
    void thread_sub_ln944_fu_277_p2();
    void thread_sub_ln947_1_fu_362_p2();
    void thread_sub_ln947_fu_307_p2();
    void thread_sub_ln958_1_fu_605_p2();
    void thread_sub_ln958_fu_467_p2();
    void thread_sub_ln964_1_fu_698_p2();
    void thread_sub_ln964_fu_658_p2();
    void thread_tmp_11_fu_403_p3();
    void thread_tmp_15_fu_541_p3();
    void thread_tmp_4_fu_669_p3();
    void thread_tmp_6_fu_709_p3();
    void thread_tmp_V_4_fu_238_p2();
    void thread_tmp_V_7_fu_206_p3();
    void thread_tmp_V_9_fu_244_p3();
    void thread_tmp_V_fu_200_p2();
    void thread_tmp_last_V_fu_180_p2();
    void thread_trunc_ln943_1_fu_368_p1();
    void thread_trunc_ln943_fu_313_p1();
    void thread_trunc_ln944_1_fu_338_p1();
    void thread_trunc_ln944_fu_283_p1();
    void thread_trunc_ln947_1_fu_358_p1();
    void thread_trunc_ln947_fu_303_p1();
    void thread_xor_ln949_1_fu_548_p2();
    void thread_xor_ln949_fu_410_p2();
    void thread_y_L3_V_address0();
    void thread_y_L3_V_address1();
    void thread_y_L3_V_ce0();
    void thread_y_L3_V_ce1();
    void thread_zext_ln661_fu_160_p1();
    void thread_zext_ln666_1_fu_175_p1();
    void thread_zext_ln666_fu_164_p1();
    void thread_zext_ln947_1_fu_515_p1();
    void thread_zext_ln947_fu_377_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
