##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_Pump
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for Display1_IntClock
		4.4::Critical Path Report for Display2_IntClock
		4.5::Critical Path Report for Printer_IntClock
		4.6::Critical Path Report for RF_Connection_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. Display2_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. Display1_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. Printer_IntClock:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. RF_Connection_IntClock:R)
		5.5::Critical Path Report for (CyBUS_CLK:R vs. Clock_Pump:R)
		5.6::Critical Path Report for (Display2_IntClock:R vs. Display2_IntClock:R)
		5.7::Critical Path Report for (Display1_IntClock:R vs. Display1_IntClock:R)
		5.8::Critical Path Report for (Printer_IntClock:R vs. Printer_IntClock:R)
		5.9::Critical Path Report for (RF_Connection_IntClock:R vs. RF_Connection_IntClock:R)
		5.10::Critical Path Report for (Clock_Pump:R vs. Clock_Pump:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 13
Clock: Clock_Pump                     | Frequency: 41.32 MHz  | Target: 0.05 MHz   | 
Clock: CyBUS_CLK                      | Frequency: 52.19 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)      | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                          | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                          | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                   | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                      | N/A                   | Target: 24.00 MHz  | 
Clock: Display1_IntClock              | Frequency: 48.82 MHz  | Target: 0.46 MHz   | 
Clock: Display2_IntClock              | Frequency: 43.41 MHz  | Target: 0.46 MHz   | 
Clock: Printer_IntClock               | Frequency: 55.50 MHz  | Target: 0.08 MHz   | 
Clock: RF_Connection_IntClock         | Frequency: 44.19 MHz  | Target: 0.08 MHz   | 
Clock: timer_clock_1                  | N/A                   | Target: 0.00 MHz   | 
Clock: timer_clock_1(fixed-function)  | N/A                   | Target: 0.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock            Capture Clock           Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------------  ----------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_Pump              Clock_Pump              2.17083e+007     21684132    N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK               Clock_Pump              41666.7          22584       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK               Display1_IntClock       41666.7          22888       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK               Display2_IntClock       41666.7          24338       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK               Printer_IntClock        41666.7          23648       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK               RF_Connection_IntClock  41666.7          22504       N/A              N/A         N/A              N/A         N/A              N/A         
Display1_IntClock       Display1_IntClock       2.16667e+006     2146184     N/A              N/A         N/A              N/A         N/A              N/A         
Display2_IntClock       Display2_IntClock       2.16667e+006     2143630     N/A              N/A         N/A              N/A         N/A              N/A         
Printer_IntClock        Printer_IntClock        1.30417e+007     13025428    N/A              N/A         N/A              N/A         N/A              N/A         
RF_Connection_IntClock  RF_Connection_IntClock  1.30417e+007     13019038    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name         Clock to Out  Clock Name:Phase             
----------------  ------------  ---------------------------  
RF_Tx(0)_PAD      29552         RF_Connection_IntClock:R     
SCL_1(0)_PAD:out  21217         CyBUS_CLK(fixed-function):R  
SDA_1(0)_PAD:out  20640         CyBUS_CLK(fixed-function):R  
Tx_Disp1(0)_PAD   30437         Display1_IntClock:R          
Tx_Disp2(0)_PAD   33413         Display2_IntClock:R          
Tx_Print(0)_PAD   29619         Printer_IntClock:R           
Tx_Pump(0)_PAD    33955         Clock_Pump:R                 


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_Pump
****************************************
Clock: Clock_Pump
Frequency: 41.32 MHz | Target: 0.05 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_ctrl_mark_last\/q
Path End       : \Pump:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Pump:BUART:sRX:RxBitCounter\/clock
Path slack     : 21684132p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -5360
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21702973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18842
-------------------------------------   ----- 
End-of-path arrival time (ps)           18842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_ctrl_mark_last\/clock_0                     macrocell87         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_ctrl_mark_last\/q     macrocell87   1250   1250  21684132  RISE       1
\Pump:BUART:rx_counter_load\/main_0  macrocell22   7391   8641  21684132  RISE       1
\Pump:BUART:rx_counter_load\/q       macrocell22   3350  11991  21684132  RISE       1
\Pump:BUART:sRX:RxBitCounter\/load   count7cell    6850  18842  21684132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 52.19 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RF_Rx(0)/fb
Path End       : \RF_Connection:BUART:rx_parity_error_pre\/main_5
Capture Clock  : \RF_Connection:BUART:rx_parity_error_pre\/clock_0
Path slack     : 22504p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RF_Connection_IntClock:R#2)   41667
- Setup time                                                      -3510
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15652
-------------------------------------   ----- 
End-of-path arrival time (ps)           15652
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RF_Rx(0)/in_clock                                           iocell2             0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
RF_Rx(0)/fb                                       iocell2       2234   2234  22504  RISE       1
\RF_Connection:BUART:rx_postpoll\/main_0          macrocell7    6385   8619  22504  RISE       1
\RF_Connection:BUART:rx_postpoll\/q               macrocell7    3350  11969  22504  RISE       1
\RF_Connection:BUART:rx_parity_error_pre\/main_5  macrocell63   3683  15652  22504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_parity_error_pre\/clock_0          macrocell63         0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Display1_IntClock
***********************************************
Clock: Display1_IntClock
Frequency: 48.82 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_ctrl_mark_last\/q
Path End       : \Display1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Display1:BUART:sRX:RxBitCounter\/clock
Path slack     : 2146184p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15123
-------------------------------------   ----- 
End-of-path arrival time (ps)           15123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell107        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_ctrl_mark_last\/q     macrocell107   1250   1250  2146184  RISE       1
\Display1:BUART:rx_counter_load\/main_0  macrocell30    8283   9533  2146184  RISE       1
\Display1:BUART:rx_counter_load\/q       macrocell30    3350  12883  2146184  RISE       1
\Display1:BUART:sRX:RxBitCounter\/load   count7cell     2240  15123  2146184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for Display2_IntClock
***********************************************
Clock: Display2_IntClock
Frequency: 43.41 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \Display2:BUART:sRX:RxSts\/status_4
Capture Clock  : \Display2:BUART:sRX:RxSts\/clock
Path slack     : 2143630p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22536
-------------------------------------   ----- 
End-of-path arrival time (ps)           22536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxShifter:u0\/clock                    datapathcell15      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell15   3580   3580  2143630  RISE       1
\Display2:BUART:rx_status_4\/main_1                 macrocell40      8009  11589  2143630  RISE       1
\Display2:BUART:rx_status_4\/q                      macrocell40      3350  14939  2143630  RISE       1
\Display2:BUART:sRX:RxSts\/status_4                 statusicell10    7597  22536  2143630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxSts\/clock                           statusicell10       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for Printer_IntClock
**********************************************
Clock: Printer_IntClock
Frequency: 55.50 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)/fb
Path End       : \Printer:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Printer:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23648p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Printer_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14549
-------------------------------------   ----- 
End-of-path arrival time (ps)           14549
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)/in_clock                                        iocell3             0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_Print(0)/fb                             iocell3         2133   2133  23648  RISE       1
\Printer:BUART:rx_postpoll\/main_0         macrocell15     6143   8276  23648  RISE       1
\Printer:BUART:rx_postpoll\/q              macrocell15     3350  11626  23648  RISE       1
\Printer:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2924  14549  23648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxShifter:u0\/clock                     datapathcell6       0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for RF_Connection_IntClock
****************************************************
Clock: RF_Connection_IntClock
Frequency: 44.19 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:tx_state_2\/q
Path End       : \RF_Connection:BUART:txn\/main_4
Capture Clock  : \RF_Connection:BUART:txn\/clock_0
Path slack     : 13019038p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19119
-------------------------------------   ----- 
End-of-path arrival time (ps)           19119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_2\/clock_0                   macrocell46         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:tx_state_2\/q      macrocell46   1250   1250  13019038  RISE       1
\RF_Connection:BUART:txn_split\/main_6  macrocell1    8272   9522  13019038  RISE       1
\RF_Connection:BUART:txn_split\/q       macrocell1    3350  12872  13019038  RISE       1
\RF_Connection:BUART:txn\/main_4        macrocell43   6247  19119  13019038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:txn\/clock_0                          macrocell43         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. Display2_IntClock:R)
*******************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp2(0)/fb
Path End       : \Display2:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Display2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24338p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Display2_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13859
-------------------------------------   ----- 
End-of-path arrival time (ps)           13859
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp2(0)/in_clock                                        iocell9             0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_Disp2(0)/fb                              iocell9          2805   2805  24338  RISE       1
\Display2:BUART:rx_postpoll\/main_1         macrocell39      5444   8249  24338  RISE       1
\Display2:BUART:rx_postpoll\/q              macrocell39      3350  11599  24338  RISE       1
\Display2:BUART:sRX:RxShifter:u0\/route_si  datapathcell15   2259  13859  24338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxShifter:u0\/clock                    datapathcell15      0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. Display1_IntClock:R)
*******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp1(0)/fb
Path End       : \Display1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Display1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22888p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Display1_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15308
-------------------------------------   ----- 
End-of-path arrival time (ps)           15308
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp1(0)/in_clock                                        iocell7             0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_Disp1(0)/fb                              iocell7          2485   2485  22888  RISE       1
\Display1:BUART:rx_postpoll\/main_0         macrocell31      7165   9650  22888  RISE       1
\Display1:BUART:rx_postpoll\/q              macrocell31      3350  13000  22888  RISE       1
\Display1:BUART:sRX:RxShifter:u0\/route_si  datapathcell12   2308  15308  22888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxShifter:u0\/clock                    datapathcell12      0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. Printer_IntClock:R)
******************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)/fb
Path End       : \Printer:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Printer:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23648p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Printer_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14549
-------------------------------------   ----- 
End-of-path arrival time (ps)           14549
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)/in_clock                                        iocell3             0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_Print(0)/fb                             iocell3         2133   2133  23648  RISE       1
\Printer:BUART:rx_postpoll\/main_0         macrocell15     6143   8276  23648  RISE       1
\Printer:BUART:rx_postpoll\/q              macrocell15     3350  11626  23648  RISE       1
\Printer:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2924  14549  23648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxShifter:u0\/clock                     datapathcell6       0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. RF_Connection_IntClock:R)
************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RF_Rx(0)/fb
Path End       : \RF_Connection:BUART:rx_parity_error_pre\/main_5
Capture Clock  : \RF_Connection:BUART:rx_parity_error_pre\/clock_0
Path slack     : 22504p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RF_Connection_IntClock:R#2)   41667
- Setup time                                                      -3510
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15652
-------------------------------------   ----- 
End-of-path arrival time (ps)           15652
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RF_Rx(0)/in_clock                                           iocell2             0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
RF_Rx(0)/fb                                       iocell2       2234   2234  22504  RISE       1
\RF_Connection:BUART:rx_postpoll\/main_0          macrocell7    6385   8619  22504  RISE       1
\RF_Connection:BUART:rx_postpoll\/q               macrocell7    3350  11969  22504  RISE       1
\RF_Connection:BUART:rx_parity_error_pre\/main_5  macrocell63   3683  15652  22504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_parity_error_pre\/clock_0          macrocell63         0      0  RISE       1


5.5::Critical Path Report for (CyBUS_CLK:R vs. Clock_Pump:R)
************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Pump(0)/fb
Path End       : \Pump:BUART:rx_parity_error_pre\/main_3
Capture Clock  : \Pump:BUART:rx_parity_error_pre\/clock_0
Path slack     : 22584p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#521 vs. Clock_Pump:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15573
-------------------------------------   ----- 
End-of-path arrival time (ps)           15573
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Pump(0)/in_clock                                         iocell5             0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Pump(0)/fb                            iocell5       2503   2503  22584  RISE       1
\Pump:BUART:rx_postpoll\/main_0          macrocell23   4672   7175  22584  RISE       1
\Pump:BUART:rx_postpoll\/q               macrocell23   3350  10525  22584  RISE       1
\Pump:BUART:rx_parity_error_pre\/main_3  macrocell99   5047  15573  22584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_error_pre\/clock_0                   macrocell99         0      0  RISE       1


5.6::Critical Path Report for (Display2_IntClock:R vs. Display2_IntClock:R)
***************************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \Display2:BUART:sRX:RxSts\/status_4
Capture Clock  : \Display2:BUART:sRX:RxSts\/clock
Path slack     : 2143630p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22536
-------------------------------------   ----- 
End-of-path arrival time (ps)           22536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxShifter:u0\/clock                    datapathcell15      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell15   3580   3580  2143630  RISE       1
\Display2:BUART:rx_status_4\/main_1                 macrocell40      8009  11589  2143630  RISE       1
\Display2:BUART:rx_status_4\/q                      macrocell40      3350  14939  2143630  RISE       1
\Display2:BUART:sRX:RxSts\/status_4                 statusicell10    7597  22536  2143630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxSts\/clock                           statusicell10       0      0  RISE       1


5.7::Critical Path Report for (Display1_IntClock:R vs. Display1_IntClock:R)
***************************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_ctrl_mark_last\/q
Path End       : \Display1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Display1:BUART:sRX:RxBitCounter\/clock
Path slack     : 2146184p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15123
-------------------------------------   ----- 
End-of-path arrival time (ps)           15123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell107        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_ctrl_mark_last\/q     macrocell107   1250   1250  2146184  RISE       1
\Display1:BUART:rx_counter_load\/main_0  macrocell30    8283   9533  2146184  RISE       1
\Display1:BUART:rx_counter_load\/q       macrocell30    3350  12883  2146184  RISE       1
\Display1:BUART:sRX:RxBitCounter\/load   count7cell     2240  15123  2146184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1


5.8::Critical Path Report for (Printer_IntClock:R vs. Printer_IntClock:R)
*************************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_1\/q
Path End       : \Printer:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Printer:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13025428p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -6190
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10048
-------------------------------------   ----- 
End-of-path arrival time (ps)           10048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_1\/clock_0                         macrocell67         0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_1\/q                      macrocell67     1250   1250  13025428  RISE       1
\Printer:BUART:counter_load_not\/main_0           macrocell11     3140   4390  13025428  RISE       1
\Printer:BUART:counter_load_not\/q                macrocell11     3350   7740  13025428  RISE       1
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2309  10048  13025428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell5       0      0  RISE       1


5.9::Critical Path Report for (RF_Connection_IntClock:R vs. RF_Connection_IntClock:R)
*************************************************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:tx_state_2\/q
Path End       : \RF_Connection:BUART:txn\/main_4
Capture Clock  : \RF_Connection:BUART:txn\/clock_0
Path slack     : 13019038p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19119
-------------------------------------   ----- 
End-of-path arrival time (ps)           19119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_2\/clock_0                   macrocell46         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:tx_state_2\/q      macrocell46   1250   1250  13019038  RISE       1
\RF_Connection:BUART:txn_split\/main_6  macrocell1    8272   9522  13019038  RISE       1
\RF_Connection:BUART:txn_split\/q       macrocell1    3350  12872  13019038  RISE       1
\RF_Connection:BUART:txn\/main_4        macrocell43   6247  19119  13019038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:txn\/clock_0                          macrocell43         0      0  RISE       1


5.10::Critical Path Report for (Clock_Pump:R vs. Clock_Pump:R)
**************************************************************

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_ctrl_mark_last\/q
Path End       : \Pump:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Pump:BUART:sRX:RxBitCounter\/clock
Path slack     : 21684132p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -5360
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21702973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18842
-------------------------------------   ----- 
End-of-path arrival time (ps)           18842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_ctrl_mark_last\/clock_0                     macrocell87         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_ctrl_mark_last\/q     macrocell87   1250   1250  21684132  RISE       1
\Pump:BUART:rx_counter_load\/main_0  macrocell22   7391   8641  21684132  RISE       1
\Pump:BUART:rx_counter_load\/q       macrocell22   3350  11991  21684132  RISE       1
\Pump:BUART:sRX:RxBitCounter\/load   count7cell    6850  18842  21684132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RF_Rx(0)/fb
Path End       : \RF_Connection:BUART:rx_parity_error_pre\/main_5
Capture Clock  : \RF_Connection:BUART:rx_parity_error_pre\/clock_0
Path slack     : 22504p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RF_Connection_IntClock:R#2)   41667
- Setup time                                                      -3510
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15652
-------------------------------------   ----- 
End-of-path arrival time (ps)           15652
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RF_Rx(0)/in_clock                                           iocell2             0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
RF_Rx(0)/fb                                       iocell2       2234   2234  22504  RISE       1
\RF_Connection:BUART:rx_postpoll\/main_0          macrocell7    6385   8619  22504  RISE       1
\RF_Connection:BUART:rx_postpoll\/q               macrocell7    3350  11969  22504  RISE       1
\RF_Connection:BUART:rx_parity_error_pre\/main_5  macrocell63   3683  15652  22504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_parity_error_pre\/clock_0          macrocell63         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RF_Rx(0)/fb
Path End       : \RF_Connection:BUART:rx_state_0\/main_3
Capture Clock  : \RF_Connection:BUART:rx_state_0\/clock_0
Path slack     : 22519p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RF_Connection_IntClock:R#2)   41667
- Setup time                                                      -3510
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15637
-------------------------------------   ----- 
End-of-path arrival time (ps)           15637
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RF_Rx(0)/in_clock                                           iocell2             0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
RF_Rx(0)/fb                               iocell2       2234   2234  22504  RISE       1
\RF_Connection:BUART:rx_postpoll\/main_0  macrocell7    6385   8619  22504  RISE       1
\RF_Connection:BUART:rx_postpoll\/q       macrocell7    3350  11969  22504  RISE       1
\RF_Connection:BUART:rx_state_0\/main_3   macrocell52   3668  15637  22519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_0\/clock_0                   macrocell52         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Pump(0)/fb
Path End       : \Pump:BUART:rx_parity_error_pre\/main_3
Capture Clock  : \Pump:BUART:rx_parity_error_pre\/clock_0
Path slack     : 22584p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#521 vs. Clock_Pump:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15573
-------------------------------------   ----- 
End-of-path arrival time (ps)           15573
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Pump(0)/in_clock                                         iocell5             0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Pump(0)/fb                            iocell5       2503   2503  22584  RISE       1
\Pump:BUART:rx_postpoll\/main_0          macrocell23   4672   7175  22584  RISE       1
\Pump:BUART:rx_postpoll\/q               macrocell23   3350  10525  22584  RISE       1
\Pump:BUART:rx_parity_error_pre\/main_3  macrocell99   5047  15573  22584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_error_pre\/clock_0                   macrocell99         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp1(0)/fb
Path End       : \Display1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Display1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22888p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Display1_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15308
-------------------------------------   ----- 
End-of-path arrival time (ps)           15308
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp1(0)/in_clock                                        iocell7             0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_Disp1(0)/fb                              iocell7          2485   2485  22888  RISE       1
\Display1:BUART:rx_postpoll\/main_0         macrocell31      7165   9650  22888  RISE       1
\Display1:BUART:rx_postpoll\/q              macrocell31      3350  13000  22888  RISE       1
\Display1:BUART:sRX:RxShifter:u0\/route_si  datapathcell12   2308  15308  22888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxShifter:u0\/clock                    datapathcell12      0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RF_Rx(0)/fb
Path End       : \RF_Connection:BUART:rx_status_3\/main_3
Capture Clock  : \RF_Connection:BUART:rx_status_3\/clock_0
Path slack     : 23402p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RF_Connection_IntClock:R#2)   41667
- Setup time                                                      -3510
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14755
-------------------------------------   ----- 
End-of-path arrival time (ps)           14755
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RF_Rx(0)/in_clock                                           iocell2             0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
RF_Rx(0)/fb                               iocell2       2234   2234  22504  RISE       1
\RF_Connection:BUART:rx_postpoll\/main_0  macrocell7    6385   8619  22504  RISE       1
\RF_Connection:BUART:rx_postpoll\/q       macrocell7    3350  11969  22504  RISE       1
\RF_Connection:BUART:rx_status_3\/main_3  macrocell61   2786  14755  23402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_status_3\/clock_0                  macrocell61         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RF_Rx(0)/fb
Path End       : \RF_Connection:BUART:rx_markspace_pre\/main_5
Capture Clock  : \RF_Connection:BUART:rx_markspace_pre\/clock_0
Path slack     : 23402p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RF_Connection_IntClock:R#2)   41667
- Setup time                                                      -3510
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14755
-------------------------------------   ----- 
End-of-path arrival time (ps)           14755
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RF_Rx(0)/in_clock                                           iocell2             0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
RF_Rx(0)/fb                                    iocell2       2234   2234  22504  RISE       1
\RF_Connection:BUART:rx_postpoll\/main_0       macrocell7    6385   8619  22504  RISE       1
\RF_Connection:BUART:rx_postpoll\/q            macrocell7    3350  11969  22504  RISE       1
\RF_Connection:BUART:rx_markspace_pre\/main_5  macrocell62   2786  14755  23402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_markspace_pre\/clock_0             macrocell62         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RF_Rx(0)/fb
Path End       : \RF_Connection:BUART:rx_parity_bit\/main_5
Capture Clock  : \RF_Connection:BUART:rx_parity_bit\/clock_0
Path slack     : 23402p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RF_Connection_IntClock:R#2)   41667
- Setup time                                                      -3510
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14755
-------------------------------------   ----- 
End-of-path arrival time (ps)           14755
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RF_Rx(0)/in_clock                                           iocell2             0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
RF_Rx(0)/fb                                 iocell2       2234   2234  22504  RISE       1
\RF_Connection:BUART:rx_postpoll\/main_0    macrocell7    6385   8619  22504  RISE       1
\RF_Connection:BUART:rx_postpoll\/q         macrocell7    3350  11969  22504  RISE       1
\RF_Connection:BUART:rx_parity_bit\/main_5  macrocell65   2786  14755  23402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_parity_bit\/clock_0                macrocell65         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RF_Rx(0)/fb
Path End       : \RF_Connection:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \RF_Connection:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23461p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RF_Connection_IntClock:R#2)   41667
- Setup time                                                      -3470
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14735
-------------------------------------   ----- 
End-of-path arrival time (ps)           14735
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RF_Rx(0)/in_clock                                           iocell2             0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
RF_Rx(0)/fb                                      iocell2         2234   2234  22504  RISE       1
\RF_Connection:BUART:rx_postpoll\/main_0         macrocell7      6385   8619  22504  RISE       1
\RF_Connection:BUART:rx_postpoll\/q              macrocell7      3350  11969  22504  RISE       1
\RF_Connection:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2766  14735  23461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sRX:RxShifter:u0\/clock               datapathcell3       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)/fb
Path End       : \Printer:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Printer:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23648p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Printer_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14549
-------------------------------------   ----- 
End-of-path arrival time (ps)           14549
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)/in_clock                                        iocell3             0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_Print(0)/fb                             iocell3         2133   2133  23648  RISE       1
\Printer:BUART:rx_postpoll\/main_0         macrocell15     6143   8276  23648  RISE       1
\Printer:BUART:rx_postpoll\/q              macrocell15     3350  11626  23648  RISE       1
\Printer:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2924  14549  23648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxShifter:u0\/clock                     datapathcell6       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Pump(0)/fb
Path End       : \Pump:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Pump:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24264p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#521 vs. Clock_Pump:R#2)   41667
- Setup time                                          -3470
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13933
-------------------------------------   ----- 
End-of-path arrival time (ps)           13933
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Pump(0)/in_clock                                         iocell5             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_Pump(0)/fb                           iocell5         2503   2503  22584  RISE       1
\Pump:BUART:rx_postpoll\/main_0         macrocell23     4672   7175  22584  RISE       1
\Pump:BUART:rx_postpoll\/q              macrocell23     3350  10525  22584  RISE       1
\Pump:BUART:sRX:RxShifter:u0\/route_si  datapathcell9   3408  13933  24264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxShifter:u0\/clock                        datapathcell9       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp2(0)/fb
Path End       : \Display2:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Display2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24338p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Display2_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13859
-------------------------------------   ----- 
End-of-path arrival time (ps)           13859
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp2(0)/in_clock                                        iocell9             0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_Disp2(0)/fb                              iocell9          2805   2805  24338  RISE       1
\Display2:BUART:rx_postpoll\/main_1         macrocell39      5444   8249  24338  RISE       1
\Display2:BUART:rx_postpoll\/q              macrocell39      3350  11599  24338  RISE       1
\Display2:BUART:sRX:RxShifter:u0\/route_si  datapathcell15   2259  13859  24338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxShifter:u0\/clock                    datapathcell15      0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Pump(0)/fb
Path End       : \Pump:BUART:rx_state_0\/main_3
Capture Clock  : \Pump:BUART:rx_state_0\/clock_0
Path slack     : 24979p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#521 vs. Clock_Pump:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13177
-------------------------------------   ----- 
End-of-path arrival time (ps)           13177
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Pump(0)/in_clock                                         iocell5             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Pump(0)/fb                    iocell5       2503   2503  22584  RISE       1
\Pump:BUART:rx_postpoll\/main_0  macrocell23   4672   7175  22584  RISE       1
\Pump:BUART:rx_postpoll\/q       macrocell23   3350  10525  22584  RISE       1
\Pump:BUART:rx_state_0\/main_3   macrocell89   2652  13177  24979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_0\/clock_0                            macrocell89         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Pump(0)/fb
Path End       : \Pump:BUART:rx_status_3\/main_3
Capture Clock  : \Pump:BUART:rx_status_3\/clock_0
Path slack     : 24979p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#521 vs. Clock_Pump:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13177
-------------------------------------   ----- 
End-of-path arrival time (ps)           13177
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Pump(0)/in_clock                                         iocell5             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Pump(0)/fb                    iocell5       2503   2503  22584  RISE       1
\Pump:BUART:rx_postpoll\/main_0  macrocell23   4672   7175  22584  RISE       1
\Pump:BUART:rx_postpoll\/q       macrocell23   3350  10525  22584  RISE       1
\Pump:BUART:rx_status_3\/main_3  macrocell98   2652  13177  24979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_status_3\/clock_0                           macrocell98         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Pump(0)/fb
Path End       : \Pump:BUART:rx_parity_bit\/main_3
Capture Clock  : \Pump:BUART:rx_parity_bit\/clock_0
Path slack     : 24979p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#521 vs. Clock_Pump:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13177
-------------------------------------   ----- 
End-of-path arrival time (ps)           13177
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Pump(0)/in_clock                                         iocell5             0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
Rx_Pump(0)/fb                      iocell5        2503   2503  22584  RISE       1
\Pump:BUART:rx_postpoll\/main_0    macrocell23    4672   7175  22584  RISE       1
\Pump:BUART:rx_postpoll\/q         macrocell23    3350  10525  22584  RISE       1
\Pump:BUART:rx_parity_bit\/main_3  macrocell101   2652  13177  24979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_bit\/clock_0                         macrocell101        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp1(0)/fb
Path End       : \Display1:BUART:rx_state_0\/main_5
Capture Clock  : \Display1:BUART:rx_state_0\/clock_0
Path slack     : 27644p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Display1_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10513
-------------------------------------   ----- 
End-of-path arrival time (ps)           10513
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp1(0)/in_clock                                        iocell7             0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
Rx_Disp1(0)/fb                      iocell7        2485   2485  22888  RISE       1
\Display1:BUART:rx_state_0\/main_5  macrocell108   8028  10513  27644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell108        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp1(0)/fb
Path End       : \Display1:BUART:rx_status_3\/main_5
Capture Clock  : \Display1:BUART:rx_status_3\/clock_0
Path slack     : 27644p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Display1_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10513
-------------------------------------   ----- 
End-of-path arrival time (ps)           10513
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp1(0)/in_clock                                        iocell7             0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
Rx_Disp1(0)/fb                       iocell7        2485   2485  22888  RISE       1
\Display1:BUART:rx_status_3\/main_5  macrocell116   8028  10513  27644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_status_3\/clock_0                       macrocell116        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp2(0)/fb
Path End       : \Display2:BUART:pollcount_1\/main_3
Capture Clock  : \Display2:BUART:pollcount_1\/clock_0
Path slack     : 28158p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Display2_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9998
-------------------------------------   ---- 
End-of-path arrival time (ps)           9998
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp2(0)/in_clock                                        iocell9             0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
Rx_Disp2(0)/fb                       iocell9        2805   2805  24338  RISE       1
\Display2:BUART:pollcount_1\/main_3  macrocell130   7193   9998  28158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_1\/clock_0                       macrocell130        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp2(0)/fb
Path End       : \Display2:BUART:pollcount_0\/main_2
Capture Clock  : \Display2:BUART:pollcount_0\/clock_0
Path slack     : 28158p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Display2_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9998
-------------------------------------   ---- 
End-of-path arrival time (ps)           9998
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp2(0)/in_clock                                        iocell9             0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
Rx_Disp2(0)/fb                       iocell9        2805   2805  24338  RISE       1
\Display2:BUART:pollcount_0\/main_2  macrocell131   7193   9998  28158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_0\/clock_0                       macrocell131        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp1(0)/fb
Path End       : \Display1:BUART:rx_state_2\/main_5
Capture Clock  : \Display1:BUART:rx_state_2\/clock_0
Path slack     : 28491p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Display1_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9666
-------------------------------------   ---- 
End-of-path arrival time (ps)           9666
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp1(0)/in_clock                                        iocell7             0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
Rx_Disp1(0)/fb                      iocell7        2485   2485  22888  RISE       1
\Display1:BUART:rx_state_2\/main_5  macrocell111   7181   9666  28491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell111        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RF_Rx(0)/fb
Path End       : \RF_Connection:BUART:rx_state_2\/main_0
Capture Clock  : \RF_Connection:BUART:rx_state_2\/clock_0
Path slack     : 28786p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RF_Connection_IntClock:R#2)   41667
- Setup time                                                      -3510
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9371
-------------------------------------   ---- 
End-of-path arrival time (ps)           9371
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RF_Rx(0)/in_clock                                           iocell2             0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
RF_Rx(0)/fb                              iocell2       2234   2234  22504  RISE       1
\RF_Connection:BUART:rx_state_2\/main_0  macrocell55   7137   9371  28786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_2\/clock_0                   macrocell55         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RF_Rx(0)/fb
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 29538p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RF_Connection_IntClock:R#2)   41667
- Setup time                                                      -3510
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8619
-------------------------------------   ---- 
End-of-path arrival time (ps)           8619
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RF_Rx(0)/in_clock                                           iocell2             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
RF_Rx(0)/fb      iocell2       2234   2234  22504  RISE       1
MODIN1_1/main_0  macrocell58   6385   8619  29538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RF_Rx(0)/fb
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 29538p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RF_Connection_IntClock:R#2)   41667
- Setup time                                                      -3510
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8619
-------------------------------------   ---- 
End-of-path arrival time (ps)           8619
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RF_Rx(0)/in_clock                                           iocell2             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
RF_Rx(0)/fb      iocell2       2234   2234  22504  RISE       1
MODIN1_0/main_0  macrocell59   6385   8619  29538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell59         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RF_Rx(0)/fb
Path End       : \RF_Connection:BUART:rx_last\/main_0
Capture Clock  : \RF_Connection:BUART:rx_last\/clock_0
Path slack     : 29538p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RF_Connection_IntClock:R#2)   41667
- Setup time                                                      -3510
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8619
-------------------------------------   ---- 
End-of-path arrival time (ps)           8619
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RF_Rx(0)/in_clock                                           iocell2             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
RF_Rx(0)/fb                           iocell2       2234   2234  22504  RISE       1
\RF_Connection:BUART:rx_last\/main_0  macrocell64   6385   8619  29538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_last\/clock_0                      macrocell64         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)/fb
Path End       : MODIN5_1/main_2
Capture Clock  : MODIN5_1/clock_0
Path slack     : 29881p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Printer_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8276
-------------------------------------   ---- 
End-of-path arrival time (ps)           8276
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)/in_clock                                        iocell3             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_Print(0)/fb   iocell3       2133   2133  23648  RISE       1
MODIN5_1/main_2  macrocell78   6143   8276  29881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell78         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)/fb
Path End       : MODIN5_0/main_2
Capture Clock  : MODIN5_0/clock_0
Path slack     : 29881p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Printer_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8276
-------------------------------------   ---- 
End-of-path arrival time (ps)           8276
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)/in_clock                                        iocell3             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_Print(0)/fb   iocell3       2133   2133  23648  RISE       1
MODIN5_0/main_2  macrocell79   6143   8276  29881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell79         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp2(0)/fb
Path End       : \Display2:BUART:rx_state_0\/main_9
Capture Clock  : \Display2:BUART:rx_state_0\/clock_0
Path slack     : 29890p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Display2_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8267
-------------------------------------   ---- 
End-of-path arrival time (ps)           8267
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp2(0)/in_clock                                        iocell9             0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
Rx_Disp2(0)/fb                      iocell9        2805   2805  24338  RISE       1
\Display2:BUART:rx_state_0\/main_9  macrocell124   5462   8267  29890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell124        0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp2(0)/fb
Path End       : \Display2:BUART:rx_status_3\/main_6
Capture Clock  : \Display2:BUART:rx_status_3\/clock_0
Path slack     : 29890p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Display2_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8267
-------------------------------------   ---- 
End-of-path arrival time (ps)           8267
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp2(0)/in_clock                                        iocell9             0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
Rx_Disp2(0)/fb                       iocell9        2805   2805  24338  RISE       1
\Display2:BUART:rx_status_3\/main_6  macrocell132   5462   8267  29890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_status_3\/clock_0                       macrocell132        0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp2(0)/fb
Path End       : \Display2:BUART:rx_last\/main_0
Capture Clock  : \Display2:BUART:rx_last\/clock_0
Path slack     : 29907p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Display2_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8249
-------------------------------------   ---- 
End-of-path arrival time (ps)           8249
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp2(0)/in_clock                                        iocell9             0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
Rx_Disp2(0)/fb                   iocell9        2805   2805  24338  RISE       1
\Display2:BUART:rx_last\/main_0  macrocell133   5444   8249  29907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_last\/clock_0                           macrocell133        0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp2(0)/fb
Path End       : \Display2:BUART:rx_state_2\/main_8
Capture Clock  : \Display2:BUART:rx_state_2\/clock_0
Path slack     : 30033p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Display2_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8124
-------------------------------------   ---- 
End-of-path arrival time (ps)           8124
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp2(0)/in_clock                                        iocell9             0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
Rx_Disp2(0)/fb                      iocell9        2805   2805  24338  RISE       1
\Display2:BUART:rx_state_2\/main_8  macrocell127   5319   8124  30033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell127        0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Pump(0)/fb
Path End       : \Pump:BUART:rx_state_2\/main_5
Capture Clock  : \Pump:BUART:rx_state_2\/clock_0
Path slack     : 30069p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#521 vs. Clock_Pump:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8088
-------------------------------------   ---- 
End-of-path arrival time (ps)           8088
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Pump(0)/in_clock                                         iocell5             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Pump(0)/fb                   iocell5       2503   2503  22584  RISE       1
\Pump:BUART:rx_state_2\/main_5  macrocell92   5585   8088  30069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_2\/clock_0                            macrocell92         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Pump(0)/fb
Path End       : \Pump:BUART:rx_last\/main_0
Capture Clock  : \Pump:BUART:rx_last\/clock_0
Path slack     : 30069p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#521 vs. Clock_Pump:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8088
-------------------------------------   ---- 
End-of-path arrival time (ps)           8088
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Pump(0)/in_clock                                         iocell5             0      0  RISE       1

Data path
pin name                     model name    delay     AT  slack  edge  Fanout
---------------------------  ------------  -----  -----  -----  ----  ------
Rx_Pump(0)/fb                iocell5        2503   2503  22584  RISE       1
\Pump:BUART:rx_last\/main_0  macrocell100   5585   8088  30069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_last\/clock_0                               macrocell100        0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)/fb
Path End       : \Printer:BUART:rx_state_0\/main_5
Capture Clock  : \Printer:BUART:rx_state_0\/clock_0
Path slack     : 30775p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Printer_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7381
-------------------------------------   ---- 
End-of-path arrival time (ps)           7381
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)/in_clock                                        iocell3             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Print(0)/fb                     iocell3       2133   2133  23648  RISE       1
\Printer:BUART:rx_state_0\/main_5  macrocell72   5248   7381  30775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell72         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)/fb
Path End       : \Printer:BUART:rx_status_3\/main_5
Capture Clock  : \Printer:BUART:rx_status_3\/clock_0
Path slack     : 30775p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Printer_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7381
-------------------------------------   ---- 
End-of-path arrival time (ps)           7381
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)/in_clock                                        iocell3             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Print(0)/fb                      iocell3       2133   2133  23648  RISE       1
\Printer:BUART:rx_status_3\/main_5  macrocell80   5248   7381  30775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_status_3\/clock_0                        macrocell80         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)/fb
Path End       : \Printer:BUART:rx_state_2\/main_5
Capture Clock  : \Printer:BUART:rx_state_2\/clock_0
Path slack     : 30797p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Printer_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7359
-------------------------------------   ---- 
End-of-path arrival time (ps)           7359
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)/in_clock                                        iocell3             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Print(0)/fb                     iocell3       2133   2133  23648  RISE       1
\Printer:BUART:rx_state_2\/main_5  macrocell75   5226   7359  30797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell75         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)/fb
Path End       : \Printer:BUART:rx_last\/main_0
Capture Clock  : \Printer:BUART:rx_last\/clock_0
Path slack     : 30797p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Printer_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7359
-------------------------------------   ---- 
End-of-path arrival time (ps)           7359
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)/in_clock                                        iocell3             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Print(0)/fb                  iocell3       2133   2133  23648  RISE       1
\Printer:BUART:rx_last\/main_0  macrocell81   5226   7359  30797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_last\/clock_0                            macrocell81         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Pump(0)/fb
Path End       : MODIN9_1/main_2
Capture Clock  : MODIN9_1/clock_0
Path slack     : 30981p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#521 vs. Clock_Pump:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7175
-------------------------------------   ---- 
End-of-path arrival time (ps)           7175
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Pump(0)/in_clock                                         iocell5             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_Pump(0)/fb    iocell5       2503   2503  22584  RISE       1
MODIN9_1/main_2  macrocell95   4672   7175  30981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell95         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Pump(0)/fb
Path End       : MODIN9_0/main_2
Capture Clock  : MODIN9_0/clock_0
Path slack     : 30981p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#521 vs. Clock_Pump:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7175
-------------------------------------   ---- 
End-of-path arrival time (ps)           7175
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Pump(0)/in_clock                                         iocell5             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_Pump(0)/fb    iocell5       2503   2503  22584  RISE       1
MODIN9_0/main_2  macrocell96   4672   7175  30981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell96         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp1(0)/fb
Path End       : MODIN13_1/main_2
Capture Clock  : MODIN13_1/clock_0
Path slack     : 30991p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Display1_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7166
-------------------------------------   ---- 
End-of-path arrival time (ps)           7166
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp1(0)/in_clock                                        iocell7             0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
Rx_Disp1(0)/fb    iocell7        2485   2485  22888  RISE       1
MODIN13_1/main_2  macrocell114   4681   7166  30991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell114        0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp1(0)/fb
Path End       : MODIN13_0/main_2
Capture Clock  : MODIN13_0/clock_0
Path slack     : 30991p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Display1_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7166
-------------------------------------   ---- 
End-of-path arrival time (ps)           7166
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp1(0)/in_clock                                        iocell7             0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
Rx_Disp1(0)/fb    iocell7        2485   2485  22888  RISE       1
MODIN13_0/main_2  macrocell115   4681   7166  30991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell115        0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp1(0)/fb
Path End       : \Display1:BUART:rx_last\/main_0
Capture Clock  : \Display1:BUART:rx_last\/clock_0
Path slack     : 30991p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Display1_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7166
-------------------------------------   ---- 
End-of-path arrival time (ps)           7166
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp1(0)/in_clock                                        iocell7             0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
Rx_Disp1(0)/fb                   iocell7        2485   2485  22888  RISE       1
\Display1:BUART:rx_last\/main_0  macrocell117   4681   7166  30991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_last\/clock_0                           macrocell117        0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \Display2:BUART:sRX:RxSts\/status_4
Capture Clock  : \Display2:BUART:sRX:RxSts\/clock
Path slack     : 2143630p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22536
-------------------------------------   ----- 
End-of-path arrival time (ps)           22536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxShifter:u0\/clock                    datapathcell15      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell15   3580   3580  2143630  RISE       1
\Display2:BUART:rx_status_4\/main_1                 macrocell40      8009  11589  2143630  RISE       1
\Display2:BUART:rx_status_4\/q                      macrocell40      3350  14939  2143630  RISE       1
\Display2:BUART:sRX:RxSts\/status_4                 statusicell10    7597  22536  2143630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxSts\/clock                           statusicell10       0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_ctrl_mark_last\/q
Path End       : \Display1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Display1:BUART:sRX:RxBitCounter\/clock
Path slack     : 2146184p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15123
-------------------------------------   ----- 
End-of-path arrival time (ps)           15123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell107        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_ctrl_mark_last\/q     macrocell107   1250   1250  2146184  RISE       1
\Display1:BUART:rx_counter_load\/main_0  macrocell30    8283   9533  2146184  RISE       1
\Display1:BUART:rx_counter_load\/q       macrocell30    3350  12883  2146184  RISE       1
\Display1:BUART:sRX:RxBitCounter\/load   count7cell     2240  15123  2146184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Display1:BUART:sTX:TxSts\/status_0
Capture Clock  : \Display1:BUART:sTX:TxSts\/clock
Path slack     : 2148203p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17963
-------------------------------------   ----- 
End-of-path arrival time (ps)           17963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:TxShifter:u0\/clock                    datapathcell10      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell10   3580   3580  2148203  RISE       1
\Display1:BUART:tx_status_0\/main_3                 macrocell28      4194   7774  2148203  RISE       1
\Display1:BUART:tx_status_0\/q                      macrocell28      3350  11124  2148203  RISE       1
\Display1:BUART:sTX:TxSts\/status_0                 statusicell7     6839  17963  2148203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:TxSts\/clock                           statusicell7        0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_1\/q
Path End       : \Display1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Display1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2149537p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10940
-------------------------------------   ----- 
End-of-path arrival time (ps)           10940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_1\/clock_0                        macrocell103        0      0  RISE       1

Data path
pin name                                           model name      delay     AT    slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_1\/q                      macrocell103     1250   1250  2149537  RISE       1
\Display1:BUART:counter_load_not\/main_0           macrocell27      4028   5278  2149537  RISE       1
\Display1:BUART:counter_load_not\/q                macrocell27      3350   8628  2149537  RISE       1
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell11   2312  10940  2149537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell11      0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_ctrl_mark_last\/q
Path End       : \Display2:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Display2:BUART:sRX:RxBitCounter\/clock
Path slack     : 2149759p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11548
-------------------------------------   ----- 
End-of-path arrival time (ps)           11548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_ctrl_mark_last\/clock_0                 macrocell123        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_ctrl_mark_last\/q     macrocell123   1250   1250  2149759  RISE       1
\Display2:BUART:rx_counter_load\/main_0  macrocell38    4674   5924  2149759  RISE       1
\Display2:BUART:rx_counter_load\/q       macrocell38    3350   9274  2149759  RISE       1
\Display2:BUART:sRX:RxBitCounter\/load   count7cell     2274  11548  2149759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_0\/q
Path End       : \Display2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Display2:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2149791p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10686
-------------------------------------   ----- 
End-of-path arrival time (ps)           10686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_0\/clock_0                        macrocell120        0      0  RISE       1

Data path
pin name                                           model name      delay     AT    slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_0\/q                      macrocell120     1250   1250  2149791  RISE       1
\Display2:BUART:counter_load_not\/main_1           macrocell35      3793   5043  2149791  RISE       1
\Display2:BUART:counter_load_not\/q                macrocell35      3350   8393  2149791  RISE       1
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell14   2293  10686  2149791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell14      0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_ctrl_mark_last\/q
Path End       : \Display1:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \Display1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2150702p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9955
-------------------------------------   ---- 
End-of-path arrival time (ps)           9955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell107        0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_ctrl_mark_last\/q         macrocell107     1250   1250  2146184  RISE       1
\Display1:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell12   8705   9955  2150702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxShifter:u0\/clock                    datapathcell12      0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \Display1:BUART:sRX:RxSts\/status_4
Capture Clock  : \Display1:BUART:sRX:RxSts\/clock
Path slack     : 2152415p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13752
-------------------------------------   ----- 
End-of-path arrival time (ps)           13752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxShifter:u0\/clock                    datapathcell12      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell12   3580   3580  2152415  RISE       1
\Display1:BUART:rx_status_4\/main_1                 macrocell32      2288   5868  2152415  RISE       1
\Display1:BUART:rx_status_4\/q                      macrocell32      3350   9218  2152415  RISE       1
\Display1:BUART:sRX:RxSts\/status_4                 statusicell8     4534  13752  2152415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxSts\/clock                           statusicell8        0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Display2:BUART:sTX:TxSts\/status_0
Capture Clock  : \Display2:BUART:sTX:TxSts\/clock
Path slack     : 2152543p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13624
-------------------------------------   ----- 
End-of-path arrival time (ps)           13624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:TxShifter:u0\/clock                    datapathcell13      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell13   3580   3580  2152543  RISE       1
\Display2:BUART:tx_status_0\/main_3                 macrocell36      4386   7966  2152543  RISE       1
\Display2:BUART:tx_status_0\/q                      macrocell36      3350  11316  2152543  RISE       1
\Display2:BUART:sTX:TxSts\/status_0                 statusicell9     2308  13624  2152543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:TxSts\/clock                           statusicell9        0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_bitclk_enable\/q
Path End       : \Display2:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \Display2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2152692p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7965
-------------------------------------   ---- 
End-of-path arrival time (ps)           7965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_bitclk_enable\/clock_0                  macrocell128        0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_bitclk_enable\/q          macrocell128     1250   1250  2152692  RISE       1
\Display2:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell15   6715   7965  2152692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxShifter:u0\/clock                    datapathcell15      0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_bitclk_enable\/q
Path End       : \Display1:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \Display1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2152930p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7727
-------------------------------------   ---- 
End-of-path arrival time (ps)           7727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_bitclk_enable\/clock_0                  macrocell112        0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_bitclk_enable\/q          macrocell112     1250   1250  2152930  RISE       1
\Display1:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell12   6477   7727  2152930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxShifter:u0\/clock                    datapathcell12      0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_0/q
Path End       : \Display1:BUART:rx_state_0\/main_7
Capture Clock  : \Display1:BUART:rx_state_0\/clock_0
Path slack     : 2153126p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10030
-------------------------------------   ----- 
End-of-path arrival time (ps)           10030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell115        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
MODIN13_0/q                         macrocell115   1250   1250  2148807  RISE       1
\Display1:BUART:rx_state_0\/main_7  macrocell108   8780  10030  2153126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell108        0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_0/q
Path End       : \Display1:BUART:rx_status_3\/main_7
Capture Clock  : \Display1:BUART:rx_status_3\/clock_0
Path slack     : 2153126p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10030
-------------------------------------   ----- 
End-of-path arrival time (ps)           10030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell115        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
MODIN13_0/q                          macrocell115   1250   1250  2148807  RISE       1
\Display1:BUART:rx_status_3\/main_7  macrocell116   8780  10030  2153126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_status_3\/clock_0                       macrocell116        0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_ctrl_mark_last\/q
Path End       : \Display1:BUART:rx_load_fifo\/main_0
Capture Clock  : \Display1:BUART:rx_load_fifo\/clock_0
Path slack     : 2153188p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9969
-------------------------------------   ---- 
End-of-path arrival time (ps)           9969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell107        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_ctrl_mark_last\/q  macrocell107   1250   1250  2146184  RISE       1
\Display1:BUART:rx_load_fifo\/main_0  macrocell109   8719   9969  2153188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_load_fifo\/clock_0                      macrocell109        0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_ctrl_mark_last\/q
Path End       : \Display1:BUART:rx_state_2\/main_0
Capture Clock  : \Display1:BUART:rx_state_2\/clock_0
Path slack     : 2153188p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9969
-------------------------------------   ---- 
End-of-path arrival time (ps)           9969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell107        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_ctrl_mark_last\/q  macrocell107   1250   1250  2146184  RISE       1
\Display1:BUART:rx_state_2\/main_0    macrocell111   8719   9969  2153188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell111        0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_ctrl_mark_last\/q
Path End       : \Display1:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \Display1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2153188p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9969
-------------------------------------   ---- 
End-of-path arrival time (ps)           9969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell107        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_ctrl_mark_last\/q        macrocell107   1250   1250  2146184  RISE       1
\Display1:BUART:rx_state_stop1_reg\/main_0  macrocell113   8719   9969  2153188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_stop1_reg\/clock_0                macrocell113        0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_ctrl_mark_last\/q
Path End       : \Display1:BUART:rx_state_0\/main_0
Capture Clock  : \Display1:BUART:rx_state_0\/clock_0
Path slack     : 2153624p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9533
-------------------------------------   ---- 
End-of-path arrival time (ps)           9533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell107        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_ctrl_mark_last\/q  macrocell107   1250   1250  2146184  RISE       1
\Display1:BUART:rx_state_0\/main_0    macrocell108   8283   9533  2153624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell108        0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_ctrl_mark_last\/q
Path End       : \Display1:BUART:rx_state_3\/main_0
Capture Clock  : \Display1:BUART:rx_state_3\/clock_0
Path slack     : 2153624p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9533
-------------------------------------   ---- 
End-of-path arrival time (ps)           9533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell107        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_ctrl_mark_last\/q  macrocell107   1250   1250  2146184  RISE       1
\Display1:BUART:rx_state_3\/main_0    macrocell110   8283   9533  2153624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_3\/clock_0                        macrocell110        0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_ctrl_mark_last\/q
Path End       : \Display1:BUART:rx_status_3\/main_0
Capture Clock  : \Display1:BUART:rx_status_3\/clock_0
Path slack     : 2153624p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9533
-------------------------------------   ---- 
End-of-path arrival time (ps)           9533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell107        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_ctrl_mark_last\/q  macrocell107   1250   1250  2146184  RISE       1
\Display1:BUART:rx_status_3\/main_0   macrocell116   8283   9533  2153624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_status_3\/clock_0                       macrocell116        0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_1/q
Path End       : \Display1:BUART:rx_state_0\/main_6
Capture Clock  : \Display1:BUART:rx_state_0\/clock_0
Path slack     : 2154150p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9007
-------------------------------------   ---- 
End-of-path arrival time (ps)           9007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell114        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
MODIN13_1/q                         macrocell114   1250   1250  2149287  RISE       1
\Display1:BUART:rx_state_0\/main_6  macrocell108   7757   9007  2154150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell108        0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_1/q
Path End       : \Display1:BUART:rx_status_3\/main_6
Capture Clock  : \Display1:BUART:rx_status_3\/clock_0
Path slack     : 2154150p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9007
-------------------------------------   ---- 
End-of-path arrival time (ps)           9007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell114        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
MODIN13_1/q                          macrocell114   1250   1250  2149287  RISE       1
\Display1:BUART:rx_status_3\/main_6  macrocell116   7757   9007  2154150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_status_3\/clock_0                       macrocell116        0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_0\/q
Path End       : \Display2:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \Display2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2154192p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6465
-------------------------------------   ---- 
End-of-path arrival time (ps)           6465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell124        0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_0\/q                macrocell124     1250   1250  2149765  RISE       1
\Display2:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell15   5215   6465  2154192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxShifter:u0\/clock                    datapathcell15      0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_ctrl_mark_last\/q
Path End       : \Display2:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \Display2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2154211p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6446
-------------------------------------   ---- 
End-of-path arrival time (ps)           6446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_ctrl_mark_last\/clock_0                 macrocell123        0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_ctrl_mark_last\/q         macrocell123     1250   1250  2149759  RISE       1
\Display2:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell15   5196   6446  2154211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxShifter:u0\/clock                    datapathcell15      0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_1
Path End       : \Display1:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \Display1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2154498p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8658
-------------------------------------   ---- 
End-of-path arrival time (ps)           8658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2154498  RISE       1
\Display1:BUART:rx_bitclk_enable\/main_1   macrocell112   6718   8658  2154498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_bitclk_enable\/clock_0                  macrocell112        0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN13_1/main_1
Capture Clock  : MODIN13_1/clock_0
Path slack     : 2154498p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8658
-------------------------------------   ---- 
End-of-path arrival time (ps)           8658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2154498  RISE       1
MODIN13_1/main_1                           macrocell114   6718   8658  2154498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell114        0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN13_0/main_1
Capture Clock  : MODIN13_0/clock_0
Path slack     : 2154498p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8658
-------------------------------------   ---- 
End-of-path arrival time (ps)           8658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2154498  RISE       1
MODIN13_0/main_1                           macrocell115   6718   8658  2154498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell115        0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_0
Path End       : \Display1:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \Display1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2154522p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8635
-------------------------------------   ---- 
End-of-path arrival time (ps)           8635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_0  count7cell     1940   1940  2154522  RISE       1
\Display1:BUART:rx_bitclk_enable\/main_2   macrocell112   6695   8635  2154522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_bitclk_enable\/clock_0                  macrocell112        0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_bitclk_enable\/q
Path End       : \Display1:BUART:rx_state_0\/main_2
Capture Clock  : \Display1:BUART:rx_state_0\/clock_0
Path slack     : 2154531p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8626
-------------------------------------   ---- 
End-of-path arrival time (ps)           8626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_bitclk_enable\/clock_0                  macrocell112        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_bitclk_enable\/q  macrocell112   1250   1250  2152930  RISE       1
\Display1:BUART:rx_state_0\/main_2   macrocell108   7376   8626  2154531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell108        0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_bitclk_enable\/q
Path End       : \Display1:BUART:rx_state_3\/main_2
Capture Clock  : \Display1:BUART:rx_state_3\/clock_0
Path slack     : 2154531p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8626
-------------------------------------   ---- 
End-of-path arrival time (ps)           8626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_bitclk_enable\/clock_0                  macrocell112        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_bitclk_enable\/q  macrocell112   1250   1250  2152930  RISE       1
\Display1:BUART:rx_state_3\/main_2   macrocell110   7376   8626  2154531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_3\/clock_0                        macrocell110        0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_bitclk_enable\/q
Path End       : \Display1:BUART:rx_status_3\/main_2
Capture Clock  : \Display1:BUART:rx_status_3\/clock_0
Path slack     : 2154531p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8626
-------------------------------------   ---- 
End-of-path arrival time (ps)           8626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_bitclk_enable\/clock_0                  macrocell112        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_bitclk_enable\/q  macrocell112   1250   1250  2152930  RISE       1
\Display1:BUART:rx_status_3\/main_2  macrocell116   7376   8626  2154531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_status_3\/clock_0                       macrocell116        0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:pollcount_1\/q
Path End       : \Display2:BUART:rx_state_0\/main_8
Capture Clock  : \Display2:BUART:rx_state_0\/clock_0
Path slack     : 2154815p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8342
-------------------------------------   ---- 
End-of-path arrival time (ps)           8342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_1\/clock_0                       macrocell130        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:pollcount_1\/q      macrocell130   1250   1250  2149264  RISE       1
\Display2:BUART:rx_state_0\/main_8  macrocell124   7092   8342  2154815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell124        0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:pollcount_1\/q
Path End       : \Display2:BUART:rx_status_3\/main_5
Capture Clock  : \Display2:BUART:rx_status_3\/clock_0
Path slack     : 2154815p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8342
-------------------------------------   ---- 
End-of-path arrival time (ps)           8342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_1\/clock_0                       macrocell130        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:pollcount_1\/q       macrocell130   1250   1250  2149264  RISE       1
\Display2:BUART:rx_status_3\/main_5  macrocell132   7092   8342  2154815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_status_3\/clock_0                       macrocell132        0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_2
Path End       : \Display1:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \Display1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2155061p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8096
-------------------------------------   ---- 
End-of-path arrival time (ps)           8096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2155061  RISE       1
\Display1:BUART:rx_bitclk_enable\/main_0   macrocell112   6156   8096  2155061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_bitclk_enable\/clock_0                  macrocell112        0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN13_1/main_0
Capture Clock  : MODIN13_1/clock_0
Path slack     : 2155061p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8096
-------------------------------------   ---- 
End-of-path arrival time (ps)           8096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2155061  RISE       1
MODIN13_1/main_0                           macrocell114   6156   8096  2155061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell114        0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN13_0/main_0
Capture Clock  : MODIN13_0/clock_0
Path slack     : 2155061p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8096
-------------------------------------   ---- 
End-of-path arrival time (ps)           8096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2155061  RISE       1
MODIN13_0/main_0                           macrocell115   6156   8096  2155061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell115        0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:pollcount_0\/q
Path End       : \Display2:BUART:rx_state_0\/main_10
Capture Clock  : \Display2:BUART:rx_state_0\/clock_0
Path slack     : 2155098p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8058
-------------------------------------   ---- 
End-of-path arrival time (ps)           8058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_0\/clock_0                       macrocell131        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:pollcount_0\/q       macrocell131   1250   1250  2149543  RISE       1
\Display2:BUART:rx_state_0\/main_10  macrocell124   6808   8058  2155098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell124        0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:pollcount_0\/q
Path End       : \Display2:BUART:rx_status_3\/main_7
Capture Clock  : \Display2:BUART:rx_status_3\/clock_0
Path slack     : 2155098p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8058
-------------------------------------   ---- 
End-of-path arrival time (ps)           8058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_0\/clock_0                       macrocell131        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:pollcount_0\/q       macrocell131   1250   1250  2149543  RISE       1
\Display2:BUART:rx_status_3\/main_7  macrocell132   6808   8058  2155098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_status_3\/clock_0                       macrocell132        0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_0
Path End       : \Display2:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \Display2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2155112p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8045
-------------------------------------   ---- 
End-of-path arrival time (ps)           8045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_0  count7cell     1940   1940  2155112  RISE       1
\Display2:BUART:rx_bitclk_enable\/main_2   macrocell128   6105   8045  2155112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_bitclk_enable\/clock_0                  macrocell128        0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_2
Path End       : \Display2:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \Display2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2155135p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8021
-------------------------------------   ---- 
End-of-path arrival time (ps)           8021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2155135  RISE       1
\Display2:BUART:rx_bitclk_enable\/main_0   macrocell128   6081   8021  2155135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_bitclk_enable\/clock_0                  macrocell128        0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_2
Path End       : \Display2:BUART:pollcount_1\/main_0
Capture Clock  : \Display2:BUART:pollcount_1\/clock_0
Path slack     : 2155135p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8021
-------------------------------------   ---- 
End-of-path arrival time (ps)           8021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2155135  RISE       1
\Display2:BUART:pollcount_1\/main_0        macrocell130   6081   8021  2155135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_1\/clock_0                       macrocell130        0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_2
Path End       : \Display2:BUART:pollcount_0\/main_0
Capture Clock  : \Display2:BUART:pollcount_0\/clock_0
Path slack     : 2155135p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8021
-------------------------------------   ---- 
End-of-path arrival time (ps)           8021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2155135  RISE       1
\Display2:BUART:pollcount_0\/main_0        macrocell131   6081   8021  2155135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_0\/clock_0                       macrocell131        0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_1
Path End       : \Display2:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \Display2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2155141p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8015
-------------------------------------   ---- 
End-of-path arrival time (ps)           8015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2155141  RISE       1
\Display2:BUART:rx_bitclk_enable\/main_1   macrocell128   6075   8015  2155141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_bitclk_enable\/clock_0                  macrocell128        0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_1
Path End       : \Display2:BUART:pollcount_1\/main_1
Capture Clock  : \Display2:BUART:pollcount_1\/clock_0
Path slack     : 2155141p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8015
-------------------------------------   ---- 
End-of-path arrival time (ps)           8015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2155141  RISE       1
\Display2:BUART:pollcount_1\/main_1        macrocell130   6075   8015  2155141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_1\/clock_0                       macrocell130        0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_1
Path End       : \Display2:BUART:pollcount_0\/main_1
Capture Clock  : \Display2:BUART:pollcount_0\/clock_0
Path slack     : 2155141p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8015
-------------------------------------   ---- 
End-of-path arrival time (ps)           8015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2155141  RISE       1
\Display2:BUART:pollcount_0\/main_1        macrocell131   6075   8015  2155141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_0\/clock_0                       macrocell131        0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_bitclk_enable\/q
Path End       : \Display2:BUART:rx_state_0\/main_2
Capture Clock  : \Display2:BUART:rx_state_0\/clock_0
Path slack     : 2155173p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7984
-------------------------------------   ---- 
End-of-path arrival time (ps)           7984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_bitclk_enable\/clock_0                  macrocell128        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_bitclk_enable\/q  macrocell128   1250   1250  2152692  RISE       1
\Display2:BUART:rx_state_0\/main_2   macrocell124   6734   7984  2155173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell124        0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_bitclk_enable\/q
Path End       : \Display2:BUART:rx_load_fifo\/main_2
Capture Clock  : \Display2:BUART:rx_load_fifo\/clock_0
Path slack     : 2155173p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7984
-------------------------------------   ---- 
End-of-path arrival time (ps)           7984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_bitclk_enable\/clock_0                  macrocell128        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_bitclk_enable\/q   macrocell128   1250   1250  2152692  RISE       1
\Display2:BUART:rx_load_fifo\/main_2  macrocell125   6734   7984  2155173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_load_fifo\/clock_0                      macrocell125        0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_bitclk_enable\/q
Path End       : \Display2:BUART:rx_state_3\/main_2
Capture Clock  : \Display2:BUART:rx_state_3\/clock_0
Path slack     : 2155173p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7984
-------------------------------------   ---- 
End-of-path arrival time (ps)           7984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_bitclk_enable\/clock_0                  macrocell128        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_bitclk_enable\/q  macrocell128   1250   1250  2152692  RISE       1
\Display2:BUART:rx_state_3\/main_2   macrocell126   6734   7984  2155173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_3\/clock_0                        macrocell126        0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_bitclk_enable\/q
Path End       : \Display2:BUART:rx_status_3\/main_2
Capture Clock  : \Display2:BUART:rx_status_3\/clock_0
Path slack     : 2155173p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7984
-------------------------------------   ---- 
End-of-path arrival time (ps)           7984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_bitclk_enable\/clock_0                  macrocell128        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_bitclk_enable\/q  macrocell128   1250   1250  2152692  RISE       1
\Display2:BUART:rx_status_3\/main_2  macrocell132   6734   7984  2155173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_status_3\/clock_0                       macrocell132        0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_bitclk_enable\/q
Path End       : \Display2:BUART:rx_state_2\/main_2
Capture Clock  : \Display2:BUART:rx_state_2\/clock_0
Path slack     : 2155181p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7976
-------------------------------------   ---- 
End-of-path arrival time (ps)           7976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_bitclk_enable\/clock_0                  macrocell128        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_bitclk_enable\/q  macrocell128   1250   1250  2152692  RISE       1
\Display2:BUART:rx_state_2\/main_2   macrocell127   6726   7976  2155181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell127        0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Display2:BUART:tx_state_0\/main_3
Capture Clock  : \Display2:BUART:tx_state_0\/clock_0
Path slack     : 2155191p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7966
-------------------------------------   ---- 
End-of-path arrival time (ps)           7966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:TxShifter:u0\/clock                    datapathcell13      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell13   3580   3580  2152543  RISE       1
\Display2:BUART:tx_state_0\/main_3                  macrocell120     4386   7966  2155191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_0\/clock_0                        macrocell120        0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_bitclk_enable\/q
Path End       : \Display1:BUART:rx_load_fifo\/main_2
Capture Clock  : \Display1:BUART:rx_load_fifo\/clock_0
Path slack     : 2155415p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7742
-------------------------------------   ---- 
End-of-path arrival time (ps)           7742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_bitclk_enable\/clock_0                  macrocell112        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_bitclk_enable\/q   macrocell112   1250   1250  2152930  RISE       1
\Display1:BUART:rx_load_fifo\/main_2  macrocell109   6492   7742  2155415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_load_fifo\/clock_0                      macrocell109        0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_bitclk_enable\/q
Path End       : \Display1:BUART:rx_state_2\/main_2
Capture Clock  : \Display1:BUART:rx_state_2\/clock_0
Path slack     : 2155415p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7742
-------------------------------------   ---- 
End-of-path arrival time (ps)           7742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_bitclk_enable\/clock_0                  macrocell112        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_bitclk_enable\/q  macrocell112   1250   1250  2152930  RISE       1
\Display1:BUART:rx_state_2\/main_2   macrocell111   6492   7742  2155415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell111        0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Display2:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \Display2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155632p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5025
-------------------------------------   ---- 
End-of-path arrival time (ps)           5025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell14      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  2152354  RISE       1
\Display2:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell13   4835   5025  2155632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:TxShifter:u0\/clock                    datapathcell13      0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_last\/q
Path End       : \Display1:BUART:rx_state_2\/main_6
Capture Clock  : \Display1:BUART:rx_state_2\/clock_0
Path slack     : 2155846p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7310
-------------------------------------   ---- 
End-of-path arrival time (ps)           7310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_last\/clock_0                           macrocell117        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_last\/q          macrocell117   1250   1250  2155846  RISE       1
\Display1:BUART:rx_state_2\/main_6  macrocell111   6060   7310  2155846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell111        0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_1\/q
Path End       : \Display2:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \Display2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155871p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4785
-------------------------------------   ---- 
End-of-path arrival time (ps)           4785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_1\/clock_0                        macrocell119        0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_1\/q                macrocell119     1250   1250  2151294  RISE       1
\Display2:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell13   3535   4785  2155871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:TxShifter:u0\/clock                    datapathcell13      0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_0\/q
Path End       : \Display1:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \Display1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2156077p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4580
-------------------------------------   ---- 
End-of-path arrival time (ps)           4580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell108        0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_0\/q                macrocell108     1250   1250  2151937  RISE       1
\Display1:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell12   3330   4580  2156077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxShifter:u0\/clock                    datapathcell12      0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_1\/q
Path End       : \Display1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \Display1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2156293p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4364
-------------------------------------   ---- 
End-of-path arrival time (ps)           4364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_1\/clock_0                        macrocell103        0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_1\/q                macrocell103     1250   1250  2149537  RISE       1
\Display1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell10   3114   4364  2156293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:TxShifter:u0\/clock                    datapathcell10      0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_0\/q
Path End       : \Display1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \Display1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2156305p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4352
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_0\/clock_0                        macrocell104        0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_0\/q                macrocell104     1250   1250  2149683  RISE       1
\Display1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell10   3102   4352  2156305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:TxShifter:u0\/clock                    datapathcell10      0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Display1:BUART:tx_state_0\/main_3
Capture Clock  : \Display1:BUART:tx_state_0\/clock_0
Path slack     : 2156310p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6847
-------------------------------------   ---- 
End-of-path arrival time (ps)           6847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:TxShifter:u0\/clock                    datapathcell10      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell10   3580   3580  2148203  RISE       1
\Display1:BUART:tx_state_0\/main_3                  macrocell104     3267   6847  2156310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_0\/clock_0                        macrocell104        0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \Display2:BUART:txn\/main_3
Capture Clock  : \Display2:BUART:txn\/clock_0
Path slack     : 2156476p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6681
-------------------------------------   ---- 
End-of-path arrival time (ps)           6681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:TxShifter:u0\/clock                    datapathcell13      0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:sTX:TxShifter:u0\/so_comb  datapathcell13   4370   4370  2156476  RISE       1
\Display2:BUART:txn\/main_3                macrocell118     2311   6681  2156476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:txn\/clock_0                               macrocell118        0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \Display1:BUART:txn\/main_3
Capture Clock  : \Display1:BUART:txn\/clock_0
Path slack     : 2156493p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6664
-------------------------------------   ---- 
End-of-path arrival time (ps)           6664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:TxShifter:u0\/clock                    datapathcell10      0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell10   4370   4370  2156493  RISE       1
\Display1:BUART:txn\/main_3                macrocell102     2294   6664  2156493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:txn\/clock_0                               macrocell102        0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_0\/q
Path End       : \Display2:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \Display2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2156526p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4131
-------------------------------------   ---- 
End-of-path arrival time (ps)           4131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_0\/clock_0                        macrocell120        0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_0\/q                macrocell120     1250   1250  2149791  RISE       1
\Display2:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell13   2881   4131  2156526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:TxShifter:u0\/clock                    datapathcell13      0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_0\/q
Path End       : \Display2:BUART:rx_state_0\/main_1
Capture Clock  : \Display2:BUART:rx_state_0\/clock_0
Path slack     : 2156706p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6451
-------------------------------------   ---- 
End-of-path arrival time (ps)           6451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell124        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_0\/q       macrocell124   1250   1250  2149765  RISE       1
\Display2:BUART:rx_state_0\/main_1  macrocell124   5201   6451  2156706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell124        0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_0\/q
Path End       : \Display2:BUART:rx_load_fifo\/main_1
Capture Clock  : \Display2:BUART:rx_load_fifo\/clock_0
Path slack     : 2156706p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6451
-------------------------------------   ---- 
End-of-path arrival time (ps)           6451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell124        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_0\/q         macrocell124   1250   1250  2149765  RISE       1
\Display2:BUART:rx_load_fifo\/main_1  macrocell125   5201   6451  2156706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_load_fifo\/clock_0                      macrocell125        0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_0\/q
Path End       : \Display2:BUART:rx_state_3\/main_1
Capture Clock  : \Display2:BUART:rx_state_3\/clock_0
Path slack     : 2156706p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6451
-------------------------------------   ---- 
End-of-path arrival time (ps)           6451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell124        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_0\/q       macrocell124   1250   1250  2149765  RISE       1
\Display2:BUART:rx_state_3\/main_1  macrocell126   5201   6451  2156706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_3\/clock_0                        macrocell126        0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_0\/q
Path End       : \Display2:BUART:rx_status_3\/main_1
Capture Clock  : \Display2:BUART:rx_status_3\/clock_0
Path slack     : 2156706p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6451
-------------------------------------   ---- 
End-of-path arrival time (ps)           6451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell124        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_0\/q        macrocell124   1250   1250  2149765  RISE       1
\Display2:BUART:rx_status_3\/main_1  macrocell132   5201   6451  2156706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_status_3\/clock_0                       macrocell132        0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Display1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \Display1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2157103p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell11      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  2152322  RISE       1
\Display1:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell10   3363   3553  2157103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:TxShifter:u0\/clock                    datapathcell10      0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_ctrl_mark_last\/q
Path End       : \Display2:BUART:rx_state_2\/main_0
Capture Clock  : \Display2:BUART:rx_state_2\/clock_0
Path slack     : 2157233p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5924
-------------------------------------   ---- 
End-of-path arrival time (ps)           5924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_ctrl_mark_last\/clock_0                 macrocell123        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_ctrl_mark_last\/q  macrocell123   1250   1250  2149759  RISE       1
\Display2:BUART:rx_state_2\/main_0    macrocell127   4674   5924  2157233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell127        0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_ctrl_mark_last\/q
Path End       : \Display2:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \Display2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157233p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5924
-------------------------------------   ---- 
End-of-path arrival time (ps)           5924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_ctrl_mark_last\/clock_0                 macrocell123        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_ctrl_mark_last\/q        macrocell123   1250   1250  2149759  RISE       1
\Display2:BUART:rx_state_stop1_reg\/main_0  macrocell129   4674   5924  2157233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_stop1_reg\/clock_0                macrocell129        0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_0\/q
Path End       : \Display2:BUART:rx_state_2\/main_1
Capture Clock  : \Display2:BUART:rx_state_2\/clock_0
Path slack     : 2157239p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5918
-------------------------------------   ---- 
End-of-path arrival time (ps)           5918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell124        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_0\/q       macrocell124   1250   1250  2149765  RISE       1
\Display2:BUART:rx_state_2\/main_1  macrocell127   4668   5918  2157239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell127        0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_0\/q
Path End       : \Display2:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \Display2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157239p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5918
-------------------------------------   ---- 
End-of-path arrival time (ps)           5918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell124        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_0\/q               macrocell124   1250   1250  2149765  RISE       1
\Display2:BUART:rx_state_stop1_reg\/main_1  macrocell129   4668   5918  2157239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_stop1_reg\/clock_0                macrocell129        0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_bitclk\/q
Path End       : \Display2:BUART:txn\/main_6
Capture Clock  : \Display2:BUART:txn\/clock_0
Path slack     : 2157438p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5718
-------------------------------------   ---- 
End-of-path arrival time (ps)           5718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_bitclk\/clock_0                         macrocell122        0      0  RISE       1

Data path
pin name                      model name    delay     AT    slack  edge  Fanout
----------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_bitclk\/q  macrocell122   1250   1250  2157438  RISE       1
\Display2:BUART:txn\/main_6   macrocell118   4468   5718  2157438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:txn\/clock_0                               macrocell118        0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_bitclk\/q
Path End       : \Display2:BUART:tx_state_1\/main_5
Capture Clock  : \Display2:BUART:tx_state_1\/clock_0
Path slack     : 2157482p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5675
-------------------------------------   ---- 
End-of-path arrival time (ps)           5675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_bitclk\/clock_0                         macrocell122        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_bitclk\/q        macrocell122   1250   1250  2157438  RISE       1
\Display2:BUART:tx_state_1\/main_5  macrocell119   4425   5675  2157482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_1\/clock_0                        macrocell119        0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_bitclk\/q
Path End       : \Display2:BUART:tx_state_2\/main_5
Capture Clock  : \Display2:BUART:tx_state_2\/clock_0
Path slack     : 2157482p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5675
-------------------------------------   ---- 
End-of-path arrival time (ps)           5675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_bitclk\/clock_0                         macrocell122        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_bitclk\/q        macrocell122   1250   1250  2157438  RISE       1
\Display2:BUART:tx_state_2\/main_5  macrocell121   4425   5675  2157482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_2\/clock_0                        macrocell121        0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_ctrl_mark_last\/q
Path End       : \Display2:BUART:rx_state_0\/main_0
Capture Clock  : \Display2:BUART:rx_state_0\/clock_0
Path slack     : 2157611p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5545
-------------------------------------   ---- 
End-of-path arrival time (ps)           5545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_ctrl_mark_last\/clock_0                 macrocell123        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_ctrl_mark_last\/q  macrocell123   1250   1250  2149759  RISE       1
\Display2:BUART:rx_state_0\/main_0    macrocell124   4295   5545  2157611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell124        0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_ctrl_mark_last\/q
Path End       : \Display2:BUART:rx_load_fifo\/main_0
Capture Clock  : \Display2:BUART:rx_load_fifo\/clock_0
Path slack     : 2157611p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5545
-------------------------------------   ---- 
End-of-path arrival time (ps)           5545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_ctrl_mark_last\/clock_0                 macrocell123        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_ctrl_mark_last\/q  macrocell123   1250   1250  2149759  RISE       1
\Display2:BUART:rx_load_fifo\/main_0  macrocell125   4295   5545  2157611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_load_fifo\/clock_0                      macrocell125        0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_ctrl_mark_last\/q
Path End       : \Display2:BUART:rx_state_3\/main_0
Capture Clock  : \Display2:BUART:rx_state_3\/clock_0
Path slack     : 2157611p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5545
-------------------------------------   ---- 
End-of-path arrival time (ps)           5545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_ctrl_mark_last\/clock_0                 macrocell123        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_ctrl_mark_last\/q  macrocell123   1250   1250  2149759  RISE       1
\Display2:BUART:rx_state_3\/main_0    macrocell126   4295   5545  2157611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_3\/clock_0                        macrocell126        0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_ctrl_mark_last\/q
Path End       : \Display2:BUART:rx_status_3\/main_0
Capture Clock  : \Display2:BUART:rx_status_3\/clock_0
Path slack     : 2157611p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5545
-------------------------------------   ---- 
End-of-path arrival time (ps)           5545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_ctrl_mark_last\/clock_0                 macrocell123        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_ctrl_mark_last\/q  macrocell123   1250   1250  2149759  RISE       1
\Display2:BUART:rx_status_3\/main_0   macrocell132   4295   5545  2157611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_status_3\/clock_0                       macrocell132        0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_1\/q
Path End       : \Display1:BUART:tx_bitclk\/main_0
Capture Clock  : \Display1:BUART:tx_bitclk\/clock_0
Path slack     : 2157879p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5278
-------------------------------------   ---- 
End-of-path arrival time (ps)           5278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_1\/clock_0                        macrocell103        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_1\/q      macrocell103   1250   1250  2149537  RISE       1
\Display1:BUART:tx_bitclk\/main_0  macrocell106   4028   5278  2157879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_bitclk\/clock_0                         macrocell106        0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_5
Path End       : \Display1:BUART:rx_load_fifo\/main_6
Capture Clock  : \Display1:BUART:rx_load_fifo\/clock_0
Path slack     : 2157933p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5224
-------------------------------------   ---- 
End-of-path arrival time (ps)           5224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2157933  RISE       1
\Display1:BUART:rx_load_fifo\/main_6       macrocell109   3284   5224  2157933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_load_fifo\/clock_0                      macrocell109        0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_5
Path End       : \Display1:BUART:rx_state_2\/main_8
Capture Clock  : \Display1:BUART:rx_state_2\/clock_0
Path slack     : 2157933p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5224
-------------------------------------   ---- 
End-of-path arrival time (ps)           5224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2157933  RISE       1
\Display1:BUART:rx_state_2\/main_8         macrocell111   3284   5224  2157933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell111        0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_4
Path End       : \Display1:BUART:rx_load_fifo\/main_7
Capture Clock  : \Display1:BUART:rx_load_fifo\/clock_0
Path slack     : 2157940p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5216
-------------------------------------   ---- 
End-of-path arrival time (ps)           5216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2157940  RISE       1
\Display1:BUART:rx_load_fifo\/main_7       macrocell109   3276   5216  2157940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_load_fifo\/clock_0                      macrocell109        0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_4
Path End       : \Display1:BUART:rx_state_2\/main_9
Capture Clock  : \Display1:BUART:rx_state_2\/clock_0
Path slack     : 2157940p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5216
-------------------------------------   ---- 
End-of-path arrival time (ps)           5216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2157940  RISE       1
\Display1:BUART:rx_state_2\/main_9         macrocell111   3276   5216  2157940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell111        0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_0\/q
Path End       : \Display1:BUART:tx_bitclk\/main_1
Capture Clock  : \Display1:BUART:tx_bitclk\/clock_0
Path slack     : 2158025p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5131
-------------------------------------   ---- 
End-of-path arrival time (ps)           5131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_0\/clock_0                        macrocell104        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_0\/q      macrocell104   1250   1250  2149683  RISE       1
\Display1:BUART:tx_bitclk\/main_1  macrocell106   3881   5131  2158025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_bitclk\/clock_0                         macrocell106        0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_6
Path End       : \Display1:BUART:rx_load_fifo\/main_5
Capture Clock  : \Display1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158100p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5057
-------------------------------------   ---- 
End-of-path arrival time (ps)           5057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2158100  RISE       1
\Display1:BUART:rx_load_fifo\/main_5       macrocell109   3117   5057  2158100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_load_fifo\/clock_0                      macrocell109        0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_6
Path End       : \Display1:BUART:rx_state_2\/main_7
Capture Clock  : \Display1:BUART:rx_state_2\/clock_0
Path slack     : 2158100p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5057
-------------------------------------   ---- 
End-of-path arrival time (ps)           5057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2158100  RISE       1
\Display1:BUART:rx_state_2\/main_7         macrocell111   3117   5057  2158100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell111        0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_load_fifo\/q
Path End       : \Display1:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \Display1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2158100p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3130
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5436
-------------------------------------   ---- 
End-of-path arrival time (ps)           5436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_load_fifo\/clock_0                      macrocell109        0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_load_fifo\/q            macrocell109     1250   1250  2153401  RISE       1
\Display1:BUART:sRX:RxShifter:u0\/f0_load  datapathcell12   4186   5436  2158100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxShifter:u0\/clock                    datapathcell12      0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_0/q
Path End       : MODIN13_1/main_4
Capture Clock  : MODIN13_1/clock_0
Path slack     : 2158102p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5054
-------------------------------------   ---- 
End-of-path arrival time (ps)           5054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell115        0      0  RISE       1

Data path
pin name          model name    delay     AT    slack  edge  Fanout
----------------  ------------  -----  -----  -------  ----  ------
MODIN13_0/q       macrocell115   1250   1250  2148807  RISE       1
MODIN13_1/main_4  macrocell114   3804   5054  2158102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell114        0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_0/q
Path End       : MODIN13_0/main_3
Capture Clock  : MODIN13_0/clock_0
Path slack     : 2158102p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5054
-------------------------------------   ---- 
End-of-path arrival time (ps)           5054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell115        0      0  RISE       1

Data path
pin name          model name    delay     AT    slack  edge  Fanout
----------------  ------------  -----  -----  -------  ----  ------
MODIN13_0/q       macrocell115   1250   1250  2148807  RISE       1
MODIN13_0/main_3  macrocell115   3804   5054  2158102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell115        0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_0\/q
Path End       : \Display2:BUART:tx_state_1\/main_1
Capture Clock  : \Display2:BUART:tx_state_1\/clock_0
Path slack     : 2158114p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5043
-------------------------------------   ---- 
End-of-path arrival time (ps)           5043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_0\/clock_0                        macrocell120        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_0\/q       macrocell120   1250   1250  2149791  RISE       1
\Display2:BUART:tx_state_1\/main_1  macrocell119   3793   5043  2158114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_1\/clock_0                        macrocell119        0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_0\/q
Path End       : \Display2:BUART:tx_state_2\/main_1
Capture Clock  : \Display2:BUART:tx_state_2\/clock_0
Path slack     : 2158114p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5043
-------------------------------------   ---- 
End-of-path arrival time (ps)           5043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_0\/clock_0                        macrocell120        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_0\/q       macrocell120   1250   1250  2149791  RISE       1
\Display2:BUART:tx_state_2\/main_1  macrocell121   3793   5043  2158114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_2\/clock_0                        macrocell121        0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:txn\/q
Path End       : \Display2:BUART:txn\/main_0
Capture Clock  : \Display2:BUART:txn\/clock_0
Path slack     : 2158124p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5033
-------------------------------------   ---- 
End-of-path arrival time (ps)           5033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:txn\/clock_0                               macrocell118        0      0  RISE       1

Data path
pin name                     model name    delay     AT    slack  edge  Fanout
---------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:txn\/q       macrocell118   1250   1250  2158124  RISE       1
\Display2:BUART:txn\/main_0  macrocell118   3783   5033  2158124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:txn\/clock_0                               macrocell118        0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_2\/q
Path End       : \Display1:BUART:tx_bitclk\/main_3
Capture Clock  : \Display1:BUART:tx_bitclk\/clock_0
Path slack     : 2158188p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4968
-------------------------------------   ---- 
End-of-path arrival time (ps)           4968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_2\/clock_0                        macrocell105        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_2\/q      macrocell105   1250   1250  2149846  RISE       1
\Display1:BUART:tx_bitclk\/main_3  macrocell106   3718   4968  2158188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_bitclk\/clock_0                         macrocell106        0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_1\/q
Path End       : \Display2:BUART:txn\/main_1
Capture Clock  : \Display2:BUART:txn\/clock_0
Path slack     : 2158351p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4806
-------------------------------------   ---- 
End-of-path arrival time (ps)           4806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_1\/clock_0                        macrocell119        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_1\/q  macrocell119   1250   1250  2151294  RISE       1
\Display2:BUART:txn\/main_1    macrocell118   3556   4806  2158351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:txn\/clock_0                               macrocell118        0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_1\/q
Path End       : \Display2:BUART:tx_state_0\/main_0
Capture Clock  : \Display2:BUART:tx_state_0\/clock_0
Path slack     : 2158363p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4793
-------------------------------------   ---- 
End-of-path arrival time (ps)           4793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_1\/clock_0                        macrocell119        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_1\/q       macrocell119   1250   1250  2151294  RISE       1
\Display2:BUART:tx_state_0\/main_0  macrocell120   3543   4793  2158363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_0\/clock_0                        macrocell120        0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_1\/q
Path End       : \Display2:BUART:tx_bitclk\/main_0
Capture Clock  : \Display2:BUART:tx_bitclk\/clock_0
Path slack     : 2158363p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4793
-------------------------------------   ---- 
End-of-path arrival time (ps)           4793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_1\/clock_0                        macrocell119        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_1\/q      macrocell119   1250   1250  2151294  RISE       1
\Display2:BUART:tx_bitclk\/main_0  macrocell122   3543   4793  2158363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_bitclk\/clock_0                         macrocell122        0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_bitclk\/q
Path End       : \Display2:BUART:tx_state_0\/main_5
Capture Clock  : \Display2:BUART:tx_state_0\/clock_0
Path slack     : 2158398p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4758
-------------------------------------   ---- 
End-of-path arrival time (ps)           4758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_bitclk\/clock_0                         macrocell122        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_bitclk\/q        macrocell122   1250   1250  2157438  RISE       1
\Display2:BUART:tx_state_0\/main_5  macrocell120   3508   4758  2158398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_0\/clock_0                        macrocell120        0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_0\/q
Path End       : \Display1:BUART:rx_load_fifo\/main_1
Capture Clock  : \Display1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158478p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4679
-------------------------------------   ---- 
End-of-path arrival time (ps)           4679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell108        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_0\/q         macrocell108   1250   1250  2151937  RISE       1
\Display1:BUART:rx_load_fifo\/main_1  macrocell109   3429   4679  2158478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_load_fifo\/clock_0                      macrocell109        0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_0\/q
Path End       : \Display1:BUART:rx_state_2\/main_1
Capture Clock  : \Display1:BUART:rx_state_2\/clock_0
Path slack     : 2158478p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4679
-------------------------------------   ---- 
End-of-path arrival time (ps)           4679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell108        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_0\/q       macrocell108   1250   1250  2151937  RISE       1
\Display1:BUART:rx_state_2\/main_1  macrocell111   3429   4679  2158478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell111        0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_0\/q
Path End       : \Display1:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \Display1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158478p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4679
-------------------------------------   ---- 
End-of-path arrival time (ps)           4679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell108        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_0\/q               macrocell108   1250   1250  2151937  RISE       1
\Display1:BUART:rx_state_stop1_reg\/main_1  macrocell113   3429   4679  2158478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_stop1_reg\/clock_0                macrocell113        0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_1/q
Path End       : MODIN13_1/main_3
Capture Clock  : MODIN13_1/clock_0
Path slack     : 2158497p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4660
-------------------------------------   ---- 
End-of-path arrival time (ps)           4660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell114        0      0  RISE       1

Data path
pin name          model name    delay     AT    slack  edge  Fanout
----------------  ------------  -----  -----  -------  ----  ------
MODIN13_1/q       macrocell114   1250   1250  2149287  RISE       1
MODIN13_1/main_3  macrocell114   3410   4660  2158497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell114        0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_6
Path End       : \Display2:BUART:rx_state_2\/main_5
Capture Clock  : \Display2:BUART:rx_state_2\/clock_0
Path slack     : 2158504p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4652
-------------------------------------   ---- 
End-of-path arrival time (ps)           4652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2158504  RISE       1
\Display2:BUART:rx_state_2\/main_5         macrocell127   2712   4652  2158504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell127        0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_4
Path End       : \Display2:BUART:rx_state_0\/main_7
Capture Clock  : \Display2:BUART:rx_state_0\/clock_0
Path slack     : 2158509p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4647
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2158509  RISE       1
\Display2:BUART:rx_state_0\/main_7         macrocell124   2707   4647  2158509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell124        0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_4
Path End       : \Display2:BUART:rx_load_fifo\/main_7
Capture Clock  : \Display2:BUART:rx_load_fifo\/clock_0
Path slack     : 2158509p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4647
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2158509  RISE       1
\Display2:BUART:rx_load_fifo\/main_7       macrocell125   2707   4647  2158509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_load_fifo\/clock_0                      macrocell125        0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_4
Path End       : \Display2:BUART:rx_state_3\/main_7
Capture Clock  : \Display2:BUART:rx_state_3\/clock_0
Path slack     : 2158509p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4647
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2158509  RISE       1
\Display2:BUART:rx_state_3\/main_7         macrocell126   2707   4647  2158509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_3\/clock_0                        macrocell126        0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_4
Path End       : \Display2:BUART:rx_state_2\/main_7
Capture Clock  : \Display2:BUART:rx_state_2\/clock_0
Path slack     : 2158514p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2158509  RISE       1
\Display2:BUART:rx_state_2\/main_7         macrocell127   2703   4643  2158514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell127        0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_6
Path End       : \Display2:BUART:rx_state_0\/main_5
Capture Clock  : \Display2:BUART:rx_state_0\/clock_0
Path slack     : 2158518p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4639
-------------------------------------   ---- 
End-of-path arrival time (ps)           4639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2158504  RISE       1
\Display2:BUART:rx_state_0\/main_5         macrocell124   2699   4639  2158518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell124        0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_6
Path End       : \Display2:BUART:rx_load_fifo\/main_5
Capture Clock  : \Display2:BUART:rx_load_fifo\/clock_0
Path slack     : 2158518p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4639
-------------------------------------   ---- 
End-of-path arrival time (ps)           4639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2158504  RISE       1
\Display2:BUART:rx_load_fifo\/main_5       macrocell125   2699   4639  2158518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_load_fifo\/clock_0                      macrocell125        0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_6
Path End       : \Display2:BUART:rx_state_3\/main_5
Capture Clock  : \Display2:BUART:rx_state_3\/clock_0
Path slack     : 2158518p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4639
-------------------------------------   ---- 
End-of-path arrival time (ps)           4639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2158504  RISE       1
\Display2:BUART:rx_state_3\/main_5         macrocell126   2699   4639  2158518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_3\/clock_0                        macrocell126        0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_2\/q
Path End       : \Display2:BUART:txn\/main_4
Capture Clock  : \Display2:BUART:txn\/clock_0
Path slack     : 2158521p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4636
-------------------------------------   ---- 
End-of-path arrival time (ps)           4636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_2\/clock_0                        macrocell121        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_2\/q  macrocell121   1250   1250  2151289  RISE       1
\Display2:BUART:txn\/main_4    macrocell118   3386   4636  2158521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:txn\/clock_0                               macrocell118        0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_2\/q
Path End       : \Display2:BUART:tx_state_0\/main_4
Capture Clock  : \Display2:BUART:tx_state_0\/clock_0
Path slack     : 2158531p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4625
-------------------------------------   ---- 
End-of-path arrival time (ps)           4625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_2\/clock_0                        macrocell121        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_2\/q       macrocell121   1250   1250  2151289  RISE       1
\Display2:BUART:tx_state_0\/main_4  macrocell120   3375   4625  2158531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_0\/clock_0                        macrocell120        0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_2\/q
Path End       : \Display2:BUART:tx_bitclk\/main_3
Capture Clock  : \Display2:BUART:tx_bitclk\/clock_0
Path slack     : 2158531p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4625
-------------------------------------   ---- 
End-of-path arrival time (ps)           4625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_2\/clock_0                        macrocell121        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_2\/q      macrocell121   1250   1250  2151289  RISE       1
\Display2:BUART:tx_bitclk\/main_3  macrocell122   3375   4625  2158531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_bitclk\/clock_0                         macrocell122        0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Display1:BUART:tx_state_1\/main_4
Capture Clock  : \Display1:BUART:tx_state_1\/clock_0
Path slack     : 2158565p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4591
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell11      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell11    190    190  2158565  RISE       1
\Display1:BUART:tx_state_1\/main_4               macrocell103     4401   4591  2158565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_1\/clock_0                        macrocell103        0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Display1:BUART:tx_state_2\/main_4
Capture Clock  : \Display1:BUART:tx_state_2\/clock_0
Path slack     : 2158565p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4591
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell11      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell11    190    190  2158565  RISE       1
\Display1:BUART:tx_state_2\/main_4               macrocell105     4401   4591  2158565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_2\/clock_0                        macrocell105        0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_3\/q
Path End       : \Display1:BUART:rx_load_fifo\/main_3
Capture Clock  : \Display1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158619p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4538
-------------------------------------   ---- 
End-of-path arrival time (ps)           4538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_3\/clock_0                        macrocell110        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_3\/q         macrocell110   1250   1250  2151955  RISE       1
\Display1:BUART:rx_load_fifo\/main_3  macrocell109   3288   4538  2158619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_load_fifo\/clock_0                      macrocell109        0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_3\/q
Path End       : \Display1:BUART:rx_state_2\/main_3
Capture Clock  : \Display1:BUART:rx_state_2\/clock_0
Path slack     : 2158619p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4538
-------------------------------------   ---- 
End-of-path arrival time (ps)           4538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_3\/clock_0                        macrocell110        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_3\/q       macrocell110   1250   1250  2151955  RISE       1
\Display1:BUART:rx_state_2\/main_3  macrocell111   3288   4538  2158619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell111        0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_3\/q
Path End       : \Display1:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \Display1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158619p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4538
-------------------------------------   ---- 
End-of-path arrival time (ps)           4538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_3\/clock_0                        macrocell110        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_3\/q               macrocell110   1250   1250  2151955  RISE       1
\Display1:BUART:rx_state_stop1_reg\/main_2  macrocell113   3288   4538  2158619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_stop1_reg\/clock_0                macrocell113        0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_5
Path End       : \Display2:BUART:rx_state_0\/main_6
Capture Clock  : \Display2:BUART:rx_state_0\/clock_0
Path slack     : 2158647p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4510
-------------------------------------   ---- 
End-of-path arrival time (ps)           4510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2158647  RISE       1
\Display2:BUART:rx_state_0\/main_6         macrocell124   2570   4510  2158647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell124        0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_5
Path End       : \Display2:BUART:rx_load_fifo\/main_6
Capture Clock  : \Display2:BUART:rx_load_fifo\/clock_0
Path slack     : 2158647p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4510
-------------------------------------   ---- 
End-of-path arrival time (ps)           4510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2158647  RISE       1
\Display2:BUART:rx_load_fifo\/main_6       macrocell125   2570   4510  2158647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_load_fifo\/clock_0                      macrocell125        0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_5
Path End       : \Display2:BUART:rx_state_3\/main_6
Capture Clock  : \Display2:BUART:rx_state_3\/clock_0
Path slack     : 2158647p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4510
-------------------------------------   ---- 
End-of-path arrival time (ps)           4510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2158647  RISE       1
\Display2:BUART:rx_state_3\/main_6         macrocell126   2570   4510  2158647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_3\/clock_0                        macrocell126        0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_4
Path End       : \Display1:BUART:rx_state_0\/main_10
Capture Clock  : \Display1:BUART:rx_state_0\/clock_0
Path slack     : 2158660p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4497
-------------------------------------   ---- 
End-of-path arrival time (ps)           4497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2157940  RISE       1
\Display1:BUART:rx_state_0\/main_10        macrocell108   2557   4497  2158660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell108        0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_4
Path End       : \Display1:BUART:rx_state_3\/main_7
Capture Clock  : \Display1:BUART:rx_state_3\/clock_0
Path slack     : 2158660p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4497
-------------------------------------   ---- 
End-of-path arrival time (ps)           4497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2157940  RISE       1
\Display1:BUART:rx_state_3\/main_7         macrocell110   2557   4497  2158660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_3\/clock_0                        macrocell110        0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_5
Path End       : \Display2:BUART:rx_state_2\/main_6
Capture Clock  : \Display2:BUART:rx_state_2\/clock_0
Path slack     : 2158660p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4497
-------------------------------------   ---- 
End-of-path arrival time (ps)           4497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2158647  RISE       1
\Display2:BUART:rx_state_2\/main_6         macrocell127   2557   4497  2158660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell127        0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_5
Path End       : \Display1:BUART:rx_state_0\/main_9
Capture Clock  : \Display1:BUART:rx_state_0\/clock_0
Path slack     : 2158671p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4485
-------------------------------------   ---- 
End-of-path arrival time (ps)           4485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2157933  RISE       1
\Display1:BUART:rx_state_0\/main_9         macrocell108   2545   4485  2158671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell108        0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_5
Path End       : \Display1:BUART:rx_state_3\/main_6
Capture Clock  : \Display1:BUART:rx_state_3\/clock_0
Path slack     : 2158671p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4485
-------------------------------------   ---- 
End-of-path arrival time (ps)           4485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2157933  RISE       1
\Display1:BUART:rx_state_3\/main_6         macrocell110   2545   4485  2158671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_3\/clock_0                        macrocell110        0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:pollcount_1\/q
Path End       : \Display2:BUART:pollcount_1\/main_2
Capture Clock  : \Display2:BUART:pollcount_1\/clock_0
Path slack     : 2158716p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4441
-------------------------------------   ---- 
End-of-path arrival time (ps)           4441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_1\/clock_0                       macrocell130        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:pollcount_1\/q       macrocell130   1250   1250  2149264  RISE       1
\Display2:BUART:pollcount_1\/main_2  macrocell130   3191   4441  2158716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_1\/clock_0                       macrocell130        0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_2\/q
Path End       : \Display1:BUART:rx_state_0\/main_4
Capture Clock  : \Display1:BUART:rx_state_0\/clock_0
Path slack     : 2158730p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell111        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_2\/q       macrocell111   1250   1250  2151290  RISE       1
\Display1:BUART:rx_state_0\/main_4  macrocell108   3177   4427  2158730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell108        0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_2\/q
Path End       : \Display1:BUART:rx_state_3\/main_4
Capture Clock  : \Display1:BUART:rx_state_3\/clock_0
Path slack     : 2158730p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell111        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_2\/q       macrocell111   1250   1250  2151290  RISE       1
\Display1:BUART:rx_state_3\/main_4  macrocell110   3177   4427  2158730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_3\/clock_0                        macrocell110        0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_2\/q
Path End       : \Display1:BUART:rx_status_3\/main_4
Capture Clock  : \Display1:BUART:rx_status_3\/clock_0
Path slack     : 2158730p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell111        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_2\/q        macrocell111   1250   1250  2151290  RISE       1
\Display1:BUART:rx_status_3\/main_4  macrocell116   3177   4427  2158730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_status_3\/clock_0                       macrocell116        0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:pollcount_0\/q
Path End       : \Display2:BUART:pollcount_1\/main_4
Capture Clock  : \Display2:BUART:pollcount_1\/clock_0
Path slack     : 2158749p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4408
-------------------------------------   ---- 
End-of-path arrival time (ps)           4408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_0\/clock_0                       macrocell131        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:pollcount_0\/q       macrocell131   1250   1250  2149543  RISE       1
\Display2:BUART:pollcount_1\/main_4  macrocell130   3158   4408  2158749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_1\/clock_0                       macrocell130        0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:pollcount_0\/q
Path End       : \Display2:BUART:pollcount_0\/main_3
Capture Clock  : \Display2:BUART:pollcount_0\/clock_0
Path slack     : 2158749p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4408
-------------------------------------   ---- 
End-of-path arrival time (ps)           4408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_0\/clock_0                       macrocell131        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:pollcount_0\/q       macrocell131   1250   1250  2149543  RISE       1
\Display2:BUART:pollcount_0\/main_3  macrocell131   3158   4408  2158749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_0\/clock_0                       macrocell131        0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_1\/q
Path End       : \Display1:BUART:tx_state_1\/main_0
Capture Clock  : \Display1:BUART:tx_state_1\/clock_0
Path slack     : 2158806p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4351
-------------------------------------   ---- 
End-of-path arrival time (ps)           4351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_1\/clock_0                        macrocell103        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_1\/q       macrocell103   1250   1250  2149537  RISE       1
\Display1:BUART:tx_state_1\/main_0  macrocell103   3101   4351  2158806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_1\/clock_0                        macrocell103        0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_1\/q
Path End       : \Display1:BUART:tx_state_0\/main_0
Capture Clock  : \Display1:BUART:tx_state_0\/clock_0
Path slack     : 2158806p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4351
-------------------------------------   ---- 
End-of-path arrival time (ps)           4351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_1\/clock_0                        macrocell103        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_1\/q       macrocell103   1250   1250  2149537  RISE       1
\Display1:BUART:tx_state_0\/main_0  macrocell104   3101   4351  2158806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_0\/clock_0                        macrocell104        0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_1\/q
Path End       : \Display1:BUART:tx_state_2\/main_0
Capture Clock  : \Display1:BUART:tx_state_2\/clock_0
Path slack     : 2158806p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4351
-------------------------------------   ---- 
End-of-path arrival time (ps)           4351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_1\/clock_0                        macrocell103        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_1\/q       macrocell103   1250   1250  2149537  RISE       1
\Display1:BUART:tx_state_2\/main_0  macrocell105   3101   4351  2158806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_2\/clock_0                        macrocell105        0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_0\/q
Path End       : \Display1:BUART:tx_state_1\/main_1
Capture Clock  : \Display1:BUART:tx_state_1\/clock_0
Path slack     : 2158815p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_0\/clock_0                        macrocell104        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_0\/q       macrocell104   1250   1250  2149683  RISE       1
\Display1:BUART:tx_state_1\/main_1  macrocell103   3092   4342  2158815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_1\/clock_0                        macrocell103        0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_0\/q
Path End       : \Display1:BUART:tx_state_0\/main_1
Capture Clock  : \Display1:BUART:tx_state_0\/clock_0
Path slack     : 2158815p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_0\/clock_0                        macrocell104        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_0\/q       macrocell104   1250   1250  2149683  RISE       1
\Display1:BUART:tx_state_0\/main_1  macrocell104   3092   4342  2158815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_0\/clock_0                        macrocell104        0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_0\/q
Path End       : \Display1:BUART:tx_state_2\/main_1
Capture Clock  : \Display1:BUART:tx_state_2\/clock_0
Path slack     : 2158815p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_0\/clock_0                        macrocell104        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_0\/q       macrocell104   1250   1250  2149683  RISE       1
\Display1:BUART:tx_state_2\/main_1  macrocell105   3092   4342  2158815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_2\/clock_0                        macrocell105        0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_bitclk\/q
Path End       : \Display1:BUART:txn\/main_6
Capture Clock  : \Display1:BUART:txn\/clock_0
Path slack     : 2158821p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4336
-------------------------------------   ---- 
End-of-path arrival time (ps)           4336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_bitclk\/clock_0                         macrocell106        0      0  RISE       1

Data path
pin name                      model name    delay     AT    slack  edge  Fanout
----------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_bitclk\/q  macrocell106   1250   1250  2158821  RISE       1
\Display1:BUART:txn\/main_6   macrocell102   3086   4336  2158821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:txn\/clock_0                               macrocell102        0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_bitclk\/q
Path End       : \Display1:BUART:tx_state_1\/main_5
Capture Clock  : \Display1:BUART:tx_state_1\/clock_0
Path slack     : 2158837p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4319
-------------------------------------   ---- 
End-of-path arrival time (ps)           4319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_bitclk\/clock_0                         macrocell106        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_bitclk\/q        macrocell106   1250   1250  2158821  RISE       1
\Display1:BUART:tx_state_1\/main_5  macrocell103   3069   4319  2158837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_1\/clock_0                        macrocell103        0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_bitclk\/q
Path End       : \Display1:BUART:tx_state_0\/main_5
Capture Clock  : \Display1:BUART:tx_state_0\/clock_0
Path slack     : 2158837p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4319
-------------------------------------   ---- 
End-of-path arrival time (ps)           4319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_bitclk\/clock_0                         macrocell106        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_bitclk\/q        macrocell106   1250   1250  2158821  RISE       1
\Display1:BUART:tx_state_0\/main_5  macrocell104   3069   4319  2158837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_0\/clock_0                        macrocell104        0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_bitclk\/q
Path End       : \Display1:BUART:tx_state_2\/main_5
Capture Clock  : \Display1:BUART:tx_state_2\/clock_0
Path slack     : 2158837p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4319
-------------------------------------   ---- 
End-of-path arrival time (ps)           4319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_bitclk\/clock_0                         macrocell106        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_bitclk\/q        macrocell106   1250   1250  2158821  RISE       1
\Display1:BUART:tx_state_2\/main_5  macrocell105   3069   4319  2158837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_2\/clock_0                        macrocell105        0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_1\/q
Path End       : \Display1:BUART:txn\/main_1
Capture Clock  : \Display1:BUART:txn\/clock_0
Path slack     : 2158934p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4223
-------------------------------------   ---- 
End-of-path arrival time (ps)           4223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_1\/clock_0                        macrocell103        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_1\/q  macrocell103   1250   1250  2149537  RISE       1
\Display1:BUART:txn\/main_1    macrocell102   2973   4223  2158934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:txn\/clock_0                               macrocell102        0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_0\/q
Path End       : \Display1:BUART:txn\/main_2
Capture Clock  : \Display1:BUART:txn\/clock_0
Path slack     : 2158943p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4213
-------------------------------------   ---- 
End-of-path arrival time (ps)           4213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_0\/clock_0                        macrocell104        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_0\/q  macrocell104   1250   1250  2149683  RISE       1
\Display1:BUART:txn\/main_2    macrocell102   2963   4213  2158943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:txn\/clock_0                               macrocell102        0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_6
Path End       : \Display1:BUART:rx_state_0\/main_8
Capture Clock  : \Display1:BUART:rx_state_0\/clock_0
Path slack     : 2158966p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4191
-------------------------------------   ---- 
End-of-path arrival time (ps)           4191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2158100  RISE       1
\Display1:BUART:rx_state_0\/main_8         macrocell108   2251   4191  2158966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell108        0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_6
Path End       : \Display1:BUART:rx_state_3\/main_5
Capture Clock  : \Display1:BUART:rx_state_3\/clock_0
Path slack     : 2158966p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4191
-------------------------------------   ---- 
End-of-path arrival time (ps)           4191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2158100  RISE       1
\Display1:BUART:rx_state_3\/main_5         macrocell110   2251   4191  2158966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_3\/clock_0                        macrocell110        0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_0\/q
Path End       : \Display2:BUART:txn\/main_2
Capture Clock  : \Display2:BUART:txn\/clock_0
Path slack     : 2159031p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4126
-------------------------------------   ---- 
End-of-path arrival time (ps)           4126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_0\/clock_0                        macrocell120        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_0\/q  macrocell120   1250   1250  2149791  RISE       1
\Display2:BUART:txn\/main_2    macrocell118   2876   4126  2159031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:txn\/clock_0                               macrocell118        0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_0\/q
Path End       : \Display2:BUART:tx_state_0\/main_1
Capture Clock  : \Display2:BUART:tx_state_0\/clock_0
Path slack     : 2159032p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4125
-------------------------------------   ---- 
End-of-path arrival time (ps)           4125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_0\/clock_0                        macrocell120        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_0\/q       macrocell120   1250   1250  2149791  RISE       1
\Display2:BUART:tx_state_0\/main_1  macrocell120   2875   4125  2159032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_0\/clock_0                        macrocell120        0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_0\/q
Path End       : \Display2:BUART:tx_bitclk\/main_1
Capture Clock  : \Display2:BUART:tx_bitclk\/clock_0
Path slack     : 2159032p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4125
-------------------------------------   ---- 
End-of-path arrival time (ps)           4125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_0\/clock_0                        macrocell120        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_0\/q      macrocell120   1250   1250  2149791  RISE       1
\Display2:BUART:tx_bitclk\/main_1  macrocell122   2875   4125  2159032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_bitclk\/clock_0                         macrocell122        0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Display2:BUART:tx_state_0\/main_2
Capture Clock  : \Display2:BUART:tx_state_0\/clock_0
Path slack     : 2159094p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4063
-------------------------------------   ---- 
End-of-path arrival time (ps)           4063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell14      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  2152354  RISE       1
\Display2:BUART:tx_state_0\/main_2               macrocell120     3873   4063  2159094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_0\/clock_0                        macrocell120        0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Display2:BUART:tx_bitclk\/main_2
Capture Clock  : \Display2:BUART:tx_bitclk\/clock_0
Path slack     : 2159094p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4063
-------------------------------------   ---- 
End-of-path arrival time (ps)           4063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell14      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  2152354  RISE       1
\Display2:BUART:tx_bitclk\/main_2                macrocell122     3873   4063  2159094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_bitclk\/clock_0                         macrocell122        0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_2\/q
Path End       : \Display1:BUART:txn\/main_4
Capture Clock  : \Display1:BUART:txn\/clock_0
Path slack     : 2159096p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4061
-------------------------------------   ---- 
End-of-path arrival time (ps)           4061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_2\/clock_0                        macrocell105        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_2\/q  macrocell105   1250   1250  2149846  RISE       1
\Display1:BUART:txn\/main_4    macrocell102   2811   4061  2159096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:txn\/clock_0                               macrocell102        0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_load_fifo\/q
Path End       : \Display2:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \Display2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2159112p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3130
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4425
-------------------------------------   ---- 
End-of-path arrival time (ps)           4425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_load_fifo\/clock_0                      macrocell125        0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_load_fifo\/q            macrocell125     1250   1250  2145496  RISE       1
\Display2:BUART:sRX:RxShifter:u0\/f0_load  datapathcell15   3175   4425  2159112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxShifter:u0\/clock                    datapathcell15      0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_2\/q
Path End       : \Display1:BUART:tx_state_1\/main_3
Capture Clock  : \Display1:BUART:tx_state_1\/clock_0
Path slack     : 2159114p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4042
-------------------------------------   ---- 
End-of-path arrival time (ps)           4042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_2\/clock_0                        macrocell105        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_2\/q       macrocell105   1250   1250  2149846  RISE       1
\Display1:BUART:tx_state_1\/main_3  macrocell103   2792   4042  2159114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_1\/clock_0                        macrocell103        0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_2\/q
Path End       : \Display1:BUART:tx_state_0\/main_4
Capture Clock  : \Display1:BUART:tx_state_0\/clock_0
Path slack     : 2159114p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4042
-------------------------------------   ---- 
End-of-path arrival time (ps)           4042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_2\/clock_0                        macrocell105        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_2\/q       macrocell105   1250   1250  2149846  RISE       1
\Display1:BUART:tx_state_0\/main_4  macrocell104   2792   4042  2159114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_0\/clock_0                        macrocell104        0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_2\/q
Path End       : \Display1:BUART:tx_state_2\/main_3
Capture Clock  : \Display1:BUART:tx_state_2\/clock_0
Path slack     : 2159114p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4042
-------------------------------------   ---- 
End-of-path arrival time (ps)           4042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_2\/clock_0                        macrocell105        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_2\/q       macrocell105   1250   1250  2149846  RISE       1
\Display1:BUART:tx_state_2\/main_3  macrocell105   2792   4042  2159114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_2\/clock_0                        macrocell105        0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Display1:BUART:txn\/main_5
Capture Clock  : \Display1:BUART:txn\/clock_0
Path slack     : 2159141p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell11      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell11    190    190  2158565  RISE       1
\Display1:BUART:txn\/main_5                      macrocell102     3825   4015  2159141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:txn\/clock_0                               macrocell102        0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_2\/q
Path End       : \Display2:BUART:rx_state_2\/main_4
Capture Clock  : \Display2:BUART:rx_state_2\/clock_0
Path slack     : 2159189p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3968
-------------------------------------   ---- 
End-of-path arrival time (ps)           3968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell127        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_2\/q       macrocell127   1250   1250  2151715  RISE       1
\Display2:BUART:rx_state_2\/main_4  macrocell127   2718   3968  2159189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell127        0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_2\/q
Path End       : \Display2:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \Display2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159189p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3968
-------------------------------------   ---- 
End-of-path arrival time (ps)           3968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell127        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_2\/q               macrocell127   1250   1250  2151715  RISE       1
\Display2:BUART:rx_state_stop1_reg\/main_3  macrocell129   2718   3968  2159189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_stop1_reg\/clock_0                macrocell129        0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_2\/q
Path End       : \Display2:BUART:rx_state_0\/main_4
Capture Clock  : \Display2:BUART:rx_state_0\/clock_0
Path slack     : 2159200p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3957
-------------------------------------   ---- 
End-of-path arrival time (ps)           3957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell127        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_2\/q       macrocell127   1250   1250  2151715  RISE       1
\Display2:BUART:rx_state_0\/main_4  macrocell124   2707   3957  2159200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell124        0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_2\/q
Path End       : \Display2:BUART:rx_load_fifo\/main_4
Capture Clock  : \Display2:BUART:rx_load_fifo\/clock_0
Path slack     : 2159200p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3957
-------------------------------------   ---- 
End-of-path arrival time (ps)           3957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell127        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_2\/q         macrocell127   1250   1250  2151715  RISE       1
\Display2:BUART:rx_load_fifo\/main_4  macrocell125   2707   3957  2159200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_load_fifo\/clock_0                      macrocell125        0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_2\/q
Path End       : \Display2:BUART:rx_state_3\/main_4
Capture Clock  : \Display2:BUART:rx_state_3\/clock_0
Path slack     : 2159200p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3957
-------------------------------------   ---- 
End-of-path arrival time (ps)           3957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell127        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_2\/q       macrocell127   1250   1250  2151715  RISE       1
\Display2:BUART:rx_state_3\/main_4  macrocell126   2707   3957  2159200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_3\/clock_0                        macrocell126        0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_2\/q
Path End       : \Display2:BUART:rx_status_3\/main_4
Capture Clock  : \Display2:BUART:rx_status_3\/clock_0
Path slack     : 2159200p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3957
-------------------------------------   ---- 
End-of-path arrival time (ps)           3957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell127        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_2\/q        macrocell127   1250   1250  2151715  RISE       1
\Display2:BUART:rx_status_3\/main_4  macrocell132   2707   3957  2159200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_status_3\/clock_0                       macrocell132        0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_3\/q
Path End       : \Display2:BUART:rx_state_2\/main_3
Capture Clock  : \Display2:BUART:rx_state_2\/clock_0
Path slack     : 2159376p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3781
-------------------------------------   ---- 
End-of-path arrival time (ps)           3781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_3\/clock_0                        macrocell126        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_3\/q       macrocell126   1250   1250  2151902  RISE       1
\Display2:BUART:rx_state_2\/main_3  macrocell127   2531   3781  2159376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell127        0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_3\/q
Path End       : \Display2:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \Display2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159376p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3781
-------------------------------------   ---- 
End-of-path arrival time (ps)           3781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_3\/clock_0                        macrocell126        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_3\/q               macrocell126   1250   1250  2151902  RISE       1
\Display2:BUART:rx_state_stop1_reg\/main_2  macrocell129   2531   3781  2159376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_stop1_reg\/clock_0                macrocell129        0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_0\/q
Path End       : \Display1:BUART:rx_state_0\/main_1
Capture Clock  : \Display1:BUART:rx_state_0\/clock_0
Path slack     : 2159377p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3780
-------------------------------------   ---- 
End-of-path arrival time (ps)           3780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell108        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_0\/q       macrocell108   1250   1250  2151937  RISE       1
\Display1:BUART:rx_state_0\/main_1  macrocell108   2530   3780  2159377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell108        0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_0\/q
Path End       : \Display1:BUART:rx_state_3\/main_1
Capture Clock  : \Display1:BUART:rx_state_3\/clock_0
Path slack     : 2159377p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3780
-------------------------------------   ---- 
End-of-path arrival time (ps)           3780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell108        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_0\/q       macrocell108   1250   1250  2151937  RISE       1
\Display1:BUART:rx_state_3\/main_1  macrocell110   2530   3780  2159377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_3\/clock_0                        macrocell110        0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_0\/q
Path End       : \Display1:BUART:rx_status_3\/main_1
Capture Clock  : \Display1:BUART:rx_status_3\/clock_0
Path slack     : 2159377p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3780
-------------------------------------   ---- 
End-of-path arrival time (ps)           3780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell108        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_0\/q        macrocell108   1250   1250  2151937  RISE       1
\Display1:BUART:rx_status_3\/main_1  macrocell116   2530   3780  2159377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_status_3\/clock_0                       macrocell116        0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_3\/q
Path End       : \Display2:BUART:rx_state_0\/main_3
Capture Clock  : \Display2:BUART:rx_state_0\/clock_0
Path slack     : 2159379p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_3\/clock_0                        macrocell126        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_3\/q       macrocell126   1250   1250  2151902  RISE       1
\Display2:BUART:rx_state_0\/main_3  macrocell124   2528   3778  2159379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell124        0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_3\/q
Path End       : \Display2:BUART:rx_load_fifo\/main_3
Capture Clock  : \Display2:BUART:rx_load_fifo\/clock_0
Path slack     : 2159379p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_3\/clock_0                        macrocell126        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_3\/q         macrocell126   1250   1250  2151902  RISE       1
\Display2:BUART:rx_load_fifo\/main_3  macrocell125   2528   3778  2159379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_load_fifo\/clock_0                      macrocell125        0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_3\/q
Path End       : \Display2:BUART:rx_state_3\/main_3
Capture Clock  : \Display2:BUART:rx_state_3\/clock_0
Path slack     : 2159379p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_3\/clock_0                        macrocell126        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_3\/q       macrocell126   1250   1250  2151902  RISE       1
\Display2:BUART:rx_state_3\/main_3  macrocell126   2528   3778  2159379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_3\/clock_0                        macrocell126        0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_3\/q
Path End       : \Display2:BUART:rx_status_3\/main_3
Capture Clock  : \Display2:BUART:rx_status_3\/clock_0
Path slack     : 2159379p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_3\/clock_0                        macrocell126        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_3\/q        macrocell126   1250   1250  2151902  RISE       1
\Display2:BUART:rx_status_3\/main_3  macrocell132   2528   3778  2159379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_status_3\/clock_0                       macrocell132        0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_3\/q
Path End       : \Display1:BUART:rx_state_0\/main_3
Capture Clock  : \Display1:BUART:rx_state_0\/clock_0
Path slack     : 2159394p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3762
-------------------------------------   ---- 
End-of-path arrival time (ps)           3762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_3\/clock_0                        macrocell110        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_3\/q       macrocell110   1250   1250  2151955  RISE       1
\Display1:BUART:rx_state_0\/main_3  macrocell108   2512   3762  2159394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell108        0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_3\/q
Path End       : \Display1:BUART:rx_state_3\/main_3
Capture Clock  : \Display1:BUART:rx_state_3\/clock_0
Path slack     : 2159394p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3762
-------------------------------------   ---- 
End-of-path arrival time (ps)           3762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_3\/clock_0                        macrocell110        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_3\/q       macrocell110   1250   1250  2151955  RISE       1
\Display1:BUART:rx_state_3\/main_3  macrocell110   2512   3762  2159394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_3\/clock_0                        macrocell110        0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_3\/q
Path End       : \Display1:BUART:rx_status_3\/main_3
Capture Clock  : \Display1:BUART:rx_status_3\/clock_0
Path slack     : 2159394p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3762
-------------------------------------   ---- 
End-of-path arrival time (ps)           3762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_3\/clock_0                        macrocell110        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_3\/q        macrocell110   1250   1250  2151955  RISE       1
\Display1:BUART:rx_status_3\/main_3  macrocell116   2512   3762  2159394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_status_3\/clock_0                       macrocell116        0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_2\/q
Path End       : \Display1:BUART:rx_load_fifo\/main_4
Capture Clock  : \Display1:BUART:rx_load_fifo\/clock_0
Path slack     : 2159610p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell111        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_2\/q         macrocell111   1250   1250  2151290  RISE       1
\Display1:BUART:rx_load_fifo\/main_4  macrocell109   2297   3547  2159610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_load_fifo\/clock_0                      macrocell109        0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_2\/q
Path End       : \Display1:BUART:rx_state_2\/main_4
Capture Clock  : \Display1:BUART:rx_state_2\/clock_0
Path slack     : 2159610p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell111        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_2\/q       macrocell111   1250   1250  2151290  RISE       1
\Display1:BUART:rx_state_2\/main_4  macrocell111   2297   3547  2159610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell111        0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_2\/q
Path End       : \Display1:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \Display1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159610p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell111        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_2\/q               macrocell111   1250   1250  2151290  RISE       1
\Display1:BUART:rx_state_stop1_reg\/main_3  macrocell113   2297   3547  2159610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_stop1_reg\/clock_0                macrocell113        0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_2\/q
Path End       : \Display2:BUART:tx_state_1\/main_3
Capture Clock  : \Display2:BUART:tx_state_1\/clock_0
Path slack     : 2159612p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_2\/clock_0                        macrocell121        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_2\/q       macrocell121   1250   1250  2151289  RISE       1
\Display2:BUART:tx_state_1\/main_3  macrocell119   2295   3545  2159612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_1\/clock_0                        macrocell119        0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_2\/q
Path End       : \Display2:BUART:tx_state_2\/main_3
Capture Clock  : \Display2:BUART:tx_state_2\/clock_0
Path slack     : 2159612p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_2\/clock_0                        macrocell121        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_2\/q       macrocell121   1250   1250  2151289  RISE       1
\Display2:BUART:tx_state_2\/main_3  macrocell121   2295   3545  2159612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_2\/clock_0                        macrocell121        0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_1\/q
Path End       : \Display2:BUART:tx_state_1\/main_0
Capture Clock  : \Display2:BUART:tx_state_1\/clock_0
Path slack     : 2159617p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_1\/clock_0                        macrocell119        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_1\/q       macrocell119   1250   1250  2151294  RISE       1
\Display2:BUART:tx_state_1\/main_0  macrocell119   2290   3540  2159617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_1\/clock_0                        macrocell119        0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_1\/q
Path End       : \Display2:BUART:tx_state_2\/main_0
Capture Clock  : \Display2:BUART:tx_state_2\/clock_0
Path slack     : 2159617p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_1\/clock_0                        macrocell119        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_1\/q       macrocell119   1250   1250  2151294  RISE       1
\Display2:BUART:tx_state_2\/main_0  macrocell121   2290   3540  2159617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_2\/clock_0                        macrocell121        0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:txn\/q
Path End       : \Display1:BUART:txn\/main_0
Capture Clock  : \Display1:BUART:txn\/clock_0
Path slack     : 2159617p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:txn\/clock_0                               macrocell102        0      0  RISE       1

Data path
pin name                     model name    delay     AT    slack  edge  Fanout
---------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:txn\/q       macrocell102   1250   1250  2159617  RISE       1
\Display1:BUART:txn\/main_0  macrocell102   2290   3540  2159617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:txn\/clock_0                               macrocell102        0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Display1:BUART:tx_state_1\/main_2
Capture Clock  : \Display1:BUART:tx_state_1\/clock_0
Path slack     : 2159624p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3533
-------------------------------------   ---- 
End-of-path arrival time (ps)           3533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell11      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  2152322  RISE       1
\Display1:BUART:tx_state_1\/main_2               macrocell103     3343   3533  2159624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_1\/clock_0                        macrocell103        0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Display1:BUART:tx_state_0\/main_2
Capture Clock  : \Display1:BUART:tx_state_0\/clock_0
Path slack     : 2159624p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3533
-------------------------------------   ---- 
End-of-path arrival time (ps)           3533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell11      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  2152322  RISE       1
\Display1:BUART:tx_state_0\/main_2               macrocell104     3343   3533  2159624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_0\/clock_0                        macrocell104        0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Display1:BUART:tx_state_2\/main_2
Capture Clock  : \Display1:BUART:tx_state_2\/clock_0
Path slack     : 2159624p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3533
-------------------------------------   ---- 
End-of-path arrival time (ps)           3533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell11      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  2152322  RISE       1
\Display1:BUART:tx_state_2\/main_2               macrocell105     3343   3533  2159624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_2\/clock_0                        macrocell105        0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_last\/q
Path End       : \Display2:BUART:rx_state_2\/main_9
Capture Clock  : \Display2:BUART:rx_state_2\/clock_0
Path slack     : 2159660p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3497
-------------------------------------   ---- 
End-of-path arrival time (ps)           3497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_last\/clock_0                           macrocell133        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_last\/q          macrocell133   1250   1250  2159660  RISE       1
\Display2:BUART:rx_state_2\/main_9  macrocell127   2247   3497  2159660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell127        0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Display2:BUART:txn\/main_5
Capture Clock  : \Display2:BUART:txn\/clock_0
Path slack     : 2159730p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3426
-------------------------------------   ---- 
End-of-path arrival time (ps)           3426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell14      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell14    190    190  2159730  RISE       1
\Display2:BUART:txn\/main_5                      macrocell118     3236   3426  2159730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:txn\/clock_0                               macrocell118        0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Display2:BUART:tx_state_1\/main_4
Capture Clock  : \Display2:BUART:tx_state_1\/clock_0
Path slack     : 2160664p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2493
-------------------------------------   ---- 
End-of-path arrival time (ps)           2493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell14      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell14    190    190  2159730  RISE       1
\Display2:BUART:tx_state_1\/main_4               macrocell119     2303   2493  2160664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_1\/clock_0                        macrocell119        0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Display2:BUART:tx_state_2\/main_4
Capture Clock  : \Display2:BUART:tx_state_2\/clock_0
Path slack     : 2160664p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2493
-------------------------------------   ---- 
End-of-path arrival time (ps)           2493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell14      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell14    190    190  2159730  RISE       1
\Display2:BUART:tx_state_2\/main_4               macrocell121     2303   2493  2160664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_2\/clock_0                        macrocell121        0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Display1:BUART:tx_bitclk\/main_2
Capture Clock  : \Display1:BUART:tx_bitclk\/clock_0
Path slack     : 2160665p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2492
-------------------------------------   ---- 
End-of-path arrival time (ps)           2492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell11      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  2152322  RISE       1
\Display1:BUART:tx_bitclk\/main_2                macrocell106     2302   2492  2160665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_bitclk\/clock_0                         macrocell106        0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Display2:BUART:tx_state_1\/main_2
Capture Clock  : \Display2:BUART:tx_state_1\/clock_0
Path slack     : 2160676p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2480
-------------------------------------   ---- 
End-of-path arrival time (ps)           2480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell14      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  2152354  RISE       1
\Display2:BUART:tx_state_1\/main_2               macrocell119     2290   2480  2160676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_1\/clock_0                        macrocell119        0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Display2:BUART:tx_state_2\/main_2
Capture Clock  : \Display2:BUART:tx_state_2\/clock_0
Path slack     : 2160676p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2480
-------------------------------------   ---- 
End-of-path arrival time (ps)           2480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell14      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  2152354  RISE       1
\Display2:BUART:tx_state_2\/main_2               macrocell121     2290   2480  2160676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_2\/clock_0                        macrocell121        0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_status_3\/q
Path End       : \Display1:BUART:sRX:RxSts\/status_3
Capture Clock  : \Display1:BUART:sRX:RxSts\/clock
Path slack     : 2161305p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4861
-------------------------------------   ---- 
End-of-path arrival time (ps)           4861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_status_3\/clock_0                       macrocell116        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_status_3\/q       macrocell116   1250   1250  2161305  RISE       1
\Display1:BUART:sRX:RxSts\/status_3  statusicell8   3611   4861  2161305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxSts\/clock                           statusicell8        0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_status_3\/q
Path End       : \Display2:BUART:sRX:RxSts\/status_3
Capture Clock  : \Display2:BUART:sRX:RxSts\/clock
Path slack     : 2162045p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4122
-------------------------------------   ---- 
End-of-path arrival time (ps)           4122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_status_3\/clock_0                       macrocell132        0      0  RISE       1

Data path
pin name                             model name     delay     AT    slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_status_3\/q       macrocell132    1250   1250  2162045  RISE       1
\Display2:BUART:sRX:RxSts\/status_3  statusicell10   2872   4122  2162045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxSts\/clock                           statusicell10       0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:tx_state_2\/q
Path End       : \RF_Connection:BUART:txn\/main_4
Capture Clock  : \RF_Connection:BUART:txn\/clock_0
Path slack     : 13019038p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19119
-------------------------------------   ----- 
End-of-path arrival time (ps)           19119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_2\/clock_0                   macrocell46         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:tx_state_2\/q      macrocell46   1250   1250  13019038  RISE       1
\RF_Connection:BUART:txn_split\/main_6  macrocell1    8272   9522  13019038  RISE       1
\RF_Connection:BUART:txn_split\/q       macrocell1    3350  12872  13019038  RISE       1
\RF_Connection:BUART:txn\/main_4        macrocell43   6247  19119  13019038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:txn\/clock_0                          macrocell43         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:tx_state_1\/q
Path End       : \RF_Connection:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \RF_Connection:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13021548p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -6190
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13929
-------------------------------------   ----- 
End-of-path arrival time (ps)           13929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_1\/clock_0                   macrocell44         0      0  RISE       1

Data path
pin name                                                model name     delay     AT     slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Connection:BUART:tx_state_1\/q                      macrocell44     1250   1250  13021548  RISE       1
\RF_Connection:BUART:counter_load_not\/main_0           macrocell3      7037   8287  13021548  RISE       1
\RF_Connection:BUART:counter_load_not\/q                macrocell3      3350  11637  13021548  RISE       1
\RF_Connection:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2292  13929  13021548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sTX:sCLOCK:TxBitClkGen\/clock         datapathcell2       0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:tx_state_2\/q
Path End       : \RF_Connection:BUART:txn\/main_2
Capture Clock  : \RF_Connection:BUART:txn\/clock_0
Path slack     : 13022711p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15445
-------------------------------------   ----- 
End-of-path arrival time (ps)           15445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_2\/clock_0                   macrocell46         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:tx_state_2\/q  macrocell46   1250   1250  13019038  RISE       1
\RF_Connection:BUART:txn\/main_2    macrocell43  14195  15445  13022711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:txn\/clock_0                          macrocell43         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_state_1\/q
Path End       : \RF_Connection:BUART:sRX:RxBitCounter\/load
Capture Clock  : \RF_Connection:BUART:sRX:RxBitCounter\/clock
Path slack     : 13023944p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -5360
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12362
-------------------------------------   ----- 
End-of-path arrival time (ps)           12362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_1\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_state_1\/q            macrocell51   1250   1250  13023944  RISE       1
\RF_Connection:BUART:rx_counter_load\/main_0  macrocell6    5451   6701  13023944  RISE       1
\RF_Connection:BUART:rx_counter_load\/q       macrocell6    3350  10051  13023944  RISE       1
\RF_Connection:BUART:sRX:RxBitCounter\/load   count7cell    2312  12362  13023944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \RF_Connection:BUART:rx_status_2\/main_0
Capture Clock  : \RF_Connection:BUART:rx_status_2\/clock_0
Path slack     : 13024298p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13858
-------------------------------------   ----- 
End-of-path arrival time (ps)           13858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT     slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell1   1210   1210  13024298  RISE       1
\RF_Connection:BUART:rx_status_2\/main_0             macrocell60   12648  13858  13024298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_status_2\/clock_0                  macrocell60         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \RF_Connection:BUART:rx_parity_error_pre\/main_0
Capture Clock  : \RF_Connection:BUART:rx_parity_error_pre\/clock_0
Path slack     : 13024298p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13858
-------------------------------------   ----- 
End-of-path arrival time (ps)           13858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT     slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell1   1210   1210  13024298  RISE       1
\RF_Connection:BUART:rx_parity_error_pre\/main_0     macrocell63   12648  13858  13024298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_parity_error_pre\/clock_0          macrocell63         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:tx_state_2\/q
Path End       : \RF_Connection:BUART:tx_state_1\/main_5
Capture Clock  : \RF_Connection:BUART:tx_state_1\/clock_0
Path slack     : 13024610p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13547
-------------------------------------   ----- 
End-of-path arrival time (ps)           13547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_2\/clock_0                   macrocell46         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:tx_state_2\/q       macrocell46   1250   1250  13019038  RISE       1
\RF_Connection:BUART:tx_state_1\/main_5  macrocell44  12297  13547  13024610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_1\/clock_0                   macrocell44         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:tx_state_2\/q
Path End       : \RF_Connection:BUART:tx_mark\/main_5
Capture Clock  : \RF_Connection:BUART:tx_mark\/clock_0
Path slack     : 13024610p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13547
-------------------------------------   ----- 
End-of-path arrival time (ps)           13547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_2\/clock_0                   macrocell46         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:tx_state_2\/q    macrocell46   1250   1250  13019038  RISE       1
\RF_Connection:BUART:tx_mark\/main_5  macrocell49  12297  13547  13024610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_mark\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:tx_state_2\/q
Path End       : \RF_Connection:BUART:sTX:TxSts\/status_0
Capture Clock  : \RF_Connection:BUART:sTX:TxSts\/clock
Path slack     : 13024732p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                     -500
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16434
-------------------------------------   ----- 
End-of-path arrival time (ps)           16434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_2\/clock_0                   macrocell46         0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\RF_Connection:BUART:tx_state_2\/q        macrocell46    1250   1250  13019038  RISE       1
\RF_Connection:BUART:tx_status_0\/main_4  macrocell4     9523  10773  13024732  RISE       1
\RF_Connection:BUART:tx_status_0\/q       macrocell4     3350  14123  13024732  RISE       1
\RF_Connection:BUART:sTX:TxSts\/status_0  statusicell1   2312  16434  13024732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sTX:TxSts\/clock                      statusicell1        0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \RF_Connection:BUART:rx_markspace_pre\/main_0
Capture Clock  : \RF_Connection:BUART:rx_markspace_pre\/clock_0
Path slack     : 13025219p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12938
-------------------------------------   ----- 
End-of-path arrival time (ps)           12938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT     slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell1   1210   1210  13024298  RISE       1
\RF_Connection:BUART:rx_markspace_pre\/main_0        macrocell62   11728  12938  13025219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_markspace_pre\/clock_0             macrocell62         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \RF_Connection:BUART:rx_parity_bit\/main_0
Capture Clock  : \RF_Connection:BUART:rx_parity_bit\/clock_0
Path slack     : 13025219p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12938
-------------------------------------   ----- 
End-of-path arrival time (ps)           12938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT     slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell1   1210   1210  13024298  RISE       1
\RF_Connection:BUART:rx_parity_bit\/main_0           macrocell65   11728  12938  13025219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_parity_bit\/clock_0                macrocell65         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_1\/q
Path End       : \Printer:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Printer:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13025428p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -6190
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10048
-------------------------------------   ----- 
End-of-path arrival time (ps)           10048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_1\/clock_0                         macrocell67         0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_1\/q                      macrocell67     1250   1250  13025428  RISE       1
\Printer:BUART:counter_load_not\/main_0           macrocell11     3140   4390  13025428  RISE       1
\Printer:BUART:counter_load_not\/q                macrocell11     3350   7740  13025428  RISE       1
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2309  10048  13025428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell5       0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_0\/q
Path End       : \Printer:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Printer:BUART:sRX:RxBitCounter\/clock
Path slack     : 13025470p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -5360
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10837
-------------------------------------   ----- 
End-of-path arrival time (ps)           10837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell72         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_0\/q            macrocell72   1250   1250  13025470  RISE       1
\Printer:BUART:rx_counter_load\/main_1  macrocell14   3924   5174  13025470  RISE       1
\Printer:BUART:rx_counter_load\/q       macrocell14   3350   8524  13025470  RISE       1
\Printer:BUART:sRX:RxBitCounter\/load   count7cell    2313  10837  13025470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \RF_Connection:BUART:rx_load_fifo\/main_1
Capture Clock  : \RF_Connection:BUART:rx_load_fifo\/clock_0
Path slack     : 13026362p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11794
-------------------------------------   ----- 
End-of-path arrival time (ps)           11794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT     slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell1   1210   1210  13024415  RISE       1
\RF_Connection:BUART:rx_load_fifo\/main_1            macrocell53   10584  11794  13026362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_load_fifo\/clock_0                 macrocell53         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \RF_Connection:BUART:rx_state_2\/main_2
Capture Clock  : \RF_Connection:BUART:rx_state_2\/clock_0
Path slack     : 13026362p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11794
-------------------------------------   ----- 
End-of-path arrival time (ps)           11794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT     slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell1   1210   1210  13024415  RISE       1
\RF_Connection:BUART:rx_state_2\/main_2              macrocell55   10584  11794  13026362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_2\/clock_0                   macrocell55         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \RF_Connection:BUART:sRX:RxSts\/status_4
Capture Clock  : \RF_Connection:BUART:sRX:RxSts\/clock
Path slack     : 13026874p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                     -500
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14293
-------------------------------------   ----- 
End-of-path arrival time (ps)           14293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sRX:RxShifter:u0\/clock               datapathcell3       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  13026874  RISE       1
\RF_Connection:BUART:rx_status_4\/main_1                 macrocell8      3674   7254  13026874  RISE       1
\RF_Connection:BUART:rx_status_4\/q                      macrocell8      3350  10604  13026874  RISE       1
\RF_Connection:BUART:sRX:RxSts\/status_4                 statusicell2    3689  14293  13026874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sRX:RxSts\/clock                      statusicell2        0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \RF_Connection:BUART:rx_load_fifo\/main_0
Capture Clock  : \RF_Connection:BUART:rx_load_fifo\/clock_0
Path slack     : 13027085p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11071
-------------------------------------   ----- 
End-of-path arrival time (ps)           11071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT     slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell1   1210   1210  13024298  RISE       1
\RF_Connection:BUART:rx_load_fifo\/main_0            macrocell53    9861  11071  13027085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_load_fifo\/clock_0                 macrocell53         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \RF_Connection:BUART:rx_state_2\/main_1
Capture Clock  : \RF_Connection:BUART:rx_state_2\/clock_0
Path slack     : 13027085p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11071
-------------------------------------   ----- 
End-of-path arrival time (ps)           11071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT     slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell1   1210   1210  13024298  RISE       1
\RF_Connection:BUART:rx_state_2\/main_1              macrocell55    9861  11071  13027085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_2\/clock_0                   macrocell55         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:tx_state_2\/q
Path End       : \RF_Connection:BUART:tx_state_0\/main_6
Capture Clock  : \RF_Connection:BUART:tx_state_0\/clock_0
Path slack     : 13027384p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10773
-------------------------------------   ----- 
End-of-path arrival time (ps)           10773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_2\/clock_0                   macrocell46         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:tx_state_2\/q       macrocell46   1250   1250  13019038  RISE       1
\RF_Connection:BUART:tx_state_0\/main_6  macrocell45   9523  10773  13027384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_0\/clock_0                   macrocell45         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:tx_bitclk\/q
Path End       : \RF_Connection:BUART:txn\/main_3
Capture Clock  : \RF_Connection:BUART:txn\/clock_0
Path slack     : 13027773p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10384
-------------------------------------   ----- 
End-of-path arrival time (ps)           10384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_bitclk\/clock_0                    macrocell47         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:tx_bitclk\/q  macrocell47   1250   1250  13020615  RISE       1
\RF_Connection:BUART:txn\/main_3   macrocell43   9134  10384  13027773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:txn\/clock_0                          macrocell43         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \RF_Connection:BUART:rx_markspace_pre\/main_1
Capture Clock  : \RF_Connection:BUART:rx_markspace_pre\/clock_0
Path slack     : 13027976p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10181
-------------------------------------   ----- 
End-of-path arrival time (ps)           10181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT     slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell1   1210   1210  13024415  RISE       1
\RF_Connection:BUART:rx_markspace_pre\/main_1        macrocell62    8971  10181  13027976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_markspace_pre\/clock_0             macrocell62         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \RF_Connection:BUART:rx_parity_bit\/main_1
Capture Clock  : \RF_Connection:BUART:rx_parity_bit\/clock_0
Path slack     : 13027976p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10181
-------------------------------------   ----- 
End-of-path arrival time (ps)           10181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT     slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell1   1210   1210  13024415  RISE       1
\RF_Connection:BUART:rx_parity_bit\/main_1           macrocell65    8971  10181  13027976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_parity_bit\/clock_0                macrocell65         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \Printer:BUART:sRX:RxSts\/status_4
Capture Clock  : \Printer:BUART:sRX:RxSts\/clock
Path slack     : 13028285p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                         -500
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12882
-------------------------------------   ----- 
End-of-path arrival time (ps)           12882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxShifter:u0\/clock                     datapathcell6       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  13028285  RISE       1
\Printer:BUART:rx_status_4\/main_1                 macrocell16     2314   5894  13028285  RISE       1
\Printer:BUART:rx_status_4\/q                      macrocell16     3350   9244  13028285  RISE       1
\Printer:BUART:sRX:RxSts\/status_4                 statusicell4    3638  12882  13028285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxSts\/clock                            statusicell4        0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Printer:BUART:sTX:TxSts\/status_0
Capture Clock  : \Printer:BUART:sTX:TxSts\/clock
Path slack     : 13028364p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                         -500
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12802
-------------------------------------   ----- 
End-of-path arrival time (ps)           12802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:TxShifter:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  13028364  RISE       1
\Printer:BUART:tx_status_0\/main_3                 macrocell12     2935   6515  13028364  RISE       1
\Printer:BUART:tx_status_0\/q                      macrocell12     3350   9865  13028364  RISE       1
\Printer:BUART:sTX:TxSts\/status_0                 statusicell3    2937  12802  13028364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:TxSts\/clock                            statusicell3        0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_state_0\/q
Path End       : \RF_Connection:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \RF_Connection:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13028436p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -6010
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7221
-------------------------------------   ---- 
End-of-path arrival time (ps)           7221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_0\/clock_0                   macrocell52         0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_state_0\/q                macrocell52     1250   1250  13025926  RISE       1
\RF_Connection:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   5971   7221  13028436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sRX:RxShifter:u0\/clock               datapathcell3       0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_1\/q
Path End       : \Printer:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \Printer:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13029206p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -6010
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6451
-------------------------------------   ---- 
End-of-path arrival time (ps)           6451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_1\/clock_0                         macrocell67         0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_1\/q                macrocell67     1250   1250  13025428  RISE       1
\Printer:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   5201   6451  13029206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:TxShifter:u0\/clock                     datapathcell4       0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \RF_Connection:BUART:rx_status_2\/main_1
Capture Clock  : \RF_Connection:BUART:rx_status_2\/clock_0
Path slack     : 13029309p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8847
-------------------------------------   ---- 
End-of-path arrival time (ps)           8847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT     slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell1   1210   1210  13024415  RISE       1
\RF_Connection:BUART:rx_status_2\/main_1             macrocell60    7637   8847  13029309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_status_2\/clock_0                  macrocell60         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \RF_Connection:BUART:rx_parity_error_pre\/main_1
Capture Clock  : \RF_Connection:BUART:rx_parity_error_pre\/clock_0
Path slack     : 13029309p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8847
-------------------------------------   ---- 
End-of-path arrival time (ps)           8847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT     slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell1   1210   1210  13024415  RISE       1
\RF_Connection:BUART:rx_parity_error_pre\/main_1     macrocell63    7637   8847  13029309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_parity_error_pre\/clock_0          macrocell63         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:txn\/q
Path End       : \RF_Connection:BUART:tx_parity_bit\/main_2
Capture Clock  : \RF_Connection:BUART:tx_parity_bit\/clock_0
Path slack     : 13029435p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8722
-------------------------------------   ---- 
End-of-path arrival time (ps)           8722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:txn\/clock_0                          macrocell43         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:txn\/q                 macrocell43   1250   1250  13020755  RISE       1
\RF_Connection:BUART:tx_parity_bit\/main_2  macrocell50   7472   8722  13029435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_parity_bit\/clock_0                macrocell50         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_0\/q
Path End       : \Printer:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \Printer:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13029501p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -6010
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6156
-------------------------------------   ---- 
End-of-path arrival time (ps)           6156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell72         0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_0\/q                macrocell72     1250   1250  13025470  RISE       1
\Printer:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   4906   6156  13029501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxShifter:u0\/clock                     datapathcell6       0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:tx_state_1\/q
Path End       : \RF_Connection:BUART:txn\/main_1
Capture Clock  : \RF_Connection:BUART:txn\/clock_0
Path slack     : 13029505p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8652
-------------------------------------   ---- 
End-of-path arrival time (ps)           8652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_1\/clock_0                   macrocell44         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:tx_state_1\/q  macrocell44   1250   1250  13021548  RISE       1
\RF_Connection:BUART:txn\/main_1    macrocell43   7402   8652  13029505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:txn\/clock_0                          macrocell43         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:tx_bitclk\/q
Path End       : \RF_Connection:BUART:tx_state_1\/main_7
Capture Clock  : \RF_Connection:BUART:tx_state_1\/clock_0
Path slack     : 13029509p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8647
-------------------------------------   ---- 
End-of-path arrival time (ps)           8647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_bitclk\/clock_0                    macrocell47         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:tx_bitclk\/q        macrocell47   1250   1250  13020615  RISE       1
\RF_Connection:BUART:tx_state_1\/main_7  macrocell44   7397   8647  13029509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_1\/clock_0                   macrocell44         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:tx_bitclk\/q
Path End       : \RF_Connection:BUART:tx_mark\/main_7
Capture Clock  : \RF_Connection:BUART:tx_mark\/clock_0
Path slack     : 13029509p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8647
-------------------------------------   ---- 
End-of-path arrival time (ps)           8647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_bitclk\/clock_0                    macrocell47         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:tx_bitclk\/q     macrocell47   1250   1250  13020615  RISE       1
\RF_Connection:BUART:tx_mark\/main_7  macrocell49   7397   8647  13029509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_mark\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:tx_bitclk\/q
Path End       : \RF_Connection:BUART:tx_state_0\/main_8
Capture Clock  : \RF_Connection:BUART:tx_state_0\/clock_0
Path slack     : 13029522p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8635
-------------------------------------   ---- 
End-of-path arrival time (ps)           8635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_bitclk\/clock_0                    macrocell47         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:tx_bitclk\/q        macrocell47   1250   1250  13020615  RISE       1
\RF_Connection:BUART:tx_state_0\/main_8  macrocell45   7385   8635  13029522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_0\/clock_0                   macrocell45         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:tx_state_0\/q
Path End       : \RF_Connection:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \RF_Connection:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13029581p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -6010
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6076
-------------------------------------   ---- 
End-of-path arrival time (ps)           6076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_0\/clock_0                   macrocell45         0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Connection:BUART:tx_state_0\/q                macrocell45     1250   1250  13022165  RISE       1
\RF_Connection:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   4826   6076  13029581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sTX:TxShifter:u0\/clock               datapathcell1       0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_state_0\/q
Path End       : \RF_Connection:BUART:rx_status_2\/main_3
Capture Clock  : \RF_Connection:BUART:rx_status_2\/clock_0
Path slack     : 13029614p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8543
-------------------------------------   ---- 
End-of-path arrival time (ps)           8543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_0\/clock_0                   macrocell52         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_state_0\/q        macrocell52   1250   1250  13025926  RISE       1
\RF_Connection:BUART:rx_status_2\/main_3  macrocell60   7293   8543  13029614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_status_2\/clock_0                  macrocell60         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_state_0\/q
Path End       : \RF_Connection:BUART:rx_parity_error_pre\/main_3
Capture Clock  : \RF_Connection:BUART:rx_parity_error_pre\/clock_0
Path slack     : 13029614p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8543
-------------------------------------   ---- 
End-of-path arrival time (ps)           8543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_0\/clock_0                   macrocell52         0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_state_0\/q                macrocell52   1250   1250  13025926  RISE       1
\RF_Connection:BUART:rx_parity_error_pre\/main_3  macrocell63   7293   8543  13029614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_parity_error_pre\/clock_0          macrocell63         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:tx_state_1\/q
Path End       : \RF_Connection:BUART:tx_state_2\/main_2
Capture Clock  : \RF_Connection:BUART:tx_state_2\/clock_0
Path slack     : 13029870p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8287
-------------------------------------   ---- 
End-of-path arrival time (ps)           8287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_1\/clock_0                   macrocell44         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:tx_state_1\/q       macrocell44   1250   1250  13021548  RISE       1
\RF_Connection:BUART:tx_state_2\/main_2  macrocell46   7037   8287  13029870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_2\/clock_0                   macrocell46         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:tx_state_1\/q
Path End       : \RF_Connection:BUART:tx_bitclk\/main_0
Capture Clock  : \RF_Connection:BUART:tx_bitclk\/clock_0
Path slack     : 13029870p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8287
-------------------------------------   ---- 
End-of-path arrival time (ps)           8287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_1\/clock_0                   macrocell44         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:tx_state_1\/q      macrocell44   1250   1250  13021548  RISE       1
\RF_Connection:BUART:tx_bitclk\/main_0  macrocell47   7037   8287  13029870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_bitclk\/clock_0                    macrocell47         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Printer:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \Printer:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030158p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -6010
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5499
-------------------------------------   ---- 
End-of-path arrival time (ps)           5499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  13025939  RISE       1
\Printer:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell4   5309   5499  13030158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:TxShifter:u0\/clock                     datapathcell4       0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \RF_Connection:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \RF_Connection:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030253p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -6010
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5403
-------------------------------------   ---- 
End-of-path arrival time (ps)           5403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sTX:sCLOCK:TxBitClkGen\/clock         datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13027031  RISE       1
\RF_Connection:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   5213   5403  13030253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sTX:TxShifter:u0\/clock               datapathcell1       0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_bitclk_enable\/q
Path End       : \RF_Connection:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \RF_Connection:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13030268p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -6010
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5389
-------------------------------------   ---- 
End-of-path arrival time (ps)           5389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_bitclk_enable\/clock_0             macrocell56         0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_bitclk_enable\/q          macrocell56     1250   1250  13030268  RISE       1
\RF_Connection:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   4139   5389  13030268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sRX:RxShifter:u0\/clock               datapathcell3       0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_state_0\/q
Path End       : \RF_Connection:BUART:rx_status_3\/main_1
Capture Clock  : \RF_Connection:BUART:rx_status_3\/clock_0
Path slack     : 13030343p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7813
-------------------------------------   ---- 
End-of-path arrival time (ps)           7813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_0\/clock_0                   macrocell52         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_state_0\/q        macrocell52   1250   1250  13025926  RISE       1
\RF_Connection:BUART:rx_status_3\/main_1  macrocell61   6563   7813  13030343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_status_3\/clock_0                  macrocell61         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_state_0\/q
Path End       : \RF_Connection:BUART:rx_markspace_pre\/main_3
Capture Clock  : \RF_Connection:BUART:rx_markspace_pre\/clock_0
Path slack     : 13030343p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7813
-------------------------------------   ---- 
End-of-path arrival time (ps)           7813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_0\/clock_0                   macrocell52         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_state_0\/q             macrocell52   1250   1250  13025926  RISE       1
\RF_Connection:BUART:rx_markspace_pre\/main_3  macrocell62   6563   7813  13030343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_markspace_pre\/clock_0             macrocell62         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_state_0\/q
Path End       : \RF_Connection:BUART:rx_parity_bit\/main_3
Capture Clock  : \RF_Connection:BUART:rx_parity_bit\/clock_0
Path slack     : 13030343p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7813
-------------------------------------   ---- 
End-of-path arrival time (ps)           7813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_0\/clock_0                   macrocell52         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_state_0\/q          macrocell52   1250   1250  13025926  RISE       1
\RF_Connection:BUART:rx_parity_bit\/main_3  macrocell65   6563   7813  13030343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_parity_bit\/clock_0                macrocell65         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_bitclk_enable\/q
Path End       : \Printer:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \Printer:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13030383p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -6010
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5274
-------------------------------------   ---- 
End-of-path arrival time (ps)           5274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_bitclk_enable\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:rx_bitclk_enable\/q          macrocell76     1250   1250  13030383  RISE       1
\Printer:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   4024   5274  13030383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxShifter:u0\/clock                     datapathcell6       0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:tx_state_1\/q
Path End       : \RF_Connection:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \RF_Connection:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030479p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -6010
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5178
-------------------------------------   ---- 
End-of-path arrival time (ps)           5178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_1\/clock_0                   macrocell44         0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Connection:BUART:tx_state_1\/q                macrocell44     1250   1250  13021548  RISE       1
\RF_Connection:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   3928   5178  13030479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sTX:TxShifter:u0\/clock               datapathcell1       0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:tx_state_0\/q
Path End       : \RF_Connection:BUART:tx_state_2\/main_3
Capture Clock  : \RF_Connection:BUART:tx_state_2\/clock_0
Path slack     : 13030487p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7670
-------------------------------------   ---- 
End-of-path arrival time (ps)           7670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_0\/clock_0                   macrocell45         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:tx_state_0\/q       macrocell45   1250   1250  13022165  RISE       1
\RF_Connection:BUART:tx_state_2\/main_3  macrocell46   6420   7670  13030487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_2\/clock_0                   macrocell46         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:tx_state_0\/q
Path End       : \RF_Connection:BUART:tx_bitclk\/main_1
Capture Clock  : \RF_Connection:BUART:tx_bitclk\/clock_0
Path slack     : 13030487p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7670
-------------------------------------   ---- 
End-of-path arrival time (ps)           7670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_0\/clock_0                   macrocell45         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:tx_state_0\/q      macrocell45   1250   1250  13022165  RISE       1
\RF_Connection:BUART:tx_bitclk\/main_1  macrocell47   6420   7670  13030487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_bitclk\/clock_0                    macrocell47         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_0\/q
Path End       : \Printer:BUART:rx_state_0\/main_1
Capture Clock  : \Printer:BUART:rx_state_0\/clock_0
Path slack     : 13030494p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7662
-------------------------------------   ---- 
End-of-path arrival time (ps)           7662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell72         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_0\/q       macrocell72   1250   1250  13025470  RISE       1
\Printer:BUART:rx_state_0\/main_1  macrocell72   6412   7662  13030494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell72         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_0\/q
Path End       : \Printer:BUART:rx_load_fifo\/main_1
Capture Clock  : \Printer:BUART:rx_load_fifo\/clock_0
Path slack     : 13030494p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7662
-------------------------------------   ---- 
End-of-path arrival time (ps)           7662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell72         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_0\/q         macrocell72   1250   1250  13025470  RISE       1
\Printer:BUART:rx_load_fifo\/main_1  macrocell73   6412   7662  13030494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_load_fifo\/clock_0                       macrocell73         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_0\/q
Path End       : \Printer:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \Printer:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13030494p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7662
-------------------------------------   ---- 
End-of-path arrival time (ps)           7662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell72         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_0\/q               macrocell72   1250   1250  13025470  RISE       1
\Printer:BUART:rx_state_stop1_reg\/main_1  macrocell77   6412   7662  13030494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_stop1_reg\/clock_0                 macrocell77         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_0\/q
Path End       : \Printer:BUART:rx_status_3\/main_1
Capture Clock  : \Printer:BUART:rx_status_3\/clock_0
Path slack     : 13030494p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7662
-------------------------------------   ---- 
End-of-path arrival time (ps)           7662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell72         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_0\/q        macrocell72   1250   1250  13025470  RISE       1
\Printer:BUART:rx_status_3\/main_1  macrocell80   6412   7662  13030494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_status_3\/clock_0                        macrocell80         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_0\/q
Path End       : \Printer:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \Printer:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030528p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -6010
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5129
-------------------------------------   ---- 
End-of-path arrival time (ps)           5129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_0\/clock_0                         macrocell68         0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_0\/q                macrocell68     1250   1250  13025773  RISE       1
\Printer:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   3879   5129  13030528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:TxShifter:u0\/clock                     datapathcell4       0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \RF_Connection:BUART:tx_state_2\/main_0
Capture Clock  : \RF_Connection:BUART:tx_state_2\/clock_0
Path slack     : 13030603p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7554
-------------------------------------   ---- 
End-of-path arrival time (ps)           7554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT     slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell1   1210   1210  13024298  RISE       1
\RF_Connection:BUART:tx_state_2\/main_0              macrocell46    6344   7554  13030603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_2\/clock_0                   macrocell46         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_state_2\/q
Path End       : \RF_Connection:BUART:rx_state_0\/main_5
Capture Clock  : \RF_Connection:BUART:rx_state_0\/clock_0
Path slack     : 13030631p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7526
-------------------------------------   ---- 
End-of-path arrival time (ps)           7526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_2\/clock_0                   macrocell55         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_state_2\/q       macrocell55   1250   1250  13024672  RISE       1
\RF_Connection:BUART:rx_state_0\/main_5  macrocell52   6276   7526  13030631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_0\/clock_0                   macrocell52         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_state_2\/q
Path End       : \RF_Connection:BUART:rx_state_3\/main_4
Capture Clock  : \RF_Connection:BUART:rx_state_3\/clock_0
Path slack     : 13030631p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7526
-------------------------------------   ---- 
End-of-path arrival time (ps)           7526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_2\/clock_0                   macrocell55         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_state_2\/q       macrocell55   1250   1250  13024672  RISE       1
\RF_Connection:BUART:rx_state_3\/main_4  macrocell54   6276   7526  13030631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_3\/clock_0                   macrocell54         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \RF_Connection:BUART:tx_state_2\/main_1
Capture Clock  : \RF_Connection:BUART:tx_state_2\/clock_0
Path slack     : 13030632p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7525
-------------------------------------   ---- 
End-of-path arrival time (ps)           7525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT     slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell1   1210   1210  13024415  RISE       1
\RF_Connection:BUART:tx_state_2\/main_1              macrocell46    6315   7525  13030632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_2\/clock_0                   macrocell46         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_state_1\/q
Path End       : \RF_Connection:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \RF_Connection:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13030863p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -6010
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4793
-------------------------------------   ---- 
End-of-path arrival time (ps)           4793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_1\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_state_1\/q                macrocell51     1250   1250  13023944  RISE       1
\RF_Connection:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   3543   4793  13030863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sRX:RxShifter:u0\/clock               datapathcell3       0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_state_1\/q
Path End       : \RF_Connection:BUART:rx_state_0\/main_0
Capture Clock  : \RF_Connection:BUART:rx_state_0\/clock_0
Path slack     : 13030871p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7286
-------------------------------------   ---- 
End-of-path arrival time (ps)           7286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_1\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_state_1\/q       macrocell51   1250   1250  13023944  RISE       1
\RF_Connection:BUART:rx_state_0\/main_0  macrocell52   6036   7286  13030871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_0\/clock_0                   macrocell52         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_state_1\/q
Path End       : \RF_Connection:BUART:rx_state_3\/main_0
Capture Clock  : \RF_Connection:BUART:rx_state_3\/clock_0
Path slack     : 13030871p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7286
-------------------------------------   ---- 
End-of-path arrival time (ps)           7286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_1\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_state_1\/q       macrocell51   1250   1250  13023944  RISE       1
\RF_Connection:BUART:rx_state_3\/main_0  macrocell54   6036   7286  13030871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_3\/clock_0                   macrocell54         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_ctrl_mark_last\/q
Path End       : \Printer:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \Printer:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031139p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -6010
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4518
-------------------------------------   ---- 
End-of-path arrival time (ps)           4518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_ctrl_mark_last\/clock_0                  macrocell71         0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:tx_ctrl_mark_last\/q         macrocell71     1250   1250  13026152  RISE       1
\Printer:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6   3268   4518  13031139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxShifter:u0\/clock                     datapathcell6       0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:tx_state_2\/q
Path End       : \RF_Connection:BUART:tx_parity_bit\/main_5
Capture Clock  : \RF_Connection:BUART:tx_parity_bit\/clock_0
Path slack     : 13031170p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6986
-------------------------------------   ---- 
End-of-path arrival time (ps)           6986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_2\/clock_0                   macrocell46         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:tx_state_2\/q          macrocell46   1250   1250  13019038  RISE       1
\RF_Connection:BUART:tx_parity_bit\/main_5  macrocell50   5736   6986  13031170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_parity_bit\/clock_0                macrocell50         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_bitclk_enable\/q
Path End       : \RF_Connection:BUART:rx_state_0\/main_2
Capture Clock  : \RF_Connection:BUART:rx_state_0\/clock_0
Path slack     : 13031289p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6868
-------------------------------------   ---- 
End-of-path arrival time (ps)           6868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_bitclk_enable\/clock_0             macrocell56         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_bitclk_enable\/q  macrocell56   1250   1250  13030268  RISE       1
\RF_Connection:BUART:rx_state_0\/main_2   macrocell52   5618   6868  13031289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_0\/clock_0                   macrocell52         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_bitclk_enable\/q
Path End       : \RF_Connection:BUART:rx_state_3\/main_2
Capture Clock  : \RF_Connection:BUART:rx_state_3\/clock_0
Path slack     : 13031289p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6868
-------------------------------------   ---- 
End-of-path arrival time (ps)           6868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_bitclk_enable\/clock_0             macrocell56         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_bitclk_enable\/q  macrocell56   1250   1250  13030268  RISE       1
\RF_Connection:BUART:rx_state_3\/main_2   macrocell54   5618   6868  13031289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_3\/clock_0                   macrocell54         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_bitclk_enable\/q
Path End       : \RF_Connection:BUART:rx_status_2\/main_4
Capture Clock  : \RF_Connection:BUART:rx_status_2\/clock_0
Path slack     : 13031313p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6844
-------------------------------------   ---- 
End-of-path arrival time (ps)           6844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_bitclk_enable\/clock_0             macrocell56         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_bitclk_enable\/q  macrocell56   1250   1250  13030268  RISE       1
\RF_Connection:BUART:rx_status_2\/main_4  macrocell60   5594   6844  13031313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_status_2\/clock_0                  macrocell60         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_bitclk_enable\/q
Path End       : \RF_Connection:BUART:rx_parity_error_pre\/main_4
Capture Clock  : \RF_Connection:BUART:rx_parity_error_pre\/clock_0
Path slack     : 13031313p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6844
-------------------------------------   ---- 
End-of-path arrival time (ps)           6844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_bitclk_enable\/clock_0             macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_bitclk_enable\/q          macrocell56   1250   1250  13030268  RISE       1
\RF_Connection:BUART:rx_parity_error_pre\/main_4  macrocell63   5594   6844  13031313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_parity_error_pre\/clock_0          macrocell63         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_state_2\/q
Path End       : \RF_Connection:BUART:rx_status_2\/main_6
Capture Clock  : \RF_Connection:BUART:rx_status_2\/clock_0
Path slack     : 13031435p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6722
-------------------------------------   ---- 
End-of-path arrival time (ps)           6722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_2\/clock_0                   macrocell55         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_state_2\/q        macrocell55   1250   1250  13024672  RISE       1
\RF_Connection:BUART:rx_status_2\/main_6  macrocell60   5472   6722  13031435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_status_2\/clock_0                  macrocell60         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_state_2\/q
Path End       : \RF_Connection:BUART:rx_parity_error_pre\/main_7
Capture Clock  : \RF_Connection:BUART:rx_parity_error_pre\/clock_0
Path slack     : 13031435p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6722
-------------------------------------   ---- 
End-of-path arrival time (ps)           6722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_2\/clock_0                   macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_state_2\/q                macrocell55   1250   1250  13024672  RISE       1
\RF_Connection:BUART:rx_parity_error_pre\/main_7  macrocell63   5472   6722  13031435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_parity_error_pre\/clock_0          macrocell63         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_state_1\/q
Path End       : \RF_Connection:BUART:rx_load_fifo\/main_2
Capture Clock  : \RF_Connection:BUART:rx_load_fifo\/clock_0
Path slack     : 13031456p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6701
-------------------------------------   ---- 
End-of-path arrival time (ps)           6701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_1\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_state_1\/q         macrocell51   1250   1250  13023944  RISE       1
\RF_Connection:BUART:rx_load_fifo\/main_2  macrocell53   5451   6701  13031456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_load_fifo\/clock_0                 macrocell53         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_state_1\/q
Path End       : \RF_Connection:BUART:rx_state_2\/main_3
Capture Clock  : \RF_Connection:BUART:rx_state_2\/clock_0
Path slack     : 13031456p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6701
-------------------------------------   ---- 
End-of-path arrival time (ps)           6701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_1\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_state_1\/q       macrocell51   1250   1250  13023944  RISE       1
\RF_Connection:BUART:rx_state_2\/main_3  macrocell55   5451   6701  13031456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_2\/clock_0                   macrocell55         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_state_1\/q
Path End       : \RF_Connection:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \RF_Connection:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13031456p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6701
-------------------------------------   ---- 
End-of-path arrival time (ps)           6701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_1\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_state_1\/q               macrocell51   1250   1250  13023944  RISE       1
\RF_Connection:BUART:rx_state_stop1_reg\/main_0  macrocell57   5451   6701  13031456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_stop1_reg\/clock_0           macrocell57         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \Printer:BUART:txn\/main_3
Capture Clock  : \Printer:BUART:txn\/clock_0
Path slack     : 13031494p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6663
-------------------------------------   ---- 
End-of-path arrival time (ps)           6663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:TxShifter:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   4370   4370  13031494  RISE       1
\Printer:BUART:txn\/main_3                macrocell66     2293   6663  13031494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:txn\/clock_0                                macrocell66         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \RF_Connection:BUART:tx_state_0\/main_7
Capture Clock  : \RF_Connection:BUART:tx_state_0\/clock_0
Path slack     : 13031496p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6660
-------------------------------------   ---- 
End-of-path arrival time (ps)           6660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sTX:sCLOCK:TxBitClkGen\/clock         datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13022445  RISE       1
\RF_Connection:BUART:tx_state_0\/main_7               macrocell45     6470   6660  13031496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_0\/clock_0                   macrocell45         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:tx_state_1\/q
Path End       : \RF_Connection:BUART:tx_parity_bit\/main_3
Capture Clock  : \RF_Connection:BUART:tx_parity_bit\/clock_0
Path slack     : 13031531p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6626
-------------------------------------   ---- 
End-of-path arrival time (ps)           6626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_1\/clock_0                   macrocell44         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:tx_state_1\/q          macrocell44   1250   1250  13021548  RISE       1
\RF_Connection:BUART:tx_parity_bit\/main_3  macrocell50   5376   6626  13031531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_parity_bit\/clock_0                macrocell50         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Printer:BUART:tx_state_0\/main_3
Capture Clock  : \Printer:BUART:tx_state_0\/clock_0
Path slack     : 13031642p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6515
-------------------------------------   ---- 
End-of-path arrival time (ps)           6515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:TxShifter:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  13028364  RISE       1
\Printer:BUART:tx_state_0\/main_3                  macrocell68     2935   6515  13031642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_0\/clock_0                         macrocell68         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_1\/q
Path End       : \Printer:BUART:txn\/main_1
Capture Clock  : \Printer:BUART:txn\/clock_0
Path slack     : 13031717p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6440
-------------------------------------   ---- 
End-of-path arrival time (ps)           6440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_1\/clock_0                         macrocell67         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_1\/q  macrocell67   1250   1250  13025428  RISE       1
\Printer:BUART:txn\/main_1    macrocell66   5190   6440  13031717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:txn\/clock_0                                macrocell66         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_1\/q
Path End       : \Printer:BUART:tx_bitclk\/main_0
Capture Clock  : \Printer:BUART:tx_bitclk\/clock_0
Path slack     : 13031717p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6440
-------------------------------------   ---- 
End-of-path arrival time (ps)           6440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_1\/clock_0                         macrocell67         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_1\/q      macrocell67   1250   1250  13025428  RISE       1
\Printer:BUART:tx_bitclk\/main_0  macrocell70   5190   6440  13031717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_bitclk\/clock_0                          macrocell70         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_bitclk\/q
Path End       : \Printer:BUART:tx_state_0\/main_5
Capture Clock  : \Printer:BUART:tx_state_0\/clock_0
Path slack     : 13031960p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6197
-------------------------------------   ---- 
End-of-path arrival time (ps)           6197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_bitclk\/clock_0                          macrocell70         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_bitclk\/q        macrocell70   1250   1250  13031960  RISE       1
\Printer:BUART:tx_state_0\/main_5  macrocell68   4947   6197  13031960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_0\/clock_0                         macrocell68         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_state_3\/q
Path End       : \RF_Connection:BUART:rx_status_2\/main_5
Capture Clock  : \RF_Connection:BUART:rx_status_2\/clock_0
Path slack     : 13032100p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6057
-------------------------------------   ---- 
End-of-path arrival time (ps)           6057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_3\/clock_0                   macrocell54         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_state_3\/q        macrocell54   1250   1250  13026303  RISE       1
\RF_Connection:BUART:rx_status_2\/main_5  macrocell60   4807   6057  13032100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_status_2\/clock_0                  macrocell60         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_state_3\/q
Path End       : \RF_Connection:BUART:rx_parity_error_pre\/main_6
Capture Clock  : \RF_Connection:BUART:rx_parity_error_pre\/clock_0
Path slack     : 13032100p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6057
-------------------------------------   ---- 
End-of-path arrival time (ps)           6057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_3\/clock_0                   macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_state_3\/q                macrocell54   1250   1250  13026303  RISE       1
\RF_Connection:BUART:rx_parity_error_pre\/main_6  macrocell63   4807   6057  13032100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_parity_error_pre\/clock_0          macrocell63         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:tx_state_0\/q
Path End       : \RF_Connection:BUART:tx_parity_bit\/main_4
Capture Clock  : \RF_Connection:BUART:tx_parity_bit\/clock_0
Path slack     : 13032148p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6009
-------------------------------------   ---- 
End-of-path arrival time (ps)           6009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_0\/clock_0                   macrocell45         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:tx_state_0\/q          macrocell45   1250   1250  13022165  RISE       1
\RF_Connection:BUART:tx_parity_bit\/main_4  macrocell50   4759   6009  13032148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_parity_bit\/clock_0                macrocell50         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_state_2\/q
Path End       : \RF_Connection:BUART:rx_load_fifo\/main_6
Capture Clock  : \RF_Connection:BUART:rx_load_fifo\/clock_0
Path slack     : 13032184p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5972
-------------------------------------   ---- 
End-of-path arrival time (ps)           5972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_2\/clock_0                   macrocell55         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_state_2\/q         macrocell55   1250   1250  13024672  RISE       1
\RF_Connection:BUART:rx_load_fifo\/main_6  macrocell53   4722   5972  13032184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_load_fifo\/clock_0                 macrocell53         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_state_2\/q
Path End       : \RF_Connection:BUART:rx_state_2\/main_7
Capture Clock  : \RF_Connection:BUART:rx_state_2\/clock_0
Path slack     : 13032184p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5972
-------------------------------------   ---- 
End-of-path arrival time (ps)           5972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_2\/clock_0                   macrocell55         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_state_2\/q       macrocell55   1250   1250  13024672  RISE       1
\RF_Connection:BUART:rx_state_2\/main_7  macrocell55   4722   5972  13032184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_2\/clock_0                   macrocell55         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_state_2\/q
Path End       : \RF_Connection:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \RF_Connection:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032184p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5972
-------------------------------------   ---- 
End-of-path arrival time (ps)           5972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_2\/clock_0                   macrocell55         0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_state_2\/q               macrocell55   1250   1250  13024672  RISE       1
\RF_Connection:BUART:rx_state_stop1_reg\/main_3  macrocell57   4722   5972  13032184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_stop1_reg\/clock_0           macrocell57         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_bitclk_enable\/q
Path End       : \RF_Connection:BUART:rx_status_3\/main_2
Capture Clock  : \RF_Connection:BUART:rx_status_3\/clock_0
Path slack     : 13032207p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5950
-------------------------------------   ---- 
End-of-path arrival time (ps)           5950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_bitclk_enable\/clock_0             macrocell56         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_bitclk_enable\/q  macrocell56   1250   1250  13030268  RISE       1
\RF_Connection:BUART:rx_status_3\/main_2  macrocell61   4700   5950  13032207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_status_3\/clock_0                  macrocell61         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_bitclk_enable\/q
Path End       : \RF_Connection:BUART:rx_markspace_pre\/main_4
Capture Clock  : \RF_Connection:BUART:rx_markspace_pre\/clock_0
Path slack     : 13032207p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5950
-------------------------------------   ---- 
End-of-path arrival time (ps)           5950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_bitclk_enable\/clock_0             macrocell56         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_bitclk_enable\/q       macrocell56   1250   1250  13030268  RISE       1
\RF_Connection:BUART:rx_markspace_pre\/main_4  macrocell62   4700   5950  13032207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_markspace_pre\/clock_0             macrocell62         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_bitclk_enable\/q
Path End       : \RF_Connection:BUART:rx_parity_bit\/main_4
Capture Clock  : \RF_Connection:BUART:rx_parity_bit\/clock_0
Path slack     : 13032207p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5950
-------------------------------------   ---- 
End-of-path arrival time (ps)           5950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_bitclk_enable\/clock_0             macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_bitclk_enable\/q    macrocell56   1250   1250  13030268  RISE       1
\RF_Connection:BUART:rx_parity_bit\/main_4  macrocell65   4700   5950  13032207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_parity_bit\/clock_0                macrocell65         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \RF_Connection:BUART:tx_state_0\/main_5
Capture Clock  : \RF_Connection:BUART:tx_state_0\/clock_0
Path slack     : 13032274p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5883
-------------------------------------   ---- 
End-of-path arrival time (ps)           5883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sTX:TxShifter:u0\/clock               datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  13029622  RISE       1
\RF_Connection:BUART:tx_state_0\/main_5                  macrocell45     2303   5883  13032274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_0\/clock_0                   macrocell45         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \RF_Connection:BUART:tx_parity_bit\/main_1
Capture Clock  : \RF_Connection:BUART:tx_parity_bit\/clock_0
Path slack     : 13032292p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5865
-------------------------------------   ---- 
End-of-path arrival time (ps)           5865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT     slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell1   1210   1210  13024415  RISE       1
\RF_Connection:BUART:tx_parity_bit\/main_1           macrocell50    4655   5865  13032292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_parity_bit\/clock_0                macrocell50         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_bitclk_enable\/q
Path End       : \Printer:BUART:rx_state_3\/main_2
Capture Clock  : \Printer:BUART:rx_state_3\/clock_0
Path slack     : 13032301p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5855
-------------------------------------   ---- 
End-of-path arrival time (ps)           5855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_bitclk_enable\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_bitclk_enable\/q  macrocell76   1250   1250  13030383  RISE       1
\Printer:BUART:rx_state_3\/main_2   macrocell74   4605   5855  13032301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_3\/clock_0                         macrocell74         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_bitclk_enable\/q
Path End       : \Printer:BUART:rx_state_2\/main_2
Capture Clock  : \Printer:BUART:rx_state_2\/clock_0
Path slack     : 13032301p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5855
-------------------------------------   ---- 
End-of-path arrival time (ps)           5855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_bitclk_enable\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_bitclk_enable\/q  macrocell76   1250   1250  13030383  RISE       1
\Printer:BUART:rx_state_2\/main_2   macrocell75   4605   5855  13032301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell75         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_state_2\/q
Path End       : \RF_Connection:BUART:rx_status_3\/main_5
Capture Clock  : \RF_Connection:BUART:rx_status_3\/clock_0
Path slack     : 13032362p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5795
-------------------------------------   ---- 
End-of-path arrival time (ps)           5795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_2\/clock_0                   macrocell55         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_state_2\/q        macrocell55   1250   1250  13024672  RISE       1
\RF_Connection:BUART:rx_status_3\/main_5  macrocell61   4545   5795  13032362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_status_3\/clock_0                  macrocell61         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_state_2\/q
Path End       : \RF_Connection:BUART:rx_markspace_pre\/main_7
Capture Clock  : \RF_Connection:BUART:rx_markspace_pre\/clock_0
Path slack     : 13032362p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5795
-------------------------------------   ---- 
End-of-path arrival time (ps)           5795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_2\/clock_0                   macrocell55         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_state_2\/q             macrocell55   1250   1250  13024672  RISE       1
\RF_Connection:BUART:rx_markspace_pre\/main_7  macrocell62   4545   5795  13032362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_markspace_pre\/clock_0             macrocell62         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_state_2\/q
Path End       : \RF_Connection:BUART:rx_parity_bit\/main_7
Capture Clock  : \RF_Connection:BUART:rx_parity_bit\/clock_0
Path slack     : 13032362p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5795
-------------------------------------   ---- 
End-of-path arrival time (ps)           5795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_2\/clock_0                   macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_state_2\/q          macrocell55   1250   1250  13024672  RISE       1
\RF_Connection:BUART:rx_parity_bit\/main_7  macrocell65   4545   5795  13032362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_parity_bit\/clock_0                macrocell65         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_state_0\/q
Path End       : \RF_Connection:BUART:rx_state_0\/main_1
Capture Clock  : \RF_Connection:BUART:rx_state_0\/clock_0
Path slack     : 13032435p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5721
-------------------------------------   ---- 
End-of-path arrival time (ps)           5721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_0\/clock_0                   macrocell52         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_state_0\/q       macrocell52   1250   1250  13025926  RISE       1
\RF_Connection:BUART:rx_state_0\/main_1  macrocell52   4471   5721  13032435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_0\/clock_0                   macrocell52         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_state_0\/q
Path End       : \RF_Connection:BUART:rx_state_3\/main_1
Capture Clock  : \RF_Connection:BUART:rx_state_3\/clock_0
Path slack     : 13032435p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5721
-------------------------------------   ---- 
End-of-path arrival time (ps)           5721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_0\/clock_0                   macrocell52         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_state_0\/q       macrocell52   1250   1250  13025926  RISE       1
\RF_Connection:BUART:rx_state_3\/main_1  macrocell54   4471   5721  13032435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_3\/clock_0                   macrocell54         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \RF_Connection:BUART:tx_state_1\/main_6
Capture Clock  : \RF_Connection:BUART:tx_state_1\/clock_0
Path slack     : 13032439p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5718
-------------------------------------   ---- 
End-of-path arrival time (ps)           5718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sTX:sCLOCK:TxBitClkGen\/clock         datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13022445  RISE       1
\RF_Connection:BUART:tx_state_1\/main_6               macrocell44     5528   5718  13032439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_1\/clock_0                   macrocell44         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \RF_Connection:BUART:tx_mark\/main_6
Capture Clock  : \RF_Connection:BUART:tx_mark\/clock_0
Path slack     : 13032439p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5718
-------------------------------------   ---- 
End-of-path arrival time (ps)           5718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sTX:sCLOCK:TxBitClkGen\/clock         datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13022445  RISE       1
\RF_Connection:BUART:tx_mark\/main_6                  macrocell49     5528   5718  13032439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_mark\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:tx_state_1\/q
Path End       : \RF_Connection:BUART:tx_state_1\/main_2
Capture Clock  : \RF_Connection:BUART:tx_state_1\/clock_0
Path slack     : 13032443p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5714
-------------------------------------   ---- 
End-of-path arrival time (ps)           5714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_1\/clock_0                   macrocell44         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:tx_state_1\/q       macrocell44   1250   1250  13021548  RISE       1
\RF_Connection:BUART:tx_state_1\/main_2  macrocell44   4464   5714  13032443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_1\/clock_0                   macrocell44         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:tx_state_1\/q
Path End       : \RF_Connection:BUART:tx_mark\/main_3
Capture Clock  : \RF_Connection:BUART:tx_mark\/clock_0
Path slack     : 13032443p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5714
-------------------------------------   ---- 
End-of-path arrival time (ps)           5714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_1\/clock_0                   macrocell44         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:tx_state_1\/q    macrocell44   1250   1250  13021548  RISE       1
\RF_Connection:BUART:tx_mark\/main_3  macrocell49   4464   5714  13032443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_mark\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_bitclk\/q
Path End       : \Printer:BUART:tx_state_1\/main_5
Capture Clock  : \Printer:BUART:tx_state_1\/clock_0
Path slack     : 13032552p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5605
-------------------------------------   ---- 
End-of-path arrival time (ps)           5605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_bitclk\/clock_0                          macrocell70         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_bitclk\/q        macrocell70   1250   1250  13031960  RISE       1
\Printer:BUART:tx_state_1\/main_5  macrocell67   4355   5605  13032552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_1\/clock_0                         macrocell67         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_bitclk\/q
Path End       : \Printer:BUART:tx_state_2\/main_5
Capture Clock  : \Printer:BUART:tx_state_2\/clock_0
Path slack     : 13032552p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5605
-------------------------------------   ---- 
End-of-path arrival time (ps)           5605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_bitclk\/clock_0                          macrocell70         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_bitclk\/q        macrocell70   1250   1250  13031960  RISE       1
\Printer:BUART:tx_state_2\/main_5  macrocell69   4355   5605  13032552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_2\/clock_0                         macrocell69         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:tx_mark\/q
Path End       : \RF_Connection:BUART:tx_mark\/main_9
Capture Clock  : \RF_Connection:BUART:tx_mark\/clock_0
Path slack     : 13032698p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5458
-------------------------------------   ---- 
End-of-path arrival time (ps)           5458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_mark\/clock_0                      macrocell49         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:tx_mark\/q       macrocell49   1250   1250  13023656  RISE       1
\RF_Connection:BUART:tx_mark\/main_9  macrocell49   4208   5458  13032698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_mark\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13032741p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5415
-------------------------------------   ---- 
End-of-path arrival time (ps)           5415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell58         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q       macrocell58   1250   1250  13025708  RISE       1
MODIN1_1/main_3  macrocell58   4165   5415  13032741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_load_fifo\/q
Path End       : \RF_Connection:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \RF_Connection:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13032750p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3130
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5787
-------------------------------------   ---- 
End-of-path arrival time (ps)           5787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_load_fifo\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_load_fifo\/q            macrocell53     1250   1250  13029058  RISE       1
\RF_Connection:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   4537   5787  13032750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sRX:RxShifter:u0\/clock               datapathcell3       0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \RF_Connection:BUART:tx_state_1\/main_4
Capture Clock  : \RF_Connection:BUART:tx_state_1\/clock_0
Path slack     : 13032762p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5395
-------------------------------------   ---- 
End-of-path arrival time (ps)           5395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sTX:sCLOCK:TxBitClkGen\/clock         datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13027031  RISE       1
\RF_Connection:BUART:tx_state_1\/main_4               macrocell44     5205   5395  13032762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_1\/clock_0                   macrocell44         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \RF_Connection:BUART:tx_state_0\/main_4
Capture Clock  : \RF_Connection:BUART:tx_state_0\/clock_0
Path slack     : 13032776p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5380
-------------------------------------   ---- 
End-of-path arrival time (ps)           5380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sTX:sCLOCK:TxBitClkGen\/clock         datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13027031  RISE       1
\RF_Connection:BUART:tx_state_0\/main_4               macrocell45     5190   5380  13032776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_0\/clock_0                   macrocell45         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:tx_bitclk\/q
Path End       : \RF_Connection:BUART:tx_parity_bit\/main_6
Capture Clock  : \RF_Connection:BUART:tx_parity_bit\/clock_0
Path slack     : 13032957p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5200
-------------------------------------   ---- 
End-of-path arrival time (ps)           5200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_bitclk\/clock_0                    macrocell47         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:tx_bitclk\/q           macrocell47   1250   1250  13020615  RISE       1
\RF_Connection:BUART:tx_parity_bit\/main_6  macrocell50   3950   5200  13032957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_parity_bit\/clock_0                macrocell50         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_0\/q
Path End       : \Printer:BUART:rx_state_3\/main_1
Capture Clock  : \Printer:BUART:rx_state_3\/clock_0
Path slack     : 13032982p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5174
-------------------------------------   ---- 
End-of-path arrival time (ps)           5174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell72         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_0\/q       macrocell72   1250   1250  13025470  RISE       1
\Printer:BUART:rx_state_3\/main_1  macrocell74   3924   5174  13032982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_3\/clock_0                         macrocell74         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_0\/q
Path End       : \Printer:BUART:rx_state_2\/main_1
Capture Clock  : \Printer:BUART:rx_state_2\/clock_0
Path slack     : 13032982p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5174
-------------------------------------   ---- 
End-of-path arrival time (ps)           5174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell72         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_0\/q       macrocell72   1250   1250  13025470  RISE       1
\Printer:BUART:rx_state_2\/main_1  macrocell75   3924   5174  13032982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell75         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:tx_state_1\/q
Path End       : \RF_Connection:BUART:tx_state_0\/main_2
Capture Clock  : \RF_Connection:BUART:tx_state_0\/clock_0
Path slack     : 13032986p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5171
-------------------------------------   ---- 
End-of-path arrival time (ps)           5171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_1\/clock_0                   macrocell44         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:tx_state_1\/q       macrocell44   1250   1250  13021548  RISE       1
\RF_Connection:BUART:tx_state_0\/main_2  macrocell45   3921   5171  13032986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_0\/clock_0                   macrocell45         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13033014p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5143
-------------------------------------   ---- 
End-of-path arrival time (ps)           5143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033014  RISE       1
MODIN1_1/main_2                                 macrocell58   3203   5143  13033014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13033014p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5143
-------------------------------------   ---- 
End-of-path arrival time (ps)           5143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033014  RISE       1
MODIN1_0/main_2                                 macrocell59   3203   5143  13033014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell59         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_state_3\/q
Path End       : \RF_Connection:BUART:rx_status_3\/main_4
Capture Clock  : \RF_Connection:BUART:rx_status_3\/clock_0
Path slack     : 13033025p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5132
-------------------------------------   ---- 
End-of-path arrival time (ps)           5132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_3\/clock_0                   macrocell54         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_state_3\/q        macrocell54   1250   1250  13026303  RISE       1
\RF_Connection:BUART:rx_status_3\/main_4  macrocell61   3882   5132  13033025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_status_3\/clock_0                  macrocell61         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_state_3\/q
Path End       : \RF_Connection:BUART:rx_markspace_pre\/main_6
Capture Clock  : \RF_Connection:BUART:rx_markspace_pre\/clock_0
Path slack     : 13033025p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5132
-------------------------------------   ---- 
End-of-path arrival time (ps)           5132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_3\/clock_0                   macrocell54         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_state_3\/q             macrocell54   1250   1250  13026303  RISE       1
\RF_Connection:BUART:rx_markspace_pre\/main_6  macrocell62   3882   5132  13033025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_markspace_pre\/clock_0             macrocell62         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_state_3\/q
Path End       : \RF_Connection:BUART:rx_parity_bit\/main_6
Capture Clock  : \RF_Connection:BUART:rx_parity_bit\/clock_0
Path slack     : 13033025p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5132
-------------------------------------   ---- 
End-of-path arrival time (ps)           5132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_3\/clock_0                   macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_state_3\/q          macrocell54   1250   1250  13026303  RISE       1
\RF_Connection:BUART:rx_parity_bit\/main_6  macrocell65   3882   5132  13033025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_parity_bit\/clock_0                macrocell65         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13033025p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5131
-------------------------------------   ---- 
End-of-path arrival time (ps)           5131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033025  RISE       1
MODIN1_1/main_1                                 macrocell58   3191   5131  13033025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13033025p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5131
-------------------------------------   ---- 
End-of-path arrival time (ps)           5131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033025  RISE       1
MODIN1_0/main_1                                 macrocell59   3191   5131  13033025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell59         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_0\/q
Path End       : \Printer:BUART:txn\/main_2
Capture Clock  : \Printer:BUART:txn\/clock_0
Path slack     : 13033031p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5126
-------------------------------------   ---- 
End-of-path arrival time (ps)           5126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_0\/clock_0                         macrocell68         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_0\/q  macrocell68   1250   1250  13025773  RISE       1
\Printer:BUART:txn\/main_2    macrocell66   3876   5126  13033031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:txn\/clock_0                                macrocell66         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_0\/q
Path End       : \Printer:BUART:tx_bitclk\/main_1
Capture Clock  : \Printer:BUART:tx_bitclk\/clock_0
Path slack     : 13033031p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5126
-------------------------------------   ---- 
End-of-path arrival time (ps)           5126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_0\/clock_0                         macrocell68         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_0\/q      macrocell68   1250   1250  13025773  RISE       1
\Printer:BUART:tx_bitclk\/main_1  macrocell70   3876   5126  13033031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_bitclk\/clock_0                          macrocell70         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \RF_Connection:BUART:tx_parity_bit\/main_0
Capture Clock  : \RF_Connection:BUART:tx_parity_bit\/clock_0
Path slack     : 13033059p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5098
-------------------------------------   ---- 
End-of-path arrival time (ps)           5098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT     slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell1   1210   1210  13024298  RISE       1
\RF_Connection:BUART:tx_parity_bit\/main_0           macrocell50    3888   5098  13033059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_parity_bit\/clock_0                macrocell50         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:txn\/q
Path End       : \RF_Connection:BUART:txn\/main_0
Capture Clock  : \RF_Connection:BUART:txn\/clock_0
Path slack     : 13033110p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5047
-------------------------------------   ---- 
End-of-path arrival time (ps)           5047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:txn\/clock_0                          macrocell43         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:txn\/q       macrocell43   1250   1250  13020755  RISE       1
\RF_Connection:BUART:txn\/main_0  macrocell43   3797   5047  13033110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:txn\/clock_0                          macrocell43         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_1\/q
Path End       : \Printer:BUART:tx_state_0\/main_0
Capture Clock  : \Printer:BUART:tx_state_0\/clock_0
Path slack     : 13033204p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4952
-------------------------------------   ---- 
End-of-path arrival time (ps)           4952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_1\/clock_0                         macrocell67         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_1\/q       macrocell67   1250   1250  13025428  RISE       1
\Printer:BUART:tx_state_0\/main_0  macrocell68   3702   4952  13033204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_0\/clock_0                         macrocell68         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_2\/q
Path End       : \Printer:BUART:txn\/main_4
Capture Clock  : \Printer:BUART:txn\/clock_0
Path slack     : 13033219p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4938
-------------------------------------   ---- 
End-of-path arrival time (ps)           4938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_2\/clock_0                         macrocell69         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_2\/q  macrocell69   1250   1250  13025787  RISE       1
\Printer:BUART:txn\/main_4    macrocell66   3688   4938  13033219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:txn\/clock_0                                macrocell66         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_2\/q
Path End       : \Printer:BUART:tx_bitclk\/main_3
Capture Clock  : \Printer:BUART:tx_bitclk\/clock_0
Path slack     : 13033219p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4938
-------------------------------------   ---- 
End-of-path arrival time (ps)           4938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_2\/clock_0                         macrocell69         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_2\/q      macrocell69   1250   1250  13025787  RISE       1
\Printer:BUART:tx_bitclk\/main_3  macrocell70   3688   4938  13033219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_bitclk\/clock_0                          macrocell70         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_status_3\/q
Path End       : \Printer:BUART:sRX:RxSts\/status_3
Capture Clock  : \Printer:BUART:sRX:RxSts\/clock
Path slack     : 13033244p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                         -500
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7923
-------------------------------------   ---- 
End-of-path arrival time (ps)           7923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_status_3\/clock_0                        macrocell80         0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Printer:BUART:rx_status_3\/q       macrocell80    1250   1250  13033244  RISE       1
\Printer:BUART:sRX:RxSts\/status_3  statusicell4   6673   7923  13033244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxSts\/clock                            statusicell4        0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_1
Path End       : \Printer:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \Printer:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033272p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4885
-------------------------------------   ---- 
End-of-path arrival time (ps)           4885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033272  RISE       1
\Printer:BUART:rx_bitclk_enable\/main_1   macrocell76   2945   4885  13033272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_bitclk_enable\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_1/main_1
Capture Clock  : MODIN5_1/clock_0
Path slack     : 13033272p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4885
-------------------------------------   ---- 
End-of-path arrival time (ps)           4885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033272  RISE       1
MODIN5_1/main_1                           macrocell78   2945   4885  13033272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell78         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_0/main_1
Capture Clock  : MODIN5_0/clock_0
Path slack     : 13033272p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4885
-------------------------------------   ---- 
End-of-path arrival time (ps)           4885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033272  RISE       1
MODIN5_0/main_1                           macrocell79   2945   4885  13033272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell79         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_0
Path End       : \Printer:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \Printer:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033281p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4876
-------------------------------------   ---- 
End-of-path arrival time (ps)           4876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13033281  RISE       1
\Printer:BUART:rx_bitclk_enable\/main_2   macrocell76   2936   4876  13033281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_bitclk_enable\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_2
Path End       : \Printer:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \Printer:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033282p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4874
-------------------------------------   ---- 
End-of-path arrival time (ps)           4874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033282  RISE       1
\Printer:BUART:rx_bitclk_enable\/main_0   macrocell76   2934   4874  13033282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_bitclk_enable\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_1/main_0
Capture Clock  : MODIN5_1/clock_0
Path slack     : 13033282p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4874
-------------------------------------   ---- 
End-of-path arrival time (ps)           4874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033282  RISE       1
MODIN5_1/main_0                           macrocell78   2934   4874  13033282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell78         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_0/main_0
Capture Clock  : MODIN5_0/clock_0
Path slack     : 13033282p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4874
-------------------------------------   ---- 
End-of-path arrival time (ps)           4874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033282  RISE       1
MODIN5_0/main_0                           macrocell79   2934   4874  13033282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell79         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_bitclk_enable\/q
Path End       : \Printer:BUART:rx_state_0\/main_2
Capture Clock  : \Printer:BUART:rx_state_0\/clock_0
Path slack     : 13033312p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4845
-------------------------------------   ---- 
End-of-path arrival time (ps)           4845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_bitclk_enable\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_bitclk_enable\/q  macrocell76   1250   1250  13030383  RISE       1
\Printer:BUART:rx_state_0\/main_2   macrocell72   3595   4845  13033312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell72         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_bitclk_enable\/q
Path End       : \Printer:BUART:rx_load_fifo\/main_2
Capture Clock  : \Printer:BUART:rx_load_fifo\/clock_0
Path slack     : 13033312p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4845
-------------------------------------   ---- 
End-of-path arrival time (ps)           4845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_bitclk_enable\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_bitclk_enable\/q   macrocell76   1250   1250  13030383  RISE       1
\Printer:BUART:rx_load_fifo\/main_2  macrocell73   3595   4845  13033312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_load_fifo\/clock_0                       macrocell73         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_bitclk_enable\/q
Path End       : \Printer:BUART:rx_status_3\/main_2
Capture Clock  : \Printer:BUART:rx_status_3\/clock_0
Path slack     : 13033312p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4845
-------------------------------------   ---- 
End-of-path arrival time (ps)           4845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_bitclk_enable\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_bitclk_enable\/q  macrocell76   1250   1250  13030383  RISE       1
\Printer:BUART:rx_status_3\/main_2  macrocell80   3595   4845  13033312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_status_3\/clock_0                        macrocell80         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:tx_state_0\/q
Path End       : \RF_Connection:BUART:tx_state_1\/main_3
Capture Clock  : \RF_Connection:BUART:tx_state_1\/clock_0
Path slack     : 13033327p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4829
-------------------------------------   ---- 
End-of-path arrival time (ps)           4829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_0\/clock_0                   macrocell45         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:tx_state_0\/q       macrocell45   1250   1250  13022165  RISE       1
\RF_Connection:BUART:tx_state_1\/main_3  macrocell44   3579   4829  13033327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_1\/clock_0                   macrocell44         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:tx_state_0\/q
Path End       : \RF_Connection:BUART:tx_mark\/main_4
Capture Clock  : \RF_Connection:BUART:tx_mark\/clock_0
Path slack     : 13033327p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4829
-------------------------------------   ---- 
End-of-path arrival time (ps)           4829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_0\/clock_0                   macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:tx_state_0\/q    macrocell45   1250   1250  13022165  RISE       1
\RF_Connection:BUART:tx_mark\/main_4  macrocell49   3579   4829  13033327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_mark\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:tx_state_0\/q
Path End       : \RF_Connection:BUART:tx_state_0\/main_3
Capture Clock  : \RF_Connection:BUART:tx_state_0\/clock_0
Path slack     : 13033331p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4826
-------------------------------------   ---- 
End-of-path arrival time (ps)           4826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_0\/clock_0                   macrocell45         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:tx_state_0\/q       macrocell45   1250   1250  13022165  RISE       1
\RF_Connection:BUART:tx_state_0\/main_3  macrocell45   3576   4826  13033331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_0\/clock_0                   macrocell45         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_state_1\/q
Path End       : \RF_Connection:BUART:rx_status_3\/main_0
Capture Clock  : \RF_Connection:BUART:rx_status_3\/clock_0
Path slack     : 13033343p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4813
-------------------------------------   ---- 
End-of-path arrival time (ps)           4813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_1\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_state_1\/q        macrocell51   1250   1250  13023944  RISE       1
\RF_Connection:BUART:rx_status_3\/main_0  macrocell61   3563   4813  13033343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_status_3\/clock_0                  macrocell61         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_state_1\/q
Path End       : \RF_Connection:BUART:rx_markspace_pre\/main_2
Capture Clock  : \RF_Connection:BUART:rx_markspace_pre\/clock_0
Path slack     : 13033343p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4813
-------------------------------------   ---- 
End-of-path arrival time (ps)           4813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_1\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_state_1\/q             macrocell51   1250   1250  13023944  RISE       1
\RF_Connection:BUART:rx_markspace_pre\/main_2  macrocell62   3563   4813  13033343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_markspace_pre\/clock_0             macrocell62         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_state_1\/q
Path End       : \RF_Connection:BUART:rx_parity_bit\/main_2
Capture Clock  : \RF_Connection:BUART:rx_parity_bit\/clock_0
Path slack     : 13033343p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4813
-------------------------------------   ---- 
End-of-path arrival time (ps)           4813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_1\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_state_1\/q          macrocell51   1250   1250  13023944  RISE       1
\RF_Connection:BUART:rx_parity_bit\/main_2  macrocell65   3563   4813  13033343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_parity_bit\/clock_0                macrocell65         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sRX:RxBitCounter\/count_6
Path End       : \RF_Connection:BUART:rx_load_fifo\/main_7
Capture Clock  : \RF_Connection:BUART:rx_load_fifo\/clock_0
Path slack     : 13033387p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4770
-------------------------------------   ---- 
End-of-path arrival time (ps)           4770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033387  RISE       1
\RF_Connection:BUART:rx_load_fifo\/main_7       macrocell53   2830   4770  13033387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_load_fifo\/clock_0                 macrocell53         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sRX:RxBitCounter\/count_6
Path End       : \RF_Connection:BUART:rx_state_2\/main_9
Capture Clock  : \RF_Connection:BUART:rx_state_2\/clock_0
Path slack     : 13033387p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4770
-------------------------------------   ---- 
End-of-path arrival time (ps)           4770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033387  RISE       1
\RF_Connection:BUART:rx_state_2\/main_9         macrocell55   2830   4770  13033387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_2\/clock_0                   macrocell55         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_6
Path End       : \Printer:BUART:rx_state_3\/main_5
Capture Clock  : \Printer:BUART:rx_state_3\/clock_0
Path slack     : 13033394p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4762
-------------------------------------   ---- 
End-of-path arrival time (ps)           4762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033394  RISE       1
\Printer:BUART:rx_state_3\/main_5         macrocell74   2822   4762  13033394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_3\/clock_0                         macrocell74         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_6
Path End       : \Printer:BUART:rx_state_2\/main_7
Capture Clock  : \Printer:BUART:rx_state_2\/clock_0
Path slack     : 13033394p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4762
-------------------------------------   ---- 
End-of-path arrival time (ps)           4762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033394  RISE       1
\Printer:BUART:rx_state_2\/main_7         macrocell75   2822   4762  13033394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell75         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_5
Path End       : \Printer:BUART:rx_state_3\/main_6
Capture Clock  : \Printer:BUART:rx_state_3\/clock_0
Path slack     : 13033395p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4761
-------------------------------------   ---- 
End-of-path arrival time (ps)           4761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033395  RISE       1
\Printer:BUART:rx_state_3\/main_6         macrocell74   2821   4761  13033395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_3\/clock_0                         macrocell74         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_5
Path End       : \Printer:BUART:rx_state_2\/main_8
Capture Clock  : \Printer:BUART:rx_state_2\/clock_0
Path slack     : 13033395p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4761
-------------------------------------   ---- 
End-of-path arrival time (ps)           4761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033395  RISE       1
\Printer:BUART:rx_state_2\/main_8         macrocell75   2821   4761  13033395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell75         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_4
Path End       : \Printer:BUART:rx_state_3\/main_7
Capture Clock  : \Printer:BUART:rx_state_3\/clock_0
Path slack     : 13033414p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033414  RISE       1
\Printer:BUART:rx_state_3\/main_7         macrocell74   2802   4742  13033414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_3\/clock_0                         macrocell74         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_4
Path End       : \Printer:BUART:rx_state_2\/main_9
Capture Clock  : \Printer:BUART:rx_state_2\/clock_0
Path slack     : 13033414p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033414  RISE       1
\Printer:BUART:rx_state_2\/main_9         macrocell75   2802   4742  13033414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell75         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sRX:RxBitCounter\/count_6
Path End       : \RF_Connection:BUART:rx_state_0\/main_6
Capture Clock  : \RF_Connection:BUART:rx_state_0\/clock_0
Path slack     : 13033415p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033387  RISE       1
\RF_Connection:BUART:rx_state_0\/main_6         macrocell52   2802   4742  13033415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_0\/clock_0                   macrocell52         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sRX:RxBitCounter\/count_6
Path End       : \RF_Connection:BUART:rx_state_3\/main_5
Capture Clock  : \RF_Connection:BUART:rx_state_3\/clock_0
Path slack     : 13033415p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033387  RISE       1
\RF_Connection:BUART:rx_state_3\/main_5         macrocell54   2802   4742  13033415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_3\/clock_0                   macrocell54         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_4
Path End       : \Printer:BUART:rx_state_0\/main_10
Capture Clock  : \Printer:BUART:rx_state_0\/clock_0
Path slack     : 13033417p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033414  RISE       1
\Printer:BUART:rx_state_0\/main_10        macrocell72   2800   4740  13033417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell72         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_4
Path End       : \Printer:BUART:rx_load_fifo\/main_7
Capture Clock  : \Printer:BUART:rx_load_fifo\/clock_0
Path slack     : 13033417p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033414  RISE       1
\Printer:BUART:rx_load_fifo\/main_7       macrocell73   2800   4740  13033417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_load_fifo\/clock_0                       macrocell73         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_5
Path End       : \Printer:BUART:rx_state_0\/main_9
Capture Clock  : \Printer:BUART:rx_state_0\/clock_0
Path slack     : 13033431p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033395  RISE       1
\Printer:BUART:rx_state_0\/main_9         macrocell72   2786   4726  13033431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell72         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_5
Path End       : \Printer:BUART:rx_load_fifo\/main_6
Capture Clock  : \Printer:BUART:rx_load_fifo\/clock_0
Path slack     : 13033431p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033395  RISE       1
\Printer:BUART:rx_load_fifo\/main_6       macrocell73   2786   4726  13033431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_load_fifo\/clock_0                       macrocell73         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_6
Path End       : \Printer:BUART:rx_state_0\/main_8
Capture Clock  : \Printer:BUART:rx_state_0\/clock_0
Path slack     : 13033434p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033394  RISE       1
\Printer:BUART:rx_state_0\/main_8         macrocell72   2782   4722  13033434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell72         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_6
Path End       : \Printer:BUART:rx_load_fifo\/main_5
Capture Clock  : \Printer:BUART:rx_load_fifo\/clock_0
Path slack     : 13033434p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033394  RISE       1
\Printer:BUART:rx_load_fifo\/main_5       macrocell73   2782   4722  13033434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_load_fifo\/clock_0                       macrocell73         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_state_0\/q
Path End       : \RF_Connection:BUART:rx_load_fifo\/main_3
Capture Clock  : \RF_Connection:BUART:rx_load_fifo\/clock_0
Path slack     : 13033437p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4719
-------------------------------------   ---- 
End-of-path arrival time (ps)           4719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_0\/clock_0                   macrocell52         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_state_0\/q         macrocell52   1250   1250  13025926  RISE       1
\RF_Connection:BUART:rx_load_fifo\/main_3  macrocell53   3469   4719  13033437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_load_fifo\/clock_0                 macrocell53         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_state_0\/q
Path End       : \RF_Connection:BUART:rx_state_2\/main_4
Capture Clock  : \RF_Connection:BUART:rx_state_2\/clock_0
Path slack     : 13033437p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4719
-------------------------------------   ---- 
End-of-path arrival time (ps)           4719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_0\/clock_0                   macrocell52         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_state_0\/q       macrocell52   1250   1250  13025926  RISE       1
\RF_Connection:BUART:rx_state_2\/main_4  macrocell55   3469   4719  13033437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_2\/clock_0                   macrocell55         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_state_0\/q
Path End       : \RF_Connection:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \RF_Connection:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033437p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4719
-------------------------------------   ---- 
End-of-path arrival time (ps)           4719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_0\/clock_0                   macrocell52         0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_state_0\/q               macrocell52   1250   1250  13025926  RISE       1
\RF_Connection:BUART:rx_state_stop1_reg\/main_1  macrocell57   3469   4719  13033437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_stop1_reg\/clock_0           macrocell57         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sRX:RxBitCounter\/count_5
Path End       : \RF_Connection:BUART:rx_load_fifo\/main_8
Capture Clock  : \RF_Connection:BUART:rx_load_fifo\/clock_0
Path slack     : 13033567p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033567  RISE       1
\RF_Connection:BUART:rx_load_fifo\/main_8       macrocell53   2649   4589  13033567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_load_fifo\/clock_0                 macrocell53         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sRX:RxBitCounter\/count_5
Path End       : \RF_Connection:BUART:rx_state_2\/main_10
Capture Clock  : \RF_Connection:BUART:rx_state_2\/clock_0
Path slack     : 13033567p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033567  RISE       1
\RF_Connection:BUART:rx_state_2\/main_10        macrocell55   2649   4589  13033567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_2\/clock_0                   macrocell55         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sRX:RxBitCounter\/count_5
Path End       : \RF_Connection:BUART:rx_state_0\/main_7
Capture Clock  : \RF_Connection:BUART:rx_state_0\/clock_0
Path slack     : 13033579p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4577
-------------------------------------   ---- 
End-of-path arrival time (ps)           4577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033567  RISE       1
\RF_Connection:BUART:rx_state_0\/main_7         macrocell52   2637   4577  13033579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_0\/clock_0                   macrocell52         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sRX:RxBitCounter\/count_5
Path End       : \RF_Connection:BUART:rx_state_3\/main_6
Capture Clock  : \RF_Connection:BUART:rx_state_3\/clock_0
Path slack     : 13033579p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4577
-------------------------------------   ---- 
End-of-path arrival time (ps)           4577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033567  RISE       1
\RF_Connection:BUART:rx_state_3\/main_6         macrocell54   2637   4577  13033579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_3\/clock_0                   macrocell54         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sRX:RxBitCounter\/count_4
Path End       : \RF_Connection:BUART:rx_load_fifo\/main_9
Capture Clock  : \RF_Connection:BUART:rx_load_fifo\/clock_0
Path slack     : 13033592p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4565
-------------------------------------   ---- 
End-of-path arrival time (ps)           4565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033592  RISE       1
\RF_Connection:BUART:rx_load_fifo\/main_9       macrocell53   2625   4565  13033592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_load_fifo\/clock_0                 macrocell53         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sRX:RxBitCounter\/count_4
Path End       : \RF_Connection:BUART:rx_state_2\/main_11
Capture Clock  : \RF_Connection:BUART:rx_state_2\/clock_0
Path slack     : 13033592p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4565
-------------------------------------   ---- 
End-of-path arrival time (ps)           4565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033592  RISE       1
\RF_Connection:BUART:rx_state_2\/main_11        macrocell55   2625   4565  13033592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_2\/clock_0                   macrocell55         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sRX:RxBitCounter\/count_4
Path End       : \RF_Connection:BUART:rx_state_0\/main_8
Capture Clock  : \RF_Connection:BUART:rx_state_0\/clock_0
Path slack     : 13033601p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4556
-------------------------------------   ---- 
End-of-path arrival time (ps)           4556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033592  RISE       1
\RF_Connection:BUART:rx_state_0\/main_8         macrocell52   2616   4556  13033601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_0\/clock_0                   macrocell52         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sRX:RxBitCounter\/count_4
Path End       : \RF_Connection:BUART:rx_state_3\/main_7
Capture Clock  : \RF_Connection:BUART:rx_state_3\/clock_0
Path slack     : 13033601p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4556
-------------------------------------   ---- 
End-of-path arrival time (ps)           4556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033592  RISE       1
\RF_Connection:BUART:rx_state_3\/main_7         macrocell54   2616   4556  13033601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_3\/clock_0                   macrocell54         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_ctrl_mark_last\/q
Path End       : \Printer:BUART:rx_state_0\/main_0
Capture Clock  : \Printer:BUART:rx_state_0\/clock_0
Path slack     : 13033664p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4493
-------------------------------------   ---- 
End-of-path arrival time (ps)           4493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_ctrl_mark_last\/clock_0                  macrocell71         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_ctrl_mark_last\/q  macrocell71   1250   1250  13026152  RISE       1
\Printer:BUART:rx_state_0\/main_0    macrocell72   3243   4493  13033664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell72         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_ctrl_mark_last\/q
Path End       : \Printer:BUART:rx_load_fifo\/main_0
Capture Clock  : \Printer:BUART:rx_load_fifo\/clock_0
Path slack     : 13033664p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4493
-------------------------------------   ---- 
End-of-path arrival time (ps)           4493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_ctrl_mark_last\/clock_0                  macrocell71         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_ctrl_mark_last\/q  macrocell71   1250   1250  13026152  RISE       1
\Printer:BUART:rx_load_fifo\/main_0  macrocell73   3243   4493  13033664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_load_fifo\/clock_0                       macrocell73         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_ctrl_mark_last\/q
Path End       : \Printer:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \Printer:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033664p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4493
-------------------------------------   ---- 
End-of-path arrival time (ps)           4493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_ctrl_mark_last\/clock_0                  macrocell71         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_ctrl_mark_last\/q        macrocell71   1250   1250  13026152  RISE       1
\Printer:BUART:rx_state_stop1_reg\/main_0  macrocell77   3243   4493  13033664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_stop1_reg\/clock_0                 macrocell77         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_ctrl_mark_last\/q
Path End       : \Printer:BUART:rx_status_3\/main_0
Capture Clock  : \Printer:BUART:rx_status_3\/clock_0
Path slack     : 13033664p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4493
-------------------------------------   ---- 
End-of-path arrival time (ps)           4493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_ctrl_mark_last\/clock_0                  macrocell71         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_ctrl_mark_last\/q  macrocell71   1250   1250  13026152  RISE       1
\Printer:BUART:rx_status_3\/main_0   macrocell80   3243   4493  13033664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_status_3\/clock_0                        macrocell80         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_ctrl_mark_last\/q
Path End       : \Printer:BUART:rx_state_3\/main_0
Capture Clock  : \Printer:BUART:rx_state_3\/clock_0
Path slack     : 13033665p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4492
-------------------------------------   ---- 
End-of-path arrival time (ps)           4492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_ctrl_mark_last\/clock_0                  macrocell71         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_ctrl_mark_last\/q  macrocell71   1250   1250  13026152  RISE       1
\Printer:BUART:rx_state_3\/main_0    macrocell74   3242   4492  13033665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_3\/clock_0                         macrocell74         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_ctrl_mark_last\/q
Path End       : \Printer:BUART:rx_state_2\/main_0
Capture Clock  : \Printer:BUART:rx_state_2\/clock_0
Path slack     : 13033665p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4492
-------------------------------------   ---- 
End-of-path arrival time (ps)           4492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_ctrl_mark_last\/clock_0                  macrocell71         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_ctrl_mark_last\/q  macrocell71   1250   1250  13026152  RISE       1
\Printer:BUART:rx_state_2\/main_0    macrocell75   3242   4492  13033665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell75         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \Printer:BUART:rx_state_0\/main_6
Capture Clock  : \Printer:BUART:rx_state_0\/clock_0
Path slack     : 13033676p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4481
-------------------------------------   ---- 
End-of-path arrival time (ps)           4481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell78         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
MODIN5_1/q                         macrocell78   1250   1250  13028359  RISE       1
\Printer:BUART:rx_state_0\/main_6  macrocell72   3231   4481  13033676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell72         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \Printer:BUART:rx_status_3\/main_6
Capture Clock  : \Printer:BUART:rx_status_3\/clock_0
Path slack     : 13033676p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4481
-------------------------------------   ---- 
End-of-path arrival time (ps)           4481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell78         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
MODIN5_1/q                          macrocell78   1250   1250  13028359  RISE       1
\Printer:BUART:rx_status_3\/main_6  macrocell80   3231   4481  13033676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_status_3\/clock_0                        macrocell80         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_parity_bit\/q
Path End       : \RF_Connection:BUART:rx_parity_error_pre\/main_9
Capture Clock  : \RF_Connection:BUART:rx_parity_error_pre\/clock_0
Path slack     : 13033696p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4461
-------------------------------------   ---- 
End-of-path arrival time (ps)           4461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_parity_bit\/clock_0                macrocell65         0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_parity_bit\/q             macrocell65   1250   1250  13033696  RISE       1
\RF_Connection:BUART:rx_parity_error_pre\/main_9  macrocell63   3211   4461  13033696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_parity_error_pre\/clock_0          macrocell63         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \Printer:BUART:rx_state_0\/main_7
Capture Clock  : \Printer:BUART:rx_state_0\/clock_0
Path slack     : 13033699p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4458
-------------------------------------   ---- 
End-of-path arrival time (ps)           4458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell79         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
MODIN5_0/q                         macrocell79   1250   1250  13028384  RISE       1
\Printer:BUART:rx_state_0\/main_7  macrocell72   3208   4458  13033699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell72         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \Printer:BUART:rx_status_3\/main_7
Capture Clock  : \Printer:BUART:rx_status_3\/clock_0
Path slack     : 13033699p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4458
-------------------------------------   ---- 
End-of-path arrival time (ps)           4458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell79         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
MODIN5_0/q                          macrocell79   1250   1250  13028384  RISE       1
\Printer:BUART:rx_status_3\/main_7  macrocell80   3208   4458  13033699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_status_3\/clock_0                        macrocell80         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_1\/q
Path End       : \Printer:BUART:tx_state_1\/main_0
Capture Clock  : \Printer:BUART:tx_state_1\/clock_0
Path slack     : 13033767p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4390
-------------------------------------   ---- 
End-of-path arrival time (ps)           4390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_1\/clock_0                         macrocell67         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_1\/q       macrocell67   1250   1250  13025428  RISE       1
\Printer:BUART:tx_state_1\/main_0  macrocell67   3140   4390  13033767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_1\/clock_0                         macrocell67         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_1\/q
Path End       : \Printer:BUART:tx_state_2\/main_0
Capture Clock  : \Printer:BUART:tx_state_2\/clock_0
Path slack     : 13033767p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4390
-------------------------------------   ---- 
End-of-path arrival time (ps)           4390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_1\/clock_0                         macrocell67         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_1\/q       macrocell67   1250   1250  13025428  RISE       1
\Printer:BUART:tx_state_2\/main_0  macrocell69   3140   4390  13033767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_2\/clock_0                         macrocell69         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:tx_state_2\/q
Path End       : \RF_Connection:BUART:tx_state_2\/main_5
Capture Clock  : \RF_Connection:BUART:tx_state_2\/clock_0
Path slack     : 13033795p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4361
-------------------------------------   ---- 
End-of-path arrival time (ps)           4361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_2\/clock_0                   macrocell46         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:tx_state_2\/q       macrocell46   1250   1250  13019038  RISE       1
\RF_Connection:BUART:tx_state_2\/main_5  macrocell46   3111   4361  13033795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_2\/clock_0                   macrocell46         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:tx_state_2\/q
Path End       : \RF_Connection:BUART:tx_bitclk\/main_3
Capture Clock  : \RF_Connection:BUART:tx_bitclk\/clock_0
Path slack     : 13033795p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4361
-------------------------------------   ---- 
End-of-path arrival time (ps)           4361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_2\/clock_0                   macrocell46         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:tx_state_2\/q      macrocell46   1250   1250  13019038  RISE       1
\RF_Connection:BUART:tx_bitclk\/main_3  macrocell47   3111   4361  13033795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_bitclk\/clock_0                    macrocell47         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_state_3\/q
Path End       : \RF_Connection:BUART:rx_state_0\/main_4
Capture Clock  : \RF_Connection:BUART:rx_state_0\/clock_0
Path slack     : 13033804p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4353
-------------------------------------   ---- 
End-of-path arrival time (ps)           4353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_3\/clock_0                   macrocell54         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_state_3\/q       macrocell54   1250   1250  13026303  RISE       1
\RF_Connection:BUART:rx_state_0\/main_4  macrocell52   3103   4353  13033804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_0\/clock_0                   macrocell52         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_state_3\/q
Path End       : \RF_Connection:BUART:rx_state_3\/main_3
Capture Clock  : \RF_Connection:BUART:rx_state_3\/clock_0
Path slack     : 13033804p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4353
-------------------------------------   ---- 
End-of-path arrival time (ps)           4353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_3\/clock_0                   macrocell54         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_state_3\/q       macrocell54   1250   1250  13026303  RISE       1
\RF_Connection:BUART:rx_state_3\/main_3  macrocell54   3103   4353  13033804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_3\/clock_0                   macrocell54         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Printer:BUART:tx_bitclk\/main_2
Capture Clock  : \Printer:BUART:tx_bitclk\/clock_0
Path slack     : 13033806p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4351
-------------------------------------   ---- 
End-of-path arrival time (ps)           4351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  13025939  RISE       1
\Printer:BUART:tx_bitclk\/main_2                macrocell70     4161   4351  13033806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_bitclk\/clock_0                          macrocell70         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_state_3\/q
Path End       : \RF_Connection:BUART:rx_load_fifo\/main_5
Capture Clock  : \RF_Connection:BUART:rx_load_fifo\/clock_0
Path slack     : 13033815p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_3\/clock_0                   macrocell54         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_state_3\/q         macrocell54   1250   1250  13026303  RISE       1
\RF_Connection:BUART:rx_load_fifo\/main_5  macrocell53   3092   4342  13033815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_load_fifo\/clock_0                 macrocell53         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_state_3\/q
Path End       : \RF_Connection:BUART:rx_state_2\/main_6
Capture Clock  : \RF_Connection:BUART:rx_state_2\/clock_0
Path slack     : 13033815p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_3\/clock_0                   macrocell54         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_state_3\/q       macrocell54   1250   1250  13026303  RISE       1
\RF_Connection:BUART:rx_state_2\/main_6  macrocell55   3092   4342  13033815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_2\/clock_0                   macrocell55         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_state_3\/q
Path End       : \RF_Connection:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \RF_Connection:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033815p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_3\/clock_0                   macrocell54         0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_state_3\/q               macrocell54   1250   1250  13026303  RISE       1
\RF_Connection:BUART:rx_state_stop1_reg\/main_2  macrocell57   3092   4342  13033815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_stop1_reg\/clock_0           macrocell57         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \RF_Connection:BUART:tx_state_0\/main_0
Capture Clock  : \RF_Connection:BUART:tx_state_0\/clock_0
Path slack     : 13033823p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT     slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell1   1210   1210  13024298  RISE       1
\RF_Connection:BUART:tx_state_0\/main_0              macrocell45    3123   4333  13033823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_0\/clock_0                   macrocell45         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \RF_Connection:BUART:tx_state_1\/main_0
Capture Clock  : \RF_Connection:BUART:tx_state_1\/clock_0
Path slack     : 13033833p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4324
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT     slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell1   1210   1210  13024298  RISE       1
\RF_Connection:BUART:tx_state_1\/main_0              macrocell44    3114   4324  13033833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_1\/clock_0                   macrocell44         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \RF_Connection:BUART:tx_ctrl_mark_last\/main_0
Capture Clock  : \RF_Connection:BUART:tx_ctrl_mark_last\/clock_0
Path slack     : 13033833p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4324
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT     slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell1   1210   1210  13024298  RISE       1
\RF_Connection:BUART:tx_ctrl_mark_last\/main_0       macrocell48    3114   4324  13033833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_ctrl_mark_last\/clock_0            macrocell48         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \RF_Connection:BUART:tx_mark\/main_0
Capture Clock  : \RF_Connection:BUART:tx_mark\/clock_0
Path slack     : 13033833p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4324
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT     slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell1   1210   1210  13024298  RISE       1
\RF_Connection:BUART:tx_mark\/main_0                 macrocell49    3114   4324  13033833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_mark\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sRX:RxBitCounter\/count_0
Path End       : \RF_Connection:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \RF_Connection:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033904p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4253
-------------------------------------   ---- 
End-of-path arrival time (ps)           4253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13033904  RISE       1
\RF_Connection:BUART:rx_bitclk_enable\/main_2   macrocell56   2313   4253  13033904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_bitclk_enable\/clock_0             macrocell56         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sRX:RxBitCounter\/count_1
Path End       : \RF_Connection:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \RF_Connection:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033906p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4251
-------------------------------------   ---- 
End-of-path arrival time (ps)           4251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033014  RISE       1
\RF_Connection:BUART:rx_bitclk_enable\/main_1   macrocell56   2311   4251  13033906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_bitclk_enable\/clock_0             macrocell56         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sRX:RxBitCounter\/count_2
Path End       : \RF_Connection:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \RF_Connection:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033911p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4246
-------------------------------------   ---- 
End-of-path arrival time (ps)           4246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033025  RISE       1
\RF_Connection:BUART:rx_bitclk_enable\/main_0   macrocell56   2306   4246  13033911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_bitclk_enable\/clock_0             macrocell56         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_last\/q
Path End       : \RF_Connection:BUART:rx_state_2\/main_8
Capture Clock  : \RF_Connection:BUART:rx_state_2\/clock_0
Path slack     : 13033975p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4182
-------------------------------------   ---- 
End-of-path arrival time (ps)           4182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_last\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_last\/q          macrocell64   1250   1250  13033975  RISE       1
\RF_Connection:BUART:rx_state_2\/main_8  macrocell55   2932   4182  13033975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_2\/clock_0                   macrocell55         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \RF_Connection:BUART:tx_state_0\/main_1
Capture Clock  : \RF_Connection:BUART:tx_state_0\/clock_0
Path slack     : 13034013p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4144
-------------------------------------   ---- 
End-of-path arrival time (ps)           4144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT     slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell1   1210   1210  13024415  RISE       1
\RF_Connection:BUART:tx_state_0\/main_1              macrocell45    2934   4144  13034013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_0\/clock_0                   macrocell45         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \RF_Connection:BUART:tx_state_1\/main_1
Capture Clock  : \RF_Connection:BUART:tx_state_1\/clock_0
Path slack     : 13034036p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4121
-------------------------------------   ---- 
End-of-path arrival time (ps)           4121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT     slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell1   1210   1210  13024415  RISE       1
\RF_Connection:BUART:tx_state_1\/main_1              macrocell44    2911   4121  13034036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_1\/clock_0                   macrocell44         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \RF_Connection:BUART:tx_ctrl_mark_last\/main_1
Capture Clock  : \RF_Connection:BUART:tx_ctrl_mark_last\/clock_0
Path slack     : 13034036p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4121
-------------------------------------   ---- 
End-of-path arrival time (ps)           4121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT     slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell1   1210   1210  13024415  RISE       1
\RF_Connection:BUART:tx_ctrl_mark_last\/main_1       macrocell48    2911   4121  13034036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_ctrl_mark_last\/clock_0            macrocell48         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \RF_Connection:BUART:tx_mark\/main_1
Capture Clock  : \RF_Connection:BUART:tx_mark\/clock_0
Path slack     : 13034036p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4121
-------------------------------------   ---- 
End-of-path arrival time (ps)           4121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT     slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell1   1210   1210  13024415  RISE       1
\RF_Connection:BUART:tx_mark\/main_1                 macrocell49    2911   4121  13034036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_mark\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_3\/q
Path End       : \Printer:BUART:rx_state_0\/main_3
Capture Clock  : \Printer:BUART:rx_state_0\/clock_0
Path slack     : 13034096p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4061
-------------------------------------   ---- 
End-of-path arrival time (ps)           4061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_3\/clock_0                         macrocell74         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_3\/q       macrocell74   1250   1250  13026602  RISE       1
\Printer:BUART:rx_state_0\/main_3  macrocell72   2811   4061  13034096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell72         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_3\/q
Path End       : \Printer:BUART:rx_load_fifo\/main_3
Capture Clock  : \Printer:BUART:rx_load_fifo\/clock_0
Path slack     : 13034096p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4061
-------------------------------------   ---- 
End-of-path arrival time (ps)           4061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_3\/clock_0                         macrocell74         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_3\/q         macrocell74   1250   1250  13026602  RISE       1
\Printer:BUART:rx_load_fifo\/main_3  macrocell73   2811   4061  13034096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_load_fifo\/clock_0                       macrocell73         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_3\/q
Path End       : \Printer:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \Printer:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034096p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4061
-------------------------------------   ---- 
End-of-path arrival time (ps)           4061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_3\/clock_0                         macrocell74         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_3\/q               macrocell74   1250   1250  13026602  RISE       1
\Printer:BUART:rx_state_stop1_reg\/main_2  macrocell77   2811   4061  13034096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_stop1_reg\/clock_0                 macrocell77         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_3\/q
Path End       : \Printer:BUART:rx_status_3\/main_3
Capture Clock  : \Printer:BUART:rx_status_3\/clock_0
Path slack     : 13034096p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4061
-------------------------------------   ---- 
End-of-path arrival time (ps)           4061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_3\/clock_0                         macrocell74         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_3\/q        macrocell74   1250   1250  13026602  RISE       1
\Printer:BUART:rx_status_3\/main_3  macrocell80   2811   4061  13034096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_status_3\/clock_0                        macrocell80         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_2\/q
Path End       : \Printer:BUART:rx_state_3\/main_4
Capture Clock  : \Printer:BUART:rx_state_3\/clock_0
Path slack     : 13034101p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4056
-------------------------------------   ---- 
End-of-path arrival time (ps)           4056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell75         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_2\/q       macrocell75   1250   1250  13026588  RISE       1
\Printer:BUART:rx_state_3\/main_4  macrocell74   2806   4056  13034101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_3\/clock_0                         macrocell74         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_2\/q
Path End       : \Printer:BUART:rx_state_2\/main_4
Capture Clock  : \Printer:BUART:rx_state_2\/clock_0
Path slack     : 13034101p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4056
-------------------------------------   ---- 
End-of-path arrival time (ps)           4056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell75         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_2\/q       macrocell75   1250   1250  13026588  RISE       1
\Printer:BUART:rx_state_2\/main_4  macrocell75   2806   4056  13034101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell75         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_0\/q
Path End       : \Printer:BUART:tx_state_1\/main_1
Capture Clock  : \Printer:BUART:tx_state_1\/clock_0
Path slack     : 13034111p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4045
-------------------------------------   ---- 
End-of-path arrival time (ps)           4045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_0\/clock_0                         macrocell68         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_0\/q       macrocell68   1250   1250  13025773  RISE       1
\Printer:BUART:tx_state_1\/main_1  macrocell67   2795   4045  13034111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_1\/clock_0                         macrocell67         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_0\/q
Path End       : \Printer:BUART:tx_state_2\/main_1
Capture Clock  : \Printer:BUART:tx_state_2\/clock_0
Path slack     : 13034111p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4045
-------------------------------------   ---- 
End-of-path arrival time (ps)           4045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_0\/clock_0                         macrocell68         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_0\/q       macrocell68   1250   1250  13025773  RISE       1
\Printer:BUART:tx_state_2\/main_1  macrocell69   2795   4045  13034111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_2\/clock_0                         macrocell69         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_3\/q
Path End       : \Printer:BUART:rx_state_3\/main_3
Capture Clock  : \Printer:BUART:rx_state_3\/clock_0
Path slack     : 13034114p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4042
-------------------------------------   ---- 
End-of-path arrival time (ps)           4042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_3\/clock_0                         macrocell74         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_3\/q       macrocell74   1250   1250  13026602  RISE       1
\Printer:BUART:rx_state_3\/main_3  macrocell74   2792   4042  13034114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_3\/clock_0                         macrocell74         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_3\/q
Path End       : \Printer:BUART:rx_state_2\/main_3
Capture Clock  : \Printer:BUART:rx_state_2\/clock_0
Path slack     : 13034114p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4042
-------------------------------------   ---- 
End-of-path arrival time (ps)           4042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_3\/clock_0                         macrocell74         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_3\/q       macrocell74   1250   1250  13026602  RISE       1
\Printer:BUART:rx_state_2\/main_3  macrocell75   2792   4042  13034114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell75         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_0\/q
Path End       : \Printer:BUART:tx_state_0\/main_1
Capture Clock  : \Printer:BUART:tx_state_0\/clock_0
Path slack     : 13034117p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_0\/clock_0                         macrocell68         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_0\/q       macrocell68   1250   1250  13025773  RISE       1
\Printer:BUART:tx_state_0\/main_1  macrocell68   2789   4039  13034117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_0\/clock_0                         macrocell68         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_2\/q
Path End       : \Printer:BUART:rx_state_0\/main_4
Capture Clock  : \Printer:BUART:rx_state_0\/clock_0
Path slack     : 13034120p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell75         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_2\/q       macrocell75   1250   1250  13026588  RISE       1
\Printer:BUART:rx_state_0\/main_4  macrocell72   2787   4037  13034120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell72         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_2\/q
Path End       : \Printer:BUART:rx_load_fifo\/main_4
Capture Clock  : \Printer:BUART:rx_load_fifo\/clock_0
Path slack     : 13034120p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell75         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_2\/q         macrocell75   1250   1250  13026588  RISE       1
\Printer:BUART:rx_load_fifo\/main_4  macrocell73   2787   4037  13034120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_load_fifo\/clock_0                       macrocell73         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_2\/q
Path End       : \Printer:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \Printer:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034120p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell75         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_2\/q               macrocell75   1250   1250  13026588  RISE       1
\Printer:BUART:rx_state_stop1_reg\/main_3  macrocell77   2787   4037  13034120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_stop1_reg\/clock_0                 macrocell77         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_2\/q
Path End       : \Printer:BUART:rx_status_3\/main_4
Capture Clock  : \Printer:BUART:rx_status_3\/clock_0
Path slack     : 13034120p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell75         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_2\/q        macrocell75   1250   1250  13026588  RISE       1
\Printer:BUART:rx_status_3\/main_4  macrocell80   2787   4037  13034120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_status_3\/clock_0                        macrocell80         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_2\/q
Path End       : \Printer:BUART:tx_state_1\/main_3
Capture Clock  : \Printer:BUART:tx_state_1\/clock_0
Path slack     : 13034126p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_2\/clock_0                         macrocell69         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_2\/q       macrocell69   1250   1250  13025787  RISE       1
\Printer:BUART:tx_state_1\/main_3  macrocell67   2781   4031  13034126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_1\/clock_0                         macrocell67         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_2\/q
Path End       : \Printer:BUART:tx_state_2\/main_3
Capture Clock  : \Printer:BUART:tx_state_2\/clock_0
Path slack     : 13034126p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_2\/clock_0                         macrocell69         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_2\/q       macrocell69   1250   1250  13025787  RISE       1
\Printer:BUART:tx_state_2\/main_3  macrocell69   2781   4031  13034126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_2\/clock_0                         macrocell69         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_2\/q
Path End       : \Printer:BUART:tx_state_0\/main_4
Capture Clock  : \Printer:BUART:tx_state_0\/clock_0
Path slack     : 13034136p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_2\/clock_0                         macrocell69         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_2\/q       macrocell69   1250   1250  13025787  RISE       1
\Printer:BUART:tx_state_0\/main_4  macrocell68   2771   4021  13034136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_0\/clock_0                         macrocell68         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_state_1\/q
Path End       : \RF_Connection:BUART:rx_status_2\/main_2
Capture Clock  : \RF_Connection:BUART:rx_status_2\/clock_0
Path slack     : 13034277p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3880
-------------------------------------   ---- 
End-of-path arrival time (ps)           3880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_1\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_state_1\/q        macrocell51   1250   1250  13023944  RISE       1
\RF_Connection:BUART:rx_status_2\/main_2  macrocell60   2630   3880  13034277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_status_2\/clock_0                  macrocell60         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_state_1\/q
Path End       : \RF_Connection:BUART:rx_parity_error_pre\/main_2
Capture Clock  : \RF_Connection:BUART:rx_parity_error_pre\/clock_0
Path slack     : 13034277p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3880
-------------------------------------   ---- 
End-of-path arrival time (ps)           3880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_1\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_state_1\/q                macrocell51   1250   1250  13023944  RISE       1
\RF_Connection:BUART:rx_parity_error_pre\/main_2  macrocell63   2630   3880  13034277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_parity_error_pre\/clock_0          macrocell63         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Printer:BUART:tx_state_1\/main_2
Capture Clock  : \Printer:BUART:tx_state_1\/clock_0
Path slack     : 13034277p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3879
-------------------------------------   ---- 
End-of-path arrival time (ps)           3879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  13025939  RISE       1
\Printer:BUART:tx_state_1\/main_2               macrocell67     3689   3879  13034277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_1\/clock_0                         macrocell67         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Printer:BUART:tx_state_2\/main_2
Capture Clock  : \Printer:BUART:tx_state_2\/clock_0
Path slack     : 13034277p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3879
-------------------------------------   ---- 
End-of-path arrival time (ps)           3879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  13025939  RISE       1
\Printer:BUART:tx_state_2\/main_2               macrocell69     3689   3879  13034277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_2\/clock_0                         macrocell69         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_bitclk\/q
Path End       : \Printer:BUART:txn\/main_6
Capture Clock  : \Printer:BUART:txn\/clock_0
Path slack     : 13034286p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_bitclk\/clock_0                          macrocell70         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_bitclk\/q  macrocell70   1250   1250  13031960  RISE       1
\Printer:BUART:txn\/main_6   macrocell66   2620   3870  13034286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:txn\/clock_0                                macrocell66         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_load_fifo\/q
Path End       : \Printer:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \Printer:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13034492p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3130
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_load_fifo\/clock_0                       macrocell73         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:rx_load_fifo\/q            macrocell73     1250   1250  13030149  RISE       1
\Printer:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   2794   4044  13034492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxShifter:u0\/clock                     datapathcell6       0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Printer:BUART:txn\/main_5
Capture Clock  : \Printer:BUART:txn\/clock_0
Path slack     : 13034582p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3575
-------------------------------------   ---- 
End-of-path arrival time (ps)           3575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  13034582  RISE       1
\Printer:BUART:txn\/main_5                      macrocell66     3385   3575  13034582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:txn\/clock_0                                macrocell66         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13034588p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3569
-------------------------------------   ---- 
End-of-path arrival time (ps)           3569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell59         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q       macrocell59   1250   1250  13027555  RISE       1
MODIN1_1/main_4  macrocell58   2319   3569  13034588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13034588p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3569
-------------------------------------   ---- 
End-of-path arrival time (ps)           3569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell59         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q       macrocell59   1250   1250  13027555  RISE       1
MODIN1_0/main_3  macrocell59   2319   3569  13034588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell59         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : MODIN5_1/main_3
Capture Clock  : MODIN5_1/clock_0
Path slack     : 13034592p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell78         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN5_1/q       macrocell78   1250   1250  13028359  RISE       1
MODIN5_1/main_3  macrocell78   2314   3564  13034592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell78         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_last\/q
Path End       : \Printer:BUART:rx_state_2\/main_6
Capture Clock  : \Printer:BUART:rx_state_2\/clock_0
Path slack     : 13034596p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_last\/clock_0                            macrocell81         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_last\/q          macrocell81   1250   1250  13034596  RISE       1
\Printer:BUART:rx_state_2\/main_6  macrocell75   2311   3561  13034596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell75         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:tx_ctrl_mark_last\/q
Path End       : \RF_Connection:BUART:tx_ctrl_mark_last\/main_3
Capture Clock  : \RF_Connection:BUART:tx_ctrl_mark_last\/clock_0
Path slack     : 13034596p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_ctrl_mark_last\/clock_0            macrocell48         0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:tx_ctrl_mark_last\/q       macrocell48   1250   1250  13034596  RISE       1
\RF_Connection:BUART:tx_ctrl_mark_last\/main_3  macrocell48   2311   3561  13034596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_ctrl_mark_last\/clock_0            macrocell48         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:tx_ctrl_mark_last\/q
Path End       : \RF_Connection:BUART:tx_mark\/main_8
Capture Clock  : \RF_Connection:BUART:tx_mark\/clock_0
Path slack     : 13034596p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_ctrl_mark_last\/clock_0            macrocell48         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:tx_ctrl_mark_last\/q  macrocell48   1250   1250  13034596  RISE       1
\RF_Connection:BUART:tx_mark\/main_8       macrocell49   2311   3561  13034596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_mark\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_markspace_pre\/q
Path End       : \RF_Connection:BUART:rx_markspace_pre\/main_8
Capture Clock  : \RF_Connection:BUART:rx_markspace_pre\/clock_0
Path slack     : 13034605p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_markspace_pre\/clock_0             macrocell62         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_markspace_pre\/q       macrocell62   1250   1250  13034605  RISE       1
\RF_Connection:BUART:rx_markspace_pre\/main_8  macrocell62   2302   3552  13034605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_markspace_pre\/clock_0             macrocell62         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_parity_bit\/q
Path End       : \RF_Connection:BUART:rx_parity_bit\/main_8
Capture Clock  : \RF_Connection:BUART:rx_parity_bit\/clock_0
Path slack     : 13034606p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_parity_bit\/clock_0                macrocell65         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_parity_bit\/q       macrocell65   1250   1250  13033696  RISE       1
\RF_Connection:BUART:rx_parity_bit\/main_8  macrocell65   2301   3551  13034606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_parity_bit\/clock_0                macrocell65         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:tx_bitclk\/q
Path End       : \RF_Connection:BUART:tx_state_2\/main_7
Capture Clock  : \RF_Connection:BUART:tx_state_2\/clock_0
Path slack     : 13034607p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_bitclk\/clock_0                    macrocell47         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:tx_bitclk\/q        macrocell47   1250   1250  13020615  RISE       1
\RF_Connection:BUART:tx_state_2\/main_7  macrocell46   2300   3550  13034607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_2\/clock_0                   macrocell46         0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:tx_parity_bit\/q
Path End       : \RF_Connection:BUART:tx_parity_bit\/main_7
Capture Clock  : \RF_Connection:BUART:tx_parity_bit\/clock_0
Path slack     : 13034607p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_parity_bit\/clock_0                macrocell50         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:tx_parity_bit\/q       macrocell50   1250   1250  13024109  RISE       1
\RF_Connection:BUART:tx_parity_bit\/main_7  macrocell50   2300   3550  13034607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_parity_bit\/clock_0                macrocell50         0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_bitclk_enable\/q
Path End       : \RF_Connection:BUART:rx_load_fifo\/main_4
Capture Clock  : \RF_Connection:BUART:rx_load_fifo\/clock_0
Path slack     : 13034614p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_bitclk_enable\/clock_0             macrocell56         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_bitclk_enable\/q   macrocell56   1250   1250  13030268  RISE       1
\RF_Connection:BUART:rx_load_fifo\/main_4  macrocell53   2293   3543  13034614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_load_fifo\/clock_0                 macrocell53         0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_bitclk_enable\/q
Path End       : \RF_Connection:BUART:rx_state_2\/main_5
Capture Clock  : \RF_Connection:BUART:rx_state_2\/clock_0
Path slack     : 13034614p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_bitclk_enable\/clock_0             macrocell56         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_bitclk_enable\/q  macrocell56   1250   1250  13030268  RISE       1
\RF_Connection:BUART:rx_state_2\/main_5   macrocell55   2293   3543  13034614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_2\/clock_0                   macrocell55         0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:txn\/q
Path End       : \Printer:BUART:txn\/main_0
Capture Clock  : \Printer:BUART:txn\/clock_0
Path slack     : 13034615p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:txn\/clock_0                                macrocell66         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:txn\/q       macrocell66   1250   1250  13034615  RISE       1
\Printer:BUART:txn\/main_0  macrocell66   2291   3541  13034615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:txn\/clock_0                                macrocell66         0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_parity_error_pre\/q
Path End       : \RF_Connection:BUART:rx_status_2\/main_7
Capture Clock  : \RF_Connection:BUART:rx_status_2\/clock_0
Path slack     : 13034617p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_parity_error_pre\/clock_0          macrocell63         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_parity_error_pre\/q  macrocell63   1250   1250  13034617  RISE       1
\RF_Connection:BUART:rx_status_2\/main_7     macrocell60   2290   3540  13034617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_status_2\/clock_0                  macrocell60         0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_parity_error_pre\/q
Path End       : \RF_Connection:BUART:rx_parity_error_pre\/main_8
Capture Clock  : \RF_Connection:BUART:rx_parity_error_pre\/clock_0
Path slack     : 13034617p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_parity_error_pre\/clock_0          macrocell63         0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_parity_error_pre\/q       macrocell63   1250   1250  13034617  RISE       1
\RF_Connection:BUART:rx_parity_error_pre\/main_8  macrocell63   2290   3540  13034617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_parity_error_pre\/clock_0          macrocell63         0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_1/main_4
Capture Clock  : MODIN5_1/clock_0
Path slack     : 13034618p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell79         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN5_0/q       macrocell79   1250   1250  13028384  RISE       1
MODIN5_1/main_4  macrocell78   2289   3539  13034618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell78         0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_0/main_3
Capture Clock  : MODIN5_0/clock_0
Path slack     : 13034618p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell79         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN5_0/q       macrocell79   1250   1250  13028384  RISE       1
MODIN5_0/main_3  macrocell79   2289   3539  13034618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell79         0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/control_2
Path End       : \RF_Connection:BUART:tx_ctrl_mark_last\/main_2
Capture Clock  : \RF_Connection:BUART:tx_ctrl_mark_last\/clock_0
Path slack     : 13034639p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3517
-------------------------------------   ---- 
End-of-path arrival time (ps)           3517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT     slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/control_2  controlcell1   1210   1210  13034639  RISE       1
\RF_Connection:BUART:tx_ctrl_mark_last\/main_2       macrocell48    2307   3517  13034639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_ctrl_mark_last\/clock_0            macrocell48         0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/control_2
Path End       : \RF_Connection:BUART:tx_mark\/main_2
Capture Clock  : \RF_Connection:BUART:tx_mark\/clock_0
Path slack     : 13034639p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3517
-------------------------------------   ---- 
End-of-path arrival time (ps)           3517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT     slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sCR_SyncCtl:CtrlReg\/control_2  controlcell1   1210   1210  13034639  RISE       1
\RF_Connection:BUART:tx_mark\/main_2                 macrocell49    2307   3517  13034639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_mark\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Printer:BUART:tx_state_0\/main_2
Capture Clock  : \Printer:BUART:tx_state_0\/clock_0
Path slack     : 13034706p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3451
-------------------------------------   ---- 
End-of-path arrival time (ps)           3451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  13025939  RISE       1
\Printer:BUART:tx_state_0\/main_2               macrocell68     3261   3451  13034706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_0\/clock_0                         macrocell68         0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Printer:BUART:tx_state_1\/main_4
Capture Clock  : \Printer:BUART:tx_state_1\/clock_0
Path slack     : 13035319p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2837
-------------------------------------   ---- 
End-of-path arrival time (ps)           2837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  13034582  RISE       1
\Printer:BUART:tx_state_1\/main_4               macrocell67     2647   2837  13035319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_1\/clock_0                         macrocell67         0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Printer:BUART:tx_state_2\/main_4
Capture Clock  : \Printer:BUART:tx_state_2\/clock_0
Path slack     : 13035319p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2837
-------------------------------------   ---- 
End-of-path arrival time (ps)           2837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  13034582  RISE       1
\Printer:BUART:tx_state_2\/main_4               macrocell69     2647   2837  13035319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_2\/clock_0                         macrocell69         0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \RF_Connection:BUART:tx_state_2\/main_4
Capture Clock  : \RF_Connection:BUART:tx_state_2\/clock_0
Path slack     : 13035353p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2804
-------------------------------------   ---- 
End-of-path arrival time (ps)           2804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sTX:sCLOCK:TxBitClkGen\/clock         datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13027031  RISE       1
\RF_Connection:BUART:tx_state_2\/main_4               macrocell46     2614   2804  13035353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_2\/clock_0                   macrocell46         0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \RF_Connection:BUART:tx_bitclk\/main_2
Capture Clock  : \RF_Connection:BUART:tx_bitclk\/clock_0
Path slack     : 13035353p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2804
-------------------------------------   ---- 
End-of-path arrival time (ps)           2804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sTX:sCLOCK:TxBitClkGen\/clock         datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13027031  RISE       1
\RF_Connection:BUART:tx_bitclk\/main_2                macrocell47     2614   2804  13035353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_bitclk\/clock_0                    macrocell47         0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \RF_Connection:BUART:tx_state_2\/main_6
Capture Clock  : \RF_Connection:BUART:tx_state_2\/clock_0
Path slack     : 13035354p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2803
-------------------------------------   ---- 
End-of-path arrival time (ps)           2803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sTX:sCLOCK:TxBitClkGen\/clock         datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13022445  RISE       1
\RF_Connection:BUART:tx_state_2\/main_6               macrocell46     2613   2803  13035354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_2\/clock_0                   macrocell46         0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_status_2\/q
Path End       : \RF_Connection:BUART:sRX:RxSts\/status_2
Capture Clock  : \RF_Connection:BUART:sRX:RxSts\/clock
Path slack     : 13037012p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                     -500
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4155
-------------------------------------   ---- 
End-of-path arrival time (ps)           4155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_status_2\/clock_0                  macrocell60         0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_status_2\/q       macrocell60    1250   1250  13037012  RISE       1
\RF_Connection:BUART:sRX:RxSts\/status_2  statusicell2   2905   4155  13037012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sRX:RxSts\/clock                      statusicell2        0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_status_3\/q
Path End       : \RF_Connection:BUART:sRX:RxSts\/status_3
Capture Clock  : \RF_Connection:BUART:sRX:RxSts\/clock
Path slack     : 13037605p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                     -500
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_status_3\/clock_0                  macrocell61         0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_status_3\/q       macrocell61    1250   1250  13037605  RISE       1
\RF_Connection:BUART:sRX:RxSts\/status_3  statusicell2   2312   3562  13037605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sRX:RxSts\/clock                      statusicell2        0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_ctrl_mark_last\/q
Path End       : \Pump:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Pump:BUART:sRX:RxBitCounter\/clock
Path slack     : 21684132p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -5360
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21702973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18842
-------------------------------------   ----- 
End-of-path arrival time (ps)           18842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_ctrl_mark_last\/clock_0                     macrocell87         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_ctrl_mark_last\/q     macrocell87   1250   1250  21684132  RISE       1
\Pump:BUART:rx_counter_load\/main_0  macrocell22   7391   8641  21684132  RISE       1
\Pump:BUART:rx_counter_load\/q       macrocell22   3350  11991  21684132  RISE       1
\Pump:BUART:sRX:RxBitCounter\/load   count7cell    6850  18842  21684132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Pump:BUART:sTX:TxSts\/status_0
Capture Clock  : \Pump:BUART:sTX:TxSts\/clock
Path slack     : 21687427p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                             -500
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21707833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20406
-------------------------------------   ----- 
End-of-path arrival time (ps)           20406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sTX:TxShifter:u0\/clock                        datapathcell7       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  21687427  RISE       1
\Pump:BUART:tx_status_0\/main_3                 macrocell20     7142  10722  21687427  RISE       1
\Pump:BUART:tx_status_0\/q                      macrocell20     3350  14072  21687427  RISE       1
\Pump:BUART:sTX:TxSts\/status_0                 statusicell5    6334  20406  21687427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sTX:TxSts\/clock                               statusicell5        0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_1\/q
Path End       : \Pump:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Pump:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 21688440p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -6190
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21702143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13703
-------------------------------------   ----- 
End-of-path arrival time (ps)           13703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_1\/clock_0                            macrocell83         0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_1\/q                      macrocell83     1250   1250  21688440  RISE       1
\Pump:BUART:counter_load_not\/main_0           macrocell19     5478   6728  21688440  RISE       1
\Pump:BUART:counter_load_not\/q                macrocell19     3350  10078  21688440  RISE       1
\Pump:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   3625  13703  21688440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \Pump:BUART:sRX:RxSts\/status_4
Capture Clock  : \Pump:BUART:sRX:RxSts\/clock
Path slack     : 21692701p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                             -500
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21707833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15132
-------------------------------------   ----- 
End-of-path arrival time (ps)           15132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxShifter:u0\/clock                        datapathcell9       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell9   3580   3580  21692701  RISE       1
\Pump:BUART:rx_status_4\/main_1                 macrocell24     2912   6492  21692701  RISE       1
\Pump:BUART:rx_status_4\/q                      macrocell24     3350   9842  21692701  RISE       1
\Pump:BUART:sRX:RxSts\/status_4                 statusicell6    5290  15132  21692701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxSts\/clock                               statusicell6        0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_1\/q
Path End       : \Pump:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \Pump:BUART:sTX:TxShifter:u0\/clock
Path slack     : 21693392p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -6010
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21702323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8932
-------------------------------------   ---- 
End-of-path arrival time (ps)           8932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_1\/clock_0                            macrocell83         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_1\/q                macrocell83     1250   1250  21688440  RISE       1
\Pump:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell7   7682   8932  21693392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sTX:TxShifter:u0\/clock                        datapathcell7       0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_ctrl_mark_last\/q
Path End       : \Pump:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \Pump:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21693416p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -6010
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21702323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8908
-------------------------------------   ---- 
End-of-path arrival time (ps)           8908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_ctrl_mark_last\/clock_0                     macrocell87         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump:BUART:tx_ctrl_mark_last\/q         macrocell87     1250   1250  21684132  RISE       1
\Pump:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell9   7658   8908  21693416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxShifter:u0\/clock                        datapathcell9       0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_0\/q
Path End       : \Pump:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \Pump:BUART:sTX:TxShifter:u0\/clock
Path slack     : 21693629p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -6010
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21702323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8695
-------------------------------------   ---- 
End-of-path arrival time (ps)           8695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_0\/clock_0                            macrocell84         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_0\/q                macrocell84     1250   1250  21690832  RISE       1
\Pump:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell7   7445   8695  21693629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sTX:TxShifter:u0\/clock                        datapathcell7       0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_ctrl_mark_last\/q
Path End       : \Pump:BUART:rx_load_fifo\/main_0
Capture Clock  : \Pump:BUART:rx_load_fifo\/clock_0
Path slack     : 21693837p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10986
-------------------------------------   ----- 
End-of-path arrival time (ps)           10986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_ctrl_mark_last\/clock_0                     macrocell87         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_ctrl_mark_last\/q  macrocell87   1250   1250  21684132  RISE       1
\Pump:BUART:rx_load_fifo\/main_0  macrocell90   9736  10986  21693837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_load_fifo\/clock_0                          macrocell90         0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_ctrl_mark_last\/q
Path End       : \Pump:BUART:rx_status_2\/main_0
Capture Clock  : \Pump:BUART:rx_status_2\/clock_0
Path slack     : 21693837p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10986
-------------------------------------   ----- 
End-of-path arrival time (ps)           10986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_ctrl_mark_last\/clock_0                     macrocell87         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_ctrl_mark_last\/q  macrocell87   1250   1250  21684132  RISE       1
\Pump:BUART:rx_status_2\/main_0   macrocell97   9736  10986  21693837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_status_2\/clock_0                           macrocell97         0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_ctrl_mark_last\/q
Path End       : \Pump:BUART:rx_parity_error_pre\/main_0
Capture Clock  : \Pump:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21693837p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10986
-------------------------------------   ----- 
End-of-path arrival time (ps)           10986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_ctrl_mark_last\/clock_0                     macrocell87         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_ctrl_mark_last\/q         macrocell87   1250   1250  21684132  RISE       1
\Pump:BUART:rx_parity_error_pre\/main_0  macrocell99   9736  10986  21693837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_error_pre\/clock_0                   macrocell99         0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Pump:BUART:tx_state_0\/main_3
Capture Clock  : \Pump:BUART:tx_state_0\/clock_0
Path slack     : 21694109p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10714
-------------------------------------   ----- 
End-of-path arrival time (ps)           10714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sTX:TxShifter:u0\/clock                        datapathcell7       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  21687427  RISE       1
\Pump:BUART:tx_state_0\/main_3                  macrocell84     7134  10714  21694109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_0\/clock_0                            macrocell84         0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \Pump:BUART:txn\/main_3
Capture Clock  : \Pump:BUART:txn\/clock_0
Path slack     : 21694203p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10620
-------------------------------------   ----- 
End-of-path arrival time (ps)           10620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sTX:TxShifter:u0\/clock                        datapathcell7       0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump:BUART:sTX:TxShifter:u0\/so_comb  datapathcell7   4370   4370  21694203  RISE       1
\Pump:BUART:txn\/main_3                macrocell82     6250  10620  21694203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:txn\/clock_0                                   macrocell82         0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_ctrl_mark_last\/q
Path End       : \Pump:BUART:rx_state_0\/main_0
Capture Clock  : \Pump:BUART:rx_state_0\/clock_0
Path slack     : 21694595p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10228
-------------------------------------   ----- 
End-of-path arrival time (ps)           10228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_ctrl_mark_last\/clock_0                     macrocell87         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_ctrl_mark_last\/q  macrocell87   1250   1250  21684132  RISE       1
\Pump:BUART:rx_state_0\/main_0    macrocell89   8978  10228  21694595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_0\/clock_0                            macrocell89         0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_ctrl_mark_last\/q
Path End       : \Pump:BUART:rx_state_3\/main_0
Capture Clock  : \Pump:BUART:rx_state_3\/clock_0
Path slack     : 21694595p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10228
-------------------------------------   ----- 
End-of-path arrival time (ps)           10228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_ctrl_mark_last\/clock_0                     macrocell87         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_ctrl_mark_last\/q  macrocell87   1250   1250  21684132  RISE       1
\Pump:BUART:rx_state_3\/main_0    macrocell91   8978  10228  21694595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_3\/clock_0                            macrocell91         0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_ctrl_mark_last\/q
Path End       : \Pump:BUART:rx_status_3\/main_0
Capture Clock  : \Pump:BUART:rx_status_3\/clock_0
Path slack     : 21694595p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10228
-------------------------------------   ----- 
End-of-path arrival time (ps)           10228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_ctrl_mark_last\/clock_0                     macrocell87         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_ctrl_mark_last\/q  macrocell87   1250   1250  21684132  RISE       1
\Pump:BUART:rx_status_3\/main_0   macrocell98   8978  10228  21694595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_status_3\/clock_0                           macrocell98         0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_ctrl_mark_last\/q
Path End       : \Pump:BUART:rx_parity_bit\/main_0
Capture Clock  : \Pump:BUART:rx_parity_bit\/clock_0
Path slack     : 21694595p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10228
-------------------------------------   ----- 
End-of-path arrival time (ps)           10228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_ctrl_mark_last\/clock_0                     macrocell87         0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\Pump:BUART:tx_ctrl_mark_last\/q   macrocell87    1250   1250  21684132  RISE       1
\Pump:BUART:rx_parity_bit\/main_0  macrocell101   8978  10228  21694595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_bit\/clock_0                         macrocell101        0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Pump:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \Pump:BUART:sTX:TxShifter:u0\/clock
Path slack     : 21695229p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -6010
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21702323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7095
-------------------------------------   ---- 
End-of-path arrival time (ps)           7095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  21690062  RISE       1
\Pump:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell7   6905   7095  21695229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sTX:TxShifter:u0\/clock                        datapathcell7       0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_ctrl_mark_last\/q
Path End       : \Pump:BUART:rx_state_2\/main_0
Capture Clock  : \Pump:BUART:rx_state_2\/clock_0
Path slack     : 21696182p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8641
-------------------------------------   ---- 
End-of-path arrival time (ps)           8641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_ctrl_mark_last\/clock_0                     macrocell87         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_ctrl_mark_last\/q  macrocell87   1250   1250  21684132  RISE       1
\Pump:BUART:rx_state_2\/main_0    macrocell92   7391   8641  21696182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_2\/clock_0                            macrocell92         0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_ctrl_mark_last\/q
Path End       : \Pump:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \Pump:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 21696182p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8641
-------------------------------------   ---- 
End-of-path arrival time (ps)           8641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_ctrl_mark_last\/clock_0                     macrocell87         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_ctrl_mark_last\/q        macrocell87   1250   1250  21684132  RISE       1
\Pump:BUART:rx_state_stop1_reg\/main_0  macrocell94   7391   8641  21696182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_stop1_reg\/clock_0                    macrocell94         0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sRX:RxBitCounter\/count_5
Path End       : \Pump:BUART:rx_state_0\/main_7
Capture Clock  : \Pump:BUART:rx_state_0\/clock_0
Path slack     : 21696559p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8265
-------------------------------------   ---- 
End-of-path arrival time (ps)           8265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  21696559  RISE       1
\Pump:BUART:rx_state_0\/main_7         macrocell89   6325   8265  21696559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_0\/clock_0                            macrocell89         0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sRX:RxBitCounter\/count_5
Path End       : \Pump:BUART:rx_state_3\/main_6
Capture Clock  : \Pump:BUART:rx_state_3\/clock_0
Path slack     : 21696559p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8265
-------------------------------------   ---- 
End-of-path arrival time (ps)           8265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  21696559  RISE       1
\Pump:BUART:rx_state_3\/main_6         macrocell91   6325   8265  21696559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_3\/clock_0                            macrocell91         0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sRX:RxBitCounter\/count_4
Path End       : \Pump:BUART:rx_state_0\/main_8
Capture Clock  : \Pump:BUART:rx_state_0\/clock_0
Path slack     : 21696565p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8258
-------------------------------------   ---- 
End-of-path arrival time (ps)           8258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  21696565  RISE       1
\Pump:BUART:rx_state_0\/main_8         macrocell89   6318   8258  21696565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_0\/clock_0                            macrocell89         0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sRX:RxBitCounter\/count_4
Path End       : \Pump:BUART:rx_state_3\/main_7
Capture Clock  : \Pump:BUART:rx_state_3\/clock_0
Path slack     : 21696565p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8258
-------------------------------------   ---- 
End-of-path arrival time (ps)           8258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  21696565  RISE       1
\Pump:BUART:rx_state_3\/main_7         macrocell91   6318   8258  21696565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_3\/clock_0                            macrocell91         0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sRX:RxBitCounter\/count_1
Path End       : \Pump:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \Pump:BUART:rx_bitclk_enable\/clock_0
Path slack     : 21696635p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8189
-------------------------------------   ---- 
End-of-path arrival time (ps)           8189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  21696635  RISE       1
\Pump:BUART:rx_bitclk_enable\/main_1   macrocell93   6249   8189  21696635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_bitclk_enable\/clock_0                      macrocell93         0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN9_1/main_1
Capture Clock  : MODIN9_1/clock_0
Path slack     : 21696635p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8189
-------------------------------------   ---- 
End-of-path arrival time (ps)           8189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  21696635  RISE       1
MODIN9_1/main_1                        macrocell95   6249   8189  21696635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell95         0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN9_0/main_1
Capture Clock  : MODIN9_0/clock_0
Path slack     : 21696635p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8189
-------------------------------------   ---- 
End-of-path arrival time (ps)           8189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  21696635  RISE       1
MODIN9_0/main_1                        macrocell96   6249   8189  21696635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell96         0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sRX:RxBitCounter\/count_2
Path End       : \Pump:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \Pump:BUART:rx_bitclk_enable\/clock_0
Path slack     : 21696662p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8161
-------------------------------------   ---- 
End-of-path arrival time (ps)           8161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  21696662  RISE       1
\Pump:BUART:rx_bitclk_enable\/main_0   macrocell93   6221   8161  21696662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_bitclk_enable\/clock_0                      macrocell93         0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN9_1/main_0
Capture Clock  : MODIN9_1/clock_0
Path slack     : 21696662p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8161
-------------------------------------   ---- 
End-of-path arrival time (ps)           8161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  21696662  RISE       1
MODIN9_1/main_0                        macrocell95   6221   8161  21696662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell95         0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN9_0/main_0
Capture Clock  : MODIN9_0/clock_0
Path slack     : 21696662p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8161
-------------------------------------   ---- 
End-of-path arrival time (ps)           8161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  21696662  RISE       1
MODIN9_0/main_0                        macrocell96   6221   8161  21696662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell96         0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sRX:RxBitCounter\/count_0
Path End       : \Pump:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \Pump:BUART:rx_bitclk_enable\/clock_0
Path slack     : 21696732p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8091
-------------------------------------   ---- 
End-of-path arrival time (ps)           8091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  21696732  RISE       1
\Pump:BUART:rx_bitclk_enable\/main_2   macrocell93   6151   8091  21696732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_bitclk_enable\/clock_0                      macrocell93         0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sRX:RxBitCounter\/count_6
Path End       : \Pump:BUART:rx_state_0\/main_6
Capture Clock  : \Pump:BUART:rx_state_0\/clock_0
Path slack     : 21696732p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8091
-------------------------------------   ---- 
End-of-path arrival time (ps)           8091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  21696732  RISE       1
\Pump:BUART:rx_state_0\/main_6         macrocell89   6151   8091  21696732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_0\/clock_0                            macrocell89         0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sRX:RxBitCounter\/count_6
Path End       : \Pump:BUART:rx_state_3\/main_5
Capture Clock  : \Pump:BUART:rx_state_3\/clock_0
Path slack     : 21696732p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8091
-------------------------------------   ---- 
End-of-path arrival time (ps)           8091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  21696732  RISE       1
\Pump:BUART:rx_state_3\/main_5         macrocell91   6151   8091  21696732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_3\/clock_0                            macrocell91         0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_bitclk_enable\/q
Path End       : \Pump:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \Pump:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21696757p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -6010
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21702323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5566
-------------------------------------   ---- 
End-of-path arrival time (ps)           5566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_bitclk_enable\/clock_0                      macrocell93         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump:BUART:rx_bitclk_enable\/q          macrocell93     1250   1250  21696757  RISE       1
\Pump:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell9   4316   5566  21696757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxShifter:u0\/clock                        datapathcell9       0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_0\/q
Path End       : \Pump:BUART:tx_state_1\/main_1
Capture Clock  : \Pump:BUART:tx_state_1\/clock_0
Path slack     : 21696976p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7847
-------------------------------------   ---- 
End-of-path arrival time (ps)           7847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_0\/clock_0                            macrocell84         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_0\/q       macrocell84   1250   1250  21690832  RISE       1
\Pump:BUART:tx_state_1\/main_1  macrocell83   6597   7847  21696976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_1\/clock_0                            macrocell83         0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_0\/q
Path End       : \Pump:BUART:tx_state_2\/main_1
Capture Clock  : \Pump:BUART:tx_state_2\/clock_0
Path slack     : 21696976p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7847
-------------------------------------   ---- 
End-of-path arrival time (ps)           7847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_0\/clock_0                            macrocell84         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_0\/q       macrocell84   1250   1250  21690832  RISE       1
\Pump:BUART:tx_state_2\/main_1  macrocell85   6597   7847  21696976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_2\/clock_0                            macrocell85         0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_0\/q
Path End       : \Pump:BUART:tx_parity_bit\/main_2
Capture Clock  : \Pump:BUART:tx_parity_bit\/clock_0
Path slack     : 21696976p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7847
-------------------------------------   ---- 
End-of-path arrival time (ps)           7847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_0\/clock_0                            macrocell84         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_0\/q          macrocell84   1250   1250  21690832  RISE       1
\Pump:BUART:tx_parity_bit\/main_2  macrocell88   6597   7847  21696976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_parity_bit\/clock_0                         macrocell88         0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_bitclk_enable\/q
Path End       : \Pump:BUART:rx_load_fifo\/main_2
Capture Clock  : \Pump:BUART:rx_load_fifo\/clock_0
Path slack     : 21697049p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7775
-------------------------------------   ---- 
End-of-path arrival time (ps)           7775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_bitclk_enable\/clock_0                      macrocell93         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_bitclk_enable\/q   macrocell93   1250   1250  21696757  RISE       1
\Pump:BUART:rx_load_fifo\/main_2  macrocell90   6525   7775  21697049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_load_fifo\/clock_0                          macrocell90         0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_bitclk_enable\/q
Path End       : \Pump:BUART:rx_status_2\/main_2
Capture Clock  : \Pump:BUART:rx_status_2\/clock_0
Path slack     : 21697049p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7775
-------------------------------------   ---- 
End-of-path arrival time (ps)           7775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_bitclk_enable\/clock_0                      macrocell93         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_bitclk_enable\/q  macrocell93   1250   1250  21696757  RISE       1
\Pump:BUART:rx_status_2\/main_2  macrocell97   6525   7775  21697049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_status_2\/clock_0                           macrocell97         0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_bitclk_enable\/q
Path End       : \Pump:BUART:rx_parity_error_pre\/main_2
Capture Clock  : \Pump:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21697049p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7775
-------------------------------------   ---- 
End-of-path arrival time (ps)           7775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_bitclk_enable\/clock_0                      macrocell93         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_bitclk_enable\/q          macrocell93   1250   1250  21696757  RISE       1
\Pump:BUART:rx_parity_error_pre\/main_2  macrocell99   6525   7775  21697049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_error_pre\/clock_0                   macrocell99         0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_1\/q
Path End       : \Pump:BUART:txn\/main_1
Capture Clock  : \Pump:BUART:txn\/clock_0
Path slack     : 21697487p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7337
-------------------------------------   ---- 
End-of-path arrival time (ps)           7337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_1\/clock_0                            macrocell83         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_1\/q  macrocell83   1250   1250  21688440  RISE       1
\Pump:BUART:txn\/main_1    macrocell82   6087   7337  21697487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:txn\/clock_0                                   macrocell82         0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_0\/q
Path End       : \Pump:BUART:tx_bitclk\/main_1
Capture Clock  : \Pump:BUART:tx_bitclk\/clock_0
Path slack     : 21697506p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7317
-------------------------------------   ---- 
End-of-path arrival time (ps)           7317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_0\/clock_0                            macrocell84         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_0\/q      macrocell84   1250   1250  21690832  RISE       1
\Pump:BUART:tx_bitclk\/main_1  macrocell86   6067   7317  21697506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_bitclk\/clock_0                             macrocell86         0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_0\/q
Path End       : \Pump:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \Pump:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21697708p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -6010
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21702323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4615
-------------------------------------   ---- 
End-of-path arrival time (ps)           4615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_0\/clock_0                            macrocell89         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_0\/q                macrocell89     1250   1250  21688152  RISE       1
\Pump:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell9   3365   4615  21697708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxShifter:u0\/clock                        datapathcell9       0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_0\/q
Path End       : \Pump:BUART:txn\/main_2
Capture Clock  : \Pump:BUART:txn\/clock_0
Path slack     : 21697751p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7073
-------------------------------------   ---- 
End-of-path arrival time (ps)           7073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_0\/clock_0                            macrocell84         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_0\/q  macrocell84   1250   1250  21690832  RISE       1
\Pump:BUART:txn\/main_2    macrocell82   5823   7073  21697751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:txn\/clock_0                                   macrocell82         0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_3\/q
Path End       : \Pump:BUART:rx_load_fifo\/main_3
Capture Clock  : \Pump:BUART:rx_load_fifo\/clock_0
Path slack     : 21697944p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6879
-------------------------------------   ---- 
End-of-path arrival time (ps)           6879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_3\/clock_0                            macrocell91         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_3\/q         macrocell91   1250   1250  21687992  RISE       1
\Pump:BUART:rx_load_fifo\/main_3  macrocell90   5629   6879  21697944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_load_fifo\/clock_0                          macrocell90         0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_3\/q
Path End       : \Pump:BUART:rx_status_2\/main_3
Capture Clock  : \Pump:BUART:rx_status_2\/clock_0
Path slack     : 21697944p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6879
-------------------------------------   ---- 
End-of-path arrival time (ps)           6879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_3\/clock_0                            macrocell91         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_3\/q        macrocell91   1250   1250  21687992  RISE       1
\Pump:BUART:rx_status_2\/main_3  macrocell97   5629   6879  21697944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_status_2\/clock_0                           macrocell97         0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_3\/q
Path End       : \Pump:BUART:rx_parity_error_pre\/main_4
Capture Clock  : \Pump:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21697944p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6879
-------------------------------------   ---- 
End-of-path arrival time (ps)           6879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_3\/clock_0                            macrocell91         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_3\/q                macrocell91   1250   1250  21687992  RISE       1
\Pump:BUART:rx_parity_error_pre\/main_4  macrocell99   5629   6879  21697944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_error_pre\/clock_0                   macrocell99         0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_1\/q
Path End       : \Pump:BUART:tx_state_0\/main_0
Capture Clock  : \Pump:BUART:tx_state_0\/clock_0
Path slack     : 21698095p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6728
-------------------------------------   ---- 
End-of-path arrival time (ps)           6728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_1\/clock_0                            macrocell83         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_1\/q       macrocell83   1250   1250  21688440  RISE       1
\Pump:BUART:tx_state_0\/main_0  macrocell84   5478   6728  21698095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_0\/clock_0                            macrocell84         0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_0\/q
Path End       : \Pump:BUART:rx_load_fifo\/main_1
Capture Clock  : \Pump:BUART:rx_load_fifo\/clock_0
Path slack     : 21698537p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6287
-------------------------------------   ---- 
End-of-path arrival time (ps)           6287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_0\/clock_0                            macrocell89         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_0\/q         macrocell89   1250   1250  21688152  RISE       1
\Pump:BUART:rx_load_fifo\/main_1  macrocell90   5037   6287  21698537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_load_fifo\/clock_0                          macrocell90         0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_0\/q
Path End       : \Pump:BUART:rx_status_2\/main_1
Capture Clock  : \Pump:BUART:rx_status_2\/clock_0
Path slack     : 21698537p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6287
-------------------------------------   ---- 
End-of-path arrival time (ps)           6287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_0\/clock_0                            macrocell89         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_0\/q        macrocell89   1250   1250  21688152  RISE       1
\Pump:BUART:rx_status_2\/main_1  macrocell97   5037   6287  21698537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_status_2\/clock_0                           macrocell97         0      0  RISE       1



++++ Path 539 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_0\/q
Path End       : \Pump:BUART:rx_parity_error_pre\/main_1
Capture Clock  : \Pump:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21698537p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6287
-------------------------------------   ---- 
End-of-path arrival time (ps)           6287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_0\/clock_0                            macrocell89         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_0\/q                macrocell89   1250   1250  21688152  RISE       1
\Pump:BUART:rx_parity_error_pre\/main_1  macrocell99   5037   6287  21698537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_error_pre\/clock_0                   macrocell99         0      0  RISE       1



++++ Path 540 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_3\/q
Path End       : \Pump:BUART:rx_state_0\/main_4
Capture Clock  : \Pump:BUART:rx_state_0\/clock_0
Path slack     : 21698701p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6122
-------------------------------------   ---- 
End-of-path arrival time (ps)           6122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_3\/clock_0                            macrocell91         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_3\/q       macrocell91   1250   1250  21687992  RISE       1
\Pump:BUART:rx_state_0\/main_4  macrocell89   4872   6122  21698701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_0\/clock_0                            macrocell89         0      0  RISE       1



++++ Path 541 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_3\/q
Path End       : \Pump:BUART:rx_state_3\/main_3
Capture Clock  : \Pump:BUART:rx_state_3\/clock_0
Path slack     : 21698701p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6122
-------------------------------------   ---- 
End-of-path arrival time (ps)           6122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_3\/clock_0                            macrocell91         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_3\/q       macrocell91   1250   1250  21687992  RISE       1
\Pump:BUART:rx_state_3\/main_3  macrocell91   4872   6122  21698701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_3\/clock_0                            macrocell91         0      0  RISE       1



++++ Path 542 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_3\/q
Path End       : \Pump:BUART:rx_status_3\/main_4
Capture Clock  : \Pump:BUART:rx_status_3\/clock_0
Path slack     : 21698701p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6122
-------------------------------------   ---- 
End-of-path arrival time (ps)           6122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_3\/clock_0                            macrocell91         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_3\/q        macrocell91   1250   1250  21687992  RISE       1
\Pump:BUART:rx_status_3\/main_4  macrocell98   4872   6122  21698701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_status_3\/clock_0                           macrocell98         0      0  RISE       1



++++ Path 543 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_3\/q
Path End       : \Pump:BUART:rx_parity_bit\/main_4
Capture Clock  : \Pump:BUART:rx_parity_bit\/clock_0
Path slack     : 21698701p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6122
-------------------------------------   ---- 
End-of-path arrival time (ps)           6122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_3\/clock_0                            macrocell91         0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_3\/q          macrocell91    1250   1250  21687992  RISE       1
\Pump:BUART:rx_parity_bit\/main_4  macrocell101   4872   6122  21698701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_bit\/clock_0                         macrocell101        0      0  RISE       1



++++ Path 544 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_bitclk_enable\/q
Path End       : \Pump:BUART:rx_state_2\/main_2
Capture Clock  : \Pump:BUART:rx_state_2\/clock_0
Path slack     : 21698713p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6110
-------------------------------------   ---- 
End-of-path arrival time (ps)           6110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_bitclk_enable\/clock_0                      macrocell93         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_bitclk_enable\/q  macrocell93   1250   1250  21696757  RISE       1
\Pump:BUART:rx_state_2\/main_2   macrocell92   4860   6110  21698713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_2\/clock_0                            macrocell92         0      0  RISE       1



++++ Path 545 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_parity_bit\/q
Path End       : \Pump:BUART:rx_parity_error_pre\/main_7
Capture Clock  : \Pump:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21698869p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5954
-------------------------------------   ---- 
End-of-path arrival time (ps)           5954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_bit\/clock_0                         macrocell101        0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\Pump:BUART:rx_parity_bit\/q             macrocell101   1250   1250  21698869  RISE       1
\Pump:BUART:rx_parity_error_pre\/main_7  macrocell99    4704   5954  21698869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_error_pre\/clock_0                   macrocell99         0      0  RISE       1



++++ Path 546 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_2\/q
Path End       : \Pump:BUART:tx_state_0\/main_4
Capture Clock  : \Pump:BUART:tx_state_0\/clock_0
Path slack     : 21699096p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5727
-------------------------------------   ---- 
End-of-path arrival time (ps)           5727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_2\/clock_0                            macrocell85         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_2\/q       macrocell85   1250   1250  21689441  RISE       1
\Pump:BUART:tx_state_0\/main_4  macrocell84   4477   5727  21699096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_0\/clock_0                            macrocell84         0      0  RISE       1



++++ Path 547 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Pump:BUART:txn\/main_5
Capture Clock  : \Pump:BUART:txn\/clock_0
Path slack     : 21699114p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5710
-------------------------------------   ---- 
End-of-path arrival time (ps)           5710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  21699114  RISE       1
\Pump:BUART:txn\/main_5                      macrocell82     5520   5710  21699114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:txn\/clock_0                                   macrocell82         0      0  RISE       1



++++ Path 548 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_bitclk\/q
Path End       : \Pump:BUART:tx_state_0\/main_6
Capture Clock  : \Pump:BUART:tx_state_0\/clock_0
Path slack     : 21699396p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_bitclk\/clock_0                             macrocell86         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_bitclk\/q        macrocell86   1250   1250  21699396  RISE       1
\Pump:BUART:tx_state_0\/main_6  macrocell84   4177   5427  21699396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_0\/clock_0                            macrocell84         0      0  RISE       1



++++ Path 549 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_2\/q
Path End       : \Pump:BUART:rx_load_fifo\/main_4
Capture Clock  : \Pump:BUART:rx_load_fifo\/clock_0
Path slack     : 21699614p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5210
-------------------------------------   ---- 
End-of-path arrival time (ps)           5210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_2\/clock_0                            macrocell92         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_2\/q         macrocell92   1250   1250  21689216  RISE       1
\Pump:BUART:rx_load_fifo\/main_4  macrocell90   3960   5210  21699614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_load_fifo\/clock_0                          macrocell90         0      0  RISE       1



++++ Path 550 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_2\/q
Path End       : \Pump:BUART:rx_status_2\/main_4
Capture Clock  : \Pump:BUART:rx_status_2\/clock_0
Path slack     : 21699614p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5210
-------------------------------------   ---- 
End-of-path arrival time (ps)           5210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_2\/clock_0                            macrocell92         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_2\/q        macrocell92   1250   1250  21689216  RISE       1
\Pump:BUART:rx_status_2\/main_4  macrocell97   3960   5210  21699614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_status_2\/clock_0                           macrocell97         0      0  RISE       1



++++ Path 551 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_2\/q
Path End       : \Pump:BUART:rx_parity_error_pre\/main_5
Capture Clock  : \Pump:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21699614p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5210
-------------------------------------   ---- 
End-of-path arrival time (ps)           5210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_2\/clock_0                            macrocell92         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_2\/q                macrocell92   1250   1250  21689216  RISE       1
\Pump:BUART:rx_parity_error_pre\/main_5  macrocell99   3960   5210  21699614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_error_pre\/clock_0                   macrocell99         0      0  RISE       1



++++ Path 552 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Pump:BUART:tx_state_0\/main_2
Capture Clock  : \Pump:BUART:tx_state_0\/clock_0
Path slack     : 21699717p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5106
-------------------------------------   ---- 
End-of-path arrival time (ps)           5106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  21690062  RISE       1
\Pump:BUART:tx_state_0\/main_2               macrocell84     4916   5106  21699717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_0\/clock_0                            macrocell84         0      0  RISE       1



++++ Path 553 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_3\/q
Path End       : \Pump:BUART:rx_state_2\/main_3
Capture Clock  : \Pump:BUART:rx_state_2\/clock_0
Path slack     : 21700042p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4781
-------------------------------------   ---- 
End-of-path arrival time (ps)           4781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_3\/clock_0                            macrocell91         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_3\/q       macrocell91   1250   1250  21687992  RISE       1
\Pump:BUART:rx_state_2\/main_3  macrocell92   3531   4781  21700042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_2\/clock_0                            macrocell92         0      0  RISE       1



++++ Path 554 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_3\/q
Path End       : \Pump:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \Pump:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 21700042p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4781
-------------------------------------   ---- 
End-of-path arrival time (ps)           4781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_3\/clock_0                            macrocell91         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_3\/q               macrocell91   1250   1250  21687992  RISE       1
\Pump:BUART:rx_state_stop1_reg\/main_2  macrocell94   3531   4781  21700042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_stop1_reg\/clock_0                    macrocell94         0      0  RISE       1



++++ Path 555 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_load_fifo\/q
Path End       : \Pump:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \Pump:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21700119p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3130
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21705203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5084
-------------------------------------   ---- 
End-of-path arrival time (ps)           5084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_load_fifo\/clock_0                          macrocell90         0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump:BUART:rx_load_fifo\/q            macrocell90     1250   1250  21695030  RISE       1
\Pump:BUART:sRX:RxShifter:u0\/f0_load  datapathcell9   3834   5084  21700119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxShifter:u0\/clock                        datapathcell9       0      0  RISE       1



++++ Path 556 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_2\/q
Path End       : \Pump:BUART:txn\/main_4
Capture Clock  : \Pump:BUART:txn\/clock_0
Path slack     : 21700123p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4701
-------------------------------------   ---- 
End-of-path arrival time (ps)           4701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_2\/clock_0                            macrocell85         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_2\/q  macrocell85   1250   1250  21689441  RISE       1
\Pump:BUART:txn\/main_4    macrocell82   3451   4701  21700123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:txn\/clock_0                                   macrocell82         0      0  RISE       1



++++ Path 557 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_0\/q
Path End       : \Pump:BUART:rx_state_2\/main_1
Capture Clock  : \Pump:BUART:rx_state_2\/clock_0
Path slack     : 21700203p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4620
-------------------------------------   ---- 
End-of-path arrival time (ps)           4620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_0\/clock_0                            macrocell89         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_0\/q       macrocell89   1250   1250  21688152  RISE       1
\Pump:BUART:rx_state_2\/main_1  macrocell92   3370   4620  21700203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_2\/clock_0                            macrocell92         0      0  RISE       1



++++ Path 558 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_0\/q
Path End       : \Pump:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \Pump:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 21700203p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4620
-------------------------------------   ---- 
End-of-path arrival time (ps)           4620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_0\/clock_0                            macrocell89         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_0\/q               macrocell89   1250   1250  21688152  RISE       1
\Pump:BUART:rx_state_stop1_reg\/main_1  macrocell94   3370   4620  21700203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_stop1_reg\/clock_0                    macrocell94         0      0  RISE       1



++++ Path 559 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_bitclk\/q
Path End       : \Pump:BUART:txn\/main_6
Capture Clock  : \Pump:BUART:txn\/clock_0
Path slack     : 21700252p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4572
-------------------------------------   ---- 
End-of-path arrival time (ps)           4572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_bitclk\/clock_0                             macrocell86         0      0  RISE       1

Data path
pin name                  model name   delay     AT     slack  edge  Fanout
------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_bitclk\/q  macrocell86   1250   1250  21699396  RISE       1
\Pump:BUART:txn\/main_6   macrocell82   3322   4572  21700252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:txn\/clock_0                                   macrocell82         0      0  RISE       1



++++ Path 560 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_parity_bit\/q
Path End       : \Pump:BUART:txn\/main_7
Capture Clock  : \Pump:BUART:txn\/clock_0
Path slack     : 21700275p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4548
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_parity_bit\/clock_0                         macrocell88         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_parity_bit\/q  macrocell88   1250   1250  21700275  RISE       1
\Pump:BUART:txn\/main_7       macrocell82   3298   4548  21700275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:txn\/clock_0                                   macrocell82         0      0  RISE       1



++++ Path 561 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_2\/q
Path End       : \Pump:BUART:rx_state_0\/main_5
Capture Clock  : \Pump:BUART:rx_state_0\/clock_0
Path slack     : 21700350p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4473
-------------------------------------   ---- 
End-of-path arrival time (ps)           4473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_2\/clock_0                            macrocell92         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_2\/q       macrocell92   1250   1250  21689216  RISE       1
\Pump:BUART:rx_state_0\/main_5  macrocell89   3223   4473  21700350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_0\/clock_0                            macrocell89         0      0  RISE       1



++++ Path 562 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_2\/q
Path End       : \Pump:BUART:rx_state_3\/main_4
Capture Clock  : \Pump:BUART:rx_state_3\/clock_0
Path slack     : 21700350p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4473
-------------------------------------   ---- 
End-of-path arrival time (ps)           4473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_2\/clock_0                            macrocell92         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_2\/q       macrocell92   1250   1250  21689216  RISE       1
\Pump:BUART:rx_state_3\/main_4  macrocell91   3223   4473  21700350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_3\/clock_0                            macrocell91         0      0  RISE       1



++++ Path 563 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_2\/q
Path End       : \Pump:BUART:rx_status_3\/main_5
Capture Clock  : \Pump:BUART:rx_status_3\/clock_0
Path slack     : 21700350p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4473
-------------------------------------   ---- 
End-of-path arrival time (ps)           4473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_2\/clock_0                            macrocell92         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_2\/q        macrocell92   1250   1250  21689216  RISE       1
\Pump:BUART:rx_status_3\/main_5  macrocell98   3223   4473  21700350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_status_3\/clock_0                           macrocell98         0      0  RISE       1



++++ Path 564 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_2\/q
Path End       : \Pump:BUART:rx_parity_bit\/main_5
Capture Clock  : \Pump:BUART:rx_parity_bit\/clock_0
Path slack     : 21700350p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4473
-------------------------------------   ---- 
End-of-path arrival time (ps)           4473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_2\/clock_0                            macrocell92         0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_2\/q          macrocell92    1250   1250  21689216  RISE       1
\Pump:BUART:rx_parity_bit\/main_5  macrocell101   3223   4473  21700350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_bit\/clock_0                         macrocell101        0      0  RISE       1



++++ Path 565 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:txn\/q
Path End       : \Pump:BUART:tx_parity_bit\/main_0
Capture Clock  : \Pump:BUART:tx_parity_bit\/clock_0
Path slack     : 21700398p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4426
-------------------------------------   ---- 
End-of-path arrival time (ps)           4426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:txn\/clock_0                                   macrocell82         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:txn\/q                 macrocell82   1250   1250  21700398  RISE       1
\Pump:BUART:tx_parity_bit\/main_0  macrocell88   3176   4426  21700398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_parity_bit\/clock_0                         macrocell88         0      0  RISE       1



++++ Path 566 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Pump:BUART:tx_state_0\/main_5
Capture Clock  : \Pump:BUART:tx_state_0\/clock_0
Path slack     : 21700447p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4377
-------------------------------------   ---- 
End-of-path arrival time (ps)           4377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  21699114  RISE       1
\Pump:BUART:tx_state_0\/main_5               macrocell84     4187   4377  21700447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_0\/clock_0                            macrocell84         0      0  RISE       1



++++ Path 567 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_status_2\/q
Path End       : \Pump:BUART:sRX:RxSts\/status_2
Capture Clock  : \Pump:BUART:sRX:RxSts\/clock
Path slack     : 21700691p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                             -500
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21707833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7142
-------------------------------------   ---- 
End-of-path arrival time (ps)           7142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_status_2\/clock_0                           macrocell97         0      0  RISE       1

Data path
pin name                         model name    delay     AT     slack  edge  Fanout
-------------------------------  ------------  -----  -----  --------  ----  ------
\Pump:BUART:rx_status_2\/q       macrocell97    1250   1250  21700691  RISE       1
\Pump:BUART:sRX:RxSts\/status_2  statusicell6   5892   7142  21700691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxSts\/clock                               statusicell6        0      0  RISE       1



++++ Path 568 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_2\/q
Path End       : \Pump:BUART:tx_bitclk\/main_3
Capture Clock  : \Pump:BUART:tx_bitclk\/clock_0
Path slack     : 21700740p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4083
-------------------------------------   ---- 
End-of-path arrival time (ps)           4083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_2\/clock_0                            macrocell85         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_2\/q      macrocell85   1250   1250  21689441  RISE       1
\Pump:BUART:tx_bitclk\/main_3  macrocell86   2833   4083  21700740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_bitclk\/clock_0                             macrocell86         0      0  RISE       1



++++ Path 569 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_2\/q
Path End       : \Pump:BUART:tx_state_1\/main_3
Capture Clock  : \Pump:BUART:tx_state_1\/clock_0
Path slack     : 21700742p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4081
-------------------------------------   ---- 
End-of-path arrival time (ps)           4081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_2\/clock_0                            macrocell85         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_2\/q       macrocell85   1250   1250  21689441  RISE       1
\Pump:BUART:tx_state_1\/main_3  macrocell83   2831   4081  21700742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_1\/clock_0                            macrocell83         0      0  RISE       1



++++ Path 570 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_2\/q
Path End       : \Pump:BUART:tx_state_2\/main_3
Capture Clock  : \Pump:BUART:tx_state_2\/clock_0
Path slack     : 21700742p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4081
-------------------------------------   ---- 
End-of-path arrival time (ps)           4081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_2\/clock_0                            macrocell85         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_2\/q       macrocell85   1250   1250  21689441  RISE       1
\Pump:BUART:tx_state_2\/main_3  macrocell85   2831   4081  21700742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_2\/clock_0                            macrocell85         0      0  RISE       1



++++ Path 571 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_2\/q
Path End       : \Pump:BUART:tx_parity_bit\/main_3
Capture Clock  : \Pump:BUART:tx_parity_bit\/clock_0
Path slack     : 21700742p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4081
-------------------------------------   ---- 
End-of-path arrival time (ps)           4081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_2\/clock_0                            macrocell85         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_2\/q          macrocell85   1250   1250  21689441  RISE       1
\Pump:BUART:tx_parity_bit\/main_3  macrocell88   2831   4081  21700742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_parity_bit\/clock_0                         macrocell88         0      0  RISE       1



++++ Path 572 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_bitclk_enable\/q
Path End       : \Pump:BUART:rx_state_0\/main_2
Capture Clock  : \Pump:BUART:rx_state_0\/clock_0
Path slack     : 21700969p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_bitclk_enable\/clock_0                      macrocell93         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_bitclk_enable\/q  macrocell93   1250   1250  21696757  RISE       1
\Pump:BUART:rx_state_0\/main_2   macrocell89   2604   3854  21700969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_0\/clock_0                            macrocell89         0      0  RISE       1



++++ Path 573 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_bitclk_enable\/q
Path End       : \Pump:BUART:rx_state_3\/main_2
Capture Clock  : \Pump:BUART:rx_state_3\/clock_0
Path slack     : 21700969p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_bitclk_enable\/clock_0                      macrocell93         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_bitclk_enable\/q  macrocell93   1250   1250  21696757  RISE       1
\Pump:BUART:rx_state_3\/main_2   macrocell91   2604   3854  21700969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_3\/clock_0                            macrocell91         0      0  RISE       1



++++ Path 574 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_bitclk_enable\/q
Path End       : \Pump:BUART:rx_status_3\/main_2
Capture Clock  : \Pump:BUART:rx_status_3\/clock_0
Path slack     : 21700969p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_bitclk_enable\/clock_0                      macrocell93         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_bitclk_enable\/q  macrocell93   1250   1250  21696757  RISE       1
\Pump:BUART:rx_status_3\/main_2  macrocell98   2604   3854  21700969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_status_3\/clock_0                           macrocell98         0      0  RISE       1



++++ Path 575 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_bitclk_enable\/q
Path End       : \Pump:BUART:rx_parity_bit\/main_2
Capture Clock  : \Pump:BUART:rx_parity_bit\/clock_0
Path slack     : 21700969p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_bitclk_enable\/clock_0                      macrocell93         0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\Pump:BUART:rx_bitclk_enable\/q    macrocell93    1250   1250  21696757  RISE       1
\Pump:BUART:rx_parity_bit\/main_2  macrocell101   2604   3854  21700969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_bit\/clock_0                         macrocell101        0      0  RISE       1



++++ Path 576 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_1\/q
Path End       : \Pump:BUART:tx_bitclk\/main_0
Capture Clock  : \Pump:BUART:tx_bitclk\/clock_0
Path slack     : 21701026p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3797
-------------------------------------   ---- 
End-of-path arrival time (ps)           3797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_1\/clock_0                            macrocell83         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_1\/q      macrocell83   1250   1250  21688440  RISE       1
\Pump:BUART:tx_bitclk\/main_0  macrocell86   2547   3797  21701026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_bitclk\/clock_0                             macrocell86         0      0  RISE       1



++++ Path 577 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_1\/q
Path End       : \Pump:BUART:tx_state_1\/main_0
Capture Clock  : \Pump:BUART:tx_state_1\/clock_0
Path slack     : 21701031p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3792
-------------------------------------   ---- 
End-of-path arrival time (ps)           3792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_1\/clock_0                            macrocell83         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_1\/q       macrocell83   1250   1250  21688440  RISE       1
\Pump:BUART:tx_state_1\/main_0  macrocell83   2542   3792  21701031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_1\/clock_0                            macrocell83         0      0  RISE       1



++++ Path 578 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_1\/q
Path End       : \Pump:BUART:tx_state_2\/main_0
Capture Clock  : \Pump:BUART:tx_state_2\/clock_0
Path slack     : 21701031p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3792
-------------------------------------   ---- 
End-of-path arrival time (ps)           3792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_1\/clock_0                            macrocell83         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_1\/q       macrocell83   1250   1250  21688440  RISE       1
\Pump:BUART:tx_state_2\/main_0  macrocell85   2542   3792  21701031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_2\/clock_0                            macrocell85         0      0  RISE       1



++++ Path 579 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_1\/q
Path End       : \Pump:BUART:tx_parity_bit\/main_1
Capture Clock  : \Pump:BUART:tx_parity_bit\/clock_0
Path slack     : 21701031p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3792
-------------------------------------   ---- 
End-of-path arrival time (ps)           3792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_1\/clock_0                            macrocell83         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_1\/q          macrocell83   1250   1250  21688440  RISE       1
\Pump:BUART:tx_parity_bit\/main_1  macrocell88   2542   3792  21701031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_parity_bit\/clock_0                         macrocell88         0      0  RISE       1



++++ Path 580 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_parity_bit\/q
Path End       : \Pump:BUART:tx_parity_bit\/main_5
Capture Clock  : \Pump:BUART:tx_parity_bit\/clock_0
Path slack     : 21701033p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3791
-------------------------------------   ---- 
End-of-path arrival time (ps)           3791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_parity_bit\/clock_0                         macrocell88         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_parity_bit\/q       macrocell88   1250   1250  21700275  RISE       1
\Pump:BUART:tx_parity_bit\/main_5  macrocell88   2541   3791  21701033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_parity_bit\/clock_0                         macrocell88         0      0  RISE       1



++++ Path 581 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_bitclk\/q
Path End       : \Pump:BUART:tx_state_1\/main_4
Capture Clock  : \Pump:BUART:tx_state_1\/clock_0
Path slack     : 21701041p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3782
-------------------------------------   ---- 
End-of-path arrival time (ps)           3782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_bitclk\/clock_0                             macrocell86         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_bitclk\/q        macrocell86   1250   1250  21699396  RISE       1
\Pump:BUART:tx_state_1\/main_4  macrocell83   2532   3782  21701041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_1\/clock_0                            macrocell83         0      0  RISE       1



++++ Path 582 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_bitclk\/q
Path End       : \Pump:BUART:tx_state_2\/main_4
Capture Clock  : \Pump:BUART:tx_state_2\/clock_0
Path slack     : 21701041p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3782
-------------------------------------   ---- 
End-of-path arrival time (ps)           3782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_bitclk\/clock_0                             macrocell86         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_bitclk\/q        macrocell86   1250   1250  21699396  RISE       1
\Pump:BUART:tx_state_2\/main_4  macrocell85   2532   3782  21701041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_2\/clock_0                            macrocell85         0      0  RISE       1



++++ Path 583 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_bitclk\/q
Path End       : \Pump:BUART:tx_parity_bit\/main_4
Capture Clock  : \Pump:BUART:tx_parity_bit\/clock_0
Path slack     : 21701041p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3782
-------------------------------------   ---- 
End-of-path arrival time (ps)           3782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_bitclk\/clock_0                             macrocell86         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_bitclk\/q           macrocell86   1250   1250  21699396  RISE       1
\Pump:BUART:tx_parity_bit\/main_4  macrocell88   2532   3782  21701041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_parity_bit\/clock_0                         macrocell88         0      0  RISE       1



++++ Path 584 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_last\/q
Path End       : \Pump:BUART:rx_state_2\/main_6
Capture Clock  : \Pump:BUART:rx_state_2\/clock_0
Path slack     : 21701256p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_last\/clock_0                               macrocell100        0      0  RISE       1

Data path
pin name                        model name    delay     AT     slack  edge  Fanout
------------------------------  ------------  -----  -----  --------  ----  ------
\Pump:BUART:rx_last\/q          macrocell100   1250   1250  21701256  RISE       1
\Pump:BUART:rx_state_2\/main_6  macrocell92    2318   3568  21701256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_2\/clock_0                            macrocell92         0      0  RISE       1



++++ Path 585 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_0\/q
Path End       : \Pump:BUART:tx_state_0\/main_1
Capture Clock  : \Pump:BUART:tx_state_0\/clock_0
Path slack     : 21701266p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_0\/clock_0                            macrocell84         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_0\/q       macrocell84   1250   1250  21690832  RISE       1
\Pump:BUART:tx_state_0\/main_1  macrocell84   2307   3557  21701266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_0\/clock_0                            macrocell84         0      0  RISE       1



++++ Path 586 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_2\/q
Path End       : \Pump:BUART:rx_state_2\/main_4
Capture Clock  : \Pump:BUART:rx_state_2\/clock_0
Path slack     : 21701267p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_2\/clock_0                            macrocell92         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_2\/q       macrocell92   1250   1250  21689216  RISE       1
\Pump:BUART:rx_state_2\/main_4  macrocell92   2307   3557  21701267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_2\/clock_0                            macrocell92         0      0  RISE       1



++++ Path 587 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_2\/q
Path End       : \Pump:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \Pump:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 21701267p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_2\/clock_0                            macrocell92         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_2\/q               macrocell92   1250   1250  21689216  RISE       1
\Pump:BUART:rx_state_stop1_reg\/main_3  macrocell94   2307   3557  21701267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_stop1_reg\/clock_0                    macrocell94         0      0  RISE       1



++++ Path 588 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : MODIN9_1/main_4
Capture Clock  : MODIN9_1/clock_0
Path slack     : 21701271p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell96         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN9_0/q       macrocell96   1250   1250  21692874  RISE       1
MODIN9_1/main_4  macrocell95   2303   3553  21701271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell95         0      0  RISE       1



++++ Path 589 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : MODIN9_0/main_3
Capture Clock  : MODIN9_0/clock_0
Path slack     : 21701271p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell96         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN9_0/q       macrocell96   1250   1250  21692874  RISE       1
MODIN9_0/main_3  macrocell96   2303   3553  21701271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell96         0      0  RISE       1



++++ Path 590 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_parity_bit\/q
Path End       : \Pump:BUART:rx_parity_bit\/main_6
Capture Clock  : \Pump:BUART:rx_parity_bit\/clock_0
Path slack     : 21701273p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_bit\/clock_0                         macrocell101        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\Pump:BUART:rx_parity_bit\/q       macrocell101   1250   1250  21698869  RISE       1
\Pump:BUART:rx_parity_bit\/main_6  macrocell101   2300   3550  21701273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_bit\/clock_0                         macrocell101        0      0  RISE       1



++++ Path 591 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : MODIN9_1/main_3
Capture Clock  : MODIN9_1/clock_0
Path slack     : 21701281p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3542
-------------------------------------   ---- 
End-of-path arrival time (ps)           3542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell95         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN9_1/q       macrocell95   1250   1250  21692884  RISE       1
MODIN9_1/main_3  macrocell95   2292   3542  21701281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell95         0      0  RISE       1



++++ Path 592 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:txn\/q
Path End       : \Pump:BUART:txn\/main_0
Capture Clock  : \Pump:BUART:txn\/clock_0
Path slack     : 21701286p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:txn\/clock_0                                   macrocell82         0      0  RISE       1

Data path
pin name                 model name   delay     AT     slack  edge  Fanout
-----------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:txn\/q       macrocell82   1250   1250  21700398  RISE       1
\Pump:BUART:txn\/main_0  macrocell82   2287   3537  21701286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:txn\/clock_0                                   macrocell82         0      0  RISE       1



++++ Path 593 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_0\/q
Path End       : \Pump:BUART:rx_state_0\/main_1
Capture Clock  : \Pump:BUART:rx_state_0\/clock_0
Path slack     : 21701286p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_0\/clock_0                            macrocell89         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_0\/q       macrocell89   1250   1250  21688152  RISE       1
\Pump:BUART:rx_state_0\/main_1  macrocell89   2287   3537  21701286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_0\/clock_0                            macrocell89         0      0  RISE       1



++++ Path 594 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_0\/q
Path End       : \Pump:BUART:rx_state_3\/main_1
Capture Clock  : \Pump:BUART:rx_state_3\/clock_0
Path slack     : 21701286p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_0\/clock_0                            macrocell89         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_0\/q       macrocell89   1250   1250  21688152  RISE       1
\Pump:BUART:rx_state_3\/main_1  macrocell91   2287   3537  21701286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_3\/clock_0                            macrocell91         0      0  RISE       1



++++ Path 595 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_0\/q
Path End       : \Pump:BUART:rx_status_3\/main_1
Capture Clock  : \Pump:BUART:rx_status_3\/clock_0
Path slack     : 21701286p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_0\/clock_0                            macrocell89         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_0\/q        macrocell89   1250   1250  21688152  RISE       1
\Pump:BUART:rx_status_3\/main_1  macrocell98   2287   3537  21701286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_status_3\/clock_0                           macrocell98         0      0  RISE       1



++++ Path 596 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_0\/q
Path End       : \Pump:BUART:rx_parity_bit\/main_1
Capture Clock  : \Pump:BUART:rx_parity_bit\/clock_0
Path slack     : 21701286p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_0\/clock_0                            macrocell89         0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_0\/q          macrocell89    1250   1250  21688152  RISE       1
\Pump:BUART:rx_parity_bit\/main_1  macrocell101   2287   3537  21701286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_bit\/clock_0                         macrocell101        0      0  RISE       1



++++ Path 597 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_parity_error_pre\/q
Path End       : \Pump:BUART:rx_status_2\/main_5
Capture Clock  : \Pump:BUART:rx_status_2\/clock_0
Path slack     : 21701290p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_error_pre\/clock_0                   macrocell99         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_parity_error_pre\/q  macrocell99   1250   1250  21701290  RISE       1
\Pump:BUART:rx_status_2\/main_5     macrocell97   2284   3534  21701290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_status_2\/clock_0                           macrocell97         0      0  RISE       1



++++ Path 598 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_parity_error_pre\/q
Path End       : \Pump:BUART:rx_parity_error_pre\/main_6
Capture Clock  : \Pump:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21701290p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_error_pre\/clock_0                   macrocell99         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_parity_error_pre\/q       macrocell99   1250   1250  21701290  RISE       1
\Pump:BUART:rx_parity_error_pre\/main_6  macrocell99   2284   3534  21701290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_error_pre\/clock_0                   macrocell99         0      0  RISE       1



++++ Path 599 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Pump:BUART:tx_state_1\/main_2
Capture Clock  : \Pump:BUART:tx_state_1\/clock_0
Path slack     : 21702074p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2749
-------------------------------------   ---- 
End-of-path arrival time (ps)           2749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  21690062  RISE       1
\Pump:BUART:tx_state_1\/main_2               macrocell83     2559   2749  21702074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_1\/clock_0                            macrocell83         0      0  RISE       1



++++ Path 600 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Pump:BUART:tx_state_2\/main_2
Capture Clock  : \Pump:BUART:tx_state_2\/clock_0
Path slack     : 21702074p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2749
-------------------------------------   ---- 
End-of-path arrival time (ps)           2749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  21690062  RISE       1
\Pump:BUART:tx_state_2\/main_2               macrocell85     2559   2749  21702074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_2\/clock_0                            macrocell85         0      0  RISE       1



++++ Path 601 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Pump:BUART:tx_bitclk\/main_2
Capture Clock  : \Pump:BUART:tx_bitclk\/clock_0
Path slack     : 21702086p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2737
-------------------------------------   ---- 
End-of-path arrival time (ps)           2737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  21690062  RISE       1
\Pump:BUART:tx_bitclk\/main_2                macrocell86     2547   2737  21702086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_bitclk\/clock_0                             macrocell86         0      0  RISE       1



++++ Path 602 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_status_3\/q
Path End       : \Pump:BUART:sRX:RxSts\/status_3
Capture Clock  : \Pump:BUART:sRX:RxSts\/clock
Path slack     : 21704277p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                             -500
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21707833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_status_3\/clock_0                           macrocell98         0      0  RISE       1

Data path
pin name                         model name    delay     AT     slack  edge  Fanout
-------------------------------  ------------  -----  -----  --------  ----  ------
\Pump:BUART:rx_status_3\/q       macrocell98    1250   1250  21704277  RISE       1
\Pump:BUART:sRX:RxSts\/status_3  statusicell6   2306   3556  21704277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxSts\/clock                               statusicell6        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

