-- ACTIVE-CAD-2-VHDL, 2.5.5.51, Thu Oct 07 23:35:26 1999

library IEEE;
use IEEE.std_logic_1164.all;
-- Simulation netlist only
-- synopsys translate_off
library UNISIM;
use UNISIM.vcomponents.all;
-- synopsys translate_on

entity F00161 is port (
	A : in STD_LOGIC_VECTOR (4 downto 0);
	INTERNAL_DATABUS : inout STD_LOGIC_VECTOR (15 downto 0);
	IO : inout STD_LOGIC_VECTOR (15 downto 0);
	PINS_PHYSICAL_ADDRESS_BUS : out STD_LOGIC_VECTOR (15 downto 0);
	RESET_PIN : in STD_LOGIC;
	CLOCK_PIN : in STD_LOGIC;
	X36_NET00076_X95 : out STD_LOGIC;
	X36_NET00077_X95 : out STD_LOGIC
); end F00161;

architecture SCHEMATIC of F00161 is

--COMPONENTS

component ADSU16 port (
	A : in STD_LOGIC_VECTOR (15 downto 0);
	B : in STD_LOGIC_VECTOR (15 downto 0);
	S : out STD_LOGIC_VECTOR (15 downto 0);
	ADD : in STD_LOGIC;
	CI : in STD_LOGIC;
	CO : out STD_LOGIC;
	OFL : out STD_LOGIC
); end component;

component AND2 port (
	I0 : in STD_LOGIC;
	I1 : in STD_LOGIC;
	O : out STD_LOGIC
); end component;

component OR2 port (
	I0 : in STD_LOGIC;
	I1 : in STD_LOGIC;
	O : out STD_LOGIC
); end component;

component BUFT16 port (
	I : in STD_LOGIC_VECTOR (15 downto 0);
	O : out STD_LOGIC_VECTOR (15 downto 0);
	T : in STD_LOGIC
); end component;

component INV16 port (
	I : in STD_LOGIC_VECTOR (15 downto 0);
	O : out STD_LOGIC_VECTOR (15 downto 0)
); end component;

component FD16CE port (
	D : in STD_LOGIC_VECTOR (15 downto 0);
	Q : out STD_LOGIC_VECTOR (15 downto 0);
	C : in STD_LOGIC;
	CE : in STD_LOGIC;
	CLR : in STD_LOGIC
); end component;

component RAM32X8S port (
	D : in STD_LOGIC_VECTOR (7 downto 0);
	O : out STD_LOGIC_VECTOR (7 downto 0);
	A0 : in STD_LOGIC;
	A1 : in STD_LOGIC;
	A2 : in STD_LOGIC;
	A3 : in STD_LOGIC;
	A4 : in STD_LOGIC;
	WCLK : in STD_LOGIC;
	WE : in STD_LOGIC
); end component;

component OR8 port (
	I0 : in STD_LOGIC;
	I1 : in STD_LOGIC;
	I2 : in STD_LOGIC;
	I3 : in STD_LOGIC;
	I4 : in STD_LOGIC;
	I5 : in STD_LOGIC;
	I6 : in STD_LOGIC;
	I7 : in STD_LOGIC;
	O : out STD_LOGIC
); end component;

component INV port (
	I : in STD_LOGIC;
	O : out STD_LOGIC
); end component;

component BUFE port (
	E : in STD_LOGIC;
	I : in STD_LOGIC;
	O : out STD_LOGIC
); end component;

component FD port (
	C : in STD_LOGIC;
	D : in STD_LOGIC;
	Q : out STD_LOGIC
); end component;

component OBUF16 port (
	I : in STD_LOGIC_VECTOR (15 downto 0);
	O : out STD_LOGIC_VECTOR (15 downto 0)
); end component;

component CB16CLE port (
	D : in STD_LOGIC_VECTOR (15 downto 0);
	Q : out STD_LOGIC_VECTOR (15 downto 0);
	C : in STD_LOGIC;
	CE : in STD_LOGIC;
	CEO : out STD_LOGIC;
	CLR : in STD_LOGIC;
	L : in STD_LOGIC;
	TC : out STD_LOGIC
); end component;

component OBUFE16 port (
	I : in STD_LOGIC_VECTOR (15 downto 0);
	O : out STD_LOGIC_VECTOR (15 downto 0);
	E : in STD_LOGIC
); end component;

component BUFE8 port (
	I : in STD_LOGIC_VECTOR (7 downto 0);
	O : out STD_LOGIC_VECTOR (7 downto 0);
	E : in STD_LOGIC
); end component;

component D3_8E port (
	A0 : in STD_LOGIC;
	A1 : in STD_LOGIC;
	A2 : in STD_LOGIC;
	D0 : out STD_LOGIC;
	D1 : out STD_LOGIC;
	D2 : out STD_LOGIC;
	D3 : out STD_LOGIC;
	D4 : out STD_LOGIC;
	D5 : out STD_LOGIC;
	D6 : out STD_LOGIC;
	D7 : out STD_LOGIC;
	E : in STD_LOGIC
); end component;

component PULLUP port (
	O : out STD_LOGIC
); end component;

component FD8CE port (
	D : in STD_LOGIC_VECTOR (7 downto 0);
	Q : out STD_LOGIC_VECTOR (7 downto 0);
	C : in STD_LOGIC;
	CE : in STD_LOGIC;
	CLR : in STD_LOGIC
); end component;

component IBUF16 port (
	I : in STD_LOGIC_VECTOR (15 downto 0);
	O : out STD_LOGIC_VECTOR (15 downto 0)
); end component;

component SR16CLED port (
	D : in STD_LOGIC_VECTOR (15 downto 0);
	Q : out STD_LOGIC_VECTOR (15 downto 0);
	C : in STD_LOGIC;
	CE : in STD_LOGIC;
	CLR : in STD_LOGIC;
	L : in STD_LOGIC;
	LEFT : in STD_LOGIC;
	SLI : in STD_LOGIC;
	SRI : in STD_LOGIC
); end component;

component BUFE16 port (
	I : in STD_LOGIC_VECTOR (15 downto 0);
	O : out STD_LOGIC_VECTOR (15 downto 0);
	E : in STD_LOGIC
); end component;

component IBUF port (
	I : in STD_LOGIC;
	O : out STD_LOGIC
); end component;

component OBUF port (
	I : in STD_LOGIC;
	O : out STD_LOGIC
); end component;

component BUFT port (
	T : in STD_LOGIC;
	I : in STD_LOGIC;
	O : out STD_LOGIC
); end component;

--SIGNALS

signal WRITE_ENABLE_REGISTERS : STD_LOGIC;
signal WRITE_TO_REGISTERS : STD_LOGIC;
signal X36_NET00001_X95 : STD_LOGIC;
signal X36_NET00002_X95 : STD_LOGIC;
signal X36_NET00003_X95 : STD_LOGIC;
signal X36_NET00020_X95 : STD_LOGIC;
signal X36_NET00021_X95 : STD_LOGIC;
signal X36_NET00023_X95 : STD_LOGIC;
signal CARRY_IN : STD_LOGIC;
signal ALU_CARRYOUT : STD_LOGIC;
signal ALU_OVERFLOWOUT : STD_LOGIC;
signal X36_NET00031_X95 : STD_LOGIC;
signal X36_NET00032_X95 : STD_LOGIC;
signal CARRY_OUT : STD_LOGIC;
signal ENABLE_USR_TO_BUS : STD_LOGIC;
signal X36_NET00004_X95 : STD_LOGIC;
signal X36_NET00005_X95 : STD_LOGIC;
signal X36_NET00006_X95 : STD_LOGIC;
signal X36_NET00007_X95 : STD_LOGIC;
signal X36_NET00008_X95 : STD_LOGIC;
signal X36_NET00009_X95 : STD_LOGIC;
signal X36_NET00010_X95 : STD_LOGIC;
signal X36_NET00011_X95 : STD_LOGIC;
signal X36_NET00022_X95 : STD_LOGIC;
signal X36_NET00025_X95 : STD_LOGIC;
signal X36_NET00026_X95 : STD_LOGIC;
signal X36_NET00027_X95 : STD_LOGIC;
signal X36_NET00028_X95 : STD_LOGIC;
signal X36_NET00029_X95 : STD_LOGIC;
signal X36_NET00030_X95 : STD_LOGIC;
signal X36_NET00034_X95 : STD_LOGIC;
signal WRITE_MMU : STD_LOGIC;
signal WRITE_ENABLE_MMU : STD_LOGIC;
signal READ_MMU : STD_LOGIC;
signal X36_NET00039_X95 : STD_LOGIC;
signal ENABLE_SR1_TO_BUS : STD_LOGIC;
signal ENABLE_SR2_TO_BUS : STD_LOGIC;
signal ENABLE_SR3_TO_BUS : STD_LOGIC;
signal ENABLE_SR4_TO_BUS : STD_LOGIC;
signal ENABLE_PC_TO_BUS : STD_LOGIC;
signal LOAD_PC : STD_LOGIC;
signal ENABLE_PC : STD_LOGIC;
signal CLOCK_PC : STD_LOGIC;
signal RESET : STD_LOGIC;
signal ENABLE_CODEBUS_TO_LOGICAL : STD_LOGIC;
signal ENABLE_DATABUS_TO_LOGICAL : STD_LOGIC;
signal ENABLE_LOGICALHI_TO_PHYSICAL : STD_LOGIC;
signal ENABLE_DATAADDRESS_TO_INTERNALBUS : STD_LOGIC;
signal ENABLE_INTERNAL_TO_EXTERNAL : STD_LOGIC;
signal ENABLE_EXTERNAL_TO_INTERNAL : STD_LOGIC;
signal CLOCK_INSTRUCTION_LATCH : STD_LOGIC;
signal ENABLE_INSTRUCTION_LATCH : STD_LOGIC;
signal ENABLE_STATE_FEEDBACK : STD_LOGIC;
signal ENABLE_INSTRUCTION_STATE : STD_LOGIC;
signal CLOCK : STD_LOGIC;
signal X36_NET00478_X95 : STD_LOGIC;
signal ENABLE_COMMON_TO_LOGICAL : STD_LOGIC;
signal LOAD_DATA_ADDRESS_LATCH : STD_LOGIC;
signal LOAD_ENABLE_DATA_ADDRESS_LATCH : STD_LOGIC;
signal ENABLE_MMU_PHYS_TO_PHYS : STD_LOGIC;
signal SR1_LOAD_ENABLE : STD_LOGIC;
signal SR1_LOAD : STD_LOGIC;
signal SR2_LOAD_ENABLE : STD_LOGIC;
signal SR2_LOAD : STD_LOGIC;
signal ENABLE_MMU_PHYS_TO_BUS : STD_LOGIC;
signal SR3_LOAD_ENABLE : STD_LOGIC;
signal ENABLE_SR3_OUTPUT_TO_LOGICAL : STD_LOGIC;
signal ENABLE_SR4_OUTPUT_TO_MMU_WRITE_DATA : STD_LOGIC;
signal SR4_LOAD_ENABLE : STD_LOGIC;
signal SR4_LOAD : STD_LOGIC;
signal ENABLE_GROUND_TO_BUS : STD_LOGIC;
signal LOAD_OPERAND : STD_LOGIC;
signal ENABLE_OPERAND_LOAD : STD_LOGIC;
signal ENABLE_BUS_TO_ALU : STD_LOGIC;
signal ALU_CARRY_IN : STD_LOGIC;
signal ALU_ADD : STD_LOGIC;
signal LOAD_CARRY_BIT : STD_LOGIC;
signal LOAD_ZERO_BIT : STD_LOGIC;
signal LOAD_OVERFLOW_BIT : STD_LOGIC;
signal ENABLE_OVERFLOW_FROM_ALU : STD_LOGIC;
signal ENABLE_CARRY_FROM_ALU : STD_LOGIC;
signal ENABLE_ZERO_TO_USR : STD_LOGIC;
signal ENABLE_USR_FROM_BUS : STD_LOGIC;
signal ENABLE_ADDER_TO_RESULT : STD_LOGIC;
signal ENABLE_AND_TO_RESULT : STD_LOGIC;
signal ENABLE_OR_TO_RESULT : STD_LOGIC;
signal ENABLE_INVERT_TO_RESULT : STD_LOGIC;
signal ENABLE_RESULT_TO_BUS : STD_LOGIC;
signal ENABLE_LOAD_RESULT : STD_LOGIC;
signal LOAD_RESULT_LATCH : STD_LOGIC;
signal ENABLE_REGISTERS_TO_BUS : STD_LOGIC;
signal MEMREQ : STD_LOGIC;
signal MEM_READ_NOT_WRITE : STD_LOGIC;
signal ENABLE_SHIFTER_TO_RESULT : STD_LOGIC;
signal SHIFT_IN_BIT : STD_LOGIC;
signal SHIFT_OUT_BIT : STD_LOGIC;
signal SHIFT_LEFT_NOT_RIGHT : STD_LOGIC;
signal ENABLE_LOAD_SHIFT : STD_LOGIC;
signal LOAD_SHIFT : STD_LOGIC;
signal ENABLE_SHIFT_OUT_TO_CARRY_IN : STD_LOGIC;
signal ENABLE_SHIFT_OUT_TO_SHIFT_IN : STD_LOGIC;
signal ENABLE_CARRY_OUT_TO_SHIFT_IN : STD_LOGIC;
signal X36_NET00012_X95 : STD_LOGIC;
signal PINS_PHYSICAL_ADDRESS_BUS15_ASSIGN_O15 : STD_LOGIC;
signal PINS_PHYSICAL_ADDRESS_BUS14_ASSIGN_O14 : STD_LOGIC;
signal PINS_PHYSICAL_ADDRESS_BUS13_ASSIGN_O13 : STD_LOGIC;
signal PINS_PHYSICAL_ADDRESS_BUS12_ASSIGN_O12 : STD_LOGIC;
signal PINS_PHYSICAL_ADDRESS_BUS11_ASSIGN_O11 : STD_LOGIC;
signal PINS_PHYSICAL_ADDRESS_BUS10_ASSIGN_O10 : STD_LOGIC;
signal PINS_PHYSICAL_ADDRESS_BUS9_ASSIGN_O9 : STD_LOGIC;
signal PINS_PHYSICAL_ADDRESS_BUS8_ASSIGN_O8 : STD_LOGIC;
signal PINS_PHYSICAL_ADDRESS_BUS7_ASSIGN_O7 : STD_LOGIC;
signal PINS_PHYSICAL_ADDRESS_BUS6_ASSIGN_O6 : STD_LOGIC;
signal PINS_PHYSICAL_ADDRESS_BUS5_ASSIGN_O5 : STD_LOGIC;
signal PINS_PHYSICAL_ADDRESS_BUS4_ASSIGN_O4 : STD_LOGIC;
signal PINS_PHYSICAL_ADDRESS_BUS3_ASSIGN_O3 : STD_LOGIC;
signal PINS_PHYSICAL_ADDRESS_BUS2_ASSIGN_O2 : STD_LOGIC;
signal PINS_PHYSICAL_ADDRESS_BUS1_ASSIGN_O1 : STD_LOGIC;
signal PINS_PHYSICAL_ADDRESS_BUS0_ASSIGN_O0 : STD_LOGIC;
signal RESET_PIN_ASSIGN_IPAD : STD_LOGIC;
signal CLOCK_PIN_ASSIGN_IPAD : STD_LOGIC;
signal X36_NET00076_ASSIGN_OPAD : STD_LOGIC;
signal X36_NET00077_ASSIGN_OPAD : STD_LOGIC;
signal NET00097 : STD_LOGIC;
signal NET00098 : STD_LOGIC;
signal NET00099 : STD_LOGIC;
signal NET00100 : STD_LOGIC;
signal NET00101 : STD_LOGIC;
signal NET00102 : STD_LOGIC;
signal NET00103 : STD_LOGIC;
signal NET00104 : STD_LOGIC;
signal NET00105 : STD_LOGIC;
signal NET00106 : STD_LOGIC;
signal NET00107 : STD_LOGIC;
signal NET00108 : STD_LOGIC;
signal NET00109 : STD_LOGIC;
signal NET00110 : STD_LOGIC;
signal NET00111 : STD_LOGIC;
signal NET00112 : STD_LOGIC;
signal NET00113 : STD_LOGIC;
signal NET00114 : STD_LOGIC;
signal NET00115 : STD_LOGIC;
signal NET00116 : STD_LOGIC;
signal NET00117 : STD_LOGIC;
signal NET00118 : STD_LOGIC;
signal NET00119 : STD_LOGIC;
signal NET00120 : STD_LOGIC;
signal NET00121 : STD_LOGIC;
signal NET00122 : STD_LOGIC;
signal NET00123 : STD_LOGIC;
signal NET00124 : STD_LOGIC;
signal NET00125 : STD_LOGIC;
signal NET00126 : STD_LOGIC;
signal NET00127 : STD_LOGIC;
signal NET00128 : STD_LOGIC;
signal NET00177 : STD_LOGIC;
signal NET00178 : STD_LOGIC;
signal NET00179 : STD_LOGIC;
signal NET00180 : STD_LOGIC;
signal NET00181 : STD_LOGIC;
signal NET00182 : STD_LOGIC;
signal NET00183 : STD_LOGIC;
signal NET00184 : STD_LOGIC;
signal NET00185 : STD_LOGIC;
signal NET00186 : STD_LOGIC;
signal NET00187 : STD_LOGIC;
signal NET00188 : STD_LOGIC;
signal NET00189 : STD_LOGIC;
signal NET00190 : STD_LOGIC;
signal NET00191 : STD_LOGIC;
signal NET00192 : STD_LOGIC;
signal NET00225 : STD_LOGIC;
signal NET00226 : STD_LOGIC;
signal NET00227 : STD_LOGIC;
signal NET00228 : STD_LOGIC;
signal NET00229 : STD_LOGIC;
signal NET00230 : STD_LOGIC;
signal NET00231 : STD_LOGIC;
signal NET00232 : STD_LOGIC;
signal NET00233 : STD_LOGIC;
signal NET00234 : STD_LOGIC;
signal NET00235 : STD_LOGIC;
signal NET00236 : STD_LOGIC;
signal NET00237 : STD_LOGIC;
signal NET00238 : STD_LOGIC;
signal NET00239 : STD_LOGIC;
signal NET00240 : STD_LOGIC;
signal NET00305 : STD_LOGIC;
signal NET00306 : STD_LOGIC;
signal NET00307 : STD_LOGIC;
signal NET00308 : STD_LOGIC;
signal NET00309 : STD_LOGIC;
signal NET00310 : STD_LOGIC;
signal NET00311 : STD_LOGIC;
signal NET00312 : STD_LOGIC;
signal NET00313 : STD_LOGIC;
signal NET00314 : STD_LOGIC;
signal NET00315 : STD_LOGIC;
signal NET00316 : STD_LOGIC;
signal NET00317 : STD_LOGIC;
signal NET00318 : STD_LOGIC;
signal NET00319 : STD_LOGIC;
signal NET00320 : STD_LOGIC;
signal NET00321 : STD_LOGIC;
signal NET00322 : STD_LOGIC;
signal NET00323 : STD_LOGIC;
signal NET00324 : STD_LOGIC;
signal NET00325 : STD_LOGIC;
signal NET00326 : STD_LOGIC;
signal NET00327 : STD_LOGIC;
signal NET00328 : STD_LOGIC;
signal NET00329 : STD_LOGIC;
signal NET00330 : STD_LOGIC;
signal NET00331 : STD_LOGIC;
signal NET00332 : STD_LOGIC;
signal NET00333 : STD_LOGIC;
signal NET00334 : STD_LOGIC;
signal NET00335 : STD_LOGIC;
signal NET00336 : STD_LOGIC;
signal NET00337 : STD_LOGIC;
signal NET00338 : STD_LOGIC;
signal NET00339 : STD_LOGIC;
signal NET00340 : STD_LOGIC;
signal NET00341 : STD_LOGIC;
signal NET00342 : STD_LOGIC;
signal NET00343 : STD_LOGIC;
signal NET00344 : STD_LOGIC;
signal NET00345 : STD_LOGIC;
signal NET00346 : STD_LOGIC;
signal NET00347 : STD_LOGIC;
signal NET00348 : STD_LOGIC;
signal NET00349 : STD_LOGIC;
signal NET00350 : STD_LOGIC;
signal NET00351 : STD_LOGIC;
signal NET00352 : STD_LOGIC;
signal NET00353 : STD_LOGIC;
signal NET00354 : STD_LOGIC;
signal NET00355 : STD_LOGIC;
signal NET00356 : STD_LOGIC;
signal NET00357 : STD_LOGIC;
signal NET00358 : STD_LOGIC;
signal NET00359 : STD_LOGIC;
signal NET00360 : STD_LOGIC;
signal NET00361 : STD_LOGIC;
signal NET00362 : STD_LOGIC;
signal NET00363 : STD_LOGIC;
signal NET00364 : STD_LOGIC;
signal NET00365 : STD_LOGIC;
signal NET00366 : STD_LOGIC;
signal NET00367 : STD_LOGIC;
signal NET00368 : STD_LOGIC;
signal NET00489 : STD_LOGIC;
signal NET00490 : STD_LOGIC;
signal NET00491 : STD_LOGIC;
signal NET00492 : STD_LOGIC;
signal NET00493 : STD_LOGIC;
signal NET00494 : STD_LOGIC;
signal NET00495 : STD_LOGIC;
signal NET00496 : STD_LOGIC;
signal NET00497 : STD_LOGIC;
signal NET00498 : STD_LOGIC;
signal NET00499 : STD_LOGIC;
signal NET00500 : STD_LOGIC;
signal NET00501 : STD_LOGIC;
signal NET00502 : STD_LOGIC;
signal NET00503 : STD_LOGIC;
signal NET00504 : STD_LOGIC;

signal RESULT_AND : STD_LOGIC_VECTOR (15 downto 0);
signal RESULT_OR : STD_LOGIC_VECTOR (15 downto 0);
signal OPERAND_TWO : STD_LOGIC_VECTOR (15 downto 0);
signal OPERAND_ONE : STD_LOGIC_VECTOR (15 downto 0);
signal RESULT_NOT : STD_LOGIC_VECTOR (15 downto 0);
signal RESULT_BUS : STD_LOGIC_VECTOR (15 downto 0);
signal OUTPUT : STD_LOGIC_VECTOR (15 downto 0);
signal CODE_ADDRESS_BUS : STD_LOGIC_VECTOR (15 downto 0);
signal SR3_OUTPUT : STD_LOGIC_VECTOR (15 downto 0);
signal SR4_OUTPUT : STD_LOGIC_VECTOR (15 downto 0);
signal DATA_ADDRESS_BUS : STD_LOGIC_VECTOR (15 downto 0);
signal PHYSICAL_ADDRESS_BUS : STD_LOGIC_VECTOR (15 downto 0);
signal MMU_PHYSICAL_ADDRESS_BUS : STD_LOGIC_VECTOR (15 downto 8);
signal MMU_WRITE_DATA : STD_LOGIC_VECTOR (7 downto 0);
signal COMMON_ADDRESS_BUS : STD_LOGIC_VECTOR (15 downto 0);
signal INSTRUCTION_STATE : STD_LOGIC_VECTOR (7 downto 0);
signal INSTRUCTION_BUS : STD_LOGIC_VECTOR (15 downto 0);
signal STATE_ADDRESS_BUS : STD_LOGIC_VECTOR (7 downto 0);
signal STATE_FEEDBACK : STD_LOGIC_VECTOR (7 downto 0);
signal STATE_ADDRESS : STD_LOGIC_VECTOR (7 downto 0);
signal I : STD_LOGIC_VECTOR (15 downto 0);
signal LOGICAL_ADDRESS_BUS : STD_LOGIC_VECTOR (15 downto 8);


begin

--SIGNAL ASSIGNMENTS

PINS_PHYSICAL_ADDRESS_BUS(15) <= PINS_PHYSICAL_ADDRESS_BUS15_ASSIGN_O15;
PINS_PHYSICAL_ADDRESS_BUS(14) <= PINS_PHYSICAL_ADDRESS_BUS14_ASSIGN_O14;
PINS_PHYSICAL_ADDRESS_BUS(13) <= PINS_PHYSICAL_ADDRESS_BUS13_ASSIGN_O13;
PINS_PHYSICAL_ADDRESS_BUS(12) <= PINS_PHYSICAL_ADDRESS_BUS12_ASSIGN_O12;
PINS_PHYSICAL_ADDRESS_BUS(11) <= PINS_PHYSICAL_ADDRESS_BUS11_ASSIGN_O11;
PINS_PHYSICAL_ADDRESS_BUS(10) <= PINS_PHYSICAL_ADDRESS_BUS10_ASSIGN_O10;
PINS_PHYSICAL_ADDRESS_BUS(9) <= PINS_PHYSICAL_ADDRESS_BUS9_ASSIGN_O9;
PINS_PHYSICAL_ADDRESS_BUS(8) <= PINS_PHYSICAL_ADDRESS_BUS8_ASSIGN_O8;
PINS_PHYSICAL_ADDRESS_BUS(7) <= PINS_PHYSICAL_ADDRESS_BUS7_ASSIGN_O7;
PINS_PHYSICAL_ADDRESS_BUS(6) <= PINS_PHYSICAL_ADDRESS_BUS6_ASSIGN_O6;
PINS_PHYSICAL_ADDRESS_BUS(5) <= PINS_PHYSICAL_ADDRESS_BUS5_ASSIGN_O5;
PINS_PHYSICAL_ADDRESS_BUS(4) <= PINS_PHYSICAL_ADDRESS_BUS4_ASSIGN_O4;
PINS_PHYSICAL_ADDRESS_BUS(3) <= PINS_PHYSICAL_ADDRESS_BUS3_ASSIGN_O3;
PINS_PHYSICAL_ADDRESS_BUS(2) <= PINS_PHYSICAL_ADDRESS_BUS2_ASSIGN_O2;
PINS_PHYSICAL_ADDRESS_BUS(1) <= PINS_PHYSICAL_ADDRESS_BUS1_ASSIGN_O1;
PINS_PHYSICAL_ADDRESS_BUS(0) <= PINS_PHYSICAL_ADDRESS_BUS0_ASSIGN_O0;
RESET_PIN_ASSIGN_IPAD <= RESET_PIN;
CLOCK_PIN_ASSIGN_IPAD <= CLOCK_PIN;
X36_NET00076_X95 <= X36_NET00076_ASSIGN_OPAD;
X36_NET00077_X95 <= X36_NET00077_ASSIGN_OPAD;
GROUND(15) <= '0';
GROUND(14) <= '0';
GROUND(13) <= '0';
GROUND(12) <= '0';
GROUND(11) <= '0';
GROUND(10) <= '0';
GROUND(9) <= '0';
GROUND(8) <= '0';
GROUND(7) <= '0';
GROUND(6) <= '0';
GROUND(5) <= '0';
GROUND(4) <= '0';
GROUND(3) <= '0';
GROUND(2) <= '0';
GROUND(1) <= '0';
GROUND(0) <= '0';

--COMPONENT INSTANCES

X36_I148 : ADSU16 port map(
	A(15) => OPERAND_ONE(15),
	A(14) => OPERAND_ONE(14),
	A(13) => OPERAND_ONE(13),
	A(12) => OPERAND_ONE(12),
	A(11) => OPERAND_ONE(11),
	A(10) => OPERAND_ONE(10),
	A(9) => OPERAND_ONE(9),
	A(8) => OPERAND_ONE(8),
	A(7) => OPERAND_ONE(7),
	A(6) => OPERAND_ONE(6),
	A(5) => OPERAND_ONE(5),
	A(4) => OPERAND_ONE(4),
	A(3) => OPERAND_ONE(3),
	A(2) => OPERAND_ONE(2),
	A(1) => OPERAND_ONE(1),
	A(0) => OPERAND_ONE(0),
	B(15) => OPERAND_TWO(15),
	B(14) => OPERAND_TWO(14),
	B(13) => OPERAND_TWO(13),
	B(12) => OPERAND_TWO(12),
	B(11) => OPERAND_TWO(11),
	B(10) => OPERAND_TWO(10),
	B(9) => OPERAND_TWO(9),
	B(8) => OPERAND_TWO(8),
	B(7) => OPERAND_TWO(7),
	B(6) => OPERAND_TWO(6),
	B(5) => OPERAND_TWO(5),
	B(4) => OPERAND_TWO(4),
	B(3) => OPERAND_TWO(3),
	B(2) => OPERAND_TWO(2),
	B(1) => OPERAND_TWO(1),
	B(0) => OPERAND_TWO(0),
	S(15) => NET00113,
	S(14) => NET00114,
	S(13) => NET00115,
	S(12) => NET00116,
	S(11) => NET00117,
	S(10) => NET00118,
	S(9) => NET00119,
	S(8) => NET00120,
	S(7) => NET00121,
	S(6) => NET00122,
	S(5) => NET00123,
	S(4) => NET00124,
	S(3) => NET00125,
	S(2) => NET00126,
	S(1) => NET00127,
	S(0) => NET00128,
	ADD => ALU_ADD,
	CI => ALU_CARRY_IN,
	CO => ALU_CARRYOUT,
	OFL => ALU_OVERFLOWOUT
);
X36_I2 : AND2 port map(
	I0 => OPERAND_ONE(15),
	I1 => OPERAND_TWO(15),
	O => RESULT_AND(15)
);
X36_I3 : AND2 port map(
	I0 => OPERAND_ONE(14),
	I1 => OPERAND_TWO(14),
	O => RESULT_AND(14)
);
X36_I4 : AND2 port map(
	I0 => OPERAND_ONE(13),
	I1 => OPERAND_TWO(13),
	O => RESULT_AND(13)
);
X36_I5 : AND2 port map(
	I0 => OPERAND_ONE(12),
	I1 => OPERAND_TWO(12),
	O => RESULT_AND(12)
);
X36_I6 : AND2 port map(
	I0 => OPERAND_ONE(11),
	I1 => OPERAND_TWO(11),
	O => RESULT_AND(11)
);
X36_I7 : AND2 port map(
	I0 => OPERAND_ONE(10),
	I1 => OPERAND_TWO(10),
	O => RESULT_AND(10)
);
X36_I8 : AND2 port map(
	I0 => OPERAND_ONE(9),
	I1 => OPERAND_TWO(9),
	O => RESULT_AND(9)
);
X36_I9 : AND2 port map(
	I0 => OPERAND_ONE(8),
	I1 => OPERAND_TWO(8),
	O => RESULT_AND(8)
);
X36_I10 : AND2 port map(
	I0 => OPERAND_ONE(7),
	I1 => OPERAND_TWO(7),
	O => RESULT_AND(7)
);
X36_I11 : AND2 port map(
	I0 => OPERAND_ONE(6),
	I1 => OPERAND_TWO(6),
	O => RESULT_AND(6)
);
X36_I12 : AND2 port map(
	I0 => OPERAND_ONE(5),
	I1 => OPERAND_TWO(5),
	O => RESULT_AND(5)
);
X36_I13 : AND2 port map(
	I0 => OPERAND_ONE(4),
	I1 => OPERAND_TWO(4),
	O => RESULT_AND(4)
);
X36_I14 : AND2 port map(
	I0 => OPERAND_ONE(3),
	I1 => OPERAND_TWO(3),
	O => RESULT_AND(3)
);
X36_I15 : AND2 port map(
	I0 => OPERAND_ONE(2),
	I1 => OPERAND_TWO(2),
	O => RESULT_AND(2)
);
X36_I16 : AND2 port map(
	I0 => OPERAND_ONE(1),
	I1 => OPERAND_TWO(1),
	O => RESULT_AND(1)
);
X36_I17 : AND2 port map(
	I0 => OPERAND_ONE(0),
	I1 => OPERAND_TWO(0),
	O => RESULT_AND(0)
);
X36_I18 : OR2 port map(
	I0 => OPERAND_TWO(15),
	I1 => OPERAND_ONE(15),
	O => RESULT_OR(15)
);
X36_I19 : OR2 port map(
	I0 => OPERAND_TWO(14),
	I1 => OPERAND_ONE(14),
	O => RESULT_OR(14)
);
X36_I20 : OR2 port map(
	I0 => OPERAND_TWO(13),
	I1 => OPERAND_ONE(13),
	O => RESULT_OR(13)
);
X36_I21 : OR2 port map(
	I0 => OPERAND_TWO(12),
	I1 => OPERAND_ONE(12),
	O => RESULT_OR(12)
);
X36_I22 : OR2 port map(
	I0 => OPERAND_TWO(11),
	I1 => OPERAND_ONE(11),
	O => RESULT_OR(11)
);
X36_I23 : OR2 port map(
	I0 => OPERAND_TWO(10),
	I1 => OPERAND_ONE(10),
	O => RESULT_OR(10)
);
X36_I24 : OR2 port map(
	I0 => OPERAND_TWO(9),
	I1 => OPERAND_ONE(9),
	O => RESULT_OR(9)
);
X36_I25 : OR2 port map(
	I0 => OPERAND_TWO(8),
	I1 => OPERAND_ONE(8),
	O => RESULT_OR(8)
);
X36_I26 : OR2 port map(
	I0 => OPERAND_TWO(7),
	I1 => OPERAND_ONE(7),
	O => RESULT_OR(7)
);
X36_I27 : OR2 port map(
	I0 => OPERAND_TWO(6),
	I1 => OPERAND_ONE(6),
	O => RESULT_OR(6)
);
X36_I28 : OR2 port map(
	I0 => OPERAND_TWO(5),
	I1 => OPERAND_ONE(5),
	O => RESULT_OR(5)
);
X36_I29 : OR2 port map(
	I0 => OPERAND_TWO(4),
	I1 => OPERAND_ONE(4),
	O => RESULT_OR(4)
);
X36_I30 : OR2 port map(
	I0 => OPERAND_TWO(3),
	I1 => OPERAND_ONE(3),
	O => RESULT_OR(3)
);
X36_I31 : OR2 port map(
	I0 => OPERAND_TWO(2),
	I1 => OPERAND_ONE(2),
	O => RESULT_OR(2)
);
X36_I32 : OR2 port map(
	I0 => OPERAND_TWO(1),
	I1 => OPERAND_ONE(1),
	O => RESULT_OR(1)
);
X36_I33 : OR2 port map(
	I0 => OPERAND_TWO(0),
	I1 => OPERAND_ONE(0),
	O => RESULT_OR(0)
);
X36_I34 : BUFT16 port map(
	I(15) => RESULT_OR(15),
	I(14) => RESULT_OR(14),
	I(13) => RESULT_OR(13),
	I(12) => RESULT_OR(12),
	I(11) => RESULT_OR(11),
	I(10) => RESULT_OR(10),
	I(9) => RESULT_OR(9),
	I(8) => RESULT_OR(8),
	I(7) => RESULT_OR(7),
	I(6) => RESULT_OR(6),
	I(5) => RESULT_OR(5),
	I(4) => RESULT_OR(4),
	I(3) => RESULT_OR(3),
	I(2) => RESULT_OR(2),
	I(1) => RESULT_OR(1),
	I(0) => RESULT_OR(0),
	O(15) => RESULT_BUS(15),
	O(14) => RESULT_BUS(14),
	O(13) => RESULT_BUS(13),
	O(12) => RESULT_BUS(12),
	O(11) => RESULT_BUS(11),
	O(10) => RESULT_BUS(10),
	O(9) => RESULT_BUS(9),
	O(8) => RESULT_BUS(8),
	O(7) => RESULT_BUS(7),
	O(6) => RESULT_BUS(6),
	O(5) => RESULT_BUS(5),
	O(4) => RESULT_BUS(4),
	O(3) => RESULT_BUS(3),
	O(2) => RESULT_BUS(2),
	O(1) => RESULT_BUS(1),
	O(0) => RESULT_BUS(0),
	T => ENABLE_OR_TO_RESULT
);
X36_I35 : INV16 port map(
	I(15) => OPERAND_ONE(15),
	I(14) => OPERAND_ONE(14),
	I(13) => OPERAND_ONE(13),
	I(12) => OPERAND_ONE(12),
	I(11) => OPERAND_ONE(11),
	I(10) => OPERAND_ONE(10),
	I(9) => OPERAND_ONE(9),
	I(8) => OPERAND_ONE(8),
	I(7) => OPERAND_ONE(7),
	I(6) => OPERAND_ONE(6),
	I(5) => OPERAND_ONE(5),
	I(4) => OPERAND_ONE(4),
	I(3) => OPERAND_ONE(3),
	I(2) => OPERAND_ONE(2),
	I(1) => OPERAND_ONE(1),
	I(0) => OPERAND_ONE(0),
	O(15) => RESULT_NOT(15),
	O(14) => RESULT_NOT(14),
	O(13) => RESULT_NOT(13),
	O(12) => RESULT_NOT(12),
	O(11) => RESULT_NOT(11),
	O(10) => RESULT_NOT(10),
	O(9) => RESULT_NOT(9),
	O(8) => RESULT_NOT(8),
	O(7) => RESULT_NOT(7),
	O(6) => RESULT_NOT(6),
	O(5) => RESULT_NOT(5),
	O(4) => RESULT_NOT(4),
	O(3) => RESULT_NOT(3),
	O(2) => RESULT_NOT(2),
	O(1) => RESULT_NOT(1),
	O(0) => RESULT_NOT(0)
);
X36_I36 : BUFT16 port map(
	I(15) => RESULT_NOT(15),
	I(14) => RESULT_NOT(14),
	I(13) => RESULT_NOT(13),
	I(12) => RESULT_NOT(12),
	I(11) => RESULT_NOT(11),
	I(10) => RESULT_NOT(10),
	I(9) => RESULT_NOT(9),
	I(8) => RESULT_NOT(8),
	I(7) => RESULT_NOT(7),
	I(6) => RESULT_NOT(6),
	I(5) => RESULT_NOT(5),
	I(4) => RESULT_NOT(4),
	I(3) => RESULT_NOT(3),
	I(2) => RESULT_NOT(2),
	I(1) => RESULT_NOT(1),
	I(0) => RESULT_NOT(0),
	O(15) => RESULT_BUS(15),
	O(14) => RESULT_BUS(14),
	O(13) => RESULT_BUS(13),
	O(12) => RESULT_BUS(12),
	O(11) => RESULT_BUS(11),
	O(10) => RESULT_BUS(10),
	O(9) => RESULT_BUS(9),
	O(8) => RESULT_BUS(8),
	O(7) => RESULT_BUS(7),
	O(6) => RESULT_BUS(6),
	O(5) => RESULT_BUS(5),
	O(4) => RESULT_BUS(4),
	O(3) => RESULT_BUS(3),
	O(2) => RESULT_BUS(2),
	O(1) => RESULT_BUS(1),
	O(0) => RESULT_BUS(0),
	T => ENABLE_INVERT_TO_RESULT
);
X36_I37 : BUFT16 port map(
	I(15) => RESULT_AND(15),
	I(14) => RESULT_AND(14),
	I(13) => RESULT_AND(13),
	I(12) => RESULT_AND(12),
	I(11) => RESULT_AND(11),
	I(10) => RESULT_AND(10),
	I(9) => RESULT_AND(9),
	I(8) => RESULT_AND(8),
	I(7) => RESULT_AND(7),
	I(6) => RESULT_AND(6),
	I(5) => RESULT_AND(5),
	I(4) => RESULT_AND(4),
	I(3) => RESULT_AND(3),
	I(2) => RESULT_AND(2),
	I(1) => RESULT_AND(1),
	I(0) => RESULT_AND(0),
	O(15) => RESULT_BUS(15),
	O(14) => RESULT_BUS(14),
	O(13) => RESULT_BUS(13),
	O(12) => RESULT_BUS(12),
	O(11) => RESULT_BUS(11),
	O(10) => RESULT_BUS(10),
	O(9) => RESULT_BUS(9),
	O(8) => RESULT_BUS(8),
	O(7) => RESULT_BUS(7),
	O(6) => RESULT_BUS(6),
	O(5) => RESULT_BUS(5),
	O(4) => RESULT_BUS(4),
	O(3) => RESULT_BUS(3),
	O(2) => RESULT_BUS(2),
	O(1) => RESULT_BUS(1),
	O(0) => RESULT_BUS(0),
	T => ENABLE_AND_TO_RESULT
);
X36_I38 : FD16CE port map(
	D(15) => INTERNAL_DATABUS(15),
	D(14) => INTERNAL_DATABUS(14),
	D(13) => INTERNAL_DATABUS(13),
	D(12) => INTERNAL_DATABUS(12),
	D(11) => INTERNAL_DATABUS(11),
	D(10) => INTERNAL_DATABUS(10),
	D(9) => INTERNAL_DATABUS(9),
	D(8) => INTERNAL_DATABUS(8),
	D(7) => INTERNAL_DATABUS(7),
	D(6) => INTERNAL_DATABUS(6),
	D(5) => INTERNAL_DATABUS(5),
	D(4) => INTERNAL_DATABUS(4),
	D(3) => INTERNAL_DATABUS(3),
	D(2) => INTERNAL_DATABUS(2),
	D(1) => INTERNAL_DATABUS(1),
	D(0) => INTERNAL_DATABUS(0),
	Q(15) => OPERAND_TWO(15),
	Q(14) => OPERAND_TWO(14),
	Q(13) => OPERAND_TWO(13),
	Q(12) => OPERAND_TWO(12),
	Q(11) => OPERAND_TWO(11),
	Q(10) => OPERAND_TWO(10),
	Q(9) => OPERAND_TWO(9),
	Q(8) => OPERAND_TWO(8),
	Q(7) => OPERAND_TWO(7),
	Q(6) => OPERAND_TWO(6),
	Q(5) => OPERAND_TWO(5),
	Q(4) => OPERAND_TWO(4),
	Q(3) => OPERAND_TWO(3),
	Q(2) => OPERAND_TWO(2),
	Q(1) => OPERAND_TWO(1),
	Q(0) => OPERAND_TWO(0),
	C => LOAD_OPERAND,
	CE => ENABLE_OPERAND_LOAD,
	CLR => RESET
);
X36_I39 : BUFT16 port map(
	I(15) => INTERNAL_DATABUS(15),
	I(14) => INTERNAL_DATABUS(14),
	I(13) => INTERNAL_DATABUS(13),
	I(12) => INTERNAL_DATABUS(12),
	I(11) => INTERNAL_DATABUS(11),
	I(10) => INTERNAL_DATABUS(10),
	I(9) => INTERNAL_DATABUS(9),
	I(8) => INTERNAL_DATABUS(8),
	I(7) => INTERNAL_DATABUS(7),
	I(6) => INTERNAL_DATABUS(6),
	I(5) => INTERNAL_DATABUS(5),
	I(4) => INTERNAL_DATABUS(4),
	I(3) => INTERNAL_DATABUS(3),
	I(2) => INTERNAL_DATABUS(2),
	I(1) => INTERNAL_DATABUS(1),
	I(0) => INTERNAL_DATABUS(0),
	O(15) => OPERAND_ONE(15),
	O(14) => OPERAND_ONE(14),
	O(13) => OPERAND_ONE(13),
	O(12) => OPERAND_ONE(12),
	O(11) => OPERAND_ONE(11),
	O(10) => OPERAND_ONE(10),
	O(9) => OPERAND_ONE(9),
	O(8) => OPERAND_ONE(8),
	O(7) => OPERAND_ONE(7),
	O(6) => OPERAND_ONE(6),
	O(5) => OPERAND_ONE(5),
	O(4) => OPERAND_ONE(4),
	O(3) => OPERAND_ONE(3),
	O(2) => OPERAND_ONE(2),
	O(1) => OPERAND_ONE(1),
	O(0) => OPERAND_ONE(0),
	T => ENABLE_BUS_TO_ALU
);
X36_I40 : FD16CE port map(
	D(15) => RESULT_BUS(15),
	D(14) => RESULT_BUS(14),
	D(13) => RESULT_BUS(13),
	D(12) => RESULT_BUS(12),
	D(11) => RESULT_BUS(11),
	D(10) => RESULT_BUS(10),
	D(9) => RESULT_BUS(9),
	D(8) => RESULT_BUS(8),
	D(7) => RESULT_BUS(7),
	D(6) => RESULT_BUS(6),
	D(5) => RESULT_BUS(5),
	D(4) => RESULT_BUS(4),
	D(3) => RESULT_BUS(3),
	D(2) => RESULT_BUS(2),
	D(1) => RESULT_BUS(1),
	D(0) => RESULT_BUS(0),
	Q(15) => NET00097,
	Q(14) => NET00098,
	Q(13) => NET00099,
	Q(12) => NET00100,
	Q(11) => NET00101,
	Q(10) => NET00102,
	Q(9) => NET00103,
	Q(8) => NET00104,
	Q(7) => NET00105,
	Q(6) => NET00106,
	Q(5) => NET00107,
	Q(4) => NET00108,
	Q(3) => NET00109,
	Q(2) => NET00110,
	Q(1) => NET00111,
	Q(0) => NET00112,
	C => LOAD_RESULT_LATCH,
	CE => ENABLE_LOAD_RESULT,
	CLR => RESET
);
X36_I41 : BUFT16 port map(
	I(15) => NET00097,
	I(14) => NET00098,
	I(13) => NET00099,
	I(12) => NET00100,
	I(11) => NET00101,
	I(10) => NET00102,
	I(9) => NET00103,
	I(8) => NET00104,
	I(7) => NET00105,
	I(6) => NET00106,
	I(5) => NET00107,
	I(4) => NET00108,
	I(3) => NET00109,
	I(2) => NET00110,
	I(1) => NET00111,
	I(0) => NET00112,
	O(15) => INTERNAL_DATABUS(15),
	O(14) => INTERNAL_DATABUS(14),
	O(13) => INTERNAL_DATABUS(13),
	O(12) => INTERNAL_DATABUS(12),
	O(11) => INTERNAL_DATABUS(11),
	O(10) => INTERNAL_DATABUS(10),
	O(9) => INTERNAL_DATABUS(9),
	O(8) => INTERNAL_DATABUS(8),
	O(7) => INTERNAL_DATABUS(7),
	O(6) => INTERNAL_DATABUS(6),
	O(5) => INTERNAL_DATABUS(5),
	O(4) => INTERNAL_DATABUS(4),
	O(3) => INTERNAL_DATABUS(3),
	O(2) => INTERNAL_DATABUS(2),
	O(1) => INTERNAL_DATABUS(1),
	O(0) => INTERNAL_DATABUS(0),
	T => ENABLE_RESULT_TO_BUS
);
X36_I42 : BUFT16 port map(
	I(15) => NET00113,
	I(14) => NET00114,
	I(13) => NET00115,
	I(12) => NET00116,
	I(11) => NET00117,
	I(10) => NET00118,
	I(9) => NET00119,
	I(8) => NET00120,
	I(7) => NET00121,
	I(6) => NET00122,
	I(5) => NET00123,
	I(4) => NET00124,
	I(3) => NET00125,
	I(2) => NET00126,
	I(1) => NET00127,
	I(0) => NET00128,
	O(15) => RESULT_BUS(15),
	O(14) => RESULT_BUS(14),
	O(13) => RESULT_BUS(13),
	O(12) => RESULT_BUS(12),
	O(11) => RESULT_BUS(11),
	O(10) => RESULT_BUS(10),
	O(9) => RESULT_BUS(9),
	O(8) => RESULT_BUS(8),
	O(7) => RESULT_BUS(7),
	O(6) => RESULT_BUS(6),
	O(5) => RESULT_BUS(5),
	O(4) => RESULT_BUS(4),
	O(3) => RESULT_BUS(3),
	O(2) => RESULT_BUS(2),
	O(1) => RESULT_BUS(1),
	O(0) => RESULT_BUS(0),
	T => ENABLE_ADDER_TO_RESULT
);
X36_I60 : RAM32X8S port map(
	D(7) => INTERNAL_DATABUS(7),
	D(6) => INTERNAL_DATABUS(6),
	D(5) => INTERNAL_DATABUS(5),
	D(4) => INTERNAL_DATABUS(4),
	D(3) => INTERNAL_DATABUS(3),
	D(2) => INTERNAL_DATABUS(2),
	D(1) => INTERNAL_DATABUS(1),
	D(0) => INTERNAL_DATABUS(0),
	O(7) => OUTPUT(7),
	O(6) => OUTPUT(6),
	O(5) => OUTPUT(5),
	O(4) => OUTPUT(4),
	O(3) => OUTPUT(3),
	O(2) => OUTPUT(2),
	O(1) => OUTPUT(1),
	O(0) => OUTPUT(0),
	A0 => A(0),
	A1 => A(1),
	A2 => A(2),
	A3 => A(3),
	A4 => A(4),
	WCLK => WRITE_TO_REGISTERS,
	WE => WRITE_ENABLE_REGISTERS
);
X36_I64 : RAM32X8S port map(
	D(7) => INTERNAL_DATABUS(15),
	D(6) => INTERNAL_DATABUS(14),
	D(5) => INTERNAL_DATABUS(13),
	D(4) => INTERNAL_DATABUS(12),
	D(3) => INTERNAL_DATABUS(11),
	D(2) => INTERNAL_DATABUS(10),
	D(1) => INTERNAL_DATABUS(9),
	D(0) => INTERNAL_DATABUS(8),
	O(7) => OUTPUT(15),
	O(6) => OUTPUT(14),
	O(5) => OUTPUT(13),
	O(4) => OUTPUT(12),
	O(3) => OUTPUT(11),
	O(2) => OUTPUT(10),
	O(1) => OUTPUT(9),
	O(0) => OUTPUT(8),
	A0 => A(0),
	A1 => A(1),
	A2 => A(2),
	A3 => A(3),
	A4 => A(4),
	WCLK => WRITE_TO_REGISTERS,
	WE => WRITE_ENABLE_REGISTERS
);
X36_I65 : BUFT16 port map(
	I(15) => OUTPUT(15),
	I(14) => OUTPUT(14),
	I(13) => OUTPUT(13),
	I(12) => OUTPUT(12),
	I(11) => OUTPUT(11),
	I(10) => OUTPUT(10),
	I(9) => OUTPUT(9),
	I(8) => OUTPUT(8),
	I(7) => OUTPUT(7),
	I(6) => OUTPUT(6),
	I(5) => OUTPUT(5),
	I(4) => OUTPUT(4),
	I(3) => OUTPUT(3),
	I(2) => OUTPUT(2),
	I(1) => OUTPUT(1),
	I(0) => OUTPUT(0),
	O(15) => INTERNAL_DATABUS(15),
	O(14) => INTERNAL_DATABUS(14),
	O(13) => INTERNAL_DATABUS(13),
	O(12) => INTERNAL_DATABUS(12),
	O(11) => INTERNAL_DATABUS(11),
	O(10) => INTERNAL_DATABUS(10),
	O(9) => INTERNAL_DATABUS(9),
	O(8) => INTERNAL_DATABUS(8),
	O(7) => INTERNAL_DATABUS(7),
	O(6) => INTERNAL_DATABUS(6),
	O(5) => INTERNAL_DATABUS(5),
	O(4) => INTERNAL_DATABUS(4),
	O(3) => INTERNAL_DATABUS(3),
	O(2) => INTERNAL_DATABUS(2),
	O(1) => INTERNAL_DATABUS(1),
	O(0) => INTERNAL_DATABUS(0),
	T => ENABLE_REGISTERS_TO_BUS
);
X36_I66 : OR8 port map(
	I0 => INTERNAL_DATABUS(8),
	I1 => INTERNAL_DATABUS(9),
	I2 => INTERNAL_DATABUS(10),
	I3 => INTERNAL_DATABUS(11),
	I4 => INTERNAL_DATABUS(12),
	I5 => INTERNAL_DATABUS(13),
	I6 => INTERNAL_DATABUS(14),
	I7 => INTERNAL_DATABUS(15),
	O => X36_NET00001_X95
);
X36_I67 : OR8 port map(
	I0 => INTERNAL_DATABUS(0),
	I1 => INTERNAL_DATABUS(1),
	I2 => INTERNAL_DATABUS(2),
	I3 => INTERNAL_DATABUS(3),
	I4 => INTERNAL_DATABUS(4),
	I5 => INTERNAL_DATABUS(5),
	I6 => INTERNAL_DATABUS(6),
	I7 => INTERNAL_DATABUS(7),
	O => X36_NET00002_X95
);
X36_I68 : OR2 port map(
	I0 => X36_NET00002_X95,
	I1 => X36_NET00001_X95,
	O => X36_NET00003_X95
);
X36_I69 : INV port map(
	I => X36_NET00003_X95,
	O => X36_NET00021_X95
);
X36_I70 : BUFE port map(
	E => ENABLE_USR_FROM_BUS,
	I => INTERNAL_DATABUS(0),
	O => X36_NET00020_X95
);
X36_I71 : BUFE port map(
	E => ENABLE_ZERO_TO_USR,
	I => X36_NET00021_X95,
	O => X36_NET00020_X95
);
X36_I72 : FD port map(
	C => LOAD_ZERO_BIT,
	D => X36_NET00020_X95,
	Q => X36_NET00032_X95
);
X36_I73 : FD port map(
	C => LOAD_OVERFLOW_BIT,
	D => X36_NET00023_X95,
	Q => X36_NET00031_X95
);
X36_I74 : BUFE port map(
	E => ENABLE_OVERFLOW_FROM_ALU,
	I => ALU_OVERFLOWOUT,
	O => X36_NET00023_X95
);
X36_I75 : BUFE port map(
	E => ENABLE_USR_FROM_BUS,
	I => INTERNAL_DATABUS(2),
	O => X36_NET00023_X95
);
X36_I76 : FD port map(
	C => LOAD_CARRY_BIT,
	D => CARRY_IN,
	Q => CARRY_OUT
);
X36_I77 : BUFE port map(
	E => ENABLE_CARRY_FROM_ALU,
	I => ALU_CARRYOUT,
	O => CARRY_IN
);
X36_I78 : BUFE port map(
	E => ENABLE_USR_FROM_BUS,
	I => INTERNAL_DATABUS(1),
	O => CARRY_IN
);
X36_I79 : BUFE port map(
	E => ENABLE_USR_TO_BUS,
	I => CARRY_OUT,
	O => INTERNAL_DATABUS(1)
);
X36_I80 : BUFE port map(
	E => ENABLE_USR_TO_BUS,
	I => X36_NET00032_X95,
	O => INTERNAL_DATABUS(0)
);
X36_I81 : BUFE port map(
	E => ENABLE_USR_TO_BUS,
	I => X36_NET00031_X95,
	O => INTERNAL_DATABUS(2)
);
X36_I146 : OBUF16 port map(
	I(15) => PHYSICAL_ADDRESS_BUS(15),
	I(14) => PHYSICAL_ADDRESS_BUS(14),
	I(13) => PHYSICAL_ADDRESS_BUS(13),
	I(12) => PHYSICAL_ADDRESS_BUS(12),
	I(11) => PHYSICAL_ADDRESS_BUS(11),
	I(10) => PHYSICAL_ADDRESS_BUS(10),
	I(9) => PHYSICAL_ADDRESS_BUS(9),
	I(8) => PHYSICAL_ADDRESS_BUS(8),
	I(7) => PHYSICAL_ADDRESS_BUS(7),
	I(6) => PHYSICAL_ADDRESS_BUS(6),
	I(5) => PHYSICAL_ADDRESS_BUS(5),
	I(4) => PHYSICAL_ADDRESS_BUS(4),
	I(3) => PHYSICAL_ADDRESS_BUS(3),
	I(2) => PHYSICAL_ADDRESS_BUS(2),
	I(1) => PHYSICAL_ADDRESS_BUS(1),
	I(0) => PHYSICAL_ADDRESS_BUS(0),
	O(15) => PINS_PHYSICAL_ADDRESS_BUS15_ASSIGN_O15,
	O(14) => PINS_PHYSICAL_ADDRESS_BUS14_ASSIGN_O14,
	O(13) => PINS_PHYSICAL_ADDRESS_BUS13_ASSIGN_O13,
	O(12) => PINS_PHYSICAL_ADDRESS_BUS12_ASSIGN_O12,
	O(11) => PINS_PHYSICAL_ADDRESS_BUS11_ASSIGN_O11,
	O(10) => PINS_PHYSICAL_ADDRESS_BUS10_ASSIGN_O10,
	O(9) => PINS_PHYSICAL_ADDRESS_BUS9_ASSIGN_O9,
	O(8) => PINS_PHYSICAL_ADDRESS_BUS8_ASSIGN_O8,
	O(7) => PINS_PHYSICAL_ADDRESS_BUS7_ASSIGN_O7,
	O(6) => PINS_PHYSICAL_ADDRESS_BUS6_ASSIGN_O6,
	O(5) => PINS_PHYSICAL_ADDRESS_BUS5_ASSIGN_O5,
	O(4) => PINS_PHYSICAL_ADDRESS_BUS4_ASSIGN_O4,
	O(3) => PINS_PHYSICAL_ADDRESS_BUS3_ASSIGN_O3,
	O(2) => PINS_PHYSICAL_ADDRESS_BUS2_ASSIGN_O2,
	O(1) => PINS_PHYSICAL_ADDRESS_BUS1_ASSIGN_O1,
	O(0) => PINS_PHYSICAL_ADDRESS_BUS0_ASSIGN_O0
);
X36_I83 : FD16CE port map(
	D(15) => INTERNAL_DATABUS(15),
	D(14) => INTERNAL_DATABUS(14),
	D(13) => INTERNAL_DATABUS(13),
	D(12) => INTERNAL_DATABUS(12),
	D(11) => INTERNAL_DATABUS(11),
	D(10) => INTERNAL_DATABUS(10),
	D(9) => INTERNAL_DATABUS(9),
	D(8) => INTERNAL_DATABUS(8),
	D(7) => INTERNAL_DATABUS(7),
	D(6) => INTERNAL_DATABUS(6),
	D(5) => INTERNAL_DATABUS(5),
	D(4) => INTERNAL_DATABUS(4),
	D(3) => INTERNAL_DATABUS(3),
	D(2) => INTERNAL_DATABUS(2),
	D(1) => INTERNAL_DATABUS(1),
	D(0) => INTERNAL_DATABUS(0),
	Q(15) => NET00225,
	Q(14) => NET00226,
	Q(13) => NET00227,
	Q(12) => NET00228,
	Q(11) => NET00229,
	Q(10) => NET00230,
	Q(9) => NET00231,
	Q(8) => NET00232,
	Q(7) => NET00233,
	Q(6) => NET00234,
	Q(5) => NET00235,
	Q(4) => NET00236,
	Q(3) => NET00237,
	Q(2) => NET00238,
	Q(1) => NET00239,
	Q(0) => NET00240,
	C => SR1_LOAD,
	CE => SR1_LOAD_ENABLE,
	CLR => RESET
);
X36_I84 : FD16CE port map(
	D(15) => INTERNAL_DATABUS(15),
	D(14) => INTERNAL_DATABUS(14),
	D(13) => INTERNAL_DATABUS(13),
	D(12) => INTERNAL_DATABUS(12),
	D(11) => INTERNAL_DATABUS(11),
	D(10) => INTERNAL_DATABUS(10),
	D(9) => INTERNAL_DATABUS(9),
	D(8) => INTERNAL_DATABUS(8),
	D(7) => INTERNAL_DATABUS(7),
	D(6) => INTERNAL_DATABUS(6),
	D(5) => INTERNAL_DATABUS(5),
	D(4) => INTERNAL_DATABUS(4),
	D(3) => INTERNAL_DATABUS(3),
	D(2) => INTERNAL_DATABUS(2),
	D(1) => INTERNAL_DATABUS(1),
	D(0) => INTERNAL_DATABUS(0),
	Q(15) => NET00177,
	Q(14) => NET00178,
	Q(13) => NET00179,
	Q(12) => NET00180,
	Q(11) => NET00181,
	Q(10) => NET00182,
	Q(9) => NET00183,
	Q(8) => NET00184,
	Q(7) => NET00185,
	Q(6) => NET00186,
	Q(5) => NET00187,
	Q(4) => NET00188,
	Q(3) => NET00189,
	Q(2) => NET00190,
	Q(1) => NET00191,
	Q(0) => NET00192,
	C => SR2_LOAD,
	CE => SR2_LOAD_ENABLE,
	CLR => RESET
);
X36_I85 : FD16CE port map(
	D(15) => INTERNAL_DATABUS(15),
	D(14) => INTERNAL_DATABUS(14),
	D(13) => INTERNAL_DATABUS(13),
	D(12) => INTERNAL_DATABUS(12),
	D(11) => INTERNAL_DATABUS(11),
	D(10) => INTERNAL_DATABUS(10),
	D(9) => INTERNAL_DATABUS(9),
	D(8) => INTERNAL_DATABUS(8),
	D(7) => INTERNAL_DATABUS(7),
	D(6) => INTERNAL_DATABUS(6),
	D(5) => INTERNAL_DATABUS(5),
	D(4) => INTERNAL_DATABUS(4),
	D(3) => INTERNAL_DATABUS(3),
	D(2) => INTERNAL_DATABUS(2),
	D(1) => INTERNAL_DATABUS(1),
	D(0) => INTERNAL_DATABUS(0),
	Q(15) => SR3_OUTPUT(15),
	Q(14) => SR3_OUTPUT(14),
	Q(13) => SR3_OUTPUT(13),
	Q(12) => SR3_OUTPUT(12),
	Q(11) => SR3_OUTPUT(11),
	Q(10) => SR3_OUTPUT(10),
	Q(9) => SR3_OUTPUT(9),
	Q(8) => SR3_OUTPUT(8),
	Q(7) => SR3_OUTPUT(7),
	Q(6) => SR3_OUTPUT(6),
	Q(5) => SR3_OUTPUT(5),
	Q(4) => SR3_OUTPUT(4),
	Q(3) => SR3_OUTPUT(3),
	Q(2) => SR3_OUTPUT(2),
	Q(1) => SR3_OUTPUT(1),
	Q(0) => SR3_OUTPUT(0),
	C => SR2_LOAD,
	CE => SR3_LOAD_ENABLE,
	CLR => RESET
);
X36_I86 : BUFT16 port map(
	I(15) => NET00225,
	I(14) => NET00226,
	I(13) => NET00227,
	I(12) => NET00228,
	I(11) => NET00229,
	I(10) => NET00230,
	I(9) => NET00231,
	I(8) => NET00232,
	I(7) => NET00233,
	I(6) => NET00234,
	I(5) => NET00235,
	I(4) => NET00236,
	I(3) => NET00237,
	I(2) => NET00238,
	I(1) => NET00239,
	I(0) => NET00240,
	O(15) => INTERNAL_DATABUS(15),
	O(14) => INTERNAL_DATABUS(14),
	O(13) => INTERNAL_DATABUS(13),
	O(12) => INTERNAL_DATABUS(12),
	O(11) => INTERNAL_DATABUS(11),
	O(10) => INTERNAL_DATABUS(10),
	O(9) => INTERNAL_DATABUS(9),
	O(8) => INTERNAL_DATABUS(8),
	O(7) => INTERNAL_DATABUS(7),
	O(6) => INTERNAL_DATABUS(6),
	O(5) => INTERNAL_DATABUS(5),
	O(4) => INTERNAL_DATABUS(4),
	O(3) => INTERNAL_DATABUS(3),
	O(2) => INTERNAL_DATABUS(2),
	O(1) => INTERNAL_DATABUS(1),
	O(0) => INTERNAL_DATABUS(0),
	T => ENABLE_SR1_TO_BUS
);
X36_I87 : BUFT16 port map(
	I(15) => NET00177,
	I(14) => NET00178,
	I(13) => NET00179,
	I(12) => NET00180,
	I(11) => NET00181,
	I(10) => NET00182,
	I(9) => NET00183,
	I(8) => NET00184,
	I(7) => NET00185,
	I(6) => NET00186,
	I(5) => NET00187,
	I(4) => NET00188,
	I(3) => NET00189,
	I(2) => NET00190,
	I(1) => NET00191,
	I(0) => NET00192,
	O(15) => INTERNAL_DATABUS(15),
	O(14) => INTERNAL_DATABUS(14),
	O(13) => INTERNAL_DATABUS(13),
	O(12) => INTERNAL_DATABUS(12),
	O(11) => INTERNAL_DATABUS(11),
	O(10) => INTERNAL_DATABUS(10),
	O(9) => INTERNAL_DATABUS(9),
	O(8) => INTERNAL_DATABUS(8),
	O(7) => INTERNAL_DATABUS(7),
	O(6) => INTERNAL_DATABUS(6),
	O(5) => INTERNAL_DATABUS(5),
	O(4) => INTERNAL_DATABUS(4),
	O(3) => INTERNAL_DATABUS(3),
	O(2) => INTERNAL_DATABUS(2),
	O(1) => INTERNAL_DATABUS(1),
	O(0) => INTERNAL_DATABUS(0),
	T => ENABLE_SR2_TO_BUS
);
X36_I88 : BUFT16 port map(
	I(15) => SR3_OUTPUT(15),
	I(14) => SR3_OUTPUT(14),
	I(13) => SR3_OUTPUT(13),
	I(12) => SR3_OUTPUT(12),
	I(11) => SR3_OUTPUT(11),
	I(10) => SR3_OUTPUT(10),
	I(9) => SR3_OUTPUT(9),
	I(8) => SR3_OUTPUT(8),
	I(7) => SR3_OUTPUT(7),
	I(6) => SR3_OUTPUT(6),
	I(5) => SR3_OUTPUT(5),
	I(4) => SR3_OUTPUT(4),
	I(3) => SR3_OUTPUT(3),
	I(2) => SR3_OUTPUT(2),
	I(1) => SR3_OUTPUT(1),
	I(0) => SR3_OUTPUT(0),
	O(15) => INTERNAL_DATABUS(15),
	O(14) => INTERNAL_DATABUS(14),
	O(13) => INTERNAL_DATABUS(13),
	O(12) => INTERNAL_DATABUS(12),
	O(11) => INTERNAL_DATABUS(11),
	O(10) => INTERNAL_DATABUS(10),
	O(9) => INTERNAL_DATABUS(9),
	O(8) => INTERNAL_DATABUS(8),
	O(7) => INTERNAL_DATABUS(7),
	O(6) => INTERNAL_DATABUS(6),
	O(5) => INTERNAL_DATABUS(5),
	O(4) => INTERNAL_DATABUS(4),
	O(3) => INTERNAL_DATABUS(3),
	O(2) => INTERNAL_DATABUS(2),
	O(1) => INTERNAL_DATABUS(1),
	O(0) => INTERNAL_DATABUS(0),
	T => ENABLE_SR3_TO_BUS
);
X36_I89 : BUFT16 port map(
	I(15) => SR4_OUTPUT(15),
	I(14) => SR4_OUTPUT(14),
	I(13) => SR4_OUTPUT(13),
	I(12) => SR4_OUTPUT(12),
	I(11) => SR4_OUTPUT(11),
	I(10) => SR4_OUTPUT(10),
	I(9) => SR4_OUTPUT(9),
	I(8) => SR4_OUTPUT(8),
	I(7) => SR4_OUTPUT(7),
	I(6) => SR4_OUTPUT(6),
	I(5) => SR4_OUTPUT(5),
	I(4) => SR4_OUTPUT(4),
	I(3) => SR4_OUTPUT(3),
	I(2) => SR4_OUTPUT(2),
	I(1) => SR4_OUTPUT(1),
	I(0) => SR4_OUTPUT(0),
	O(15) => INTERNAL_DATABUS(15),
	O(14) => INTERNAL_DATABUS(14),
	O(13) => INTERNAL_DATABUS(13),
	O(12) => INTERNAL_DATABUS(12),
	O(11) => INTERNAL_DATABUS(11),
	O(10) => INTERNAL_DATABUS(10),
	O(9) => INTERNAL_DATABUS(9),
	O(8) => INTERNAL_DATABUS(8),
	O(7) => INTERNAL_DATABUS(7),
	O(6) => INTERNAL_DATABUS(6),
	O(5) => INTERNAL_DATABUS(5),
	O(4) => INTERNAL_DATABUS(4),
	O(3) => INTERNAL_DATABUS(3),
	O(2) => INTERNAL_DATABUS(2),
	O(1) => INTERNAL_DATABUS(1),
	O(0) => INTERNAL_DATABUS(0),
	T => ENABLE_SR4_TO_BUS
);
X36_I90 : FD16CE port map(
	D(15) => INTERNAL_DATABUS(15),
	D(14) => INTERNAL_DATABUS(14),
	D(13) => INTERNAL_DATABUS(13),
	D(12) => INTERNAL_DATABUS(12),
	D(11) => INTERNAL_DATABUS(11),
	D(10) => INTERNAL_DATABUS(10),
	D(9) => INTERNAL_DATABUS(9),
	D(8) => INTERNAL_DATABUS(8),
	D(7) => INTERNAL_DATABUS(7),
	D(6) => INTERNAL_DATABUS(6),
	D(5) => INTERNAL_DATABUS(5),
	D(4) => INTERNAL_DATABUS(4),
	D(3) => INTERNAL_DATABUS(3),
	D(2) => INTERNAL_DATABUS(2),
	D(1) => INTERNAL_DATABUS(1),
	D(0) => INTERNAL_DATABUS(0),
	Q(15) => SR4_OUTPUT(15),
	Q(14) => SR4_OUTPUT(14),
	Q(13) => SR4_OUTPUT(13),
	Q(12) => SR4_OUTPUT(12),
	Q(11) => SR4_OUTPUT(11),
	Q(10) => SR4_OUTPUT(10),
	Q(9) => SR4_OUTPUT(9),
	Q(8) => SR4_OUTPUT(8),
	Q(7) => SR4_OUTPUT(7),
	Q(6) => SR4_OUTPUT(6),
	Q(5) => SR4_OUTPUT(5),
	Q(4) => SR4_OUTPUT(4),
	Q(3) => SR4_OUTPUT(3),
	Q(2) => SR4_OUTPUT(2),
	Q(1) => SR4_OUTPUT(1),
	Q(0) => SR4_OUTPUT(0),
	C => SR4_LOAD,
	CE => SR4_LOAD_ENABLE,
	CLR => RESET
);
X36_I92 : CB16CLE port map(
	D(15) => INTERNAL_DATABUS(15),
	D(14) => INTERNAL_DATABUS(14),
	D(13) => INTERNAL_DATABUS(13),
	D(12) => INTERNAL_DATABUS(12),
	D(11) => INTERNAL_DATABUS(11),
	D(10) => INTERNAL_DATABUS(10),
	D(9) => INTERNAL_DATABUS(9),
	D(8) => INTERNAL_DATABUS(8),
	D(7) => INTERNAL_DATABUS(7),
	D(6) => INTERNAL_DATABUS(6),
	D(5) => INTERNAL_DATABUS(5),
	D(4) => INTERNAL_DATABUS(4),
	D(3) => INTERNAL_DATABUS(3),
	D(2) => INTERNAL_DATABUS(2),
	D(1) => INTERNAL_DATABUS(1),
	D(0) => INTERNAL_DATABUS(0),
	Q(15) => CODE_ADDRESS_BUS(15),
	Q(14) => CODE_ADDRESS_BUS(14),
	Q(13) => CODE_ADDRESS_BUS(13),
	Q(12) => CODE_ADDRESS_BUS(12),
	Q(11) => CODE_ADDRESS_BUS(11),
	Q(10) => CODE_ADDRESS_BUS(10),
	Q(9) => CODE_ADDRESS_BUS(9),
	Q(8) => CODE_ADDRESS_BUS(8),
	Q(7) => CODE_ADDRESS_BUS(7),
	Q(6) => CODE_ADDRESS_BUS(6),
	Q(5) => CODE_ADDRESS_BUS(5),
	Q(4) => CODE_ADDRESS_BUS(4),
	Q(3) => CODE_ADDRESS_BUS(3),
	Q(2) => CODE_ADDRESS_BUS(2),
	Q(1) => CODE_ADDRESS_BUS(1),
	Q(0) => CODE_ADDRESS_BUS(0),
	C => CLOCK_PC,
	CE => ENABLE_PC,
	CEO => X36_NET00012_X95,
	CLR => RESET,
	L => LOAD_PC
);
X36_I93 : BUFT16 port map(
	I(15) => CODE_ADDRESS_BUS(15),
	I(14) => CODE_ADDRESS_BUS(14),
	I(13) => CODE_ADDRESS_BUS(13),
	I(12) => CODE_ADDRESS_BUS(12),
	I(11) => CODE_ADDRESS_BUS(11),
	I(10) => CODE_ADDRESS_BUS(10),
	I(9) => CODE_ADDRESS_BUS(9),
	I(8) => CODE_ADDRESS_BUS(8),
	I(7) => CODE_ADDRESS_BUS(7),
	I(6) => CODE_ADDRESS_BUS(6),
	I(5) => CODE_ADDRESS_BUS(5),
	I(4) => CODE_ADDRESS_BUS(4),
	I(3) => CODE_ADDRESS_BUS(3),
	I(2) => CODE_ADDRESS_BUS(2),
	I(1) => CODE_ADDRESS_BUS(1),
	I(0) => CODE_ADDRESS_BUS(0),
	O(15) => INTERNAL_DATABUS(15),
	O(14) => INTERNAL_DATABUS(14),
	O(13) => INTERNAL_DATABUS(13),
	O(12) => INTERNAL_DATABUS(12),
	O(11) => INTERNAL_DATABUS(11),
	O(10) => INTERNAL_DATABUS(10),
	O(9) => INTERNAL_DATABUS(9),
	O(8) => INTERNAL_DATABUS(8),
	O(7) => INTERNAL_DATABUS(7),
	O(6) => INTERNAL_DATABUS(6),
	O(5) => INTERNAL_DATABUS(5),
	O(4) => INTERNAL_DATABUS(4),
	O(3) => INTERNAL_DATABUS(3),
	O(2) => INTERNAL_DATABUS(2),
	O(1) => INTERNAL_DATABUS(1),
	O(0) => INTERNAL_DATABUS(0),
	T => ENABLE_PC_TO_BUS
);
X36_I94 : FD16CE port map(
	D(15) => INTERNAL_DATABUS(15),
	D(14) => INTERNAL_DATABUS(14),
	D(13) => INTERNAL_DATABUS(13),
	D(12) => INTERNAL_DATABUS(12),
	D(11) => INTERNAL_DATABUS(11),
	D(10) => INTERNAL_DATABUS(10),
	D(9) => INTERNAL_DATABUS(9),
	D(8) => INTERNAL_DATABUS(8),
	D(7) => INTERNAL_DATABUS(7),
	D(6) => INTERNAL_DATABUS(6),
	D(5) => INTERNAL_DATABUS(5),
	D(4) => INTERNAL_DATABUS(4),
	D(3) => INTERNAL_DATABUS(3),
	D(2) => INTERNAL_DATABUS(2),
	D(1) => INTERNAL_DATABUS(1),
	D(0) => INTERNAL_DATABUS(0),
	Q(15) => DATA_ADDRESS_BUS(15),
	Q(14) => DATA_ADDRESS_BUS(14),
	Q(13) => DATA_ADDRESS_BUS(13),
	Q(12) => DATA_ADDRESS_BUS(12),
	Q(11) => DATA_ADDRESS_BUS(11),
	Q(10) => DATA_ADDRESS_BUS(10),
	Q(9) => DATA_ADDRESS_BUS(9),
	Q(8) => DATA_ADDRESS_BUS(8),
	Q(7) => DATA_ADDRESS_BUS(7),
	Q(6) => DATA_ADDRESS_BUS(6),
	Q(5) => DATA_ADDRESS_BUS(5),
	Q(4) => DATA_ADDRESS_BUS(4),
	Q(3) => DATA_ADDRESS_BUS(3),
	Q(2) => DATA_ADDRESS_BUS(2),
	Q(1) => DATA_ADDRESS_BUS(1),
	Q(0) => DATA_ADDRESS_BUS(0),
	C => LOAD_DATA_ADDRESS_LATCH,
	CE => LOAD_ENABLE_DATA_ADDRESS_LATCH,
	CLR => RESET
);
X36_I95 : BUFT16 port map(
	I(15) => DATA_ADDRESS_BUS(15),
	I(14) => DATA_ADDRESS_BUS(14),
	I(13) => DATA_ADDRESS_BUS(13),
	I(12) => DATA_ADDRESS_BUS(12),
	I(11) => DATA_ADDRESS_BUS(11),
	I(10) => DATA_ADDRESS_BUS(10),
	I(9) => DATA_ADDRESS_BUS(9),
	I(8) => DATA_ADDRESS_BUS(8),
	I(7) => DATA_ADDRESS_BUS(7),
	I(6) => DATA_ADDRESS_BUS(6),
	I(5) => DATA_ADDRESS_BUS(5),
	I(4) => DATA_ADDRESS_BUS(4),
	I(3) => DATA_ADDRESS_BUS(3),
	I(2) => DATA_ADDRESS_BUS(2),
	I(1) => DATA_ADDRESS_BUS(1),
	I(0) => DATA_ADDRESS_BUS(0),
	O(15) => INTERNAL_DATABUS(15),
	O(14) => INTERNAL_DATABUS(14),
	O(13) => INTERNAL_DATABUS(13),
	O(12) => INTERNAL_DATABUS(12),
	O(11) => INTERNAL_DATABUS(11),
	O(10) => INTERNAL_DATABUS(10),
	O(9) => INTERNAL_DATABUS(9),
	O(8) => INTERNAL_DATABUS(8),
	O(7) => INTERNAL_DATABUS(7),
	O(6) => INTERNAL_DATABUS(6),
	O(5) => INTERNAL_DATABUS(5),
	O(4) => INTERNAL_DATABUS(4),
	O(3) => INTERNAL_DATABUS(3),
	O(2) => INTERNAL_DATABUS(2),
	O(1) => INTERNAL_DATABUS(1),
	O(0) => INTERNAL_DATABUS(0),
	T => ENABLE_DATAADDRESS_TO_INTERNALBUS
);
X36_I96 : BUFT16 port map(
	I(15) => CODE_ADDRESS_BUS(15),
	I(14) => CODE_ADDRESS_BUS(14),
	I(13) => CODE_ADDRESS_BUS(13),
	I(12) => CODE_ADDRESS_BUS(12),
	I(11) => CODE_ADDRESS_BUS(11),
	I(10) => CODE_ADDRESS_BUS(10),
	I(9) => CODE_ADDRESS_BUS(9),
	I(8) => CODE_ADDRESS_BUS(8),
	I(7) => CODE_ADDRESS_BUS(7),
	I(6) => CODE_ADDRESS_BUS(6),
	I(5) => CODE_ADDRESS_BUS(5),
	I(4) => CODE_ADDRESS_BUS(4),
	I(3) => CODE_ADDRESS_BUS(3),
	I(2) => CODE_ADDRESS_BUS(2),
	I(1) => CODE_ADDRESS_BUS(1),
	I(0) => CODE_ADDRESS_BUS(0),
	O(15) => COMMON_ADDRESS_BUS(15),
	O(14) => COMMON_ADDRESS_BUS(14),
	O(13) => COMMON_ADDRESS_BUS(13),
	O(12) => COMMON_ADDRESS_BUS(12),
	O(11) => COMMON_ADDRESS_BUS(11),
	O(10) => COMMON_ADDRESS_BUS(10),
	O(9) => COMMON_ADDRESS_BUS(9),
	O(8) => COMMON_ADDRESS_BUS(8),
	O(7) => COMMON_ADDRESS_BUS(7),
	O(6) => COMMON_ADDRESS_BUS(6),
	O(5) => COMMON_ADDRESS_BUS(5),
	O(4) => COMMON_ADDRESS_BUS(4),
	O(3) => COMMON_ADDRESS_BUS(3),
	O(2) => COMMON_ADDRESS_BUS(2),
	O(1) => COMMON_ADDRESS_BUS(1),
	O(0) => COMMON_ADDRESS_BUS(0),
	T => ENABLE_CODEBUS_TO_LOGICAL
);
X36_I97 : BUFT16 port map(
	I(15) => DATA_ADDRESS_BUS(15),
	I(14) => DATA_ADDRESS_BUS(14),
	I(13) => DATA_ADDRESS_BUS(13),
	I(12) => DATA_ADDRESS_BUS(12),
	I(11) => DATA_ADDRESS_BUS(11),
	I(10) => DATA_ADDRESS_BUS(10),
	I(9) => DATA_ADDRESS_BUS(9),
	I(8) => DATA_ADDRESS_BUS(8),
	I(7) => DATA_ADDRESS_BUS(7),
	I(6) => DATA_ADDRESS_BUS(6),
	I(5) => DATA_ADDRESS_BUS(5),
	I(4) => DATA_ADDRESS_BUS(4),
	I(3) => DATA_ADDRESS_BUS(3),
	I(2) => DATA_ADDRESS_BUS(2),
	I(1) => DATA_ADDRESS_BUS(1),
	I(0) => DATA_ADDRESS_BUS(0),
	O(15) => COMMON_ADDRESS_BUS(15),
	O(14) => COMMON_ADDRESS_BUS(14),
	O(13) => COMMON_ADDRESS_BUS(13),
	O(12) => COMMON_ADDRESS_BUS(12),
	O(11) => COMMON_ADDRESS_BUS(11),
	O(10) => COMMON_ADDRESS_BUS(10),
	O(9) => COMMON_ADDRESS_BUS(9),
	O(8) => COMMON_ADDRESS_BUS(8),
	O(7) => COMMON_ADDRESS_BUS(7),
	O(6) => COMMON_ADDRESS_BUS(6),
	O(5) => COMMON_ADDRESS_BUS(5),
	O(4) => COMMON_ADDRESS_BUS(4),
	O(3) => COMMON_ADDRESS_BUS(3),
	O(2) => COMMON_ADDRESS_BUS(2),
	O(1) => COMMON_ADDRESS_BUS(1),
	O(0) => COMMON_ADDRESS_BUS(0),
	T => ENABLE_DATABUS_TO_LOGICAL
);
X36_I98 : BUFT16 port map(
	I(15) => GROUND(15),
	I(14) => GROUND(14),
	I(13) => GROUND(13),
	I(12) => GROUND(12),
	I(11) => GROUND(11),
	I(10) => GROUND(10),
	I(9) => GROUND(9),
	I(8) => GROUND(8),
	I(7) => GROUND(7),
	I(6) => GROUND(6),
	I(5) => GROUND(5),
	I(4) => GROUND(4),
	I(3) => GROUND(3),
	I(2) => GROUND(2),
	I(1) => GROUND(1),
	I(0) => GROUND(0),
	O(15) => INTERNAL_DATABUS(15),
	O(14) => INTERNAL_DATABUS(14),
	O(13) => INTERNAL_DATABUS(13),
	O(12) => INTERNAL_DATABUS(12),
	O(11) => INTERNAL_DATABUS(11),
	O(10) => INTERNAL_DATABUS(10),
	O(9) => INTERNAL_DATABUS(9),
	O(8) => INTERNAL_DATABUS(8),
	O(7) => INTERNAL_DATABUS(7),
	O(6) => INTERNAL_DATABUS(6),
	O(5) => INTERNAL_DATABUS(5),
	O(4) => INTERNAL_DATABUS(4),
	O(3) => INTERNAL_DATABUS(3),
	O(2) => INTERNAL_DATABUS(2),
	O(1) => INTERNAL_DATABUS(1),
	O(0) => INTERNAL_DATABUS(0),
	T => ENABLE_GROUND_TO_BUS
);
X36_I115 : RAM32X8S port map(
	D(7) => MMU_WRITE_DATA(7),
	D(6) => MMU_WRITE_DATA(6),
	D(5) => MMU_WRITE_DATA(5),
	D(4) => MMU_WRITE_DATA(4),
	D(3) => MMU_WRITE_DATA(3),
	D(2) => MMU_WRITE_DATA(2),
	D(1) => MMU_WRITE_DATA(1),
	D(0) => MMU_WRITE_DATA(0),
	O(7) => NET00305,
	O(6) => NET00306,
	O(5) => NET00307,
	O(4) => NET00308,
	O(3) => NET00309,
	O(2) => NET00310,
	O(1) => NET00311,
	O(0) => NET00312,
	A0 => LOGICAL_ADDRESS_BUS(8),
	A1 => LOGICAL_ADDRESS_BUS(9),
	A2 => LOGICAL_ADDRESS_BUS(10),
	A3 => LOGICAL_ADDRESS_BUS(11),
	A4 => LOGICAL_ADDRESS_BUS(12),
	WCLK => WRITE_MMU,
	WE => X36_NET00022_X95
);
X36_I116 : RAM32X8S port map(
	D(7) => MMU_WRITE_DATA(7),
	D(6) => MMU_WRITE_DATA(6),
	D(5) => MMU_WRITE_DATA(5),
	D(4) => MMU_WRITE_DATA(4),
	D(3) => MMU_WRITE_DATA(3),
	D(2) => MMU_WRITE_DATA(2),
	D(1) => MMU_WRITE_DATA(1),
	D(0) => MMU_WRITE_DATA(0),
	O(7) => NET00313,
	O(6) => NET00314,
	O(5) => NET00315,
	O(4) => NET00316,
	O(3) => NET00317,
	O(2) => NET00318,
	O(1) => NET00319,
	O(0) => NET00320,
	A0 => LOGICAL_ADDRESS_BUS(8),
	A1 => LOGICAL_ADDRESS_BUS(9),
	A2 => LOGICAL_ADDRESS_BUS(10),
	A3 => LOGICAL_ADDRESS_BUS(11),
	A4 => LOGICAL_ADDRESS_BUS(12),
	WCLK => WRITE_MMU,
	WE => X36_NET00025_X95
);
X36_I117 : RAM32X8S port map(
	D(7) => MMU_WRITE_DATA(7),
	D(6) => MMU_WRITE_DATA(6),
	D(5) => MMU_WRITE_DATA(5),
	D(4) => MMU_WRITE_DATA(4),
	D(3) => MMU_WRITE_DATA(3),
	D(2) => MMU_WRITE_DATA(2),
	D(1) => MMU_WRITE_DATA(1),
	D(0) => MMU_WRITE_DATA(0),
	O(7) => NET00321,
	O(6) => NET00322,
	O(5) => NET00323,
	O(4) => NET00324,
	O(3) => NET00325,
	O(2) => NET00326,
	O(1) => NET00327,
	O(0) => NET00328,
	A0 => LOGICAL_ADDRESS_BUS(8),
	A1 => LOGICAL_ADDRESS_BUS(9),
	A2 => LOGICAL_ADDRESS_BUS(10),
	A3 => LOGICAL_ADDRESS_BUS(11),
	A4 => LOGICAL_ADDRESS_BUS(12),
	WCLK => WRITE_MMU,
	WE => X36_NET00026_X95
);
X36_I118 : RAM32X8S port map(
	D(7) => MMU_WRITE_DATA(7),
	D(6) => MMU_WRITE_DATA(6),
	D(5) => MMU_WRITE_DATA(5),
	D(4) => MMU_WRITE_DATA(4),
	D(3) => MMU_WRITE_DATA(3),
	D(2) => MMU_WRITE_DATA(2),
	D(1) => MMU_WRITE_DATA(1),
	D(0) => MMU_WRITE_DATA(0),
	O(7) => NET00329,
	O(6) => NET00330,
	O(5) => NET00331,
	O(4) => NET00332,
	O(3) => NET00333,
	O(2) => NET00334,
	O(1) => NET00335,
	O(0) => NET00336,
	A0 => LOGICAL_ADDRESS_BUS(8),
	A1 => LOGICAL_ADDRESS_BUS(9),
	A2 => LOGICAL_ADDRESS_BUS(10),
	A3 => LOGICAL_ADDRESS_BUS(11),
	A4 => LOGICAL_ADDRESS_BUS(12),
	WCLK => WRITE_MMU,
	WE => X36_NET00027_X95
);
X36_I119 : RAM32X8S port map(
	D(7) => MMU_WRITE_DATA(7),
	D(6) => MMU_WRITE_DATA(6),
	D(5) => MMU_WRITE_DATA(5),
	D(4) => MMU_WRITE_DATA(4),
	D(3) => MMU_WRITE_DATA(3),
	D(2) => MMU_WRITE_DATA(2),
	D(1) => MMU_WRITE_DATA(1),
	D(0) => MMU_WRITE_DATA(0),
	O(7) => NET00337,
	O(6) => NET00338,
	O(5) => NET00339,
	O(4) => NET00340,
	O(3) => NET00341,
	O(2) => NET00342,
	O(1) => NET00343,
	O(0) => NET00344,
	A0 => LOGICAL_ADDRESS_BUS(8),
	A1 => LOGICAL_ADDRESS_BUS(9),
	A2 => LOGICAL_ADDRESS_BUS(10),
	A3 => LOGICAL_ADDRESS_BUS(11),
	A4 => LOGICAL_ADDRESS_BUS(12),
	WCLK => WRITE_MMU,
	WE => X36_NET00028_X95
);
X36_I120 : RAM32X8S port map(
	D(7) => MMU_WRITE_DATA(7),
	D(6) => MMU_WRITE_DATA(6),
	D(5) => MMU_WRITE_DATA(5),
	D(4) => MMU_WRITE_DATA(4),
	D(3) => MMU_WRITE_DATA(3),
	D(2) => MMU_WRITE_DATA(2),
	D(1) => MMU_WRITE_DATA(1),
	D(0) => MMU_WRITE_DATA(0),
	O(7) => NET00345,
	O(6) => NET00346,
	O(5) => NET00347,
	O(4) => NET00348,
	O(3) => NET00349,
	O(2) => NET00350,
	O(1) => NET00351,
	O(0) => NET00352,
	A0 => LOGICAL_ADDRESS_BUS(8),
	A1 => LOGICAL_ADDRESS_BUS(9),
	A2 => LOGICAL_ADDRESS_BUS(10),
	A3 => LOGICAL_ADDRESS_BUS(11),
	A4 => LOGICAL_ADDRESS_BUS(12),
	WCLK => WRITE_MMU,
	WE => X36_NET00029_X95
);
X36_I121 : RAM32X8S port map(
	D(7) => MMU_WRITE_DATA(7),
	D(6) => MMU_WRITE_DATA(6),
	D(5) => MMU_WRITE_DATA(5),
	D(4) => MMU_WRITE_DATA(4),
	D(3) => MMU_WRITE_DATA(3),
	D(2) => MMU_WRITE_DATA(2),
	D(1) => MMU_WRITE_DATA(1),
	D(0) => MMU_WRITE_DATA(0),
	O(7) => NET00353,
	O(6) => NET00354,
	O(5) => NET00355,
	O(4) => NET00356,
	O(3) => NET00357,
	O(2) => NET00358,
	O(1) => NET00359,
	O(0) => NET00360,
	A0 => LOGICAL_ADDRESS_BUS(8),
	A1 => LOGICAL_ADDRESS_BUS(9),
	A2 => LOGICAL_ADDRESS_BUS(10),
	A3 => LOGICAL_ADDRESS_BUS(11),
	A4 => LOGICAL_ADDRESS_BUS(12),
	WCLK => WRITE_MMU,
	WE => X36_NET00030_X95
);
X36_I122 : RAM32X8S port map(
	D(7) => MMU_WRITE_DATA(7),
	D(6) => MMU_WRITE_DATA(6),
	D(5) => MMU_WRITE_DATA(5),
	D(4) => MMU_WRITE_DATA(4),
	D(3) => MMU_WRITE_DATA(3),
	D(2) => MMU_WRITE_DATA(2),
	D(1) => MMU_WRITE_DATA(1),
	D(0) => MMU_WRITE_DATA(0),
	O(7) => NET00361,
	O(6) => NET00362,
	O(5) => NET00363,
	O(4) => NET00364,
	O(3) => NET00365,
	O(2) => NET00366,
	O(1) => NET00367,
	O(0) => NET00368,
	A0 => LOGICAL_ADDRESS_BUS(8),
	A1 => LOGICAL_ADDRESS_BUS(9),
	A2 => LOGICAL_ADDRESS_BUS(10),
	A3 => LOGICAL_ADDRESS_BUS(11),
	A4 => LOGICAL_ADDRESS_BUS(12),
	WCLK => WRITE_MMU,
	WE => X36_NET00034_X95
);
X36_I161 : OBUFE16 port map(
	I(15) => INTERNAL_DATABUS(15),
	I(14) => INTERNAL_DATABUS(14),
	I(13) => INTERNAL_DATABUS(13),
	I(12) => INTERNAL_DATABUS(12),
	I(11) => INTERNAL_DATABUS(11),
	I(10) => INTERNAL_DATABUS(10),
	I(9) => INTERNAL_DATABUS(9),
	I(8) => INTERNAL_DATABUS(8),
	I(7) => INTERNAL_DATABUS(7),
	I(6) => INTERNAL_DATABUS(6),
	I(5) => INTERNAL_DATABUS(5),
	I(4) => INTERNAL_DATABUS(4),
	I(3) => INTERNAL_DATABUS(3),
	I(2) => INTERNAL_DATABUS(2),
	I(1) => INTERNAL_DATABUS(1),
	I(0) => INTERNAL_DATABUS(0),
	O(15) => IO(15),
	O(14) => IO(14),
	O(13) => IO(13),
	O(12) => IO(12),
	O(11) => IO(11),
	O(10) => IO(10),
	O(9) => IO(9),
	O(8) => IO(8),
	O(7) => IO(7),
	O(6) => IO(6),
	O(5) => IO(5),
	O(4) => IO(4),
	O(3) => IO(3),
	O(2) => IO(2),
	O(1) => IO(1),
	O(0) => IO(0),
	E => ENABLE_INTERNAL_TO_EXTERNAL
);
X36_I128 : BUFE8 port map(
	I(7) => NET00305,
	I(6) => NET00306,
	I(5) => NET00307,
	I(4) => NET00308,
	I(3) => NET00309,
	I(2) => NET00310,
	I(1) => NET00311,
	I(0) => NET00312,
	O(7) => MMU_PHYSICAL_ADDRESS_BUS(15),
	O(6) => MMU_PHYSICAL_ADDRESS_BUS(14),
	O(5) => MMU_PHYSICAL_ADDRESS_BUS(13),
	O(4) => MMU_PHYSICAL_ADDRESS_BUS(12),
	O(3) => MMU_PHYSICAL_ADDRESS_BUS(11),
	O(2) => MMU_PHYSICAL_ADDRESS_BUS(10),
	O(1) => MMU_PHYSICAL_ADDRESS_BUS(9),
	O(0) => MMU_PHYSICAL_ADDRESS_BUS(8),
	E => X36_NET00004_X95
);
X36_I129 : BUFE8 port map(
	I(7) => NET00313,
	I(6) => NET00314,
	I(5) => NET00315,
	I(4) => NET00316,
	I(3) => NET00317,
	I(2) => NET00318,
	I(1) => NET00319,
	I(0) => NET00320,
	O(7) => MMU_PHYSICAL_ADDRESS_BUS(15),
	O(6) => MMU_PHYSICAL_ADDRESS_BUS(14),
	O(5) => MMU_PHYSICAL_ADDRESS_BUS(13),
	O(4) => MMU_PHYSICAL_ADDRESS_BUS(12),
	O(3) => MMU_PHYSICAL_ADDRESS_BUS(11),
	O(2) => MMU_PHYSICAL_ADDRESS_BUS(10),
	O(1) => MMU_PHYSICAL_ADDRESS_BUS(9),
	O(0) => MMU_PHYSICAL_ADDRESS_BUS(8),
	E => X36_NET00005_X95
);
X36_I130 : BUFE8 port map(
	I(7) => NET00321,
	I(6) => NET00322,
	I(5) => NET00323,
	I(4) => NET00324,
	I(3) => NET00325,
	I(2) => NET00326,
	I(1) => NET00327,
	I(0) => NET00328,
	O(7) => MMU_PHYSICAL_ADDRESS_BUS(15),
	O(6) => MMU_PHYSICAL_ADDRESS_BUS(14),
	O(5) => MMU_PHYSICAL_ADDRESS_BUS(13),
	O(4) => MMU_PHYSICAL_ADDRESS_BUS(12),
	O(3) => MMU_PHYSICAL_ADDRESS_BUS(11),
	O(2) => MMU_PHYSICAL_ADDRESS_BUS(10),
	O(1) => MMU_PHYSICAL_ADDRESS_BUS(9),
	O(0) => MMU_PHYSICAL_ADDRESS_BUS(8),
	E => X36_NET00006_X95
);
X36_I131 : BUFE8 port map(
	I(7) => NET00329,
	I(6) => NET00330,
	I(5) => NET00331,
	I(4) => NET00332,
	I(3) => NET00333,
	I(2) => NET00334,
	I(1) => NET00335,
	I(0) => NET00336,
	O(7) => MMU_PHYSICAL_ADDRESS_BUS(15),
	O(6) => MMU_PHYSICAL_ADDRESS_BUS(14),
	O(5) => MMU_PHYSICAL_ADDRESS_BUS(13),
	O(4) => MMU_PHYSICAL_ADDRESS_BUS(12),
	O(3) => MMU_PHYSICAL_ADDRESS_BUS(11),
	O(2) => MMU_PHYSICAL_ADDRESS_BUS(10),
	O(1) => MMU_PHYSICAL_ADDRESS_BUS(9),
	O(0) => MMU_PHYSICAL_ADDRESS_BUS(8),
	E => X36_NET00007_X95
);
X36_I132 : BUFE8 port map(
	I(7) => NET00337,
	I(6) => NET00338,
	I(5) => NET00339,
	I(4) => NET00340,
	I(3) => NET00341,
	I(2) => NET00342,
	I(1) => NET00343,
	I(0) => NET00344,
	O(7) => MMU_PHYSICAL_ADDRESS_BUS(15),
	O(6) => MMU_PHYSICAL_ADDRESS_BUS(14),
	O(5) => MMU_PHYSICAL_ADDRESS_BUS(13),
	O(4) => MMU_PHYSICAL_ADDRESS_BUS(12),
	O(3) => MMU_PHYSICAL_ADDRESS_BUS(11),
	O(2) => MMU_PHYSICAL_ADDRESS_BUS(10),
	O(1) => MMU_PHYSICAL_ADDRESS_BUS(9),
	O(0) => MMU_PHYSICAL_ADDRESS_BUS(8),
	E => X36_NET00008_X95
);
X36_I133 : BUFE8 port map(
	I(7) => NET00345,
	I(6) => NET00346,
	I(5) => NET00347,
	I(4) => NET00348,
	I(3) => NET00349,
	I(2) => NET00350,
	I(1) => NET00351,
	I(0) => NET00352,
	O(7) => MMU_PHYSICAL_ADDRESS_BUS(15),
	O(6) => MMU_PHYSICAL_ADDRESS_BUS(14),
	O(5) => MMU_PHYSICAL_ADDRESS_BUS(13),
	O(4) => MMU_PHYSICAL_ADDRESS_BUS(12),
	O(3) => MMU_PHYSICAL_ADDRESS_BUS(11),
	O(2) => MMU_PHYSICAL_ADDRESS_BUS(10),
	O(1) => MMU_PHYSICAL_ADDRESS_BUS(9),
	O(0) => MMU_PHYSICAL_ADDRESS_BUS(8),
	E => X36_NET00009_X95
);
X36_I134 : BUFE8 port map(
	I(7) => NET00353,
	I(6) => NET00354,
	I(5) => NET00355,
	I(4) => NET00356,
	I(3) => NET00357,
	I(2) => NET00358,
	I(1) => NET00359,
	I(0) => NET00360,
	O(7) => MMU_PHYSICAL_ADDRESS_BUS(15),
	O(6) => MMU_PHYSICAL_ADDRESS_BUS(14),
	O(5) => MMU_PHYSICAL_ADDRESS_BUS(13),
	O(4) => MMU_PHYSICAL_ADDRESS_BUS(12),
	O(3) => MMU_PHYSICAL_ADDRESS_BUS(11),
	O(2) => MMU_PHYSICAL_ADDRESS_BUS(10),
	O(1) => MMU_PHYSICAL_ADDRESS_BUS(9),
	O(0) => MMU_PHYSICAL_ADDRESS_BUS(8),
	E => X36_NET00010_X95
);
X36_I135 : BUFE8 port map(
	I(7) => NET00361,
	I(6) => NET00362,
	I(5) => NET00363,
	I(4) => NET00364,
	I(3) => NET00365,
	I(2) => NET00366,
	I(1) => NET00367,
	I(0) => NET00368,
	O(7) => MMU_PHYSICAL_ADDRESS_BUS(15),
	O(6) => MMU_PHYSICAL_ADDRESS_BUS(14),
	O(5) => MMU_PHYSICAL_ADDRESS_BUS(13),
	O(4) => MMU_PHYSICAL_ADDRESS_BUS(12),
	O(3) => MMU_PHYSICAL_ADDRESS_BUS(11),
	O(2) => MMU_PHYSICAL_ADDRESS_BUS(10),
	O(1) => MMU_PHYSICAL_ADDRESS_BUS(9),
	O(0) => MMU_PHYSICAL_ADDRESS_BUS(8),
	E => X36_NET00011_X95
);
X36_I136 : D3_8E port map(
	A0 => LOGICAL_ADDRESS_BUS(13),
	A1 => LOGICAL_ADDRESS_BUS(14),
	A2 => LOGICAL_ADDRESS_BUS(15),
	D0 => X36_NET00004_X95,
	D1 => X36_NET00005_X95,
	D2 => X36_NET00006_X95,
	D3 => X36_NET00007_X95,
	D4 => X36_NET00008_X95,
	D5 => X36_NET00009_X95,
	D6 => X36_NET00010_X95,
	D7 => X36_NET00011_X95,
	E => READ_MMU
);
X36_I137 : D3_8E port map(
	A0 => LOGICAL_ADDRESS_BUS(13),
	A1 => LOGICAL_ADDRESS_BUS(14),
	A2 => LOGICAL_ADDRESS_BUS(15),
	D0 => X36_NET00022_X95,
	D1 => X36_NET00025_X95,
	D2 => X36_NET00026_X95,
	D3 => X36_NET00027_X95,
	D4 => X36_NET00028_X95,
	D5 => X36_NET00029_X95,
	D6 => X36_NET00030_X95,
	D7 => X36_NET00034_X95,
	E => WRITE_ENABLE_MMU
);
X36_I138 : BUFE8 port map(
	I(7) => COMMON_ADDRESS_BUS(15),
	I(6) => COMMON_ADDRESS_BUS(14),
	I(5) => COMMON_ADDRESS_BUS(13),
	I(4) => COMMON_ADDRESS_BUS(12),
	I(3) => COMMON_ADDRESS_BUS(11),
	I(2) => COMMON_ADDRESS_BUS(10),
	I(1) => COMMON_ADDRESS_BUS(9),
	I(0) => COMMON_ADDRESS_BUS(8),
	O(7) => PHYSICAL_ADDRESS_BUS(15),
	O(6) => PHYSICAL_ADDRESS_BUS(14),
	O(5) => PHYSICAL_ADDRESS_BUS(13),
	O(4) => PHYSICAL_ADDRESS_BUS(12),
	O(3) => PHYSICAL_ADDRESS_BUS(11),
	O(2) => PHYSICAL_ADDRESS_BUS(10),
	O(1) => PHYSICAL_ADDRESS_BUS(9),
	O(0) => PHYSICAL_ADDRESS_BUS(8),
	E => ENABLE_LOGICALHI_TO_PHYSICAL
);
X36_I139 : BUFE8 port map(
	I(7) => COMMON_ADDRESS_BUS(7),
	I(6) => COMMON_ADDRESS_BUS(6),
	I(5) => COMMON_ADDRESS_BUS(5),
	I(4) => COMMON_ADDRESS_BUS(4),
	I(3) => COMMON_ADDRESS_BUS(3),
	I(2) => COMMON_ADDRESS_BUS(2),
	I(1) => COMMON_ADDRESS_BUS(1),
	I(0) => COMMON_ADDRESS_BUS(0),
	O(7) => PHYSICAL_ADDRESS_BUS(7),
	O(6) => PHYSICAL_ADDRESS_BUS(6),
	O(5) => PHYSICAL_ADDRESS_BUS(5),
	O(4) => PHYSICAL_ADDRESS_BUS(4),
	O(3) => PHYSICAL_ADDRESS_BUS(3),
	O(2) => PHYSICAL_ADDRESS_BUS(2),
	O(1) => PHYSICAL_ADDRESS_BUS(1),
	O(0) => PHYSICAL_ADDRESS_BUS(0),
	E => X36_NET00039_X95
);
X36_I140 : PULLUP port map(
	O => X36_NET00039_X95
);
X36_I144 : FD16CE port map(
	D(15) => INTERNAL_DATABUS(15),
	D(14) => INTERNAL_DATABUS(14),
	D(13) => INTERNAL_DATABUS(13),
	D(12) => INTERNAL_DATABUS(12),
	D(11) => INTERNAL_DATABUS(11),
	D(10) => INTERNAL_DATABUS(10),
	D(9) => INTERNAL_DATABUS(9),
	D(8) => INTERNAL_DATABUS(8),
	D(7) => INTERNAL_DATABUS(7),
	D(6) => INTERNAL_DATABUS(6),
	D(5) => INTERNAL_DATABUS(5),
	D(4) => INTERNAL_DATABUS(4),
	D(3) => INTERNAL_DATABUS(3),
	D(2) => INTERNAL_DATABUS(2),
	D(1) => INTERNAL_DATABUS(1),
	D(0) => INTERNAL_DATABUS(0),
	Q(15) => INSTRUCTION_BUS(15),
	Q(14) => INSTRUCTION_BUS(14),
	Q(13) => INSTRUCTION_BUS(13),
	Q(12) => INSTRUCTION_BUS(12),
	Q(11) => INSTRUCTION_BUS(11),
	Q(10) => INSTRUCTION_BUS(10),
	Q(9) => INSTRUCTION_BUS(9),
	Q(8) => INSTRUCTION_BUS(8),
	Q(7) => INSTRUCTION_BUS(7),
	Q(6) => INSTRUCTION_BUS(6),
	Q(5) => INSTRUCTION_BUS(5),
	Q(4) => INSTRUCTION_BUS(4),
	Q(3) => INSTRUCTION_BUS(3),
	Q(2) => INSTRUCTION_BUS(2),
	Q(1) => INSTRUCTION_BUS(1),
	Q(0) => INSTRUCTION_BUS(0),
	C => CLOCK_INSTRUCTION_LATCH,
	CE => ENABLE_INSTRUCTION_LATCH,
	CLR => RESET
);
X36_I145 : FD8CE port map(
	D(7) => STATE_ADDRESS_BUS(7),
	D(6) => STATE_ADDRESS_BUS(6),
	D(5) => STATE_ADDRESS_BUS(5),
	D(4) => STATE_ADDRESS_BUS(4),
	D(3) => STATE_ADDRESS_BUS(3),
	D(2) => STATE_ADDRESS_BUS(2),
	D(1) => STATE_ADDRESS_BUS(1),
	D(0) => STATE_ADDRESS_BUS(0),
	Q(7) => STATE_ADDRESS(7),
	Q(6) => STATE_ADDRESS(6),
	Q(5) => STATE_ADDRESS(5),
	Q(4) => STATE_ADDRESS(4),
	Q(3) => STATE_ADDRESS(3),
	Q(2) => STATE_ADDRESS(2),
	Q(1) => STATE_ADDRESS(1),
	Q(0) => STATE_ADDRESS(0),
	C => CLOCK,
	CE => X36_NET00478_X95,
	CLR => RESET
);
X36_I159 : IBUF16 port map(
	I(15) => IO(15),
	I(14) => IO(14),
	I(13) => IO(13),
	I(12) => IO(12),
	I(11) => IO(11),
	I(10) => IO(10),
	I(9) => IO(9),
	I(8) => IO(8),
	I(7) => IO(7),
	I(6) => IO(6),
	I(5) => IO(5),
	I(4) => IO(4),
	I(3) => IO(3),
	I(2) => IO(2),
	I(1) => IO(1),
	I(0) => IO(0),
	O(15) => I(15),
	O(14) => I(14),
	O(13) => I(13),
	O(12) => I(12),
	O(11) => I(11),
	O(10) => I(10),
	O(9) => I(9),
	O(8) => I(8),
	O(7) => I(7),
	O(6) => I(6),
	O(5) => I(5),
	O(4) => I(4),
	O(3) => I(3),
	O(2) => I(2),
	O(1) => I(1),
	O(0) => I(0)
);
X36_I152 : SR16CLED port map(
	D(15) => OPERAND_ONE(15),
	D(14) => OPERAND_ONE(14),
	D(13) => OPERAND_ONE(13),
	D(12) => OPERAND_ONE(12),
	D(11) => OPERAND_ONE(11),
	D(10) => OPERAND_ONE(10),
	D(9) => OPERAND_ONE(9),
	D(8) => OPERAND_ONE(8),
	D(7) => OPERAND_ONE(7),
	D(6) => OPERAND_ONE(6),
	D(5) => OPERAND_ONE(5),
	D(4) => OPERAND_ONE(4),
	D(3) => OPERAND_ONE(3),
	D(2) => OPERAND_ONE(2),
	D(1) => OPERAND_ONE(1),
	D(0) => OPERAND_ONE(0),
	Q(15) => NET00489,
	Q(14) => NET00490,
	Q(13) => NET00491,
	Q(12) => NET00492,
	Q(11) => NET00493,
	Q(10) => NET00494,
	Q(9) => NET00495,
	Q(8) => NET00496,
	Q(7) => NET00497,
	Q(6) => NET00498,
	Q(5) => NET00499,
	Q(4) => NET00500,
	Q(3) => NET00501,
	Q(2) => NET00502,
	Q(1) => NET00503,
	Q(0) => NET00504,
	C => LOAD_SHIFT,
	CE => ENABLE_LOAD_SHIFT,
	CLR => RESET,
	L => SHIFT_OUT_BIT,
	LEFT => SHIFT_LEFT_NOT_RIGHT,
	SLI => SHIFT_IN_BIT,
	SRI => SHIFT_IN_BIT
);
X36_I153 : BUFE8 port map(
	I(7) => INSTRUCTION_STATE(7),
	I(6) => INSTRUCTION_STATE(6),
	I(5) => INSTRUCTION_STATE(5),
	I(4) => INSTRUCTION_STATE(4),
	I(3) => INSTRUCTION_STATE(3),
	I(2) => INSTRUCTION_STATE(2),
	I(1) => INSTRUCTION_STATE(1),
	I(0) => INSTRUCTION_STATE(0),
	O(7) => STATE_ADDRESS_BUS(7),
	O(6) => STATE_ADDRESS_BUS(6),
	O(5) => STATE_ADDRESS_BUS(5),
	O(4) => STATE_ADDRESS_BUS(4),
	O(3) => STATE_ADDRESS_BUS(3),
	O(2) => STATE_ADDRESS_BUS(2),
	O(1) => STATE_ADDRESS_BUS(1),
	O(0) => STATE_ADDRESS_BUS(0),
	E => ENABLE_INSTRUCTION_STATE
);
X36_I154 : BUFE8 port map(
	I(7) => STATE_FEEDBACK(7),
	I(6) => STATE_FEEDBACK(6),
	I(5) => STATE_FEEDBACK(5),
	I(4) => STATE_FEEDBACK(4),
	I(3) => STATE_FEEDBACK(3),
	I(2) => STATE_FEEDBACK(2),
	I(1) => STATE_FEEDBACK(1),
	I(0) => STATE_FEEDBACK(0),
	O(7) => STATE_ADDRESS_BUS(7),
	O(6) => STATE_ADDRESS_BUS(6),
	O(5) => STATE_ADDRESS_BUS(5),
	O(4) => STATE_ADDRESS_BUS(4),
	O(3) => STATE_ADDRESS_BUS(3),
	O(2) => STATE_ADDRESS_BUS(2),
	O(1) => STATE_ADDRESS_BUS(1),
	O(0) => STATE_ADDRESS_BUS(0),
	E => ENABLE_STATE_FEEDBACK
);
X36_I155 : PULLUP port map(
	O => X36_NET00478_X95
);
X36_I160 : BUFE16 port map(
	I(15) => I(15),
	I(14) => I(14),
	I(13) => I(13),
	I(12) => I(12),
	I(11) => I(11),
	I(10) => I(10),
	I(9) => I(9),
	I(8) => I(8),
	I(7) => I(7),
	I(6) => I(6),
	I(5) => I(5),
	I(4) => I(4),
	I(3) => I(3),
	I(2) => I(2),
	I(1) => I(1),
	I(0) => I(0),
	O(15) => INTERNAL_DATABUS(15),
	O(14) => INTERNAL_DATABUS(14),
	O(13) => INTERNAL_DATABUS(13),
	O(12) => INTERNAL_DATABUS(12),
	O(11) => INTERNAL_DATABUS(11),
	O(10) => INTERNAL_DATABUS(10),
	O(9) => INTERNAL_DATABUS(9),
	O(8) => INTERNAL_DATABUS(8),
	O(7) => INTERNAL_DATABUS(7),
	O(6) => INTERNAL_DATABUS(6),
	O(5) => INTERNAL_DATABUS(5),
	O(4) => INTERNAL_DATABUS(4),
	O(3) => INTERNAL_DATABUS(3),
	O(2) => INTERNAL_DATABUS(2),
	O(1) => INTERNAL_DATABUS(1),
	O(0) => INTERNAL_DATABUS(0),
	E => ENABLE_EXTERNAL_TO_INTERNAL
);
X36_I162 : IBUF port map(
	I => RESET_PIN_ASSIGN_IPAD,
	O => RESET
);
X36_I163 : IBUF port map(
	I => CLOCK_PIN_ASSIGN_IPAD,
	O => CLOCK
);
X36_I166 : BUFE8 port map(
	I(7) => COMMON_ADDRESS_BUS(15),
	I(6) => COMMON_ADDRESS_BUS(14),
	I(5) => COMMON_ADDRESS_BUS(13),
	I(4) => COMMON_ADDRESS_BUS(12),
	I(3) => COMMON_ADDRESS_BUS(11),
	I(2) => COMMON_ADDRESS_BUS(10),
	I(1) => COMMON_ADDRESS_BUS(9),
	I(0) => COMMON_ADDRESS_BUS(8),
	O(7) => LOGICAL_ADDRESS_BUS(15),
	O(6) => LOGICAL_ADDRESS_BUS(14),
	O(5) => LOGICAL_ADDRESS_BUS(13),
	O(4) => LOGICAL_ADDRESS_BUS(12),
	O(3) => LOGICAL_ADDRESS_BUS(11),
	O(2) => LOGICAL_ADDRESS_BUS(10),
	O(1) => LOGICAL_ADDRESS_BUS(9),
	O(0) => LOGICAL_ADDRESS_BUS(8),
	E => ENABLE_COMMON_TO_LOGICAL
);
X36_I170 : BUFE8 port map(
	I(7) => SR3_OUTPUT(7),
	I(6) => SR3_OUTPUT(6),
	I(5) => SR3_OUTPUT(5),
	I(4) => SR3_OUTPUT(4),
	I(3) => SR3_OUTPUT(3),
	I(2) => SR3_OUTPUT(2),
	I(1) => SR3_OUTPUT(1),
	I(0) => SR3_OUTPUT(0),
	O(7) => LOGICAL_ADDRESS_BUS(15),
	O(6) => LOGICAL_ADDRESS_BUS(14),
	O(5) => LOGICAL_ADDRESS_BUS(13),
	O(4) => LOGICAL_ADDRESS_BUS(12),
	O(3) => LOGICAL_ADDRESS_BUS(11),
	O(2) => LOGICAL_ADDRESS_BUS(10),
	O(1) => LOGICAL_ADDRESS_BUS(9),
	O(0) => LOGICAL_ADDRESS_BUS(8),
	E => ENABLE_SR3_OUTPUT_TO_LOGICAL
);
X36_I169 : BUFE8 port map(
	I(7) => SR4_OUTPUT(7),
	I(6) => SR4_OUTPUT(6),
	I(5) => SR4_OUTPUT(5),
	I(4) => SR4_OUTPUT(4),
	I(3) => SR4_OUTPUT(3),
	I(2) => SR4_OUTPUT(2),
	I(1) => SR4_OUTPUT(1),
	I(0) => SR4_OUTPUT(0),
	O(7) => MMU_WRITE_DATA(7),
	O(6) => MMU_WRITE_DATA(6),
	O(5) => MMU_WRITE_DATA(5),
	O(4) => MMU_WRITE_DATA(4),
	O(3) => MMU_WRITE_DATA(3),
	O(2) => MMU_WRITE_DATA(2),
	O(1) => MMU_WRITE_DATA(1),
	O(0) => MMU_WRITE_DATA(0),
	E => ENABLE_SR4_OUTPUT_TO_MMU_WRITE_DATA
);
X36_I171 : BUFE8 port map(
	I(7) => MMU_PHYSICAL_ADDRESS_BUS(15),
	I(6) => MMU_PHYSICAL_ADDRESS_BUS(14),
	I(5) => MMU_PHYSICAL_ADDRESS_BUS(13),
	I(4) => MMU_PHYSICAL_ADDRESS_BUS(12),
	I(3) => MMU_PHYSICAL_ADDRESS_BUS(11),
	I(2) => MMU_PHYSICAL_ADDRESS_BUS(10),
	I(1) => MMU_PHYSICAL_ADDRESS_BUS(9),
	I(0) => MMU_PHYSICAL_ADDRESS_BUS(8),
	O(7) => INTERNAL_DATABUS(7),
	O(6) => INTERNAL_DATABUS(6),
	O(5) => INTERNAL_DATABUS(5),
	O(4) => INTERNAL_DATABUS(4),
	O(3) => INTERNAL_DATABUS(3),
	O(2) => INTERNAL_DATABUS(2),
	O(1) => INTERNAL_DATABUS(1),
	O(0) => INTERNAL_DATABUS(0),
	E => ENABLE_MMU_PHYS_TO_BUS
);
X36_I172 : BUFE8 port map(
	I(7) => MMU_PHYSICAL_ADDRESS_BUS(15),
	I(6) => MMU_PHYSICAL_ADDRESS_BUS(14),
	I(5) => MMU_PHYSICAL_ADDRESS_BUS(13),
	I(4) => MMU_PHYSICAL_ADDRESS_BUS(12),
	I(3) => MMU_PHYSICAL_ADDRESS_BUS(11),
	I(2) => MMU_PHYSICAL_ADDRESS_BUS(10),
	I(1) => MMU_PHYSICAL_ADDRESS_BUS(9),
	I(0) => MMU_PHYSICAL_ADDRESS_BUS(8),
	O(7) => PHYSICAL_ADDRESS_BUS(15),
	O(6) => PHYSICAL_ADDRESS_BUS(14),
	O(5) => PHYSICAL_ADDRESS_BUS(13),
	O(4) => PHYSICAL_ADDRESS_BUS(12),
	O(3) => PHYSICAL_ADDRESS_BUS(11),
	O(2) => PHYSICAL_ADDRESS_BUS(10),
	O(1) => PHYSICAL_ADDRESS_BUS(9),
	O(0) => PHYSICAL_ADDRESS_BUS(8),
	E => ENABLE_MMU_PHYS_TO_PHYS
);
X36_I175 : OBUF port map(
	I => MEMREQ,
	O => X36_NET00076_ASSIGN_OPAD
);
X36_I176 : OBUF port map(
	I => MEM_READ_NOT_WRITE,
	O => X36_NET00077_ASSIGN_OPAD
);
X36_I177 : BUFT16 port map(
	I(15) => NET00489,
	I(14) => NET00490,
	I(13) => NET00491,
	I(12) => NET00492,
	I(11) => NET00493,
	I(10) => NET00494,
	I(9) => NET00495,
	I(8) => NET00496,
	I(7) => NET00497,
	I(6) => NET00498,
	I(5) => NET00499,
	I(4) => NET00500,
	I(3) => NET00501,
	I(2) => NET00502,
	I(1) => NET00503,
	I(0) => NET00504,
	O(15) => RESULT_BUS(15),
	O(14) => RESULT_BUS(14),
	O(13) => RESULT_BUS(13),
	O(12) => RESULT_BUS(12),
	O(11) => RESULT_BUS(11),
	O(10) => RESULT_BUS(10),
	O(9) => RESULT_BUS(9),
	O(8) => RESULT_BUS(8),
	O(7) => RESULT_BUS(7),
	O(6) => RESULT_BUS(6),
	O(5) => RESULT_BUS(5),
	O(4) => RESULT_BUS(4),
	O(3) => RESULT_BUS(3),
	O(2) => RESULT_BUS(2),
	O(1) => RESULT_BUS(1),
	O(0) => RESULT_BUS(0),
	T => ENABLE_SHIFTER_TO_RESULT
);
X36_I179 : BUFT port map(
	T => ENABLE_CARRY_OUT_TO_SHIFT_IN,
	I => CARRY_OUT,
	O => SHIFT_IN_BIT
);
X36_I178 : BUFT port map(
	T => ENABLE_SHIFT_OUT_TO_SHIFT_IN,
	I => SHIFT_OUT_BIT,
	O => SHIFT_IN_BIT
);
X36_I180 : BUFT port map(
	T => ENABLE_SHIFT_OUT_TO_CARRY_IN,
	I => SHIFT_IN_BIT,
	O => CARRY_IN
);
X36_I181 : PULLUP port map(
	O => X36_NET00012_X95
);

end SCHEMATIC;