Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Jul 13 15:40:06 2021
| Host         : mang8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file dice_game_timing_summary_routed.rpt -pb dice_game_timing_summary_routed.pb -rpx dice_game_timing_summary_routed.rpx -warn_on_violation
| Design       : dice_game
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (40)
5. checking no_input_delay (2)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: FSM/clock_div/clk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clock_div/clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (40)
-------------------------------------------------
 There are 40 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.740        0.000                      0                  112        0.245        0.000                      0                  112        3.500        0.000                       0                    61  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.740        0.000                      0                  112        0.245        0.000                      0                  112        3.500        0.000                       0                    61  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.740ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.740ns  (required time - arrival time)
  Source:                 FSM/clock_div/clk_count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM/clock_div/clk_count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 0.704ns (18.667%)  route 3.067ns (81.333%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 12.968 - 8.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.751     5.420    FSM/clock_div/clk_IBUF_BUFG
    SLICE_X36Y37         FDRE                                         r  FSM/clock_div/clk_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.456     5.876 r  FSM/clock_div/clk_count_reg[20]/Q
                         net (fo=2, routed)           1.273     7.149    FSM/clock_div/clk_count_reg_n_0_[20]
    SLICE_X37Y37         LUT4 (Prop_lut4_I0_O)        0.124     7.273 f  FSM/clock_div/clk_count[24]_i_4__0/O
                         net (fo=1, routed)           0.992     8.265    FSM/clock_div/clk_count[24]_i_4__0_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I1_O)        0.124     8.389 r  FSM/clock_div/clk_count[24]_i_2__0/O
                         net (fo=25, routed)          0.802     9.191    FSM/clock_div/clk
    SLICE_X36Y38         FDRE                                         r  FSM/clock_div/clk_count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.575    12.967    FSM/clock_div/clk_IBUF_BUFG
    SLICE_X36Y38         FDRE                                         r  FSM/clock_div/clk_count_reg[21]/C
                         clock pessimism              0.428    13.396    
                         clock uncertainty           -0.035    13.360    
    SLICE_X36Y38         FDRE (Setup_fdre_C_R)       -0.429    12.931    FSM/clock_div/clk_count_reg[21]
  -------------------------------------------------------------------
                         required time                         12.931    
                         arrival time                          -9.191    
  -------------------------------------------------------------------
                         slack                                  3.740    

Slack (MET) :             3.740ns  (required time - arrival time)
  Source:                 FSM/clock_div/clk_count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM/clock_div/clk_count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 0.704ns (18.667%)  route 3.067ns (81.333%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 12.968 - 8.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.751     5.420    FSM/clock_div/clk_IBUF_BUFG
    SLICE_X36Y37         FDRE                                         r  FSM/clock_div/clk_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.456     5.876 r  FSM/clock_div/clk_count_reg[20]/Q
                         net (fo=2, routed)           1.273     7.149    FSM/clock_div/clk_count_reg_n_0_[20]
    SLICE_X37Y37         LUT4 (Prop_lut4_I0_O)        0.124     7.273 f  FSM/clock_div/clk_count[24]_i_4__0/O
                         net (fo=1, routed)           0.992     8.265    FSM/clock_div/clk_count[24]_i_4__0_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I1_O)        0.124     8.389 r  FSM/clock_div/clk_count[24]_i_2__0/O
                         net (fo=25, routed)          0.802     9.191    FSM/clock_div/clk
    SLICE_X36Y38         FDRE                                         r  FSM/clock_div/clk_count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.575    12.967    FSM/clock_div/clk_IBUF_BUFG
    SLICE_X36Y38         FDRE                                         r  FSM/clock_div/clk_count_reg[22]/C
                         clock pessimism              0.428    13.396    
                         clock uncertainty           -0.035    13.360    
    SLICE_X36Y38         FDRE (Setup_fdre_C_R)       -0.429    12.931    FSM/clock_div/clk_count_reg[22]
  -------------------------------------------------------------------
                         required time                         12.931    
                         arrival time                          -9.191    
  -------------------------------------------------------------------
                         slack                                  3.740    

Slack (MET) :             3.740ns  (required time - arrival time)
  Source:                 FSM/clock_div/clk_count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM/clock_div/clk_count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 0.704ns (18.667%)  route 3.067ns (81.333%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 12.968 - 8.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.751     5.420    FSM/clock_div/clk_IBUF_BUFG
    SLICE_X36Y37         FDRE                                         r  FSM/clock_div/clk_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.456     5.876 r  FSM/clock_div/clk_count_reg[20]/Q
                         net (fo=2, routed)           1.273     7.149    FSM/clock_div/clk_count_reg_n_0_[20]
    SLICE_X37Y37         LUT4 (Prop_lut4_I0_O)        0.124     7.273 f  FSM/clock_div/clk_count[24]_i_4__0/O
                         net (fo=1, routed)           0.992     8.265    FSM/clock_div/clk_count[24]_i_4__0_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I1_O)        0.124     8.389 r  FSM/clock_div/clk_count[24]_i_2__0/O
                         net (fo=25, routed)          0.802     9.191    FSM/clock_div/clk
    SLICE_X36Y38         FDRE                                         r  FSM/clock_div/clk_count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.575    12.967    FSM/clock_div/clk_IBUF_BUFG
    SLICE_X36Y38         FDRE                                         r  FSM/clock_div/clk_count_reg[23]/C
                         clock pessimism              0.428    13.396    
                         clock uncertainty           -0.035    13.360    
    SLICE_X36Y38         FDRE (Setup_fdre_C_R)       -0.429    12.931    FSM/clock_div/clk_count_reg[23]
  -------------------------------------------------------------------
                         required time                         12.931    
                         arrival time                          -9.191    
  -------------------------------------------------------------------
                         slack                                  3.740    

Slack (MET) :             3.740ns  (required time - arrival time)
  Source:                 FSM/clock_div/clk_count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM/clock_div/clk_count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 0.704ns (18.667%)  route 3.067ns (81.333%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 12.968 - 8.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.751     5.420    FSM/clock_div/clk_IBUF_BUFG
    SLICE_X36Y37         FDRE                                         r  FSM/clock_div/clk_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.456     5.876 r  FSM/clock_div/clk_count_reg[20]/Q
                         net (fo=2, routed)           1.273     7.149    FSM/clock_div/clk_count_reg_n_0_[20]
    SLICE_X37Y37         LUT4 (Prop_lut4_I0_O)        0.124     7.273 f  FSM/clock_div/clk_count[24]_i_4__0/O
                         net (fo=1, routed)           0.992     8.265    FSM/clock_div/clk_count[24]_i_4__0_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I1_O)        0.124     8.389 r  FSM/clock_div/clk_count[24]_i_2__0/O
                         net (fo=25, routed)          0.802     9.191    FSM/clock_div/clk
    SLICE_X36Y38         FDRE                                         r  FSM/clock_div/clk_count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.575    12.967    FSM/clock_div/clk_IBUF_BUFG
    SLICE_X36Y38         FDRE                                         r  FSM/clock_div/clk_count_reg[24]/C
                         clock pessimism              0.428    13.396    
                         clock uncertainty           -0.035    13.360    
    SLICE_X36Y38         FDRE (Setup_fdre_C_R)       -0.429    12.931    FSM/clock_div/clk_count_reg[24]
  -------------------------------------------------------------------
                         required time                         12.931    
                         arrival time                          -9.191    
  -------------------------------------------------------------------
                         slack                                  3.740    

Slack (MET) :             3.771ns  (required time - arrival time)
  Source:                 FSM/clock_div/clk_count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM/clock_div/clk_count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.764ns  (logic 0.704ns (18.702%)  route 3.060ns (81.298%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 12.967 - 8.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.751     5.420    FSM/clock_div/clk_IBUF_BUFG
    SLICE_X36Y37         FDRE                                         r  FSM/clock_div/clk_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.456     5.876 r  FSM/clock_div/clk_count_reg[20]/Q
                         net (fo=2, routed)           1.273     7.149    FSM/clock_div/clk_count_reg_n_0_[20]
    SLICE_X37Y37         LUT4 (Prop_lut4_I0_O)        0.124     7.273 f  FSM/clock_div/clk_count[24]_i_4__0/O
                         net (fo=1, routed)           0.992     8.265    FSM/clock_div/clk_count[24]_i_4__0_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I1_O)        0.124     8.389 r  FSM/clock_div/clk_count[24]_i_2__0/O
                         net (fo=25, routed)          0.795     9.184    FSM/clock_div/clk
    SLICE_X36Y37         FDRE                                         r  FSM/clock_div/clk_count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.574    12.966    FSM/clock_div/clk_IBUF_BUFG
    SLICE_X36Y37         FDRE                                         r  FSM/clock_div/clk_count_reg[17]/C
                         clock pessimism              0.453    13.420    
                         clock uncertainty           -0.035    13.384    
    SLICE_X36Y37         FDRE (Setup_fdre_C_R)       -0.429    12.955    FSM/clock_div/clk_count_reg[17]
  -------------------------------------------------------------------
                         required time                         12.955    
                         arrival time                          -9.184    
  -------------------------------------------------------------------
                         slack                                  3.771    

Slack (MET) :             3.771ns  (required time - arrival time)
  Source:                 FSM/clock_div/clk_count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM/clock_div/clk_count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.764ns  (logic 0.704ns (18.702%)  route 3.060ns (81.298%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 12.967 - 8.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.751     5.420    FSM/clock_div/clk_IBUF_BUFG
    SLICE_X36Y37         FDRE                                         r  FSM/clock_div/clk_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.456     5.876 r  FSM/clock_div/clk_count_reg[20]/Q
                         net (fo=2, routed)           1.273     7.149    FSM/clock_div/clk_count_reg_n_0_[20]
    SLICE_X37Y37         LUT4 (Prop_lut4_I0_O)        0.124     7.273 f  FSM/clock_div/clk_count[24]_i_4__0/O
                         net (fo=1, routed)           0.992     8.265    FSM/clock_div/clk_count[24]_i_4__0_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I1_O)        0.124     8.389 r  FSM/clock_div/clk_count[24]_i_2__0/O
                         net (fo=25, routed)          0.795     9.184    FSM/clock_div/clk
    SLICE_X36Y37         FDRE                                         r  FSM/clock_div/clk_count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.574    12.966    FSM/clock_div/clk_IBUF_BUFG
    SLICE_X36Y37         FDRE                                         r  FSM/clock_div/clk_count_reg[18]/C
                         clock pessimism              0.453    13.420    
                         clock uncertainty           -0.035    13.384    
    SLICE_X36Y37         FDRE (Setup_fdre_C_R)       -0.429    12.955    FSM/clock_div/clk_count_reg[18]
  -------------------------------------------------------------------
                         required time                         12.955    
                         arrival time                          -9.184    
  -------------------------------------------------------------------
                         slack                                  3.771    

Slack (MET) :             3.771ns  (required time - arrival time)
  Source:                 FSM/clock_div/clk_count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM/clock_div/clk_count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.764ns  (logic 0.704ns (18.702%)  route 3.060ns (81.298%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 12.967 - 8.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.751     5.420    FSM/clock_div/clk_IBUF_BUFG
    SLICE_X36Y37         FDRE                                         r  FSM/clock_div/clk_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.456     5.876 r  FSM/clock_div/clk_count_reg[20]/Q
                         net (fo=2, routed)           1.273     7.149    FSM/clock_div/clk_count_reg_n_0_[20]
    SLICE_X37Y37         LUT4 (Prop_lut4_I0_O)        0.124     7.273 f  FSM/clock_div/clk_count[24]_i_4__0/O
                         net (fo=1, routed)           0.992     8.265    FSM/clock_div/clk_count[24]_i_4__0_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I1_O)        0.124     8.389 r  FSM/clock_div/clk_count[24]_i_2__0/O
                         net (fo=25, routed)          0.795     9.184    FSM/clock_div/clk
    SLICE_X36Y37         FDRE                                         r  FSM/clock_div/clk_count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.574    12.966    FSM/clock_div/clk_IBUF_BUFG
    SLICE_X36Y37         FDRE                                         r  FSM/clock_div/clk_count_reg[19]/C
                         clock pessimism              0.453    13.420    
                         clock uncertainty           -0.035    13.384    
    SLICE_X36Y37         FDRE (Setup_fdre_C_R)       -0.429    12.955    FSM/clock_div/clk_count_reg[19]
  -------------------------------------------------------------------
                         required time                         12.955    
                         arrival time                          -9.184    
  -------------------------------------------------------------------
                         slack                                  3.771    

Slack (MET) :             3.771ns  (required time - arrival time)
  Source:                 FSM/clock_div/clk_count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM/clock_div/clk_count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.764ns  (logic 0.704ns (18.702%)  route 3.060ns (81.298%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 12.967 - 8.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.751     5.420    FSM/clock_div/clk_IBUF_BUFG
    SLICE_X36Y37         FDRE                                         r  FSM/clock_div/clk_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.456     5.876 r  FSM/clock_div/clk_count_reg[20]/Q
                         net (fo=2, routed)           1.273     7.149    FSM/clock_div/clk_count_reg_n_0_[20]
    SLICE_X37Y37         LUT4 (Prop_lut4_I0_O)        0.124     7.273 f  FSM/clock_div/clk_count[24]_i_4__0/O
                         net (fo=1, routed)           0.992     8.265    FSM/clock_div/clk_count[24]_i_4__0_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I1_O)        0.124     8.389 r  FSM/clock_div/clk_count[24]_i_2__0/O
                         net (fo=25, routed)          0.795     9.184    FSM/clock_div/clk
    SLICE_X36Y37         FDRE                                         r  FSM/clock_div/clk_count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.574    12.966    FSM/clock_div/clk_IBUF_BUFG
    SLICE_X36Y37         FDRE                                         r  FSM/clock_div/clk_count_reg[20]/C
                         clock pessimism              0.453    13.420    
                         clock uncertainty           -0.035    13.384    
    SLICE_X36Y37         FDRE (Setup_fdre_C_R)       -0.429    12.955    FSM/clock_div/clk_count_reg[20]
  -------------------------------------------------------------------
                         required time                         12.955    
                         arrival time                          -9.184    
  -------------------------------------------------------------------
                         slack                                  3.771    

Slack (MET) :             3.887ns  (required time - arrival time)
  Source:                 FSM/clock_div/clk_count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM/clock_div/clk_count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.622ns  (logic 0.704ns (19.434%)  route 2.918ns (80.566%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns = ( 12.965 - 8.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.751     5.420    FSM/clock_div/clk_IBUF_BUFG
    SLICE_X36Y37         FDRE                                         r  FSM/clock_div/clk_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.456     5.876 r  FSM/clock_div/clk_count_reg[20]/Q
                         net (fo=2, routed)           1.273     7.149    FSM/clock_div/clk_count_reg_n_0_[20]
    SLICE_X37Y37         LUT4 (Prop_lut4_I0_O)        0.124     7.273 f  FSM/clock_div/clk_count[24]_i_4__0/O
                         net (fo=1, routed)           0.992     8.265    FSM/clock_div/clk_count[24]_i_4__0_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I1_O)        0.124     8.389 r  FSM/clock_div/clk_count[24]_i_2__0/O
                         net (fo=25, routed)          0.654     9.042    FSM/clock_div/clk
    SLICE_X36Y36         FDRE                                         r  FSM/clock_div/clk_count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.573    12.965    FSM/clock_div/clk_IBUF_BUFG
    SLICE_X36Y36         FDRE                                         r  FSM/clock_div/clk_count_reg[13]/C
                         clock pessimism              0.428    13.394    
                         clock uncertainty           -0.035    13.358    
    SLICE_X36Y36         FDRE (Setup_fdre_C_R)       -0.429    12.929    FSM/clock_div/clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         12.929    
                         arrival time                          -9.042    
  -------------------------------------------------------------------
                         slack                                  3.887    

Slack (MET) :             3.887ns  (required time - arrival time)
  Source:                 FSM/clock_div/clk_count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM/clock_div/clk_count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.622ns  (logic 0.704ns (19.434%)  route 2.918ns (80.566%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns = ( 12.965 - 8.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.751     5.420    FSM/clock_div/clk_IBUF_BUFG
    SLICE_X36Y37         FDRE                                         r  FSM/clock_div/clk_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.456     5.876 r  FSM/clock_div/clk_count_reg[20]/Q
                         net (fo=2, routed)           1.273     7.149    FSM/clock_div/clk_count_reg_n_0_[20]
    SLICE_X37Y37         LUT4 (Prop_lut4_I0_O)        0.124     7.273 f  FSM/clock_div/clk_count[24]_i_4__0/O
                         net (fo=1, routed)           0.992     8.265    FSM/clock_div/clk_count[24]_i_4__0_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I1_O)        0.124     8.389 r  FSM/clock_div/clk_count[24]_i_2__0/O
                         net (fo=25, routed)          0.654     9.042    FSM/clock_div/clk
    SLICE_X36Y36         FDRE                                         r  FSM/clock_div/clk_count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.573    12.965    FSM/clock_div/clk_IBUF_BUFG
    SLICE_X36Y36         FDRE                                         r  FSM/clock_div/clk_count_reg[14]/C
                         clock pessimism              0.428    13.394    
                         clock uncertainty           -0.035    13.358    
    SLICE_X36Y36         FDRE (Setup_fdre_C_R)       -0.429    12.929    FSM/clock_div/clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         12.929    
                         arrival time                          -9.042    
  -------------------------------------------------------------------
                         slack                                  3.887    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 FSM/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.330%)  route 0.184ns (49.670%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.590     1.502    FSM/clk_IBUF_BUFG
    SLICE_X40Y36         FDCE                                         r  FSM/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDCE (Prop_fdce_C_Q)         0.141     1.643 r  FSM/FSM_sequential_current_state_reg[2]/Q
                         net (fo=27, routed)          0.184     1.827    FSM/current_state[2]
    SLICE_X39Y36         LUT6 (Prop_lut6_I4_O)        0.045     1.872 r  FSM/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.872    FSM/next_state__0[1]
    SLICE_X39Y36         FDCE                                         r  FSM/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.856     2.015    FSM/clk_IBUF_BUFG
    SLICE_X39Y36         FDCE                                         r  FSM/FSM_sequential_current_state_reg[1]/C
                         clock pessimism             -0.480     1.535    
    SLICE_X39Y36         FDCE (Hold_fdce_C_D)         0.092     1.627    FSM/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clock_div/clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock_div/clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.590     1.502    clock_div/clk_IBUF_BUFG
    SLICE_X43Y35         FDRE                                         r  clock_div/clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  clock_div/clk_reg/Q
                         net (fo=9, routed)           0.168     1.811    clock_div/clk_reg_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I5_O)        0.045     1.856 r  clock_div/clk_i_1__0/O
                         net (fo=1, routed)           0.000     1.856    clock_div/clk_i_1__0_n_0
    SLICE_X43Y35         FDRE                                         r  clock_div/clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.858     2.017    clock_div/clk_IBUF_BUFG
    SLICE_X43Y35         FDRE                                         r  clock_div/clk_reg/C
                         clock pessimism             -0.515     1.502    
    SLICE_X43Y35         FDRE (Hold_fdre_C_D)         0.091     1.593    clock_div/clk_reg
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clock_div/clk_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock_div/clk_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.590     1.502    clock_div/clk_IBUF_BUFG
    SLICE_X42Y35         FDRE                                         r  clock_div/clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  clock_div/clk_count_reg[11]/Q
                         net (fo=2, routed)           0.125     1.792    clock_div/clk_count[11]
    SLICE_X42Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.902 r  clock_div/clk_count0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.902    clock_div/data0[11]
    SLICE_X42Y35         FDRE                                         r  clock_div/clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.858     2.017    clock_div/clk_IBUF_BUFG
    SLICE_X42Y35         FDRE                                         r  clock_div/clk_count_reg[11]/C
                         clock pessimism             -0.515     1.502    
    SLICE_X42Y35         FDRE (Hold_fdre_C_D)         0.134     1.636    clock_div/clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clock_div/clk_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock_div/clk_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.591     1.503    clock_div/clk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  clock_div/clk_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  clock_div/clk_count_reg[19]/Q
                         net (fo=2, routed)           0.125     1.793    clock_div/clk_count[19]
    SLICE_X42Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.903 r  clock_div/clk_count0_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.903    clock_div/data0[19]
    SLICE_X42Y37         FDRE                                         r  clock_div/clk_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.859     2.018    clock_div/clk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  clock_div/clk_count_reg[19]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X42Y37         FDRE (Hold_fdre_C_D)         0.134     1.637    clock_div/clk_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clock_div/clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock_div/clk_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.589     1.501    clock_div/clk_IBUF_BUFG
    SLICE_X42Y33         FDRE                                         r  clock_div/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  clock_div/clk_count_reg[3]/Q
                         net (fo=2, routed)           0.125     1.791    clock_div/clk_count[3]
    SLICE_X42Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.901 r  clock_div/clk_count0_carry/O[2]
                         net (fo=1, routed)           0.000     1.901    clock_div/data0[3]
    SLICE_X42Y33         FDRE                                         r  clock_div/clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.856     2.015    clock_div/clk_IBUF_BUFG
    SLICE_X42Y33         FDRE                                         r  clock_div/clk_count_reg[3]/C
                         clock pessimism             -0.514     1.501    
    SLICE_X42Y33         FDRE (Hold_fdre_C_D)         0.134     1.635    clock_div/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clock_div/clk_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock_div/clk_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.590     1.502    clock_div/clk_IBUF_BUFG
    SLICE_X42Y36         FDRE                                         r  clock_div/clk_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  clock_div/clk_count_reg[15]/Q
                         net (fo=2, routed)           0.126     1.792    clock_div/clk_count[15]
    SLICE_X42Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.902 r  clock_div/clk_count0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.902    clock_div/data0[15]
    SLICE_X42Y36         FDRE                                         r  clock_div/clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.858     2.017    clock_div/clk_IBUF_BUFG
    SLICE_X42Y36         FDRE                                         r  clock_div/clk_count_reg[15]/C
                         clock pessimism             -0.515     1.502    
    SLICE_X42Y36         FDRE (Hold_fdre_C_D)         0.134     1.636    clock_div/clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clock_div/clk_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock_div/clk_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.590     1.502    clock_div/clk_IBUF_BUFG
    SLICE_X42Y34         FDRE                                         r  clock_div/clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  clock_div/clk_count_reg[7]/Q
                         net (fo=2, routed)           0.127     1.793    clock_div/clk_count[7]
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.903 r  clock_div/clk_count0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.903    clock_div/data0[7]
    SLICE_X42Y34         FDRE                                         r  clock_div/clk_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.857     2.016    clock_div/clk_IBUF_BUFG
    SLICE_X42Y34         FDRE                                         r  clock_div/clk_count_reg[7]/C
                         clock pessimism             -0.514     1.502    
    SLICE_X42Y34         FDRE (Hold_fdre_C_D)         0.134     1.636    clock_div/clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clock_div/clk_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock_div/clk_count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.592     1.504    clock_div/clk_IBUF_BUFG
    SLICE_X42Y38         FDRE                                         r  clock_div/clk_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  clock_div/clk_count_reg[23]/Q
                         net (fo=3, routed)           0.127     1.795    clock_div/clk_count[23]
    SLICE_X42Y38         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.905 r  clock_div/clk_count0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.905    clock_div/data0[23]
    SLICE_X42Y38         FDRE                                         r  clock_div/clk_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.861     2.020    clock_div/clk_IBUF_BUFG
    SLICE_X42Y38         FDRE                                         r  clock_div/clk_count_reg[23]/C
                         clock pessimism             -0.516     1.504    
    SLICE_X42Y38         FDRE (Hold_fdre_C_D)         0.134     1.638    clock_div/clk_count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 clock_div/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock_div/clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.931%)  route 0.179ns (49.069%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.589     1.501    clock_div/clk_IBUF_BUFG
    SLICE_X43Y33         FDRE                                         r  clock_div/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.141     1.642 f  clock_div/clk_count_reg[0]/Q
                         net (fo=3, routed)           0.179     1.821    clock_div/clk_count[0]
    SLICE_X43Y33         LUT1 (Prop_lut1_I0_O)        0.045     1.866 r  clock_div/clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.866    clock_div/clk_count_0[0]
    SLICE_X43Y33         FDRE                                         r  clock_div/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.856     2.015    clock_div/clk_IBUF_BUFG
    SLICE_X43Y33         FDRE                                         r  clock_div/clk_count_reg[0]/C
                         clock pessimism             -0.514     1.501    
    SLICE_X43Y33         FDRE (Hold_fdre_C_D)         0.091     1.592    clock_div/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 FSM/clock_div/clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM/clock_div/clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.589     1.501    FSM/clock_div/clk_IBUF_BUFG
    SLICE_X37Y37         FDRE                                         r  FSM/clock_div/clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  FSM/clock_div/clk_reg/Q
                         net (fo=9, routed)           0.180     1.823    FSM/clock_div/CLK
    SLICE_X37Y37         LUT2 (Prop_lut2_I1_O)        0.045     1.868 r  FSM/clock_div/clk_i_1/O
                         net (fo=1, routed)           0.000     1.868    FSM/clock_div/clk_i_1_n_0
    SLICE_X37Y37         FDRE                                         r  FSM/clock_div/clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.857     2.016    FSM/clock_div/clk_IBUF_BUFG
    SLICE_X37Y37         FDRE                                         r  FSM/clock_div/clk_reg/C
                         clock pessimism             -0.515     1.501    
    SLICE_X37Y37         FDRE (Hold_fdre_C_D)         0.091     1.592    FSM/clock_div/clk_reg
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X39Y36    FSM/FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X39Y36    FSM/FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y36    FSM/FSM_sequential_current_state_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X39Y36    FSM/FSM_sequential_current_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X37Y34    FSM/clock_div/clk_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y35    FSM/clock_div/clk_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y35    FSM/clock_div/clk_count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y35    FSM/clock_div/clk_count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y36    FSM/clock_div/clk_count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y33    FSM/clock_div/clk_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y33    FSM/clock_div/clk_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y33    FSM/clock_div/clk_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y33    FSM/clock_div/clk_count_reg[4]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X39Y36    FSM/FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X39Y36    FSM/FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y36    FSM/FSM_sequential_current_state_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X39Y36    FSM/FSM_sequential_current_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y34    FSM/clock_div/clk_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y35    FSM/clock_div/clk_count_reg[10]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X39Y36    FSM/FSM_sequential_current_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X39Y36    FSM/FSM_sequential_current_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y36    FSM/FSM_sequential_current_state_reg[2]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X39Y36    FSM/FSM_sequential_current_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y34    FSM/clock_div/clk_count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y35    FSM/clock_div/clk_count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y35    FSM/clock_div/clk_count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y35    FSM/clock_div/clk_count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y36    FSM/clock_div/clk_count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y36    FSM/clock_div/clk_count_reg[14]/C



