
testcase4.elf:     file format elf32-littlearm


Disassembly of section .text:

00000000 <__isr_vector>:
   0:	20004000 	andcs	r4, r0, r0
   4:	00000101 	andeq	r0, r0, r1, lsl #2
   8:	0000015d 	andeq	r0, r0, sp, asr r1
   c:	00000169 	andeq	r0, r0, r9, ror #2
  10:	00000175 	andeq	r0, r0, r5, ror r1
  14:	00000181 	andeq	r0, r0, r1, lsl #3
  18:	0000018d 	andeq	r0, r0, sp, lsl #3
	...
  2c:	00000199 	muleq	r0, r9, r1
  30:	000001a5 	andeq	r0, r0, r5, lsr #3
  34:	00000000 	andeq	r0, r0, r0
  38:	000001b1 			; <UNDEFINED> instruction: 0x000001b1
  3c:	000001bd 			; <UNDEFINED> instruction: 0x000001bd
  40:	00000349 	andeq	r0, r0, r9, asr #6
	...

00000100 <Reset_Handler>:
 100:	2000      	movs	r0, #0
 102:	4601      	mov	r1, r0
 104:	4602      	mov	r2, r0
 106:	4604      	mov	r4, r0
 108:	4605      	mov	r5, r0
 10a:	4606      	mov	r6, r0
 10c:	4607      	mov	r7, r0
 10e:	4680      	mov	r8, r0
 110:	4681      	mov	r9, r0
 112:	480c      	ldr	r0, [pc, #48]	; (144 <Hard_Fault_Handler+0xc>)
 114:	490c      	ldr	r1, [pc, #48]	; (148 <Hard_Fault_Handler+0x10>)
 116:	4a0d      	ldr	r2, [pc, #52]	; (14c <Hard_Fault_Handler+0x14>)
 118:	4291      	cmp	r1, r2
 11a:	d205      	bcs.n	128 <end_init>

0000011c <loop_init>:
 11c:	6803      	ldr	r3, [r0, #0]
 11e:	600b      	str	r3, [r1, #0]
 120:	3004      	adds	r0, #4
 122:	3104      	adds	r1, #4
 124:	4291      	cmp	r1, r2
 126:	d3f9      	bcc.n	11c <loop_init>

00000128 <end_init>:
 128:	4809      	ldr	r0, [pc, #36]	; (150 <Hard_Fault_Handler+0x18>)
 12a:	4700      	bx	r0
 12c:	4909      	ldr	r1, [pc, #36]	; (154 <Hard_Fault_Handler+0x1c>)
 12e:	6008      	str	r0, [r1, #0]
 130:	4909      	ldr	r1, [pc, #36]	; (158 <Hard_Fault_Handler+0x20>)
 132:	2009      	movs	r0, #9
 134:	6008      	str	r0, [r1, #0]
 136:	e7fe      	b.n	136 <end_init+0xe>

00000138 <Hard_Fault_Handler>:
 138:	4906      	ldr	r1, [pc, #24]	; (154 <Hard_Fault_Handler+0x1c>)
 13a:	6008      	str	r0, [r1, #0]
 13c:	4906      	ldr	r1, [pc, #24]	; (158 <Hard_Fault_Handler+0x20>)
 13e:	2009      	movs	r0, #9
 140:	6008      	str	r0, [r1, #0]
 142:	e7fe      	b.n	142 <Hard_Fault_Handler+0xa>
 144:	00000408 	andeq	r0, r0, r8, lsl #8
 148:	20000000 	andcs	r0, r0, r0
 14c:	20000000 	andcs	r0, r0, r0
 150:	00000379 	andeq	r0, r0, r9, ror r3
 154:	80000004 	andhi	r0, r0, r4
 158:	80000000 	andhi	r0, r0, r0

0000015c <NMI_Handler>:
 15c:	497d      	ldr	r1, [pc, #500]	; (354 <UART_Handler+0xc>)
 15e:	6008      	str	r0, [r1, #0]
 160:	497d      	ldr	r1, [pc, #500]	; (358 <UART_Handler+0x10>)
 162:	2009      	movs	r0, #9
 164:	6008      	str	r0, [r1, #0]
 166:	e7fe      	b.n	166 <NMI_Handler+0xa>

00000168 <HardFault_Handler>:
 168:	497a      	ldr	r1, [pc, #488]	; (354 <UART_Handler+0xc>)
 16a:	6008      	str	r0, [r1, #0]
 16c:	497a      	ldr	r1, [pc, #488]	; (358 <UART_Handler+0x10>)
 16e:	2009      	movs	r0, #9
 170:	6008      	str	r0, [r1, #0]
 172:	e7fe      	b.n	172 <HardFault_Handler+0xa>

00000174 <MemManage_Handler>:
 174:	4977      	ldr	r1, [pc, #476]	; (354 <UART_Handler+0xc>)
 176:	6008      	str	r0, [r1, #0]
 178:	4977      	ldr	r1, [pc, #476]	; (358 <UART_Handler+0x10>)
 17a:	2009      	movs	r0, #9
 17c:	6008      	str	r0, [r1, #0]
 17e:	e7fe      	b.n	17e <MemManage_Handler+0xa>

00000180 <BusFault_Handler>:
 180:	4974      	ldr	r1, [pc, #464]	; (354 <UART_Handler+0xc>)
 182:	6008      	str	r0, [r1, #0]
 184:	4974      	ldr	r1, [pc, #464]	; (358 <UART_Handler+0x10>)
 186:	2009      	movs	r0, #9
 188:	6008      	str	r0, [r1, #0]
 18a:	e7fe      	b.n	18a <BusFault_Handler+0xa>

0000018c <UsageFault_Handler>:
 18c:	4971      	ldr	r1, [pc, #452]	; (354 <UART_Handler+0xc>)
 18e:	6008      	str	r0, [r1, #0]
 190:	4971      	ldr	r1, [pc, #452]	; (358 <UART_Handler+0x10>)
 192:	2009      	movs	r0, #9
 194:	6008      	str	r0, [r1, #0]
 196:	e7fe      	b.n	196 <UsageFault_Handler+0xa>

00000198 <SVC_Handler>:
 198:	496e      	ldr	r1, [pc, #440]	; (354 <UART_Handler+0xc>)
 19a:	6008      	str	r0, [r1, #0]
 19c:	496e      	ldr	r1, [pc, #440]	; (358 <UART_Handler+0x10>)
 19e:	2009      	movs	r0, #9
 1a0:	6008      	str	r0, [r1, #0]
 1a2:	e7fe      	b.n	1a2 <SVC_Handler+0xa>

000001a4 <DebugMon_Handler>:
 1a4:	496b      	ldr	r1, [pc, #428]	; (354 <UART_Handler+0xc>)
 1a6:	6008      	str	r0, [r1, #0]
 1a8:	496b      	ldr	r1, [pc, #428]	; (358 <UART_Handler+0x10>)
 1aa:	2009      	movs	r0, #9
 1ac:	6008      	str	r0, [r1, #0]
 1ae:	e7fe      	b.n	1ae <DebugMon_Handler+0xa>

000001b0 <PendSV_Handler>:
 1b0:	4968      	ldr	r1, [pc, #416]	; (354 <UART_Handler+0xc>)
 1b2:	6008      	str	r0, [r1, #0]
 1b4:	4968      	ldr	r1, [pc, #416]	; (358 <UART_Handler+0x10>)
 1b6:	2009      	movs	r0, #9
 1b8:	6008      	str	r0, [r1, #0]
 1ba:	e7fe      	b.n	1ba <PendSV_Handler+0xa>

000001bc <SysTick_Handler>:
 1bc:	4965      	ldr	r1, [pc, #404]	; (354 <UART_Handler+0xc>)
 1be:	6008      	str	r0, [r1, #0]
 1c0:	4965      	ldr	r1, [pc, #404]	; (358 <UART_Handler+0x10>)
 1c2:	2009      	movs	r0, #9
 1c4:	6008      	str	r0, [r1, #0]
 1c6:	e7fe      	b.n	1c6 <SysTick_Handler+0xa>

000001c8 <UARTRX0_Handler>:
 1c8:	4962      	ldr	r1, [pc, #392]	; (354 <UART_Handler+0xc>)
 1ca:	6008      	str	r0, [r1, #0]
 1cc:	4962      	ldr	r1, [pc, #392]	; (358 <UART_Handler+0x10>)
 1ce:	2009      	movs	r0, #9
 1d0:	6008      	str	r0, [r1, #0]
 1d2:	e7fe      	b.n	1d2 <UARTRX0_Handler+0xa>

000001d4 <UARTTX0_Handler>:
 1d4:	495f      	ldr	r1, [pc, #380]	; (354 <UART_Handler+0xc>)
 1d6:	6008      	str	r0, [r1, #0]
 1d8:	495f      	ldr	r1, [pc, #380]	; (358 <UART_Handler+0x10>)
 1da:	2009      	movs	r0, #9
 1dc:	6008      	str	r0, [r1, #0]
 1de:	e7fe      	b.n	1de <UARTTX0_Handler+0xa>

000001e0 <UARTRX1_Handler>:
 1e0:	495c      	ldr	r1, [pc, #368]	; (354 <UART_Handler+0xc>)
 1e2:	6008      	str	r0, [r1, #0]
 1e4:	495c      	ldr	r1, [pc, #368]	; (358 <UART_Handler+0x10>)
 1e6:	2009      	movs	r0, #9
 1e8:	6008      	str	r0, [r1, #0]
 1ea:	e7fe      	b.n	1ea <UARTRX1_Handler+0xa>

000001ec <UARTTX1_Handler>:
 1ec:	4959      	ldr	r1, [pc, #356]	; (354 <UART_Handler+0xc>)
 1ee:	6008      	str	r0, [r1, #0]
 1f0:	4959      	ldr	r1, [pc, #356]	; (358 <UART_Handler+0x10>)
 1f2:	2009      	movs	r0, #9
 1f4:	6008      	str	r0, [r1, #0]
 1f6:	e7fe      	b.n	1f6 <UARTTX1_Handler+0xa>

000001f8 <UARTRX2_Handler>:
 1f8:	4956      	ldr	r1, [pc, #344]	; (354 <UART_Handler+0xc>)
 1fa:	6008      	str	r0, [r1, #0]
 1fc:	4956      	ldr	r1, [pc, #344]	; (358 <UART_Handler+0x10>)
 1fe:	2009      	movs	r0, #9
 200:	6008      	str	r0, [r1, #0]
 202:	e7fe      	b.n	202 <UARTRX2_Handler+0xa>

00000204 <UARTTX2_Handler>:
 204:	4953      	ldr	r1, [pc, #332]	; (354 <UART_Handler+0xc>)
 206:	6008      	str	r0, [r1, #0]
 208:	4953      	ldr	r1, [pc, #332]	; (358 <UART_Handler+0x10>)
 20a:	2009      	movs	r0, #9
 20c:	6008      	str	r0, [r1, #0]
 20e:	e7fe      	b.n	20e <UARTTX2_Handler+0xa>

00000210 <PORT0_COMB_Handler>:
 210:	4950      	ldr	r1, [pc, #320]	; (354 <UART_Handler+0xc>)
 212:	6008      	str	r0, [r1, #0]
 214:	4950      	ldr	r1, [pc, #320]	; (358 <UART_Handler+0x10>)
 216:	2009      	movs	r0, #9
 218:	6008      	str	r0, [r1, #0]
 21a:	e7fe      	b.n	21a <PORT0_COMB_Handler+0xa>

0000021c <PORT1_COMB_Handler>:
 21c:	494d      	ldr	r1, [pc, #308]	; (354 <UART_Handler+0xc>)
 21e:	6008      	str	r0, [r1, #0]
 220:	494d      	ldr	r1, [pc, #308]	; (358 <UART_Handler+0x10>)
 222:	2009      	movs	r0, #9
 224:	6008      	str	r0, [r1, #0]
 226:	e7fe      	b.n	226 <PORT1_COMB_Handler+0xa>

00000228 <TIMER0_Handler>:
 228:	494a      	ldr	r1, [pc, #296]	; (354 <UART_Handler+0xc>)
 22a:	6008      	str	r0, [r1, #0]
 22c:	494a      	ldr	r1, [pc, #296]	; (358 <UART_Handler+0x10>)
 22e:	2009      	movs	r0, #9
 230:	6008      	str	r0, [r1, #0]
 232:	e7fe      	b.n	232 <TIMER0_Handler+0xa>

00000234 <TIMER1_Handler>:
 234:	4947      	ldr	r1, [pc, #284]	; (354 <UART_Handler+0xc>)
 236:	6008      	str	r0, [r1, #0]
 238:	4947      	ldr	r1, [pc, #284]	; (358 <UART_Handler+0x10>)
 23a:	2009      	movs	r0, #9
 23c:	6008      	str	r0, [r1, #0]
 23e:	e7fe      	b.n	23e <TIMER1_Handler+0xa>

00000240 <DUALTIMER_HANDLER>:
 240:	4944      	ldr	r1, [pc, #272]	; (354 <UART_Handler+0xc>)
 242:	6008      	str	r0, [r1, #0]
 244:	4944      	ldr	r1, [pc, #272]	; (358 <UART_Handler+0x10>)
 246:	2009      	movs	r0, #9
 248:	6008      	str	r0, [r1, #0]
 24a:	e7fe      	b.n	24a <DUALTIMER_HANDLER+0xa>

0000024c <SPI_ALL_Handler>:
 24c:	4941      	ldr	r1, [pc, #260]	; (354 <UART_Handler+0xc>)
 24e:	6008      	str	r0, [r1, #0]
 250:	4941      	ldr	r1, [pc, #260]	; (358 <UART_Handler+0x10>)
 252:	2009      	movs	r0, #9
 254:	6008      	str	r0, [r1, #0]
 256:	e7fe      	b.n	256 <SPI_ALL_Handler+0xa>

00000258 <UARTOVF_Handler>:
 258:	493e      	ldr	r1, [pc, #248]	; (354 <UART_Handler+0xc>)
 25a:	6008      	str	r0, [r1, #0]
 25c:	493e      	ldr	r1, [pc, #248]	; (358 <UART_Handler+0x10>)
 25e:	2009      	movs	r0, #9
 260:	6008      	str	r0, [r1, #0]
 262:	e7fe      	b.n	262 <UARTOVF_Handler+0xa>

00000264 <ETHERNET_Handler>:
 264:	493b      	ldr	r1, [pc, #236]	; (354 <UART_Handler+0xc>)
 266:	6008      	str	r0, [r1, #0]
 268:	493b      	ldr	r1, [pc, #236]	; (358 <UART_Handler+0x10>)
 26a:	2009      	movs	r0, #9
 26c:	6008      	str	r0, [r1, #0]
 26e:	e7fe      	b.n	26e <ETHERNET_Handler+0xa>

00000270 <I2S_Handler>:
 270:	4938      	ldr	r1, [pc, #224]	; (354 <UART_Handler+0xc>)
 272:	6008      	str	r0, [r1, #0]
 274:	4938      	ldr	r1, [pc, #224]	; (358 <UART_Handler+0x10>)
 276:	2009      	movs	r0, #9
 278:	6008      	str	r0, [r1, #0]
 27a:	e7fe      	b.n	27a <I2S_Handler+0xa>

0000027c <DMA_Handler>:
 27c:	4935      	ldr	r1, [pc, #212]	; (354 <UART_Handler+0xc>)
 27e:	6008      	str	r0, [r1, #0]
 280:	4935      	ldr	r1, [pc, #212]	; (358 <UART_Handler+0x10>)
 282:	2009      	movs	r0, #9
 284:	6008      	str	r0, [r1, #0]
 286:	e7fe      	b.n	286 <DMA_Handler+0xa>

00000288 <PORT0_0_Handler>:
 288:	4932      	ldr	r1, [pc, #200]	; (354 <UART_Handler+0xc>)
 28a:	6008      	str	r0, [r1, #0]
 28c:	4932      	ldr	r1, [pc, #200]	; (358 <UART_Handler+0x10>)
 28e:	2009      	movs	r0, #9
 290:	6008      	str	r0, [r1, #0]
 292:	e7fe      	b.n	292 <PORT0_0_Handler+0xa>

00000294 <PORT0_1_Handler>:
 294:	492f      	ldr	r1, [pc, #188]	; (354 <UART_Handler+0xc>)
 296:	6008      	str	r0, [r1, #0]
 298:	492f      	ldr	r1, [pc, #188]	; (358 <UART_Handler+0x10>)
 29a:	2009      	movs	r0, #9
 29c:	6008      	str	r0, [r1, #0]
 29e:	e7fe      	b.n	29e <PORT0_1_Handler+0xa>

000002a0 <PORT0_2_Handler>:
 2a0:	492c      	ldr	r1, [pc, #176]	; (354 <UART_Handler+0xc>)
 2a2:	6008      	str	r0, [r1, #0]
 2a4:	492c      	ldr	r1, [pc, #176]	; (358 <UART_Handler+0x10>)
 2a6:	2009      	movs	r0, #9
 2a8:	6008      	str	r0, [r1, #0]
 2aa:	e7fe      	b.n	2aa <PORT0_2_Handler+0xa>

000002ac <PORT0_3_Handler>:
 2ac:	4929      	ldr	r1, [pc, #164]	; (354 <UART_Handler+0xc>)
 2ae:	6008      	str	r0, [r1, #0]
 2b0:	4929      	ldr	r1, [pc, #164]	; (358 <UART_Handler+0x10>)
 2b2:	2009      	movs	r0, #9
 2b4:	6008      	str	r0, [r1, #0]
 2b6:	e7fe      	b.n	2b6 <PORT0_3_Handler+0xa>

000002b8 <PORT0_4_Handler>:
 2b8:	4926      	ldr	r1, [pc, #152]	; (354 <UART_Handler+0xc>)
 2ba:	6008      	str	r0, [r1, #0]
 2bc:	4926      	ldr	r1, [pc, #152]	; (358 <UART_Handler+0x10>)
 2be:	2009      	movs	r0, #9
 2c0:	6008      	str	r0, [r1, #0]
 2c2:	e7fe      	b.n	2c2 <PORT0_4_Handler+0xa>

000002c4 <PORT0_5_Handler>:
 2c4:	4923      	ldr	r1, [pc, #140]	; (354 <UART_Handler+0xc>)
 2c6:	6008      	str	r0, [r1, #0]
 2c8:	4923      	ldr	r1, [pc, #140]	; (358 <UART_Handler+0x10>)
 2ca:	2009      	movs	r0, #9
 2cc:	6008      	str	r0, [r1, #0]
 2ce:	e7fe      	b.n	2ce <PORT0_5_Handler+0xa>

000002d0 <PORT0_6_Handler>:
 2d0:	4920      	ldr	r1, [pc, #128]	; (354 <UART_Handler+0xc>)
 2d2:	6008      	str	r0, [r1, #0]
 2d4:	4920      	ldr	r1, [pc, #128]	; (358 <UART_Handler+0x10>)
 2d6:	2009      	movs	r0, #9
 2d8:	6008      	str	r0, [r1, #0]
 2da:	e7fe      	b.n	2da <PORT0_6_Handler+0xa>

000002dc <PORT0_7_Handler>:
 2dc:	491d      	ldr	r1, [pc, #116]	; (354 <UART_Handler+0xc>)
 2de:	6008      	str	r0, [r1, #0]
 2e0:	491d      	ldr	r1, [pc, #116]	; (358 <UART_Handler+0x10>)
 2e2:	2009      	movs	r0, #9
 2e4:	6008      	str	r0, [r1, #0]
 2e6:	e7fe      	b.n	2e6 <PORT0_7_Handler+0xa>

000002e8 <PORT0_8_Handler>:
 2e8:	491a      	ldr	r1, [pc, #104]	; (354 <UART_Handler+0xc>)
 2ea:	6008      	str	r0, [r1, #0]
 2ec:	491a      	ldr	r1, [pc, #104]	; (358 <UART_Handler+0x10>)
 2ee:	2009      	movs	r0, #9
 2f0:	6008      	str	r0, [r1, #0]
 2f2:	e7fe      	b.n	2f2 <PORT0_8_Handler+0xa>

000002f4 <PORT0_9_Handler>:
 2f4:	4917      	ldr	r1, [pc, #92]	; (354 <UART_Handler+0xc>)
 2f6:	6008      	str	r0, [r1, #0]
 2f8:	4917      	ldr	r1, [pc, #92]	; (358 <UART_Handler+0x10>)
 2fa:	2009      	movs	r0, #9
 2fc:	6008      	str	r0, [r1, #0]
 2fe:	e7fe      	b.n	2fe <PORT0_9_Handler+0xa>

00000300 <PORT0_10_Handler>:
 300:	4914      	ldr	r1, [pc, #80]	; (354 <UART_Handler+0xc>)
 302:	6008      	str	r0, [r1, #0]
 304:	4914      	ldr	r1, [pc, #80]	; (358 <UART_Handler+0x10>)
 306:	2009      	movs	r0, #9
 308:	6008      	str	r0, [r1, #0]
 30a:	e7fe      	b.n	30a <PORT0_10_Handler+0xa>

0000030c <PORT0_11_Handler>:
 30c:	4911      	ldr	r1, [pc, #68]	; (354 <UART_Handler+0xc>)
 30e:	6008      	str	r0, [r1, #0]
 310:	4911      	ldr	r1, [pc, #68]	; (358 <UART_Handler+0x10>)
 312:	2009      	movs	r0, #9
 314:	6008      	str	r0, [r1, #0]
 316:	e7fe      	b.n	316 <PORT0_11_Handler+0xa>

00000318 <PORT0_12_Handler>:
 318:	490e      	ldr	r1, [pc, #56]	; (354 <UART_Handler+0xc>)
 31a:	6008      	str	r0, [r1, #0]
 31c:	490e      	ldr	r1, [pc, #56]	; (358 <UART_Handler+0x10>)
 31e:	2009      	movs	r0, #9
 320:	6008      	str	r0, [r1, #0]
 322:	e7fe      	b.n	322 <PORT0_12_Handler+0xa>

00000324 <PORT0_13_Handler>:
 324:	490b      	ldr	r1, [pc, #44]	; (354 <UART_Handler+0xc>)
 326:	6008      	str	r0, [r1, #0]
 328:	490b      	ldr	r1, [pc, #44]	; (358 <UART_Handler+0x10>)
 32a:	2009      	movs	r0, #9
 32c:	6008      	str	r0, [r1, #0]
 32e:	e7fe      	b.n	32e <PORT0_13_Handler+0xa>

00000330 <PORT0_14_Handler>:
 330:	4908      	ldr	r1, [pc, #32]	; (354 <UART_Handler+0xc>)
 332:	6008      	str	r0, [r1, #0]
 334:	4908      	ldr	r1, [pc, #32]	; (358 <UART_Handler+0x10>)
 336:	2009      	movs	r0, #9
 338:	6008      	str	r0, [r1, #0]
 33a:	e7fe      	b.n	33a <PORT0_14_Handler+0xa>

0000033c <PORT0_15_Handler>:
 33c:	4905      	ldr	r1, [pc, #20]	; (354 <UART_Handler+0xc>)
 33e:	6008      	str	r0, [r1, #0]
 340:	4905      	ldr	r1, [pc, #20]	; (358 <UART_Handler+0x10>)
 342:	2009      	movs	r0, #9
 344:	6008      	str	r0, [r1, #0]
 346:	e7fe      	b.n	346 <PORT0_15_Handler+0xa>

00000348 <UART_Handler>:
 348:	4902      	ldr	r1, [pc, #8]	; (354 <UART_Handler+0xc>)
 34a:	6008      	str	r0, [r1, #0]
 34c:	4902      	ldr	r1, [pc, #8]	; (358 <UART_Handler+0x10>)
 34e:	2009      	movs	r0, #9
 350:	6008      	str	r0, [r1, #0]
 352:	e7fe      	b.n	352 <UART_Handler+0xa>
 354:	80000004 	andhi	r0, r0, r4
 358:	80000000 	andhi	r0, r0, r0

0000035c <gpio_set_dir>:
 35c:	4b01      	ldr	r3, [pc, #4]	; (364 <gpio_set_dir+0x8>)
 35e:	6018      	str	r0, [r3, #0]
 360:	4770      	bx	lr
 362:	46c0      	nop			; (mov r8, r8)
 364:	80000004 	andhi	r0, r0, r4

00000368 <gpio_read>:
 368:	2380      	movs	r3, #128	; 0x80
 36a:	061b      	lsls	r3, r3, #24
 36c:	6818      	ldr	r0, [r3, #0]
 36e:	4770      	bx	lr

00000370 <gpio_write>:
 370:	2380      	movs	r3, #128	; 0x80
 372:	061b      	lsls	r3, r3, #24
 374:	6018      	str	r0, [r3, #0]
 376:	4770      	bx	lr

00000378 <main>:
 378:	b510      	push	{r4, lr}
 37a:	2000      	movs	r0, #0
 37c:	f7ff ffee 	bl	35c <gpio_set_dir>
 380:	200f      	movs	r0, #15
 382:	f7ff fff5 	bl	370 <gpio_write>
 386:	e7fb      	b.n	380 <main+0x8>
	...

00000400 <GPIO_DIR>:
 400:	80000004 	andhi	r0, r0, r4

00000404 <GPIO_DATA>:
 404:	80000000 	andhi	r0, r0, r0

Disassembly of section .bss:

20000000 <CLKCTRL_PLLCR>:
20000000:	00000000 	andeq	r0, r0, r0

20000004 <CLKCTRL_CLKCR>:
20000004:	00000000 	andeq	r0, r0, r0

20000008 <CLKCTRL_PLLTR>:
20000008:	00000000 	andeq	r0, r0, r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	0600304d 	streq	r3, [r0], -sp, asr #32
  1c:	094d070c 	stmdbeq	sp, {r2, r3, r8, r9, sl}^
  20:	14041201 	strne	r1, [r4], #-513	; 0xfffffdff
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	1a011803 	bne	4603c <Stack_Size+0x4503c>
  2c:	Address 0x000000000000002c is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <Stack_Size+0x10cfd24>
   4:	35312820 	ldrcc	r2, [r1, #-2080]!	; 0xfffff7e0
   8:	332e363a 			; <UNDEFINED> instruction: 0x332e363a
   c:	732b312e 			; <UNDEFINED> instruction: 0x732b312e
  10:	35326e76 	ldrcc	r6, [r2, #-3702]!	; 0xfffff18a
  14:	39333033 	ldmdbcc	r3!, {r0, r1, r4, r5, ip, sp}
  18:	7562312d 	strbvc	r3, [r2, #-301]!	; 0xfffffed3
  1c:	31646c69 	cmncc	r4, r9, ror #24
  20:	2e362029 	cdpcs	0, 3, cr2, cr6, cr9, {1}
  24:	20312e33 	eorscs	r2, r1, r3, lsr lr
  28:	37313032 			; <UNDEFINED> instruction: 0x37313032
  2c:	30323630 	eorscc	r3, r2, r0, lsr r6
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000000fc 	strdeq	r0, [r0], -ip
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000c7 	andeq	r0, r0, r7, asr #1
  10:	0000b60c 	andeq	fp, r0, ip, lsl #12
  14:	00002700 	andeq	r2, r0, r0, lsl #14
  18:	00035c00 	andeq	r5, r3, r0, lsl #24
  1c:	00001c00 	andeq	r1, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	06010200 	streq	r0, [r1], -r0, lsl #4
  28:	0000004c 	andeq	r0, r0, ip, asr #32
  2c:	a3050202 	movwge	r0, #20994	; 0x5202
  30:	02000000 	andeq	r0, r0, #0
  34:	009a0504 	addseq	r0, sl, r4, lsl #10
  38:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
  3c:	00009505 	andeq	r9, r0, r5, lsl #10
  40:	08010200 	stmdaeq	r1, {r9}
  44:	0000004a 	andeq	r0, r0, sl, asr #32
  48:	58070202 	stmdapl	r7, {r1, r9}
  4c:	03000000 	movweq	r0, #0
  50:	000000ad 	andeq	r0, r0, sp, lsr #1
  54:	005a3402 	subseq	r3, sl, r2, lsl #8
  58:	04020000 	streq	r0, [r2], #-0
  5c:	00007907 	andeq	r7, r0, r7, lsl #18
  60:	07080200 	streq	r0, [r8, -r0, lsl #4]
  64:	00000074 	andeq	r0, r0, r4, ror r0
  68:	69050404 	stmdbvs	r5, {r2, sl}
  6c:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
  70:	007e0704 	rsbseq	r0, lr, r4, lsl #14
  74:	6f050000 	svcvs	0x00050000
  78:	06000000 	streq	r0, [r0], -r0
  7c:	0000008b 	andeq	r0, r0, fp, lsl #1
  80:	00920301 	addseq	r0, r2, r1, lsl #6
  84:	03050000 	movweq	r0, #20480	; 0x5000
  88:	00000404 	andeq	r0, r0, r4, lsl #8
  8c:	00760407 	rsbseq	r0, r6, r7, lsl #8
  90:	8c080000 	stchi	0, cr0, [r8], {-0}
  94:	06000000 	streq	r0, [r0], -r0
  98:	0000006b 	andeq	r0, r0, fp, rrx
  9c:	00920601 	addseq	r0, r2, r1, lsl #12
  a0:	03050000 	movweq	r0, #20480	; 0x5000
  a4:	00000400 	andeq	r0, r0, r0, lsl #8
  a8:	00000009 	andeq	r0, r0, r9
  ac:	70130100 	andsvc	r0, r3, r0, lsl #2
  b0:	08000003 	stmdaeq	r0, {r0, r1}
  b4:	01000000 	mrseq	r0, (UNDEF: 0)
  b8:	0000cb9c 	muleq	r0, ip, fp
  bc:	00220a00 	eoreq	r0, r2, r0, lsl #20
  c0:	13010000 	movwne	r0, #4096	; 0x1000
  c4:	0000006f 	andeq	r0, r0, pc, rrx
  c8:	0b005001 	bleq	140d4 <Stack_Size+0x130d4>
  cc:	0000000b 	andeq	r0, r0, fp
  d0:	006f0e01 	rsbeq	r0, pc, r1, lsl #28
  d4:	03680000 	cmneq	r8, #0
  d8:	00080000 	andeq	r0, r8, r0
  dc:	9c010000 	stcls	0, cr0, [r1], {-0}
  e0:	0000150c 	andeq	r1, r0, ip, lsl #10
  e4:	5c090100 	stfpls	f0, [r9], {-0}
  e8:	0c000003 	stceq	0, cr0, [r0], {3}
  ec:	01000000 	mrseq	r0, (UNDEF: 0)
  f0:	69640d9c 	stmdbvs	r4!, {r2, r3, r4, r7, r8, sl, fp}^
  f4:	09010072 	stmdbeq	r1, {r1, r4, r5, r6}
  f8:	0000006f 	andeq	r0, r0, pc, rrx
  fc:	00005001 	andeq	r5, r0, r1
 100:	0000010f 	andeq	r0, r0, pc, lsl #2
 104:	00c70004 	sbceq	r0, r7, r4
 108:	01040000 	mrseq	r0, (UNDEF: 4)
 10c:	000000c7 	andeq	r0, r0, r7, asr #1
 110:	00011a0c 	andeq	r1, r1, ip, lsl #20
 114:	00012600 	andeq	r2, r1, r0, lsl #12
 118:	00037800 	andeq	r7, r3, r0, lsl #16
 11c:	00001000 	andeq	r1, r0, r0
 120:	00007f00 	andeq	r7, r0, r0, lsl #30
 124:	06010200 	streq	r0, [r1], -r0, lsl #4
 128:	0000004c 	andeq	r0, r0, ip, asr #32
 12c:	a3050202 	movwge	r0, #20994	; 0x5202
 130:	02000000 	andeq	r0, r0, #0
 134:	009a0504 	addseq	r0, sl, r4, lsl #10
 138:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
 13c:	00009505 	andeq	r9, r0, r5, lsl #10
 140:	08010200 	stmdaeq	r1, {r9}
 144:	0000004a 	andeq	r0, r0, sl, asr #32
 148:	58070202 	stmdapl	r7, {r1, r9}
 14c:	03000000 	movweq	r0, #0
 150:	000000ad 	andeq	r0, r0, sp, lsr #1
 154:	005a3405 	subseq	r3, sl, r5, lsl #8
 158:	04020000 	streq	r0, [r2], #-0
 15c:	00007907 	andeq	r7, r0, r7, lsl #18
 160:	07080200 	streq	r0, [r8, -r0, lsl #4]
 164:	00000074 	andeq	r0, r0, r4, ror r0
 168:	69050404 	stmdbvs	r5, {r2, sl}
 16c:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
 170:	007e0704 	rsbseq	r0, lr, r4, lsl #14
 174:	6f050000 	svcvs	0x00050000
 178:	06000000 	streq	r0, [r0], -r0
 17c:	0000010c 	andeq	r0, r0, ip, lsl #2
 180:	00920b02 	addseq	r0, r2, r2, lsl #22
 184:	03050000 	movweq	r0, #20480	; 0x5000
 188:	20000000 	andcs	r0, r0, r0
 18c:	00760407 	rsbseq	r0, r6, r7, lsl #8
 190:	8c080000 	stchi	0, cr0, [r8], {-0}
 194:	06000000 	streq	r0, [r0], -r0
 198:	00000158 	andeq	r0, r0, r8, asr r1
 19c:	00920c02 	addseq	r0, r2, r2, lsl #24
 1a0:	03050000 	movweq	r0, #20480	; 0x5000
 1a4:	20000008 	andcs	r0, r0, r8
 1a8:	00016606 	andeq	r6, r1, r6, lsl #12
 1ac:	920d0200 	andls	r0, sp, #0, 4
 1b0:	05000000 	streq	r0, [r0, #-0]
 1b4:	00000403 	andeq	r0, r0, r3, lsl #8
 1b8:	01530920 	cmpeq	r3, r0, lsr #18
 1bc:	17030000 	strne	r0, [r3, -r0]
 1c0:	0000004f 	andeq	r0, r0, pc, asr #32
 1c4:	0001740a 	andeq	r7, r1, sl, lsl #8
 1c8:	78030100 	stmdavc	r3, {r8}
 1cc:	10000003 	andne	r0, r0, r3
 1d0:	01000000 	mrseq	r0, (UNDEF: 0)
 1d4:	0000fc9c 	muleq	r0, ip, ip
 1d8:	03800b00 	orreq	r0, r0, #0, 22
 1dc:	00fc0000 	rscseq	r0, ip, r0
 1e0:	00ec0000 	rsceq	r0, ip, r0
 1e4:	010c0000 	mrseq	r0, (UNDEF: 12)
 1e8:	00300150 	eorseq	r0, r0, r0, asr r1
 1ec:	0003860d 	andeq	r8, r3, sp, lsl #12
 1f0:	00010700 	andeq	r0, r1, r0, lsl #14
 1f4:	50010c00 	andpl	r0, r1, r0, lsl #24
 1f8:	00003f01 	andeq	r3, r0, r1, lsl #30
 1fc:	0000150e 	andeq	r1, r0, lr, lsl #10
 200:	00001500 	andeq	r1, r0, r0, lsl #10
 204:	0e060400 	cfcpyseq	mvf0, mvf6
	...
 210:	Address 0x0000000000000210 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <Stack_Size+0x2bf0ac>
  18:	0e030b3e 	vmoveq.16	d3[0], r0
  1c:	16030000 	strne	r0, [r3], -r0
  20:	3a0e0300 	bcc	380c28 <Stack_Size+0x37fc28>
  24:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  28:	04000013 	streq	r0, [r0], #-19	; 0xffffffed
  2c:	0b0b0024 	bleq	2c00c4 <Stack_Size+0x2bf0c4>
  30:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  34:	35050000 	strcc	r0, [r5, #-0]
  38:	00134900 	andseq	r4, r3, r0, lsl #18
  3c:	00340600 	eorseq	r0, r4, r0, lsl #12
  40:	0b3a0e03 	bleq	e83854 <Stack_Size+0xe82854>
  44:	13490b3b 	movtne	r0, #39739	; 0x9b3b
  48:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <Stack_Size+0x2cd8a4>
  68:	1119270b 	tstne	r9, fp, lsl #14
  6c:	40061201 	andmi	r1, r6, r1, lsl #4
  70:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  74:	00001301 	andeq	r1, r0, r1, lsl #6
  78:	0300050a 	movweq	r0, #1290	; 0x50a
  7c:	3b0b3a0e 	blcc	2ce8bc <Stack_Size+0x2cd8bc>
  80:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  84:	0b000018 	bleq	ec <Heap_Size+0xec>
  88:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
  8c:	0b3a0e03 	bleq	e838a0 <Stack_Size+0xe828a0>
  90:	13490b3b 	movtne	r0, #39739	; 0x9b3b
  94:	06120111 			; <UNDEFINED> instruction: 0x06120111
  98:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  9c:	0c000019 	stceq	0, cr0, [r0], {25}
  a0:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  a4:	0b3a0e03 	bleq	e838b8 <Stack_Size+0xe828b8>
  a8:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
  ac:	06120111 			; <UNDEFINED> instruction: 0x06120111
  b0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  b4:	0d000019 	stceq	0, cr0, [r0, #-100]	; 0xffffff9c
  b8:	08030005 	stmdaeq	r3, {r0, r2}
  bc:	0b3b0b3a 	bleq	ec2dac <Stack_Size+0xec1dac>
  c0:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
  c4:	01000000 	mrseq	r0, (UNDEF: 0)
  c8:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
  cc:	0e030b13 	vmoveq.32	d3[0], r0
  d0:	01110e1b 	tsteq	r1, fp, lsl lr
  d4:	17100612 			; <UNDEFINED> instruction: 0x17100612
  d8:	24020000 	strcs	r0, [r2], #-0
  dc:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  e0:	000e030b 	andeq	r0, lr, fp, lsl #6
  e4:	00160300 	andseq	r0, r6, r0, lsl #6
  e8:	0b3a0e03 	bleq	e838fc <Stack_Size+0xe828fc>
  ec:	13490b3b 	movtne	r0, #39739	; 0x9b3b
  f0:	24040000 	strcs	r0, [r4], #-0
  f4:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  f8:	0008030b 	andeq	r0, r8, fp, lsl #6
  fc:	00350500 	eorseq	r0, r5, r0, lsl #10
 100:	00001349 	andeq	r1, r0, r9, asr #6
 104:	03003406 	movweq	r3, #1030	; 0x406
 108:	3b0b3a0e 	blcc	2ce948 <Stack_Size+0x2cd948>
 10c:	3f13490b 	svccc	0x0013490b
 110:	00180219 	andseq	r0, r8, r9, lsl r2
 114:	000f0700 	andeq	r0, pc, r0, lsl #14
 118:	13490b0b 	movtne	r0, #39691	; 0x9b0b
 11c:	26080000 	strcs	r0, [r8], -r0
 120:	00134900 	andseq	r4, r3, r0, lsl #18
 124:	00340900 	eorseq	r0, r4, r0, lsl #18
 128:	0b3a0e03 	bleq	e8393c <Stack_Size+0xe8293c>
 12c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 130:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
 134:	2e0a0000 	cdpcs	0, 0, cr0, cr10, cr0, {0}
 138:	03193f01 	tsteq	r9, #1, 30
 13c:	3b0b3a0e 	blcc	2ce97c <Stack_Size+0x2cd97c>
 140:	1201110b 	andne	r1, r1, #-1073741822	; 0xc0000002
 144:	97184006 	ldrls	r4, [r8, -r6]
 148:	13011942 	movwne	r1, #6466	; 0x1942
 14c:	890b0000 	stmdbhi	fp, {}	; <UNPREDICTABLE>
 150:	11010182 	smlabbne	r1, r2, r1, r0
 154:	01133101 	tsteq	r3, r1, lsl #2
 158:	0c000013 	stceq	0, cr0, [r0], {19}
 15c:	0001828a 	andeq	r8, r1, sl, lsl #5
 160:	42911802 	addsmi	r1, r1, #131072	; 0x20000
 164:	0d000018 	stceq	0, cr0, [r0, #-96]	; 0xffffffa0
 168:	01018289 	smlabbeq	r1, r9, r2, r8
 16c:	13310111 	teqne	r1, #1073741828	; 0x40000004
 170:	2e0e0000 	cdpcs	0, 0, cr0, cr14, cr0, {0}
 174:	3c193f00 	ldccc	15, cr3, [r9], {-0}
 178:	030e6e19 	movweq	r6, #60953	; 0xee19
 17c:	3b0b3a0e 	blcc	2ce9bc <Stack_Size+0x2cd9bc>
 180:	0000000b 	andeq	r0, r0, fp

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	0000035c 	andeq	r0, r0, ip, asr r3
  14:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
  20:	0000001c 	andeq	r0, r0, ip, lsl r0
  24:	01000002 	tsteq	r0, r2
  28:	00040000 	andeq	r0, r4, r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	00000378 	andeq	r0, r0, r8, ror r3
  34:	00000010 	andeq	r0, r0, r0, lsl r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000007b 	andeq	r0, r0, fp, ror r0
   4:	00600002 	rsbeq	r0, r0, r2
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	77732f2e 	ldrbvc	r2, [r3, -lr, lsr #30]!
  20:	73752f00 	cmnvc	r5, #0, 30
  24:	696c2f72 	stmdbvs	ip!, {r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  28:	63672f62 	cmnvs	r7, #392	; 0x188
  2c:	72612f63 	rsbvc	r2, r1, #396	; 0x18c
  30:	6f6e2d6d 	svcvs	0x006e2d6d
  34:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
  38:	2f696261 	svccs	0x00696261
  3c:	2e332e36 	mrccs	14, 1, r2, cr3, cr6, {1}
  40:	6e692f31 	mcrvs	15, 3, r2, cr9, cr1, {1}
  44:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  48:	67000065 	strvs	r0, [r0, -r5, rrx]
  4c:	5f6f6970 	svcpl	0x006f6970
  50:	2e767264 	cdpcs	2, 7, cr7, cr6, cr4, {3}
  54:	00010063 	andeq	r0, r1, r3, rrx
  58:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
  5c:	2d746e69 	ldclcs	14, cr6, [r4, #-420]!	; 0xfffffe5c
  60:	2e636367 	cdpcs	3, 6, cr6, cr3, cr7, {3}
  64:	00020068 	andeq	r0, r2, r8, rrx
  68:	05000000 	streq	r0, [r0, #-0]
  6c:	00035c02 	andeq	r5, r3, r2, lsl #24
  70:	2f141a00 	svccs	0x00141a00
  74:	223d144c 	eorscs	r1, sp, #76, 8	; 0x4c000000
  78:	01023d14 	tsteq	r2, r4, lsl sp
  7c:	aa010100 	bge	40484 <Stack_Size+0x3f484>
  80:	02000000 	andeq	r0, r0, #0
  84:	00009100 	andeq	r9, r0, r0, lsl #2
  88:	fb010200 	blx	40892 <Stack_Size+0x3f892>
  8c:	01000d0e 	tsteq	r0, lr, lsl #26
  90:	00010101 	andeq	r0, r1, r1, lsl #2
  94:	00010000 	andeq	r0, r1, r0
  98:	2e2e0100 	sufcse	f0, f6, f0
  9c:	2f2e2e2f 	svccs	0x002e2e2f
  a0:	2e007773 	mcrcs	7, 0, r7, cr0, cr3, {3}
  a4:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
  a8:	73752f00 	cmnvc	r5, #0, 30
  ac:	696c2f72 	stmdbvs	ip!, {r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  b0:	63672f62 	cmnvs	r7, #392	; 0x188
  b4:	72612f63 	rsbvc	r2, r1, #396	; 0x18c
  b8:	6f6e2d6d 	svcvs	0x006e2d6d
  bc:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
  c0:	2f696261 	svccs	0x00696261
  c4:	2e332e36 	mrccs	14, 1, r2, cr3, cr6, {1}
  c8:	6e692f31 	mcrvs	15, 3, r2, cr9, cr1, {1}
  cc:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  d0:	74000065 	strvc	r0, [r0], #-101	; 0xffffff9b
  d4:	63747365 	cmnvs	r4, #-1811939327	; 0x94000001
  d8:	34657361 	strbtcc	r7, [r5], #-865	; 0xfffffc9f
  dc:	0000632e 	andeq	r6, r0, lr, lsr #6
  e0:	6c630000 	stclvs	0, cr0, [r3], #-0
  e4:	7274636b 	rsbsvc	r6, r4, #-1409286143	; 0xac000001
  e8:	00682e6c 	rsbeq	r2, r8, ip, ror #28
  ec:	72000001 	andvc	r0, r0, #1
  f0:	6f747061 	svcvs	0x00747061
  f4:	00682e72 	rsbeq	r2, r8, r2, ror lr
  f8:	67000002 	strvs	r0, [r0, -r2]
  fc:	5f6f6970 	svcpl	0x006f6970
 100:	2e767264 	cdpcs	2, 7, cr7, cr6, cr4, {3}
 104:	00010068 	andeq	r0, r1, r8, rrx
 108:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
 10c:	2d746e69 	ldclcs	14, cr6, [r4, #-420]!	; 0xfffffe5c
 110:	2e636367 	cdpcs	3, 6, cr6, cr3, cr7, {3}
 114:	00030068 	andeq	r0, r3, r8, rrx
 118:	05000000 	streq	r0, [r0, #-0]
 11c:	00037802 	andeq	r7, r3, r2, lsl #16
 120:	00211500 	eoreq	r1, r1, r0, lsl #10
 124:	3f010402 	svccc	0x00010402
 128:	01000402 	tsteq	r0, r2, lsl #8
 12c:	Address 0x000000000000012c is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6f697067 	svcvs	0x00697067
   4:	6972775f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, sp, lr}^
   8:	67006574 	smlsdxvs	r0, r4, r5, r6
   c:	5f6f6970 	svcpl	0x006f6970
  10:	64616572 	strbtvs	r6, [r1], #-1394	; 0xfffffa8e
  14:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
  18:	65735f6f 	ldrbvs	r5, [r3, #-3951]!	; 0xfffff091
  1c:	69645f74 	stmdbvs	r4!, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
  20:	61640072 	smcvs	16386	; 0x4002
  24:	2f006174 	svccs	0x00006174
  28:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  2c:	66656a2f 	strbtvs	r6, [r5], -pc, lsr #20
  30:	2f696466 	svccs	0x00696466
  34:	74706172 	ldrbtvc	r6, [r0], #-370	; 0xfffffe8e
  38:	662f726f 	strtvs	r7, [pc], -pc, ror #4
  3c:	776d7269 	strbvc	r7, [sp, -r9, ror #4]!
  40:	2f657261 	svccs	0x00657261
  44:	6e696c62 	cdpvs	12, 6, cr6, cr9, cr2, {3}
  48:	6e75006b 	cdpvs	0, 7, cr0, cr5, cr11, {3}
  4c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  50:	63206465 			; <UNDEFINED> instruction: 0x63206465
  54:	00726168 	rsbseq	r6, r2, r8, ror #2
  58:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  5c:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  60:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  64:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  68:	4700746e 	strmi	r7, [r0, -lr, ror #8]
  6c:	5f4f4950 	svcpl	0x004f4950
  70:	00524944 	subseq	r4, r2, r4, asr #18
  74:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  78:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  7c:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  80:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  84:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  88:	4700746e 	strmi	r7, [r0, -lr, ror #8]
  8c:	5f4f4950 	svcpl	0x004f4950
  90:	41544144 	cmpmi	r4, r4, asr #2
  94:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  98:	6f6c2067 	svcvs	0x006c2067
  9c:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  a0:	7300746e 	movwvc	r7, #1134	; 0x46e
  a4:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  a8:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  ac:	6e697500 	cdpvs	5, 6, cr7, cr9, cr0, {0}
  b0:	5f323374 	svcpl	0x00323374
  b4:	2e2e0074 	mcrcs	0, 1, r0, cr14, cr4, {3}
  b8:	2f77732f 	svccs	0x0077732f
  bc:	6f697067 	svcvs	0x00697067
  c0:	7672645f 			; <UNDEFINED> instruction: 0x7672645f
  c4:	4700632e 	strmi	r6, [r0, -lr, lsr #6]
  c8:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
  cc:	36203131 			; <UNDEFINED> instruction: 0x36203131
  d0:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  d4:	31303220 	teqcc	r0, r0, lsr #4
  d8:	32363037 	eorscc	r3, r6, #55	; 0x37
  dc:	6d2d2030 	stcvs	0, cr2, [sp, #-192]!	; 0xffffff40
  e0:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
  e4:	74726f63 	ldrbtvc	r6, [r2], #-3939	; 0xfffff09d
  e8:	6d2d7865 	stcvs	8, cr7, [sp, #-404]!	; 0xfffffe6c
  ec:	6d2d2030 	stcvs	0, cr2, [sp, #-192]!	; 0xffffff40
  f0:	6d756874 	ldclvs	8, cr6, [r5, #-464]!	; 0xfffffe30
  f4:	672d2062 	strvs	r2, [sp, -r2, rrx]!
  f8:	314f2d20 	cmpcc	pc, r0, lsr #26
  fc:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 100:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 104:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 108:	00676e69 	rsbeq	r6, r7, r9, ror #28
 10c:	434b4c43 	movtmi	r4, #48195	; 0xbc43
 110:	5f4c5254 	svcpl	0x004c5254
 114:	434c4c50 	movtmi	r4, #52304	; 0xcc50
 118:	65740052 	ldrbvs	r0, [r4, #-82]!	; 0xffffffae
 11c:	61637473 	smcvs	14147	; 0x3743
 120:	2e346573 	mrccs	5, 1, r6, cr4, cr3, {3}
 124:	682f0063 	stmdavs	pc!, {r0, r1, r5, r6}	; <UNPREDICTABLE>
 128:	2f656d6f 	svccs	0x00656d6f
 12c:	6666656a 	strbtvs	r6, [r6], -sl, ror #10
 130:	722f6964 	eorvc	r6, pc, #100, 18	; 0x190000
 134:	6f747061 	svcvs	0x00747061
 138:	69662f72 	stmdbvs	r6!, {r1, r4, r5, r6, r8, r9, sl, fp, sp}^
 13c:	61776d72 	cmnvs	r7, r2, ror sp
 140:	702f6572 	eorvc	r6, pc, r2, ror r5	; <UNPREDICTABLE>
 144:	7265776f 	rsbvc	r7, r5, #29097984	; 0x1bc0000
 148:	7365742f 	cmnvc	r5, #788529152	; 0x2f000000
 14c:	73616374 	cmnvc	r1, #116, 6	; 0xd0000001
 150:	73003465 	movwvc	r3, #1125	; 0x465
 154:	006d6172 	rsbeq	r6, sp, r2, ror r1
 158:	434b4c43 	movtmi	r4, #48195	; 0xbc43
 15c:	5f4c5254 	svcpl	0x004c5254
 160:	544c4c50 	strbpl	r4, [ip], #-3152	; 0xfffff3b0
 164:	4c430052 	mcrrmi	0, 5, r0, r3, cr2
 168:	5254434b 	subspl	r4, r4, #738197505	; 0x2c000001
 16c:	4c435f4c 	mcrrmi	15, 4, r5, r3, cr12
 170:	0052434b 	subseq	r4, r2, fp, asr #6
 174:	6e69616d 	powvsez	f6, f1, #5.0
	...

Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
  14:	00000000 	andeq	r0, r0, r0
  18:	0000035c 	andeq	r0, r0, ip, asr r3
  1c:	0000000c 	andeq	r0, r0, ip
  20:	0000000c 	andeq	r0, r0, ip
  24:	00000000 	andeq	r0, r0, r0
  28:	00000368 	andeq	r0, r0, r8, ror #6
  2c:	00000008 	andeq	r0, r0, r8
  30:	0000000c 	andeq	r0, r0, ip
  34:	00000000 	andeq	r0, r0, r0
  38:	00000370 	andeq	r0, r0, r0, ror r3
  3c:	00000008 	andeq	r0, r0, r8
  40:	0000000c 	andeq	r0, r0, ip
  44:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
  48:	7c020001 	stcvc	0, cr0, [r2], {1}
  4c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  50:	00000014 	andeq	r0, r0, r4, lsl r0
  54:	00000040 	andeq	r0, r0, r0, asr #32
  58:	00000378 	andeq	r0, r0, r8, ror r3
  5c:	00000010 	andeq	r0, r0, r0, lsl r0
  60:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
  64:	00018e02 	andeq	r8, r1, r2, lsl #28
