// Seed: 3049549470
module module_0 (
    input wire id_0,
    input wor id_1,
    input wire id_2,
    input wand id_3,
    input wand id_4,
    input supply1 id_5,
    output tri0 id_6,
    input uwire id_7,
    input supply0 id_8,
    output tri0 id_9,
    output wire id_10,
    input tri0 id_11,
    input tri1 id_12,
    input wor id_13,
    input tri0 id_14,
    input uwire id_15,
    output supply1 id_16,
    input tri id_17,
    input tri1 id_18,
    input wand id_19,
    output wand id_20
);
  wire id_22;
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input tri1 id_1
    , id_5,
    output supply1 id_2,
    output tri id_3
);
  assign id_3 = id_5;
  wire id_6;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_1,
      id_1,
      id_1,
      id_1,
      id_5,
      id_5,
      id_1,
      id_3,
      id_5,
      id_1,
      id_1,
      id_1,
      id_5,
      id_5,
      id_0,
      id_5,
      id_1,
      id_5,
      id_3
  );
  id_7 :
  assert property (@(id_7) id_7)
  else;
endmodule
