Time resolution is 1 ps
time=0, sclk=1, cs_bar=0, slave_rx_start=0, slave_tx_start=0, rx_valid=0, tx_done=0
Starting UART loopback test...
time=0, sclk=1, cs_bar=0, slave_rx_start=0, slave_tx_start=0, rx_valid=0, tx_done=0
Starting UART loopback test...
UART RX valid asserted.
UART loopback test failed: sent a5, received xx
time=19850000, sclk=1, cs_bar=1, slave_rx_start=0, slave_tx_start=0, rx_valid=0, tx_done=0
Starting SPI loopback test with cs_bar=1...
time=19890000, sclk=1, cs_bar=1, slave_rx_start=1, slave_tx_start=0, rx_valid=0, tx_done=0
time=19910000, sclk=0, cs_bar=1, slave_rx_start=0, slave_tx_start=0, rx_valid=0, tx_done=0
time=19930000, sclk=1, cs_bar=1, slave_rx_start=0, slave_tx_start=0, rx_valid=0, tx_done=0
time=19950000, sclk=0, cs_bar=1, slave_rx_start=0, slave_tx_start=0, rx_valid=0, tx_done=0
time=19970000, sclk=1, cs_bar=1, slave_rx_start=0, slave_tx_start=0, rx_valid=0, tx_done=0
time=19990000, sclk=0, cs_bar=1, slave_rx_start=0, slave_tx_start=0, rx_valid=0, tx_done=0
time=20010000, sclk=1, cs_bar=1, slave_rx_start=0, slave_tx_start=0, rx_valid=0, tx_done=0
time=20030000, sclk=0, cs_bar=1, slave_rx_start=0, slave_tx_start=0, rx_valid=0, tx_done=0
time=20050000, sclk=1, cs_bar=1, slave_rx_start=0, slave_tx_start=0, rx_valid=0, tx_done=0
time=20070000, sclk=0, cs_bar=1, slave_rx_start=0, slave_tx_start=0, rx_valid=0, tx_done=0
time=20090000, sclk=1, cs_bar=1, slave_rx_start=0, slave_tx_start=0, rx_valid=0, tx_done=0
time=20110000, sclk=0, cs_bar=1, slave_rx_start=0, slave_tx_start=0, rx_valid=0, tx_done=0
time=20130000, sclk=1, cs_bar=1, slave_rx_start=0, slave_tx_start=0, rx_valid=0, tx_done=0
time=20150000, sclk=0, cs_bar=1, slave_rx_start=0, slave_tx_start=0, rx_valid=0, tx_done=0
time=20170000, sclk=1, cs_bar=1, slave_rx_start=0, slave_tx_start=0, rx_valid=0, tx_done=0
time=20190000, sclk=0, cs_bar=1, slave_rx_start=0, slave_tx_start=0, rx_valid=0, tx_done=0
time=20210000, sclk=1, cs_bar=1, slave_rx_start=0, slave_tx_start=0, rx_valid=0, tx_done=0
time=20230000, sclk=0, cs_bar=1, slave_rx_start=0, slave_tx_start=0, rx_valid=0, tx_done=0
time=20250000, sclk=1, cs_bar=1, slave_rx_start=0, slave_tx_start=0, rx_valid=0, tx_done=0
time=20270000, sclk=0, cs_bar=1, slave_rx_start=0, slave_tx_start=0, rx_valid=0, tx_done=0
time=20290000, sclk=1, cs_bar=1, slave_rx_start=0, slave_tx_start=0, rx_valid=0, tx_done=0
time=20310000, sclk=0, cs_bar=1, slave_rx_start=0, slave_tx_start=0, rx_valid=0, tx_done=0
time=20330000, sclk=1, cs_bar=1, slave_rx_start=0, slave_tx_start=0, rx_valid=0, tx_done=0
time=20350000, sclk=0, cs_bar=1, slave_rx_start=0, slave_tx_start=0, rx_valid=0, tx_done=0
time=20370000, sclk=1, cs_bar=1, slave_rx_start=0, slave_tx_start=0, rx_valid=0, tx_done=0
time=20390000, sclk=0, cs_bar=1, slave_rx_start=0, slave_tx_start=0, rx_valid=0, tx_done=0
time=20410000, sclk=1, cs_bar=1, slave_rx_start=0, slave_tx_start=0, rx_valid=0, tx_done=0
time=20430000, sclk=0, cs_bar=1, slave_rx_start=0, slave_tx_start=0, rx_valid=0, tx_done=0
time=20450000, sclk=1, cs_bar=1, slave_rx_start=0, slave_tx_start=0, rx_valid=0, tx_done=0
time=20470000, sclk=0, cs_bar=1, slave_rx_start=0, slave_tx_start=0, rx_valid=0, tx_done=0
time=20490000, sclk=1, cs_bar=1, slave_rx_start=0, slave_tx_start=0, rx_valid=0, tx_done=0
time=20510000, sclk=0, cs_bar=1, slave_rx_start=0, slave_tx_start=0, rx_valid=0, tx_done=0
time=20530000, sclk=1, cs_bar=1, slave_rx_start=0, slave_tx_start=0, rx_valid=0, tx_done=0
time=20550000, sclk=0, cs_bar=1, slave_rx_start=0, slave_tx_start=0, rx_valid=0, tx_done=0
time=20570000, sclk=1, cs_bar=1, slave_rx_start=0, slave_tx_start=0, rx_valid=0, tx_done=0
time=20590000, sclk=0, cs_bar=1, slave_rx_start=0, slave_tx_start=0, rx_valid=0, tx_done=0
time=20610000, sclk=1, cs_bar=1, slave_rx_start=0, slave_tx_start=0, rx_valid=0, tx_done=0
time=20630000, sclk=0, cs_bar=1, slave_rx_start=0, slave_tx_start=0, rx_valid=1, tx_done=1
time=20650000, sclk=1, cs_bar=1, slave_rx_start=0, slave_tx_start=0, rx_valid=1, tx_done=1
