
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.42

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: ram[8][4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ram[8][4]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ ram[8][4]$_DFFE_PP_/CK (DFF_X1)
     3    3.11    0.01    0.09    0.09 ^ ram[8][4]$_DFFE_PP_/Q (DFF_X1)
                                         ram[8][4] (net)
                  0.01    0.00    0.09 ^ _1374_/B (MUX2_X1)
     1    1.97    0.01    0.04    0.13 ^ _1374_/Z (MUX2_X1)
                                         _0614_ (net)
                  0.01    0.00    0.13 ^ _1375_/B (MUX2_X2)
     1    1.47    0.01    0.03    0.15 ^ _1375_/Z (MUX2_X2)
                                         _0132_ (net)
                  0.01    0.00    0.15 ^ ram[8][4]$_DFFE_PP_/D (DFF_X1)
                                  0.15   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ ram[8][4]$_DFFE_PP_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.15   data arrival time
-----------------------------------------------------------------------------
                                  0.15   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: addr_b[1] (input port clocked by core_clock)
Endpoint: q_b[0]$_DFF_P_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1   25.65    0.00    0.00    0.20 ^ addr_b[1] (in)
                                         addr_b[1] (net)
                  0.01    0.01    0.21 ^ _0772_/A (BUF_X4)
     8   21.72    0.01    0.03    0.24 ^ _0772_/Z (BUF_X4)
                                         _0144_ (net)
                  0.01    0.00    0.24 ^ _0784_/A (BUF_X1)
    10   33.12    0.08    0.10    0.34 ^ _0784_/Z (BUF_X1)
                                         _0156_ (net)
                  0.08    0.00    0.34 ^ _0799_/S (MUX2_X1)
     1    1.05    0.01    0.06    0.40 v _0799_/Z (MUX2_X1)
                                         _0171_ (net)
                  0.01    0.00    0.40 v _0801_/B (MUX2_X1)
     1    4.09    0.01    0.06    0.47 v _0801_/Z (MUX2_X1)
                                         _0173_ (net)
                  0.01    0.00    0.47 v _0803_/B1 (AOI22_X1)
     1    3.26    0.03    0.05    0.52 ^ _0803_/ZN (AOI22_X1)
                                         _0175_ (net)
                  0.03    0.00    0.52 ^ _0804_/A2 (NAND2_X1)
     1    2.76    0.01    0.02    0.54 v _0804_/ZN (NAND2_X1)
                                         _0000_ (net)
                  0.01    0.00    0.54 v q_b[0]$_DFF_P_/D (DFF_X1)
                                  0.54   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ q_b[0]$_DFF_P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.54   data arrival time
-----------------------------------------------------------------------------
                                  0.42   slack (MET)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: addr_b[1] (input port clocked by core_clock)
Endpoint: q_b[0]$_DFF_P_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1   25.65    0.00    0.00    0.20 ^ addr_b[1] (in)
                                         addr_b[1] (net)
                  0.01    0.01    0.21 ^ _0772_/A (BUF_X4)
     8   21.72    0.01    0.03    0.24 ^ _0772_/Z (BUF_X4)
                                         _0144_ (net)
                  0.01    0.00    0.24 ^ _0784_/A (BUF_X1)
    10   33.12    0.08    0.10    0.34 ^ _0784_/Z (BUF_X1)
                                         _0156_ (net)
                  0.08    0.00    0.34 ^ _0799_/S (MUX2_X1)
     1    1.05    0.01    0.06    0.40 v _0799_/Z (MUX2_X1)
                                         _0171_ (net)
                  0.01    0.00    0.40 v _0801_/B (MUX2_X1)
     1    4.09    0.01    0.06    0.47 v _0801_/Z (MUX2_X1)
                                         _0173_ (net)
                  0.01    0.00    0.47 v _0803_/B1 (AOI22_X1)
     1    3.26    0.03    0.05    0.52 ^ _0803_/ZN (AOI22_X1)
                                         _0175_ (net)
                  0.03    0.00    0.52 ^ _0804_/A2 (NAND2_X1)
     1    2.76    0.01    0.02    0.54 v _0804_/ZN (NAND2_X1)
                                         _0000_ (net)
                  0.01    0.00    0.54 v q_b[0]$_DFF_P_/D (DFF_X1)
                                  0.54   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ q_b[0]$_DFF_P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.54   data arrival time
-----------------------------------------------------------------------------
                                  0.42   slack (MET)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.31e-03   2.85e-04   1.14e-05   1.61e-03  54.6%
Combinational          9.03e-04   4.10e-04   2.30e-05   1.34e-03  45.4%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.21e-03   6.95e-04   3.44e-05   2.94e-03 100.0%
                          75.2%      23.6%       1.2%
