vendor_name = ModelSim
source_file = 1, C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd
source_file = 1, C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/DASystem.vhd
source_file = 1, C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/ClockDivider32.bdf
source_file = 1, C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSimulation.vwf
source_file = 1, C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/ClockDivider64.bdf
source_file = 1, C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/quebraclock.vwf
source_file = 1, C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CodecConfig.vhd
source_file = 1, C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/Waveform.vwf
source_file = 1, C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/db/CODECSystem.cbx.xml
source_file = 1, c:/altera/14.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/14.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/14.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/14.0/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = CodecConfig
instance = comp, \SCLKHELP~output , SCLKHELP~output, CodecConfig, 1
instance = comp, \SCINHELP~output , SCINHELP~output, CodecConfig, 1
instance = comp, \SCLK~input , SCLK~input, CodecConfig, 1
