#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2114450 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x210d150 .scope module, "tb" "tb" 3 75;
 .timescale -12 -12;
L_0x20d4c00 .functor NOT 1, L_0x214d300, C4<0>, C4<0>, C4<0>;
L_0x214c4c0 .functor XOR 8, L_0x214ca90, L_0x214cf70, C4<00000000>, C4<00000000>;
L_0x214d1f0 .functor XOR 8, L_0x214c4c0, L_0x214d100, C4<00000000>, C4<00000000>;
v0x2149200_0 .net "B3_next_dut", 0 0, v0x2148450_0;  1 drivers
v0x21492c0_0 .net "B3_next_ref", 0 0, L_0x214a920;  1 drivers
v0x2149360_0 .net "Count_next_dut", 0 0, v0x2148530_0;  1 drivers
v0x2149400_0 .net "Count_next_ref", 0 0, L_0x214bb50;  1 drivers
v0x21494a0_0 .net "S1_next_dut", 0 0, v0x21485f0_0;  1 drivers
v0x2149590_0 .net "S1_next_ref", 0 0, L_0x214b6d0;  1 drivers
v0x2149660_0 .net "S_next_dut", 0 0, v0x21486c0_0;  1 drivers
v0x2149730_0 .net "S_next_ref", 0 0, L_0x214b480;  1 drivers
v0x2149800_0 .net "Wait_next_dut", 0 0, v0x2148780_0;  1 drivers
v0x2149960_0 .net "Wait_next_ref", 0 0, L_0x214c0e0;  1 drivers
v0x2149a30_0 .net *"_ivl_10", 7 0, L_0x214d100;  1 drivers
v0x2149ad0_0 .net *"_ivl_12", 7 0, L_0x214d1f0;  1 drivers
v0x2149b70_0 .net *"_ivl_2", 7 0, L_0x214c9a0;  1 drivers
v0x2149c10_0 .net *"_ivl_4", 7 0, L_0x214ca90;  1 drivers
v0x2149cb0_0 .net *"_ivl_6", 7 0, L_0x214cf70;  1 drivers
v0x2149d50_0 .net *"_ivl_8", 7 0, L_0x214c4c0;  1 drivers
v0x2149e10_0 .net "ack", 0 0, v0x2147a10_0;  1 drivers
v0x2149eb0_0 .var "clk", 0 0;
v0x2149f80_0 .net "counting_dut", 0 0, v0x2148980_0;  1 drivers
v0x214a050_0 .net "counting_ref", 0 0, L_0x214c3d0;  1 drivers
v0x214a120_0 .net "d", 0 0, v0x2147b70_0;  1 drivers
v0x214a1c0_0 .net "done_counting", 0 0, v0x2147c10_0;  1 drivers
v0x214a260_0 .net "done_dut", 0 0, v0x2148b30_0;  1 drivers
v0x214a330_0 .net "done_ref", 0 0, L_0x214c2e0;  1 drivers
v0x214a400_0 .net "shift_ena_dut", 0 0, v0x2148c90_0;  1 drivers
v0x214a4d0_0 .net "shift_ena_ref", 0 0, L_0x214c7e0;  1 drivers
v0x214a5a0_0 .net "state", 9 0, v0x2147e70_0;  1 drivers
v0x214a640_0 .var/2u "stats1", 607 0;
v0x214a6e0_0 .var/2u "strobe", 0 0;
v0x214a780_0 .net "tb_match", 0 0, L_0x214d300;  1 drivers
v0x214a850_0 .net "tb_mismatch", 0 0, L_0x20d4c00;  1 drivers
LS_0x214c9a0_0_0 .concat [ 1 1 1 1], L_0x214c7e0, L_0x214c3d0, L_0x214c2e0, L_0x214c0e0;
LS_0x214c9a0_0_4 .concat [ 1 1 1 1], L_0x214bb50, L_0x214b6d0, L_0x214b480, L_0x214a920;
L_0x214c9a0 .concat [ 4 4 0 0], LS_0x214c9a0_0_0, LS_0x214c9a0_0_4;
LS_0x214ca90_0_0 .concat [ 1 1 1 1], L_0x214c7e0, L_0x214c3d0, L_0x214c2e0, L_0x214c0e0;
LS_0x214ca90_0_4 .concat [ 1 1 1 1], L_0x214bb50, L_0x214b6d0, L_0x214b480, L_0x214a920;
L_0x214ca90 .concat [ 4 4 0 0], LS_0x214ca90_0_0, LS_0x214ca90_0_4;
LS_0x214cf70_0_0 .concat [ 1 1 1 1], v0x2148c90_0, v0x2148980_0, v0x2148b30_0, v0x2148780_0;
LS_0x214cf70_0_4 .concat [ 1 1 1 1], v0x2148530_0, v0x21485f0_0, v0x21486c0_0, v0x2148450_0;
L_0x214cf70 .concat [ 4 4 0 0], LS_0x214cf70_0_0, LS_0x214cf70_0_4;
LS_0x214d100_0_0 .concat [ 1 1 1 1], L_0x214c7e0, L_0x214c3d0, L_0x214c2e0, L_0x214c0e0;
LS_0x214d100_0_4 .concat [ 1 1 1 1], L_0x214bb50, L_0x214b6d0, L_0x214b480, L_0x214a920;
L_0x214d100 .concat [ 4 4 0 0], LS_0x214d100_0_0, LS_0x214d100_0_4;
L_0x214d300 .cmp/eeq 8, L_0x214c9a0, L_0x214d1f0;
S_0x20eabd0 .scope module, "good1" "reference_module" 3 148, 3 4 0, S_0x210d150;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x20eadb0 .param/l "B0" 0 3 19, +C4<00000000000000000000000000000100>;
P_0x20eadf0 .param/l "B1" 0 3 19, +C4<00000000000000000000000000000101>;
P_0x20eae30 .param/l "B2" 0 3 19, +C4<00000000000000000000000000000110>;
P_0x20eae70 .param/l "B3" 0 3 19, +C4<00000000000000000000000000000111>;
P_0x20eaeb0 .param/l "Count" 0 3 19, +C4<00000000000000000000000000001000>;
P_0x20eaef0 .param/l "S" 0 3 19, +C4<00000000000000000000000000000000>;
P_0x20eaf30 .param/l "S1" 0 3 19, +C4<00000000000000000000000000000001>;
P_0x20eaf70 .param/l "S11" 0 3 19, +C4<00000000000000000000000000000010>;
P_0x20eafb0 .param/l "S110" 0 3 19, +C4<00000000000000000000000000000011>;
P_0x20eaff0 .param/l "Wait" 0 3 19, +C4<00000000000000000000000000001001>;
L_0x20f1b80 .functor NOT 1, v0x2147b70_0, C4<0>, C4<0>, C4<0>;
L_0x20e7620 .functor AND 1, L_0x214aa10, L_0x20f1b80, C4<1>, C4<1>;
L_0x2115a30 .functor NOT 1, v0x2147b70_0, C4<0>, C4<0>, C4<0>;
L_0x2115aa0 .functor AND 1, L_0x214ab70, L_0x2115a30, C4<1>, C4<1>;
L_0x214ad10 .functor OR 1, L_0x20e7620, L_0x2115aa0, C4<0>, C4<0>;
L_0x214aef0 .functor NOT 1, v0x2147b70_0, C4<0>, C4<0>, C4<0>;
L_0x214afa0 .functor AND 1, L_0x214ae20, L_0x214aef0, C4<1>, C4<1>;
L_0x214b0b0 .functor OR 1, L_0x214ad10, L_0x214afa0, C4<0>, C4<0>;
L_0x214b3c0 .functor AND 1, L_0x214b210, v0x2147a10_0, C4<1>, C4<1>;
L_0x214b480 .functor OR 1, L_0x214b0b0, L_0x214b3c0, C4<0>, C4<0>;
L_0x214b6d0 .functor AND 1, L_0x214b5f0, v0x2147b70_0, C4<1>, C4<1>;
L_0x214b920 .functor NOT 1, v0x2147c10_0, C4<0>, C4<0>, C4<0>;
L_0x214ba90 .functor AND 1, L_0x214b830, L_0x214b920, C4<1>, C4<1>;
L_0x214bb50 .functor OR 1, L_0x214b790, L_0x214ba90, C4<0>, C4<0>;
L_0x214ba20 .functor AND 1, L_0x214bd30, v0x2147c10_0, C4<1>, C4<1>;
L_0x214bf20 .functor NOT 1, v0x2147a10_0, C4<0>, C4<0>, C4<0>;
L_0x214c020 .functor AND 1, L_0x214be20, L_0x214bf20, C4<1>, C4<1>;
L_0x214c0e0 .functor OR 1, L_0x214ba20, L_0x214c020, C4<0>, C4<0>;
v0x2115ba0_0 .net "B3_next", 0 0, L_0x214a920;  alias, 1 drivers
v0x20d34c0_0 .net "Count_next", 0 0, L_0x214bb50;  alias, 1 drivers
v0x20d35c0_0 .net "S1_next", 0 0, L_0x214b6d0;  alias, 1 drivers
v0x20d4d50_0 .net "S_next", 0 0, L_0x214b480;  alias, 1 drivers
v0x20d4df0_0 .net "Wait_next", 0 0, L_0x214c0e0;  alias, 1 drivers
v0x20d50e0_0 .net *"_ivl_10", 0 0, L_0x2115a30;  1 drivers
v0x2115c40_0 .net *"_ivl_12", 0 0, L_0x2115aa0;  1 drivers
v0x2145bf0_0 .net *"_ivl_14", 0 0, L_0x214ad10;  1 drivers
v0x2145cd0_0 .net *"_ivl_17", 0 0, L_0x214ae20;  1 drivers
v0x2145db0_0 .net *"_ivl_18", 0 0, L_0x214aef0;  1 drivers
v0x2145e90_0 .net *"_ivl_20", 0 0, L_0x214afa0;  1 drivers
v0x2145f70_0 .net *"_ivl_22", 0 0, L_0x214b0b0;  1 drivers
v0x2146050_0 .net *"_ivl_25", 0 0, L_0x214b210;  1 drivers
v0x2146130_0 .net *"_ivl_26", 0 0, L_0x214b3c0;  1 drivers
v0x2146210_0 .net *"_ivl_3", 0 0, L_0x214aa10;  1 drivers
v0x21462f0_0 .net *"_ivl_31", 0 0, L_0x214b5f0;  1 drivers
v0x21463d0_0 .net *"_ivl_35", 0 0, L_0x214b790;  1 drivers
v0x21464b0_0 .net *"_ivl_37", 0 0, L_0x214b830;  1 drivers
v0x2146590_0 .net *"_ivl_38", 0 0, L_0x214b920;  1 drivers
v0x2146670_0 .net *"_ivl_4", 0 0, L_0x20f1b80;  1 drivers
v0x2146750_0 .net *"_ivl_40", 0 0, L_0x214ba90;  1 drivers
v0x2146830_0 .net *"_ivl_45", 0 0, L_0x214bd30;  1 drivers
v0x2146910_0 .net *"_ivl_46", 0 0, L_0x214ba20;  1 drivers
v0x21469f0_0 .net *"_ivl_49", 0 0, L_0x214be20;  1 drivers
v0x2146ad0_0 .net *"_ivl_50", 0 0, L_0x214bf20;  1 drivers
v0x2146bb0_0 .net *"_ivl_52", 0 0, L_0x214c020;  1 drivers
v0x2146c90_0 .net *"_ivl_6", 0 0, L_0x20e7620;  1 drivers
v0x2146d70_0 .net *"_ivl_61", 3 0, L_0x214c530;  1 drivers
v0x2146e50_0 .net *"_ivl_9", 0 0, L_0x214ab70;  1 drivers
v0x2146f30_0 .net "ack", 0 0, v0x2147a10_0;  alias, 1 drivers
v0x2146ff0_0 .net "counting", 0 0, L_0x214c3d0;  alias, 1 drivers
v0x21470b0_0 .net "d", 0 0, v0x2147b70_0;  alias, 1 drivers
v0x2147170_0 .net "done", 0 0, L_0x214c2e0;  alias, 1 drivers
v0x2147440_0 .net "done_counting", 0 0, v0x2147c10_0;  alias, 1 drivers
v0x2147500_0 .net "shift_ena", 0 0, L_0x214c7e0;  alias, 1 drivers
v0x21475c0_0 .net "state", 9 0, v0x2147e70_0;  alias, 1 drivers
L_0x214a920 .part v0x2147e70_0, 6, 1;
L_0x214aa10 .part v0x2147e70_0, 0, 1;
L_0x214ab70 .part v0x2147e70_0, 1, 1;
L_0x214ae20 .part v0x2147e70_0, 3, 1;
L_0x214b210 .part v0x2147e70_0, 9, 1;
L_0x214b5f0 .part v0x2147e70_0, 0, 1;
L_0x214b790 .part v0x2147e70_0, 7, 1;
L_0x214b830 .part v0x2147e70_0, 8, 1;
L_0x214bd30 .part v0x2147e70_0, 8, 1;
L_0x214be20 .part v0x2147e70_0, 9, 1;
L_0x214c2e0 .part v0x2147e70_0, 9, 1;
L_0x214c3d0 .part v0x2147e70_0, 8, 1;
L_0x214c530 .part v0x2147e70_0, 4, 4;
L_0x214c7e0 .reduce/or L_0x214c530;
S_0x2147820 .scope module, "stim1" "stimulus_gen" 3 141, 3 34 0, S_0x210d150;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "d";
    .port_info 2 /OUTPUT 1 "done_counting";
    .port_info 3 /OUTPUT 1 "ack";
    .port_info 4 /OUTPUT 10 "state";
    .port_info 5 /INPUT 1 "tb_match";
v0x2147a10_0 .var "ack", 0 0;
v0x2147ad0_0 .net "clk", 0 0, v0x2149eb0_0;  1 drivers
v0x2147b70_0 .var "d", 0 0;
v0x2147c10_0 .var "done_counting", 0 0;
v0x2147ce0_0 .var/2u "fail_onehot", 0 0;
v0x2147dd0_0 .var/2u "failed", 0 0;
v0x2147e70_0 .var "state", 9 0;
v0x2147f10_0 .net "tb_match", 0 0, L_0x214d300;  alias, 1 drivers
E_0x20e75e0 .event posedge, v0x2147ad0_0;
E_0x20e6250/0 .event negedge, v0x2147ad0_0;
E_0x20e6250/1 .event posedge, v0x2147ad0_0;
E_0x20e6250 .event/or E_0x20e6250/0, E_0x20e6250/1;
S_0x2148070 .scope module, "top_module1" "top_module" 3 162, 4 1 0, S_0x210d150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
v0x2148450_0 .var "B3_next", 0 0;
v0x2148530_0 .var "Count_next", 0 0;
v0x21485f0_0 .var "S1_next", 0 0;
v0x21486c0_0 .var "S_next", 0 0;
v0x2148780_0 .var "Wait_next", 0 0;
v0x2148890_0 .net "ack", 0 0, v0x2147a10_0;  alias, 1 drivers
v0x2148980_0 .var "counting", 0 0;
v0x2148a40_0 .net "d", 0 0, v0x2147b70_0;  alias, 1 drivers
v0x2148b30_0 .var "done", 0 0;
v0x2148bf0_0 .net "done_counting", 0 0, v0x2147c10_0;  alias, 1 drivers
v0x2148c90_0 .var "shift_ena", 0 0;
v0x2148d50_0 .net "state", 9 0, v0x2147e70_0;  alias, 1 drivers
E_0x20e5be0 .event anyedge, v0x21475c0_0;
E_0x2128fc0 .event anyedge, v0x21475c0_0, v0x21470b0_0;
S_0x2148fe0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 178, 3 178 0, S_0x210d150;
 .timescale -12 -12;
E_0x21292e0 .event anyedge, v0x214a6e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x214a6e0_0;
    %nor/r;
    %assign/vec4 v0x214a6e0_0, 0;
    %wait E_0x21292e0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2147820;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2147dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2147ce0_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_0x2147820;
T_2 ;
    %wait E_0x20e6250;
    %load/vec4 v0x2147f10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2147dd0_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x2147820;
T_3 ;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x2147a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2147c10_0, 0;
    %assign/vec4 v0x2147b70_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x2147e70_0, 0;
    %pushi/vec4 300, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x20e6250;
    %vpi_func 3 52 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x2147a10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x2147c10_0, 0, 1;
    %store/vec4 v0x2147b70_0, 0, 1;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x2147e70_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x20e75e0;
    %load/vec4 v0x2147dd0_0;
    %assign/vec4 v0x2147ce0_0, 0;
    %pushi/vec4 3000, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x20e6250;
    %vpi_func 3 59 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x2147a10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x2147c10_0, 0, 1;
    %store/vec4 v0x2147b70_0, 0, 1;
    %vpi_func 3 60 "$random" 32 {0 0 0};
    %pad/s 10;
    %assign/vec4 v0x2147e70_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %wait E_0x20e75e0;
    %load/vec4 v0x2147ce0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x2147dd0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
    %vpi_call/w 3 67 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_3.4 ;
    %delay 1, 0;
    %vpi_call/w 3 70 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x2148070;
T_4 ;
    %wait E_0x2128fc0;
    %load/vec4 v0x2148d50_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 10;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 10;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 10;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 10;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21486c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21485f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2148530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2148780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2148450_0, 0, 1;
    %jmp T_4.6;
T_4.0 ;
    %load/vec4 v0x2148a40_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.7, 8;
    %pushi/vec4 2, 0, 10;
    %jmp/1 T_4.8, 8;
T_4.7 ; End of true expr.
    %pushi/vec4 1, 0, 10;
    %jmp/0 T_4.8, 8;
 ; End of false expr.
    %blend;
T_4.8;
    %pad/u 1;
    %store/vec4 v0x21486c0_0, 0, 1;
    %load/vec4 v0x2148a40_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.9, 8;
    %pushi/vec4 2, 0, 10;
    %jmp/1 T_4.10, 8;
T_4.9 ; End of true expr.
    %pushi/vec4 1, 0, 10;
    %jmp/0 T_4.10, 8;
 ; End of false expr.
    %blend;
T_4.10;
    %pad/u 1;
    %store/vec4 v0x21485f0_0, 0, 1;
    %load/vec4 v0x2148a40_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.11, 8;
    %pushi/vec4 4, 0, 10;
    %jmp/1 T_4.12, 8;
T_4.11 ; End of true expr.
    %pushi/vec4 1, 0, 10;
    %jmp/0 T_4.12, 8;
 ; End of false expr.
    %blend;
T_4.12;
    %pad/u 1;
    %store/vec4 v0x2148530_0, 0, 1;
    %load/vec4 v0x2148a40_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.13, 8;
    %pushi/vec4 2, 0, 10;
    %jmp/1 T_4.14, 8;
T_4.13 ; End of true expr.
    %pushi/vec4 1, 0, 10;
    %jmp/0 T_4.14, 8;
 ; End of false expr.
    %blend;
T_4.14;
    %pad/u 1;
    %store/vec4 v0x2148780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2148450_0, 0, 1;
    %jmp T_4.6;
T_4.1 ;
    %load/vec4 v0x2148a40_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.15, 8;
    %pushi/vec4 2, 0, 10;
    %jmp/1 T_4.16, 8;
T_4.15 ; End of true expr.
    %pushi/vec4 1, 0, 10;
    %jmp/0 T_4.16, 8;
 ; End of false expr.
    %blend;
T_4.16;
    %pad/u 1;
    %store/vec4 v0x21486c0_0, 0, 1;
    %load/vec4 v0x2148a40_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.17, 8;
    %pushi/vec4 6, 0, 10;
    %jmp/1 T_4.18, 8;
T_4.17 ; End of true expr.
    %pushi/vec4 2, 0, 10;
    %jmp/0 T_4.18, 8;
 ; End of false expr.
    %blend;
T_4.18;
    %pad/u 1;
    %store/vec4 v0x21485f0_0, 0, 1;
    %load/vec4 v0x2148a40_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.19, 8;
    %pushi/vec4 4, 0, 10;
    %jmp/1 T_4.20, 8;
T_4.19 ; End of true expr.
    %pushi/vec4 1, 0, 10;
    %jmp/0 T_4.20, 8;
 ; End of false expr.
    %blend;
T_4.20;
    %pad/u 1;
    %store/vec4 v0x2148530_0, 0, 1;
    %load/vec4 v0x2148a40_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.21, 8;
    %pushi/vec4 6, 0, 10;
    %jmp/1 T_4.22, 8;
T_4.21 ; End of true expr.
    %pushi/vec4 2, 0, 10;
    %jmp/0 T_4.22, 8;
 ; End of false expr.
    %blend;
T_4.22;
    %pad/u 1;
    %store/vec4 v0x2148780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2148450_0, 0, 1;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v0x2148a40_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.23, 8;
    %pushi/vec4 2, 0, 10;
    %jmp/1 T_4.24, 8;
T_4.23 ; End of true expr.
    %pushi/vec4 1, 0, 10;
    %jmp/0 T_4.24, 8;
 ; End of false expr.
    %blend;
T_4.24;
    %pad/u 1;
    %store/vec4 v0x21486c0_0, 0, 1;
    %load/vec4 v0x2148a40_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.25, 8;
    %pushi/vec4 6, 0, 10;
    %jmp/1 T_4.26, 8;
T_4.25 ; End of true expr.
    %pushi/vec4 2, 0, 10;
    %jmp/0 T_4.26, 8;
 ; End of false expr.
    %blend;
T_4.26;
    %pad/u 1;
    %store/vec4 v0x21485f0_0, 0, 1;
    %load/vec4 v0x2148a40_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.27, 8;
    %pushi/vec4 4, 0, 10;
    %jmp/1 T_4.28, 8;
T_4.27 ; End of true expr.
    %pushi/vec4 1, 0, 10;
    %jmp/0 T_4.28, 8;
 ; End of false expr.
    %blend;
T_4.28;
    %pad/u 1;
    %store/vec4 v0x2148530_0, 0, 1;
    %load/vec4 v0x2148a40_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.29, 8;
    %pushi/vec4 12, 0, 10;
    %jmp/1 T_4.30, 8;
T_4.29 ; End of true expr.
    %pushi/vec4 6, 0, 10;
    %jmp/0 T_4.30, 8;
 ; End of false expr.
    %blend;
T_4.30;
    %pad/u 1;
    %store/vec4 v0x2148780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2148450_0, 0, 1;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v0x2148a40_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.31, 8;
    %pushi/vec4 2, 0, 10;
    %jmp/1 T_4.32, 8;
T_4.31 ; End of true expr.
    %pushi/vec4 1, 0, 10;
    %jmp/0 T_4.32, 8;
 ; End of false expr.
    %blend;
T_4.32;
    %pad/u 1;
    %store/vec4 v0x21486c0_0, 0, 1;
    %load/vec4 v0x2148a40_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.33, 8;
    %pushi/vec4 6, 0, 10;
    %jmp/1 T_4.34, 8;
T_4.33 ; End of true expr.
    %pushi/vec4 2, 0, 10;
    %jmp/0 T_4.34, 8;
 ; End of false expr.
    %blend;
T_4.34;
    %pad/u 1;
    %store/vec4 v0x21485f0_0, 0, 1;
    %load/vec4 v0x2148a40_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.35, 8;
    %pushi/vec4 4, 0, 10;
    %jmp/1 T_4.36, 8;
T_4.35 ; End of true expr.
    %pushi/vec4 1, 0, 10;
    %jmp/0 T_4.36, 8;
 ; End of false expr.
    %blend;
T_4.36;
    %pad/u 1;
    %store/vec4 v0x2148530_0, 0, 1;
    %load/vec4 v0x2148a40_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.37, 8;
    %pushi/vec4 512, 0, 10;
    %jmp/1 T_4.38, 8;
T_4.37 ; End of true expr.
    %pushi/vec4 12, 0, 10;
    %jmp/0 T_4.38, 8;
 ; End of false expr.
    %blend;
T_4.38;
    %pad/u 1;
    %store/vec4 v0x2148780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2148450_0, 0, 1;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v0x2148a40_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.39, 8;
    %pushi/vec4 2, 0, 10;
    %jmp/1 T_4.40, 8;
T_4.39 ; End of true expr.
    %pushi/vec4 1, 0, 10;
    %jmp/0 T_4.40, 8;
 ; End of false expr.
    %blend;
T_4.40;
    %pad/u 1;
    %store/vec4 v0x21486c0_0, 0, 1;
    %load/vec4 v0x2148a40_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.41, 8;
    %pushi/vec4 6, 0, 10;
    %jmp/1 T_4.42, 8;
T_4.41 ; End of true expr.
    %pushi/vec4 2, 0, 10;
    %jmp/0 T_4.42, 8;
 ; End of false expr.
    %blend;
T_4.42;
    %pad/u 1;
    %store/vec4 v0x21485f0_0, 0, 1;
    %load/vec4 v0x2148a40_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.43, 8;
    %pushi/vec4 4, 0, 10;
    %jmp/1 T_4.44, 8;
T_4.43 ; End of true expr.
    %pushi/vec4 1, 0, 10;
    %jmp/0 T_4.44, 8;
 ; End of false expr.
    %blend;
T_4.44;
    %pad/u 1;
    %store/vec4 v0x2148530_0, 0, 1;
    %load/vec4 v0x2148a40_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.45, 8;
    %pushi/vec4 512, 0, 10;
    %jmp/1 T_4.46, 8;
T_4.45 ; End of true expr.
    %pushi/vec4 12, 0, 10;
    %jmp/0 T_4.46, 8;
 ; End of false expr.
    %blend;
T_4.46;
    %pad/u 1;
    %store/vec4 v0x2148780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2148450_0, 0, 1;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x2148070;
T_5 ;
    %wait E_0x20e5be0;
    %load/vec4 v0x2148d50_0;
    %pushi/vec4 512, 0, 10;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x2148b30_0, 0, 1;
    %load/vec4 v0x2148d50_0;
    %parti/s 1, 8, 5;
    %store/vec4 v0x2148980_0, 0, 1;
    %load/vec4 v0x2148d50_0;
    %parti/s 3, 5, 4;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x2148c90_0, 0, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x210d150;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2149eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x214a6e0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x210d150;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x2149eb0_0;
    %inv;
    %store/vec4 v0x2149eb0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x210d150;
T_8 ;
    %vpi_call/w 3 133 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 134 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2147ad0_0, v0x214a850_0, v0x214a120_0, v0x214a1c0_0, v0x2149e10_0, v0x214a5a0_0, v0x21492c0_0, v0x2149200_0, v0x2149730_0, v0x2149660_0, v0x2149590_0, v0x21494a0_0, v0x2149400_0, v0x2149360_0, v0x2149960_0, v0x2149800_0, v0x214a330_0, v0x214a260_0, v0x214a050_0, v0x2149f80_0, v0x214a4d0_0, v0x214a400_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x210d150;
T_9 ;
    %load/vec4 v0x214a640_0;
    %parti/u 32, 512, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x214a640_0;
    %parti/u 32, 512, 32;
    %load/vec4 v0x214a640_0;
    %parti/u 32, 480, 32;
    %vpi_call/w 3 187 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "B3_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 188 "$display", "Hint: Output '%s' has no mismatches.", "B3_next" {0 0 0};
T_9.1 ;
    %load/vec4 v0x214a640_0;
    %parti/u 32, 448, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x214a640_0;
    %parti/u 32, 448, 32;
    %load/vec4 v0x214a640_0;
    %parti/u 32, 416, 32;
    %vpi_call/w 3 189 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 190 "$display", "Hint: Output '%s' has no mismatches.", "S_next" {0 0 0};
T_9.3 ;
    %load/vec4 v0x214a640_0;
    %parti/u 32, 384, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.4, 4;
    %load/vec4 v0x214a640_0;
    %parti/u 32, 384, 32;
    %load/vec4 v0x214a640_0;
    %parti/u 32, 352, 32;
    %vpi_call/w 3 191 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S1_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.5;
T_9.4 ;
    %vpi_call/w 3 192 "$display", "Hint: Output '%s' has no mismatches.", "S1_next" {0 0 0};
T_9.5 ;
    %load/vec4 v0x214a640_0;
    %parti/u 32, 320, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %load/vec4 v0x214a640_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x214a640_0;
    %parti/u 32, 288, 32;
    %vpi_call/w 3 193 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Count_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.7;
T_9.6 ;
    %vpi_call/w 3 194 "$display", "Hint: Output '%s' has no mismatches.", "Count_next" {0 0 0};
T_9.7 ;
    %load/vec4 v0x214a640_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.8, 4;
    %load/vec4 v0x214a640_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x214a640_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 195 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Wait_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.9;
T_9.8 ;
    %vpi_call/w 3 196 "$display", "Hint: Output '%s' has no mismatches.", "Wait_next" {0 0 0};
T_9.9 ;
    %load/vec4 v0x214a640_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %load/vec4 v0x214a640_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x214a640_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 197 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "done", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.11;
T_9.10 ;
    %vpi_call/w 3 198 "$display", "Hint: Output '%s' has no mismatches.", "done" {0 0 0};
T_9.11 ;
    %load/vec4 v0x214a640_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.12, 4;
    %load/vec4 v0x214a640_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x214a640_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 199 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "counting", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.13;
T_9.12 ;
    %vpi_call/w 3 200 "$display", "Hint: Output '%s' has no mismatches.", "counting" {0 0 0};
T_9.13 ;
    %load/vec4 v0x214a640_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.14, 4;
    %load/vec4 v0x214a640_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x214a640_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 201 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.15;
T_9.14 ;
    %vpi_call/w 3 202 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_9.15 ;
    %load/vec4 v0x214a640_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x214a640_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 204 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 205 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x214a640_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x214a640_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 206 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x210d150;
T_10 ;
    %wait E_0x20e6250;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x214a640_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x214a640_0, 4, 32;
    %load/vec4 v0x214a780_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x214a640_0;
    %parti/u 32, 576, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 217 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 544, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x214a640_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x214a640_0;
    %pushi/vec4 576, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 576, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x214a640_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x21492c0_0;
    %load/vec4 v0x21492c0_0;
    %load/vec4 v0x2149200_0;
    %xor;
    %load/vec4 v0x21492c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x214a640_0;
    %parti/u 32, 512, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 221 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 480, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x214a640_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x214a640_0;
    %parti/u 32, 512, 32;
    %addi 1, 0, 32;
    %ix/load 4, 512, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x214a640_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x2149730_0;
    %load/vec4 v0x2149730_0;
    %load/vec4 v0x2149660_0;
    %xor;
    %load/vec4 v0x2149730_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x214a640_0;
    %parti/u 32, 448, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 224 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 416, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x214a640_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x214a640_0;
    %parti/u 32, 448, 32;
    %addi 1, 0, 32;
    %ix/load 4, 448, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x214a640_0, 4, 32;
T_10.8 ;
    %load/vec4 v0x2149590_0;
    %load/vec4 v0x2149590_0;
    %load/vec4 v0x21494a0_0;
    %xor;
    %load/vec4 v0x2149590_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.12, 6;
    %load/vec4 v0x214a640_0;
    %parti/u 32, 384, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.14, 4;
    %vpi_func 3 227 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 352, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x214a640_0, 4, 32;
T_10.14 ;
    %load/vec4 v0x214a640_0;
    %parti/u 32, 384, 32;
    %addi 1, 0, 32;
    %ix/load 4, 384, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x214a640_0, 4, 32;
T_10.12 ;
    %load/vec4 v0x2149400_0;
    %load/vec4 v0x2149400_0;
    %load/vec4 v0x2149360_0;
    %xor;
    %load/vec4 v0x2149400_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.16, 6;
    %load/vec4 v0x214a640_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.18, 4;
    %vpi_func 3 230 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x214a640_0, 4, 32;
T_10.18 ;
    %load/vec4 v0x214a640_0;
    %parti/u 32, 320, 32;
    %addi 1, 0, 32;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x214a640_0, 4, 32;
T_10.16 ;
    %load/vec4 v0x2149960_0;
    %load/vec4 v0x2149960_0;
    %load/vec4 v0x2149800_0;
    %xor;
    %load/vec4 v0x2149960_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.20, 6;
    %load/vec4 v0x214a640_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.22, 4;
    %vpi_func 3 233 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x214a640_0, 4, 32;
T_10.22 ;
    %load/vec4 v0x214a640_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x214a640_0, 4, 32;
T_10.20 ;
    %load/vec4 v0x214a330_0;
    %load/vec4 v0x214a330_0;
    %load/vec4 v0x214a260_0;
    %xor;
    %load/vec4 v0x214a330_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.24, 6;
    %load/vec4 v0x214a640_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.26, 4;
    %vpi_func 3 236 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x214a640_0, 4, 32;
T_10.26 ;
    %load/vec4 v0x214a640_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x214a640_0, 4, 32;
T_10.24 ;
    %load/vec4 v0x214a050_0;
    %load/vec4 v0x214a050_0;
    %load/vec4 v0x2149f80_0;
    %xor;
    %load/vec4 v0x214a050_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.28, 6;
    %load/vec4 v0x214a640_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.30, 4;
    %vpi_func 3 239 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x214a640_0, 4, 32;
T_10.30 ;
    %load/vec4 v0x214a640_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x214a640_0, 4, 32;
T_10.28 ;
    %load/vec4 v0x214a4d0_0;
    %load/vec4 v0x214a4d0_0;
    %load/vec4 v0x214a400_0;
    %xor;
    %load/vec4 v0x214a4d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.32, 6;
    %load/vec4 v0x214a640_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.34, 4;
    %vpi_func 3 242 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x214a640_0, 4, 32;
T_10.34 ;
    %load/vec4 v0x214a640_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x214a640_0, 4, 32;
T_10.32 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/review2015_fsmonehot/review2015_fsmonehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can10_depth0/human/review2015_fsmonehot/iter0/response5/top_module.sv";
