
/-
-- auto-generated from 'SSA/Projects/InstCombine/scripts/extract-goals.py'
-/
open BitVec

theorem test13_thm.extracted_1._1 : ∀ (x : BitVec 1024),
  ¬1016#1024 ≥ ↑1024 → x.sshiftRight' 1016#1024 &&& 255#1024 = x >>> 1016#1024 :=
sorry