[{"id": "1", "content": "Define the module TopModule with input ports a, b, sel and output port out.\n\nRetrieved Related Information:\n- a: 1-bit input signal\n- b: 1-bit input signal\n- sel: 1-bit input signal used as a selector\n- out: 1-bit output signal\n- When sel=0, choose a. (Type:StateTransition)\n- When sel=1, choose b. (Type:StateTransition)\n\n", "source": "input  a\ninput  b\ninput  sel\noutput out", "parent_tasks": []}, {"id": "2", "content": "```\nImplement the logic for the output 'out' based on the selection signal 'sel'. If sel=0, output should be 'a'. If sel=1, output should be 'b'.\n\nRetrieved Related Information:\na: 1-bit input signal (Type:Signal)\nb: 1-bit input signal (Type:Signal)\nsel: 1-bit input signal used as a selector (Type:Signal)\nout: 1-bit output signal (Type:Signal)\nWhen sel=0, choose a. (Type:StateTransition)\nWhen sel=1, choose b. (Type:StateTransition)\n```\n", "source": "The module should implement a one-bit wide, 2-to-1 multiplexer. When sel=0, choose a. When sel=1, choose b.", "parent_tasks": ["1"]}]