

================================================================
== Vivado HLS Report for 'softmax'
================================================================
* Date:           Mon Mar  1 22:17:10 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.962|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  194|  194|  194|  194|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   50|   50|         5|          -|          -|    10|    no    |
        |- Loop 2  |   80|   80|         8|          -|          -|    10|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
	7  / (tmp)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / (!tmp_7)
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	10  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%exp_res_V = alloca [10 x i18], align 4" [firmware/nnet_utils/nnet_activation.h:242]   --->   Operation 18 'alloca' 'exp_res_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_1 : Operation 19 [1/1] (1.76ns)   --->   "br label %_ZN8ap_fixedILi18ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 19 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i = phi i4 [ %i_1, %0 ], [ 0, %arrayctor.loop1.preheader ]"   --->   Operation 20 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.30ns)   --->   "%tmp = icmp eq i4 %i, -6" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 21 'icmp' 'tmp' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.73ns)   --->   "%i_1 = add i4 %i, 1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 23 'add' 'i_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %tmp, label %1, label %0" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_4 = zext i4 %i to i64" [firmware/nnet_utils/nnet_activation.h:247]   --->   Operation 25 'zext' 'tmp_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%data_V_addr = getelementptr [10 x i14]* %data_V, i64 0, i64 %tmp_4" [firmware/nnet_utils/nnet_activation.h:247]   --->   Operation 26 'getelementptr' 'data_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (2.32ns)   --->   "%p_Val2_4 = load i14* %data_V_addr, align 2" [firmware/nnet_utils/nnet_activation.h:247]   --->   Operation 27 'load' 'p_Val2_4' <Predicate = (!tmp)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_2 : Operation 28 [2/2] (0.00ns)   --->   "%exp_sum_V = call fastcc i18 @reduce.2([10 x i18]* %exp_res_V)" [firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 28 'call' 'exp_sum_V' <Predicate = (tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 29 [1/2] (2.32ns)   --->   "%p_Val2_4 = load i14* %data_V_addr, align 2" [firmware/nnet_utils/nnet_activation.h:247]   --->   Operation 29 'load' 'p_Val2_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%y_V = call i10 @_ssdm_op_PartSelect.i10.i14.i32.i32(i14 %p_Val2_4, i32 4, i32 13)" [firmware/nnet_utils/nnet_activation.h:194->firmware/nnet_utils/nnet_activation.h:247]   --->   Operation 30 'partselect' 'y_V' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_5 = zext i10 %y_V to i64" [firmware/nnet_utils/nnet_activation.h:248]   --->   Operation 31 'zext' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%exp_table2_addr = getelementptr [1024 x i18]* @exp_table2, i64 0, i64 %tmp_5" [firmware/nnet_utils/nnet_activation.h:248]   --->   Operation 32 'getelementptr' 'exp_table2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [2/2] (3.25ns)   --->   "%exp_table2_load = load i18* %exp_table2_addr, align 4" [firmware/nnet_utils/nnet_activation.h:248]   --->   Operation 33 'load' 'exp_table2_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 1024> <ROM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 34 [1/2] (3.25ns)   --->   "%exp_table2_load = load i18* %exp_table2_addr, align 4" [firmware/nnet_utils/nnet_activation.h:248]   --->   Operation 34 'load' 'exp_table2_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 1024> <ROM>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%exp_res_V_addr = getelementptr [10 x i18]* %exp_res_V, i64 0, i64 %tmp_4" [firmware/nnet_utils/nnet_activation.h:248]   --->   Operation 35 'getelementptr' 'exp_res_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (2.32ns)   --->   "store i18 %exp_table2_load, i18* %exp_res_V_addr, align 4" [firmware/nnet_utils/nnet_activation.h:248]   --->   Operation 36 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi18ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 2> <Delay = 3.96>
ST_7 : Operation 38 [1/2] (3.96ns)   --->   "%exp_sum_V = call fastcc i18 @reduce.2([10 x i18]* %exp_res_V)" [firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 38 'call' 'exp_sum_V' <Predicate = true> <Delay = 3.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%y_V_2 = call i10 @_ssdm_op_PartSelect.i10.i18.i32.i32(i18 %exp_sum_V, i32 8, i32 17)" [firmware/nnet_utils/nnet_activation.h:194->firmware/nnet_utils/nnet_activation.h:256]   --->   Operation 39 'partselect' 'y_V_2' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 3.25>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_2 = zext i10 %y_V_2 to i64" [firmware/nnet_utils/nnet_activation.h:256]   --->   Operation 40 'zext' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "%invert_table3_addr = getelementptr [1024 x i14]* @invert_table3, i64 0, i64 %tmp_2" [firmware/nnet_utils/nnet_activation.h:256]   --->   Operation 41 'getelementptr' 'invert_table3_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 42 [2/2] (3.25ns)   --->   "%inv_exp_sum_V = load i14* %invert_table3_addr, align 2" [firmware/nnet_utils/nnet_activation.h:256]   --->   Operation 42 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 1024> <ROM>

State 9 <SV = 4> <Delay = 3.25>
ST_9 : Operation 43 [1/2] (3.25ns)   --->   "%inv_exp_sum_V = load i14* %invert_table3_addr, align 2" [firmware/nnet_utils/nnet_activation.h:256]   --->   Operation 43 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 1024> <ROM>
ST_9 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_3_cast_cast = sext i14 %inv_exp_sum_V to i32" [firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 44 'sext' 'tmp_3_cast_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 45 [1/1] (1.76ns)   --->   "br label %2" [firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 45 'br' <Predicate = true> <Delay = 1.76>

State 10 <SV = 5> <Delay = 2.32>
ST_10 : Operation 46 [1/1] (0.00ns)   --->   "%i3 = phi i4 [ 0, %1 ], [ %i_2, %_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i.i.i_ifconv ]"   --->   Operation 46 'phi' 'i3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 47 [1/1] (1.30ns)   --->   "%tmp_7 = icmp eq i4 %i3, -6" [firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 47 'icmp' 'tmp_7' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 48 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 48 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 49 [1/1] (1.73ns)   --->   "%i_2 = add i4 %i3, 1" [firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 49 'add' 'i_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %tmp_7, label %3, label %_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i.i.i_ifconv" [firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_8 = zext i4 %i3 to i64" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 51 'zext' 'tmp_8' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_10 : Operation 52 [1/1] (0.00ns)   --->   "%exp_res_V_addr_1 = getelementptr [10 x i18]* %exp_res_V, i64 0, i64 %tmp_8" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 52 'getelementptr' 'exp_res_V_addr_1' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_10 : Operation 53 [2/2] (2.32ns)   --->   "%exp_res_V_load = load i18* %exp_res_V_addr_1, align 4" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 53 'load' 'exp_res_V_load' <Predicate = (!tmp_7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_10 : Operation 54 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_activation.h:261]   --->   Operation 54 'ret' <Predicate = (tmp_7)> <Delay = 0.00>

State 11 <SV = 6> <Delay = 2.32>
ST_11 : Operation 55 [1/2] (2.32ns)   --->   "%exp_res_V_load = load i18* %exp_res_V_addr_1, align 4" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 55 'load' 'exp_res_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>

State 12 <SV = 7> <Delay = 3.89>
ST_12 : Operation 56 [1/1] (0.00ns)   --->   "%r_V_cast_cast = sext i18 %exp_res_V_load to i32" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 56 'sext' 'r_V_cast_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 57 [3/3] (3.89ns) (root node of the DSP)   --->   "%r_V = mul i32 %r_V_cast_cast, %tmp_3_cast_cast" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 57 'mul' 'r_V' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 8> <Delay = 3.89>
ST_13 : Operation 58 [2/3] (3.89ns) (root node of the DSP)   --->   "%r_V = mul i32 %r_V_cast_cast, %tmp_3_cast_cast" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 58 'mul' 'r_V' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 9> <Delay = 0.00>
ST_14 : Operation 59 [1/3] (0.00ns) (root node of the DSP)   --->   "%r_V = mul i32 %r_V_cast_cast, %tmp_3_cast_cast" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 59 'mul' 'r_V' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 60 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V, i32 30)" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 60 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V, i32 14)" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 61 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>

State 15 <SV = 10> <Delay = 3.78>
ST_15 : Operation 62 [1/1] (0.00ns)   --->   "%p_Val2_1 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %r_V, i32 15, i32 28)" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 62 'partselect' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node carry_1)   --->   "%p_Result_5 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V, i32 28)" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 63 'bitselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_11_cast = zext i1 %tmp_10 to i14" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 64 'zext' 'tmp_11_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 65 [1/1] (1.81ns)   --->   "%p_Val2_2 = add i14 %p_Val2_1, %tmp_11_cast" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 65 'add' 'p_Val2_2' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node carry_1)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_2, i32 13)" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 66 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node carry_1)   --->   "%rev = xor i1 %tmp_11, true" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 67 'xor' 'rev' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 68 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_1 = and i1 %p_Result_5, %rev" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 68 'and' 'carry_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 69 [1/1] (0.00ns)   --->   "%p_Result_6 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_2, i32 13)" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 69 'bitselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_6 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %r_V, i32 30, i32 31)" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 70 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 71 [1/1] (0.95ns)   --->   "%Range2_all_ones = icmp eq i2 %tmp_6, -1" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 71 'icmp' 'Range2_all_ones' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_9 = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %r_V, i32 29, i32 31)" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 72 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 73 [1/1] (1.13ns)   --->   "%Range1_all_ones = icmp eq i3 %tmp_9, -1" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 73 'icmp' 'Range1_all_ones' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 74 [1/1] (1.13ns)   --->   "%Range1_all_zeros = icmp eq i3 %tmp_9, 0" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 74 'icmp' 'Range1_all_zeros' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node brmerge192_demorgan)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V, i32 29)" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 75 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node brmerge192_demorgan)   --->   "%rev1 = xor i1 %tmp_13, true" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 76 'xor' 'rev1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node brmerge192_demorgan)   --->   "%p_s = and i1 %Range2_all_ones, %rev1" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 77 'and' 'p_s' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node brmerge192_demorgan)   --->   "%deleted_ones = select i1 %carry_1, i1 %p_s, i1 %Range1_all_ones" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 78 'select' 'deleted_ones' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 79 [1/1] (0.97ns)   --->   "%phitmp_demorgan = and i1 %carry_1, %Range1_all_ones" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 79 'and' 'phitmp_demorgan' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 80 [1/1] (0.99ns) (out node of the LUT)   --->   "%brmerge192_demorgan = and i1 %p_Result_6, %deleted_ones" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 80 'and' 'brmerge192_demorgan' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 11> <Delay = 3.65>
ST_16 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node brmerge2)   --->   "%deleted_zeros = select i1 %carry_1, i1 %Range1_all_ones, i1 %Range1_all_zeros" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 81 'select' 'deleted_zeros' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node brmerge2)   --->   "%p_not = xor i1 %deleted_zeros, true" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 82 'xor' 'p_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node brmerge2)   --->   "%brmerge = or i1 %p_Result_6, %p_not" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 83 'or' 'brmerge' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 84 [1/1] (0.97ns)   --->   "%tmp_s = xor i1 %p_Result_s, true" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 84 'xor' 'tmp_s' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node brmerge2)   --->   "%overflow = and i1 %brmerge, %tmp_s" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 85 'and' 'overflow' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%tmp1_demorgan = or i1 %phitmp_demorgan, %brmerge192_demorgan" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 86 'or' 'tmp1_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%tmp1 = xor i1 %tmp1_demorgan, true" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 87 'xor' 'tmp1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 88 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow = and i1 %p_Result_s, %tmp1" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 88 'and' 'underflow' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 89 [1/1] (0.99ns) (out node of the LUT)   --->   "%brmerge2 = or i1 %underflow, %overflow" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 89 'or' 'brmerge2' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node p_097_2)   --->   "%tmp2 = or i1 %brmerge192_demorgan, %tmp_s" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 90 'or' 'tmp2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node p_097_2)   --->   "%p_197_not = or i1 %tmp2, %phitmp_demorgan" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 91 'or' 'p_197_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 92 [1/1] (0.70ns) (out node of the LUT)   --->   "%p_mux = select i1 %brmerge2, i14 8191, i14 %p_Val2_2" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 92 'select' 'p_mux' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node p_097_2)   --->   "%p_3 = select i1 %underflow, i14 -8192, i14 %p_Val2_2" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 93 'select' 'p_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 94 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_097_2 = select i1 %p_197_not, i14 %p_mux, i14 %p_3" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 94 'select' 'p_097_2' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 17 <SV = 12> <Delay = 2.32>
ST_17 : Operation 95 [1/1] (0.00ns)   --->   "%res_V_addr = getelementptr [10 x i14]* %res_V, i64 0, i64 %tmp_8" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 95 'getelementptr' 'res_V_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 96 [1/1] (2.32ns)   --->   "store i14 %p_097_2, i14* %res_V_addr, align 2" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 96 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_17 : Operation 97 [1/1] (0.00ns)   --->   "br label %2" [firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', firmware/nnet_utils/nnet_activation.h:245) [8]  (1.77 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', firmware/nnet_utils/nnet_activation.h:245) [8]  (0 ns)
	'getelementptr' operation ('data_V_addr', firmware/nnet_utils/nnet_activation.h:247) [15]  (0 ns)
	'load' operation ('__Val2__', firmware/nnet_utils/nnet_activation.h:247) on array 'data_V' [16]  (2.32 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'load' operation ('__Val2__', firmware/nnet_utils/nnet_activation.h:247) on array 'data_V' [16]  (2.32 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('exp_table2_addr', firmware/nnet_utils/nnet_activation.h:248) [19]  (0 ns)
	'load' operation ('exp_table2_load', firmware/nnet_utils/nnet_activation.h:248) on array 'exp_table2' [20]  (3.25 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'load' operation ('exp_table2_load', firmware/nnet_utils/nnet_activation.h:248) on array 'exp_table2' [20]  (3.25 ns)

 <State 6>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('exp_res_V_addr', firmware/nnet_utils/nnet_activation.h:248) [21]  (0 ns)
	'store' operation (firmware/nnet_utils/nnet_activation.h:248) of variable 'exp_table2_load', firmware/nnet_utils/nnet_activation.h:248 on array 'exp_res.V', firmware/nnet_utils/nnet_activation.h:242 [22]  (2.32 ns)

 <State 7>: 3.96ns
The critical path consists of the following:
	'call' operation ('exp_sum.V', firmware/nnet_utils/nnet_activation.h:254) to 'reduce.2' [25]  (3.96 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('invert_table3_addr', firmware/nnet_utils/nnet_activation.h:256) [28]  (0 ns)
	'load' operation ('inv_exp_sum.V', firmware/nnet_utils/nnet_activation.h:256) on array 'invert_table3' [29]  (3.25 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'load' operation ('inv_exp_sum.V', firmware/nnet_utils/nnet_activation.h:256) on array 'invert_table3' [29]  (3.25 ns)

 <State 10>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', firmware/nnet_utils/nnet_activation.h:257) [33]  (0 ns)
	'getelementptr' operation ('exp_res_V_addr_1', firmware/nnet_utils/nnet_activation.h:259) [40]  (0 ns)
	'load' operation ('exp_res_V_load', firmware/nnet_utils/nnet_activation.h:259) on array 'exp_res.V', firmware/nnet_utils/nnet_activation.h:242 [41]  (2.32 ns)

 <State 11>: 2.32ns
The critical path consists of the following:
	'load' operation ('exp_res_V_load', firmware/nnet_utils/nnet_activation.h:259) on array 'exp_res.V', firmware/nnet_utils/nnet_activation.h:242 [41]  (2.32 ns)

 <State 12>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[43] ('r.V', firmware/nnet_utils/nnet_activation.h:259) [43]  (3.89 ns)

 <State 13>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[43] ('r.V', firmware/nnet_utils/nnet_activation.h:259) [43]  (3.89 ns)

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 3.78ns
The critical path consists of the following:
	'add' operation ('__Val2__', firmware/nnet_utils/nnet_activation.h:259) [49]  (1.81 ns)
	'xor' operation ('rev', firmware/nnet_utils/nnet_activation.h:259) [51]  (0 ns)
	'and' operation ('carry', firmware/nnet_utils/nnet_activation.h:259) [52]  (0.978 ns)
	'select' operation ('deleted_ones', firmware/nnet_utils/nnet_activation.h:259) [63]  (0 ns)
	'and' operation ('brmerge192_demorgan', firmware/nnet_utils/nnet_activation.h:259) [69]  (0.993 ns)

 <State 16>: 3.65ns
The critical path consists of the following:
	'xor' operation ('tmp_s', firmware/nnet_utils/nnet_activation.h:259) [67]  (0.978 ns)
	'and' operation ('overflow', firmware/nnet_utils/nnet_activation.h:259) [68]  (0 ns)
	'or' operation ('brmerge2', firmware/nnet_utils/nnet_activation.h:259) [73]  (0.993 ns)
	'select' operation ('p_mux', firmware/nnet_utils/nnet_activation.h:259) [76]  (0.702 ns)
	'select' operation ('p_097_2', firmware/nnet_utils/nnet_activation.h:259) [78]  (0.978 ns)

 <State 17>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('res_V_addr', firmware/nnet_utils/nnet_activation.h:259) [79]  (0 ns)
	'store' operation (firmware/nnet_utils/nnet_activation.h:259) of variable 'p_097_2', firmware/nnet_utils/nnet_activation.h:259 on array 'res_V' [80]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
