{"vcs1":{"timestamp_begin":1735306696.862001957, "rt":1.60, "ut":0.67, "st":0.27}}
{"vcselab":{"timestamp_begin":1735306698.547992822, "rt":0.99, "ut":0.27, "st":0.21}}
{"link":{"timestamp_begin":1735306699.621146696, "rt":0.40, "ut":0.16, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1735306696.126922141}
{"VCS_COMP_START_TIME": 1735306696.126922141}
{"VCS_COMP_END_TIME": 1735306701.694767564}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks +define+D12"}
{"vcs1": {"peak_mem": 332588}}
{"stitch_vcselab": {"peak_mem": 223368}}
