{"vcs1":{"timestamp_begin":1677639267.191813878, "rt":0.22, "ut":0.09, "st":0.04}}
{"vcselab":{"timestamp_begin":1677639267.426299051, "rt":0.17, "ut":0.08, "st":0.02}}
{"link":{"timestamp_begin":1677639267.605668694, "rt":0.18, "ut":0.07, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1677639267.092407446}
{"VCS_COMP_START_TIME": 1677639267.092407446}
{"VCS_COMP_END_TIME": 1677639267.811605841}
{"VCS_USER_OPTIONS": "-nc -sverilog tb.sv 01_struc.sv"}
{"vcs1": {"peak_mem": 336300}}
{"stitch_vcselab": {"peak_mem": 222556}}
