# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../H6.srcs/sources_1/imports/Project/mult_accurate.vhd" \
"../../../../H6.srcs/sources_1/imports/Project/mult_approx_a8.vhd" \
"../../../../H6.srcs/sources_1/imports/Project/mult_approx_d4.vhd" \
"../../../../H6.srcs/sources_1/imports/Project/mult_approx_o4.vhd" \
"../../../../H6.srcs/sources_1/imports/Project/mult_mod_16_AccAccAccAcc_AccAccAccAcc_a8_dAccod.vhd" \
"../../../../H6.srcs/sources_1/imports/Project/mult_mod_8_AccAccAccAcc.vhd" \
"../../../../H6.srcs/sources_1/imports/Project/mult_mod_8_dAccod.vhd" \

# Do not sort compile order
nosort
