ENTITY dec IS
    PORT (
	e : in std_logic_vector (4 downto 0) ; 
	d : inout std_logic_vector (9 downto 0)
    ) ;
END dec ;
