<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step7\impl\gwsynthesis\tangnano20k_vdp_cartridge.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step7\src\tangnano20k_vdp_cartridge.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.02 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Aug 25 23:02:10 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>13094</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>6544</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>4</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>4</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk14m</td>
<td>Base</td>
<td>69.842</td>
<td>14.318
<td>0.000</td>
<td>34.921</td>
<td></td>
<td></td>
<td>clk14m_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>4.656</td>
<td>214.770
<td>0.000</td>
<td>2.328</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>4.656</td>
<td>214.770
<td>0.000</td>
<td>2.328</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>9.312</td>
<td>107.385
<td>0.000</td>
<td>4.656</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>13.968</td>
<td>71.590
<td>0.000</td>
<td>6.984</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>6</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>11.640</td>
<td>85.908
<td>0.000</td>
<td>5.820</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll2/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>7</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>11.640</td>
<td>85.908
<td>5.820</td>
<td>0.000</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll2/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>8</td>
<td>u_pll2/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>23.281</td>
<td>42.954
<td>0.000</td>
<td>11.640</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll2/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>9</td>
<td>u_pll2/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>34.921</td>
<td>28.636
<td>0.000</td>
<td>17.461</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll2/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>10</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>23.281</td>
<td>42.954
<td>0.000</td>
<td>11.640</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>85.908(MHz)</td>
<td>102.411(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>42.954(MHz)</td>
<td>127.566(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk14m!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll2/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll2/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll2/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk14m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk14m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.876</td>
<td>u_v9958/u_command/ff_cache_vram_address_2_s0/Q</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_4_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>9.729</td>
</tr>
<tr>
<td>2</td>
<td>1.889</td>
<td>u_v9958/u_video_out/w_display_b_15_s2/DOUT[9]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0/D</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>6.179</td>
</tr>
<tr>
<td>3</td>
<td>1.897</td>
<td>u_v9958/u_command/u_cache/ff_cache3_address_4_s0/Q</td>
<td>u_v9958/u_command/u_cache/ff_cache1_data_en_s1/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>9.708</td>
</tr>
<tr>
<td>4</td>
<td>2.006</td>
<td>u_v9958/u_command/u_cache/ff_cache3_address_4_s0/Q</td>
<td>u_v9958/u_command/u_cache/ff_cache2_data_mask_3_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>9.599</td>
</tr>
<tr>
<td>5</td>
<td>2.007</td>
<td>u_v9958/u_command/u_cache/ff_cache3_address_4_s0/Q</td>
<td>u_v9958/u_command/u_cache/ff_cache0_data_mask_0_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>9.599</td>
</tr>
<tr>
<td>6</td>
<td>2.047</td>
<td>u_v9958/u_command/ff_cache_vram_address_2_s0/Q</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_6_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>9.558</td>
</tr>
<tr>
<td>7</td>
<td>2.072</td>
<td>u_sdram/ff_main_state_0_s0/Q</td>
<td>u_sdram/ff_sdr_read_data_29_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
<td>5.820</td>
<td>0.002</td>
<td>3.676</td>
</tr>
<tr>
<td>8</td>
<td>2.072</td>
<td>u_sdram/ff_main_state_0_s0/Q</td>
<td>u_sdram/ff_sdr_read_data_31_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
<td>5.820</td>
<td>0.002</td>
<td>3.676</td>
</tr>
<tr>
<td>9</td>
<td>2.080</td>
<td>u_v9958/u_command/u_cache/ff_cache3_address_4_s0/Q</td>
<td>u_v9958/u_command/u_cache/ff_cache0_address_4_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>9.525</td>
</tr>
<tr>
<td>10</td>
<td>2.085</td>
<td>u_v9958/u_command/ff_cache_vram_address_2_s0/Q</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_8_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>9.520</td>
</tr>
<tr>
<td>11</td>
<td>2.092</td>
<td>u_v9958/u_command/ff_cache_vram_address_2_s0/Q</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_3_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>9.514</td>
</tr>
<tr>
<td>12</td>
<td>2.092</td>
<td>u_v9958/u_command/u_cache/ff_cache3_address_4_s0/Q</td>
<td>u_v9958/u_command/u_cache/ff_cache2_address_5_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>9.514</td>
</tr>
<tr>
<td>13</td>
<td>2.133</td>
<td>u_v9958/u_video_out/w_display_r_15_s2/DOUT[8]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0/D</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>5.934</td>
</tr>
<tr>
<td>14</td>
<td>2.186</td>
<td>u_v9958/u_command/ff_cache_vram_address_2_s0/Q</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_13_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>9.419</td>
</tr>
<tr>
<td>15</td>
<td>2.186</td>
<td>u_v9958/u_command/ff_cache_vram_address_2_s0/Q</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_14_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>9.419</td>
</tr>
<tr>
<td>16</td>
<td>2.186</td>
<td>u_v9958/u_command/ff_cache_vram_address_2_s0/Q</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_5_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>9.419</td>
</tr>
<tr>
<td>17</td>
<td>2.186</td>
<td>u_v9958/u_command/ff_cache_vram_address_2_s0/Q</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_12_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>9.419</td>
</tr>
<tr>
<td>18</td>
<td>2.189</td>
<td>u_v9958/u_command/ff_cache_vram_address_2_s0/Q</td>
<td>u_v9958/u_command/u_cache/ff_vram_data_mask_3_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>9.416</td>
</tr>
<tr>
<td>19</td>
<td>2.189</td>
<td>u_v9958/u_command/ff_cache_vram_address_2_s0/Q</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_7_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>9.416</td>
</tr>
<tr>
<td>20</td>
<td>2.193</td>
<td>u_v9958/u_command/ff_cache_vram_address_2_s0/Q</td>
<td>u_v9958/u_command/u_cache/ff_vram_data_mask_2_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>9.413</td>
</tr>
<tr>
<td>21</td>
<td>2.205</td>
<td>u_v9958/u_command/u_cache/ff_cache3_address_4_s0/Q</td>
<td>u_v9958/u_command/u_cache/ff_cache2_address_4_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>9.400</td>
</tr>
<tr>
<td>22</td>
<td>2.218</td>
<td>u_v9958/u_command/ff_cache_vram_address_2_s0/Q</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_2_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>9.387</td>
</tr>
<tr>
<td>23</td>
<td>2.249</td>
<td>u_v9958/u_command/u_cache/ff_cache3_address_4_s0/Q</td>
<td>u_v9958/u_command/u_cache/ff_cache0_address_6_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>9.357</td>
</tr>
<tr>
<td>24</td>
<td>2.259</td>
<td>u_sdram/ff_main_state_0_s0/Q</td>
<td>u_sdram/ff_sdr_read_data_24_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
<td>5.820</td>
<td>0.002</td>
<td>3.488</td>
</tr>
<tr>
<td>25</td>
<td>2.259</td>
<td>u_sdram/ff_main_state_0_s0/Q</td>
<td>u_sdram/ff_sdr_read_data_26_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
<td>5.820</td>
<td>0.002</td>
<td>3.488</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.316</td>
<td>u_v9958/u_video_out/ff_tap0_b_3_s0/Q</td>
<td>u_v9958/u_video_out/ff_tap1_b_0_s4/DI[3]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.326</td>
</tr>
<tr>
<td>2</td>
<td>0.329</td>
<td>u_v9958/u_color_palette/ff_palette_num_4_s1/Q</td>
<td>u_v9958/u_color_palette/ff_palette_num_1_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.340</td>
</tr>
<tr>
<td>3</td>
<td>0.329</td>
<td>u_v9958/u_color_palette/ff_palette_num_4_s1/Q</td>
<td>u_v9958/u_color_palette/ff_palette_num_2_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.340</td>
</tr>
<tr>
<td>4</td>
<td>0.329</td>
<td>u_v9958/u_color_palette/ff_palette_num_4_s1/Q</td>
<td>u_v9958/u_color_palette/ff_palette_num_3_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.340</td>
</tr>
<tr>
<td>5</td>
<td>0.333</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_7_s0/Q</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s/ADA[11]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.451</td>
</tr>
<tr>
<td>6</td>
<td>0.346</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_9_s0/Q</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/ADA[13]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.464</td>
</tr>
<tr>
<td>7</td>
<td>0.346</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_7_s0/Q</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/ADA[11]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.464</td>
</tr>
<tr>
<td>8</td>
<td>0.347</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_9_s0/Q</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s/ADA[13]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.465</td>
</tr>
<tr>
<td>9</td>
<td>0.347</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_8_s0/Q</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s/ADA[12]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.465</td>
</tr>
<tr>
<td>10</td>
<td>0.347</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_8_s0/Q</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/ADA[12]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.465</td>
</tr>
<tr>
<td>11</td>
<td>0.347</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_6_s0/Q</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s/ADA[10]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.465</td>
</tr>
<tr>
<td>12</td>
<td>0.347</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_2_s0/Q</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s/ADA[6]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.465</td>
</tr>
<tr>
<td>13</td>
<td>0.347</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_6_s0/Q</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/ADA[10]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.465</td>
</tr>
<tr>
<td>14</td>
<td>0.347</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_5_s0/Q</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/ADA[9]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.465</td>
</tr>
<tr>
<td>15</td>
<td>0.347</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_1_s0/Q</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/ADA[5]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.465</td>
</tr>
<tr>
<td>16</td>
<td>0.352</td>
<td>u_v9958/u_color_palette/ff_vdp_r_7_s0/Q</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s/DI[7]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.601</td>
</tr>
<tr>
<td>17</td>
<td>0.352</td>
<td>u_v9958/u_color_palette/ff_vdp_r_5_s0/Q</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s/DI[5]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.601</td>
</tr>
<tr>
<td>18</td>
<td>0.352</td>
<td>u_v9958/u_color_palette/ff_vdp_r_7_s0/Q</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s/DI[4]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.601</td>
</tr>
<tr>
<td>19</td>
<td>0.352</td>
<td>u_v9958/u_color_palette/ff_vdp_r_5_s0/Q</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s/DI[2]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.601</td>
</tr>
<tr>
<td>20</td>
<td>0.364</td>
<td>u_v9958/u_color_palette/ff_vdp_r_1_s0/Q</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s/DI[1]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.613</td>
</tr>
<tr>
<td>21</td>
<td>0.365</td>
<td>u_v9958/u_color_palette/ff_vdp_r_0_s0/Q</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s/DI[0]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.614</td>
</tr>
<tr>
<td>22</td>
<td>0.365</td>
<td>u_v9958/u_color_palette/ff_vdp_r_6_s0/Q</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s/DI[6]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.614</td>
</tr>
<tr>
<td>23</td>
<td>0.365</td>
<td>u_v9958/u_color_palette/ff_vdp_r_6_s0/Q</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s/DI[3]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.614</td>
</tr>
<tr>
<td>24</td>
<td>0.366</td>
<td>u_v9958/u_color_palette/ff_vdp_g_7_s0/Q</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s/DI[15]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.615</td>
</tr>
<tr>
<td>25</td>
<td>0.366</td>
<td>u_v9958/u_color_palette/ff_vdp_g_7_s0/Q</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s/DI[12]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.615</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-3.679</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk/RESET</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.328</td>
<td>2.157</td>
<td>3.662</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-3.679</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b/RESET</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.328</td>
<td>2.157</td>
<td>3.662</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-3.679</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g/RESET</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.328</td>
<td>2.157</td>
<td>3.662</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-3.679</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r/RESET</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.328</td>
<td>2.157</td>
<td>3.662</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-3.671</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r/RESET</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.328</td>
<td>2.151</td>
<td>3.662</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-3.671</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g/RESET</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.328</td>
<td>2.151</td>
<td>3.662</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-3.671</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b/RESET</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.328</td>
<td>2.151</td>
<td>3.662</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-3.671</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk/RESET</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.328</td>
<td>2.151</td>
<td>3.662</td>
</tr>
<tr>
<td>9</td>
<td>4.287</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r/RESET</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>3.662</td>
</tr>
<tr>
<td>10</td>
<td>4.287</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g/RESET</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>3.662</td>
</tr>
<tr>
<td>11</td>
<td>4.287</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b/RESET</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>3.662</td>
</tr>
<tr>
<td>12</td>
<td>4.287</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk/RESET</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>3.662</td>
</tr>
<tr>
<td>13</td>
<td>4.405</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/c0_d_s0/PRESET</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>3.662</td>
</tr>
<tr>
<td>14</td>
<td>4.405</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>3.662</td>
</tr>
<tr>
<td>15</td>
<td>4.405</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_0_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>3.662</td>
</tr>
<tr>
<td>16</td>
<td>4.405</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_1_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>3.662</td>
</tr>
<tr>
<td>17</td>
<td>4.405</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>3.662</td>
</tr>
<tr>
<td>18</td>
<td>4.405</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>3.662</td>
</tr>
<tr>
<td>19</td>
<td>4.405</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>3.662</td>
</tr>
<tr>
<td>20</td>
<td>4.405</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_5_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>3.662</td>
</tr>
<tr>
<td>21</td>
<td>4.405</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>3.662</td>
</tr>
<tr>
<td>22</td>
<td>4.405</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_7_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>3.662</td>
</tr>
<tr>
<td>23</td>
<td>4.405</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_8_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>3.662</td>
</tr>
<tr>
<td>24</td>
<td>4.405</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>3.662</td>
</tr>
<tr>
<td>25</td>
<td>4.405</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_1_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>3.662</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>2.331</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_debugger/ff_counter_25_s3/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.342</td>
</tr>
<tr>
<td>2</td>
<td>2.331</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_debugger/ff_blue_5_s1/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.342</td>
</tr>
<tr>
<td>3</td>
<td>2.331</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_debugger/ff_green_5_s1/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.342</td>
</tr>
<tr>
<td>4</td>
<td>2.331</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_debugger/ff_red_5_s1/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.342</td>
</tr>
<tr>
<td>5</td>
<td>2.331</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_debugger/ff_on_s1/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.342</td>
</tr>
<tr>
<td>6</td>
<td>2.331</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_debugger/ff_wr_s1/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.342</td>
</tr>
<tr>
<td>7</td>
<td>2.331</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_debugger/ff_counter_0_s1/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.342</td>
</tr>
<tr>
<td>8</td>
<td>2.331</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_debugger/ff_counter_1_s1/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.342</td>
</tr>
<tr>
<td>9</td>
<td>2.331</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_debugger/ff_counter_2_s1/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.342</td>
</tr>
<tr>
<td>10</td>
<td>2.331</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_debugger/ff_counter_3_s1/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.342</td>
</tr>
<tr>
<td>11</td>
<td>2.331</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_debugger/ff_counter_4_s1/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.342</td>
</tr>
<tr>
<td>12</td>
<td>2.331</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_debugger/ff_counter_5_s1/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.342</td>
</tr>
<tr>
<td>13</td>
<td>2.331</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_debugger/ff_counter_6_s1/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.342</td>
</tr>
<tr>
<td>14</td>
<td>2.331</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_debugger/ff_counter_7_s1/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.342</td>
</tr>
<tr>
<td>15</td>
<td>2.331</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_debugger/ff_counter_8_s1/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.342</td>
</tr>
<tr>
<td>16</td>
<td>2.331</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_debugger/ff_counter_9_s1/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.342</td>
</tr>
<tr>
<td>17</td>
<td>2.331</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_debugger/ff_counter_10_s1/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.342</td>
</tr>
<tr>
<td>18</td>
<td>2.331</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_debugger/ff_counter_11_s1/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.342</td>
</tr>
<tr>
<td>19</td>
<td>2.331</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_debugger/ff_counter_12_s1/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.342</td>
</tr>
<tr>
<td>20</td>
<td>2.331</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_debugger/ff_counter_13_s1/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.342</td>
</tr>
<tr>
<td>21</td>
<td>2.331</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_debugger/ff_counter_14_s1/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.342</td>
</tr>
<tr>
<td>22</td>
<td>2.331</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_debugger/ff_counter_15_s1/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.342</td>
</tr>
<tr>
<td>23</td>
<td>2.331</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_debugger/ff_counter_16_s1/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.342</td>
</tr>
<tr>
<td>24</td>
<td>2.331</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_debugger/ff_counter_17_s1/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.342</td>
</tr>
<tr>
<td>25</td>
<td>2.331</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_debugger/ff_counter_18_s1/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.342</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>u_sdram/ff_sdr_read_data_31_s0</td>
</tr>
<tr>
<td>2</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>u_sdram/ff_sdr_read_data_30_s0</td>
</tr>
<tr>
<td>3</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>u_sdram/ff_sdr_read_data_29_s0</td>
</tr>
<tr>
<td>4</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>u_sdram/ff_sdr_read_data_28_s0</td>
</tr>
<tr>
<td>5</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>u_sdram/ff_sdr_read_data_27_s0</td>
</tr>
<tr>
<td>6</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>u_sdram/ff_sdr_read_data_26_s0</td>
</tr>
<tr>
<td>7</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>u_sdram/ff_sdr_read_data_8_s0</td>
</tr>
<tr>
<td>8</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>u_sdram/ff_sdr_read_data_7_s0</td>
</tr>
<tr>
<td>9</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>u_sdram/ff_sdr_read_data_0_s0</td>
</tr>
<tr>
<td>10</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>u_sdram/ff_sdr_read_data_6_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.876</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_command/ff_cache_vram_address_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_address_2_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R27C31[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_cache_vram_address_2_s0/Q</td>
</tr>
<tr>
<td>7.918</td>
<td>1.582</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C45[0][A]</td>
<td>u_v9958/u_command/u_cache/n4_s0/I1</td>
</tr>
<tr>
<td>8.488</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C45[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n4_s0/COUT</td>
</tr>
<tr>
<td>8.488</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C45[0][B]</td>
<td>u_v9958/u_command/u_cache/n5_s0/CIN</td>
</tr>
<tr>
<td>8.523</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C45[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n5_s0/COUT</td>
</tr>
<tr>
<td>8.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C45[1][A]</td>
<td>u_v9958/u_command/u_cache/n6_s0/CIN</td>
</tr>
<tr>
<td>8.558</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C45[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n6_s0/COUT</td>
</tr>
<tr>
<td>8.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C45[1][B]</td>
<td>u_v9958/u_command/u_cache/n7_s0/CIN</td>
</tr>
<tr>
<td>8.593</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C45[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n7_s0/COUT</td>
</tr>
<tr>
<td>8.593</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C45[2][A]</td>
<td>u_v9958/u_command/u_cache/n8_s0/CIN</td>
</tr>
<tr>
<td>8.628</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C45[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n8_s0/COUT</td>
</tr>
<tr>
<td>8.628</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C45[2][B]</td>
<td>u_v9958/u_command/u_cache/n9_s0/CIN</td>
</tr>
<tr>
<td>8.664</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C45[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n9_s0/COUT</td>
</tr>
<tr>
<td>8.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C46[0][A]</td>
<td>u_v9958/u_command/u_cache/n10_s0/CIN</td>
</tr>
<tr>
<td>8.699</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n10_s0/COUT</td>
</tr>
<tr>
<td>8.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C46[0][B]</td>
<td>u_v9958/u_command/u_cache/n11_s0/CIN</td>
</tr>
<tr>
<td>8.734</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n11_s0/COUT</td>
</tr>
<tr>
<td>8.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C46[1][A]</td>
<td>u_v9958/u_command/u_cache/n12_s0/CIN</td>
</tr>
<tr>
<td>8.769</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n12_s0/COUT</td>
</tr>
<tr>
<td>8.769</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C46[1][B]</td>
<td>u_v9958/u_command/u_cache/n13_s0/CIN</td>
</tr>
<tr>
<td>8.804</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n13_s0/COUT</td>
</tr>
<tr>
<td>8.804</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C46[2][A]</td>
<td>u_v9958/u_command/u_cache/n14_s0/CIN</td>
</tr>
<tr>
<td>8.840</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n14_s0/COUT</td>
</tr>
<tr>
<td>8.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C46[2][B]</td>
<td>u_v9958/u_command/u_cache/n15_s0/CIN</td>
</tr>
<tr>
<td>8.875</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n15_s0/COUT</td>
</tr>
<tr>
<td>8.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[0][A]</td>
<td>u_v9958/u_command/u_cache/n16_s0/CIN</td>
</tr>
<tr>
<td>8.910</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C47[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n16_s0/COUT</td>
</tr>
<tr>
<td>8.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[0][B]</td>
<td>u_v9958/u_command/u_cache/n17_s0/CIN</td>
</tr>
<tr>
<td>8.945</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C47[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n17_s0/COUT</td>
</tr>
<tr>
<td>8.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[1][A]</td>
<td>u_v9958/u_command/u_cache/n18_s0/CIN</td>
</tr>
<tr>
<td>8.980</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R13C47[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n18_s0/COUT</td>
</tr>
<tr>
<td>10.161</td>
<td>1.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>u_v9958/u_command/u_cache/n6693_s8/I2</td>
</tr>
<tr>
<td>10.716</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n6693_s8/F</td>
</tr>
<tr>
<td>11.643</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C43[3][B]</td>
<td>u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s7/I3</td>
</tr>
<tr>
<td>12.213</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C43[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s7/F</td>
</tr>
<tr>
<td>12.214</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[3][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s6/I0</td>
</tr>
<tr>
<td>12.731</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R16C43[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s6/F</td>
</tr>
<tr>
<td>13.618</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[3][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_valid_s5/I0</td>
</tr>
<tr>
<td>13.989</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C40[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_valid_s5/F</td>
</tr>
<tr>
<td>14.393</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[1][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_16_s13/I2</td>
</tr>
<tr>
<td>14.720</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R18C38[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_address_16_s13/F</td>
</tr>
<tr>
<td>15.833</td>
<td>1.112</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/u_cache/ff_vram_address_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[1][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_4_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C27[1][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.403, 34.974%; route: 6.095, 62.641%; tC2Q: 0.232, 2.385%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.889</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.923</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_video_out/w_display_b_15_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>18</td>
<td>DSP_R37[3][A]</td>
<td>u_v9958/u_video_out/w_display_b_15_s2/CLK</td>
</tr>
<tr>
<td>17.966</td>
<td>0.223</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>DSP_R37[3][A]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/w_display_b_15_s2/DOUT[9]</td>
</tr>
<tr>
<td>18.876</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C37[3][B]</td>
<td>u_v9958/u_video_out/w_video_b_2_s0/I0</td>
</tr>
<tr>
<td>19.431</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R38C37[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_video_out/w_video_b_2_s0/F</td>
</tr>
<tr>
<td>20.096</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C39[3][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s10/I2</td>
</tr>
<tr>
<td>20.666</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R39C39[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s10/F</td>
</tr>
<tr>
<td>20.668</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C39[2][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s4/I3</td>
</tr>
<tr>
<td>21.185</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R39C39[2][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s4/F</td>
</tr>
<tr>
<td>22.088</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C42[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s9/I0</td>
</tr>
<tr>
<td>22.658</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C42[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s9/F</td>
</tr>
<tr>
<td>22.660</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C42[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s3/I3</td>
</tr>
<tr>
<td>23.230</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C42[2][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s3/F</td>
</tr>
<tr>
<td>23.374</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C42[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s0/I2</td>
</tr>
<tr>
<td>23.923</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C42[0][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s0/F</td>
</tr>
<tr>
<td>23.923</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C42[0][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C42[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C42[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.331, 53.908%; route: 2.625, 42.488%; tC2Q: 0.223, 3.604%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.897</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.812</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_command/u_cache/ff_cache3_address_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/u_cache/ff_cache1_data_en_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache3_address_4_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_command/u_cache/ff_cache3_address_4_s0/Q</td>
</tr>
<tr>
<td>7.965</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C41[1][A]</td>
<td>u_v9958/u_command/u_cache/n57_s0/I0</td>
</tr>
<tr>
<td>8.514</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n57_s0/COUT</td>
</tr>
<tr>
<td>8.514</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C41[1][B]</td>
<td>u_v9958/u_command/u_cache/n58_s0/CIN</td>
</tr>
<tr>
<td>8.549</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C41[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n58_s0/COUT</td>
</tr>
<tr>
<td>8.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C41[2][A]</td>
<td>u_v9958/u_command/u_cache/n59_s0/CIN</td>
</tr>
<tr>
<td>8.584</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C41[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n59_s0/COUT</td>
</tr>
<tr>
<td>8.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C41[2][B]</td>
<td>u_v9958/u_command/u_cache/n60_s0/CIN</td>
</tr>
<tr>
<td>8.620</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C41[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n60_s0/COUT</td>
</tr>
<tr>
<td>8.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C42[0][A]</td>
<td>u_v9958/u_command/u_cache/n61_s0/CIN</td>
</tr>
<tr>
<td>8.655</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C42[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n61_s0/COUT</td>
</tr>
<tr>
<td>8.655</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C42[0][B]</td>
<td>u_v9958/u_command/u_cache/n62_s0/CIN</td>
</tr>
<tr>
<td>8.690</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C42[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n62_s0/COUT</td>
</tr>
<tr>
<td>8.690</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C42[1][A]</td>
<td>u_v9958/u_command/u_cache/n63_s0/CIN</td>
</tr>
<tr>
<td>8.725</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C42[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n63_s0/COUT</td>
</tr>
<tr>
<td>8.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C42[1][B]</td>
<td>u_v9958/u_command/u_cache/n64_s0/CIN</td>
</tr>
<tr>
<td>8.760</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C42[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n64_s0/COUT</td>
</tr>
<tr>
<td>8.760</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C42[2][A]</td>
<td>u_v9958/u_command/u_cache/n65_s0/CIN</td>
</tr>
<tr>
<td>8.796</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C42[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n65_s0/COUT</td>
</tr>
<tr>
<td>8.796</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C42[2][B]</td>
<td>u_v9958/u_command/u_cache/n66_s0/CIN</td>
</tr>
<tr>
<td>8.831</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C42[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n66_s0/COUT</td>
</tr>
<tr>
<td>8.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C43[0][A]</td>
<td>u_v9958/u_command/u_cache/n67_s0/CIN</td>
</tr>
<tr>
<td>8.866</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C43[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n67_s0/COUT</td>
</tr>
<tr>
<td>8.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C43[0][B]</td>
<td>u_v9958/u_command/u_cache/n68_s0/CIN</td>
</tr>
<tr>
<td>8.901</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C43[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n68_s0/COUT</td>
</tr>
<tr>
<td>8.901</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C43[1][A]</td>
<td>u_v9958/u_command/u_cache/n69_s0/CIN</td>
</tr>
<tr>
<td>8.936</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C43[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n69_s0/COUT</td>
</tr>
<tr>
<td>10.104</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache1_already_read_s5/I0</td>
</tr>
<tr>
<td>10.659</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R16C39[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache1_already_read_s5/F</td>
</tr>
<tr>
<td>11.791</td>
<td>1.132</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C42[3][B]</td>
<td>u_v9958/u_command/u_cache/ff_cache0_data_en_s7/I2</td>
</tr>
<tr>
<td>12.244</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C42[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache0_data_en_s7/F</td>
</tr>
<tr>
<td>12.982</td>
<td>0.738</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C42[2][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache0_data_en_s9/I3</td>
</tr>
<tr>
<td>13.499</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C42[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache0_data_en_s9/F</td>
</tr>
<tr>
<td>14.463</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C41[0][B]</td>
<td>u_v9958/u_command/u_cache/ff_cache1_data_en_s4/I0</td>
</tr>
<tr>
<td>15.033</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C41[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache1_data_en_s4/F</td>
</tr>
<tr>
<td>15.205</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[2][B]</td>
<td>u_v9958/u_command/u_cache/ff_cache1_data_en_s3/I0</td>
</tr>
<tr>
<td>15.667</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C41[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache1_data_en_s3/F</td>
</tr>
<tr>
<td>15.812</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_command/u_cache/ff_cache1_data_en_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[1][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache1_data_en_s1/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C41[1][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache1_data_en_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.528, 36.345%; route: 5.948, 61.265%; tC2Q: 0.232, 2.390%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.006</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.703</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_command/u_cache/ff_cache3_address_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/u_cache/ff_cache2_data_mask_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache3_address_4_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_command/u_cache/ff_cache3_address_4_s0/Q</td>
</tr>
<tr>
<td>7.965</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C41[1][A]</td>
<td>u_v9958/u_command/u_cache/n57_s0/I0</td>
</tr>
<tr>
<td>8.514</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n57_s0/COUT</td>
</tr>
<tr>
<td>8.514</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C41[1][B]</td>
<td>u_v9958/u_command/u_cache/n58_s0/CIN</td>
</tr>
<tr>
<td>8.549</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C41[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n58_s0/COUT</td>
</tr>
<tr>
<td>8.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C41[2][A]</td>
<td>u_v9958/u_command/u_cache/n59_s0/CIN</td>
</tr>
<tr>
<td>8.584</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C41[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n59_s0/COUT</td>
</tr>
<tr>
<td>8.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C41[2][B]</td>
<td>u_v9958/u_command/u_cache/n60_s0/CIN</td>
</tr>
<tr>
<td>8.620</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C41[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n60_s0/COUT</td>
</tr>
<tr>
<td>8.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C42[0][A]</td>
<td>u_v9958/u_command/u_cache/n61_s0/CIN</td>
</tr>
<tr>
<td>8.655</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C42[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n61_s0/COUT</td>
</tr>
<tr>
<td>8.655</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C42[0][B]</td>
<td>u_v9958/u_command/u_cache/n62_s0/CIN</td>
</tr>
<tr>
<td>8.690</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C42[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n62_s0/COUT</td>
</tr>
<tr>
<td>8.690</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C42[1][A]</td>
<td>u_v9958/u_command/u_cache/n63_s0/CIN</td>
</tr>
<tr>
<td>8.725</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C42[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n63_s0/COUT</td>
</tr>
<tr>
<td>8.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C42[1][B]</td>
<td>u_v9958/u_command/u_cache/n64_s0/CIN</td>
</tr>
<tr>
<td>8.760</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C42[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n64_s0/COUT</td>
</tr>
<tr>
<td>8.760</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C42[2][A]</td>
<td>u_v9958/u_command/u_cache/n65_s0/CIN</td>
</tr>
<tr>
<td>8.796</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C42[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n65_s0/COUT</td>
</tr>
<tr>
<td>8.796</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C42[2][B]</td>
<td>u_v9958/u_command/u_cache/n66_s0/CIN</td>
</tr>
<tr>
<td>8.831</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C42[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n66_s0/COUT</td>
</tr>
<tr>
<td>8.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C43[0][A]</td>
<td>u_v9958/u_command/u_cache/n67_s0/CIN</td>
</tr>
<tr>
<td>8.866</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C43[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n67_s0/COUT</td>
</tr>
<tr>
<td>8.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C43[0][B]</td>
<td>u_v9958/u_command/u_cache/n68_s0/CIN</td>
</tr>
<tr>
<td>8.901</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C43[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n68_s0/COUT</td>
</tr>
<tr>
<td>8.901</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C43[1][A]</td>
<td>u_v9958/u_command/u_cache/n69_s0/CIN</td>
</tr>
<tr>
<td>8.936</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C43[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n69_s0/COUT</td>
</tr>
<tr>
<td>10.104</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache1_already_read_s5/I0</td>
</tr>
<tr>
<td>10.659</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R16C39[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache1_already_read_s5/F</td>
</tr>
<tr>
<td>11.162</td>
<td>0.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[3][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_wdata_31_s5/I0</td>
</tr>
<tr>
<td>11.615</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C40[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_wdata_31_s5/F</td>
</tr>
<tr>
<td>12.564</td>
<td>0.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C43[0][B]</td>
<td>u_v9958/u_command/u_cache/ff_cache2_address_16_s8/I1</td>
</tr>
<tr>
<td>13.113</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R22C43[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache2_address_16_s8/F</td>
</tr>
<tr>
<td>13.289</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C43[2][B]</td>
<td>u_v9958/u_command/u_cache/ff_cache2_data_mask_3_s8/I1</td>
</tr>
<tr>
<td>13.742</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R21C43[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache2_data_mask_3_s8/F</td>
</tr>
<tr>
<td>14.430</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C45[0][B]</td>
<td>u_v9958/u_command/u_cache/ff_cache2_data_mask_3_s7/I0</td>
</tr>
<tr>
<td>14.979</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C45[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache2_data_mask_3_s7/F</td>
</tr>
<tr>
<td>15.703</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_command/u_cache/ff_cache2_data_mask_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache2_data_mask_3_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache2_data_mask_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.530, 36.778%; route: 5.837, 60.805%; tC2Q: 0.232, 2.417%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.007</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.702</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_command/u_cache/ff_cache3_address_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/u_cache/ff_cache0_data_mask_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache3_address_4_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_command/u_cache/ff_cache3_address_4_s0/Q</td>
</tr>
<tr>
<td>7.965</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C41[1][A]</td>
<td>u_v9958/u_command/u_cache/n57_s0/I0</td>
</tr>
<tr>
<td>8.514</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n57_s0/COUT</td>
</tr>
<tr>
<td>8.514</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C41[1][B]</td>
<td>u_v9958/u_command/u_cache/n58_s0/CIN</td>
</tr>
<tr>
<td>8.549</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C41[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n58_s0/COUT</td>
</tr>
<tr>
<td>8.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C41[2][A]</td>
<td>u_v9958/u_command/u_cache/n59_s0/CIN</td>
</tr>
<tr>
<td>8.584</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C41[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n59_s0/COUT</td>
</tr>
<tr>
<td>8.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C41[2][B]</td>
<td>u_v9958/u_command/u_cache/n60_s0/CIN</td>
</tr>
<tr>
<td>8.620</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C41[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n60_s0/COUT</td>
</tr>
<tr>
<td>8.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C42[0][A]</td>
<td>u_v9958/u_command/u_cache/n61_s0/CIN</td>
</tr>
<tr>
<td>8.655</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C42[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n61_s0/COUT</td>
</tr>
<tr>
<td>8.655</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C42[0][B]</td>
<td>u_v9958/u_command/u_cache/n62_s0/CIN</td>
</tr>
<tr>
<td>8.690</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C42[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n62_s0/COUT</td>
</tr>
<tr>
<td>8.690</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C42[1][A]</td>
<td>u_v9958/u_command/u_cache/n63_s0/CIN</td>
</tr>
<tr>
<td>8.725</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C42[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n63_s0/COUT</td>
</tr>
<tr>
<td>8.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C42[1][B]</td>
<td>u_v9958/u_command/u_cache/n64_s0/CIN</td>
</tr>
<tr>
<td>8.760</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C42[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n64_s0/COUT</td>
</tr>
<tr>
<td>8.760</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C42[2][A]</td>
<td>u_v9958/u_command/u_cache/n65_s0/CIN</td>
</tr>
<tr>
<td>8.796</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C42[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n65_s0/COUT</td>
</tr>
<tr>
<td>8.796</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C42[2][B]</td>
<td>u_v9958/u_command/u_cache/n66_s0/CIN</td>
</tr>
<tr>
<td>8.831</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C42[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n66_s0/COUT</td>
</tr>
<tr>
<td>8.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C43[0][A]</td>
<td>u_v9958/u_command/u_cache/n67_s0/CIN</td>
</tr>
<tr>
<td>8.866</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C43[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n67_s0/COUT</td>
</tr>
<tr>
<td>8.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C43[0][B]</td>
<td>u_v9958/u_command/u_cache/n68_s0/CIN</td>
</tr>
<tr>
<td>8.901</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C43[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n68_s0/COUT</td>
</tr>
<tr>
<td>8.901</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C43[1][A]</td>
<td>u_v9958/u_command/u_cache/n69_s0/CIN</td>
</tr>
<tr>
<td>8.936</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C43[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n69_s0/COUT</td>
</tr>
<tr>
<td>10.104</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache1_already_read_s5/I0</td>
</tr>
<tr>
<td>10.659</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R16C39[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache1_already_read_s5/F</td>
</tr>
<tr>
<td>11.162</td>
<td>0.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[3][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_wdata_31_s5/I0</td>
</tr>
<tr>
<td>11.615</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C40[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_wdata_31_s5/F</td>
</tr>
<tr>
<td>12.389</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[1][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache0_address_15_s8/I1</td>
</tr>
<tr>
<td>12.842</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C34[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache0_address_15_s8/F</td>
</tr>
<tr>
<td>13.467</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C43[0][B]</td>
<td>u_v9958/u_command/u_cache/ff_cache0_data_mask_2_s8/I1</td>
</tr>
<tr>
<td>13.838</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C43[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache0_data_mask_2_s8/F</td>
</tr>
<tr>
<td>14.266</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C44[3][B]</td>
<td>u_v9958/u_command/u_cache/ff_cache0_data_mask_0_s5/I2</td>
</tr>
<tr>
<td>14.836</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C44[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache0_data_mask_0_s5/F</td>
</tr>
<tr>
<td>15.702</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_command/u_cache/ff_cache0_data_mask_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[1][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache0_data_mask_0_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C44[1][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache0_data_mask_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.373, 35.145%; route: 5.993, 62.438%; tC2Q: 0.232, 2.417%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.662</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_command/ff_cache_vram_address_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_address_2_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R27C31[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_cache_vram_address_2_s0/Q</td>
</tr>
<tr>
<td>7.918</td>
<td>1.582</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C45[0][A]</td>
<td>u_v9958/u_command/u_cache/n4_s0/I1</td>
</tr>
<tr>
<td>8.488</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C45[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n4_s0/COUT</td>
</tr>
<tr>
<td>8.488</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C45[0][B]</td>
<td>u_v9958/u_command/u_cache/n5_s0/CIN</td>
</tr>
<tr>
<td>8.523</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C45[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n5_s0/COUT</td>
</tr>
<tr>
<td>8.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C45[1][A]</td>
<td>u_v9958/u_command/u_cache/n6_s0/CIN</td>
</tr>
<tr>
<td>8.558</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C45[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n6_s0/COUT</td>
</tr>
<tr>
<td>8.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C45[1][B]</td>
<td>u_v9958/u_command/u_cache/n7_s0/CIN</td>
</tr>
<tr>
<td>8.593</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C45[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n7_s0/COUT</td>
</tr>
<tr>
<td>8.593</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C45[2][A]</td>
<td>u_v9958/u_command/u_cache/n8_s0/CIN</td>
</tr>
<tr>
<td>8.628</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C45[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n8_s0/COUT</td>
</tr>
<tr>
<td>8.628</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C45[2][B]</td>
<td>u_v9958/u_command/u_cache/n9_s0/CIN</td>
</tr>
<tr>
<td>8.664</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C45[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n9_s0/COUT</td>
</tr>
<tr>
<td>8.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C46[0][A]</td>
<td>u_v9958/u_command/u_cache/n10_s0/CIN</td>
</tr>
<tr>
<td>8.699</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n10_s0/COUT</td>
</tr>
<tr>
<td>8.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C46[0][B]</td>
<td>u_v9958/u_command/u_cache/n11_s0/CIN</td>
</tr>
<tr>
<td>8.734</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n11_s0/COUT</td>
</tr>
<tr>
<td>8.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C46[1][A]</td>
<td>u_v9958/u_command/u_cache/n12_s0/CIN</td>
</tr>
<tr>
<td>8.769</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n12_s0/COUT</td>
</tr>
<tr>
<td>8.769</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C46[1][B]</td>
<td>u_v9958/u_command/u_cache/n13_s0/CIN</td>
</tr>
<tr>
<td>8.804</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n13_s0/COUT</td>
</tr>
<tr>
<td>8.804</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C46[2][A]</td>
<td>u_v9958/u_command/u_cache/n14_s0/CIN</td>
</tr>
<tr>
<td>8.840</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n14_s0/COUT</td>
</tr>
<tr>
<td>8.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C46[2][B]</td>
<td>u_v9958/u_command/u_cache/n15_s0/CIN</td>
</tr>
<tr>
<td>8.875</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n15_s0/COUT</td>
</tr>
<tr>
<td>8.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[0][A]</td>
<td>u_v9958/u_command/u_cache/n16_s0/CIN</td>
</tr>
<tr>
<td>8.910</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C47[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n16_s0/COUT</td>
</tr>
<tr>
<td>8.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[0][B]</td>
<td>u_v9958/u_command/u_cache/n17_s0/CIN</td>
</tr>
<tr>
<td>8.945</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C47[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n17_s0/COUT</td>
</tr>
<tr>
<td>8.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[1][A]</td>
<td>u_v9958/u_command/u_cache/n18_s0/CIN</td>
</tr>
<tr>
<td>8.980</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R13C47[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n18_s0/COUT</td>
</tr>
<tr>
<td>10.161</td>
<td>1.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>u_v9958/u_command/u_cache/n6693_s8/I2</td>
</tr>
<tr>
<td>10.716</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n6693_s8/F</td>
</tr>
<tr>
<td>11.643</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C43[3][B]</td>
<td>u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s7/I3</td>
</tr>
<tr>
<td>12.213</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C43[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s7/F</td>
</tr>
<tr>
<td>12.214</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[3][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s6/I0</td>
</tr>
<tr>
<td>12.731</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R16C43[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s6/F</td>
</tr>
<tr>
<td>13.618</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[3][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_valid_s5/I0</td>
</tr>
<tr>
<td>13.989</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C40[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_valid_s5/F</td>
</tr>
<tr>
<td>14.393</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[1][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_16_s13/I2</td>
</tr>
<tr>
<td>14.720</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R18C38[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_address_16_s13/F</td>
</tr>
<tr>
<td>15.662</td>
<td>0.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_command/u_cache/ff_vram_address_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[0][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_6_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C28[0][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.403, 35.600%; route: 5.924, 61.972%; tC2Q: 0.232, 2.427%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.851</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_main_state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_sdr_read_data_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[2][A]</td>
<td>u_sdram/ff_main_state_0_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R12C20[2][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_main_state_0_s0/Q</td>
</tr>
<tr>
<td>6.776</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[3][A]</td>
<td>u_sdram/n810_s4/I0</td>
</tr>
<tr>
<td>7.331</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C22[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/n810_s4/F</td>
</tr>
<tr>
<td>7.745</td>
<td>0.414</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[1][B]</td>
<td>u_sdram/n810_s2/I2</td>
</tr>
<tr>
<td>8.294</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R11C22[1][B]</td>
<td style=" background: #97FFFF;">u_sdram/n810_s2/F</td>
</tr>
<tr>
<td>9.779</td>
<td>1.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[2][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_29_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>5.820</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>9.650</td>
<td>3.830</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>11.921</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[2][A]</td>
<td>u_sdram/ff_sdr_read_data_29_s0/CLK</td>
</tr>
<tr>
<td>11.886</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_sdr_read_data_29_s0</td>
</tr>
<tr>
<td>11.851</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C27[2][A]</td>
<td>u_sdram/ff_sdr_read_data_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.820</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.104, 30.037%; route: 2.340, 63.651%; tC2Q: 0.232, 6.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.851</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_main_state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_sdr_read_data_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[2][A]</td>
<td>u_sdram/ff_main_state_0_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R12C20[2][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_main_state_0_s0/Q</td>
</tr>
<tr>
<td>6.776</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[3][A]</td>
<td>u_sdram/n810_s4/I0</td>
</tr>
<tr>
<td>7.331</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C22[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/n810_s4/F</td>
</tr>
<tr>
<td>7.745</td>
<td>0.414</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[1][B]</td>
<td>u_sdram/n810_s2/I2</td>
</tr>
<tr>
<td>8.294</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R11C22[1][B]</td>
<td style=" background: #97FFFF;">u_sdram/n810_s2/F</td>
</tr>
<tr>
<td>9.779</td>
<td>1.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_31_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>5.820</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>9.650</td>
<td>3.830</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>11.921</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td>u_sdram/ff_sdr_read_data_31_s0/CLK</td>
</tr>
<tr>
<td>11.886</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_sdr_read_data_31_s0</td>
</tr>
<tr>
<td>11.851</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C27[1][A]</td>
<td>u_sdram/ff_sdr_read_data_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.820</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.104, 30.037%; route: 2.340, 63.651%; tC2Q: 0.232, 6.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.080</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.629</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_command/u_cache/ff_cache3_address_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/u_cache/ff_cache0_address_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache3_address_4_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_command/u_cache/ff_cache3_address_4_s0/Q</td>
</tr>
<tr>
<td>7.965</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C41[1][A]</td>
<td>u_v9958/u_command/u_cache/n57_s0/I0</td>
</tr>
<tr>
<td>8.514</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n57_s0/COUT</td>
</tr>
<tr>
<td>8.514</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C41[1][B]</td>
<td>u_v9958/u_command/u_cache/n58_s0/CIN</td>
</tr>
<tr>
<td>8.549</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C41[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n58_s0/COUT</td>
</tr>
<tr>
<td>8.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C41[2][A]</td>
<td>u_v9958/u_command/u_cache/n59_s0/CIN</td>
</tr>
<tr>
<td>8.584</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C41[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n59_s0/COUT</td>
</tr>
<tr>
<td>8.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C41[2][B]</td>
<td>u_v9958/u_command/u_cache/n60_s0/CIN</td>
</tr>
<tr>
<td>8.620</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C41[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n60_s0/COUT</td>
</tr>
<tr>
<td>8.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C42[0][A]</td>
<td>u_v9958/u_command/u_cache/n61_s0/CIN</td>
</tr>
<tr>
<td>8.655</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C42[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n61_s0/COUT</td>
</tr>
<tr>
<td>8.655</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C42[0][B]</td>
<td>u_v9958/u_command/u_cache/n62_s0/CIN</td>
</tr>
<tr>
<td>8.690</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C42[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n62_s0/COUT</td>
</tr>
<tr>
<td>8.690</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C42[1][A]</td>
<td>u_v9958/u_command/u_cache/n63_s0/CIN</td>
</tr>
<tr>
<td>8.725</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C42[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n63_s0/COUT</td>
</tr>
<tr>
<td>8.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C42[1][B]</td>
<td>u_v9958/u_command/u_cache/n64_s0/CIN</td>
</tr>
<tr>
<td>8.760</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C42[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n64_s0/COUT</td>
</tr>
<tr>
<td>8.760</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C42[2][A]</td>
<td>u_v9958/u_command/u_cache/n65_s0/CIN</td>
</tr>
<tr>
<td>8.796</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C42[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n65_s0/COUT</td>
</tr>
<tr>
<td>8.796</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C42[2][B]</td>
<td>u_v9958/u_command/u_cache/n66_s0/CIN</td>
</tr>
<tr>
<td>8.831</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C42[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n66_s0/COUT</td>
</tr>
<tr>
<td>8.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C43[0][A]</td>
<td>u_v9958/u_command/u_cache/n67_s0/CIN</td>
</tr>
<tr>
<td>8.866</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C43[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n67_s0/COUT</td>
</tr>
<tr>
<td>8.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C43[0][B]</td>
<td>u_v9958/u_command/u_cache/n68_s0/CIN</td>
</tr>
<tr>
<td>8.901</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C43[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n68_s0/COUT</td>
</tr>
<tr>
<td>8.901</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C43[1][A]</td>
<td>u_v9958/u_command/u_cache/n69_s0/CIN</td>
</tr>
<tr>
<td>8.936</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C43[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n69_s0/COUT</td>
</tr>
<tr>
<td>10.104</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache1_already_read_s5/I0</td>
</tr>
<tr>
<td>10.659</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R16C39[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache1_already_read_s5/F</td>
</tr>
<tr>
<td>11.162</td>
<td>0.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[3][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_wdata_31_s5/I0</td>
</tr>
<tr>
<td>11.615</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C40[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_wdata_31_s5/F</td>
</tr>
<tr>
<td>12.389</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[1][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache0_address_15_s8/I1</td>
</tr>
<tr>
<td>12.842</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C34[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache0_address_15_s8/F</td>
</tr>
<tr>
<td>13.467</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C43[3][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache0_address_15_s6/I2</td>
</tr>
<tr>
<td>13.838</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C43[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache0_address_15_s6/F</td>
</tr>
<tr>
<td>13.842</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C43[0][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache0_address_15_s5/I0</td>
</tr>
<tr>
<td>14.304</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>15</td>
<td>R14C43[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache0_address_15_s5/F</td>
</tr>
<tr>
<td>15.629</td>
<td>1.324</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_command/u_cache/ff_cache0_address_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[2][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache0_address_4_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C28[2][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache0_address_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.265, 34.282%; route: 6.028, 63.282%; tC2Q: 0.232, 2.436%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.623</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_command/ff_cache_vram_address_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_address_2_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R27C31[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_cache_vram_address_2_s0/Q</td>
</tr>
<tr>
<td>7.918</td>
<td>1.582</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C45[0][A]</td>
<td>u_v9958/u_command/u_cache/n4_s0/I1</td>
</tr>
<tr>
<td>8.488</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C45[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n4_s0/COUT</td>
</tr>
<tr>
<td>8.488</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C45[0][B]</td>
<td>u_v9958/u_command/u_cache/n5_s0/CIN</td>
</tr>
<tr>
<td>8.523</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C45[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n5_s0/COUT</td>
</tr>
<tr>
<td>8.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C45[1][A]</td>
<td>u_v9958/u_command/u_cache/n6_s0/CIN</td>
</tr>
<tr>
<td>8.558</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C45[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n6_s0/COUT</td>
</tr>
<tr>
<td>8.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C45[1][B]</td>
<td>u_v9958/u_command/u_cache/n7_s0/CIN</td>
</tr>
<tr>
<td>8.593</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C45[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n7_s0/COUT</td>
</tr>
<tr>
<td>8.593</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C45[2][A]</td>
<td>u_v9958/u_command/u_cache/n8_s0/CIN</td>
</tr>
<tr>
<td>8.628</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C45[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n8_s0/COUT</td>
</tr>
<tr>
<td>8.628</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C45[2][B]</td>
<td>u_v9958/u_command/u_cache/n9_s0/CIN</td>
</tr>
<tr>
<td>8.664</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C45[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n9_s0/COUT</td>
</tr>
<tr>
<td>8.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C46[0][A]</td>
<td>u_v9958/u_command/u_cache/n10_s0/CIN</td>
</tr>
<tr>
<td>8.699</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n10_s0/COUT</td>
</tr>
<tr>
<td>8.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C46[0][B]</td>
<td>u_v9958/u_command/u_cache/n11_s0/CIN</td>
</tr>
<tr>
<td>8.734</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n11_s0/COUT</td>
</tr>
<tr>
<td>8.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C46[1][A]</td>
<td>u_v9958/u_command/u_cache/n12_s0/CIN</td>
</tr>
<tr>
<td>8.769</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n12_s0/COUT</td>
</tr>
<tr>
<td>8.769</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C46[1][B]</td>
<td>u_v9958/u_command/u_cache/n13_s0/CIN</td>
</tr>
<tr>
<td>8.804</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n13_s0/COUT</td>
</tr>
<tr>
<td>8.804</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C46[2][A]</td>
<td>u_v9958/u_command/u_cache/n14_s0/CIN</td>
</tr>
<tr>
<td>8.840</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n14_s0/COUT</td>
</tr>
<tr>
<td>8.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C46[2][B]</td>
<td>u_v9958/u_command/u_cache/n15_s0/CIN</td>
</tr>
<tr>
<td>8.875</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n15_s0/COUT</td>
</tr>
<tr>
<td>8.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[0][A]</td>
<td>u_v9958/u_command/u_cache/n16_s0/CIN</td>
</tr>
<tr>
<td>8.910</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C47[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n16_s0/COUT</td>
</tr>
<tr>
<td>8.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[0][B]</td>
<td>u_v9958/u_command/u_cache/n17_s0/CIN</td>
</tr>
<tr>
<td>8.945</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C47[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n17_s0/COUT</td>
</tr>
<tr>
<td>8.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[1][A]</td>
<td>u_v9958/u_command/u_cache/n18_s0/CIN</td>
</tr>
<tr>
<td>8.980</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R13C47[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n18_s0/COUT</td>
</tr>
<tr>
<td>10.161</td>
<td>1.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>u_v9958/u_command/u_cache/n6693_s8/I2</td>
</tr>
<tr>
<td>10.716</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n6693_s8/F</td>
</tr>
<tr>
<td>11.643</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C43[3][B]</td>
<td>u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s7/I3</td>
</tr>
<tr>
<td>12.213</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C43[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s7/F</td>
</tr>
<tr>
<td>12.214</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[3][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s6/I0</td>
</tr>
<tr>
<td>12.731</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R16C43[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s6/F</td>
</tr>
<tr>
<td>13.618</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[3][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_valid_s5/I0</td>
</tr>
<tr>
<td>13.989</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C40[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_valid_s5/F</td>
</tr>
<tr>
<td>14.393</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[1][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_16_s13/I2</td>
</tr>
<tr>
<td>14.720</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R18C38[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_address_16_s13/F</td>
</tr>
<tr>
<td>15.623</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_command/u_cache/ff_vram_address_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[2][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_8_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C45[2][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.403, 35.743%; route: 5.885, 61.820%; tC2Q: 0.232, 2.437%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.092</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.617</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_command/ff_cache_vram_address_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_address_2_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R27C31[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_cache_vram_address_2_s0/Q</td>
</tr>
<tr>
<td>7.918</td>
<td>1.582</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C45[0][A]</td>
<td>u_v9958/u_command/u_cache/n4_s0/I1</td>
</tr>
<tr>
<td>8.488</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C45[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n4_s0/COUT</td>
</tr>
<tr>
<td>8.488</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C45[0][B]</td>
<td>u_v9958/u_command/u_cache/n5_s0/CIN</td>
</tr>
<tr>
<td>8.523</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C45[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n5_s0/COUT</td>
</tr>
<tr>
<td>8.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C45[1][A]</td>
<td>u_v9958/u_command/u_cache/n6_s0/CIN</td>
</tr>
<tr>
<td>8.558</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C45[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n6_s0/COUT</td>
</tr>
<tr>
<td>8.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C45[1][B]</td>
<td>u_v9958/u_command/u_cache/n7_s0/CIN</td>
</tr>
<tr>
<td>8.593</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C45[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n7_s0/COUT</td>
</tr>
<tr>
<td>8.593</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C45[2][A]</td>
<td>u_v9958/u_command/u_cache/n8_s0/CIN</td>
</tr>
<tr>
<td>8.628</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C45[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n8_s0/COUT</td>
</tr>
<tr>
<td>8.628</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C45[2][B]</td>
<td>u_v9958/u_command/u_cache/n9_s0/CIN</td>
</tr>
<tr>
<td>8.664</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C45[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n9_s0/COUT</td>
</tr>
<tr>
<td>8.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C46[0][A]</td>
<td>u_v9958/u_command/u_cache/n10_s0/CIN</td>
</tr>
<tr>
<td>8.699</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n10_s0/COUT</td>
</tr>
<tr>
<td>8.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C46[0][B]</td>
<td>u_v9958/u_command/u_cache/n11_s0/CIN</td>
</tr>
<tr>
<td>8.734</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n11_s0/COUT</td>
</tr>
<tr>
<td>8.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C46[1][A]</td>
<td>u_v9958/u_command/u_cache/n12_s0/CIN</td>
</tr>
<tr>
<td>8.769</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n12_s0/COUT</td>
</tr>
<tr>
<td>8.769</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C46[1][B]</td>
<td>u_v9958/u_command/u_cache/n13_s0/CIN</td>
</tr>
<tr>
<td>8.804</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n13_s0/COUT</td>
</tr>
<tr>
<td>8.804</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C46[2][A]</td>
<td>u_v9958/u_command/u_cache/n14_s0/CIN</td>
</tr>
<tr>
<td>8.840</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n14_s0/COUT</td>
</tr>
<tr>
<td>8.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C46[2][B]</td>
<td>u_v9958/u_command/u_cache/n15_s0/CIN</td>
</tr>
<tr>
<td>8.875</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n15_s0/COUT</td>
</tr>
<tr>
<td>8.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[0][A]</td>
<td>u_v9958/u_command/u_cache/n16_s0/CIN</td>
</tr>
<tr>
<td>8.910</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C47[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n16_s0/COUT</td>
</tr>
<tr>
<td>8.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[0][B]</td>
<td>u_v9958/u_command/u_cache/n17_s0/CIN</td>
</tr>
<tr>
<td>8.945</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C47[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n17_s0/COUT</td>
</tr>
<tr>
<td>8.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[1][A]</td>
<td>u_v9958/u_command/u_cache/n18_s0/CIN</td>
</tr>
<tr>
<td>8.980</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R13C47[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n18_s0/COUT</td>
</tr>
<tr>
<td>10.161</td>
<td>1.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>u_v9958/u_command/u_cache/n6693_s8/I2</td>
</tr>
<tr>
<td>10.716</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n6693_s8/F</td>
</tr>
<tr>
<td>11.643</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C43[3][B]</td>
<td>u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s7/I3</td>
</tr>
<tr>
<td>12.213</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C43[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s7/F</td>
</tr>
<tr>
<td>12.214</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[3][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s6/I0</td>
</tr>
<tr>
<td>12.731</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R16C43[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s6/F</td>
</tr>
<tr>
<td>13.618</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[3][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_valid_s5/I0</td>
</tr>
<tr>
<td>13.989</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C40[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_valid_s5/F</td>
</tr>
<tr>
<td>14.393</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[1][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_16_s13/I2</td>
</tr>
<tr>
<td>14.720</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R18C38[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_address_16_s13/F</td>
</tr>
<tr>
<td>15.617</td>
<td>0.897</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/u_cache/ff_vram_address_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[0][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_3_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C29[0][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.403, 35.767%; route: 5.879, 61.794%; tC2Q: 0.232, 2.439%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.092</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.617</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_command/u_cache/ff_cache3_address_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/u_cache/ff_cache2_address_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache3_address_4_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_command/u_cache/ff_cache3_address_4_s0/Q</td>
</tr>
<tr>
<td>7.965</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C41[1][A]</td>
<td>u_v9958/u_command/u_cache/n57_s0/I0</td>
</tr>
<tr>
<td>8.514</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n57_s0/COUT</td>
</tr>
<tr>
<td>8.514</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C41[1][B]</td>
<td>u_v9958/u_command/u_cache/n58_s0/CIN</td>
</tr>
<tr>
<td>8.549</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C41[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n58_s0/COUT</td>
</tr>
<tr>
<td>8.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C41[2][A]</td>
<td>u_v9958/u_command/u_cache/n59_s0/CIN</td>
</tr>
<tr>
<td>8.584</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C41[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n59_s0/COUT</td>
</tr>
<tr>
<td>8.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C41[2][B]</td>
<td>u_v9958/u_command/u_cache/n60_s0/CIN</td>
</tr>
<tr>
<td>8.620</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C41[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n60_s0/COUT</td>
</tr>
<tr>
<td>8.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C42[0][A]</td>
<td>u_v9958/u_command/u_cache/n61_s0/CIN</td>
</tr>
<tr>
<td>8.655</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C42[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n61_s0/COUT</td>
</tr>
<tr>
<td>8.655</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C42[0][B]</td>
<td>u_v9958/u_command/u_cache/n62_s0/CIN</td>
</tr>
<tr>
<td>8.690</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C42[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n62_s0/COUT</td>
</tr>
<tr>
<td>8.690</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C42[1][A]</td>
<td>u_v9958/u_command/u_cache/n63_s0/CIN</td>
</tr>
<tr>
<td>8.725</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C42[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n63_s0/COUT</td>
</tr>
<tr>
<td>8.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C42[1][B]</td>
<td>u_v9958/u_command/u_cache/n64_s0/CIN</td>
</tr>
<tr>
<td>8.760</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C42[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n64_s0/COUT</td>
</tr>
<tr>
<td>8.760</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C42[2][A]</td>
<td>u_v9958/u_command/u_cache/n65_s0/CIN</td>
</tr>
<tr>
<td>8.796</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C42[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n65_s0/COUT</td>
</tr>
<tr>
<td>8.796</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C42[2][B]</td>
<td>u_v9958/u_command/u_cache/n66_s0/CIN</td>
</tr>
<tr>
<td>8.831</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C42[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n66_s0/COUT</td>
</tr>
<tr>
<td>8.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C43[0][A]</td>
<td>u_v9958/u_command/u_cache/n67_s0/CIN</td>
</tr>
<tr>
<td>8.866</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C43[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n67_s0/COUT</td>
</tr>
<tr>
<td>8.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C43[0][B]</td>
<td>u_v9958/u_command/u_cache/n68_s0/CIN</td>
</tr>
<tr>
<td>8.901</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C43[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n68_s0/COUT</td>
</tr>
<tr>
<td>8.901</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C43[1][A]</td>
<td>u_v9958/u_command/u_cache/n69_s0/CIN</td>
</tr>
<tr>
<td>8.936</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C43[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n69_s0/COUT</td>
</tr>
<tr>
<td>10.104</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache1_already_read_s5/I0</td>
</tr>
<tr>
<td>10.659</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R16C39[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache1_already_read_s5/F</td>
</tr>
<tr>
<td>11.162</td>
<td>0.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[3][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_wdata_31_s5/I0</td>
</tr>
<tr>
<td>11.615</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C40[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_wdata_31_s5/F</td>
</tr>
<tr>
<td>12.564</td>
<td>0.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C43[0][B]</td>
<td>u_v9958/u_command/u_cache/ff_cache2_address_16_s8/I1</td>
</tr>
<tr>
<td>13.113</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R22C43[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache2_address_16_s8/F</td>
</tr>
<tr>
<td>13.289</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C43[3][B]</td>
<td>u_v9958/u_command/u_cache/ff_cache2_address_16_s6/I2</td>
</tr>
<tr>
<td>13.751</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C43[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache2_address_16_s6/F</td>
</tr>
<tr>
<td>13.923</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[3][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache2_address_16_s5/I0</td>
</tr>
<tr>
<td>14.493</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R20C43[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache2_address_16_s5/F</td>
</tr>
<tr>
<td>15.617</td>
<td>1.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_command/u_cache/ff_cache2_address_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28[1][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache2_address_5_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C28[1][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache2_address_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.560, 37.424%; route: 5.721, 60.138%; tC2Q: 0.232, 2.439%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.133</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.678</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_video_out/w_display_r_15_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>18</td>
<td>DSP_R37[3][A]</td>
<td>u_v9958/u_video_out/w_display_r_15_s2/CLK</td>
</tr>
<tr>
<td>17.966</td>
<td>0.223</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>DSP_R37[3][A]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/w_display_r_15_s2/DOUT[8]</td>
</tr>
<tr>
<td>18.865</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C33[3][B]</td>
<td>u_v9958/u_video_out/w_video_r_1_s0/I0</td>
</tr>
<tr>
<td>19.420</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R40C33[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_video_out/w_video_r_1_s0/F</td>
</tr>
<tr>
<td>20.356</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C42[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s9/I1</td>
</tr>
<tr>
<td>20.905</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R43C42[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s9/F</td>
</tr>
<tr>
<td>20.907</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C42[3][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s6/I1</td>
</tr>
<tr>
<td>21.369</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C42[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s6/F</td>
</tr>
<tr>
<td>21.372</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C42[2][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s10/I3</td>
</tr>
<tr>
<td>21.921</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C42[2][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s10/F</td>
</tr>
<tr>
<td>21.922</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C42[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s3/I1</td>
</tr>
<tr>
<td>22.439</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R43C42[2][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s3/F</td>
</tr>
<tr>
<td>22.841</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C43[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s1/I3</td>
</tr>
<tr>
<td>23.212</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C43[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s1/F</td>
</tr>
<tr>
<td>23.216</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C43[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s0/I1</td>
</tr>
<tr>
<td>23.678</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C43[0][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s0/F</td>
</tr>
<tr>
<td>23.678</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C43[0][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C43[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C43[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.465, 58.390%; route: 2.247, 37.858%; tC2Q: 0.223, 3.752%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.186</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_command/ff_cache_vram_address_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_address_2_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R27C31[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_cache_vram_address_2_s0/Q</td>
</tr>
<tr>
<td>7.918</td>
<td>1.582</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C45[0][A]</td>
<td>u_v9958/u_command/u_cache/n4_s0/I1</td>
</tr>
<tr>
<td>8.488</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C45[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n4_s0/COUT</td>
</tr>
<tr>
<td>8.488</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C45[0][B]</td>
<td>u_v9958/u_command/u_cache/n5_s0/CIN</td>
</tr>
<tr>
<td>8.523</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C45[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n5_s0/COUT</td>
</tr>
<tr>
<td>8.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C45[1][A]</td>
<td>u_v9958/u_command/u_cache/n6_s0/CIN</td>
</tr>
<tr>
<td>8.558</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C45[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n6_s0/COUT</td>
</tr>
<tr>
<td>8.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C45[1][B]</td>
<td>u_v9958/u_command/u_cache/n7_s0/CIN</td>
</tr>
<tr>
<td>8.593</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C45[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n7_s0/COUT</td>
</tr>
<tr>
<td>8.593</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C45[2][A]</td>
<td>u_v9958/u_command/u_cache/n8_s0/CIN</td>
</tr>
<tr>
<td>8.628</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C45[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n8_s0/COUT</td>
</tr>
<tr>
<td>8.628</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C45[2][B]</td>
<td>u_v9958/u_command/u_cache/n9_s0/CIN</td>
</tr>
<tr>
<td>8.664</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C45[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n9_s0/COUT</td>
</tr>
<tr>
<td>8.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C46[0][A]</td>
<td>u_v9958/u_command/u_cache/n10_s0/CIN</td>
</tr>
<tr>
<td>8.699</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n10_s0/COUT</td>
</tr>
<tr>
<td>8.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C46[0][B]</td>
<td>u_v9958/u_command/u_cache/n11_s0/CIN</td>
</tr>
<tr>
<td>8.734</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n11_s0/COUT</td>
</tr>
<tr>
<td>8.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C46[1][A]</td>
<td>u_v9958/u_command/u_cache/n12_s0/CIN</td>
</tr>
<tr>
<td>8.769</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n12_s0/COUT</td>
</tr>
<tr>
<td>8.769</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C46[1][B]</td>
<td>u_v9958/u_command/u_cache/n13_s0/CIN</td>
</tr>
<tr>
<td>8.804</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n13_s0/COUT</td>
</tr>
<tr>
<td>8.804</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C46[2][A]</td>
<td>u_v9958/u_command/u_cache/n14_s0/CIN</td>
</tr>
<tr>
<td>8.840</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n14_s0/COUT</td>
</tr>
<tr>
<td>8.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C46[2][B]</td>
<td>u_v9958/u_command/u_cache/n15_s0/CIN</td>
</tr>
<tr>
<td>8.875</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n15_s0/COUT</td>
</tr>
<tr>
<td>8.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[0][A]</td>
<td>u_v9958/u_command/u_cache/n16_s0/CIN</td>
</tr>
<tr>
<td>8.910</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C47[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n16_s0/COUT</td>
</tr>
<tr>
<td>8.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[0][B]</td>
<td>u_v9958/u_command/u_cache/n17_s0/CIN</td>
</tr>
<tr>
<td>8.945</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C47[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n17_s0/COUT</td>
</tr>
<tr>
<td>8.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[1][A]</td>
<td>u_v9958/u_command/u_cache/n18_s0/CIN</td>
</tr>
<tr>
<td>8.980</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R13C47[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n18_s0/COUT</td>
</tr>
<tr>
<td>10.161</td>
<td>1.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>u_v9958/u_command/u_cache/n6693_s8/I2</td>
</tr>
<tr>
<td>10.716</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n6693_s8/F</td>
</tr>
<tr>
<td>11.643</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C43[3][B]</td>
<td>u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s7/I3</td>
</tr>
<tr>
<td>12.213</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C43[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s7/F</td>
</tr>
<tr>
<td>12.214</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[3][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s6/I0</td>
</tr>
<tr>
<td>12.731</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R16C43[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s6/F</td>
</tr>
<tr>
<td>13.618</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[3][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_valid_s5/I0</td>
</tr>
<tr>
<td>13.989</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C40[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_valid_s5/F</td>
</tr>
<tr>
<td>14.393</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[1][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_16_s13/I2</td>
</tr>
<tr>
<td>14.720</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R18C38[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_address_16_s13/F</td>
</tr>
<tr>
<td>15.523</td>
<td>0.802</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C31[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/u_cache/ff_vram_address_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C31[0][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_13_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C31[0][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.403, 36.127%; route: 5.784, 61.410%; tC2Q: 0.232, 2.463%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.186</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_command/ff_cache_vram_address_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_address_2_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R27C31[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_cache_vram_address_2_s0/Q</td>
</tr>
<tr>
<td>7.918</td>
<td>1.582</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C45[0][A]</td>
<td>u_v9958/u_command/u_cache/n4_s0/I1</td>
</tr>
<tr>
<td>8.488</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C45[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n4_s0/COUT</td>
</tr>
<tr>
<td>8.488</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C45[0][B]</td>
<td>u_v9958/u_command/u_cache/n5_s0/CIN</td>
</tr>
<tr>
<td>8.523</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C45[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n5_s0/COUT</td>
</tr>
<tr>
<td>8.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C45[1][A]</td>
<td>u_v9958/u_command/u_cache/n6_s0/CIN</td>
</tr>
<tr>
<td>8.558</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C45[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n6_s0/COUT</td>
</tr>
<tr>
<td>8.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C45[1][B]</td>
<td>u_v9958/u_command/u_cache/n7_s0/CIN</td>
</tr>
<tr>
<td>8.593</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C45[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n7_s0/COUT</td>
</tr>
<tr>
<td>8.593</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C45[2][A]</td>
<td>u_v9958/u_command/u_cache/n8_s0/CIN</td>
</tr>
<tr>
<td>8.628</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C45[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n8_s0/COUT</td>
</tr>
<tr>
<td>8.628</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C45[2][B]</td>
<td>u_v9958/u_command/u_cache/n9_s0/CIN</td>
</tr>
<tr>
<td>8.664</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C45[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n9_s0/COUT</td>
</tr>
<tr>
<td>8.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C46[0][A]</td>
<td>u_v9958/u_command/u_cache/n10_s0/CIN</td>
</tr>
<tr>
<td>8.699</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n10_s0/COUT</td>
</tr>
<tr>
<td>8.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C46[0][B]</td>
<td>u_v9958/u_command/u_cache/n11_s0/CIN</td>
</tr>
<tr>
<td>8.734</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n11_s0/COUT</td>
</tr>
<tr>
<td>8.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C46[1][A]</td>
<td>u_v9958/u_command/u_cache/n12_s0/CIN</td>
</tr>
<tr>
<td>8.769</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n12_s0/COUT</td>
</tr>
<tr>
<td>8.769</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C46[1][B]</td>
<td>u_v9958/u_command/u_cache/n13_s0/CIN</td>
</tr>
<tr>
<td>8.804</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n13_s0/COUT</td>
</tr>
<tr>
<td>8.804</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C46[2][A]</td>
<td>u_v9958/u_command/u_cache/n14_s0/CIN</td>
</tr>
<tr>
<td>8.840</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n14_s0/COUT</td>
</tr>
<tr>
<td>8.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C46[2][B]</td>
<td>u_v9958/u_command/u_cache/n15_s0/CIN</td>
</tr>
<tr>
<td>8.875</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n15_s0/COUT</td>
</tr>
<tr>
<td>8.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[0][A]</td>
<td>u_v9958/u_command/u_cache/n16_s0/CIN</td>
</tr>
<tr>
<td>8.910</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C47[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n16_s0/COUT</td>
</tr>
<tr>
<td>8.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[0][B]</td>
<td>u_v9958/u_command/u_cache/n17_s0/CIN</td>
</tr>
<tr>
<td>8.945</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C47[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n17_s0/COUT</td>
</tr>
<tr>
<td>8.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[1][A]</td>
<td>u_v9958/u_command/u_cache/n18_s0/CIN</td>
</tr>
<tr>
<td>8.980</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R13C47[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n18_s0/COUT</td>
</tr>
<tr>
<td>10.161</td>
<td>1.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>u_v9958/u_command/u_cache/n6693_s8/I2</td>
</tr>
<tr>
<td>10.716</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n6693_s8/F</td>
</tr>
<tr>
<td>11.643</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C43[3][B]</td>
<td>u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s7/I3</td>
</tr>
<tr>
<td>12.213</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C43[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s7/F</td>
</tr>
<tr>
<td>12.214</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[3][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s6/I0</td>
</tr>
<tr>
<td>12.731</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R16C43[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s6/F</td>
</tr>
<tr>
<td>13.618</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[3][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_valid_s5/I0</td>
</tr>
<tr>
<td>13.989</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C40[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_valid_s5/F</td>
</tr>
<tr>
<td>14.393</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[1][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_16_s13/I2</td>
</tr>
<tr>
<td>14.720</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R18C38[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_address_16_s13/F</td>
</tr>
<tr>
<td>15.523</td>
<td>0.802</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C31[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_command/u_cache/ff_vram_address_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C31[1][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_14_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C31[1][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.403, 36.127%; route: 5.784, 61.410%; tC2Q: 0.232, 2.463%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.186</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.522</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_command/ff_cache_vram_address_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_address_2_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R27C31[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_cache_vram_address_2_s0/Q</td>
</tr>
<tr>
<td>7.918</td>
<td>1.582</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C45[0][A]</td>
<td>u_v9958/u_command/u_cache/n4_s0/I1</td>
</tr>
<tr>
<td>8.488</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C45[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n4_s0/COUT</td>
</tr>
<tr>
<td>8.488</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C45[0][B]</td>
<td>u_v9958/u_command/u_cache/n5_s0/CIN</td>
</tr>
<tr>
<td>8.523</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C45[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n5_s0/COUT</td>
</tr>
<tr>
<td>8.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C45[1][A]</td>
<td>u_v9958/u_command/u_cache/n6_s0/CIN</td>
</tr>
<tr>
<td>8.558</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C45[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n6_s0/COUT</td>
</tr>
<tr>
<td>8.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C45[1][B]</td>
<td>u_v9958/u_command/u_cache/n7_s0/CIN</td>
</tr>
<tr>
<td>8.593</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C45[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n7_s0/COUT</td>
</tr>
<tr>
<td>8.593</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C45[2][A]</td>
<td>u_v9958/u_command/u_cache/n8_s0/CIN</td>
</tr>
<tr>
<td>8.628</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C45[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n8_s0/COUT</td>
</tr>
<tr>
<td>8.628</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C45[2][B]</td>
<td>u_v9958/u_command/u_cache/n9_s0/CIN</td>
</tr>
<tr>
<td>8.664</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C45[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n9_s0/COUT</td>
</tr>
<tr>
<td>8.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C46[0][A]</td>
<td>u_v9958/u_command/u_cache/n10_s0/CIN</td>
</tr>
<tr>
<td>8.699</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n10_s0/COUT</td>
</tr>
<tr>
<td>8.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C46[0][B]</td>
<td>u_v9958/u_command/u_cache/n11_s0/CIN</td>
</tr>
<tr>
<td>8.734</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n11_s0/COUT</td>
</tr>
<tr>
<td>8.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C46[1][A]</td>
<td>u_v9958/u_command/u_cache/n12_s0/CIN</td>
</tr>
<tr>
<td>8.769</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n12_s0/COUT</td>
</tr>
<tr>
<td>8.769</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C46[1][B]</td>
<td>u_v9958/u_command/u_cache/n13_s0/CIN</td>
</tr>
<tr>
<td>8.804</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n13_s0/COUT</td>
</tr>
<tr>
<td>8.804</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C46[2][A]</td>
<td>u_v9958/u_command/u_cache/n14_s0/CIN</td>
</tr>
<tr>
<td>8.840</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n14_s0/COUT</td>
</tr>
<tr>
<td>8.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C46[2][B]</td>
<td>u_v9958/u_command/u_cache/n15_s0/CIN</td>
</tr>
<tr>
<td>8.875</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n15_s0/COUT</td>
</tr>
<tr>
<td>8.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[0][A]</td>
<td>u_v9958/u_command/u_cache/n16_s0/CIN</td>
</tr>
<tr>
<td>8.910</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C47[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n16_s0/COUT</td>
</tr>
<tr>
<td>8.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[0][B]</td>
<td>u_v9958/u_command/u_cache/n17_s0/CIN</td>
</tr>
<tr>
<td>8.945</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C47[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n17_s0/COUT</td>
</tr>
<tr>
<td>8.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[1][A]</td>
<td>u_v9958/u_command/u_cache/n18_s0/CIN</td>
</tr>
<tr>
<td>8.980</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R13C47[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n18_s0/COUT</td>
</tr>
<tr>
<td>10.161</td>
<td>1.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>u_v9958/u_command/u_cache/n6693_s8/I2</td>
</tr>
<tr>
<td>10.716</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n6693_s8/F</td>
</tr>
<tr>
<td>11.643</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C43[3][B]</td>
<td>u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s7/I3</td>
</tr>
<tr>
<td>12.213</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C43[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s7/F</td>
</tr>
<tr>
<td>12.214</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[3][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s6/I0</td>
</tr>
<tr>
<td>12.731</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R16C43[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s6/F</td>
</tr>
<tr>
<td>13.618</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[3][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_valid_s5/I0</td>
</tr>
<tr>
<td>13.989</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C40[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_valid_s5/F</td>
</tr>
<tr>
<td>14.393</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[1][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_16_s13/I2</td>
</tr>
<tr>
<td>14.720</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R18C38[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_address_16_s13/F</td>
</tr>
<tr>
<td>15.522</td>
<td>0.802</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_command/u_cache/ff_vram_address_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[0][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_5_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C28[0][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.403, 36.127%; route: 5.784, 61.410%; tC2Q: 0.232, 2.463%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.186</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.522</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_command/ff_cache_vram_address_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_address_2_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R27C31[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_cache_vram_address_2_s0/Q</td>
</tr>
<tr>
<td>7.918</td>
<td>1.582</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C45[0][A]</td>
<td>u_v9958/u_command/u_cache/n4_s0/I1</td>
</tr>
<tr>
<td>8.488</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C45[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n4_s0/COUT</td>
</tr>
<tr>
<td>8.488</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C45[0][B]</td>
<td>u_v9958/u_command/u_cache/n5_s0/CIN</td>
</tr>
<tr>
<td>8.523</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C45[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n5_s0/COUT</td>
</tr>
<tr>
<td>8.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C45[1][A]</td>
<td>u_v9958/u_command/u_cache/n6_s0/CIN</td>
</tr>
<tr>
<td>8.558</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C45[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n6_s0/COUT</td>
</tr>
<tr>
<td>8.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C45[1][B]</td>
<td>u_v9958/u_command/u_cache/n7_s0/CIN</td>
</tr>
<tr>
<td>8.593</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C45[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n7_s0/COUT</td>
</tr>
<tr>
<td>8.593</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C45[2][A]</td>
<td>u_v9958/u_command/u_cache/n8_s0/CIN</td>
</tr>
<tr>
<td>8.628</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C45[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n8_s0/COUT</td>
</tr>
<tr>
<td>8.628</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C45[2][B]</td>
<td>u_v9958/u_command/u_cache/n9_s0/CIN</td>
</tr>
<tr>
<td>8.664</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C45[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n9_s0/COUT</td>
</tr>
<tr>
<td>8.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C46[0][A]</td>
<td>u_v9958/u_command/u_cache/n10_s0/CIN</td>
</tr>
<tr>
<td>8.699</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n10_s0/COUT</td>
</tr>
<tr>
<td>8.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C46[0][B]</td>
<td>u_v9958/u_command/u_cache/n11_s0/CIN</td>
</tr>
<tr>
<td>8.734</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n11_s0/COUT</td>
</tr>
<tr>
<td>8.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C46[1][A]</td>
<td>u_v9958/u_command/u_cache/n12_s0/CIN</td>
</tr>
<tr>
<td>8.769</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n12_s0/COUT</td>
</tr>
<tr>
<td>8.769</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C46[1][B]</td>
<td>u_v9958/u_command/u_cache/n13_s0/CIN</td>
</tr>
<tr>
<td>8.804</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n13_s0/COUT</td>
</tr>
<tr>
<td>8.804</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C46[2][A]</td>
<td>u_v9958/u_command/u_cache/n14_s0/CIN</td>
</tr>
<tr>
<td>8.840</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n14_s0/COUT</td>
</tr>
<tr>
<td>8.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C46[2][B]</td>
<td>u_v9958/u_command/u_cache/n15_s0/CIN</td>
</tr>
<tr>
<td>8.875</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n15_s0/COUT</td>
</tr>
<tr>
<td>8.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[0][A]</td>
<td>u_v9958/u_command/u_cache/n16_s0/CIN</td>
</tr>
<tr>
<td>8.910</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C47[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n16_s0/COUT</td>
</tr>
<tr>
<td>8.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[0][B]</td>
<td>u_v9958/u_command/u_cache/n17_s0/CIN</td>
</tr>
<tr>
<td>8.945</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C47[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n17_s0/COUT</td>
</tr>
<tr>
<td>8.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[1][A]</td>
<td>u_v9958/u_command/u_cache/n18_s0/CIN</td>
</tr>
<tr>
<td>8.980</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R13C47[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n18_s0/COUT</td>
</tr>
<tr>
<td>10.161</td>
<td>1.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>u_v9958/u_command/u_cache/n6693_s8/I2</td>
</tr>
<tr>
<td>10.716</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n6693_s8/F</td>
</tr>
<tr>
<td>11.643</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C43[3][B]</td>
<td>u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s7/I3</td>
</tr>
<tr>
<td>12.213</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C43[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s7/F</td>
</tr>
<tr>
<td>12.214</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[3][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s6/I0</td>
</tr>
<tr>
<td>12.731</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R16C43[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s6/F</td>
</tr>
<tr>
<td>13.618</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[3][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_valid_s5/I0</td>
</tr>
<tr>
<td>13.989</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C40[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_valid_s5/F</td>
</tr>
<tr>
<td>14.393</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[1][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_16_s13/I2</td>
</tr>
<tr>
<td>14.720</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R18C38[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_address_16_s13/F</td>
</tr>
<tr>
<td>15.522</td>
<td>0.802</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C29[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/u_cache/ff_vram_address_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C29[0][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_12_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C29[0][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.403, 36.127%; route: 5.784, 61.410%; tC2Q: 0.232, 2.463%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.189</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.519</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_command/ff_cache_vram_address_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/u_cache/ff_vram_data_mask_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_address_2_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R27C31[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_cache_vram_address_2_s0/Q</td>
</tr>
<tr>
<td>7.918</td>
<td>1.582</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C45[0][A]</td>
<td>u_v9958/u_command/u_cache/n4_s0/I1</td>
</tr>
<tr>
<td>8.488</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C45[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n4_s0/COUT</td>
</tr>
<tr>
<td>8.488</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C45[0][B]</td>
<td>u_v9958/u_command/u_cache/n5_s0/CIN</td>
</tr>
<tr>
<td>8.523</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C45[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n5_s0/COUT</td>
</tr>
<tr>
<td>8.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C45[1][A]</td>
<td>u_v9958/u_command/u_cache/n6_s0/CIN</td>
</tr>
<tr>
<td>8.558</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C45[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n6_s0/COUT</td>
</tr>
<tr>
<td>8.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C45[1][B]</td>
<td>u_v9958/u_command/u_cache/n7_s0/CIN</td>
</tr>
<tr>
<td>8.593</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C45[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n7_s0/COUT</td>
</tr>
<tr>
<td>8.593</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C45[2][A]</td>
<td>u_v9958/u_command/u_cache/n8_s0/CIN</td>
</tr>
<tr>
<td>8.628</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C45[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n8_s0/COUT</td>
</tr>
<tr>
<td>8.628</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C45[2][B]</td>
<td>u_v9958/u_command/u_cache/n9_s0/CIN</td>
</tr>
<tr>
<td>8.664</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C45[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n9_s0/COUT</td>
</tr>
<tr>
<td>8.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C46[0][A]</td>
<td>u_v9958/u_command/u_cache/n10_s0/CIN</td>
</tr>
<tr>
<td>8.699</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n10_s0/COUT</td>
</tr>
<tr>
<td>8.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C46[0][B]</td>
<td>u_v9958/u_command/u_cache/n11_s0/CIN</td>
</tr>
<tr>
<td>8.734</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n11_s0/COUT</td>
</tr>
<tr>
<td>8.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C46[1][A]</td>
<td>u_v9958/u_command/u_cache/n12_s0/CIN</td>
</tr>
<tr>
<td>8.769</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n12_s0/COUT</td>
</tr>
<tr>
<td>8.769</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C46[1][B]</td>
<td>u_v9958/u_command/u_cache/n13_s0/CIN</td>
</tr>
<tr>
<td>8.804</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n13_s0/COUT</td>
</tr>
<tr>
<td>8.804</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C46[2][A]</td>
<td>u_v9958/u_command/u_cache/n14_s0/CIN</td>
</tr>
<tr>
<td>8.840</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n14_s0/COUT</td>
</tr>
<tr>
<td>8.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C46[2][B]</td>
<td>u_v9958/u_command/u_cache/n15_s0/CIN</td>
</tr>
<tr>
<td>8.875</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n15_s0/COUT</td>
</tr>
<tr>
<td>8.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[0][A]</td>
<td>u_v9958/u_command/u_cache/n16_s0/CIN</td>
</tr>
<tr>
<td>8.910</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C47[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n16_s0/COUT</td>
</tr>
<tr>
<td>8.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[0][B]</td>
<td>u_v9958/u_command/u_cache/n17_s0/CIN</td>
</tr>
<tr>
<td>8.945</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C47[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n17_s0/COUT</td>
</tr>
<tr>
<td>8.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[1][A]</td>
<td>u_v9958/u_command/u_cache/n18_s0/CIN</td>
</tr>
<tr>
<td>8.980</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R13C47[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n18_s0/COUT</td>
</tr>
<tr>
<td>10.161</td>
<td>1.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>u_v9958/u_command/u_cache/n6693_s8/I2</td>
</tr>
<tr>
<td>10.716</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n6693_s8/F</td>
</tr>
<tr>
<td>11.643</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C43[3][B]</td>
<td>u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s7/I3</td>
</tr>
<tr>
<td>12.213</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C43[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s7/F</td>
</tr>
<tr>
<td>12.214</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[3][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s6/I0</td>
</tr>
<tr>
<td>12.731</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R16C43[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s6/F</td>
</tr>
<tr>
<td>13.618</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[3][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_valid_s5/I0</td>
</tr>
<tr>
<td>13.989</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C40[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_valid_s5/F</td>
</tr>
<tr>
<td>14.393</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[1][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_16_s13/I2</td>
</tr>
<tr>
<td>14.720</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R18C38[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_address_16_s13/F</td>
</tr>
<tr>
<td>15.519</td>
<td>0.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C44[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_command/u_cache/ff_vram_data_mask_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C44[1][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_data_mask_3_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C44[1][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_data_mask_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.403, 36.139%; route: 5.781, 61.397%; tC2Q: 0.232, 2.464%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.189</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.519</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_command/ff_cache_vram_address_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_address_2_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R27C31[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_cache_vram_address_2_s0/Q</td>
</tr>
<tr>
<td>7.918</td>
<td>1.582</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C45[0][A]</td>
<td>u_v9958/u_command/u_cache/n4_s0/I1</td>
</tr>
<tr>
<td>8.488</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C45[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n4_s0/COUT</td>
</tr>
<tr>
<td>8.488</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C45[0][B]</td>
<td>u_v9958/u_command/u_cache/n5_s0/CIN</td>
</tr>
<tr>
<td>8.523</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C45[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n5_s0/COUT</td>
</tr>
<tr>
<td>8.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C45[1][A]</td>
<td>u_v9958/u_command/u_cache/n6_s0/CIN</td>
</tr>
<tr>
<td>8.558</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C45[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n6_s0/COUT</td>
</tr>
<tr>
<td>8.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C45[1][B]</td>
<td>u_v9958/u_command/u_cache/n7_s0/CIN</td>
</tr>
<tr>
<td>8.593</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C45[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n7_s0/COUT</td>
</tr>
<tr>
<td>8.593</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C45[2][A]</td>
<td>u_v9958/u_command/u_cache/n8_s0/CIN</td>
</tr>
<tr>
<td>8.628</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C45[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n8_s0/COUT</td>
</tr>
<tr>
<td>8.628</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C45[2][B]</td>
<td>u_v9958/u_command/u_cache/n9_s0/CIN</td>
</tr>
<tr>
<td>8.664</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C45[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n9_s0/COUT</td>
</tr>
<tr>
<td>8.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C46[0][A]</td>
<td>u_v9958/u_command/u_cache/n10_s0/CIN</td>
</tr>
<tr>
<td>8.699</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n10_s0/COUT</td>
</tr>
<tr>
<td>8.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C46[0][B]</td>
<td>u_v9958/u_command/u_cache/n11_s0/CIN</td>
</tr>
<tr>
<td>8.734</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n11_s0/COUT</td>
</tr>
<tr>
<td>8.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C46[1][A]</td>
<td>u_v9958/u_command/u_cache/n12_s0/CIN</td>
</tr>
<tr>
<td>8.769</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n12_s0/COUT</td>
</tr>
<tr>
<td>8.769</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C46[1][B]</td>
<td>u_v9958/u_command/u_cache/n13_s0/CIN</td>
</tr>
<tr>
<td>8.804</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n13_s0/COUT</td>
</tr>
<tr>
<td>8.804</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C46[2][A]</td>
<td>u_v9958/u_command/u_cache/n14_s0/CIN</td>
</tr>
<tr>
<td>8.840</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n14_s0/COUT</td>
</tr>
<tr>
<td>8.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C46[2][B]</td>
<td>u_v9958/u_command/u_cache/n15_s0/CIN</td>
</tr>
<tr>
<td>8.875</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n15_s0/COUT</td>
</tr>
<tr>
<td>8.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[0][A]</td>
<td>u_v9958/u_command/u_cache/n16_s0/CIN</td>
</tr>
<tr>
<td>8.910</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C47[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n16_s0/COUT</td>
</tr>
<tr>
<td>8.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[0][B]</td>
<td>u_v9958/u_command/u_cache/n17_s0/CIN</td>
</tr>
<tr>
<td>8.945</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C47[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n17_s0/COUT</td>
</tr>
<tr>
<td>8.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[1][A]</td>
<td>u_v9958/u_command/u_cache/n18_s0/CIN</td>
</tr>
<tr>
<td>8.980</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R13C47[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n18_s0/COUT</td>
</tr>
<tr>
<td>10.161</td>
<td>1.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>u_v9958/u_command/u_cache/n6693_s8/I2</td>
</tr>
<tr>
<td>10.716</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n6693_s8/F</td>
</tr>
<tr>
<td>11.643</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C43[3][B]</td>
<td>u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s7/I3</td>
</tr>
<tr>
<td>12.213</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C43[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s7/F</td>
</tr>
<tr>
<td>12.214</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[3][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s6/I0</td>
</tr>
<tr>
<td>12.731</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R16C43[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s6/F</td>
</tr>
<tr>
<td>13.618</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[3][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_valid_s5/I0</td>
</tr>
<tr>
<td>13.989</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C40[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_valid_s5/F</td>
</tr>
<tr>
<td>14.393</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[1][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_16_s13/I2</td>
</tr>
<tr>
<td>14.720</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R18C38[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_address_16_s13/F</td>
</tr>
<tr>
<td>15.519</td>
<td>0.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C35[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_command/u_cache/ff_vram_address_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C35[1][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_7_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C35[1][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.403, 36.139%; route: 5.781, 61.397%; tC2Q: 0.232, 2.464%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.193</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.516</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_command/ff_cache_vram_address_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/u_cache/ff_vram_data_mask_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_address_2_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R27C31[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_cache_vram_address_2_s0/Q</td>
</tr>
<tr>
<td>7.918</td>
<td>1.582</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C45[0][A]</td>
<td>u_v9958/u_command/u_cache/n4_s0/I1</td>
</tr>
<tr>
<td>8.488</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C45[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n4_s0/COUT</td>
</tr>
<tr>
<td>8.488</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C45[0][B]</td>
<td>u_v9958/u_command/u_cache/n5_s0/CIN</td>
</tr>
<tr>
<td>8.523</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C45[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n5_s0/COUT</td>
</tr>
<tr>
<td>8.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C45[1][A]</td>
<td>u_v9958/u_command/u_cache/n6_s0/CIN</td>
</tr>
<tr>
<td>8.558</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C45[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n6_s0/COUT</td>
</tr>
<tr>
<td>8.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C45[1][B]</td>
<td>u_v9958/u_command/u_cache/n7_s0/CIN</td>
</tr>
<tr>
<td>8.593</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C45[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n7_s0/COUT</td>
</tr>
<tr>
<td>8.593</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C45[2][A]</td>
<td>u_v9958/u_command/u_cache/n8_s0/CIN</td>
</tr>
<tr>
<td>8.628</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C45[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n8_s0/COUT</td>
</tr>
<tr>
<td>8.628</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C45[2][B]</td>
<td>u_v9958/u_command/u_cache/n9_s0/CIN</td>
</tr>
<tr>
<td>8.664</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C45[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n9_s0/COUT</td>
</tr>
<tr>
<td>8.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C46[0][A]</td>
<td>u_v9958/u_command/u_cache/n10_s0/CIN</td>
</tr>
<tr>
<td>8.699</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n10_s0/COUT</td>
</tr>
<tr>
<td>8.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C46[0][B]</td>
<td>u_v9958/u_command/u_cache/n11_s0/CIN</td>
</tr>
<tr>
<td>8.734</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n11_s0/COUT</td>
</tr>
<tr>
<td>8.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C46[1][A]</td>
<td>u_v9958/u_command/u_cache/n12_s0/CIN</td>
</tr>
<tr>
<td>8.769</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n12_s0/COUT</td>
</tr>
<tr>
<td>8.769</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C46[1][B]</td>
<td>u_v9958/u_command/u_cache/n13_s0/CIN</td>
</tr>
<tr>
<td>8.804</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n13_s0/COUT</td>
</tr>
<tr>
<td>8.804</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C46[2][A]</td>
<td>u_v9958/u_command/u_cache/n14_s0/CIN</td>
</tr>
<tr>
<td>8.840</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n14_s0/COUT</td>
</tr>
<tr>
<td>8.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C46[2][B]</td>
<td>u_v9958/u_command/u_cache/n15_s0/CIN</td>
</tr>
<tr>
<td>8.875</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n15_s0/COUT</td>
</tr>
<tr>
<td>8.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[0][A]</td>
<td>u_v9958/u_command/u_cache/n16_s0/CIN</td>
</tr>
<tr>
<td>8.910</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C47[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n16_s0/COUT</td>
</tr>
<tr>
<td>8.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[0][B]</td>
<td>u_v9958/u_command/u_cache/n17_s0/CIN</td>
</tr>
<tr>
<td>8.945</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C47[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n17_s0/COUT</td>
</tr>
<tr>
<td>8.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[1][A]</td>
<td>u_v9958/u_command/u_cache/n18_s0/CIN</td>
</tr>
<tr>
<td>8.980</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R13C47[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n18_s0/COUT</td>
</tr>
<tr>
<td>10.161</td>
<td>1.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>u_v9958/u_command/u_cache/n6693_s8/I2</td>
</tr>
<tr>
<td>10.716</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n6693_s8/F</td>
</tr>
<tr>
<td>11.643</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C43[3][B]</td>
<td>u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s7/I3</td>
</tr>
<tr>
<td>12.213</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C43[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s7/F</td>
</tr>
<tr>
<td>12.214</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[3][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s6/I0</td>
</tr>
<tr>
<td>12.731</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R16C43[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s6/F</td>
</tr>
<tr>
<td>13.618</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[3][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_valid_s5/I0</td>
</tr>
<tr>
<td>13.989</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C40[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_valid_s5/F</td>
</tr>
<tr>
<td>14.393</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[1][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_16_s13/I2</td>
</tr>
<tr>
<td>14.720</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R18C38[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_address_16_s13/F</td>
</tr>
<tr>
<td>15.516</td>
<td>0.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C45[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_command/u_cache/ff_vram_data_mask_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C45[0][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_data_mask_2_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C45[0][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_data_mask_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.403, 36.151%; route: 5.778, 61.384%; tC2Q: 0.232, 2.465%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.504</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_command/u_cache/ff_cache3_address_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/u_cache/ff_cache2_address_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache3_address_4_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_command/u_cache/ff_cache3_address_4_s0/Q</td>
</tr>
<tr>
<td>7.965</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C41[1][A]</td>
<td>u_v9958/u_command/u_cache/n57_s0/I0</td>
</tr>
<tr>
<td>8.514</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n57_s0/COUT</td>
</tr>
<tr>
<td>8.514</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C41[1][B]</td>
<td>u_v9958/u_command/u_cache/n58_s0/CIN</td>
</tr>
<tr>
<td>8.549</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C41[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n58_s0/COUT</td>
</tr>
<tr>
<td>8.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C41[2][A]</td>
<td>u_v9958/u_command/u_cache/n59_s0/CIN</td>
</tr>
<tr>
<td>8.584</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C41[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n59_s0/COUT</td>
</tr>
<tr>
<td>8.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C41[2][B]</td>
<td>u_v9958/u_command/u_cache/n60_s0/CIN</td>
</tr>
<tr>
<td>8.620</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C41[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n60_s0/COUT</td>
</tr>
<tr>
<td>8.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C42[0][A]</td>
<td>u_v9958/u_command/u_cache/n61_s0/CIN</td>
</tr>
<tr>
<td>8.655</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C42[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n61_s0/COUT</td>
</tr>
<tr>
<td>8.655</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C42[0][B]</td>
<td>u_v9958/u_command/u_cache/n62_s0/CIN</td>
</tr>
<tr>
<td>8.690</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C42[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n62_s0/COUT</td>
</tr>
<tr>
<td>8.690</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C42[1][A]</td>
<td>u_v9958/u_command/u_cache/n63_s0/CIN</td>
</tr>
<tr>
<td>8.725</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C42[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n63_s0/COUT</td>
</tr>
<tr>
<td>8.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C42[1][B]</td>
<td>u_v9958/u_command/u_cache/n64_s0/CIN</td>
</tr>
<tr>
<td>8.760</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C42[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n64_s0/COUT</td>
</tr>
<tr>
<td>8.760</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C42[2][A]</td>
<td>u_v9958/u_command/u_cache/n65_s0/CIN</td>
</tr>
<tr>
<td>8.796</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C42[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n65_s0/COUT</td>
</tr>
<tr>
<td>8.796</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C42[2][B]</td>
<td>u_v9958/u_command/u_cache/n66_s0/CIN</td>
</tr>
<tr>
<td>8.831</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C42[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n66_s0/COUT</td>
</tr>
<tr>
<td>8.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C43[0][A]</td>
<td>u_v9958/u_command/u_cache/n67_s0/CIN</td>
</tr>
<tr>
<td>8.866</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C43[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n67_s0/COUT</td>
</tr>
<tr>
<td>8.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C43[0][B]</td>
<td>u_v9958/u_command/u_cache/n68_s0/CIN</td>
</tr>
<tr>
<td>8.901</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C43[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n68_s0/COUT</td>
</tr>
<tr>
<td>8.901</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C43[1][A]</td>
<td>u_v9958/u_command/u_cache/n69_s0/CIN</td>
</tr>
<tr>
<td>8.936</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C43[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n69_s0/COUT</td>
</tr>
<tr>
<td>10.104</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache1_already_read_s5/I0</td>
</tr>
<tr>
<td>10.659</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R16C39[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache1_already_read_s5/F</td>
</tr>
<tr>
<td>11.162</td>
<td>0.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[3][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_wdata_31_s5/I0</td>
</tr>
<tr>
<td>11.615</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C40[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_wdata_31_s5/F</td>
</tr>
<tr>
<td>12.564</td>
<td>0.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C43[0][B]</td>
<td>u_v9958/u_command/u_cache/ff_cache2_address_16_s8/I1</td>
</tr>
<tr>
<td>13.113</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R22C43[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache2_address_16_s8/F</td>
</tr>
<tr>
<td>13.289</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C43[3][B]</td>
<td>u_v9958/u_command/u_cache/ff_cache2_address_16_s6/I2</td>
</tr>
<tr>
<td>13.751</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C43[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache2_address_16_s6/F</td>
</tr>
<tr>
<td>13.923</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[3][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache2_address_16_s5/I0</td>
</tr>
<tr>
<td>14.493</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R20C43[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache2_address_16_s5/F</td>
</tr>
<tr>
<td>15.504</td>
<td>1.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_command/u_cache/ff_cache2_address_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache2_address_4_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache2_address_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.560, 37.876%; route: 5.608, 59.656%; tC2Q: 0.232, 2.468%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.218</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.491</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_command/ff_cache_vram_address_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_address_2_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R27C31[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_cache_vram_address_2_s0/Q</td>
</tr>
<tr>
<td>7.918</td>
<td>1.582</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C45[0][A]</td>
<td>u_v9958/u_command/u_cache/n4_s0/I1</td>
</tr>
<tr>
<td>8.488</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C45[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n4_s0/COUT</td>
</tr>
<tr>
<td>8.488</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C45[0][B]</td>
<td>u_v9958/u_command/u_cache/n5_s0/CIN</td>
</tr>
<tr>
<td>8.523</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C45[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n5_s0/COUT</td>
</tr>
<tr>
<td>8.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C45[1][A]</td>
<td>u_v9958/u_command/u_cache/n6_s0/CIN</td>
</tr>
<tr>
<td>8.558</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C45[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n6_s0/COUT</td>
</tr>
<tr>
<td>8.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C45[1][B]</td>
<td>u_v9958/u_command/u_cache/n7_s0/CIN</td>
</tr>
<tr>
<td>8.593</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C45[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n7_s0/COUT</td>
</tr>
<tr>
<td>8.593</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C45[2][A]</td>
<td>u_v9958/u_command/u_cache/n8_s0/CIN</td>
</tr>
<tr>
<td>8.628</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C45[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n8_s0/COUT</td>
</tr>
<tr>
<td>8.628</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C45[2][B]</td>
<td>u_v9958/u_command/u_cache/n9_s0/CIN</td>
</tr>
<tr>
<td>8.664</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C45[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n9_s0/COUT</td>
</tr>
<tr>
<td>8.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C46[0][A]</td>
<td>u_v9958/u_command/u_cache/n10_s0/CIN</td>
</tr>
<tr>
<td>8.699</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n10_s0/COUT</td>
</tr>
<tr>
<td>8.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C46[0][B]</td>
<td>u_v9958/u_command/u_cache/n11_s0/CIN</td>
</tr>
<tr>
<td>8.734</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n11_s0/COUT</td>
</tr>
<tr>
<td>8.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C46[1][A]</td>
<td>u_v9958/u_command/u_cache/n12_s0/CIN</td>
</tr>
<tr>
<td>8.769</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n12_s0/COUT</td>
</tr>
<tr>
<td>8.769</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C46[1][B]</td>
<td>u_v9958/u_command/u_cache/n13_s0/CIN</td>
</tr>
<tr>
<td>8.804</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n13_s0/COUT</td>
</tr>
<tr>
<td>8.804</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C46[2][A]</td>
<td>u_v9958/u_command/u_cache/n14_s0/CIN</td>
</tr>
<tr>
<td>8.840</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n14_s0/COUT</td>
</tr>
<tr>
<td>8.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C46[2][B]</td>
<td>u_v9958/u_command/u_cache/n15_s0/CIN</td>
</tr>
<tr>
<td>8.875</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n15_s0/COUT</td>
</tr>
<tr>
<td>8.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[0][A]</td>
<td>u_v9958/u_command/u_cache/n16_s0/CIN</td>
</tr>
<tr>
<td>8.910</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C47[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n16_s0/COUT</td>
</tr>
<tr>
<td>8.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[0][B]</td>
<td>u_v9958/u_command/u_cache/n17_s0/CIN</td>
</tr>
<tr>
<td>8.945</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C47[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n17_s0/COUT</td>
</tr>
<tr>
<td>8.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[1][A]</td>
<td>u_v9958/u_command/u_cache/n18_s0/CIN</td>
</tr>
<tr>
<td>8.980</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R13C47[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n18_s0/COUT</td>
</tr>
<tr>
<td>10.161</td>
<td>1.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][B]</td>
<td>u_v9958/u_command/u_cache/n6693_s8/I2</td>
</tr>
<tr>
<td>10.716</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R16C39[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n6693_s8/F</td>
</tr>
<tr>
<td>11.643</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C43[3][B]</td>
<td>u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s7/I3</td>
</tr>
<tr>
<td>12.213</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C43[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s7/F</td>
</tr>
<tr>
<td>12.214</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[3][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s6/I0</td>
</tr>
<tr>
<td>12.731</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R16C43[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s6/F</td>
</tr>
<tr>
<td>13.618</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[3][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_valid_s5/I0</td>
</tr>
<tr>
<td>13.989</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C40[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_valid_s5/F</td>
</tr>
<tr>
<td>14.393</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[1][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_16_s13/I2</td>
</tr>
<tr>
<td>14.720</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R18C38[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_address_16_s13/F</td>
</tr>
<tr>
<td>15.491</td>
<td>0.770</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_command/u_cache/ff_vram_address_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[1][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_2_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C29[1][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.403, 36.250%; route: 5.752, 61.279%; tC2Q: 0.232, 2.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.249</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_command/u_cache/ff_cache3_address_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/u_cache/ff_cache0_address_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache3_address_4_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_command/u_cache/ff_cache3_address_4_s0/Q</td>
</tr>
<tr>
<td>7.965</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C41[1][A]</td>
<td>u_v9958/u_command/u_cache/n57_s0/I0</td>
</tr>
<tr>
<td>8.514</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n57_s0/COUT</td>
</tr>
<tr>
<td>8.514</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C41[1][B]</td>
<td>u_v9958/u_command/u_cache/n58_s0/CIN</td>
</tr>
<tr>
<td>8.549</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C41[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n58_s0/COUT</td>
</tr>
<tr>
<td>8.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C41[2][A]</td>
<td>u_v9958/u_command/u_cache/n59_s0/CIN</td>
</tr>
<tr>
<td>8.584</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C41[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n59_s0/COUT</td>
</tr>
<tr>
<td>8.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C41[2][B]</td>
<td>u_v9958/u_command/u_cache/n60_s0/CIN</td>
</tr>
<tr>
<td>8.620</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C41[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n60_s0/COUT</td>
</tr>
<tr>
<td>8.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C42[0][A]</td>
<td>u_v9958/u_command/u_cache/n61_s0/CIN</td>
</tr>
<tr>
<td>8.655</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C42[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n61_s0/COUT</td>
</tr>
<tr>
<td>8.655</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C42[0][B]</td>
<td>u_v9958/u_command/u_cache/n62_s0/CIN</td>
</tr>
<tr>
<td>8.690</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C42[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n62_s0/COUT</td>
</tr>
<tr>
<td>8.690</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C42[1][A]</td>
<td>u_v9958/u_command/u_cache/n63_s0/CIN</td>
</tr>
<tr>
<td>8.725</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C42[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n63_s0/COUT</td>
</tr>
<tr>
<td>8.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C42[1][B]</td>
<td>u_v9958/u_command/u_cache/n64_s0/CIN</td>
</tr>
<tr>
<td>8.760</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C42[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n64_s0/COUT</td>
</tr>
<tr>
<td>8.760</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C42[2][A]</td>
<td>u_v9958/u_command/u_cache/n65_s0/CIN</td>
</tr>
<tr>
<td>8.796</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C42[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n65_s0/COUT</td>
</tr>
<tr>
<td>8.796</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C42[2][B]</td>
<td>u_v9958/u_command/u_cache/n66_s0/CIN</td>
</tr>
<tr>
<td>8.831</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C42[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n66_s0/COUT</td>
</tr>
<tr>
<td>8.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C43[0][A]</td>
<td>u_v9958/u_command/u_cache/n67_s0/CIN</td>
</tr>
<tr>
<td>8.866</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C43[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n67_s0/COUT</td>
</tr>
<tr>
<td>8.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C43[0][B]</td>
<td>u_v9958/u_command/u_cache/n68_s0/CIN</td>
</tr>
<tr>
<td>8.901</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C43[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n68_s0/COUT</td>
</tr>
<tr>
<td>8.901</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C43[1][A]</td>
<td>u_v9958/u_command/u_cache/n69_s0/CIN</td>
</tr>
<tr>
<td>8.936</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C43[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n69_s0/COUT</td>
</tr>
<tr>
<td>10.104</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache1_already_read_s5/I0</td>
</tr>
<tr>
<td>10.659</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R16C39[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache1_already_read_s5/F</td>
</tr>
<tr>
<td>11.162</td>
<td>0.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[3][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_wdata_31_s5/I0</td>
</tr>
<tr>
<td>11.615</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C40[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_wdata_31_s5/F</td>
</tr>
<tr>
<td>12.389</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[1][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache0_address_15_s8/I1</td>
</tr>
<tr>
<td>12.842</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C34[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache0_address_15_s8/F</td>
</tr>
<tr>
<td>13.467</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C43[3][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache0_address_15_s6/I2</td>
</tr>
<tr>
<td>13.838</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C43[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache0_address_15_s6/F</td>
</tr>
<tr>
<td>13.842</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C43[0][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache0_address_15_s5/I0</td>
</tr>
<tr>
<td>14.304</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>15</td>
<td>R14C43[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache0_address_15_s5/F</td>
</tr>
<tr>
<td>15.460</td>
<td>1.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C28[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_command/u_cache/ff_cache0_address_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C28[1][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache0_address_6_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C28[1][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache0_address_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.265, 34.899%; route: 5.859, 62.621%; tC2Q: 0.232, 2.480%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.259</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.592</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.851</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_main_state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_sdr_read_data_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[2][A]</td>
<td>u_sdram/ff_main_state_0_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R12C20[2][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_main_state_0_s0/Q</td>
</tr>
<tr>
<td>6.776</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[3][A]</td>
<td>u_sdram/n810_s4/I0</td>
</tr>
<tr>
<td>7.331</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C22[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/n810_s4/F</td>
</tr>
<tr>
<td>7.745</td>
<td>0.414</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[1][B]</td>
<td>u_sdram/n810_s2/I2</td>
</tr>
<tr>
<td>8.294</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R11C22[1][B]</td>
<td style=" background: #97FFFF;">u_sdram/n810_s2/F</td>
</tr>
<tr>
<td>9.592</td>
<td>1.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_24_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>5.820</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>9.650</td>
<td>3.830</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>11.921</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td>u_sdram/ff_sdr_read_data_24_s0/CLK</td>
</tr>
<tr>
<td>11.886</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_sdr_read_data_24_s0</td>
</tr>
<tr>
<td>11.851</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C26[0][A]</td>
<td>u_sdram/ff_sdr_read_data_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.820</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.104, 31.650%; route: 2.152, 61.699%; tC2Q: 0.232, 6.651%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.259</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.592</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.851</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_main_state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_sdr_read_data_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[2][A]</td>
<td>u_sdram/ff_main_state_0_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R12C20[2][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_main_state_0_s0/Q</td>
</tr>
<tr>
<td>6.776</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[3][A]</td>
<td>u_sdram/n810_s4/I0</td>
</tr>
<tr>
<td>7.331</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C22[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/n810_s4/F</td>
</tr>
<tr>
<td>7.745</td>
<td>0.414</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[1][B]</td>
<td>u_sdram/n810_s2/I2</td>
</tr>
<tr>
<td>8.294</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R11C22[1][B]</td>
<td style=" background: #97FFFF;">u_sdram/n810_s2/F</td>
</tr>
<tr>
<td>9.592</td>
<td>1.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][B]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_26_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>5.820</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>9.650</td>
<td>3.830</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>11.921</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][B]</td>
<td>u_sdram/ff_sdr_read_data_26_s0/CLK</td>
</tr>
<tr>
<td>11.886</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_sdr_read_data_26_s0</td>
</tr>
<tr>
<td>11.851</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C26[0][B]</td>
<td>u_sdram/ff_sdr_read_data_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.820</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.104, 31.650%; route: 2.152, 61.699%; tC2Q: 0.232, 6.651%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_video_out/ff_tap0_b_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/ff_tap1_b_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C34[0][B]</td>
<td>u_v9958/u_video_out/ff_tap0_b_3_s0/CLK</td>
</tr>
<tr>
<td>5.544</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R40C34[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/ff_tap0_b_3_s0/Q</td>
</tr>
<tr>
<td>5.669</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C34</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/ff_tap1_b_0_s4/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C34</td>
<td>u_v9958/u_video_out/ff_tap1_b_0_s4/CLK</td>
</tr>
<tr>
<td>5.353</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C34</td>
<td>u_v9958/u_video_out/ff_tap1_b_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 38.377%; tC2Q: 0.201, 61.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.684</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_palette_num_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_color_palette/ff_palette_num_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C39[2][A]</td>
<td>u_v9958/u_color_palette/ff_palette_num_4_s1/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R35C39[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_palette_num_4_s1/Q</td>
</tr>
<tr>
<td>5.684</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C39[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_palette_num_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C39[0][A]</td>
<td>u_v9958/u_color_palette/ff_palette_num_1_s0/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C39[0][A]</td>
<td>u_v9958/u_color_palette/ff_palette_num_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.138, 40.636%; tC2Q: 0.202, 59.364%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.684</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_palette_num_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_color_palette/ff_palette_num_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C39[2][A]</td>
<td>u_v9958/u_color_palette/ff_palette_num_4_s1/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R35C39[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_palette_num_4_s1/Q</td>
</tr>
<tr>
<td>5.684</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C39[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_palette_num_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C39[0][B]</td>
<td>u_v9958/u_color_palette/ff_palette_num_2_s0/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C39[0][B]</td>
<td>u_v9958/u_color_palette/ff_palette_num_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.138, 40.636%; tC2Q: 0.202, 59.364%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.684</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_palette_num_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_color_palette/ff_palette_num_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C39[2][A]</td>
<td>u_v9958/u_color_palette/ff_palette_num_4_s1/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R35C39[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_palette_num_4_s1/Q</td>
</tr>
<tr>
<td>5.684</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C39[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_palette_num_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C39[1][A]</td>
<td>u_v9958/u_color_palette/ff_palette_num_3_s0/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C39[1][A]</td>
<td>u_v9958/u_color_palette/ff_palette_num_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.138, 40.636%; tC2Q: 0.202, 59.364%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.795</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C27[1][A]</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_7_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R44C27[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/ff_address_even_7_s0/Q</td>
</tr>
<tr>
<td>5.795</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s/ADA[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s/CLKA</td>
</tr>
<tr>
<td>5.461</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 55.255%; tC2Q: 0.202, 44.745%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.346</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C29[2][B]</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_9_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R45C29[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/ff_address_even_9_s0/Q</td>
</tr>
<tr>
<td>5.807</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/ADA[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/CLKA</td>
</tr>
<tr>
<td>5.461</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.429%; tC2Q: 0.202, 43.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.346</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C27[1][A]</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_7_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R44C27[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/ff_address_even_7_s0/Q</td>
</tr>
<tr>
<td>5.807</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/ADA[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/CLKA</td>
</tr>
<tr>
<td>5.461</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.429%; tC2Q: 0.202, 43.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C29[2][B]</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_9_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R45C29[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/ff_address_even_9_s0/Q</td>
</tr>
<tr>
<td>5.808</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s/ADA[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s/CLKA</td>
</tr>
<tr>
<td>5.461</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.263, 56.538%; tC2Q: 0.202, 43.462%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C29[2][A]</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_8_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R45C29[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/ff_address_even_8_s0/Q</td>
</tr>
<tr>
<td>5.808</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s/ADA[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s/CLKA</td>
</tr>
<tr>
<td>5.461</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.263, 56.538%; tC2Q: 0.202, 43.462%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C29[2][A]</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_8_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R45C29[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/ff_address_even_8_s0/Q</td>
</tr>
<tr>
<td>5.808</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/ADA[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/CLKA</td>
</tr>
<tr>
<td>5.461</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.263, 56.538%; tC2Q: 0.202, 43.462%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C28[2][A]</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_6_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R45C28[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/ff_address_even_6_s0/Q</td>
</tr>
<tr>
<td>5.808</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s/ADA[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s/CLKA</td>
</tr>
<tr>
<td>5.461</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.263, 56.544%; tC2Q: 0.202, 43.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C29[0][B]</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_2_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R45C29[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/ff_address_even_2_s0/Q</td>
</tr>
<tr>
<td>5.808</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s/ADA[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s/CLKA</td>
</tr>
<tr>
<td>5.461</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.263, 56.544%; tC2Q: 0.202, 43.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C28[2][A]</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_6_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R45C28[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/ff_address_even_6_s0/Q</td>
</tr>
<tr>
<td>5.808</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/ADA[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/CLKA</td>
</tr>
<tr>
<td>5.461</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.263, 56.544%; tC2Q: 0.202, 43.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C27[1][B]</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_5_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R44C27[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/ff_address_even_5_s0/Q</td>
</tr>
<tr>
<td>5.808</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/ADA[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/CLKA</td>
</tr>
<tr>
<td>5.461</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.263, 56.544%; tC2Q: 0.202, 43.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C28[0][A]</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R44C28[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/ff_address_even_1_s0/Q</td>
</tr>
<tr>
<td>5.808</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/ADA[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/CLKA</td>
</tr>
<tr>
<td>5.461</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.263, 56.544%; tC2Q: 0.202, 43.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.352</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.944</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_vdp_r_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C36[0][B]</td>
<td>u_v9958/u_color_palette/ff_vdp_r_7_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R34C36[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_r_7_s0/Q</td>
</tr>
<tr>
<td>5.944</td>
<td>0.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s/CLK</td>
</tr>
<tr>
<td>5.592</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.399, 66.372%; tC2Q: 0.202, 33.628%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.352</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.944</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_vdp_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C36[0][A]</td>
<td>u_v9958/u_color_palette/ff_vdp_r_5_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R34C36[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_r_5_s0/Q</td>
</tr>
<tr>
<td>5.944</td>
<td>0.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s/CLK</td>
</tr>
<tr>
<td>5.592</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.399, 66.372%; tC2Q: 0.202, 33.628%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.352</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.944</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_vdp_r_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C36[0][B]</td>
<td>u_v9958/u_color_palette/ff_vdp_r_7_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R34C36[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_r_7_s0/Q</td>
</tr>
<tr>
<td>5.944</td>
<td>0.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s/CLK</td>
</tr>
<tr>
<td>5.592</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.399, 66.372%; tC2Q: 0.202, 33.628%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.352</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.944</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_vdp_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C36[0][A]</td>
<td>u_v9958/u_color_palette/ff_vdp_r_5_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R34C36[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_r_5_s0/Q</td>
</tr>
<tr>
<td>5.944</td>
<td>0.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s/CLK</td>
</tr>
<tr>
<td>5.592</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.399, 66.372%; tC2Q: 0.202, 33.628%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.364</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.956</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_vdp_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C36[2][A]</td>
<td>u_v9958/u_color_palette/ff_vdp_r_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R35C36[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_r_1_s0/Q</td>
</tr>
<tr>
<td>5.956</td>
<td>0.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s/CLK</td>
</tr>
<tr>
<td>5.592</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.411, 67.040%; tC2Q: 0.202, 32.960%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.365</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.957</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_vdp_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C36[1][B]</td>
<td>u_v9958/u_color_palette/ff_vdp_r_0_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R35C36[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_r_0_s0/Q</td>
</tr>
<tr>
<td>5.957</td>
<td>0.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s/CLK</td>
</tr>
<tr>
<td>5.592</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.412, 67.095%; tC2Q: 0.202, 32.905%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.365</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.957</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_vdp_r_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C36[1][A]</td>
<td>u_v9958/u_color_palette/ff_vdp_r_6_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R34C36[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_r_6_s0/Q</td>
</tr>
<tr>
<td>5.957</td>
<td>0.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s/CLK</td>
</tr>
<tr>
<td>5.592</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.412, 67.106%; tC2Q: 0.202, 32.894%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.365</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.957</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_vdp_r_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C36[1][A]</td>
<td>u_v9958/u_color_palette/ff_vdp_r_6_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R34C36[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_r_6_s0/Q</td>
</tr>
<tr>
<td>5.957</td>
<td>0.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s/CLK</td>
</tr>
<tr>
<td>5.592</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.412, 67.106%; tC2Q: 0.202, 32.894%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.366</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.958</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_vdp_g_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C35[1][B]</td>
<td>u_v9958/u_color_palette/ff_vdp_g_7_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R35C35[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_g_7_s0/Q</td>
</tr>
<tr>
<td>5.958</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s/DI[15]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>5.592</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.413, 67.158%; tC2Q: 0.202, 32.842%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.366</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.958</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_vdp_g_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C35[1][B]</td>
<td>u_v9958/u_color_palette/ff_vdp_g_7_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R35C35[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_g_7_s0/Q</td>
</tr>
<tr>
<td>5.958</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s/DI[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>5.592</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.413, 67.158%; tC2Q: 0.202, 32.842%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.679</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R16C16[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>18.953</td>
<td>0.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>19.508</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1728</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>21.406</td>
<td>1.898</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB24[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_clk/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.968</td>
<td>13.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.800</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.915</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB24[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk/FCLK</td>
</tr>
<tr>
<td>17.880</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td>17.727</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB24[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.157</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.155%; route: 2.875, 78.511%; tC2Q: 0.232, 6.335%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.679</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R16C16[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>18.953</td>
<td>0.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>19.508</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1728</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>21.406</td>
<td>1.898</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_b/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.968</td>
<td>13.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.800</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.915</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b/FCLK</td>
</tr>
<tr>
<td>17.880</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td>17.727</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.157</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.155%; route: 2.875, 78.511%; tC2Q: 0.232, 6.335%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.679</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R16C16[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>18.953</td>
<td>0.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>19.508</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1728</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>21.406</td>
<td>1.898</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_g/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.968</td>
<td>13.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.800</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.915</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g/FCLK</td>
</tr>
<tr>
<td>17.880</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td>17.727</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.157</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.155%; route: 2.875, 78.511%; tC2Q: 0.232, 6.335%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.679</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R16C16[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>18.953</td>
<td>0.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>19.508</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1728</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>21.406</td>
<td>1.898</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_r/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.968</td>
<td>13.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.800</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.915</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r/FCLK</td>
</tr>
<tr>
<td>17.880</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td>17.727</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.157</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.155%; route: 2.875, 78.511%; tC2Q: 0.232, 6.335%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.671</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.766</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R16C16[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>7.312</td>
<td>0.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>7.867</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1728</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>9.766</td>
<td>1.898</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_r/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.328</td>
<td>2.328</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.328</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.160</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.281</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r/FCLK</td>
</tr>
<tr>
<td>6.246</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td>6.095</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.151</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.155%; route: 2.875, 78.511%; tC2Q: 0.232, 6.335%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.671</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.766</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R16C16[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>7.312</td>
<td>0.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>7.867</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1728</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>9.766</td>
<td>1.898</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_g/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.328</td>
<td>2.328</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.328</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.160</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.281</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g/FCLK</td>
</tr>
<tr>
<td>6.246</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td>6.095</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.151</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.155%; route: 2.875, 78.511%; tC2Q: 0.232, 6.335%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.671</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.766</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R16C16[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>7.312</td>
<td>0.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>7.867</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1728</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>9.766</td>
<td>1.898</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_b/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.328</td>
<td>2.328</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.328</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.160</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.281</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b/FCLK</td>
</tr>
<tr>
<td>6.246</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td>6.095</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.151</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.155%; route: 2.875, 78.511%; tC2Q: 0.232, 6.335%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.671</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.766</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R16C16[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>7.312</td>
<td>0.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>7.867</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1728</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>9.766</td>
<td>1.898</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB24[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_clk/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.328</td>
<td>2.328</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.328</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.160</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.281</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB24[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk/FCLK</td>
</tr>
<tr>
<td>6.246</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td>6.095</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB24[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.151</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.155%; route: 2.875, 78.511%; tC2Q: 0.232, 6.335%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R16C16[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>18.953</td>
<td>0.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>19.508</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1728</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>21.406</td>
<td>1.898</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_r/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r/PCLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td>25.693</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.155%; route: 2.875, 78.511%; tC2Q: 0.232, 6.335%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R16C16[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>18.953</td>
<td>0.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>19.508</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1728</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>21.406</td>
<td>1.898</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_g/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g/PCLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td>25.693</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.155%; route: 2.875, 78.511%; tC2Q: 0.232, 6.335%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R16C16[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>18.953</td>
<td>0.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>19.508</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1728</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>21.406</td>
<td>1.898</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_b/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b/PCLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td>25.693</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.155%; route: 2.875, 78.511%; tC2Q: 0.232, 6.335%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R16C16[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>18.953</td>
<td>0.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>19.508</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1728</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>21.406</td>
<td>1.898</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB24[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_clk/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB24[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk/PCLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td>25.693</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB24[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.155%; route: 2.875, 78.511%; tC2Q: 0.232, 6.335%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/c0_d_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R16C16[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>18.953</td>
<td>0.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>19.508</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1728</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>21.406</td>
<td>1.898</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C34[0][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/c0_d_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C34[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/c0_d_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/c0_d_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C34[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/c0_d_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.155%; route: 2.875, 78.511%; tC2Q: 0.232, 6.335%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R16C16[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>18.953</td>
<td>0.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>19.508</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1728</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>21.406</td>
<td>1.898</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C38[1][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C38[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.155%; route: 2.875, 78.511%; tC2Q: 0.232, 6.335%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R16C16[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>18.953</td>
<td>0.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>19.508</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1728</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>21.406</td>
<td>1.898</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C38[2][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C38[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_0_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_0_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C38[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.155%; route: 2.875, 78.511%; tC2Q: 0.232, 6.335%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R16C16[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>18.953</td>
<td>0.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>19.508</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1728</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>21.406</td>
<td>1.898</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C38[0][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C38[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_1_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_1_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C38[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.155%; route: 2.875, 78.511%; tC2Q: 0.232, 6.335%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R16C16[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>18.953</td>
<td>0.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>19.508</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1728</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>21.406</td>
<td>1.898</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C38[0][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C38[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C38[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.155%; route: 2.875, 78.511%; tC2Q: 0.232, 6.335%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R16C16[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>18.953</td>
<td>0.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>19.508</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1728</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>21.406</td>
<td>1.898</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C38[1][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C38[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C38[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.155%; route: 2.875, 78.511%; tC2Q: 0.232, 6.335%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R16C16[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>18.953</td>
<td>0.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>19.508</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1728</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>21.406</td>
<td>1.898</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C38[1][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C38[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C38[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.155%; route: 2.875, 78.511%; tC2Q: 0.232, 6.335%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R16C16[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>18.953</td>
<td>0.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>19.508</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1728</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>21.406</td>
<td>1.898</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C38[0][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C38[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_5_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_5_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C38[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.155%; route: 2.875, 78.511%; tC2Q: 0.232, 6.335%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R16C16[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>18.953</td>
<td>0.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>19.508</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1728</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>21.406</td>
<td>1.898</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C38[1][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C38[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C38[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.155%; route: 2.875, 78.511%; tC2Q: 0.232, 6.335%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R16C16[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>18.953</td>
<td>0.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>19.508</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1728</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>21.406</td>
<td>1.898</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C38[0][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C38[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_7_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_7_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C38[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.155%; route: 2.875, 78.511%; tC2Q: 0.232, 6.335%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R16C16[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>18.953</td>
<td>0.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>19.508</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1728</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>21.406</td>
<td>1.898</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C38[0][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_8_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_8_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C38[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.155%; route: 2.875, 78.511%; tC2Q: 0.232, 6.335%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R16C16[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>18.953</td>
<td>0.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>19.508</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1728</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>21.406</td>
<td>1.898</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C34[0][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C34[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C34[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.155%; route: 2.875, 78.511%; tC2Q: 0.232, 6.335%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R16C16[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>18.953</td>
<td>0.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>19.508</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1728</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>21.406</td>
<td>1.898</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C46[2][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C46[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_1_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C46[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.155%; route: 2.875, 78.511%; tC2Q: 0.232, 6.335%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debugger/ff_counter_25_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R16C16[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.113</td>
<td>0.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>6.504</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>1728</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>7.685</td>
<td>1.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[1][A]</td>
<td style=" font-weight:bold;">u_debugger/ff_counter_25_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[1][A]</td>
<td>u_debugger/ff_counter_25_s3/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C18[1][A]</td>
<td>u_debugger/ff_counter_25_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 16.695%; route: 1.749, 74.680%; tC2Q: 0.202, 8.625%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debugger/ff_blue_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R16C16[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.113</td>
<td>0.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>6.504</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>1728</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>7.685</td>
<td>1.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C19[0][A]</td>
<td style=" font-weight:bold;">u_debugger/ff_blue_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C19[0][A]</td>
<td>u_debugger/ff_blue_5_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C19[0][A]</td>
<td>u_debugger/ff_blue_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 16.695%; route: 1.749, 74.680%; tC2Q: 0.202, 8.625%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debugger/ff_green_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R16C16[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.113</td>
<td>0.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>6.504</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>1728</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>7.685</td>
<td>1.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[0][B]</td>
<td style=" font-weight:bold;">u_debugger/ff_green_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[0][B]</td>
<td>u_debugger/ff_green_5_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C19[0][B]</td>
<td>u_debugger/ff_green_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 16.695%; route: 1.749, 74.680%; tC2Q: 0.202, 8.625%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debugger/ff_red_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R16C16[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.113</td>
<td>0.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>6.504</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>1728</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>7.685</td>
<td>1.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td style=" font-weight:bold;">u_debugger/ff_red_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>u_debugger/ff_red_5_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>u_debugger/ff_red_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 16.695%; route: 1.749, 74.680%; tC2Q: 0.202, 8.625%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debugger/ff_on_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R16C16[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.113</td>
<td>0.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>6.504</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>1728</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>7.685</td>
<td>1.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C19[0][B]</td>
<td style=" font-weight:bold;">u_debugger/ff_on_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C19[0][B]</td>
<td>u_debugger/ff_on_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C19[0][B]</td>
<td>u_debugger/ff_on_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 16.695%; route: 1.749, 74.680%; tC2Q: 0.202, 8.625%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debugger/ff_wr_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R16C16[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.113</td>
<td>0.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>6.504</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>1728</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>7.685</td>
<td>1.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C19[1][A]</td>
<td style=" font-weight:bold;">u_debugger/ff_wr_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C19[1][A]</td>
<td>u_debugger/ff_wr_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C19[1][A]</td>
<td>u_debugger/ff_wr_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 16.695%; route: 1.749, 74.680%; tC2Q: 0.202, 8.625%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debugger/ff_counter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R16C16[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.113</td>
<td>0.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>6.504</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>1728</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>7.685</td>
<td>1.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C16[2][B]</td>
<td style=" font-weight:bold;">u_debugger/ff_counter_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C16[2][B]</td>
<td>u_debugger/ff_counter_0_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C16[2][B]</td>
<td>u_debugger/ff_counter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 16.695%; route: 1.749, 74.680%; tC2Q: 0.202, 8.625%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debugger/ff_counter_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R16C16[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.113</td>
<td>0.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>6.504</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>1728</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>7.685</td>
<td>1.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C16[0][B]</td>
<td style=" font-weight:bold;">u_debugger/ff_counter_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C16[0][B]</td>
<td>u_debugger/ff_counter_1_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C16[0][B]</td>
<td>u_debugger/ff_counter_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 16.695%; route: 1.749, 74.680%; tC2Q: 0.202, 8.625%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debugger/ff_counter_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R16C16[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.113</td>
<td>0.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>6.504</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>1728</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>7.685</td>
<td>1.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C16[2][B]</td>
<td style=" font-weight:bold;">u_debugger/ff_counter_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C16[2][B]</td>
<td>u_debugger/ff_counter_2_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C16[2][B]</td>
<td>u_debugger/ff_counter_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 16.695%; route: 1.749, 74.680%; tC2Q: 0.202, 8.625%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debugger/ff_counter_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R16C16[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.113</td>
<td>0.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>6.504</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>1728</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>7.685</td>
<td>1.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C18[2][B]</td>
<td style=" font-weight:bold;">u_debugger/ff_counter_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C18[2][B]</td>
<td>u_debugger/ff_counter_3_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C18[2][B]</td>
<td>u_debugger/ff_counter_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 16.695%; route: 1.749, 74.680%; tC2Q: 0.202, 8.625%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debugger/ff_counter_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R16C16[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.113</td>
<td>0.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>6.504</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>1728</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>7.685</td>
<td>1.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[1][A]</td>
<td style=" font-weight:bold;">u_debugger/ff_counter_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[1][A]</td>
<td>u_debugger/ff_counter_4_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C17[1][A]</td>
<td>u_debugger/ff_counter_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 16.695%; route: 1.749, 74.680%; tC2Q: 0.202, 8.625%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debugger/ff_counter_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R16C16[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.113</td>
<td>0.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>6.504</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>1728</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>7.685</td>
<td>1.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[0][A]</td>
<td style=" font-weight:bold;">u_debugger/ff_counter_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[0][A]</td>
<td>u_debugger/ff_counter_5_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C18[0][A]</td>
<td>u_debugger/ff_counter_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 16.695%; route: 1.749, 74.680%; tC2Q: 0.202, 8.625%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debugger/ff_counter_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R16C16[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.113</td>
<td>0.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>6.504</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>1728</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>7.685</td>
<td>1.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C18[2][A]</td>
<td style=" font-weight:bold;">u_debugger/ff_counter_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C18[2][A]</td>
<td>u_debugger/ff_counter_6_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C18[2][A]</td>
<td>u_debugger/ff_counter_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 16.695%; route: 1.749, 74.680%; tC2Q: 0.202, 8.625%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debugger/ff_counter_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R16C16[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.113</td>
<td>0.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>6.504</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>1728</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>7.685</td>
<td>1.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[2][B]</td>
<td style=" font-weight:bold;">u_debugger/ff_counter_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[2][B]</td>
<td>u_debugger/ff_counter_7_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C19[2][B]</td>
<td>u_debugger/ff_counter_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 16.695%; route: 1.749, 74.680%; tC2Q: 0.202, 8.625%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debugger/ff_counter_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R16C16[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.113</td>
<td>0.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>6.504</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>1728</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>7.685</td>
<td>1.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C18[2][B]</td>
<td style=" font-weight:bold;">u_debugger/ff_counter_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C18[2][B]</td>
<td>u_debugger/ff_counter_8_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C18[2][B]</td>
<td>u_debugger/ff_counter_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 16.695%; route: 1.749, 74.680%; tC2Q: 0.202, 8.625%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debugger/ff_counter_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R16C16[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.113</td>
<td>0.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>6.504</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>1728</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>7.685</td>
<td>1.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C18[0][A]</td>
<td style=" font-weight:bold;">u_debugger/ff_counter_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C18[0][A]</td>
<td>u_debugger/ff_counter_9_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C18[0][A]</td>
<td>u_debugger/ff_counter_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 16.695%; route: 1.749, 74.680%; tC2Q: 0.202, 8.625%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debugger/ff_counter_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R16C16[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.113</td>
<td>0.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>6.504</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>1728</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>7.685</td>
<td>1.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[2][A]</td>
<td style=" font-weight:bold;">u_debugger/ff_counter_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[2][A]</td>
<td>u_debugger/ff_counter_10_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C19[2][A]</td>
<td>u_debugger/ff_counter_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 16.695%; route: 1.749, 74.680%; tC2Q: 0.202, 8.625%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debugger/ff_counter_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R16C16[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.113</td>
<td>0.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>6.504</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>1728</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>7.685</td>
<td>1.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[1][B]</td>
<td style=" font-weight:bold;">u_debugger/ff_counter_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[1][B]</td>
<td>u_debugger/ff_counter_11_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C19[1][B]</td>
<td>u_debugger/ff_counter_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 16.695%; route: 1.749, 74.680%; tC2Q: 0.202, 8.625%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debugger/ff_counter_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R16C16[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.113</td>
<td>0.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>6.504</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>1728</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>7.685</td>
<td>1.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[1][A]</td>
<td style=" font-weight:bold;">u_debugger/ff_counter_12_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[1][A]</td>
<td>u_debugger/ff_counter_12_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C19[1][A]</td>
<td>u_debugger/ff_counter_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 16.695%; route: 1.749, 74.680%; tC2Q: 0.202, 8.625%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debugger/ff_counter_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R16C16[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.113</td>
<td>0.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>6.504</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>1728</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>7.685</td>
<td>1.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[0][B]</td>
<td style=" font-weight:bold;">u_debugger/ff_counter_13_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[0][B]</td>
<td>u_debugger/ff_counter_13_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C19[0][B]</td>
<td>u_debugger/ff_counter_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 16.695%; route: 1.749, 74.680%; tC2Q: 0.202, 8.625%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debugger/ff_counter_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R16C16[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.113</td>
<td>0.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>6.504</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>1728</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>7.685</td>
<td>1.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[0][B]</td>
<td style=" font-weight:bold;">u_debugger/ff_counter_14_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[0][B]</td>
<td>u_debugger/ff_counter_14_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C17[0][B]</td>
<td>u_debugger/ff_counter_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 16.695%; route: 1.749, 74.680%; tC2Q: 0.202, 8.625%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debugger/ff_counter_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R16C16[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.113</td>
<td>0.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>6.504</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>1728</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>7.685</td>
<td>1.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C17[2][B]</td>
<td style=" font-weight:bold;">u_debugger/ff_counter_15_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C17[2][B]</td>
<td>u_debugger/ff_counter_15_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C17[2][B]</td>
<td>u_debugger/ff_counter_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 16.695%; route: 1.749, 74.680%; tC2Q: 0.202, 8.625%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debugger/ff_counter_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R16C16[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.113</td>
<td>0.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>6.504</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>1728</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>7.685</td>
<td>1.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td style=" font-weight:bold;">u_debugger/ff_counter_16_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td>u_debugger/ff_counter_16_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C17[2][A]</td>
<td>u_debugger/ff_counter_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 16.695%; route: 1.749, 74.680%; tC2Q: 0.202, 8.625%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debugger/ff_counter_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R16C16[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.113</td>
<td>0.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>6.504</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>1728</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>7.685</td>
<td>1.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C19[2][B]</td>
<td style=" font-weight:bold;">u_debugger/ff_counter_17_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C19[2][B]</td>
<td>u_debugger/ff_counter_17_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C19[2][B]</td>
<td>u_debugger/ff_counter_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 16.695%; route: 1.749, 74.680%; tC2Q: 0.202, 8.625%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debugger/ff_counter_18_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R16C16[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.113</td>
<td>0.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>6.504</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>1728</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>7.685</td>
<td>1.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C16[2][A]</td>
<td style=" font-weight:bold;">u_debugger/ff_counter_18_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2138</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C16[2][A]</td>
<td>u_debugger/ff_counter_18_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C16[2][A]</td>
<td>u_debugger/ff_counter_18_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 16.695%; route: 1.749, 74.680%; tC2Q: 0.202, 8.625%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_sdram/ff_sdr_read_data_31_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>3.830</td>
<td>3.830</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>6.104</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_sdr_read_data_31_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>9.650</td>
<td>3.830</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>11.161</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_sdr_read_data_31_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_sdram/ff_sdr_read_data_30_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>3.830</td>
<td>3.830</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>6.104</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_sdr_read_data_30_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>9.650</td>
<td>3.830</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>11.161</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_sdr_read_data_30_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_sdram/ff_sdr_read_data_29_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>3.830</td>
<td>3.830</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>6.104</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_sdr_read_data_29_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>9.650</td>
<td>3.830</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>11.161</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_sdr_read_data_29_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_sdram/ff_sdr_read_data_28_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>3.830</td>
<td>3.830</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>6.104</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_sdr_read_data_28_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>9.650</td>
<td>3.830</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>11.161</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_sdr_read_data_28_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_sdram/ff_sdr_read_data_27_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>3.830</td>
<td>3.830</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>6.104</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_sdr_read_data_27_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>9.650</td>
<td>3.830</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>11.161</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_sdr_read_data_27_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_sdram/ff_sdr_read_data_26_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>3.830</td>
<td>3.830</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>6.104</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_sdr_read_data_26_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>9.650</td>
<td>3.830</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>11.161</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_sdr_read_data_26_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_sdram/ff_sdr_read_data_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>3.830</td>
<td>3.830</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>6.104</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_sdr_read_data_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>9.650</td>
<td>3.830</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>11.161</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_sdr_read_data_8_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_sdram/ff_sdr_read_data_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>3.830</td>
<td>3.830</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>6.104</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_sdr_read_data_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>9.650</td>
<td>3.830</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>11.161</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_sdr_read_data_7_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_sdram/ff_sdr_read_data_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>3.830</td>
<td>3.830</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>6.104</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_sdr_read_data_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>9.650</td>
<td>3.830</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>11.161</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_sdr_read_data_0_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_sdram/ff_sdr_read_data_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>3.830</td>
<td>3.830</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>6.104</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_sdr_read_data_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>9.650</td>
<td>3.830</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>11.161</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_sdr_read_data_6_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>2138</td>
<td>clk85m</td>
<td>-3.679</td>
<td>2.274</td>
</tr>
<tr>
<td>1728</td>
<td>n36_6</td>
<td>-3.679</td>
<td>1.898</td>
</tr>
<tr>
<td>178</td>
<td>u_v9958/u_command/u_cache/ff_priority[0]</td>
<td>5.162</td>
<td>2.048</td>
</tr>
<tr>
<td>137</td>
<td>u_v9958/w_vram_interleave</td>
<td>2.805</td>
<td>3.428</td>
</tr>
<tr>
<td>127</td>
<td>u_v9958/u_command/u_cache/ff_priority[1]</td>
<td>5.046</td>
<td>2.095</td>
</tr>
<tr>
<td>121</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_current_plane[0]</td>
<td>4.092</td>
<td>1.307</td>
</tr>
<tr>
<td>116</td>
<td>u_v9958/u_command/ff_cache_vram_address[0]</td>
<td>2.895</td>
<td>1.985</td>
</tr>
<tr>
<td>96</td>
<td>u_v9958/w_h_count[0]</td>
<td>6.822</td>
<td>1.492</td>
</tr>
<tr>
<td>90</td>
<td>u_v9958/u_command/u_cache/n5284_7</td>
<td>2.737</td>
<td>3.448</td>
</tr>
<tr>
<td>82</td>
<td>u_v9958/u_command/ff_start</td>
<td>5.376</td>
<td>2.047</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C5</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C7</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C8</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C40</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C49</td>
<td>100.00%</td>
</tr>
<tr>
<td>R6C11</td>
<td>100.00%</td>
</tr>
<tr>
<td>R39C46</td>
<td>100.00%</td>
</tr>
<tr>
<td>R39C47</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
