Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Tue Nov 25 20:09:39 2025
| Host         : DESKTOP-403USDT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file metronome_timing_summary_routed.rpt -pb metronome_timing_summary_routed.pb -rpx metronome_timing_summary_routed.rpx -warn_on_violation
| Design       : metronome
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  33          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.518        0.000                      0                  329        0.232        0.000                      0                  329        4.500        0.000                       0                   221  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.518        0.000                      0                  329        0.232        0.000                      0                  329        4.500        0.000                       0                   221  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.518ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.518ns  (required time - arrival time)
  Source:                 adjust_bpm/bpm_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/millesecond_accumulator_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.448ns  (logic 4.250ns (57.059%)  route 3.198ns (42.941%))
  Logic Levels:           21  (CARRY4=16 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.548     5.069    adjust_bpm/clk_IBUF_BUFG
    SLICE_X38Y22         FDCE                                         r  adjust_bpm/bpm_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDCE (Prop_fdce_C_Q)         0.518     5.587 r  adjust_bpm/bpm_out_reg[0]/Q
                         net (fo=7, routed)           0.643     6.230    gen/Q[0]
    SLICE_X32Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.354 r  gen/millesecond_accumulator[0]_i_14/O
                         net (fo=1, routed)           0.000     6.354    gen/millesecond_accumulator[0]_i_14_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.886 r  gen/millesecond_accumulator_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.886    gen/millesecond_accumulator_reg[0]_i_10_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.000 r  gen/millesecond_accumulator_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.000    gen/millesecond_accumulator_reg[4]_i_11_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.114 r  gen/millesecond_accumulator_reg[8]_i_7/CO[3]
                         net (fo=1, routed)           0.009     7.123    gen/millesecond_accumulator_reg[8]_i_7_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.237 r  gen/millesecond_accumulator_reg[12]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.237    gen/millesecond_accumulator_reg[12]_i_7_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.351 r  gen/beat_tick_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.351    gen/beat_tick_reg_i_3_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.465 r  gen/beat_tick_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.465    gen/beat_tick_reg_i_6_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.579 r  gen/millesecond_accumulator_reg[24]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.579    gen/millesecond_accumulator_reg[24]_i_7_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.892 r  gen/millesecond_accumulator_reg[28]_i_7/O[3]
                         net (fo=2, routed)           0.736     8.628    gen/millesecond_accumulator2[31]
    SLICE_X31Y27         LUT5 (Prop_lut5_I0_O)        0.306     8.934 r  gen/beat_tick_i_10/O
                         net (fo=1, routed)           0.414     9.348    gen/beat_tick_i_10_n_0
    SLICE_X35Y27         LUT5 (Prop_lut5_I0_O)        0.124     9.472 r  gen/beat_tick_i_7/O
                         net (fo=1, routed)           0.433     9.905    gen/beat_tick_i_7_n_0
    SLICE_X35Y27         LUT6 (Prop_lut6_I5_O)        0.124    10.029 r  gen/beat_tick_i_2/O
                         net (fo=41, routed)          0.955    10.984    gen/load
    SLICE_X34Y22         LUT4 (Prop_lut4_I2_O)        0.124    11.108 r  gen/millesecond_accumulator[0]_i_6/O
                         net (fo=1, routed)           0.000    11.108    adjust_bpm/S[3]
    SLICE_X34Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.484 r  adjust_bpm/millesecond_accumulator_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.484    adjust_bpm/millesecond_accumulator_reg[0]_i_1_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.601 r  adjust_bpm/millesecond_accumulator_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.601    gen/CO[0]
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.718 r  gen/millesecond_accumulator_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.727    gen/millesecond_accumulator_reg[8]_i_1_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.844 r  gen/millesecond_accumulator_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.844    gen/millesecond_accumulator_reg[12]_i_1_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.961 r  gen/millesecond_accumulator_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.961    gen/millesecond_accumulator_reg[16]_i_1_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.078 r  gen/millesecond_accumulator_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.078    gen/millesecond_accumulator_reg[20]_i_1_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.195 r  gen/millesecond_accumulator_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.195    gen/millesecond_accumulator_reg[24]_i_1_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.518 r  gen/millesecond_accumulator_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.518    gen/millesecond_accumulator_reg[28]_i_1_n_6
    SLICE_X34Y29         FDRE                                         r  gen/millesecond_accumulator_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.433    14.774    gen/clk_IBUF_BUFG
    SLICE_X34Y29         FDRE                                         r  gen/millesecond_accumulator_reg[29]/C
                         clock pessimism              0.188    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X34Y29         FDRE (Setup_fdre_C_D)        0.109    15.036    gen/millesecond_accumulator_reg[29]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -12.518    
  -------------------------------------------------------------------
                         slack                                  2.518    

Slack (MET) :             2.526ns  (required time - arrival time)
  Source:                 adjust_bpm/bpm_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/millesecond_accumulator_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.440ns  (logic 4.242ns (57.013%)  route 3.198ns (42.987%))
  Logic Levels:           21  (CARRY4=16 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.548     5.069    adjust_bpm/clk_IBUF_BUFG
    SLICE_X38Y22         FDCE                                         r  adjust_bpm/bpm_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDCE (Prop_fdce_C_Q)         0.518     5.587 r  adjust_bpm/bpm_out_reg[0]/Q
                         net (fo=7, routed)           0.643     6.230    gen/Q[0]
    SLICE_X32Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.354 r  gen/millesecond_accumulator[0]_i_14/O
                         net (fo=1, routed)           0.000     6.354    gen/millesecond_accumulator[0]_i_14_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.886 r  gen/millesecond_accumulator_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.886    gen/millesecond_accumulator_reg[0]_i_10_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.000 r  gen/millesecond_accumulator_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.000    gen/millesecond_accumulator_reg[4]_i_11_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.114 r  gen/millesecond_accumulator_reg[8]_i_7/CO[3]
                         net (fo=1, routed)           0.009     7.123    gen/millesecond_accumulator_reg[8]_i_7_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.237 r  gen/millesecond_accumulator_reg[12]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.237    gen/millesecond_accumulator_reg[12]_i_7_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.351 r  gen/beat_tick_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.351    gen/beat_tick_reg_i_3_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.465 r  gen/beat_tick_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.465    gen/beat_tick_reg_i_6_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.579 r  gen/millesecond_accumulator_reg[24]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.579    gen/millesecond_accumulator_reg[24]_i_7_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.892 r  gen/millesecond_accumulator_reg[28]_i_7/O[3]
                         net (fo=2, routed)           0.736     8.628    gen/millesecond_accumulator2[31]
    SLICE_X31Y27         LUT5 (Prop_lut5_I0_O)        0.306     8.934 r  gen/beat_tick_i_10/O
                         net (fo=1, routed)           0.414     9.348    gen/beat_tick_i_10_n_0
    SLICE_X35Y27         LUT5 (Prop_lut5_I0_O)        0.124     9.472 r  gen/beat_tick_i_7/O
                         net (fo=1, routed)           0.433     9.905    gen/beat_tick_i_7_n_0
    SLICE_X35Y27         LUT6 (Prop_lut6_I5_O)        0.124    10.029 r  gen/beat_tick_i_2/O
                         net (fo=41, routed)          0.955    10.984    gen/load
    SLICE_X34Y22         LUT4 (Prop_lut4_I2_O)        0.124    11.108 r  gen/millesecond_accumulator[0]_i_6/O
                         net (fo=1, routed)           0.000    11.108    adjust_bpm/S[3]
    SLICE_X34Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.484 r  adjust_bpm/millesecond_accumulator_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.484    adjust_bpm/millesecond_accumulator_reg[0]_i_1_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.601 r  adjust_bpm/millesecond_accumulator_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.601    gen/CO[0]
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.718 r  gen/millesecond_accumulator_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.727    gen/millesecond_accumulator_reg[8]_i_1_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.844 r  gen/millesecond_accumulator_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.844    gen/millesecond_accumulator_reg[12]_i_1_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.961 r  gen/millesecond_accumulator_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.961    gen/millesecond_accumulator_reg[16]_i_1_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.078 r  gen/millesecond_accumulator_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.078    gen/millesecond_accumulator_reg[20]_i_1_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.195 r  gen/millesecond_accumulator_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.195    gen/millesecond_accumulator_reg[24]_i_1_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.510 r  gen/millesecond_accumulator_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.510    gen/millesecond_accumulator_reg[28]_i_1_n_4
    SLICE_X34Y29         FDRE                                         r  gen/millesecond_accumulator_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.433    14.774    gen/clk_IBUF_BUFG
    SLICE_X34Y29         FDRE                                         r  gen/millesecond_accumulator_reg[31]/C
                         clock pessimism              0.188    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X34Y29         FDRE (Setup_fdre_C_D)        0.109    15.036    gen/millesecond_accumulator_reg[31]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -12.510    
  -------------------------------------------------------------------
                         slack                                  2.526    

Slack (MET) :             2.602ns  (required time - arrival time)
  Source:                 adjust_bpm/bpm_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/millesecond_accumulator_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.364ns  (logic 4.166ns (56.570%)  route 3.198ns (43.431%))
  Logic Levels:           21  (CARRY4=16 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.548     5.069    adjust_bpm/clk_IBUF_BUFG
    SLICE_X38Y22         FDCE                                         r  adjust_bpm/bpm_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDCE (Prop_fdce_C_Q)         0.518     5.587 r  adjust_bpm/bpm_out_reg[0]/Q
                         net (fo=7, routed)           0.643     6.230    gen/Q[0]
    SLICE_X32Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.354 r  gen/millesecond_accumulator[0]_i_14/O
                         net (fo=1, routed)           0.000     6.354    gen/millesecond_accumulator[0]_i_14_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.886 r  gen/millesecond_accumulator_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.886    gen/millesecond_accumulator_reg[0]_i_10_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.000 r  gen/millesecond_accumulator_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.000    gen/millesecond_accumulator_reg[4]_i_11_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.114 r  gen/millesecond_accumulator_reg[8]_i_7/CO[3]
                         net (fo=1, routed)           0.009     7.123    gen/millesecond_accumulator_reg[8]_i_7_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.237 r  gen/millesecond_accumulator_reg[12]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.237    gen/millesecond_accumulator_reg[12]_i_7_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.351 r  gen/beat_tick_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.351    gen/beat_tick_reg_i_3_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.465 r  gen/beat_tick_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.465    gen/beat_tick_reg_i_6_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.579 r  gen/millesecond_accumulator_reg[24]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.579    gen/millesecond_accumulator_reg[24]_i_7_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.892 r  gen/millesecond_accumulator_reg[28]_i_7/O[3]
                         net (fo=2, routed)           0.736     8.628    gen/millesecond_accumulator2[31]
    SLICE_X31Y27         LUT5 (Prop_lut5_I0_O)        0.306     8.934 r  gen/beat_tick_i_10/O
                         net (fo=1, routed)           0.414     9.348    gen/beat_tick_i_10_n_0
    SLICE_X35Y27         LUT5 (Prop_lut5_I0_O)        0.124     9.472 r  gen/beat_tick_i_7/O
                         net (fo=1, routed)           0.433     9.905    gen/beat_tick_i_7_n_0
    SLICE_X35Y27         LUT6 (Prop_lut6_I5_O)        0.124    10.029 r  gen/beat_tick_i_2/O
                         net (fo=41, routed)          0.955    10.984    gen/load
    SLICE_X34Y22         LUT4 (Prop_lut4_I2_O)        0.124    11.108 r  gen/millesecond_accumulator[0]_i_6/O
                         net (fo=1, routed)           0.000    11.108    adjust_bpm/S[3]
    SLICE_X34Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.484 r  adjust_bpm/millesecond_accumulator_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.484    adjust_bpm/millesecond_accumulator_reg[0]_i_1_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.601 r  adjust_bpm/millesecond_accumulator_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.601    gen/CO[0]
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.718 r  gen/millesecond_accumulator_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.727    gen/millesecond_accumulator_reg[8]_i_1_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.844 r  gen/millesecond_accumulator_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.844    gen/millesecond_accumulator_reg[12]_i_1_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.961 r  gen/millesecond_accumulator_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.961    gen/millesecond_accumulator_reg[16]_i_1_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.078 r  gen/millesecond_accumulator_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.078    gen/millesecond_accumulator_reg[20]_i_1_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.195 r  gen/millesecond_accumulator_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.195    gen/millesecond_accumulator_reg[24]_i_1_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.434 r  gen/millesecond_accumulator_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.434    gen/millesecond_accumulator_reg[28]_i_1_n_5
    SLICE_X34Y29         FDRE                                         r  gen/millesecond_accumulator_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.433    14.774    gen/clk_IBUF_BUFG
    SLICE_X34Y29         FDRE                                         r  gen/millesecond_accumulator_reg[30]/C
                         clock pessimism              0.188    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X34Y29         FDRE (Setup_fdre_C_D)        0.109    15.036    gen/millesecond_accumulator_reg[30]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -12.434    
  -------------------------------------------------------------------
                         slack                                  2.602    

Slack (MET) :             2.622ns  (required time - arrival time)
  Source:                 adjust_bpm/bpm_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/millesecond_accumulator_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.344ns  (logic 4.146ns (56.451%)  route 3.198ns (43.549%))
  Logic Levels:           21  (CARRY4=16 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.548     5.069    adjust_bpm/clk_IBUF_BUFG
    SLICE_X38Y22         FDCE                                         r  adjust_bpm/bpm_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDCE (Prop_fdce_C_Q)         0.518     5.587 r  adjust_bpm/bpm_out_reg[0]/Q
                         net (fo=7, routed)           0.643     6.230    gen/Q[0]
    SLICE_X32Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.354 r  gen/millesecond_accumulator[0]_i_14/O
                         net (fo=1, routed)           0.000     6.354    gen/millesecond_accumulator[0]_i_14_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.886 r  gen/millesecond_accumulator_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.886    gen/millesecond_accumulator_reg[0]_i_10_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.000 r  gen/millesecond_accumulator_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.000    gen/millesecond_accumulator_reg[4]_i_11_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.114 r  gen/millesecond_accumulator_reg[8]_i_7/CO[3]
                         net (fo=1, routed)           0.009     7.123    gen/millesecond_accumulator_reg[8]_i_7_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.237 r  gen/millesecond_accumulator_reg[12]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.237    gen/millesecond_accumulator_reg[12]_i_7_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.351 r  gen/beat_tick_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.351    gen/beat_tick_reg_i_3_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.465 r  gen/beat_tick_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.465    gen/beat_tick_reg_i_6_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.579 r  gen/millesecond_accumulator_reg[24]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.579    gen/millesecond_accumulator_reg[24]_i_7_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.892 r  gen/millesecond_accumulator_reg[28]_i_7/O[3]
                         net (fo=2, routed)           0.736     8.628    gen/millesecond_accumulator2[31]
    SLICE_X31Y27         LUT5 (Prop_lut5_I0_O)        0.306     8.934 r  gen/beat_tick_i_10/O
                         net (fo=1, routed)           0.414     9.348    gen/beat_tick_i_10_n_0
    SLICE_X35Y27         LUT5 (Prop_lut5_I0_O)        0.124     9.472 r  gen/beat_tick_i_7/O
                         net (fo=1, routed)           0.433     9.905    gen/beat_tick_i_7_n_0
    SLICE_X35Y27         LUT6 (Prop_lut6_I5_O)        0.124    10.029 r  gen/beat_tick_i_2/O
                         net (fo=41, routed)          0.955    10.984    gen/load
    SLICE_X34Y22         LUT4 (Prop_lut4_I2_O)        0.124    11.108 r  gen/millesecond_accumulator[0]_i_6/O
                         net (fo=1, routed)           0.000    11.108    adjust_bpm/S[3]
    SLICE_X34Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.484 r  adjust_bpm/millesecond_accumulator_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.484    adjust_bpm/millesecond_accumulator_reg[0]_i_1_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.601 r  adjust_bpm/millesecond_accumulator_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.601    gen/CO[0]
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.718 r  gen/millesecond_accumulator_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.727    gen/millesecond_accumulator_reg[8]_i_1_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.844 r  gen/millesecond_accumulator_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.844    gen/millesecond_accumulator_reg[12]_i_1_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.961 r  gen/millesecond_accumulator_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.961    gen/millesecond_accumulator_reg[16]_i_1_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.078 r  gen/millesecond_accumulator_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.078    gen/millesecond_accumulator_reg[20]_i_1_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.195 r  gen/millesecond_accumulator_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.195    gen/millesecond_accumulator_reg[24]_i_1_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.414 r  gen/millesecond_accumulator_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.414    gen/millesecond_accumulator_reg[28]_i_1_n_7
    SLICE_X34Y29         FDRE                                         r  gen/millesecond_accumulator_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.433    14.774    gen/clk_IBUF_BUFG
    SLICE_X34Y29         FDRE                                         r  gen/millesecond_accumulator_reg[28]/C
                         clock pessimism              0.188    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X34Y29         FDRE (Setup_fdre_C_D)        0.109    15.036    gen/millesecond_accumulator_reg[28]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -12.414    
  -------------------------------------------------------------------
                         slack                                  2.622    

Slack (MET) :             2.634ns  (required time - arrival time)
  Source:                 adjust_bpm/bpm_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/millesecond_accumulator_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.331ns  (logic 4.133ns (56.374%)  route 3.198ns (43.626%))
  Logic Levels:           20  (CARRY4=15 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.548     5.069    adjust_bpm/clk_IBUF_BUFG
    SLICE_X38Y22         FDCE                                         r  adjust_bpm/bpm_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDCE (Prop_fdce_C_Q)         0.518     5.587 r  adjust_bpm/bpm_out_reg[0]/Q
                         net (fo=7, routed)           0.643     6.230    gen/Q[0]
    SLICE_X32Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.354 r  gen/millesecond_accumulator[0]_i_14/O
                         net (fo=1, routed)           0.000     6.354    gen/millesecond_accumulator[0]_i_14_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.886 r  gen/millesecond_accumulator_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.886    gen/millesecond_accumulator_reg[0]_i_10_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.000 r  gen/millesecond_accumulator_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.000    gen/millesecond_accumulator_reg[4]_i_11_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.114 r  gen/millesecond_accumulator_reg[8]_i_7/CO[3]
                         net (fo=1, routed)           0.009     7.123    gen/millesecond_accumulator_reg[8]_i_7_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.237 r  gen/millesecond_accumulator_reg[12]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.237    gen/millesecond_accumulator_reg[12]_i_7_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.351 r  gen/beat_tick_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.351    gen/beat_tick_reg_i_3_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.465 r  gen/beat_tick_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.465    gen/beat_tick_reg_i_6_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.579 r  gen/millesecond_accumulator_reg[24]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.579    gen/millesecond_accumulator_reg[24]_i_7_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.892 r  gen/millesecond_accumulator_reg[28]_i_7/O[3]
                         net (fo=2, routed)           0.736     8.628    gen/millesecond_accumulator2[31]
    SLICE_X31Y27         LUT5 (Prop_lut5_I0_O)        0.306     8.934 r  gen/beat_tick_i_10/O
                         net (fo=1, routed)           0.414     9.348    gen/beat_tick_i_10_n_0
    SLICE_X35Y27         LUT5 (Prop_lut5_I0_O)        0.124     9.472 r  gen/beat_tick_i_7/O
                         net (fo=1, routed)           0.433     9.905    gen/beat_tick_i_7_n_0
    SLICE_X35Y27         LUT6 (Prop_lut6_I5_O)        0.124    10.029 r  gen/beat_tick_i_2/O
                         net (fo=41, routed)          0.955    10.984    gen/load
    SLICE_X34Y22         LUT4 (Prop_lut4_I2_O)        0.124    11.108 r  gen/millesecond_accumulator[0]_i_6/O
                         net (fo=1, routed)           0.000    11.108    adjust_bpm/S[3]
    SLICE_X34Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.484 r  adjust_bpm/millesecond_accumulator_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.484    adjust_bpm/millesecond_accumulator_reg[0]_i_1_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.601 r  adjust_bpm/millesecond_accumulator_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.601    gen/CO[0]
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.718 r  gen/millesecond_accumulator_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.727    gen/millesecond_accumulator_reg[8]_i_1_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.844 r  gen/millesecond_accumulator_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.844    gen/millesecond_accumulator_reg[12]_i_1_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.961 r  gen/millesecond_accumulator_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.961    gen/millesecond_accumulator_reg[16]_i_1_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.078 r  gen/millesecond_accumulator_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.078    gen/millesecond_accumulator_reg[20]_i_1_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.401 r  gen/millesecond_accumulator_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.401    gen/millesecond_accumulator_reg[24]_i_1_n_6
    SLICE_X34Y28         FDRE                                         r  gen/millesecond_accumulator_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.432    14.773    gen/clk_IBUF_BUFG
    SLICE_X34Y28         FDRE                                         r  gen/millesecond_accumulator_reg[25]/C
                         clock pessimism              0.188    14.961    
                         clock uncertainty           -0.035    14.926    
    SLICE_X34Y28         FDRE (Setup_fdre_C_D)        0.109    15.035    gen/millesecond_accumulator_reg[25]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -12.401    
  -------------------------------------------------------------------
                         slack                                  2.634    

Slack (MET) :             2.642ns  (required time - arrival time)
  Source:                 adjust_bpm/bpm_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/millesecond_accumulator_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.323ns  (logic 4.125ns (56.326%)  route 3.198ns (43.674%))
  Logic Levels:           20  (CARRY4=15 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.548     5.069    adjust_bpm/clk_IBUF_BUFG
    SLICE_X38Y22         FDCE                                         r  adjust_bpm/bpm_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDCE (Prop_fdce_C_Q)         0.518     5.587 r  adjust_bpm/bpm_out_reg[0]/Q
                         net (fo=7, routed)           0.643     6.230    gen/Q[0]
    SLICE_X32Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.354 r  gen/millesecond_accumulator[0]_i_14/O
                         net (fo=1, routed)           0.000     6.354    gen/millesecond_accumulator[0]_i_14_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.886 r  gen/millesecond_accumulator_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.886    gen/millesecond_accumulator_reg[0]_i_10_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.000 r  gen/millesecond_accumulator_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.000    gen/millesecond_accumulator_reg[4]_i_11_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.114 r  gen/millesecond_accumulator_reg[8]_i_7/CO[3]
                         net (fo=1, routed)           0.009     7.123    gen/millesecond_accumulator_reg[8]_i_7_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.237 r  gen/millesecond_accumulator_reg[12]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.237    gen/millesecond_accumulator_reg[12]_i_7_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.351 r  gen/beat_tick_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.351    gen/beat_tick_reg_i_3_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.465 r  gen/beat_tick_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.465    gen/beat_tick_reg_i_6_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.579 r  gen/millesecond_accumulator_reg[24]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.579    gen/millesecond_accumulator_reg[24]_i_7_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.892 r  gen/millesecond_accumulator_reg[28]_i_7/O[3]
                         net (fo=2, routed)           0.736     8.628    gen/millesecond_accumulator2[31]
    SLICE_X31Y27         LUT5 (Prop_lut5_I0_O)        0.306     8.934 r  gen/beat_tick_i_10/O
                         net (fo=1, routed)           0.414     9.348    gen/beat_tick_i_10_n_0
    SLICE_X35Y27         LUT5 (Prop_lut5_I0_O)        0.124     9.472 r  gen/beat_tick_i_7/O
                         net (fo=1, routed)           0.433     9.905    gen/beat_tick_i_7_n_0
    SLICE_X35Y27         LUT6 (Prop_lut6_I5_O)        0.124    10.029 r  gen/beat_tick_i_2/O
                         net (fo=41, routed)          0.955    10.984    gen/load
    SLICE_X34Y22         LUT4 (Prop_lut4_I2_O)        0.124    11.108 r  gen/millesecond_accumulator[0]_i_6/O
                         net (fo=1, routed)           0.000    11.108    adjust_bpm/S[3]
    SLICE_X34Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.484 r  adjust_bpm/millesecond_accumulator_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.484    adjust_bpm/millesecond_accumulator_reg[0]_i_1_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.601 r  adjust_bpm/millesecond_accumulator_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.601    gen/CO[0]
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.718 r  gen/millesecond_accumulator_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.727    gen/millesecond_accumulator_reg[8]_i_1_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.844 r  gen/millesecond_accumulator_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.844    gen/millesecond_accumulator_reg[12]_i_1_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.961 r  gen/millesecond_accumulator_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.961    gen/millesecond_accumulator_reg[16]_i_1_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.078 r  gen/millesecond_accumulator_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.078    gen/millesecond_accumulator_reg[20]_i_1_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.393 r  gen/millesecond_accumulator_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.393    gen/millesecond_accumulator_reg[24]_i_1_n_4
    SLICE_X34Y28         FDRE                                         r  gen/millesecond_accumulator_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.432    14.773    gen/clk_IBUF_BUFG
    SLICE_X34Y28         FDRE                                         r  gen/millesecond_accumulator_reg[27]/C
                         clock pessimism              0.188    14.961    
                         clock uncertainty           -0.035    14.926    
    SLICE_X34Y28         FDRE (Setup_fdre_C_D)        0.109    15.035    gen/millesecond_accumulator_reg[27]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -12.393    
  -------------------------------------------------------------------
                         slack                                  2.642    

Slack (MET) :             2.718ns  (required time - arrival time)
  Source:                 adjust_bpm/bpm_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/millesecond_accumulator_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.247ns  (logic 4.049ns (55.868%)  route 3.198ns (44.132%))
  Logic Levels:           20  (CARRY4=15 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.548     5.069    adjust_bpm/clk_IBUF_BUFG
    SLICE_X38Y22         FDCE                                         r  adjust_bpm/bpm_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDCE (Prop_fdce_C_Q)         0.518     5.587 r  adjust_bpm/bpm_out_reg[0]/Q
                         net (fo=7, routed)           0.643     6.230    gen/Q[0]
    SLICE_X32Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.354 r  gen/millesecond_accumulator[0]_i_14/O
                         net (fo=1, routed)           0.000     6.354    gen/millesecond_accumulator[0]_i_14_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.886 r  gen/millesecond_accumulator_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.886    gen/millesecond_accumulator_reg[0]_i_10_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.000 r  gen/millesecond_accumulator_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.000    gen/millesecond_accumulator_reg[4]_i_11_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.114 r  gen/millesecond_accumulator_reg[8]_i_7/CO[3]
                         net (fo=1, routed)           0.009     7.123    gen/millesecond_accumulator_reg[8]_i_7_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.237 r  gen/millesecond_accumulator_reg[12]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.237    gen/millesecond_accumulator_reg[12]_i_7_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.351 r  gen/beat_tick_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.351    gen/beat_tick_reg_i_3_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.465 r  gen/beat_tick_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.465    gen/beat_tick_reg_i_6_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.579 r  gen/millesecond_accumulator_reg[24]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.579    gen/millesecond_accumulator_reg[24]_i_7_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.892 r  gen/millesecond_accumulator_reg[28]_i_7/O[3]
                         net (fo=2, routed)           0.736     8.628    gen/millesecond_accumulator2[31]
    SLICE_X31Y27         LUT5 (Prop_lut5_I0_O)        0.306     8.934 r  gen/beat_tick_i_10/O
                         net (fo=1, routed)           0.414     9.348    gen/beat_tick_i_10_n_0
    SLICE_X35Y27         LUT5 (Prop_lut5_I0_O)        0.124     9.472 r  gen/beat_tick_i_7/O
                         net (fo=1, routed)           0.433     9.905    gen/beat_tick_i_7_n_0
    SLICE_X35Y27         LUT6 (Prop_lut6_I5_O)        0.124    10.029 r  gen/beat_tick_i_2/O
                         net (fo=41, routed)          0.955    10.984    gen/load
    SLICE_X34Y22         LUT4 (Prop_lut4_I2_O)        0.124    11.108 r  gen/millesecond_accumulator[0]_i_6/O
                         net (fo=1, routed)           0.000    11.108    adjust_bpm/S[3]
    SLICE_X34Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.484 r  adjust_bpm/millesecond_accumulator_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.484    adjust_bpm/millesecond_accumulator_reg[0]_i_1_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.601 r  adjust_bpm/millesecond_accumulator_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.601    gen/CO[0]
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.718 r  gen/millesecond_accumulator_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.727    gen/millesecond_accumulator_reg[8]_i_1_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.844 r  gen/millesecond_accumulator_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.844    gen/millesecond_accumulator_reg[12]_i_1_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.961 r  gen/millesecond_accumulator_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.961    gen/millesecond_accumulator_reg[16]_i_1_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.078 r  gen/millesecond_accumulator_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.078    gen/millesecond_accumulator_reg[20]_i_1_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.317 r  gen/millesecond_accumulator_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.317    gen/millesecond_accumulator_reg[24]_i_1_n_5
    SLICE_X34Y28         FDRE                                         r  gen/millesecond_accumulator_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.432    14.773    gen/clk_IBUF_BUFG
    SLICE_X34Y28         FDRE                                         r  gen/millesecond_accumulator_reg[26]/C
                         clock pessimism              0.188    14.961    
                         clock uncertainty           -0.035    14.926    
    SLICE_X34Y28         FDRE (Setup_fdre_C_D)        0.109    15.035    gen/millesecond_accumulator_reg[26]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -12.317    
  -------------------------------------------------------------------
                         slack                                  2.718    

Slack (MET) :             2.738ns  (required time - arrival time)
  Source:                 adjust_bpm/bpm_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/millesecond_accumulator_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.227ns  (logic 4.029ns (55.746%)  route 3.198ns (44.254%))
  Logic Levels:           20  (CARRY4=15 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.548     5.069    adjust_bpm/clk_IBUF_BUFG
    SLICE_X38Y22         FDCE                                         r  adjust_bpm/bpm_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDCE (Prop_fdce_C_Q)         0.518     5.587 r  adjust_bpm/bpm_out_reg[0]/Q
                         net (fo=7, routed)           0.643     6.230    gen/Q[0]
    SLICE_X32Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.354 r  gen/millesecond_accumulator[0]_i_14/O
                         net (fo=1, routed)           0.000     6.354    gen/millesecond_accumulator[0]_i_14_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.886 r  gen/millesecond_accumulator_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.886    gen/millesecond_accumulator_reg[0]_i_10_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.000 r  gen/millesecond_accumulator_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.000    gen/millesecond_accumulator_reg[4]_i_11_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.114 r  gen/millesecond_accumulator_reg[8]_i_7/CO[3]
                         net (fo=1, routed)           0.009     7.123    gen/millesecond_accumulator_reg[8]_i_7_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.237 r  gen/millesecond_accumulator_reg[12]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.237    gen/millesecond_accumulator_reg[12]_i_7_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.351 r  gen/beat_tick_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.351    gen/beat_tick_reg_i_3_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.465 r  gen/beat_tick_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.465    gen/beat_tick_reg_i_6_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.579 r  gen/millesecond_accumulator_reg[24]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.579    gen/millesecond_accumulator_reg[24]_i_7_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.892 r  gen/millesecond_accumulator_reg[28]_i_7/O[3]
                         net (fo=2, routed)           0.736     8.628    gen/millesecond_accumulator2[31]
    SLICE_X31Y27         LUT5 (Prop_lut5_I0_O)        0.306     8.934 r  gen/beat_tick_i_10/O
                         net (fo=1, routed)           0.414     9.348    gen/beat_tick_i_10_n_0
    SLICE_X35Y27         LUT5 (Prop_lut5_I0_O)        0.124     9.472 r  gen/beat_tick_i_7/O
                         net (fo=1, routed)           0.433     9.905    gen/beat_tick_i_7_n_0
    SLICE_X35Y27         LUT6 (Prop_lut6_I5_O)        0.124    10.029 r  gen/beat_tick_i_2/O
                         net (fo=41, routed)          0.955    10.984    gen/load
    SLICE_X34Y22         LUT4 (Prop_lut4_I2_O)        0.124    11.108 r  gen/millesecond_accumulator[0]_i_6/O
                         net (fo=1, routed)           0.000    11.108    adjust_bpm/S[3]
    SLICE_X34Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.484 r  adjust_bpm/millesecond_accumulator_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.484    adjust_bpm/millesecond_accumulator_reg[0]_i_1_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.601 r  adjust_bpm/millesecond_accumulator_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.601    gen/CO[0]
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.718 r  gen/millesecond_accumulator_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.727    gen/millesecond_accumulator_reg[8]_i_1_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.844 r  gen/millesecond_accumulator_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.844    gen/millesecond_accumulator_reg[12]_i_1_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.961 r  gen/millesecond_accumulator_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.961    gen/millesecond_accumulator_reg[16]_i_1_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.078 r  gen/millesecond_accumulator_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.078    gen/millesecond_accumulator_reg[20]_i_1_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.297 r  gen/millesecond_accumulator_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.297    gen/millesecond_accumulator_reg[24]_i_1_n_7
    SLICE_X34Y28         FDRE                                         r  gen/millesecond_accumulator_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.432    14.773    gen/clk_IBUF_BUFG
    SLICE_X34Y28         FDRE                                         r  gen/millesecond_accumulator_reg[24]/C
                         clock pessimism              0.188    14.961    
                         clock uncertainty           -0.035    14.926    
    SLICE_X34Y28         FDRE (Setup_fdre_C_D)        0.109    15.035    gen/millesecond_accumulator_reg[24]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -12.297    
  -------------------------------------------------------------------
                         slack                                  2.738    

Slack (MET) :             2.749ns  (required time - arrival time)
  Source:                 adjust_bpm/bpm_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/millesecond_accumulator_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.214ns  (logic 4.016ns (55.667%)  route 3.198ns (44.333%))
  Logic Levels:           19  (CARRY4=14 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.548     5.069    adjust_bpm/clk_IBUF_BUFG
    SLICE_X38Y22         FDCE                                         r  adjust_bpm/bpm_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDCE (Prop_fdce_C_Q)         0.518     5.587 r  adjust_bpm/bpm_out_reg[0]/Q
                         net (fo=7, routed)           0.643     6.230    gen/Q[0]
    SLICE_X32Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.354 r  gen/millesecond_accumulator[0]_i_14/O
                         net (fo=1, routed)           0.000     6.354    gen/millesecond_accumulator[0]_i_14_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.886 r  gen/millesecond_accumulator_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.886    gen/millesecond_accumulator_reg[0]_i_10_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.000 r  gen/millesecond_accumulator_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.000    gen/millesecond_accumulator_reg[4]_i_11_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.114 r  gen/millesecond_accumulator_reg[8]_i_7/CO[3]
                         net (fo=1, routed)           0.009     7.123    gen/millesecond_accumulator_reg[8]_i_7_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.237 r  gen/millesecond_accumulator_reg[12]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.237    gen/millesecond_accumulator_reg[12]_i_7_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.351 r  gen/beat_tick_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.351    gen/beat_tick_reg_i_3_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.465 r  gen/beat_tick_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.465    gen/beat_tick_reg_i_6_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.579 r  gen/millesecond_accumulator_reg[24]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.579    gen/millesecond_accumulator_reg[24]_i_7_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.892 r  gen/millesecond_accumulator_reg[28]_i_7/O[3]
                         net (fo=2, routed)           0.736     8.628    gen/millesecond_accumulator2[31]
    SLICE_X31Y27         LUT5 (Prop_lut5_I0_O)        0.306     8.934 r  gen/beat_tick_i_10/O
                         net (fo=1, routed)           0.414     9.348    gen/beat_tick_i_10_n_0
    SLICE_X35Y27         LUT5 (Prop_lut5_I0_O)        0.124     9.472 r  gen/beat_tick_i_7/O
                         net (fo=1, routed)           0.433     9.905    gen/beat_tick_i_7_n_0
    SLICE_X35Y27         LUT6 (Prop_lut6_I5_O)        0.124    10.029 r  gen/beat_tick_i_2/O
                         net (fo=41, routed)          0.955    10.984    gen/load
    SLICE_X34Y22         LUT4 (Prop_lut4_I2_O)        0.124    11.108 r  gen/millesecond_accumulator[0]_i_6/O
                         net (fo=1, routed)           0.000    11.108    adjust_bpm/S[3]
    SLICE_X34Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.484 r  adjust_bpm/millesecond_accumulator_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.484    adjust_bpm/millesecond_accumulator_reg[0]_i_1_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.601 r  adjust_bpm/millesecond_accumulator_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.601    gen/CO[0]
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.718 r  gen/millesecond_accumulator_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.727    gen/millesecond_accumulator_reg[8]_i_1_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.844 r  gen/millesecond_accumulator_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.844    gen/millesecond_accumulator_reg[12]_i_1_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.961 r  gen/millesecond_accumulator_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.961    gen/millesecond_accumulator_reg[16]_i_1_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.284 r  gen/millesecond_accumulator_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.284    gen/millesecond_accumulator_reg[20]_i_1_n_6
    SLICE_X34Y27         FDRE                                         r  gen/millesecond_accumulator_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.430    14.771    gen/clk_IBUF_BUFG
    SLICE_X34Y27         FDRE                                         r  gen/millesecond_accumulator_reg[21]/C
                         clock pessimism              0.188    14.959    
                         clock uncertainty           -0.035    14.924    
    SLICE_X34Y27         FDRE (Setup_fdre_C_D)        0.109    15.033    gen/millesecond_accumulator_reg[21]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -12.284    
  -------------------------------------------------------------------
                         slack                                  2.749    

Slack (MET) :             2.757ns  (required time - arrival time)
  Source:                 adjust_bpm/bpm_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/millesecond_accumulator_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.206ns  (logic 4.008ns (55.617%)  route 3.198ns (44.383%))
  Logic Levels:           19  (CARRY4=14 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.548     5.069    adjust_bpm/clk_IBUF_BUFG
    SLICE_X38Y22         FDCE                                         r  adjust_bpm/bpm_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDCE (Prop_fdce_C_Q)         0.518     5.587 r  adjust_bpm/bpm_out_reg[0]/Q
                         net (fo=7, routed)           0.643     6.230    gen/Q[0]
    SLICE_X32Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.354 r  gen/millesecond_accumulator[0]_i_14/O
                         net (fo=1, routed)           0.000     6.354    gen/millesecond_accumulator[0]_i_14_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.886 r  gen/millesecond_accumulator_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.886    gen/millesecond_accumulator_reg[0]_i_10_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.000 r  gen/millesecond_accumulator_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.000    gen/millesecond_accumulator_reg[4]_i_11_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.114 r  gen/millesecond_accumulator_reg[8]_i_7/CO[3]
                         net (fo=1, routed)           0.009     7.123    gen/millesecond_accumulator_reg[8]_i_7_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.237 r  gen/millesecond_accumulator_reg[12]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.237    gen/millesecond_accumulator_reg[12]_i_7_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.351 r  gen/beat_tick_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.351    gen/beat_tick_reg_i_3_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.465 r  gen/beat_tick_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.465    gen/beat_tick_reg_i_6_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.579 r  gen/millesecond_accumulator_reg[24]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.579    gen/millesecond_accumulator_reg[24]_i_7_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.892 r  gen/millesecond_accumulator_reg[28]_i_7/O[3]
                         net (fo=2, routed)           0.736     8.628    gen/millesecond_accumulator2[31]
    SLICE_X31Y27         LUT5 (Prop_lut5_I0_O)        0.306     8.934 r  gen/beat_tick_i_10/O
                         net (fo=1, routed)           0.414     9.348    gen/beat_tick_i_10_n_0
    SLICE_X35Y27         LUT5 (Prop_lut5_I0_O)        0.124     9.472 r  gen/beat_tick_i_7/O
                         net (fo=1, routed)           0.433     9.905    gen/beat_tick_i_7_n_0
    SLICE_X35Y27         LUT6 (Prop_lut6_I5_O)        0.124    10.029 r  gen/beat_tick_i_2/O
                         net (fo=41, routed)          0.955    10.984    gen/load
    SLICE_X34Y22         LUT4 (Prop_lut4_I2_O)        0.124    11.108 r  gen/millesecond_accumulator[0]_i_6/O
                         net (fo=1, routed)           0.000    11.108    adjust_bpm/S[3]
    SLICE_X34Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.484 r  adjust_bpm/millesecond_accumulator_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.484    adjust_bpm/millesecond_accumulator_reg[0]_i_1_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.601 r  adjust_bpm/millesecond_accumulator_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.601    gen/CO[0]
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.718 r  gen/millesecond_accumulator_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.727    gen/millesecond_accumulator_reg[8]_i_1_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.844 r  gen/millesecond_accumulator_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.844    gen/millesecond_accumulator_reg[12]_i_1_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.961 r  gen/millesecond_accumulator_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.961    gen/millesecond_accumulator_reg[16]_i_1_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.276 r  gen/millesecond_accumulator_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.276    gen/millesecond_accumulator_reg[20]_i_1_n_4
    SLICE_X34Y27         FDRE                                         r  gen/millesecond_accumulator_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.430    14.771    gen/clk_IBUF_BUFG
    SLICE_X34Y27         FDRE                                         r  gen/millesecond_accumulator_reg[23]/C
                         clock pessimism              0.188    14.959    
                         clock uncertainty           -0.035    14.924    
    SLICE_X34Y27         FDRE (Setup_fdre_C_D)        0.109    15.033    gen/millesecond_accumulator_reg[23]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -12.276    
  -------------------------------------------------------------------
                         slack                                  2.757    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 bpm_button_down_debounced/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bpm_button_down_debounced/count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.875%)  route 0.153ns (45.125%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.553     1.436    bpm_button_down_debounced/clk_IBUF_BUFG
    SLICE_X37Y21         FDCE                                         r  bpm_button_down_debounced/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  bpm_button_down_debounced/count_reg[0]/Q
                         net (fo=35, routed)          0.153     1.730    bpm_button_down_debounced/count_reg_n_0_[0]
    SLICE_X37Y20         LUT5 (Prop_lut5_I1_O)        0.045     1.775 r  bpm_button_down_debounced/count[27]_i_1__0/O
                         net (fo=1, routed)           0.000     1.775    bpm_button_down_debounced/count[27]_i_1__0_n_0
    SLICE_X37Y20         FDCE                                         r  bpm_button_down_debounced/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.821     1.948    bpm_button_down_debounced/clk_IBUF_BUFG
    SLICE_X37Y20         FDCE                                         r  bpm_button_down_debounced/count_reg[27]/C
                         clock pessimism             -0.497     1.451    
    SLICE_X37Y20         FDCE (Hold_fdce_C_D)         0.092     1.543    bpm_button_down_debounced/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 bpm_button_down_debounced/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bpm_button_down_debounced/count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.714%)  route 0.154ns (45.286%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.553     1.436    bpm_button_down_debounced/clk_IBUF_BUFG
    SLICE_X37Y21         FDCE                                         r  bpm_button_down_debounced/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  bpm_button_down_debounced/count_reg[0]/Q
                         net (fo=35, routed)          0.154     1.731    bpm_button_down_debounced/count_reg_n_0_[0]
    SLICE_X37Y20         LUT5 (Prop_lut5_I1_O)        0.045     1.776 r  bpm_button_down_debounced/count[26]_i_1__0/O
                         net (fo=1, routed)           0.000     1.776    bpm_button_down_debounced/count[26]_i_1__0_n_0
    SLICE_X37Y20         FDCE                                         r  bpm_button_down_debounced/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.821     1.948    bpm_button_down_debounced/clk_IBUF_BUFG
    SLICE_X37Y20         FDCE                                         r  bpm_button_down_debounced/count_reg[26]/C
                         clock pessimism             -0.497     1.451    
    SLICE_X37Y20         FDCE (Hold_fdce_C_D)         0.091     1.542    bpm_button_down_debounced/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 bpm_button_up_debounced/button_prev_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bpm_button_up_debounced/count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.110%)  route 0.185ns (49.890%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.554     1.437    bpm_button_up_debounced/clk_IBUF_BUFG
    SLICE_X40Y20         FDCE                                         r  bpm_button_up_debounced/button_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  bpm_button_up_debounced/button_prev_reg/Q
                         net (fo=34, routed)          0.185     1.763    bpm_button_up_debounced/button_prev_reg_n_0
    SLICE_X42Y19         LUT5 (Prop_lut5_I3_O)        0.045     1.808 r  bpm_button_up_debounced/count[24]_i_1/O
                         net (fo=1, routed)           0.000     1.808    bpm_button_up_debounced/count[24]_i_1_n_0
    SLICE_X42Y19         FDCE                                         r  bpm_button_up_debounced/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.823     1.950    bpm_button_up_debounced/clk_IBUF_BUFG
    SLICE_X42Y19         FDCE                                         r  bpm_button_up_debounced/count_reg[24]/C
                         clock pessimism             -0.498     1.452    
    SLICE_X42Y19         FDCE (Hold_fdce_C_D)         0.121     1.573    bpm_button_up_debounced/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 activate_button_debounced/button_ff1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            activate_button_debounced/button_ff2_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.557     1.440    activate_button_debounced/clk_IBUF_BUFG
    SLICE_X31Y17         FDCE                                         r  activate_button_debounced/button_ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  activate_button_debounced/button_ff1_reg/Q
                         net (fo=1, routed)           0.170     1.751    activate_button_debounced/button_ff1
    SLICE_X30Y17         FDCE                                         r  activate_button_debounced/button_ff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.824     1.951    activate_button_debounced/clk_IBUF_BUFG
    SLICE_X30Y17         FDCE                                         r  activate_button_debounced/button_ff2_reg/C
                         clock pessimism             -0.498     1.453    
    SLICE_X30Y17         FDCE (Hold_fdce_C_D)         0.060     1.513    activate_button_debounced/button_ff2_reg
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 bpm_button_down_debounced/button_prev_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bpm_button_down_debounced/count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.108%)  route 0.164ns (46.892%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.553     1.436    bpm_button_down_debounced/clk_IBUF_BUFG
    SLICE_X37Y21         FDCE                                         r  bpm_button_down_debounced/button_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  bpm_button_down_debounced/button_prev_reg/Q
                         net (fo=34, routed)          0.164     1.741    bpm_button_down_debounced/button_prev_reg_n_0
    SLICE_X37Y20         LUT5 (Prop_lut5_I3_O)        0.045     1.786 r  bpm_button_down_debounced/count[28]_i_1__0/O
                         net (fo=1, routed)           0.000     1.786    bpm_button_down_debounced/count[28]_i_1__0_n_0
    SLICE_X37Y20         FDCE                                         r  bpm_button_down_debounced/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.821     1.948    bpm_button_down_debounced/clk_IBUF_BUFG
    SLICE_X37Y20         FDCE                                         r  bpm_button_down_debounced/count_reg[28]/C
                         clock pessimism             -0.497     1.451    
    SLICE_X37Y20         FDCE (Hold_fdce_C_D)         0.092     1.543    bpm_button_down_debounced/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 activate_button_debounced/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            activate_button_debounced/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.107%)  route 0.170ns (44.893%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.554     1.437    activate_button_debounced/clk_IBUF_BUFG
    SLICE_X30Y20         FDCE                                         r  activate_button_debounced/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDCE (Prop_fdce_C_Q)         0.164     1.601 r  activate_button_debounced/count_reg[0]/Q
                         net (fo=35, routed)          0.170     1.771    activate_button_debounced/count_reg_n_0_[0]
    SLICE_X30Y19         LUT5 (Prop_lut5_I1_O)        0.045     1.816 r  activate_button_debounced/count[25]_i_1__1/O
                         net (fo=1, routed)           0.000     1.816    activate_button_debounced/count[25]_i_1__1_n_0
    SLICE_X30Y19         FDCE                                         r  activate_button_debounced/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.822     1.949    activate_button_debounced/clk_IBUF_BUFG
    SLICE_X30Y19         FDCE                                         r  activate_button_debounced/count_reg[25]/C
                         clock pessimism             -0.497     1.452    
    SLICE_X30Y19         FDCE (Hold_fdce_C_D)         0.121     1.573    activate_button_debounced/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 adjust_bpm/bpm_out_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/millesecond_accumulator_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.251ns (39.218%)  route 0.389ns (60.782%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.550     1.433    adjust_bpm/clk_IBUF_BUFG
    SLICE_X39Y24         FDPE                                         r  adjust_bpm/bpm_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.574 r  adjust_bpm/bpm_out_reg[6]/Q
                         net (fo=25, routed)          0.389     1.963    gen/Q[6]
    SLICE_X34Y23         LUT4 (Prop_lut4_I0_O)        0.045     2.008 r  gen/millesecond_accumulator[4]_i_7/O
                         net (fo=1, routed)           0.000     2.008    adjust_bpm/millesecond_accumulator_reg[7][2]
    SLICE_X34Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.073 r  adjust_bpm/millesecond_accumulator_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.073    gen/millesecond_accumulator_reg[7]_0[2]
    SLICE_X34Y23         FDRE                                         r  gen/millesecond_accumulator_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.816     1.943    gen/clk_IBUF_BUFG
    SLICE_X34Y23         FDRE                                         r  gen/millesecond_accumulator_reg[6]/C
                         clock pessimism             -0.249     1.694    
    SLICE_X34Y23         FDRE (Hold_fdre_C_D)         0.134     1.828    gen/millesecond_accumulator_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 adjust_bpm/bpm_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/millesecond_accumulator_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.252ns (39.265%)  route 0.390ns (60.735%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.551     1.434    adjust_bpm/clk_IBUF_BUFG
    SLICE_X39Y23         FDCE                                         r  adjust_bpm/bpm_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDCE (Prop_fdce_C_Q)         0.141     1.575 r  adjust_bpm/bpm_out_reg[1]/Q
                         net (fo=11, routed)          0.390     1.965    gen/Q[1]
    SLICE_X34Y22         LUT4 (Prop_lut4_I0_O)        0.045     2.010 r  gen/millesecond_accumulator[0]_i_8/O
                         net (fo=1, routed)           0.000     2.010    adjust_bpm/S[1]
    SLICE_X34Y22         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.076 r  adjust_bpm/millesecond_accumulator_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.076    gen/O[1]
    SLICE_X34Y22         FDRE                                         r  gen/millesecond_accumulator_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.818     1.945    gen/clk_IBUF_BUFG
    SLICE_X34Y22         FDRE                                         r  gen/millesecond_accumulator_reg[1]/C
                         clock pessimism             -0.249     1.696    
    SLICE_X34Y22         FDRE (Hold_fdre_C_D)         0.134     1.830    gen/millesecond_accumulator_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 adjust_bpm/bpm_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/millesecond_accumulator_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.251ns (39.088%)  route 0.391ns (60.912%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.551     1.434    adjust_bpm/clk_IBUF_BUFG
    SLICE_X39Y23         FDCE                                         r  adjust_bpm/bpm_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDCE (Prop_fdce_C_Q)         0.141     1.575 r  adjust_bpm/bpm_out_reg[2]/Q
                         net (fo=21, routed)          0.391     1.966    gen/Q[2]
    SLICE_X34Y22         LUT4 (Prop_lut4_I0_O)        0.045     2.011 r  gen/millesecond_accumulator[0]_i_7/O
                         net (fo=1, routed)           0.000     2.011    adjust_bpm/S[2]
    SLICE_X34Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.076 r  adjust_bpm/millesecond_accumulator_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.076    gen/O[2]
    SLICE_X34Y22         FDRE                                         r  gen/millesecond_accumulator_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.818     1.945    gen/clk_IBUF_BUFG
    SLICE_X34Y22         FDRE                                         r  gen/millesecond_accumulator_reg[2]/C
                         clock pessimism             -0.249     1.696    
    SLICE_X34Y22         FDRE (Hold_fdre_C_D)         0.134     1.830    gen/millesecond_accumulator_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 bpm_button_up_debounced/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bpm_button_up_debounced/count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.628%)  route 0.196ns (51.372%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.554     1.437    bpm_button_up_debounced/clk_IBUF_BUFG
    SLICE_X40Y20         FDCE                                         r  bpm_button_up_debounced/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  bpm_button_up_debounced/count_reg[0]/Q
                         net (fo=35, routed)          0.196     1.775    bpm_button_up_debounced/count_reg_n_0_[0]
    SLICE_X42Y20         LUT5 (Prop_lut5_I1_O)        0.045     1.820 r  bpm_button_up_debounced/count[28]_i_1/O
                         net (fo=1, routed)           0.000     1.820    bpm_button_up_debounced/count[28]_i_1_n_0
    SLICE_X42Y20         FDCE                                         r  bpm_button_up_debounced/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.822     1.949    bpm_button_up_debounced/clk_IBUF_BUFG
    SLICE_X42Y20         FDCE                                         r  bpm_button_up_debounced/count_reg[28]/C
                         clock pessimism             -0.498     1.451    
    SLICE_X42Y20         FDCE (Hold_fdce_C_D)         0.121     1.572    bpm_button_up_debounced/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.247    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X29Y21   state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X31Y17   activate_button_debounced/button_ff1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y17   activate_button_debounced/button_ff2_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y20   activate_button_debounced/button_out_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y19   activate_button_debounced/button_prev_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y20   activate_button_debounced/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y16   activate_button_debounced/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y16   activate_button_debounced/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y16   activate_button_debounced/count_reg[12]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X29Y21   state_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X29Y21   state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y17   activate_button_debounced/button_ff1_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y17   activate_button_debounced/button_ff1_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y17   activate_button_debounced/button_ff2_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y17   activate_button_debounced/button_ff2_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y20   activate_button_debounced/button_out_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y20   activate_button_debounced/button_out_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y19   activate_button_debounced/button_prev_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y19   activate_button_debounced/button_prev_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X29Y21   state_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X29Y21   state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y17   activate_button_debounced/button_ff1_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y17   activate_button_debounced/button_ff1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y17   activate_button_debounced/button_ff2_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y17   activate_button_debounced/button_ff2_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y20   activate_button_debounced/button_out_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y20   activate_button_debounced/button_out_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y19   activate_button_debounced/button_prev_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y19   activate_button_debounced/button_prev_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 beats_per_measure_minute_switcher
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.363ns  (logic 5.348ns (43.258%)  route 7.015ns (56.742%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  beats_per_measure_minute_switcher (IN)
                         net (fo=0)                   0.000     0.000    beats_per_measure_minute_switcher
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  beats_per_measure_minute_switcher_IBUF_inst/O
                         net (fo=14, routed)          2.594     4.050    frontend/u_front/u_disp/beats_per_measure_minute_switcher_IBUF
    SLICE_X38Y23         LUT4 (Prop_lut4_I2_O)        0.124     4.174 f  frontend/u_front/u_disp/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.689     4.864    frontend/u_front/u_disp/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.124     4.988 r  frontend/u_front/u_disp/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.003     5.990    adjust_bpm/seg[0][0]
    SLICE_X36Y22         LUT6 (Prop_lut6_I5_O)        0.124     6.114 r  adjust_bpm/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.729     8.843    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    12.363 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.363    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beats_per_measure_minute_switcher
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.231ns  (logic 5.333ns (43.599%)  route 6.898ns (56.401%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  beats_per_measure_minute_switcher (IN)
                         net (fo=0)                   0.000     0.000    beats_per_measure_minute_switcher
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  beats_per_measure_minute_switcher_IBUF_inst/O
                         net (fo=14, routed)          2.594     4.050    adjust_bpm/beats_per_measure_minute_switcher_IBUF
    SLICE_X37Y23         LUT6 (Prop_lut6_I1_O)        0.124     4.174 r  adjust_bpm/seg_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.475     4.649    adjust_bpm/frontend/u_front/d0[1]
    SLICE_X37Y23         LUT6 (Prop_lut6_I1_O)        0.124     4.773 r  adjust_bpm/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.073     5.846    adjust_bpm/frontend/sel0[1]
    SLICE_X36Y22         LUT6 (Prop_lut6_I4_O)        0.124     5.970 r  adjust_bpm/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.756     8.726    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    12.231 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.231    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beats_per_measure_minute_switcher
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.225ns  (logic 5.364ns (43.874%)  route 6.862ns (56.126%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  beats_per_measure_minute_switcher (IN)
                         net (fo=0)                   0.000     0.000    beats_per_measure_minute_switcher
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  beats_per_measure_minute_switcher_IBUF_inst/O
                         net (fo=14, routed)          2.594     4.050    frontend/u_front/u_disp/beats_per_measure_minute_switcher_IBUF
    SLICE_X38Y23         LUT4 (Prop_lut4_I2_O)        0.124     4.174 f  frontend/u_front/u_disp/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.689     4.864    frontend/u_front/u_disp/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.124     4.988 r  frontend/u_front/u_disp/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.000     5.987    adjust_bpm/seg[0][0]
    SLICE_X36Y22         LUT6 (Prop_lut6_I4_O)        0.124     6.111 r  adjust_bpm/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.578     8.690    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    12.225 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.225    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beats_per_measure_minute_switcher
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.100ns  (logic 5.360ns (44.293%)  route 6.741ns (55.707%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  beats_per_measure_minute_switcher (IN)
                         net (fo=0)                   0.000     0.000    beats_per_measure_minute_switcher
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  beats_per_measure_minute_switcher_IBUF_inst/O
                         net (fo=14, routed)          2.594     4.050    adjust_bpm/beats_per_measure_minute_switcher_IBUF
    SLICE_X37Y23         LUT6 (Prop_lut6_I1_O)        0.124     4.174 r  adjust_bpm/seg_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.475     4.649    adjust_bpm/frontend/u_front/d0[1]
    SLICE_X37Y23         LUT6 (Prop_lut6_I1_O)        0.124     4.773 r  adjust_bpm/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.075     5.848    adjust_bpm/frontend/sel0[1]
    SLICE_X37Y22         LUT6 (Prop_lut6_I5_O)        0.124     5.972 r  adjust_bpm/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.597     8.569    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    12.100 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.100    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beats_per_measure_minute_switcher
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.075ns  (logic 5.339ns (44.213%)  route 6.736ns (55.787%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  beats_per_measure_minute_switcher (IN)
                         net (fo=0)                   0.000     0.000    beats_per_measure_minute_switcher
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  beats_per_measure_minute_switcher_IBUF_inst/O
                         net (fo=14, routed)          2.594     4.050    frontend/u_front/u_disp/beats_per_measure_minute_switcher_IBUF
    SLICE_X38Y23         LUT4 (Prop_lut4_I2_O)        0.124     4.174 f  frontend/u_front/u_disp/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.689     4.864    frontend/u_front/u_disp/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.124     4.988 r  frontend/u_front/u_disp/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.777     5.764    adjust_bpm/seg[0][0]
    SLICE_X37Y22         LUT6 (Prop_lut6_I4_O)        0.124     5.888 r  adjust_bpm/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.676     8.565    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    12.075 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.075    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beats_per_measure_minute_switcher
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.040ns  (logic 5.363ns (44.546%)  route 6.677ns (55.454%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  beats_per_measure_minute_switcher (IN)
                         net (fo=0)                   0.000     0.000    beats_per_measure_minute_switcher
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  beats_per_measure_minute_switcher_IBUF_inst/O
                         net (fo=14, routed)          2.594     4.050    adjust_bpm/beats_per_measure_minute_switcher_IBUF
    SLICE_X37Y23         LUT6 (Prop_lut6_I1_O)        0.124     4.174 r  adjust_bpm/seg_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.475     4.649    adjust_bpm/frontend/u_front/d0[1]
    SLICE_X37Y23         LUT6 (Prop_lut6_I1_O)        0.124     4.773 r  adjust_bpm/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.070     5.843    adjust_bpm/frontend/sel0[1]
    SLICE_X37Y22         LUT6 (Prop_lut6_I4_O)        0.124     5.967 r  adjust_bpm/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.538     8.505    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    12.040 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.040    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beats_per_measure_minute_switcher
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.961ns  (logic 5.357ns (44.792%)  route 6.603ns (55.208%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  beats_per_measure_minute_switcher (IN)
                         net (fo=0)                   0.000     0.000    beats_per_measure_minute_switcher
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  beats_per_measure_minute_switcher_IBUF_inst/O
                         net (fo=14, routed)          2.594     4.050    frontend/u_front/u_disp/beats_per_measure_minute_switcher_IBUF
    SLICE_X38Y23         LUT4 (Prop_lut4_I2_O)        0.124     4.174 f  frontend/u_front/u_disp/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.689     4.864    frontend/u_front/u_disp/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.124     4.988 r  frontend/u_front/u_disp/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.775     5.762    adjust_bpm/seg[0][0]
    SLICE_X37Y22         LUT6 (Prop_lut6_I5_O)        0.124     5.886 r  adjust_bpm/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.545     8.431    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    11.961 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.961    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 beats_per_measure_minute_switcher
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.567ns  (logic 1.502ns (42.098%)  route 2.065ns (57.902%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  beats_per_measure_minute_switcher (IN)
                         net (fo=0)                   0.000     0.000    beats_per_measure_minute_switcher
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  beats_per_measure_minute_switcher_IBUF_inst/O
                         net (fo=14, routed)          1.335     1.559    adjust_bpm/beats_per_measure_minute_switcher_IBUF
    SLICE_X37Y22         LUT6 (Prop_lut6_I1_O)        0.045     1.604 r  adjust_bpm/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.730     2.335    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.567 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.567    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beats_per_measure_minute_switcher
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.616ns  (logic 1.505ns (41.623%)  route 2.111ns (58.377%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  beats_per_measure_minute_switcher (IN)
                         net (fo=0)                   0.000     0.000    beats_per_measure_minute_switcher
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  beats_per_measure_minute_switcher_IBUF_inst/O
                         net (fo=14, routed)          1.334     1.558    adjust_bpm/beats_per_measure_minute_switcher_IBUF
    SLICE_X37Y22         LUT6 (Prop_lut6_I1_O)        0.045     1.603 r  adjust_bpm/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.777     2.380    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.616 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.616    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beats_per_measure_minute_switcher
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.684ns  (logic 1.499ns (40.695%)  route 2.185ns (59.305%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  beats_per_measure_minute_switcher (IN)
                         net (fo=0)                   0.000     0.000    beats_per_measure_minute_switcher
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  beats_per_measure_minute_switcher_IBUF_inst/O
                         net (fo=14, routed)          1.418     1.642    adjust_bpm/beats_per_measure_minute_switcher_IBUF
    SLICE_X37Y22         LUT6 (Prop_lut6_I1_O)        0.045     1.687 r  adjust_bpm/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.767     2.454    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.684 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.684    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beats_per_measure_minute_switcher
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.694ns  (logic 1.475ns (39.928%)  route 2.219ns (60.072%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  beats_per_measure_minute_switcher (IN)
                         net (fo=0)                   0.000     0.000    beats_per_measure_minute_switcher
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  beats_per_measure_minute_switcher_IBUF_inst/O
                         net (fo=14, routed)          1.359     1.583    adjust_bpm/beats_per_measure_minute_switcher_IBUF
    SLICE_X36Y22         LUT6 (Prop_lut6_I1_O)        0.045     1.628 r  adjust_bpm/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.860     2.488    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.694 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.694    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beats_per_measure_minute_switcher
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.729ns  (logic 1.481ns (39.715%)  route 2.248ns (60.285%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  beats_per_measure_minute_switcher (IN)
                         net (fo=0)                   0.000     0.000    beats_per_measure_minute_switcher
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  beats_per_measure_minute_switcher_IBUF_inst/O
                         net (fo=14, routed)          1.419     1.643    adjust_bpm/beats_per_measure_minute_switcher_IBUF
    SLICE_X37Y22         LUT6 (Prop_lut6_I1_O)        0.045     1.688 r  adjust_bpm/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.829     2.517    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.729 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.729    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beats_per_measure_minute_switcher
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.741ns  (logic 1.506ns (40.250%)  route 2.235ns (59.750%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  beats_per_measure_minute_switcher (IN)
                         net (fo=0)                   0.000     0.000    beats_per_measure_minute_switcher
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  beats_per_measure_minute_switcher_IBUF_inst/O
                         net (fo=14, routed)          1.439     1.663    adjust_bpm/beats_per_measure_minute_switcher_IBUF
    SLICE_X36Y22         LUT6 (Prop_lut6_I1_O)        0.045     1.708 r  adjust_bpm/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.796     2.504    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.741 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.741    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beats_per_measure_minute_switcher
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.770ns  (logic 1.490ns (39.522%)  route 2.280ns (60.478%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  beats_per_measure_minute_switcher (IN)
                         net (fo=0)                   0.000     0.000    beats_per_measure_minute_switcher
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  beats_per_measure_minute_switcher_IBUF_inst/O
                         net (fo=14, routed)          1.428     1.652    adjust_bpm/beats_per_measure_minute_switcher_IBUF
    SLICE_X36Y22         LUT6 (Prop_lut6_I1_O)        0.045     1.697 r  adjust_bpm/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.852     2.550    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.770 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.770    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adjust_bpm/bpm_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.306ns  (logic 5.906ns (44.389%)  route 7.399ns (55.611%))
  Logic Levels:           10  (CARRY4=2 LUT5=1 LUT6=5 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.547     5.068    adjust_bpm/clk_IBUF_BUFG
    SLICE_X39Y23         FDCE                                         r  adjust_bpm/bpm_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDCE (Prop_fdce_C_Q)         0.456     5.524 r  adjust_bpm/bpm_out_reg[2]/Q
                         net (fo=21, routed)          1.390     6.914    adjust_bpm/Q[2]
    SLICE_X37Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.038 r  adjust_bpm/q0_carry_i_2/O
                         net (fo=1, routed)           0.000     7.038    frontend/u_front/u_fmt/u_bpm/seg_OBUF[6]_inst_i_30[1]
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.436 r  frontend/u_front/u_fmt/u_bpm/q0_carry/CO[3]
                         net (fo=1, routed)           0.009     7.445    frontend/u_front/u_fmt/u_bpm/q0_carry_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.684 r  frontend/u_front/u_fmt/u_bpm/q0_carry__0/O[2]
                         net (fo=1, routed)           0.843     8.527    adjust_bpm/seg_OBUF[6]_inst_i_23_0[2]
    SLICE_X36Y24         LUT6 (Prop_lut6_I5_O)        0.302     8.829 r  adjust_bpm/seg_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.280     9.109    adjust_bpm/seg_OBUF[6]_inst_i_30_n_0
    SLICE_X36Y24         LUT6 (Prop_lut6_I3_O)        0.124     9.233 r  adjust_bpm/seg_OBUF[6]_inst_i_23/O
                         net (fo=5, routed)           0.613     9.846    adjust_bpm/seg_OBUF[6]_inst_i_23_n_0
    SLICE_X36Y23         LUT6 (Prop_lut6_I3_O)        0.124     9.970 r  adjust_bpm/seg_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.667    10.637    adjust_bpm/seg_OBUF[6]_inst_i_18_n_0
    SLICE_X36Y23         LUT5 (Prop_lut5_I2_O)        0.124    10.761 r  adjust_bpm/seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.000    10.761    adjust_bpm/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X36Y23         MUXF7 (Prop_muxf7_I0_O)      0.212    10.973 r  adjust_bpm/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.842    11.815    adjust_bpm/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X36Y22         LUT6 (Prop_lut6_I2_O)        0.299    12.114 r  adjust_bpm/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.756    14.870    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    18.374 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    18.374    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjust_bpm/bpm_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.213ns  (logic 5.922ns (44.818%)  route 7.291ns (55.182%))
  Logic Levels:           10  (CARRY4=2 LUT5=1 LUT6=5 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.547     5.068    adjust_bpm/clk_IBUF_BUFG
    SLICE_X39Y23         FDCE                                         r  adjust_bpm/bpm_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDCE (Prop_fdce_C_Q)         0.456     5.524 r  adjust_bpm/bpm_out_reg[2]/Q
                         net (fo=21, routed)          1.390     6.914    adjust_bpm/Q[2]
    SLICE_X37Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.038 r  adjust_bpm/q0_carry_i_2/O
                         net (fo=1, routed)           0.000     7.038    frontend/u_front/u_fmt/u_bpm/seg_OBUF[6]_inst_i_30[1]
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.436 r  frontend/u_front/u_fmt/u_bpm/q0_carry/CO[3]
                         net (fo=1, routed)           0.009     7.445    frontend/u_front/u_fmt/u_bpm/q0_carry_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.684 r  frontend/u_front/u_fmt/u_bpm/q0_carry__0/O[2]
                         net (fo=1, routed)           0.843     8.527    adjust_bpm/seg_OBUF[6]_inst_i_23_0[2]
    SLICE_X36Y24         LUT6 (Prop_lut6_I5_O)        0.302     8.829 r  adjust_bpm/seg_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.280     9.109    adjust_bpm/seg_OBUF[6]_inst_i_30_n_0
    SLICE_X36Y24         LUT6 (Prop_lut6_I3_O)        0.124     9.233 r  adjust_bpm/seg_OBUF[6]_inst_i_23/O
                         net (fo=5, routed)           0.613     9.846    adjust_bpm/seg_OBUF[6]_inst_i_23_n_0
    SLICE_X36Y23         LUT6 (Prop_lut6_I3_O)        0.124     9.970 r  adjust_bpm/seg_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.667    10.637    adjust_bpm/seg_OBUF[6]_inst_i_18_n_0
    SLICE_X36Y23         LUT5 (Prop_lut5_I2_O)        0.124    10.761 f  adjust_bpm/seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.000    10.761    adjust_bpm/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X36Y23         MUXF7 (Prop_muxf7_I0_O)      0.212    10.973 f  adjust_bpm/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.761    11.733    adjust_bpm/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X36Y22         LUT6 (Prop_lut6_I2_O)        0.299    12.032 r  adjust_bpm/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.729    14.762    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    18.281 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    18.281    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjust_bpm/bpm_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.814ns  (logic 5.933ns (46.305%)  route 6.880ns (53.695%))
  Logic Levels:           10  (CARRY4=2 LUT5=1 LUT6=5 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.547     5.068    adjust_bpm/clk_IBUF_BUFG
    SLICE_X39Y23         FDCE                                         r  adjust_bpm/bpm_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDCE (Prop_fdce_C_Q)         0.456     5.524 r  adjust_bpm/bpm_out_reg[2]/Q
                         net (fo=21, routed)          1.390     6.914    adjust_bpm/Q[2]
    SLICE_X37Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.038 r  adjust_bpm/q0_carry_i_2/O
                         net (fo=1, routed)           0.000     7.038    frontend/u_front/u_fmt/u_bpm/seg_OBUF[6]_inst_i_30[1]
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.436 r  frontend/u_front/u_fmt/u_bpm/q0_carry/CO[3]
                         net (fo=1, routed)           0.009     7.445    frontend/u_front/u_fmt/u_bpm/q0_carry_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.684 r  frontend/u_front/u_fmt/u_bpm/q0_carry__0/O[2]
                         net (fo=1, routed)           0.843     8.527    adjust_bpm/seg_OBUF[6]_inst_i_23_0[2]
    SLICE_X36Y24         LUT6 (Prop_lut6_I5_O)        0.302     8.829 r  adjust_bpm/seg_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.280     9.109    adjust_bpm/seg_OBUF[6]_inst_i_30_n_0
    SLICE_X36Y24         LUT6 (Prop_lut6_I3_O)        0.124     9.233 r  adjust_bpm/seg_OBUF[6]_inst_i_23/O
                         net (fo=5, routed)           0.613     9.846    adjust_bpm/seg_OBUF[6]_inst_i_23_n_0
    SLICE_X36Y23         LUT6 (Prop_lut6_I3_O)        0.124     9.970 r  adjust_bpm/seg_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.667    10.637    adjust_bpm/seg_OBUF[6]_inst_i_18_n_0
    SLICE_X36Y23         LUT5 (Prop_lut5_I2_O)        0.124    10.761 r  adjust_bpm/seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.000    10.761    adjust_bpm/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X36Y23         MUXF7 (Prop_muxf7_I0_O)      0.212    10.973 r  adjust_bpm/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.482    11.454    adjust_bpm/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X37Y22         LUT6 (Prop_lut6_I2_O)        0.299    11.753 r  adjust_bpm/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.597    14.351    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    17.882 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.882    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjust_bpm/bpm_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.806ns  (logic 5.938ns (46.364%)  route 6.869ns (53.636%))
  Logic Levels:           10  (CARRY4=2 LUT5=1 LUT6=5 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.547     5.068    adjust_bpm/clk_IBUF_BUFG
    SLICE_X39Y23         FDCE                                         r  adjust_bpm/bpm_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDCE (Prop_fdce_C_Q)         0.456     5.524 r  adjust_bpm/bpm_out_reg[2]/Q
                         net (fo=21, routed)          1.390     6.914    adjust_bpm/Q[2]
    SLICE_X37Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.038 r  adjust_bpm/q0_carry_i_2/O
                         net (fo=1, routed)           0.000     7.038    frontend/u_front/u_fmt/u_bpm/seg_OBUF[6]_inst_i_30[1]
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.436 r  frontend/u_front/u_fmt/u_bpm/q0_carry/CO[3]
                         net (fo=1, routed)           0.009     7.445    frontend/u_front/u_fmt/u_bpm/q0_carry_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.684 r  frontend/u_front/u_fmt/u_bpm/q0_carry__0/O[2]
                         net (fo=1, routed)           0.843     8.527    adjust_bpm/seg_OBUF[6]_inst_i_23_0[2]
    SLICE_X36Y24         LUT6 (Prop_lut6_I5_O)        0.302     8.829 r  adjust_bpm/seg_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.280     9.109    adjust_bpm/seg_OBUF[6]_inst_i_30_n_0
    SLICE_X36Y24         LUT6 (Prop_lut6_I3_O)        0.124     9.233 r  adjust_bpm/seg_OBUF[6]_inst_i_23/O
                         net (fo=5, routed)           0.613     9.846    adjust_bpm/seg_OBUF[6]_inst_i_23_n_0
    SLICE_X36Y23         LUT6 (Prop_lut6_I3_O)        0.124     9.970 r  adjust_bpm/seg_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.667    10.637    adjust_bpm/seg_OBUF[6]_inst_i_18_n_0
    SLICE_X36Y23         LUT5 (Prop_lut5_I2_O)        0.124    10.761 r  adjust_bpm/seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.000    10.761    adjust_bpm/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X36Y23         MUXF7 (Prop_muxf7_I0_O)      0.212    10.973 r  adjust_bpm/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.489    11.462    adjust_bpm/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X36Y22         LUT6 (Prop_lut6_I2_O)        0.299    11.761 r  adjust_bpm/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.578    14.339    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    17.875 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.875    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjust_bpm/bpm_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.753ns  (logic 5.937ns (46.553%)  route 6.816ns (53.447%))
  Logic Levels:           10  (CARRY4=2 LUT5=1 LUT6=5 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.547     5.068    adjust_bpm/clk_IBUF_BUFG
    SLICE_X39Y23         FDCE                                         r  adjust_bpm/bpm_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDCE (Prop_fdce_C_Q)         0.456     5.524 r  adjust_bpm/bpm_out_reg[2]/Q
                         net (fo=21, routed)          1.390     6.914    adjust_bpm/Q[2]
    SLICE_X37Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.038 r  adjust_bpm/q0_carry_i_2/O
                         net (fo=1, routed)           0.000     7.038    frontend/u_front/u_fmt/u_bpm/seg_OBUF[6]_inst_i_30[1]
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.436 r  frontend/u_front/u_fmt/u_bpm/q0_carry/CO[3]
                         net (fo=1, routed)           0.009     7.445    frontend/u_front/u_fmt/u_bpm/q0_carry_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.684 r  frontend/u_front/u_fmt/u_bpm/q0_carry__0/O[2]
                         net (fo=1, routed)           0.843     8.527    adjust_bpm/seg_OBUF[6]_inst_i_23_0[2]
    SLICE_X36Y24         LUT6 (Prop_lut6_I5_O)        0.302     8.829 r  adjust_bpm/seg_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.280     9.109    adjust_bpm/seg_OBUF[6]_inst_i_30_n_0
    SLICE_X36Y24         LUT6 (Prop_lut6_I3_O)        0.124     9.233 r  adjust_bpm/seg_OBUF[6]_inst_i_23/O
                         net (fo=5, routed)           0.613     9.846    adjust_bpm/seg_OBUF[6]_inst_i_23_n_0
    SLICE_X36Y23         LUT6 (Prop_lut6_I3_O)        0.124     9.970 r  adjust_bpm/seg_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.667    10.637    adjust_bpm/seg_OBUF[6]_inst_i_18_n_0
    SLICE_X36Y23         LUT5 (Prop_lut5_I2_O)        0.124    10.761 f  adjust_bpm/seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.000    10.761    adjust_bpm/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X36Y23         MUXF7 (Prop_muxf7_I0_O)      0.212    10.973 f  adjust_bpm/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.477    11.449    adjust_bpm/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X37Y22         LUT6 (Prop_lut6_I2_O)        0.299    11.748 r  adjust_bpm/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.538    14.287    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    17.822 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.822    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjust_bpm/bpm_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.723ns  (logic 5.913ns (46.473%)  route 6.810ns (53.527%))
  Logic Levels:           10  (CARRY4=2 LUT5=1 LUT6=5 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.547     5.068    adjust_bpm/clk_IBUF_BUFG
    SLICE_X39Y23         FDCE                                         r  adjust_bpm/bpm_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDCE (Prop_fdce_C_Q)         0.456     5.524 r  adjust_bpm/bpm_out_reg[2]/Q
                         net (fo=21, routed)          1.390     6.914    adjust_bpm/Q[2]
    SLICE_X37Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.038 r  adjust_bpm/q0_carry_i_2/O
                         net (fo=1, routed)           0.000     7.038    frontend/u_front/u_fmt/u_bpm/seg_OBUF[6]_inst_i_30[1]
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.436 r  frontend/u_front/u_fmt/u_bpm/q0_carry/CO[3]
                         net (fo=1, routed)           0.009     7.445    frontend/u_front/u_fmt/u_bpm/q0_carry_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.684 r  frontend/u_front/u_fmt/u_bpm/q0_carry__0/O[2]
                         net (fo=1, routed)           0.843     8.527    adjust_bpm/seg_OBUF[6]_inst_i_23_0[2]
    SLICE_X36Y24         LUT6 (Prop_lut6_I5_O)        0.302     8.829 r  adjust_bpm/seg_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.280     9.109    adjust_bpm/seg_OBUF[6]_inst_i_30_n_0
    SLICE_X36Y24         LUT6 (Prop_lut6_I3_O)        0.124     9.233 r  adjust_bpm/seg_OBUF[6]_inst_i_23/O
                         net (fo=5, routed)           0.613     9.846    adjust_bpm/seg_OBUF[6]_inst_i_23_n_0
    SLICE_X36Y23         LUT6 (Prop_lut6_I3_O)        0.124     9.970 r  adjust_bpm/seg_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.667    10.637    adjust_bpm/seg_OBUF[6]_inst_i_18_n_0
    SLICE_X36Y23         LUT5 (Prop_lut5_I2_O)        0.124    10.761 r  adjust_bpm/seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.000    10.761    adjust_bpm/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X36Y23         MUXF7 (Prop_muxf7_I0_O)      0.212    10.973 r  adjust_bpm/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.333    11.305    adjust_bpm/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X37Y22         LUT6 (Prop_lut6_I2_O)        0.299    11.604 r  adjust_bpm/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.676    14.280    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    17.791 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.791    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjust_bpm/bpm_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.607ns  (logic 5.931ns (47.046%)  route 6.676ns (52.954%))
  Logic Levels:           10  (CARRY4=2 LUT5=1 LUT6=5 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.547     5.068    adjust_bpm/clk_IBUF_BUFG
    SLICE_X39Y23         FDCE                                         r  adjust_bpm/bpm_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDCE (Prop_fdce_C_Q)         0.456     5.524 r  adjust_bpm/bpm_out_reg[2]/Q
                         net (fo=21, routed)          1.390     6.914    adjust_bpm/Q[2]
    SLICE_X37Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.038 r  adjust_bpm/q0_carry_i_2/O
                         net (fo=1, routed)           0.000     7.038    frontend/u_front/u_fmt/u_bpm/seg_OBUF[6]_inst_i_30[1]
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.436 r  frontend/u_front/u_fmt/u_bpm/q0_carry/CO[3]
                         net (fo=1, routed)           0.009     7.445    frontend/u_front/u_fmt/u_bpm/q0_carry_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.684 r  frontend/u_front/u_fmt/u_bpm/q0_carry__0/O[2]
                         net (fo=1, routed)           0.843     8.527    adjust_bpm/seg_OBUF[6]_inst_i_23_0[2]
    SLICE_X36Y24         LUT6 (Prop_lut6_I5_O)        0.302     8.829 r  adjust_bpm/seg_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.280     9.109    adjust_bpm/seg_OBUF[6]_inst_i_30_n_0
    SLICE_X36Y24         LUT6 (Prop_lut6_I3_O)        0.124     9.233 r  adjust_bpm/seg_OBUF[6]_inst_i_23/O
                         net (fo=5, routed)           0.613     9.846    adjust_bpm/seg_OBUF[6]_inst_i_23_n_0
    SLICE_X36Y23         LUT6 (Prop_lut6_I3_O)        0.124     9.970 r  adjust_bpm/seg_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.667    10.637    adjust_bpm/seg_OBUF[6]_inst_i_18_n_0
    SLICE_X36Y23         LUT5 (Prop_lut5_I2_O)        0.124    10.761 f  adjust_bpm/seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.000    10.761    adjust_bpm/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X36Y23         MUXF7 (Prop_muxf7_I0_O)      0.212    10.973 f  adjust_bpm/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.330    11.302    adjust_bpm/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X37Y22         LUT6 (Prop_lut6_I2_O)        0.299    11.601 r  adjust_bpm/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.545    14.146    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    17.675 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.675    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 frontend/u_front/u_ledflash/tmr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.208ns  (logic 4.225ns (37.699%)  route 6.983ns (62.301%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.546     5.067    frontend/u_front/u_ledflash/clk_IBUF_BUFG
    SLICE_X28Y25         FDRE                                         r  frontend/u_front/u_ledflash/tmr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  frontend/u_front/u_ledflash/tmr_reg[19]/Q
                         net (fo=2, routed)           1.000     6.524    frontend/u_front/u_ledflash/tmr_reg[19]
    SLICE_X29Y26         LUT6 (Prop_lut6_I4_O)        0.124     6.648 f  frontend/u_front/u_ledflash/led_OBUF[15]_inst_i_5/O
                         net (fo=1, routed)           0.746     7.394    frontend/u_front/u_ledflash/led_OBUF[15]_inst_i_5_n_0
    SLICE_X29Y23         LUT4 (Prop_lut4_I3_O)        0.124     7.518 r  frontend/u_front/u_ledflash/led_OBUF[15]_inst_i_1/O
                         net (fo=40, routed)          5.236    12.754    led_OBUF[0]
    L1                   OBUF (Prop_obuf_I_O)         3.521    16.276 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    16.276    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 frontend/u_front/u_ledflash/tmr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.806ns  (logic 4.222ns (39.073%)  route 6.584ns (60.927%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.546     5.067    frontend/u_front/u_ledflash/clk_IBUF_BUFG
    SLICE_X28Y25         FDRE                                         r  frontend/u_front/u_ledflash/tmr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  frontend/u_front/u_ledflash/tmr_reg[19]/Q
                         net (fo=2, routed)           1.000     6.524    frontend/u_front/u_ledflash/tmr_reg[19]
    SLICE_X29Y26         LUT6 (Prop_lut6_I4_O)        0.124     6.648 f  frontend/u_front/u_ledflash/led_OBUF[15]_inst_i_5/O
                         net (fo=1, routed)           0.746     7.394    frontend/u_front/u_ledflash/led_OBUF[15]_inst_i_5_n_0
    SLICE_X29Y23         LUT4 (Prop_lut4_I3_O)        0.124     7.518 r  frontend/u_front/u_ledflash/led_OBUF[15]_inst_i_1/O
                         net (fo=40, routed)          4.837    12.355    led_OBUF[0]
    P3                   OBUF (Prop_obuf_I_O)         3.518    15.873 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    15.873    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 frontend/u_front/u_ledflash/tmr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.795ns  (logic 4.211ns (39.011%)  route 6.584ns (60.989%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.546     5.067    frontend/u_front/u_ledflash/clk_IBUF_BUFG
    SLICE_X28Y25         FDRE                                         r  frontend/u_front/u_ledflash/tmr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  frontend/u_front/u_ledflash/tmr_reg[19]/Q
                         net (fo=2, routed)           1.000     6.524    frontend/u_front/u_ledflash/tmr_reg[19]
    SLICE_X29Y26         LUT6 (Prop_lut6_I4_O)        0.124     6.648 f  frontend/u_front/u_ledflash/led_OBUF[15]_inst_i_5/O
                         net (fo=1, routed)           0.746     7.394    frontend/u_front/u_ledflash/led_OBUF[15]_inst_i_5_n_0
    SLICE_X29Y23         LUT4 (Prop_lut4_I3_O)        0.124     7.518 r  frontend/u_front/u_ledflash/led_OBUF[15]_inst_i_1/O
                         net (fo=40, routed)          4.838    12.355    led_OBUF[0]
    N3                   OBUF (Prop_obuf_I_O)         3.507    15.863 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    15.863    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 frontend/u_front/u_ledflash/tmr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.474ns  (logic 1.433ns (57.930%)  route 1.041ns (42.070%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.551     1.434    frontend/u_front/u_ledflash/clk_IBUF_BUFG
    SLICE_X28Y23         FDRE                                         r  frontend/u_front/u_ledflash/tmr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  frontend/u_front/u_ledflash/tmr_reg[10]/Q
                         net (fo=2, routed)           0.065     1.640    frontend/u_front/u_ledflash/tmr_reg[10]
    SLICE_X29Y23         LUT6 (Prop_lut6_I2_O)        0.045     1.685 f  frontend/u_front/u_ledflash/led_OBUF[15]_inst_i_3/O
                         net (fo=1, routed)           0.082     1.767    frontend/u_front/u_ledflash/led_OBUF[15]_inst_i_3_n_0
    SLICE_X29Y23         LUT4 (Prop_lut4_I1_O)        0.045     1.812 r  frontend/u_front/u_ledflash/led_OBUF[15]_inst_i_1/O
                         net (fo=40, routed)          0.893     2.706    led_OBUF[0]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.908 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.908    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 frontend/u_front/u_disp/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.520ns  (logic 1.467ns (58.204%)  route 1.053ns (41.796%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.553     1.436    frontend/u_front/u_disp/clk_IBUF_BUFG
    SLICE_X38Y21         FDRE                                         r  frontend/u_front/u_disp/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y21         FDRE (Prop_fdre_C_Q)         0.148     1.584 r  frontend/u_front/u_disp/digit_select_reg[1]/Q
                         net (fo=18, routed)          0.201     1.785    adjust_bpm/digit_select[1]
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.098     1.883 r  adjust_bpm/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.852     2.735    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.956 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.956    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 frontend/u_front/u_disp/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.542ns  (logic 1.476ns (58.074%)  route 1.066ns (41.926%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.553     1.436    frontend/u_front/u_disp/clk_IBUF_BUFG
    SLICE_X38Y21         FDRE                                         r  frontend/u_front/u_disp/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y21         FDRE (Prop_fdre_C_Q)         0.148     1.584 r  frontend/u_front/u_disp/digit_select_reg[1]/Q
                         net (fo=18, routed)          0.299     1.883    adjust_bpm/digit_select[1]
    SLICE_X37Y22         LUT6 (Prop_lut6_I0_O)        0.098     1.981 r  adjust_bpm/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.767     2.748    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.978 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.978    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 frontend/u_front/u_ledflash/tmr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.551ns  (logic 1.441ns (56.493%)  route 1.110ns (43.507%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.551     1.434    frontend/u_front/u_ledflash/clk_IBUF_BUFG
    SLICE_X28Y23         FDRE                                         r  frontend/u_front/u_ledflash/tmr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  frontend/u_front/u_ledflash/tmr_reg[10]/Q
                         net (fo=2, routed)           0.065     1.640    frontend/u_front/u_ledflash/tmr_reg[10]
    SLICE_X29Y23         LUT6 (Prop_lut6_I2_O)        0.045     1.685 f  frontend/u_front/u_ledflash/led_OBUF[15]_inst_i_3/O
                         net (fo=1, routed)           0.082     1.767    frontend/u_front/u_ledflash/led_OBUF[15]_inst_i_3_n_0
    SLICE_X29Y23         LUT4 (Prop_lut4_I1_O)        0.045     1.812 r  frontend/u_front/u_ledflash/led_OBUF[15]_inst_i_1/O
                         net (fo=40, routed)          0.962     2.775    led_OBUF[0]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.985 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.985    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 frontend/u_front/u_disp/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.568ns  (logic 1.482ns (57.716%)  route 1.086ns (42.284%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.553     1.436    frontend/u_front/u_disp/clk_IBUF_BUFG
    SLICE_X38Y21         FDRE                                         r  frontend/u_front/u_disp/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y21         FDRE (Prop_fdre_C_Q)         0.148     1.584 r  frontend/u_front/u_disp/digit_select_reg[1]/Q
                         net (fo=18, routed)          0.290     1.874    adjust_bpm/digit_select[1]
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.098     1.972 r  adjust_bpm/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.796     2.768    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     4.005 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.005    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 frontend/u_front/u_disp/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.572ns  (logic 1.478ns (57.472%)  route 1.094ns (42.528%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.553     1.436    frontend/u_front/u_disp/clk_IBUF_BUFG
    SLICE_X38Y21         FDRE                                         r  frontend/u_front/u_disp/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y21         FDRE (Prop_fdre_C_Q)         0.148     1.584 r  frontend/u_front/u_disp/digit_select_reg[1]/Q
                         net (fo=18, routed)          0.364     1.948    adjust_bpm/digit_select[1]
    SLICE_X37Y22         LUT6 (Prop_lut6_I0_O)        0.098     2.046 r  adjust_bpm/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.730     2.776    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     4.008 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.008    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 frontend/u_front/u_disp/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.584ns  (logic 1.457ns (56.408%)  route 1.126ns (43.592%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.553     1.436    frontend/u_front/u_disp/clk_IBUF_BUFG
    SLICE_X38Y21         FDRE                                         r  frontend/u_front/u_disp/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y21         FDRE (Prop_fdre_C_Q)         0.148     1.584 f  frontend/u_front/u_disp/digit_select_reg[1]/Q
                         net (fo=18, routed)          0.404     1.988    frontend/u_front/u_disp/digit_select_reg[1]_0
    SLICE_X42Y25         LUT2 (Prop_lut2_I0_O)        0.098     2.086 r  frontend/u_front/u_disp/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.723     2.808    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     4.020 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.020    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 frontend/u_front/u_disp/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.585ns  (logic 1.458ns (56.403%)  route 1.127ns (43.597%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.553     1.436    frontend/u_front/u_disp/clk_IBUF_BUFG
    SLICE_X38Y21         FDRE                                         r  frontend/u_front/u_disp/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y21         FDRE (Prop_fdre_C_Q)         0.148     1.584 r  frontend/u_front/u_disp/digit_select_reg[1]/Q
                         net (fo=18, routed)          0.298     1.882    adjust_bpm/digit_select[1]
    SLICE_X37Y22         LUT6 (Prop_lut6_I0_O)        0.098     1.980 r  adjust_bpm/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.829     2.809    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     4.021 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.021    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 frontend/u_front/u_disp/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.599ns  (logic 1.452ns (55.858%)  route 1.147ns (44.142%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.553     1.436    frontend/u_front/u_disp/clk_IBUF_BUFG
    SLICE_X38Y21         FDRE                                         r  frontend/u_front/u_disp/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y21         FDRE (Prop_fdre_C_Q)         0.148     1.584 r  frontend/u_front/u_disp/digit_select_reg[1]/Q
                         net (fo=18, routed)          0.287     1.871    adjust_bpm/digit_select[1]
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.098     1.969 r  adjust_bpm/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.860     2.829    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     4.035 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.035    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 frontend/u_front/u_ledflash/tmr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.604ns  (logic 1.441ns (55.335%)  route 1.163ns (44.665%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.551     1.434    frontend/u_front/u_ledflash/clk_IBUF_BUFG
    SLICE_X28Y23         FDRE                                         r  frontend/u_front/u_ledflash/tmr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  frontend/u_front/u_ledflash/tmr_reg[10]/Q
                         net (fo=2, routed)           0.065     1.640    frontend/u_front/u_ledflash/tmr_reg[10]
    SLICE_X29Y23         LUT6 (Prop_lut6_I2_O)        0.045     1.685 f  frontend/u_front/u_ledflash/led_OBUF[15]_inst_i_3/O
                         net (fo=1, routed)           0.082     1.767    frontend/u_front/u_ledflash/led_OBUF[15]_inst_i_3_n_0
    SLICE_X29Y23         LUT4 (Prop_lut4_I1_O)        0.045     1.812 r  frontend/u_front/u_ledflash/led_OBUF[15]_inst_i_1/O
                         net (fo=40, routed)          1.016     2.828    led_OBUF[0]
    W18                  OBUF (Prop_obuf_I_O)         1.210     4.038 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.038    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           187 Endpoints
Min Delay           187 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            gen/beat_tick_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.855ns  (logic 1.577ns (23.002%)  route 5.279ns (76.998%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=177, routed)         5.279     6.731    gen/tick/AR[0]
    SLICE_X35Y22         LUT3 (Prop_lut3_I0_O)        0.124     6.855 r  gen/tick/beat_tick_i_1/O
                         net (fo=1, routed)           0.000     6.855    gen/tick_n_1
    SLICE_X35Y22         FDRE                                         r  gen/beat_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.430     4.771    gen/clk_IBUF_BUFG
    SLICE_X35Y22         FDRE                                         r  gen/beat_tick_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            gen/millesecond_accumulator_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.584ns  (logic 1.453ns (22.066%)  route 5.131ns (77.934%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_IBUF_inst/O
                         net (fo=177, routed)         5.131     6.584    gen/AR[0]
    SLICE_X34Y25         FDRE                                         r  gen/millesecond_accumulator_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.427     4.768    gen/clk_IBUF_BUFG
    SLICE_X34Y25         FDRE                                         r  gen/millesecond_accumulator_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            gen/millesecond_accumulator_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.584ns  (logic 1.453ns (22.066%)  route 5.131ns (77.934%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_IBUF_inst/O
                         net (fo=177, routed)         5.131     6.584    gen/AR[0]
    SLICE_X34Y25         FDRE                                         r  gen/millesecond_accumulator_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.427     4.768    gen/clk_IBUF_BUFG
    SLICE_X34Y25         FDRE                                         r  gen/millesecond_accumulator_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            gen/millesecond_accumulator_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.584ns  (logic 1.453ns (22.066%)  route 5.131ns (77.934%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_IBUF_inst/O
                         net (fo=177, routed)         5.131     6.584    gen/AR[0]
    SLICE_X34Y25         FDRE                                         r  gen/millesecond_accumulator_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.427     4.768    gen/clk_IBUF_BUFG
    SLICE_X34Y25         FDRE                                         r  gen/millesecond_accumulator_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            gen/millesecond_accumulator_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.584ns  (logic 1.453ns (22.066%)  route 5.131ns (77.934%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_IBUF_inst/O
                         net (fo=177, routed)         5.131     6.584    gen/AR[0]
    SLICE_X34Y25         FDRE                                         r  gen/millesecond_accumulator_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.427     4.768    gen/clk_IBUF_BUFG
    SLICE_X34Y25         FDRE                                         r  gen/millesecond_accumulator_reg[15]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            gen/tick/ms_tick_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.377ns  (logic 1.453ns (22.784%)  route 4.924ns (77.216%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=177, routed)         4.924     6.377    gen/tick/AR[0]
    SLICE_X32Y28         FDCE                                         f  gen/tick/ms_tick_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.433     4.774    gen/tick/clk_IBUF_BUFG
    SLICE_X32Y28         FDCE                                         r  gen/tick/ms_tick_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bpm_button_down_debounced/button_out_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.258ns  (logic 1.453ns (23.214%)  route 4.806ns (76.786%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=177, routed)         4.806     6.258    bpm_button_down_debounced/AR[0]
    SLICE_X37Y21         FDCE                                         f  bpm_button_down_debounced/button_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.433     4.774    bpm_button_down_debounced/clk_IBUF_BUFG
    SLICE_X37Y21         FDCE                                         r  bpm_button_down_debounced/button_out_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bpm_button_down_debounced/button_prev_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.258ns  (logic 1.453ns (23.214%)  route 4.806ns (76.786%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=177, routed)         4.806     6.258    bpm_button_down_debounced/AR[0]
    SLICE_X37Y21         FDCE                                         f  bpm_button_down_debounced/button_prev_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.433     4.774    bpm_button_down_debounced/clk_IBUF_BUFG
    SLICE_X37Y21         FDCE                                         r  bpm_button_down_debounced/button_prev_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bpm_button_down_debounced/count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.258ns  (logic 1.453ns (23.214%)  route 4.806ns (76.786%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=177, routed)         4.806     6.258    bpm_button_down_debounced/AR[0]
    SLICE_X37Y21         FDCE                                         f  bpm_button_down_debounced/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.433     4.774    bpm_button_down_debounced/clk_IBUF_BUFG
    SLICE_X37Y21         FDCE                                         r  bpm_button_down_debounced/count_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bpm_button_down_debounced/count_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.258ns  (logic 1.453ns (23.214%)  route 4.806ns (76.786%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=177, routed)         4.806     6.258    bpm_button_down_debounced/AR[0]
    SLICE_X37Y21         FDCE                                         f  bpm_button_down_debounced/count_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.433     4.774    bpm_button_down_debounced/clk_IBUF_BUFG
    SLICE_X37Y21         FDCE                                         r  bpm_button_down_debounced/count_reg[29]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            activate_button_debounced/count_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.074ns  (logic 0.221ns (20.580%)  route 0.853ns (79.420%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=177, routed)         0.853     1.074    activate_button_debounced/AR[0]
    SLICE_X30Y15         FDCE                                         f  activate_button_debounced/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.826     1.953    activate_button_debounced/clk_IBUF_BUFG
    SLICE_X30Y15         FDCE                                         r  activate_button_debounced/count_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            activate_button_debounced/count_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.074ns  (logic 0.221ns (20.580%)  route 0.853ns (79.420%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=177, routed)         0.853     1.074    activate_button_debounced/AR[0]
    SLICE_X30Y15         FDCE                                         f  activate_button_debounced/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.826     1.953    activate_button_debounced/clk_IBUF_BUFG
    SLICE_X30Y15         FDCE                                         r  activate_button_debounced/count_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            activate_button_debounced/count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.138ns  (logic 0.221ns (19.422%)  route 0.917ns (80.578%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=177, routed)         0.917     1.138    activate_button_debounced/AR[0]
    SLICE_X30Y14         FDCE                                         f  activate_button_debounced/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.827     1.954    activate_button_debounced/clk_IBUF_BUFG
    SLICE_X30Y14         FDCE                                         r  activate_button_debounced/count_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            activate_button_debounced/count_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.138ns  (logic 0.221ns (19.422%)  route 0.917ns (80.578%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=177, routed)         0.917     1.138    activate_button_debounced/AR[0]
    SLICE_X30Y14         FDCE                                         f  activate_button_debounced/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.827     1.954    activate_button_debounced/clk_IBUF_BUFG
    SLICE_X30Y14         FDCE                                         r  activate_button_debounced/count_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            activate_button_debounced/count_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.138ns  (logic 0.221ns (19.422%)  route 0.917ns (80.578%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=177, routed)         0.917     1.138    activate_button_debounced/AR[0]
    SLICE_X30Y14         FDCE                                         f  activate_button_debounced/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.827     1.954    activate_button_debounced/clk_IBUF_BUFG
    SLICE_X30Y14         FDCE                                         r  activate_button_debounced/count_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            activate_button_debounced/count_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.138ns  (logic 0.221ns (19.422%)  route 0.917ns (80.578%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=177, routed)         0.917     1.138    activate_button_debounced/AR[0]
    SLICE_X30Y14         FDCE                                         f  activate_button_debounced/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.827     1.954    activate_button_debounced/clk_IBUF_BUFG
    SLICE_X30Y14         FDCE                                         r  activate_button_debounced/count_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            activate_button_debounced/count_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.148ns  (logic 0.221ns (19.242%)  route 0.927ns (80.758%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=177, routed)         0.927     1.148    activate_button_debounced/AR[0]
    SLICE_X30Y16         FDCE                                         f  activate_button_debounced/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.825     1.952    activate_button_debounced/clk_IBUF_BUFG
    SLICE_X30Y16         FDCE                                         r  activate_button_debounced/count_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            activate_button_debounced/count_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.148ns  (logic 0.221ns (19.242%)  route 0.927ns (80.758%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=177, routed)         0.927     1.148    activate_button_debounced/AR[0]
    SLICE_X30Y16         FDCE                                         f  activate_button_debounced/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.825     1.952    activate_button_debounced/clk_IBUF_BUFG
    SLICE_X30Y16         FDCE                                         r  activate_button_debounced/count_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            activate_button_debounced/count_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.148ns  (logic 0.221ns (19.242%)  route 0.927ns (80.758%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=177, routed)         0.927     1.148    activate_button_debounced/AR[0]
    SLICE_X30Y16         FDCE                                         f  activate_button_debounced/count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.825     1.952    activate_button_debounced/clk_IBUF_BUFG
    SLICE_X30Y16         FDCE                                         r  activate_button_debounced/count_reg[12]/C

Slack:                    inf
  Source:                 bpm_button_down
                            (input port)
  Destination:            bpm_button_down_debounced/button_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.158ns  (logic 0.219ns (18.949%)  route 0.938ns (81.051%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  bpm_button_down (IN)
                         net (fo=0)                   0.000     0.000    bpm_button_down
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  bpm_button_down_IBUF_inst/O
                         net (fo=1, routed)           0.938     1.158    bpm_button_down_debounced/button_in
    SLICE_X36Y15         FDCE                                         r  bpm_button_down_debounced/button_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.826     1.953    bpm_button_down_debounced/clk_IBUF_BUFG
    SLICE_X36Y15         FDCE                                         r  bpm_button_down_debounced/button_ff1_reg/C





