#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Wed Feb 17 13:11:52 2016
# Process ID: 4648
# Current directory: /home/bas/workspace
# Command line: vivado
# Log file: /home/bas/workspace/vivado.log
# Journal file: /home/bas/workspace/vivado.jou
#-----------------------------------------------------------
start_gui
create_project simple_axi_interface /home/bas/workspace/simple_axi_interface -part xc7z020clg484-1
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
create_peripheral user.org user simple_axi_interface 1.0 -dir /home/bas/workspace/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core user.org:user:simple_axi_interface:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core user.org:user:simple_axi_interface:1.0]
write_peripheral [ipx::find_open_core user.org:user:simple_axi_interface:1.0]
set_property  ip_repo_paths  /home/bas/workspace/ip_repo/simple_axi_interface_1.0 [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_simple_axi_interface_v1_0 -directory /home/bas/workspace/ip_repo /home/bas/workspace/ip_repo/simple_axi_interface_1.0/component.xml
update_compile_order -fileset sim_1
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/bas/workspace/ip_repo/simple_axi_interface_1.0
create_bd_design "simple_axi_interface"
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv user.org:user:simple_axi_interface:1.0 simple_axi_interface_0
endgroup
set_property location {2.5 701 -82} [get_bd_cells simple_axi_interface_0]
set_property location {2.5 1100 -19} [get_bd_cells simple_axi_interface_0]
set_property location {814 -189} [get_bd_intf_ports DDR]
set_property location {1.5 725 -48} [get_bd_cells simple_axi_interface_0]
set_property location {875 -190} [get_bd_intf_ports DDR]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins simple_axi_interface_0/S00_AXI]
save_bd_design
close_project
open_project /home/bas/workspace/simple_axi_interface/simple_axi_interface.xpr
ipx::edit_ip_in_project -upgrade true -name simple_axi_interface_v1_0_v1_0_project -directory /home/bas/workspace/simple_axi_interface/simple_axi_interface.tmp/simple_axi_interface_v1_0_v1_0_project /home/bas/workspace/ip_repo/simple_axi_interface_1.0/component.xml
update_compile_order -fileset sim_1
launch_runs synth_1
wait_on_run synth_1
close_project
ipx::edit_ip_in_project -upgrade true -name simple_axi_interface_v1_0_v1_0_project -directory /home/bas/workspace/simple_axi_interface/simple_axi_interface.tmp/simple_axi_interface_v1_0_v1_0_project /home/bas/workspace/ip_repo/simple_axi_interface_1.0/component.xml
update_compile_order -fileset sim_1
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property version 1.01 [ipx::current_core]
set_property previous_version_for_upgrade user.org:user:simple_axi_interface:1.0 [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/bas/workspace/ip_repo/simple_axi_interface_1.0
close_project
open_project /home/bas/workspace/simple_axi_interface/simple_axi_interface.xpr
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:simple_axi_interface:1.01 [get_ips  simple_axi_interface_simple_axi_interface_0_0]
make_wrapper -files [get_files /home/bas/workspace/simple_axi_interface/simple_axi_interface.srcs/sources_1/bd/simple_axi_interface/simple_axi_interface.bd] -top
add_files -norecurse /home/bas/workspace/simple_axi_interface/simple_axi_interface.srcs/sources_1/bd/simple_axi_interface/hdl/simple_axi_interface_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_run impl_1
file copy -force /home/bas/workspace/simple_axi_interface/simple_axi_interface.runs/impl_1/simple_axi_interface_wrapper.bit /home/bas/workspace/simple_axi_interface/simple_axi_interface_stream.bit
open_hw
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
refresh_hw_server {localhost:3121}
disconnect_hw_server localhost:3121
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {/home/bas/workspace/simple_axi_interface/simple_axi_interface.runs/impl_1/simple_axi_interface_wrapper.bit} [lindex [get_hw_devices] 1]
current_hw_device [lindex [get_hw_devices] 1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 1]
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/home/bas/workspace/simple_axi_interface/simple_axi_interface.runs/impl_1/simple_axi_interface_wrapper.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
refresh_hw_device [lindex [get_hw_devices] 1]
