// Seed: 303214608
module module_0 (
    output uwire id_0,
    output tri   id_1
);
  wire id_3, id_4, id_5, id_6;
endmodule
module module_1 (
    input supply0 id_0,
    output tri1 id_1,
    input uwire id_2,
    output wire id_3,
    output wand id_4,
    input supply0 id_5,
    input supply1 id_6,
    input uwire id_7,
    input tri0 id_8,
    output wor id_9,
    output tri0 id_10,
    input uwire id_11,
    input tri0 id_12,
    output wand id_13,
    output tri id_14,
    input tri0 id_15,
    input wire id_16,
    input supply0 id_17,
    output wand id_18,
    input wor id_19,
    input tri0 id_20,
    input wand id_21,
    input wire id_22,
    output uwire id_23,
    input uwire id_24,
    input supply0 id_25,
    output wire id_26,
    output tri0 id_27,
    input wand id_28,
    output wand id_29,
    output tri0 id_30,
    input tri0 id_31,
    input supply1 id_32,
    output tri0 id_33,
    output tri0 id_34,
    input tri1 id_35,
    output tri0 id_36,
    output uwire id_37,
    input tri1 id_38,
    input wire id_39,
    input tri id_40,
    input uwire id_41,
    output wand id_42
);
  assign id_29 = id_39 == 1;
  wire id_44;
  module_0(
      id_4, id_27
  );
  wire id_45;
endmodule
