$comment
	File created using the following command:
		vcd file SAP_VERILOG.msim.vcd -direction
$end
$date
	Sun Oct 13 15:42:44 2024
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module sap_vlg_vec_tst $end
$var reg 1 ! WR $end
$var reg 1 " clear $end
$var reg 1 # clock $end
$var reg 4 $ mar_dip [3:0] $end
$var reg 1 % prog_run $end
$var reg 8 & ram_dip [7:0] $end
$var wire 1 ' SAP_OUT [7] $end
$var wire 1 ( SAP_OUT [6] $end
$var wire 1 ) SAP_OUT [5] $end
$var wire 1 * SAP_OUT [4] $end
$var wire 1 + SAP_OUT [3] $end
$var wire 1 , SAP_OUT [2] $end
$var wire 1 - SAP_OUT [1] $end
$var wire 1 . SAP_OUT [0] $end

$scope module i1 $end
$var wire 1 / gnd $end
$var wire 1 0 vcc $end
$var wire 1 1 unknown $end
$var tri1 1 2 devclrn $end
$var tri1 1 3 devpor $end
$var tri1 1 4 devoe $end
$var wire 1 5 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 6 ~QUARTUS_CREATED_UNVM~~busy $end
$var wire 1 7 ~QUARTUS_CREATED_ADC1~~eoc $end
$var wire 1 8 ~QUARTUS_CREATED_ADC2~~eoc $end
$var wire 1 9 SAP_OUT[0]~output_o $end
$var wire 1 : SAP_OUT[1]~output_o $end
$var wire 1 ; SAP_OUT[2]~output_o $end
$var wire 1 < SAP_OUT[3]~output_o $end
$var wire 1 = SAP_OUT[4]~output_o $end
$var wire 1 > SAP_OUT[5]~output_o $end
$var wire 1 ? SAP_OUT[6]~output_o $end
$var wire 1 @ SAP_OUT[7]~output_o $end
$var wire 1 A clear~input_o $end
$var wire 1 B clear~inputclkctrl_outclk $end
$var wire 1 C controller|contador~3_combout $end
$var wire 1 D controller|contador~1_combout $end
$var wire 1 E controller|contador~2_combout $end
$var wire 1 F controller|Equal0~1_combout $end
$var wire 1 G controller|Equal0~0_combout $end
$var wire 1 H controller|ADD_SUB~1_combout $end
$var wire 1 I controller|ADD_SUB~q $end
$var wire 1 J controller|WideOr3~0_combout $end
$var wire 1 K controller|BR_IN~2_combout $end
$var wire 1 L controller|BR_IN~q $end
$var wire 1 M bus[0]~11_combout $end
$var wire 1 N ula|result~1_combout $end
$var wire 1 O bus[4]~44_combout $end
$var wire 1 P ula|Add0~17_combout $end
$var wire 1 Q ula|Add0~14_combout $end
$var wire 1 R controller|ACC_OUT~0_combout $end
$var wire 1 S controller|ALU_OUT~0_combout $end
$var wire 1 T controller|ALU_OUT~1_combout $end
$var wire 1 U controller|ALU_OUT~q $end
$var wire 1 V controller|XOR_NOT~0_combout $end
$var wire 1 W controller|XOR_NOT~q $end
$var wire 1 X bus[3]~35_combout $end
$var wire 1 Y bus[3]~36_combout $end
$var wire 1 Z ula|Add0~11_combout $end
$var wire 1 [ controller|WideOr2~0_combout $end
$var wire 1 \ controller|RAM_OUT~0_combout $end
$var wire 1 ] controller|RAM_OUT~q $end
$var wire 1 ^ controller|contador~0_combout $end
$var wire 1 _ controller|ACC_OUT~1_combout $end
$var wire 1 ` controller|ACC_OUT~2_combout $end
$var wire 1 a controller|ACC_OUT~3_combout $end
$var wire 1 b controller|ACC_OUT~q $end
$var wire 1 c controller|PC_OUT~0_combout $end
$var wire 1 d controller|PC_OUT~q $end
$var wire 1 e controller|PC_INC~0_combout $end
$var wire 1 f controller|IR_IN~q $end
$var wire 1 g contador_de_programa|contador|Q[0]~4_combout $end
$var wire 1 h bus[0]~10_combout $end
$var wire 1 i bus[0]~13_combout $end
$var wire 1 j bus[0]~63_combout $end
$var wire 1 k bus[0]~15_combout $end
$var wire 1 l ula|Add0~0_combout $end
$var wire 1 m ula|Add0~2_cout $end
$var wire 1 n ula|Add0~3_combout $end
$var wire 1 o bus[0]~14_combout $end
$var wire 1 p bus[0]~16_combout $end
$var wire 1 q controller|WideOr0~0_combout $end
$var wire 1 r controller|IR_OUT~0_combout $end
$var wire 1 s controller|IR_OUT~q $end
$var wire 1 t bus[0]~17_combout $end
$var wire 1 u bus[0]~64_combout $end
$var wire 1 v WR~input_o $end
$var wire 1 w controller|WideOr4~0_combout $end
$var wire 1 x controller|RAM_IN~0_combout $end
$var wire 1 y controller|RAM_IN~q $end
$var wire 1 z memoria_ram|WE~combout $end
$var wire 1 { memoria_ram|WE~clkctrl_outclk $end
$var wire 1 | ram_dip[0]~input_o $end
$var wire 1 } prog_run~input_o $end
$var wire 1 ~ bus[0]~18_combout $end
$var wire 1 !! bus[0]~60_combout $end
$var wire 1 "! memoria_ram|memoria~208_combout $end
$var wire 1 #! memoria_ram|memoria~243_combout $end
$var wire 1 $! controller|WideOr1~0_combout $end
$var wire 1 %! controller|MAR_IN~0_combout $end
$var wire 1 &! controller|MAR_IN~q $end
$var wire 1 '! mar_dip[2]~input_o $end
$var wire 1 (! registrador_mar|ci157_1|S[2]~3_combout $end
$var wire 1 )! mar_dip[1]~input_o $end
$var wire 1 *! bus[1]~25_combout $end
$var wire 1 +! bus[1]~65_combout $end
$var wire 1 ,! bus[1]~20_combout $end
$var wire 1 -! bus[1]~21_combout $end
$var wire 1 .! ula|Add0~5_combout $end
$var wire 1 /! ula|Add0~4 $end
$var wire 1 0! ula|Add0~6_combout $end
$var wire 1 1! bus[1]~22_combout $end
$var wire 1 2! bus[1]~23_combout $end
$var wire 1 3! bus[1]~24_combout $end
$var wire 1 4! ram_dip[1]~input_o $end
$var wire 1 5! bus[1]~26_combout $end
$var wire 1 6! bus[1]~61_combout $end
$var wire 1 7! memoria_ram|memoria~225_combout $end
$var wire 1 8! memoria_ram|memoria~244_combout $end
$var wire 1 9! mar_dip[0]~input_o $end
$var wire 1 :! registrador_mar|ci157_1|S[0]~1_combout $end
$var wire 1 ;! mar_dip[3]~input_o $end
$var wire 1 <! registrador_mar|ci157_1|S[3]~2_combout $end
$var wire 1 =! memoria_ram|memoria~214_combout $end
$var wire 1 >! memoria_ram|memoria~49_q $end
$var wire 1 ?! memoria_ram|memoria~247_combout $end
$var wire 1 @! memoria_ram|memoria~222_combout $end
$var wire 1 A! memoria_ram|memoria~113_q $end
$var wire 1 B! memoria_ram|memoria~245_combout $end
$var wire 1 C! memoria_ram|memoria~209_combout $end
$var wire 1 D! memoria_ram|memoria~81_q $end
$var wire 1 E! memoria_ram|memoria~246_combout $end
$var wire 1 F! memoria_ram|memoria~217_combout $end
$var wire 1 G! memoria_ram|memoria~17_q $end
$var wire 1 H! memoria_ram|memoria~138_combout $end
$var wire 1 I! memoria_ram|memoria~139_combout $end
$var wire 1 J! memoria_ram|memoria~248_combout $end
$var wire 1 K! memoria_ram|memoria~210_combout $end
$var wire 1 L! memoria_ram|memoria~73_q $end
$var wire 1 M! memoria_ram|memoria~249_combout $end
$var wire 1 N! memoria_ram|memoria~221_combout $end
$var wire 1 O! memoria_ram|memoria~105_q $end
$var wire 1 P! memoria_ram|memoria~218_combout $end
$var wire 1 Q! memoria_ram|memoria~9_q $end
$var wire 1 R! memoria_ram|memoria~41feeder_combout $end
$var wire 1 S! memoria_ram|memoria~213_combout $end
$var wire 1 T! memoria_ram|memoria~41_q $end
$var wire 1 U! memoria_ram|memoria~140_combout $end
$var wire 1 V! memoria_ram|memoria~141_combout $end
$var wire 1 W! memoria_ram|memoria~33feeder_combout $end
$var wire 1 X! memoria_ram|memoria~215_combout $end
$var wire 1 Y! memoria_ram|memoria~33_q $end
$var wire 1 Z! memoria_ram|memoria~223_combout $end
$var wire 1 [! memoria_ram|memoria~97_q $end
$var wire 1 \! memoria_ram|memoria~219_combout $end
$var wire 1 ]! memoria_ram|memoria~1_q $end
$var wire 1 ^! memoria_ram|memoria~250_combout $end
$var wire 1 _! memoria_ram|memoria~211_combout $end
$var wire 1 `! memoria_ram|memoria~65_q $end
$var wire 1 a! memoria_ram|memoria~142_combout $end
$var wire 1 b! memoria_ram|memoria~143_combout $end
$var wire 1 c! memoria_ram|memoria~144_combout $end
$var wire 1 d! memoria_ram|memoria~251_combout $end
$var wire 1 e! memoria_ram|memoria~212_combout $end
$var wire 1 f! memoria_ram|memoria~89_q $end
$var wire 1 g! memoria_ram|memoria~220_combout $end
$var wire 1 h! memoria_ram|memoria~25_q $end
$var wire 1 i! memoria_ram|memoria~252_combout $end
$var wire 1 j! memoria_ram|memoria~216_combout $end
$var wire 1 k! memoria_ram|memoria~57_q $end
$var wire 1 l! memoria_ram|memoria~145_combout $end
$var wire 1 m! memoria_ram|memoria~253_combout $end
$var wire 1 n! memoria_ram|memoria~121_q $end
$var wire 1 o! memoria_ram|memoria~146_combout $end
$var wire 1 p! memoria_ram|memoria~147_combout $end
$var wire 1 q! bus[1]~27_combout $end
$var wire 1 r! registrador_mar|ci157_1|S[1]~0_combout $end
$var wire 1 s! memoria_ram|memoria~224_combout $end
$var wire 1 t! memoria_ram|memoria~120_q $end
$var wire 1 u! memoria_ram|memoria~241_combout $end
$var wire 1 v! memoria_ram|memoria~104_q $end
$var wire 1 w! memoria_ram|memoria~96_q $end
$var wire 1 x! memoria_ram|memoria~242_combout $end
$var wire 1 y! memoria_ram|memoria~112_q $end
$var wire 1 z! memoria_ram|memoria~135_combout $end
$var wire 1 {! memoria_ram|memoria~136_combout $end
$var wire 1 |! memoria_ram|memoria~236_combout $end
$var wire 1 }! memoria_ram|memoria~88_q $end
$var wire 1 ~! memoria_ram|memoria~80_q $end
$var wire 1 !" memoria_ram|memoria~64_q $end
$var wire 1 "" memoria_ram|memoria~235_combout $end
$var wire 1 #" memoria_ram|memoria~72_q $end
$var wire 1 $" memoria_ram|memoria~128_combout $end
$var wire 1 %" memoria_ram|memoria~129_combout $end
$var wire 1 &" memoria_ram|memoria~240_combout $end
$var wire 1 '" memoria_ram|memoria~24_q $end
$var wire 1 (" memoria_ram|memoria~16_q $end
$var wire 1 )" memoria_ram|memoria~0_q $end
$var wire 1 *" memoria_ram|memoria~239_combout $end
$var wire 1 +" memoria_ram|memoria~8_q $end
$var wire 1 ," memoria_ram|memoria~132_combout $end
$var wire 1 -" memoria_ram|memoria~133_combout $end
$var wire 1 ." memoria_ram|memoria~238_combout $end
$var wire 1 /" memoria_ram|memoria~56_q $end
$var wire 1 0" memoria_ram|memoria~40_q $end
$var wire 1 1" memoria_ram|memoria~32_q $end
$var wire 1 2" memoria_ram|memoria~237_combout $end
$var wire 1 3" memoria_ram|memoria~48_q $end
$var wire 1 4" memoria_ram|memoria~130_combout $end
$var wire 1 5" memoria_ram|memoria~131_combout $end
$var wire 1 6" memoria_ram|memoria~134_combout $end
$var wire 1 7" memoria_ram|memoria~137_combout $end
$var wire 1 8" bus[0]~19_combout $end
$var wire 1 9" controller|JMP~0_combout $end
$var wire 1 :" controller|JMP~1_combout $end
$var wire 1 ;" controller|JMP~q $end
$var wire 1 <" contador_de_programa|contador|Q[0]~5 $end
$var wire 1 =" contador_de_programa|contador|Q[1]~6_combout $end
$var wire 1 >" contador_de_programa|contador|Q[1]~7 $end
$var wire 1 ?" contador_de_programa|contador|Q[2]~8_combout $end
$var wire 1 @" bus[2]~32_combout $end
$var wire 1 A" bus[2]~67_combout $end
$var wire 1 B" bus[2]~28_combout $end
$var wire 1 C" bus[2]~66_combout $end
$var wire 1 D" bus[2]~30_combout $end
$var wire 1 E" bus[2]~29_combout $end
$var wire 1 F" ula|Add0~8_combout $end
$var wire 1 G" ula|Add0~7 $end
$var wire 1 H" ula|Add0~9_combout $end
$var wire 1 I" bus[2]~31_combout $end
$var wire 1 J" ram_dip[2]~input_o $end
$var wire 1 K" bus[2]~33_combout $end
$var wire 1 L" bus[2]~62_combout $end
$var wire 1 M" memoria_ram|memoria~226_combout $end
$var wire 1 N" memoria_ram|memoria~258_combout $end
$var wire 1 O" memoria_ram|memoria~114_q $end
$var wire 1 P" memoria_ram|memoria~261_combout $end
$var wire 1 Q" memoria_ram|memoria~122_q $end
$var wire 1 R" memoria_ram|memoria~259_combout $end
$var wire 1 S" memoria_ram|memoria~106_q $end
$var wire 1 T" memoria_ram|memoria~260_combout $end
$var wire 1 U" memoria_ram|memoria~98_q $end
$var wire 1 V" memoria_ram|memoria~155_combout $end
$var wire 1 W" memoria_ram|memoria~156_combout $end
$var wire 1 X" memoria_ram|memoria~254_combout $end
$var wire 1 Y" memoria_ram|memoria~50_q $end
$var wire 1 Z" memoria_ram|memoria~255_combout $end
$var wire 1 [" memoria_ram|memoria~58_q $end
$var wire 1 \" memoria_ram|memoria~34_q $end
$var wire 1 ]" memoria_ram|memoria~42feeder_combout $end
$var wire 1 ^" memoria_ram|memoria~42_q $end
$var wire 1 _" memoria_ram|memoria~148_combout $end
$var wire 1 `" memoria_ram|memoria~149_combout $end
$var wire 1 a" memoria_ram|memoria~10feeder_combout $end
$var wire 1 b" memoria_ram|memoria~10_q $end
$var wire 1 c" memoria_ram|memoria~26_q $end
$var wire 1 d" memoria_ram|memoria~2_q $end
$var wire 1 e" memoria_ram|memoria~18feeder_combout $end
$var wire 1 f" memoria_ram|memoria~18_q $end
$var wire 1 g" memoria_ram|memoria~152_combout $end
$var wire 1 h" memoria_ram|memoria~153_combout $end
$var wire 1 i" memoria_ram|memoria~256_combout $end
$var wire 1 j" memoria_ram|memoria~74_q $end
$var wire 1 k" memoria_ram|memoria~257_combout $end
$var wire 1 l" memoria_ram|memoria~90_q $end
$var wire 1 m" memoria_ram|memoria~66_q $end
$var wire 1 n" memoria_ram|memoria~82feeder_combout $end
$var wire 1 o" memoria_ram|memoria~82_q $end
$var wire 1 p" memoria_ram|memoria~150_combout $end
$var wire 1 q" memoria_ram|memoria~151_combout $end
$var wire 1 r" memoria_ram|memoria~154_combout $end
$var wire 1 s" memoria_ram|memoria~157_combout $end
$var wire 1 t" bus[2]~34_combout $end
$var wire 1 u" ula|Add0~10 $end
$var wire 1 v" ula|Add0~12_combout $end
$var wire 1 w" bus[3]~37_combout $end
$var wire 1 x" bus[3]~38_combout $end
$var wire 1 y" bus[3]~39_combout $end
$var wire 1 z" contador_de_programa|contador|Q[2]~9 $end
$var wire 1 {" contador_de_programa|contador|Q[3]~10_combout $end
$var wire 1 |" bus[3]~40_combout $end
$var wire 1 }" bus[3]~41_combout $end
$var wire 1 ~" ram_dip[3]~input_o $end
$var wire 1 !# memoria_ram|memoria~227_combout $end
$var wire 1 "# memoria_ram|memoria~275_combout $end
$var wire 1 ## memoria_ram|memoria~123_q $end
$var wire 1 $# memoria_ram|memoria~273_combout $end
$var wire 1 %# memoria_ram|memoria~91_q $end
$var wire 1 &# memoria_ram|memoria~274_combout $end
$var wire 1 '# memoria_ram|memoria~27_q $end
$var wire 1 (# memoria_ram|memoria~165_combout $end
$var wire 1 )# memoria_ram|memoria~272_combout $end
$var wire 1 *# memoria_ram|memoria~59_q $end
$var wire 1 +# memoria_ram|memoria~166_combout $end
$var wire 1 ,# memoria_ram|memoria~264_combout $end
$var wire 1 -# memoria_ram|memoria~107_q $end
$var wire 1 .# memoria_ram|memoria~43_q $end
$var wire 1 /# memoria_ram|memoria~262_combout $end
$var wire 1 0# memoria_ram|memoria~75_q $end
$var wire 1 1# memoria_ram|memoria~263_combout $end
$var wire 1 2# memoria_ram|memoria~11_q $end
$var wire 1 3# memoria_ram|memoria~158_combout $end
$var wire 1 4# memoria_ram|memoria~159_combout $end
$var wire 1 5# memoria_ram|memoria~269_combout $end
$var wire 1 6# memoria_ram|memoria~3_q $end
$var wire 1 7# memoria_ram|memoria~35_q $end
$var wire 1 8# memoria_ram|memoria~271_combout $end
$var wire 1 9# memoria_ram|memoria~99_q $end
$var wire 1 :# memoria_ram|memoria~270_combout $end
$var wire 1 ;# memoria_ram|memoria~67_q $end
$var wire 1 <# memoria_ram|memoria~162_combout $end
$var wire 1 =# memoria_ram|memoria~163_combout $end
$var wire 1 ># memoria_ram|memoria~265_combout $end
$var wire 1 ?# memoria_ram|memoria~83_q $end
$var wire 1 @# memoria_ram|memoria~268_combout $end
$var wire 1 A# memoria_ram|memoria~115_q $end
$var wire 1 B# memoria_ram|memoria~266_combout $end
$var wire 1 C# memoria_ram|memoria~51_q $end
$var wire 1 D# memoria_ram|memoria~267_combout $end
$var wire 1 E# memoria_ram|memoria~19_q $end
$var wire 1 F# memoria_ram|memoria~160_combout $end
$var wire 1 G# memoria_ram|memoria~161_combout $end
$var wire 1 H# memoria_ram|memoria~164_combout $end
$var wire 1 I# memoria_ram|memoria~167_combout $end
$var wire 1 J# bus[3]~42_combout $end
$var wire 1 K# bus[3]~43_combout $end
$var wire 1 L# ula|Add0~13 $end
$var wire 1 M# ula|Add0~16 $end
$var wire 1 N# ula|Add0~18_combout $end
$var wire 1 O# bus[5]~51_combout $end
$var wire 1 P# bus[5]~52_combout $end
$var wire 1 Q# bus[4]~47_combout $end
$var wire 1 R# bus[4]~48_combout $end
$var wire 1 S# ram_dip[5]~input_o $end
$var wire 1 T# memoria_ram|memoria~230_combout $end
$var wire 1 U# memoria_ram|memoria~231_combout $end
$var wire 1 V# memoria_ram|memoria~285_combout $end
$var wire 1 W# memoria_ram|memoria~117_q $end
$var wire 1 X# memoria_ram|memoria~284_combout $end
$var wire 1 Y# memoria_ram|memoria~53_q $end
$var wire 1 Z# memoria_ram|memoria~85feeder_combout $end
$var wire 1 [# memoria_ram|memoria~85_q $end
$var wire 1 \# memoria_ram|memoria~21_q $end
$var wire 1 ]# memoria_ram|memoria~178_combout $end
$var wire 1 ^# memoria_ram|memoria~179_combout $end
$var wire 1 _# memoria_ram|memoria~290_combout $end
$var wire 1 `# memoria_ram|memoria~125_q $end
$var wire 1 a# memoria_ram|memoria~93_q $end
$var wire 1 b# memoria_ram|memoria~289_combout $end
$var wire 1 c# memoria_ram|memoria~61_q $end
$var wire 1 d# memoria_ram|memoria~29_q $end
$var wire 1 e# memoria_ram|memoria~185_combout $end
$var wire 1 f# memoria_ram|memoria~186_combout $end
$var wire 1 g# memoria_ram|memoria~287_combout $end
$var wire 1 h# memoria_ram|memoria~109_q $end
$var wire 1 i# memoria_ram|memoria~77_q $end
$var wire 1 j# memoria_ram|memoria~13_q $end
$var wire 1 k# memoria_ram|memoria~286_combout $end
$var wire 1 l# memoria_ram|memoria~45_q $end
$var wire 1 m# memoria_ram|memoria~180_combout $end
$var wire 1 n# memoria_ram|memoria~181_combout $end
$var wire 1 o# memoria_ram|memoria~288_combout $end
$var wire 1 p# memoria_ram|memoria~37_q $end
$var wire 1 q# memoria_ram|memoria~101_q $end
$var wire 1 r# memoria_ram|memoria~5_q $end
$var wire 1 s# memoria_ram|memoria~69feeder_combout $end
$var wire 1 t# memoria_ram|memoria~69_q $end
$var wire 1 u# memoria_ram|memoria~182_combout $end
$var wire 1 v# memoria_ram|memoria~183_combout $end
$var wire 1 w# memoria_ram|memoria~184_combout $end
$var wire 1 x# memoria_ram|memoria~187_combout $end
$var wire 1 y# bus[5]~53_combout $end
$var wire 1 z# registrador_de_instrucoes|ci173_1|Q_OUT[1]~feeder_combout $end
$var wire 1 {# controller|ALU1~0_combout $end
$var wire 1 |# controller|ALU1~1_combout $end
$var wire 1 }# controller|ALU1~q $end
$var wire 1 ~# bus[0]~12_combout $end
$var wire 1 !$ registrador_B|ci173_1|Q_ULA[2]~feeder_combout $end
$var wire 1 "$ ula|result~2_combout $end
$var wire 1 #$ ula|Add0~20_combout $end
$var wire 1 $$ ula|Add0~19 $end
$var wire 1 %$ ula|Add0~21_combout $end
$var wire 1 &$ bus[6]~54_combout $end
$var wire 1 '$ bus[6]~55_combout $end
$var wire 1 ($ ram_dip[6]~input_o $end
$var wire 1 )$ memoria_ram|memoria~232_combout $end
$var wire 1 *$ memoria_ram|memoria~233_combout $end
$var wire 1 +$ memoria_ram|memoria~299_combout $end
$var wire 1 ,$ memoria_ram|memoria~126_q $end
$var wire 1 -$ memoria_ram|memoria~297_combout $end
$var wire 1 .$ memoria_ram|memoria~118_q $end
$var wire 1 /$ memoria_ram|memoria~298_combout $end
$var wire 1 0$ memoria_ram|memoria~110_q $end
$var wire 1 1$ memoria_ram|memoria~102_q $end
$var wire 1 2$ memoria_ram|memoria~195_combout $end
$var wire 1 3$ memoria_ram|memoria~196_combout $end
$var wire 1 4$ memoria_ram|memoria~291_combout $end
$var wire 1 5$ memoria_ram|memoria~54_q $end
$var wire 1 6$ memoria_ram|memoria~294_combout $end
$var wire 1 7$ memoria_ram|memoria~62_q $end
$var wire 1 8$ memoria_ram|memoria~292_combout $end
$var wire 1 9$ memoria_ram|memoria~46_q $end
$var wire 1 :$ memoria_ram|memoria~293_combout $end
$var wire 1 ;$ memoria_ram|memoria~38_q $end
$var wire 1 <$ memoria_ram|memoria~188_combout $end
$var wire 1 =$ memoria_ram|memoria~189_combout $end
$var wire 1 >$ memoria_ram|memoria~295_combout $end
$var wire 1 ?$ memoria_ram|memoria~14_q $end
$var wire 1 @$ memoria_ram|memoria~30_q $end
$var wire 1 A$ memoria_ram|memoria~6_q $end
$var wire 1 B$ memoria_ram|memoria~296_combout $end
$var wire 1 C$ memoria_ram|memoria~22_q $end
$var wire 1 D$ memoria_ram|memoria~192_combout $end
$var wire 1 E$ memoria_ram|memoria~193_combout $end
$var wire 1 F$ memoria_ram|memoria~78feeder_combout $end
$var wire 1 G$ memoria_ram|memoria~78_q $end
$var wire 1 H$ memoria_ram|memoria~94_q $end
$var wire 1 I$ memoria_ram|memoria~70_q $end
$var wire 1 J$ memoria_ram|memoria~86feeder_combout $end
$var wire 1 K$ memoria_ram|memoria~86_q $end
$var wire 1 L$ memoria_ram|memoria~190_combout $end
$var wire 1 M$ memoria_ram|memoria~191_combout $end
$var wire 1 N$ memoria_ram|memoria~194_combout $end
$var wire 1 O$ memoria_ram|memoria~197_combout $end
$var wire 1 P$ bus[6]~56_combout $end
$var wire 1 Q$ registrador_de_instrucoes|ci173_1|Q_OUT[2]~feeder_combout $end
$var wire 1 R$ controller|ALU0~0_combout $end
$var wire 1 S$ controller|ALU0~1_combout $end
$var wire 1 T$ controller|ALU0~q $end
$var wire 1 U$ bus[4]~49_combout $end
$var wire 1 V$ ula|result~3_combout $end
$var wire 1 W$ ula|Add0~23_combout $end
$var wire 1 X$ ula|Add0~22 $end
$var wire 1 Y$ ula|Add0~24_combout $end
$var wire 1 Z$ bus[7]~57_combout $end
$var wire 1 [$ bus[7]~58_combout $end
$var wire 1 \$ ram_dip[7]~input_o $end
$var wire 1 ]$ memoria_ram|memoria~234_combout $end
$var wire 1 ^$ memoria_ram|memoria~301_combout $end
$var wire 1 _$ memoria_ram|memoria~111_q $end
$var wire 1 `$ memoria_ram|memoria~300_combout $end
$var wire 1 a$ memoria_ram|memoria~47_q $end
$var wire 1 b$ memoria_ram|memoria~15_q $end
$var wire 1 c$ memoria_ram|memoria~79feeder_combout $end
$var wire 1 d$ memoria_ram|memoria~79_q $end
$var wire 1 e$ memoria_ram|memoria~198_combout $end
$var wire 1 f$ memoria_ram|memoria~199_combout $end
$var wire 1 g$ memoria_ram|memoria~306_combout $end
$var wire 1 h$ memoria_ram|memoria~127_q $end
$var wire 1 i$ memoria_ram|memoria~305_combout $end
$var wire 1 j$ memoria_ram|memoria~63_q $end
$var wire 1 k$ memoria_ram|memoria~95feeder_combout $end
$var wire 1 l$ memoria_ram|memoria~95_q $end
$var wire 1 m$ memoria_ram|memoria~31_q $end
$var wire 1 n$ memoria_ram|memoria~205_combout $end
$var wire 1 o$ memoria_ram|memoria~206_combout $end
$var wire 1 p$ memoria_ram|memoria~303_combout $end
$var wire 1 q$ memoria_ram|memoria~119_q $end
$var wire 1 r$ memoria_ram|memoria~87_q $end
$var wire 1 s$ memoria_ram|memoria~302_combout $end
$var wire 1 t$ memoria_ram|memoria~55_q $end
$var wire 1 u$ memoria_ram|memoria~23_q $end
$var wire 1 v$ memoria_ram|memoria~200_combout $end
$var wire 1 w$ memoria_ram|memoria~201_combout $end
$var wire 1 x$ memoria_ram|memoria~71feeder_combout $end
$var wire 1 y$ memoria_ram|memoria~71_q $end
$var wire 1 z$ memoria_ram|memoria~103_q $end
$var wire 1 {$ memoria_ram|memoria~7_q $end
$var wire 1 |$ memoria_ram|memoria~304_combout $end
$var wire 1 }$ memoria_ram|memoria~39_q $end
$var wire 1 ~$ memoria_ram|memoria~202_combout $end
$var wire 1 !% memoria_ram|memoria~203_combout $end
$var wire 1 "% memoria_ram|memoria~204_combout $end
$var wire 1 #% memoria_ram|memoria~207_combout $end
$var wire 1 $% bus[7]~59_combout $end
$var wire 1 %% registrador_de_instrucoes|ci173_1|Q_OUT[3]~feeder_combout $end
$var wire 1 &% controller|ADD_SUB~0_combout $end
$var wire 1 '% controller|ACC_IN~0_combout $end
$var wire 1 (% controller|ACC_IN~1_combout $end
$var wire 1 )% controller|ACC_IN~2_combout $end
$var wire 1 *% controller|ACC_IN~q $end
$var wire 1 +% ula|result~0_combout $end
$var wire 1 ,% ula|Add0~15_combout $end
$var wire 1 -% bus[4]~45_combout $end
$var wire 1 .% bus[4]~46_combout $end
$var wire 1 /% ram_dip[4]~input_o $end
$var wire 1 0% memoria_ram|memoria~228_combout $end
$var wire 1 1% memoria_ram|memoria~229_combout $end
$var wire 1 2% memoria_ram|memoria~281_combout $end
$var wire 1 3% memoria_ram|memoria~108_q $end
$var wire 1 4% memoria_ram|memoria~283_combout $end
$var wire 1 5% memoria_ram|memoria~124_q $end
$var wire 1 6% memoria_ram|memoria~282_combout $end
$var wire 1 7% memoria_ram|memoria~116_q $end
$var wire 1 8% memoria_ram|memoria~100_q $end
$var wire 1 9% memoria_ram|memoria~175_combout $end
$var wire 1 :% memoria_ram|memoria~176_combout $end
$var wire 1 ;% memoria_ram|memoria~92feeder_combout $end
$var wire 1 <% memoria_ram|memoria~92_q $end
$var wire 1 =% memoria_ram|memoria~84_q $end
$var wire 1 >% memoria_ram|memoria~68_q $end
$var wire 1 ?% memoria_ram|memoria~76feeder_combout $end
$var wire 1 @% memoria_ram|memoria~76_q $end
$var wire 1 A% memoria_ram|memoria~168_combout $end
$var wire 1 B% memoria_ram|memoria~169_combout $end
$var wire 1 C% memoria_ram|memoria~276_combout $end
$var wire 1 D% memoria_ram|memoria~44_q $end
$var wire 1 E% memoria_ram|memoria~278_combout $end
$var wire 1 F% memoria_ram|memoria~60_q $end
$var wire 1 G% memoria_ram|memoria~277_combout $end
$var wire 1 H% memoria_ram|memoria~52_q $end
$var wire 1 I% memoria_ram|memoria~36_q $end
$var wire 1 J% memoria_ram|memoria~170_combout $end
$var wire 1 K% memoria_ram|memoria~171_combout $end
$var wire 1 L% memoria_ram|memoria~280_combout $end
$var wire 1 M% memoria_ram|memoria~28_q $end
$var wire 1 N% memoria_ram|memoria~20_q $end
$var wire 1 O% memoria_ram|memoria~279_combout $end
$var wire 1 P% memoria_ram|memoria~4_q $end
$var wire 1 Q% memoria_ram|memoria~12_q $end
$var wire 1 R% memoria_ram|memoria~172_combout $end
$var wire 1 S% memoria_ram|memoria~173_combout $end
$var wire 1 T% memoria_ram|memoria~174_combout $end
$var wire 1 U% memoria_ram|memoria~177_combout $end
$var wire 1 V% bus[4]~50_combout $end
$var wire 1 W% registrador_de_instrucoes|ci173_1|Q_OUT[0]~feeder_combout $end
$var wire 1 X% controller|HLT~0_combout $end
$var wire 1 Y% controller|HLT~q $end
$var wire 1 Z% clock~input_o $end
$var wire 1 [% f_clock~combout $end
$var wire 1 \% f_clock~clkctrl_outclk $end
$var wire 1 ]% registrador_de_saida|ci173_2|Q_OUT[0]~feeder_combout $end
$var wire 1 ^% controller|OPR_IN~0_combout $end
$var wire 1 _% controller|OPR_IN~q $end
$var wire 1 `% registrador_de_saida|ci173_2|Q_OUT[3]~feeder_combout $end
$var wire 1 a% registrador_de_saida|ci173_1|Q_OUT[3]~feeder_combout $end
$var wire 1 b% acumulador|ci173_1|Q_OUT [3] $end
$var wire 1 c% acumulador|ci173_1|Q_OUT [2] $end
$var wire 1 d% acumulador|ci173_1|Q_OUT [1] $end
$var wire 1 e% acumulador|ci173_1|Q_OUT [0] $end
$var wire 1 f% contador_de_programa|contador|Q [3] $end
$var wire 1 g% contador_de_programa|contador|Q [2] $end
$var wire 1 h% contador_de_programa|contador|Q [1] $end
$var wire 1 i% contador_de_programa|contador|Q [0] $end
$var wire 1 j% registrador_de_saida|ci173_2|Q_OUT [3] $end
$var wire 1 k% registrador_de_saida|ci173_2|Q_OUT [2] $end
$var wire 1 l% registrador_de_saida|ci173_2|Q_OUT [1] $end
$var wire 1 m% registrador_de_saida|ci173_2|Q_OUT [0] $end
$var wire 1 n% registrador_de_saida|ci173_1|Q_OUT [3] $end
$var wire 1 o% registrador_de_saida|ci173_1|Q_OUT [2] $end
$var wire 1 p% registrador_de_saida|ci173_1|Q_OUT [1] $end
$var wire 1 q% registrador_de_saida|ci173_1|Q_OUT [0] $end
$var wire 1 r% registrador_B|ci173_2|Q_ULA [3] $end
$var wire 1 s% registrador_B|ci173_2|Q_ULA [2] $end
$var wire 1 t% registrador_B|ci173_2|Q_ULA [1] $end
$var wire 1 u% registrador_B|ci173_2|Q_ULA [0] $end
$var wire 1 v% registrador_mar|ci173_1|Q_OUT [3] $end
$var wire 1 w% registrador_mar|ci173_1|Q_OUT [2] $end
$var wire 1 x% registrador_mar|ci173_1|Q_OUT [1] $end
$var wire 1 y% registrador_mar|ci173_1|Q_OUT [0] $end
$var wire 1 z% acumulador|ci173_2|Q_OUT [3] $end
$var wire 1 {% acumulador|ci173_2|Q_OUT [2] $end
$var wire 1 |% acumulador|ci173_2|Q_OUT [1] $end
$var wire 1 }% acumulador|ci173_2|Q_OUT [0] $end
$var wire 1 ~% registrador_de_instrucoes|ci173_2|Q_OUT [3] $end
$var wire 1 !& registrador_de_instrucoes|ci173_2|Q_OUT [2] $end
$var wire 1 "& registrador_de_instrucoes|ci173_2|Q_OUT [1] $end
$var wire 1 #& registrador_de_instrucoes|ci173_2|Q_OUT [0] $end
$var wire 1 $& registrador_B|ci173_1|Q_ULA [3] $end
$var wire 1 %& registrador_B|ci173_1|Q_ULA [2] $end
$var wire 1 && registrador_B|ci173_1|Q_ULA [1] $end
$var wire 1 '& registrador_B|ci173_1|Q_ULA [0] $end
$var wire 1 (& bus [7] $end
$var wire 1 )& bus [6] $end
$var wire 1 *& bus [5] $end
$var wire 1 +& bus [4] $end
$var wire 1 ,& bus [3] $end
$var wire 1 -& bus [2] $end
$var wire 1 .& bus [1] $end
$var wire 1 /& bus [0] $end
$var wire 1 0& registrador_de_instrucoes|ci173_1|Q_OUT [3] $end
$var wire 1 1& registrador_de_instrucoes|ci173_1|Q_OUT [2] $end
$var wire 1 2& registrador_de_instrucoes|ci173_1|Q_OUT [1] $end
$var wire 1 3& registrador_de_instrucoes|ci173_1|Q_OUT [0] $end
$var wire 1 4& controller|contador [2] $end
$var wire 1 5& controller|contador [1] $end
$var wire 1 6& controller|contador [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
b0 $
0%
b11000 &
10
x1
12
13
14
05
z6
z7
z8
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
1C
0D
0E
0F
0G
0H
0I
0J
0K
0L
1M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
1c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
1o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
1#!
0$!
1%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
1/!
00!
01!
02!
03!
04!
05!
06!
07!
18!
09!
0:!
0;!
0<!
0=!
0>!
1?!
0@!
0A!
1B!
0C!
0D!
1E!
0F!
0G!
1H!
1I!
1J!
0K!
0L!
1M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
1\!
0]!
1^!
0_!
0`!
0a!
0b!
0c!
1d!
0e!
0f!
0g!
0h!
1i!
0j!
0k!
0l!
1m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
1u!
0v!
0w!
1x!
0y!
0z!
0{!
1|!
0}!
0~!
0!"
1""
0#"
0$"
0%"
1&"
0'"
0("
0)"
1*"
0+"
0,"
0-"
1."
0/"
00"
01"
12"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
1>"
0?"
0@"
0A"
0B"
0C"
0D"
1E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
1N"
0O"
1P"
0Q"
1R"
0S"
1T"
0U"
1V"
1W"
1X"
0Y"
1Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
1i"
0j"
1k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
1u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
1~"
1!#
0"#
0##
0$#
0%#
0&#
0'#
1(#
0)#
0*#
1+#
0,#
0-#
0.#
0/#
00#
01#
02#
13#
14#
05#
06#
07#
08#
09#
0:#
0;#
0<#
1=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
1F#
1G#
1H#
1I#
0J#
0K#
0L#
1M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
1V#
0W#
1X#
0Y#
0Z#
0[#
0\#
0]#
0^#
1_#
0`#
0a#
1b#
0c#
0d#
0e#
0f#
1g#
0h#
0i#
0j#
1k#
0l#
0m#
0n#
1o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
1+$
0,$
1-$
0.$
1/$
00$
01$
02$
03$
14$
05$
16$
07$
18$
09$
1:$
0;$
1<$
1=$
1>$
0?$
0@$
0A$
1B$
0C$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
0P$
0Q$
0R$
0S$
0T$
0U$
0V$
0W$
1X$
0Y$
0Z$
0[$
0\$
0]$
1^$
0_$
1`$
0a$
0b$
0c$
0d$
0e$
0f$
1g$
0h$
1i$
0j$
0k$
0l$
0m$
0n$
0o$
1p$
0q$
0r$
1s$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
0{$
1|$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
1&%
0'%
0(%
0)%
0*%
0+%
0,%
0-%
0.%
1/%
10%
11%
02%
03%
04%
05%
06%
07%
08%
09%
0:%
1;%
0<%
0=%
0>%
1?%
0@%
0A%
0B%
0C%
0D%
0E%
0F%
0G%
0H%
0I%
0J%
0K%
0L%
0M%
0N%
0O%
0P%
0Q%
1R%
1S%
1T%
1U%
1V%
1W%
0X%
0Y%
0Z%
0[%
0\%
0]%
0^%
0_%
0`%
0a%
0e%
0d%
0c%
0b%
0i%
0h%
0g%
0f%
0m%
0l%
0k%
0j%
0q%
0p%
0o%
0n%
0u%
0t%
0s%
0r%
0y%
0x%
0w%
0v%
0}%
0|%
0{%
0z%
0#&
0"&
0!&
0~%
0'&
0&&
0%&
0$&
z/&
z.&
z-&
z,&
1+&
0*&
0)&
0(&
03&
02&
01&
00&
06&
05&
04&
0.
0-
0,
0+
0*
0)
0(
0'
0/
$end
#20000
1!
1v
1z
1{
#40000
0!
0v
0z
0{
#60000
b1 $
b1011000 &
b1111000 &
b1101000 &
b1101001 &
19!
1($
1S#
0/%
1|
1:!
1*$
1U#
01%
1"!
0R%
1K%
1:%
1E$
12$
0H#
1q"
1,"
1$"
1{!
0\!
1P!
1J$
1F$
0B$
0>$
0:$
08$
06$
04$
0/$
0-$
0+$
1s#
0o#
0k#
0g#
0b#
0_#
1Z#
0X#
0V#
1O%
1L%
1G%
1E%
1C%
0?%
0;%
16%
14%
12%
02"
0."
0*"
0&"
0""
0|!
0x!
0u!
0#!
0S%
1N$
13$
1-"
1%"
0T%
1O$
16"
0U%
1P$
17"
0V%
1)$
1)&
00%
0+&
1Q$
1!$
0W%
#80000
1!
1v
1z
1{
1j#
1m#
1n#
1w#
1x#
1y#
1T#
1*&
1z#
#100000
0!
0v
0z
0{
#120000
b11 $
b11101001 &
b11100001 &
b10 $
b11100000 &
1)!
09!
1\$
0~"
0|
1r!
0:!
1]$
0!#
0"!
1J%
19%
1D$
0<$
02$
0x#
0w#
1H#
1`"
0V"
14"
0,"
0$"
1z!
1p!
0P!
1F!
0K%
0:%
0E$
0I#
0q"
0{!
0|$
1x$
0s$
0p$
1k$
0i$
0g$
1c$
0`$
0^$
1D#
1B#
1@#
1>#
1:#
18#
15#
11#
1/#
1,#
1)#
1&#
1$#
1"#
12"
1."
1*"
1&"
1""
1|!
1x!
1u!
1#!
1K%
1:%
1E$
0y#
1I#
15"
0-"
0%"
1{!
0N$
1N$
0T#
06"
0O$
0*&
1O$
07"
0P$
0z#
1P$
0)$
0)&
1)$
1)&
0Q$
0!$
1Q$
1!$
#140000
1!
1v
1z
1{
1u$
1\#
1E#
1G!
1v$
1]#
0F#
0H!
1w$
1^#
0G#
0I!
1"%
1x#
0H#
0p!
1#%
1y#
0I#
1$%
1T#
1*&
1(&
1z#
1a%
1%%
#160000
0!
0v
0z
0{
#180000
b10100000 &
b10000000 &
b0 &
b11 $
0\$
0($
0S#
19!
0]$
0*$
0U#
1:!
1R%
1A%
0#%
1L$
0E$
1<$
12$
1w#
1I#
1H#
1q"
1p"
1g"
1_"
1V"
1,"
1$"
1g!
1c!
0F!
1|$
0x$
1s$
1p$
0k$
1i$
1g$
0c$
1`$
1^$
0J$
0F$
1B$
1>$
1:$
18$
16$
14$
1/$
1-$
1+$
0s#
1o#
1k#
1g#
1b#
1_#
0Z#
1X#
1V#
1S%
0$%
0N$
0x#
1-"
1%"
1T%
0(&
0O$
0y#
16"
1U%
0P$
0T#
17"
0a%
0%%
0*&
1V%
0)$
0)&
0z#
10%
1+&
0Q$
0!$
1W%
#200000
1!
1v
1z
1{
1M%
1'#
1'"
0S%
0(#
0-"
0T%
0+#
06"
0U%
0I#
07"
0V%
00%
0+&
0W%
#220000
0!
0v
0z
0{
#240000
b1011 $
b1001 $
b1 &
b1000 $
1;!
0)!
09!
1|
1<!
0r!
0:!
1"!
0v$
0m#
0]#
1G#
0=#
1<#
1(#
1r"
17"
1o!
0g!
1a!
1_!
1V!
1H!
1S%
0J%
1B%
0A%
09%
0"%
0L$
0D$
02$
1x#
0w#
0p"
0g"
0_"
04"
1-"
0,"
0$"
0z!
1p!
0c!
1#%
1M$
1E$
1I#
1h"
02"
0."
0*"
0&"
0""
0|!
0x!
0u!
0#!
0w$
0n#
0^#
0H#
1=#
1+#
1s"
0p!
1b!
1I!
0K%
1U%
0B%
0:%
0#%
0M$
0E$
03$
1y#
0x#
0q"
0h"
0`"
05"
0-"
0%"
0{!
1$%
1N$
0I#
1H#
1c!
1V%
0U%
0$%
0N$
1O$
1T#
0y#
0r"
07"
1(&
1*&
1I#
1p!
10%
0V%
0(&
0O$
1P$
0T#
0s"
1+&
0*&
1a%
1%%
1z#
00%
0P$
1)$
0+&
0a%
0%%
1)&
1W%
0z#
0)$
0)&
0W%
1Q$
1!$
0Q$
0!$
#260000
1!
1v
1z
1{
1;#
1!"
1`!
0<#
1$"
0a!
0=#
1%"
0b!
0H#
17"
0c!
0I#
0p!
#280000
0!
0v
0z
0{
#300000
b11 &
b1001 $
14!
19!
17!
1:!
0R%
1K%
1:%
1E$
12$
1I#
1q"
1,"
1{!
1c!
0_!
1K!
0m!
0i!
0d!
0^!
1W!
1R!
0M!
0J!
0E!
0B!
0?!
08!
0S%
13$
1r"
1-"
1p!
1s"
#320000
1!
1v
1z
1{
10#
1j"
03#
0q"
04#
0r"
0I#
0s"
#340000
0!
0v
0z
0{
#360000
1%
b1 $
b10 &
b0 &
b0 $
0;!
09!
04!
0|
1}
0<!
0:!
07!
0"!
1v$
1N$
1m#
1]#
0G#
1=#
13#
0(#
07"
16"
0o!
1\!
0V!
0K!
0H!
1R%
0K%
0:%
0E$
02$
0,"
0{!
0c!
1m!
1i!
1d!
1^!
0W!
0R!
1M!
1J!
1E!
1B!
1?!
18!
12"
1."
1*"
1&"
1""
1|!
1x!
1u!
1#!
1w$
1O$
1n#
1^#
1H#
14#
0+#
17"
0p!
0I!
1S%
0N$
03$
0-"
1P$
1I#
1T%
0O$
06"
1)$
1U%
0P$
07"
1)&
1*$
1V%
0)$
0)&
1Q$
1!$
10%
0*$
1J$
1F$
0B$
0>$
0:$
08$
06$
04$
0/$
0-$
0+$
1+&
0Q$
0!$
11%
0J$
0F$
1B$
1>$
1:$
18$
16$
14$
1/$
1-$
1+$
1W%
0O%
0L%
0G%
0E%
0C%
1?%
1;%
06%
04%
02%
#365000
1#
1Z%
1[%
1\%
#370000
0#
0Z%
0[%
0\%
16&
1d
1&!
0%!
1e
0c
1\
1E
0C
#375000
1#
1Z%
1[%
1\%
#380000
0#
0Z%
0[%
0\%
06&
15&
1]
0d
1f
0&!
1F
1J#
0e
0\
1C
1g
1!#
1K#
0D#
0B#
0@#
0>#
0:#
08#
05#
01#
0/#
0,#
0)#
0&#
0$#
0"#
1`%
#385000
1#
1Z%
1[%
1\%
13&
1~%
1i%
1$!
1q
1[
1<"
0g
1%!
1r
1="
#390000
0#
0Z%
0[%
0\%
16&
0]
0f
1s
1&!
1^
0F
0J#
0<"
1|"
0%!
1\
0E
1D
0C
1g
1'%
1_
0!#
1J#
0r
0K#
0="
1!#
1)%
1D#
1B#
1@#
1>#
1:#
18#
15#
11#
1/#
1,#
1)#
1&#
1$#
1"#
1K#
0`%
0D#
0B#
0@#
0>#
0:#
08#
05#
01#
0/#
0,#
0)#
0&#
0$#
0"#
1`%
#395000
1#
1Z%
1[%
1\%
1v%
1<!
0U%
0T%
0v$
0m#
0]#
1G#
0=#
03#
1(#
17"
1o!
1_!
0\!
1V!
1H!
0V%
0w$
0n#
0^#
0H#
04#
1+#
1I!
00%
0I#
0+&
01%
0W%
1O%
1L%
1G%
1E%
1C%
0?%
0;%
16%
14%
12%
#400000
0#
0Z%
0[%
0\%
06&
14&
05&
1]
0s
0&!
1*%
0^
1G
1!!
0|"
0\
0D
18"
0'%
0_
1"!
0J#
1]%
0!#
0)%
02"
0."
0*"
0&"
0""
0|!
0x!
0u!
0#!
0K#
1D#
1B#
1@#
1>#
1:#
18#
15#
11#
1/#
1,#
1)#
1&#
1$#
1"#
0`%
#405000
1#
1Z%
1[%
1\%
1}%
1n
#410000
0#
0Z%
0[%
0\%
04&
0]
0*%
0G
0!!
1%!
1c
1C
08"
0"!
0]%
12"
1."
1*"
1&"
1""
1|!
1x!
1u!
1#!
#415000
1#
1Z%
1[%
1\%
#420000
0#
0Z%
0[%
0\%
16&
1d
1&!
1t
0%!
1e
0c
1\
1E
0C
1!!
1u
1"!
18"
02"
0."
0*"
0&"
0""
0|!
0x!
0u!
0#!
1]%
#425000
1#
1Z%
1[%
1\%
0v%
1y%
0<!
1:!
1T%
1v$
1m#
1]#
0G#
1=#
13#
0(#
07"
0o!
0_!
0V!
1P!
0H!
0R%
1K%
1:%
1E$
12$
1,"
1{!
1c!
1U%
1w$
1n#
1^#
14#
0+#
1p!
0c!
0I!
0S%
1N$
13$
1-"
1V%
1w#
1I#
0p!
0T%
1O$
16"
10%
1x#
0U%
1P$
17"
1+&
11%
1y#
0V%
1)$
1)&
1W%
1T#
00%
1*$
0O%
0L%
0G%
0E%
0C%
1?%
1;%
06%
04%
02%
1*&
0+&
1Q$
1!$
1U#
01%
1J$
1F$
0B$
0>$
0:$
08$
06$
04$
0/$
0-$
0+$
1z#
0W%
1s#
0o#
0k#
0g#
0b#
0_#
1Z#
0X#
0V#
1O%
1L%
1G%
1E%
1C%
0?%
0;%
16%
14%
12%
#430000
0#
0Z%
0[%
0\%
06&
15&
1]
0d
1f
0&!
1F
1J#
0t
1<"
1%!
0e
0\
1C
0g
1!#
0u
1r
1K#
1="
0D#
0B#
0@#
0>#
0:#
08#
05#
01#
0/#
0,#
0)#
0&#
0$#
0"#
1`%
#435000
1#
1Z%
1[%
1\%
03&
11&
12&
1h%
0i%
1#&
1R$
1w
1`
1J
0&%
0>"
0<"
0="
1g
1>"
1?"
1="
0?"
#440000
0#
0Z%
0[%
0\%
16&
0]
0f
1s
1&!
1^
0F
0J#
0!!
1|"
1t
0%!
1\
1K
0E
1D
0C
08"
0g
0!#
0"!
1J#
1!!
1u
0r
0K#
0]%
1!#
1"!
1D#
1B#
1@#
1>#
1:#
18#
15#
11#
1/#
1,#
1)#
1&#
1$#
1"#
12"
1."
1*"
1&"
1""
1|!
1x!
1u!
1#!
1K#
18"
0`%
0D#
0B#
0@#
0>#
0:#
08#
05#
01#
0/#
0,#
0)#
0&#
0$#
0"#
02"
0."
0*"
0&"
0""
0|!
0x!
0u!
0#!
1`%
1]%
#445000
1#
1Z%
1[%
1\%
1v%
1<!
0v$
0N$
0m#
0]#
1G#
0=#
03#
1(#
06"
1o!
1V!
0P!
1K!
1H!
0w$
0O$
0n#
0^#
04#
1+#
1c!
1I!
0P$
0w#
0I#
1p!
0)$
0x#
0)&
0*$
0y#
0Q$
0!$
0T#
0J$
0F$
1B$
1>$
1:$
18$
16$
14$
1/$
1-$
1+$
0*&
0U#
0z#
0s#
1o#
1k#
1g#
1b#
1_#
0Z#
1X#
1V#
#450000
0#
0Z%
0[%
0\%
06&
14&
05&
1L
1]
0s
0&!
0^
1G
16!
0|"
0t
0\
0K
0D
1q!
1'%
17!
0J#
0u
1S$
1x
1T
0!#
0m!
0i!
0d!
0^!
1W!
1R!
0M!
0J!
0E!
0B!
0?!
08!
0K#
1D#
1B#
1@#
1>#
1:#
18#
15#
11#
1/#
1,#
1)#
1&#
1$#
1"#
0`%
#455000
1#
1Z%
1[%
1\%
1t%
1u%
1.!
1l
10!
0/!
0n
11!
1G"
00!
12!
1H"
01!
02!
#460000
0#
0Z%
0[%
0\%
1y
04&
0L
1U
0]
1T$
1z
0G
1Q#
1i
1h
06!
0!!
0M
1{
1%!
1c
1C
08"
0q!
0'%
1V%
1$%
1U$
1P$
1y#
1j
1I"
07!
0"!
0E"
0o
0S$
0x
0T
0]%
1k
1M"
0I"
1t"
1m!
1i!
1d!
1^!
0W!
0R!
1M!
1J!
1E!
1B!
1?!
18!
12"
1."
1*"
1&"
1""
1|!
1x!
1u!
1#!
1p
0M"
1n"
0k"
0i"
1e"
1a"
1]"
0Z"
0X"
0T"
0R"
0P"
0N"
0t"
1"!
18"
0n"
1k"
1i"
0e"
0a"
0]"
1Z"
1X"
1T"
1R"
1P"
1N"
02"
0."
0*"
0&"
0""
0|!
0x!
0u!
0#!
1]%
#465000
1#
1Z%
1[%
1\%
#470000
0#
0Z%
0[%
0\%
0y
16&
0U
1d
1&!
0T$
0z
0Q#
0i
0h
1*!
1M
0{
0%!
1e
0c
1\
1E
0C
0V%
0$%
0U$
0P$
0y#
0j
0p
16!
1+!
1E"
1o
0k
0"!
17!
08"
1q!
12"
1."
1*"
1&"
1""
1|!
1x!
1u!
1#!
0m!
0i!
0d!
0^!
1W!
1R!
0M!
0J!
0E!
0B!
0?!
08!
0]%
#475000
1#
1Z%
1[%
1\%
1x%
0v%
0y%
1r!
0<!
0:!
1J%
19%
1D$
0<$
02$
1H#
1`"
0V"
14"
0-"
0,"
0$"
1z!
0c!
0K!
1F!
1v$
1N$
1m#
1]#
0G#
1=#
13#
0(#
07"
16"
0o!
0V!
0H!
0K%
0:%
0E$
0{!
1K%
1:%
1E$
1I#
15"
06"
0%"
1{!
1w$
1O$
1n#
1^#
0H#
14#
0+#
17"
0I!
0N$
1N$
07"
1"%
1P$
1x#
0I#
0p!
0O$
1O$
1#%
1)$
1y#
0P$
1)&
1P$
1$%
1*$
1T#
0)$
1*&
0)&
1Q$
1!$
1)$
1(&
1U#
0*$
1)&
1J$
1F$
0B$
0>$
0:$
08$
06$
04$
0/$
0-$
0+$
1z#
0Q$
0!$
1*$
1]$
1a%
1%%
1s#
0o#
0k#
0g#
0b#
0_#
1Z#
0X#
0V#
0J$
0F$
1B$
1>$
1:$
18$
16$
14$
1/$
1-$
1+$
1Q$
1!$
1J$
1F$
0B$
0>$
0:$
08$
06$
04$
0/$
0-$
0+$
0|$
1x$
0s$
0p$
1k$
0i$
0g$
1c$
0`$
0^$
#480000
0#
0Z%
0[%
0\%
06&
15&
1]
0d
1f
0&!
1F
0*!
1%!
0e
0\
1C
1g
06!
0+!
1r
07!
0q!
1m!
1i!
1d!
1^!
0W!
0R!
1M!
1J!
1E!
1B!
1?!
18!
#485000
1#
1Z%
1[%
1\%
10&
0~%
1i%
0#&
0R$
0$!
0w
0q
0[
1R
0J
1<"
0g
19"
0>"
0%!
0r
1a
0="
1^%
1?"
#490000
0#
0Z%
0[%
0\%
16&
0]
1b
0f
1_%
1^
0R
0F
1R#
1~
1u
0<"
0E
1D
0C
1g
09"
0$%
0P$
0y#
1!!
1>"
0a
18"
1="
0(&
0)$
0T#
1"!
0^%
0)&
0*&
0?"
1]%
0]$
0*$
0U#
0a%
0%%
02"
0."
0*"
0&"
0""
0|!
0x!
0u!
0#!
0Q$
0!$
0z#
1|$
0x$
1s$
1p$
0k$
1i$
1g$
0c$
1`$
1^$
0J$
0F$
1B$
1>$
1:$
18$
16$
14$
1/$
1-$
1+$
0s#
1o#
1k#
1g#
1b#
1_#
0Z#
1X#
1V#
#495000
1#
1Z%
1[%
1\%
1m%
19
1.
#500000
0#
0Z%
0[%
0\%
06&
14&
05&
0b
0_%
0^
1G
0R#
0~
0u
0D
1'%
1$%
1P$
1y#
0!!
08"
1(&
1)$
1T#
0"!
1)&
1*&
0]%
1]$
1*$
1U#
1a%
1%%
12"
1."
1*"
1&"
1""
1|!
1x!
1u!
1#!
1Q$
1!$
1z#
0|$
1x$
0s$
0p$
1k$
0i$
0g$
1c$
0`$
0^$
1J$
1F$
0B$
0>$
0:$
08$
06$
04$
0/$
0-$
0+$
1s#
0o#
0k#
0g#
0b#
0_#
1Z#
0X#
0V#
#505000
1#
1Z%
1[%
1\%
#510000
0#
0Z%
0[%
0\%
04&
0G
1%!
1c
1C
0'%
#515000
1#
1Z%
1[%
1\%
#520000
0#
0Z%
0[%
0\%
16&
1d
1&!
1*!
1t
0%!
1e
0c
1\
1E
0C
16!
1+!
1!!
1u
17!
1"!
1q!
18"
0m!
0i!
0d!
0^!
1W!
1R!
0M!
0J!
0E!
0B!
0?!
08!
02"
0."
0*"
0&"
0""
0|!
0x!
0u!
0#!
1]%
#525000
1#
1Z%
1[%
1\%
1y%
1:!
1R%
1A%
0#%
1L$
0E$
1<$
12$
1w#
1I#
1H#
1p"
1g"
1_"
1V"
1,"
1$"
1g!
1c!
0F!
0$%
0N$
0x#
0I#
1q"
1%"
0(&
0O$
0y#
0]$
0P$
0T#
0a%
0%%
0*&
0)$
0U#
1|$
0x$
1s$
1p$
0k$
1i$
1g$
0c$
1`$
1^$
0)&
0z#
0*$
0s#
1o#
1k#
1g#
1b#
1_#
0Z#
1X#
1V#
0Q$
0!$
0J$
0F$
1B$
1>$
1:$
18$
16$
14$
1/$
1-$
1+$
#530000
0#
0Z%
0[%
0\%
06&
15&
1]
0d
1f
0&!
1R
1F
0*!
0t
1<"
0e
0\
1C
0g
19"
06!
0+!
0!!
0u
0>"
1a
0="
07!
0"!
1^%
0q!
08"
1?"
1m!
1i!
1d!
1^!
0W!
0R!
1M!
1J!
1E!
1B!
1?!
18!
12"
1."
1*"
1&"
1""
1|!
1x!
1u!
1#!
0]%
#535000
1#
1Z%
1[%
1\%
00&
01&
02&
1g%
0h%
0i%
1&%
0R
0`
09"
1z"
1>"
0<"
0^%
1:"
0a
0?"
1="
1g
0z"
0:"
1{"
1?"
0="
0{"
#540000
0#
0Z%
0[%
0\%
16&
0]
0f
1^
0F
0E
1D
0C
0g
#545000
1#
1Z%
1[%
1\%
#550000
0#
0Z%
0[%
0\%
06&
14&
05&
0^
1G
0D
#555000
1#
1Z%
1[%
1\%
#560000
0#
0Z%
0[%
0\%
04&
0G
1%!
1c
1C
#565000
1#
1Z%
1[%
1\%
#570000
0#
0Z%
0[%
0\%
16&
1d
1&!
1@"
0%!
1e
0c
1\
1E
0C
1L"
1A"
1M"
1t"
1n"
0k"
0i"
1e"
1a"
1]"
0Z"
0X"
0T"
0R"
0P"
0N"
#575000
1#
1Z%
1[%
1\%
0x%
0y%
1w%
0r!
0:!
1(!
1S%
0J%
1B%
0A%
09%
0"%
0L$
0D$
02$
1x#
0w#
0p"
0g"
0_"
04"
1-"
0,"
0z!
1p!
0g!
0c!
1X!
1#%
1M$
1E$
1I#
1h"
1T%
1~$
1o$
1f$
1O$
1v#
1e#
0]#
1F#
1<#
03#
1+#
1s"
16"
1l!
1I!
0K%
1U%
0B%
0:%
0#%
0M$
0E$
03$
1y#
0x#
0q"
0h"
0`"
05"
0-"
0{!
0p!
1$%
1!%
1P$
1w#
1f#
1G#
0=#
04#
17"
1o!
0T%
1V%
0$%
1T#
0y#
0s"
06"
1(&
1"%
1)$
1x#
0H#
1*&
1)&
0U%
10%
0(&
1U#
0T#
07"
1]$
1#%
1*$
1y#
0I#
1+&
0*&
1a%
1%%
1z#
1Q$
1!$
0V%
11%
0]$
0U#
1$%
1T#
0a%
0%%
1s#
0o#
0k#
0g#
0b#
0_#
1Z#
0X#
0V#
0|$
1x$
0s$
0p$
1k$
0i$
0g$
1c$
0`$
0^$
1J$
1F$
0B$
0>$
0:$
08$
06$
04$
0/$
0-$
0+$
1*&
1W%
0z#
00%
1(&
1U#
0+&
0O%
0L%
0G%
0E%
0C%
1?%
1;%
06%
04%
02%
1|$
0x$
1s$
1p$
0k$
1i$
1g$
0c$
1`$
1^$
0s#
1o#
1k#
1g#
1b#
1_#
0Z#
1X#
1V#
1z#
01%
1]$
1a%
1%%
1s#
0o#
0k#
0g#
0b#
0_#
1Z#
0X#
0V#
0W%
1O%
1L%
1G%
1E%
1C%
0?%
0;%
16%
14%
12%
0|$
1x$
0s$
0p$
1k$
0i$
0g$
1c$
0`$
0^$
#580000
0#
0Z%
0[%
0\%
06&
15&
1]
0d
1f
0&!
1F
0@"
0e
0\
1C
1g
0L"
0A"
0M"
0t"
0n"
1k"
1i"
0e"
0a"
0]"
1Z"
1X"
1T"
1R"
1P"
1N"
#585000
1#
1Z%
1[%
1\%
10&
11&
12&
1i%
0&%
1R
1`
1<"
0g
19"
1a
1="
1^%
#590000
0#
0Z%
0[%
0\%
16&
0]
1b
0f
1_%
1^
0R
0F
1R#
1~
1u
0<"
0E
1D
0C
1g
09"
0$%
0P$
0y#
1!!
0a
18"
0="
0(&
0)$
0T#
1"!
0^%
0)&
0*&
1]%
0]$
0*$
0U#
0a%
0%%
02"
0."
0*"
0&"
0""
0|!
0x!
0u!
0#!
0Q$
0!$
0z#
1|$
0x$
1s$
1p$
0k$
1i$
1g$
0c$
1`$
1^$
0J$
0F$
1B$
1>$
1:$
18$
16$
14$
1/$
1-$
1+$
0s#
1o#
1k#
1g#
1b#
1_#
0Z#
1X#
1V#
#595000
1#
1Z%
1[%
1\%
#600000
0#
0Z%
0[%
0\%
06&
14&
05&
0b
0_%
0^
1G
0R#
0~
0u
0D
1'%
1$%
1P$
1y#
0!!
08"
1(&
1)$
1T#
0"!
1)&
1*&
0]%
1]$
1*$
1U#
1a%
1%%
12"
1."
1*"
1&"
1""
1|!
1x!
1u!
1#!
1Q$
1!$
1z#
0|$
1x$
0s$
0p$
1k$
0i$
0g$
1c$
0`$
0^$
1J$
1F$
0B$
0>$
0:$
08$
06$
04$
0/$
0-$
0+$
1s#
0o#
0k#
0g#
0b#
0_#
1Z#
0X#
0V#
#605000
1#
1Z%
1[%
1\%
#610000
0#
0Z%
0[%
0\%
04&
0G
1%!
1c
1C
0'%
#615000
1#
1Z%
1[%
1\%
#620000
0#
0Z%
0[%
0\%
16&
1d
1&!
1@"
1t
0%!
1e
0c
1\
1E
0C
1L"
1A"
1!!
1u
1M"
1"!
1t"
18"
1n"
0k"
0i"
1e"
1a"
1]"
0Z"
0X"
0T"
0R"
0P"
0N"
02"
0."
0*"
0&"
0""
0|!
0x!
0u!
0#!
1]%
#625000
1#
1Z%
1[%
1\%
1y%
1:!
0R%
1K%
1:%
0"%
1E$
12$
1,"
1{!
0X!
1S!
0S%
1T%
13$
1-"
1U%
1V%
10%
1+&
11%
1W%
0O%
0L%
0G%
0E%
0C%
1?%
1;%
06%
04%
02%
#630000
0#
0Z%
0[%
0\%
06&
15&
1]
0d
1f
0&!
1R
1F
0@"
0t
1<"
0e
0\
1C
0g
19"
0L"
0A"
0!!
0u
1a
1="
0M"
0"!
1^%
0t"
08"
0n"
1k"
1i"
0e"
0a"
0]"
1Z"
1X"
1T"
1R"
1P"
1N"
12"
1."
1*"
1&"
1""
1|!
1x!
1u!
1#!
0]%
#635000
1#
1Z%
1[%
1\%
13&
1h%
0i%
0`
0>"
0<"
0^%
1X%
0="
1g
1z"
1>"
0a
0?"
1="
0z"
1{"
1?"
0{"
#640000
0#
0Z%
0[%
0\%
16&
0]
0f
1Y%
1^
0R
0F
0E
1D
0C
0g
09"
0X%
#645000
1#
1Z%
#650000
0#
0Z%
#655000
1#
1Z%
#660000
0#
0Z%
#665000
1#
1Z%
#670000
0#
0Z%
#675000
1#
1Z%
#680000
0#
0Z%
#685000
1#
1Z%
#690000
0#
0Z%
#695000
1#
1Z%
#700000
0#
0Z%
#705000
1#
1Z%
#710000
0#
0Z%
#715000
1#
1Z%
#720000
0#
0Z%
#725000
1#
1Z%
#730000
0#
0Z%
#735000
1#
1Z%
#740000
0#
0Z%
#745000
1#
1Z%
#750000
0#
0Z%
#755000
1#
1Z%
#760000
0#
0Z%
#765000
1#
1Z%
#770000
0#
0Z%
#775000
1#
1Z%
#780000
0#
0Z%
#785000
1#
1Z%
#790000
0#
0Z%
#795000
1#
1Z%
#800000
0#
0Z%
#805000
1#
1Z%
#810000
0#
0Z%
#815000
1#
1Z%
#820000
0#
0Z%
#825000
1#
1Z%
#830000
0#
0Z%
#835000
1#
1Z%
#840000
0#
0Z%
#845000
1#
1Z%
#850000
0#
0Z%
#855000
1#
1Z%
#860000
0#
0Z%
#865000
1#
1Z%
#870000
0#
0Z%
#875000
1#
1Z%
#880000
0#
0Z%
#885000
1#
1Z%
#890000
0#
0Z%
#895000
1#
1Z%
#900000
0#
0Z%
#905000
1#
1Z%
#910000
0#
0Z%
#915000
1#
1Z%
#920000
0#
0Z%
#925000
1#
1Z%
#930000
0#
0Z%
#935000
1#
1Z%
#940000
0#
0Z%
#945000
1#
1Z%
#950000
0#
0Z%
#955000
1#
1Z%
#960000
0#
0Z%
#965000
1#
1Z%
#970000
0#
0Z%
#975000
1#
1Z%
#980000
0#
0Z%
#985000
1#
1Z%
#990000
0#
0Z%
#995000
1#
1Z%
#1000000
