0.6
2018.2
Jun 14 2018
20:41:02
D:/Vivado Lab projects/dc/dc.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/Vivado Lab projects/dc/dc.srcs/sources_1/new/dc.v,1740549817,verilog,,,,clock;segments,,,,,,,,
