<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › gpu › drm › r128 › r128_drv.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>r128_drv.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* r128_drv.h -- Private header for r128 driver -*- linux-c -*-</span>
<span class="cm"> * Created: Mon Dec 13 09:51:11 1999 by faith@precisioninsight.com</span>
<span class="cm"> */</span>
<span class="cm">/*</span>
<span class="cm"> * Copyright 1999 Precision Insight, Inc., Cedar Park, Texas.</span>
<span class="cm"> * Copyright 2000 VA Linux Systems, Inc., Sunnyvale, California.</span>
<span class="cm"> * All rights reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * Permission is hereby granted, free of charge, to any person obtaining a</span>
<span class="cm"> * copy of this software and associated documentation files (the &quot;Software&quot;),</span>
<span class="cm"> * to deal in the Software without restriction, including without limitation</span>
<span class="cm"> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</span>
<span class="cm"> * and/or sell copies of the Software, and to permit persons to whom the</span>
<span class="cm"> * Software is furnished to do so, subject to the following conditions:</span>
<span class="cm"> *</span>
<span class="cm"> * The above copyright notice and this permission notice (including the next</span>
<span class="cm"> * paragraph) shall be included in all copies or substantial portions of the</span>
<span class="cm"> * Software.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</span>
<span class="cm"> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</span>
<span class="cm"> * PRECISION INSIGHT AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR</span>
<span class="cm"> * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</span>
<span class="cm"> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER</span>
<span class="cm"> * DEALINGS IN THE SOFTWARE.</span>
<span class="cm"> *</span>
<span class="cm"> * Authors:</span>
<span class="cm"> *    Rickard E. (Rik) Faith &lt;faith@valinux.com&gt;</span>
<span class="cm"> *    Kevin E. Martin &lt;martin@valinux.com&gt;</span>
<span class="cm"> *    Gareth Hughes &lt;gareth@valinux.com&gt;</span>
<span class="cm"> *    Michel D�zer &lt;daenzerm@student.ethz.ch&gt;</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __R128_DRV_H__</span>
<span class="cp">#define __R128_DRV_H__</span>

<span class="cm">/* General customization:</span>
<span class="cm"> */</span>
<span class="cp">#define DRIVER_AUTHOR		&quot;Gareth Hughes, VA Linux Systems Inc.&quot;</span>

<span class="cp">#define DRIVER_NAME		&quot;r128&quot;</span>
<span class="cp">#define DRIVER_DESC		&quot;ATI Rage 128&quot;</span>
<span class="cp">#define DRIVER_DATE		&quot;20030725&quot;</span>

<span class="cm">/* Interface history:</span>
<span class="cm"> *</span>
<span class="cm"> * ??  - ??</span>
<span class="cm"> * 2.4 - Add support for ycbcr textures (no new ioctls)</span>
<span class="cm"> * 2.5 - Add FLIP ioctl, disable FULLSCREEN.</span>
<span class="cm"> */</span>
<span class="cp">#define DRIVER_MAJOR		2</span>
<span class="cp">#define DRIVER_MINOR		5</span>
<span class="cp">#define DRIVER_PATCHLEVEL	0</span>

<span class="cp">#define GET_RING_HEAD(dev_priv)		R128_READ(R128_PM4_BUFFER_DL_RPTR)</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">drm_r128_freelist</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">age</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_buf</span> <span class="o">*</span><span class="n">buf</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_r128_freelist</span> <span class="o">*</span><span class="n">next</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_r128_freelist</span> <span class="o">*</span><span class="n">prev</span><span class="p">;</span>
<span class="p">}</span> <span class="n">drm_r128_freelist_t</span><span class="p">;</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">drm_r128_ring_buffer</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="o">*</span><span class="n">start</span><span class="p">;</span>
	<span class="n">u32</span> <span class="o">*</span><span class="n">end</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">size</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">size_l2qw</span><span class="p">;</span>

	<span class="n">u32</span> <span class="n">tail</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tail_mask</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">space</span><span class="p">;</span>

	<span class="kt">int</span> <span class="n">high_mark</span><span class="p">;</span>
<span class="p">}</span> <span class="n">drm_r128_ring_buffer_t</span><span class="p">;</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">drm_r128_private</span> <span class="p">{</span>
	<span class="n">drm_r128_ring_buffer_t</span> <span class="n">ring</span><span class="p">;</span>
	<span class="n">drm_r128_sarea_t</span> <span class="o">*</span><span class="n">sarea_priv</span><span class="p">;</span>

	<span class="kt">int</span> <span class="n">cce_mode</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">cce_fifo_size</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">cce_running</span><span class="p">;</span>

	<span class="n">drm_r128_freelist_t</span> <span class="o">*</span><span class="n">head</span><span class="p">;</span>
	<span class="n">drm_r128_freelist_t</span> <span class="o">*</span><span class="n">tail</span><span class="p">;</span>

	<span class="kt">int</span> <span class="n">usec_timeout</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">is_pci</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">cce_buffers_offset</span><span class="p">;</span>

	<span class="n">atomic_t</span> <span class="n">idle_count</span><span class="p">;</span>

	<span class="kt">int</span> <span class="n">page_flipping</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">current_page</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">crtc_offset</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">crtc_offset_cntl</span><span class="p">;</span>

	<span class="n">atomic_t</span> <span class="n">vbl_received</span><span class="p">;</span>

	<span class="n">u32</span> <span class="n">color_fmt</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">front_offset</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">front_pitch</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">back_offset</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">back_pitch</span><span class="p">;</span>

	<span class="n">u32</span> <span class="n">depth_fmt</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">depth_offset</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">depth_pitch</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">span_offset</span><span class="p">;</span>

	<span class="n">u32</span> <span class="n">front_pitch_offset_c</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">back_pitch_offset_c</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">depth_pitch_offset_c</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">span_pitch_offset_c</span><span class="p">;</span>

	<span class="n">drm_local_map_t</span> <span class="o">*</span><span class="n">sarea</span><span class="p">;</span>
	<span class="n">drm_local_map_t</span> <span class="o">*</span><span class="n">mmio</span><span class="p">;</span>
	<span class="n">drm_local_map_t</span> <span class="o">*</span><span class="n">cce_ring</span><span class="p">;</span>
	<span class="n">drm_local_map_t</span> <span class="o">*</span><span class="n">ring_rptr</span><span class="p">;</span>
	<span class="n">drm_local_map_t</span> <span class="o">*</span><span class="n">agp_textures</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_ati_pcigart_info</span> <span class="n">gart_info</span><span class="p">;</span>
<span class="p">}</span> <span class="n">drm_r128_private_t</span><span class="p">;</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">drm_r128_buf_priv</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">age</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">prim</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">discard</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">dispatched</span><span class="p">;</span>
	<span class="n">drm_r128_freelist_t</span> <span class="o">*</span><span class="n">list_entry</span><span class="p">;</span>
<span class="p">}</span> <span class="n">drm_r128_buf_priv_t</span><span class="p">;</span>

<span class="k">extern</span> <span class="k">struct</span> <span class="n">drm_ioctl_desc</span> <span class="n">r128_ioctls</span><span class="p">[];</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">r128_max_ioctl</span><span class="p">;</span>

				<span class="cm">/* r128_cce.c */</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">r128_cce_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span> <span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="n">file_priv</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">r128_cce_start</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span> <span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="n">file_priv</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">r128_cce_stop</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span> <span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="n">file_priv</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">r128_cce_reset</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span> <span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="n">file_priv</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">r128_cce_idle</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span> <span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="n">file_priv</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">r128_engine_reset</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span> <span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="n">file_priv</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">r128_fullscreen</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span> <span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="n">file_priv</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">r128_cce_buffers</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span> <span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="n">file_priv</span><span class="p">);</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">r128_freelist_reset</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>

<span class="k">extern</span> <span class="kt">int</span> <span class="n">r128_wait_ring</span><span class="p">(</span><span class="n">drm_r128_private_t</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">,</span> <span class="kt">int</span> <span class="n">n</span><span class="p">);</span>

<span class="k">extern</span> <span class="kt">int</span> <span class="n">r128_do_cce_idle</span><span class="p">(</span><span class="n">drm_r128_private_t</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">r128_do_cleanup_cce</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>

<span class="k">extern</span> <span class="kt">int</span> <span class="n">r128_enable_vblank</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">crtc</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">r128_disable_vblank</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">crtc</span><span class="p">);</span>
<span class="k">extern</span> <span class="n">u32</span> <span class="n">r128_get_vblank_counter</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">crtc</span><span class="p">);</span>
<span class="k">extern</span> <span class="n">irqreturn_t</span> <span class="n">r128_driver_irq_handler</span><span class="p">(</span><span class="n">DRM_IRQ_ARGS</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">r128_driver_irq_preinstall</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">r128_driver_irq_postinstall</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">r128_driver_irq_uninstall</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">r128_driver_lastclose</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">r128_driver_load</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">r128_driver_preclose</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
				 <span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="n">file_priv</span><span class="p">);</span>

<span class="k">extern</span> <span class="kt">long</span> <span class="n">r128_compat_ioctl</span><span class="p">(</span><span class="k">struct</span> <span class="n">file</span> <span class="o">*</span><span class="n">filp</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cmd</span><span class="p">,</span>
			      <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">arg</span><span class="p">);</span>

<span class="cm">/* Register definitions, register access macros and drmAddMap constants</span>
<span class="cm"> * for Rage 128 kernel driver.</span>
<span class="cm"> */</span>

<span class="cp">#define R128_AUX_SC_CNTL		0x1660</span>
<span class="cp">#	define R128_AUX1_SC_EN			(1 &lt;&lt; 0)</span>
<span class="cp">#	define R128_AUX1_SC_MODE_OR		(0 &lt;&lt; 1)</span>
<span class="cp">#	define R128_AUX1_SC_MODE_NAND		(1 &lt;&lt; 1)</span>
<span class="cp">#	define R128_AUX2_SC_EN			(1 &lt;&lt; 2)</span>
<span class="cp">#	define R128_AUX2_SC_MODE_OR		(0 &lt;&lt; 3)</span>
<span class="cp">#	define R128_AUX2_SC_MODE_NAND		(1 &lt;&lt; 3)</span>
<span class="cp">#	define R128_AUX3_SC_EN			(1 &lt;&lt; 4)</span>
<span class="cp">#	define R128_AUX3_SC_MODE_OR		(0 &lt;&lt; 5)</span>
<span class="cp">#	define R128_AUX3_SC_MODE_NAND		(1 &lt;&lt; 5)</span>
<span class="cp">#define R128_AUX1_SC_LEFT		0x1664</span>
<span class="cp">#define R128_AUX1_SC_RIGHT		0x1668</span>
<span class="cp">#define R128_AUX1_SC_TOP		0x166c</span>
<span class="cp">#define R128_AUX1_SC_BOTTOM		0x1670</span>
<span class="cp">#define R128_AUX2_SC_LEFT		0x1674</span>
<span class="cp">#define R128_AUX2_SC_RIGHT		0x1678</span>
<span class="cp">#define R128_AUX2_SC_TOP		0x167c</span>
<span class="cp">#define R128_AUX2_SC_BOTTOM		0x1680</span>
<span class="cp">#define R128_AUX3_SC_LEFT		0x1684</span>
<span class="cp">#define R128_AUX3_SC_RIGHT		0x1688</span>
<span class="cp">#define R128_AUX3_SC_TOP		0x168c</span>
<span class="cp">#define R128_AUX3_SC_BOTTOM		0x1690</span>

<span class="cp">#define R128_BRUSH_DATA0		0x1480</span>
<span class="cp">#define R128_BUS_CNTL			0x0030</span>
<span class="cp">#	define R128_BUS_MASTER_DIS		(1 &lt;&lt; 6)</span>

<span class="cp">#define R128_CLOCK_CNTL_INDEX		0x0008</span>
<span class="cp">#define R128_CLOCK_CNTL_DATA		0x000c</span>
<span class="cp">#	define R128_PLL_WR_EN			(1 &lt;&lt; 7)</span>
<span class="cp">#define R128_CONSTANT_COLOR_C		0x1d34</span>
<span class="cp">#define R128_CRTC_OFFSET		0x0224</span>
<span class="cp">#define R128_CRTC_OFFSET_CNTL		0x0228</span>
<span class="cp">#	define R128_CRTC_OFFSET_FLIP_CNTL	(1 &lt;&lt; 16)</span>

<span class="cp">#define R128_DP_GUI_MASTER_CNTL		0x146c</span>
<span class="cp">#       define R128_GMC_SRC_PITCH_OFFSET_CNTL	(1    &lt;&lt;  0)</span>
<span class="cp">#       define R128_GMC_DST_PITCH_OFFSET_CNTL	(1    &lt;&lt;  1)</span>
<span class="cp">#	define R128_GMC_BRUSH_SOLID_COLOR	(13   &lt;&lt;  4)</span>
<span class="cp">#	define R128_GMC_BRUSH_NONE		(15   &lt;&lt;  4)</span>
<span class="cp">#	define R128_GMC_DST_16BPP		(4    &lt;&lt;  8)</span>
<span class="cp">#	define R128_GMC_DST_24BPP		(5    &lt;&lt;  8)</span>
<span class="cp">#	define R128_GMC_DST_32BPP		(6    &lt;&lt;  8)</span>
<span class="cp">#       define R128_GMC_DST_DATATYPE_SHIFT	8</span>
<span class="cp">#	define R128_GMC_SRC_DATATYPE_COLOR	(3    &lt;&lt; 12)</span>
<span class="cp">#	define R128_DP_SRC_SOURCE_MEMORY	(2    &lt;&lt; 24)</span>
<span class="cp">#	define R128_DP_SRC_SOURCE_HOST_DATA	(3    &lt;&lt; 24)</span>
<span class="cp">#	define R128_GMC_CLR_CMP_CNTL_DIS	(1    &lt;&lt; 28)</span>
<span class="cp">#	define R128_GMC_AUX_CLIP_DIS		(1    &lt;&lt; 29)</span>
<span class="cp">#	define R128_GMC_WR_MSK_DIS		(1    &lt;&lt; 30)</span>
<span class="cp">#	define R128_ROP3_S			0x00cc0000</span>
<span class="cp">#	define R128_ROP3_P			0x00f00000</span>
<span class="cp">#define R128_DP_WRITE_MASK		0x16cc</span>
<span class="cp">#define R128_DST_PITCH_OFFSET_C		0x1c80</span>
<span class="cp">#	define R128_DST_TILE			(1 &lt;&lt; 31)</span>

<span class="cp">#define R128_GEN_INT_CNTL		0x0040</span>
<span class="cp">#	define R128_CRTC_VBLANK_INT_EN		(1 &lt;&lt;  0)</span>
<span class="cp">#define R128_GEN_INT_STATUS		0x0044</span>
<span class="cp">#	define R128_CRTC_VBLANK_INT		(1 &lt;&lt;  0)</span>
<span class="cp">#	define R128_CRTC_VBLANK_INT_AK		(1 &lt;&lt;  0)</span>
<span class="cp">#define R128_GEN_RESET_CNTL		0x00f0</span>
<span class="cp">#	define R128_SOFT_RESET_GUI		(1 &lt;&lt;  0)</span>

<span class="cp">#define R128_GUI_SCRATCH_REG0		0x15e0</span>
<span class="cp">#define R128_GUI_SCRATCH_REG1		0x15e4</span>
<span class="cp">#define R128_GUI_SCRATCH_REG2		0x15e8</span>
<span class="cp">#define R128_GUI_SCRATCH_REG3		0x15ec</span>
<span class="cp">#define R128_GUI_SCRATCH_REG4		0x15f0</span>
<span class="cp">#define R128_GUI_SCRATCH_REG5		0x15f4</span>

<span class="cp">#define R128_GUI_STAT			0x1740</span>
<span class="cp">#	define R128_GUI_FIFOCNT_MASK		0x0fff</span>
<span class="cp">#	define R128_GUI_ACTIVE			(1 &lt;&lt; 31)</span>

<span class="cp">#define R128_MCLK_CNTL			0x000f</span>
<span class="cp">#	define R128_FORCE_GCP			(1 &lt;&lt; 16)</span>
<span class="cp">#	define R128_FORCE_PIPE3D_CP		(1 &lt;&lt; 17)</span>
<span class="cp">#	define R128_FORCE_RCP			(1 &lt;&lt; 18)</span>

<span class="cp">#define R128_PC_GUI_CTLSTAT		0x1748</span>
<span class="cp">#define R128_PC_NGUI_CTLSTAT		0x0184</span>
<span class="cp">#	define R128_PC_FLUSH_GUI		(3 &lt;&lt; 0)</span>
<span class="cp">#	define R128_PC_RI_GUI			(1 &lt;&lt; 2)</span>
<span class="cp">#	define R128_PC_FLUSH_ALL		0x00ff</span>
<span class="cp">#	define R128_PC_BUSY			(1 &lt;&lt; 31)</span>

<span class="cp">#define R128_PCI_GART_PAGE		0x017c</span>
<span class="cp">#define R128_PRIM_TEX_CNTL_C		0x1cb0</span>

<span class="cp">#define R128_SCALE_3D_CNTL		0x1a00</span>
<span class="cp">#define R128_SEC_TEX_CNTL_C		0x1d00</span>
<span class="cp">#define R128_SEC_TEXTURE_BORDER_COLOR_C	0x1d3c</span>
<span class="cp">#define R128_SETUP_CNTL			0x1bc4</span>
<span class="cp">#define R128_STEN_REF_MASK_C		0x1d40</span>

<span class="cp">#define R128_TEX_CNTL_C			0x1c9c</span>
<span class="cp">#	define R128_TEX_CACHE_FLUSH		(1 &lt;&lt; 23)</span>

<span class="cp">#define R128_WAIT_UNTIL			0x1720</span>
<span class="cp">#	define R128_EVENT_CRTC_OFFSET		(1 &lt;&lt; 0)</span>
<span class="cp">#define R128_WINDOW_XY_OFFSET		0x1bcc</span>

<span class="cm">/* CCE registers</span>
<span class="cm"> */</span>
<span class="cp">#define R128_PM4_BUFFER_OFFSET		0x0700</span>
<span class="cp">#define R128_PM4_BUFFER_CNTL		0x0704</span>
<span class="cp">#	define R128_PM4_MASK			(15 &lt;&lt; 28)</span>
<span class="cp">#	define R128_PM4_NONPM4			(0  &lt;&lt; 28)</span>
<span class="cp">#	define R128_PM4_192PIO			(1  &lt;&lt; 28)</span>
<span class="cp">#	define R128_PM4_192BM			(2  &lt;&lt; 28)</span>
<span class="cp">#	define R128_PM4_128PIO_64INDBM		(3  &lt;&lt; 28)</span>
<span class="cp">#	define R128_PM4_128BM_64INDBM		(4  &lt;&lt; 28)</span>
<span class="cp">#	define R128_PM4_64PIO_128INDBM		(5  &lt;&lt; 28)</span>
<span class="cp">#	define R128_PM4_64BM_128INDBM		(6  &lt;&lt; 28)</span>
<span class="cp">#	define R128_PM4_64PIO_64VCBM_64INDBM	(7  &lt;&lt; 28)</span>
<span class="cp">#	define R128_PM4_64BM_64VCBM_64INDBM	(8  &lt;&lt; 28)</span>
<span class="cp">#	define R128_PM4_64PIO_64VCPIO_64INDPIO	(15 &lt;&lt; 28)</span>
<span class="cp">#	define R128_PM4_BUFFER_CNTL_NOUPDATE	(1  &lt;&lt; 27)</span>

<span class="cp">#define R128_PM4_BUFFER_WM_CNTL		0x0708</span>
<span class="cp">#	define R128_WMA_SHIFT			0</span>
<span class="cp">#	define R128_WMB_SHIFT			8</span>
<span class="cp">#	define R128_WMC_SHIFT			16</span>
<span class="cp">#	define R128_WB_WM_SHIFT			24</span>

<span class="cp">#define R128_PM4_BUFFER_DL_RPTR_ADDR	0x070c</span>
<span class="cp">#define R128_PM4_BUFFER_DL_RPTR		0x0710</span>
<span class="cp">#define R128_PM4_BUFFER_DL_WPTR		0x0714</span>
<span class="cp">#	define R128_PM4_BUFFER_DL_DONE		(1 &lt;&lt; 31)</span>

<span class="cp">#define R128_PM4_VC_FPU_SETUP		0x071c</span>

<span class="cp">#define R128_PM4_IW_INDOFF		0x0738</span>
<span class="cp">#define R128_PM4_IW_INDSIZE		0x073c</span>

<span class="cp">#define R128_PM4_STAT			0x07b8</span>
<span class="cp">#	define R128_PM4_FIFOCNT_MASK		0x0fff</span>
<span class="cp">#	define R128_PM4_BUSY			(1 &lt;&lt; 16)</span>
<span class="cp">#	define R128_PM4_GUI_ACTIVE		(1 &lt;&lt; 31)</span>

<span class="cp">#define R128_PM4_MICROCODE_ADDR		0x07d4</span>
<span class="cp">#define R128_PM4_MICROCODE_RADDR	0x07d8</span>
<span class="cp">#define R128_PM4_MICROCODE_DATAH	0x07dc</span>
<span class="cp">#define R128_PM4_MICROCODE_DATAL	0x07e0</span>

<span class="cp">#define R128_PM4_BUFFER_ADDR		0x07f0</span>
<span class="cp">#define R128_PM4_MICRO_CNTL		0x07fc</span>
<span class="cp">#	define R128_PM4_MICRO_FREERUN		(1 &lt;&lt; 30)</span>

<span class="cp">#define R128_PM4_FIFO_DATA_EVEN		0x1000</span>
<span class="cp">#define R128_PM4_FIFO_DATA_ODD		0x1004</span>

<span class="cm">/* CCE command packets</span>
<span class="cm"> */</span>
<span class="cp">#define R128_CCE_PACKET0		0x00000000</span>
<span class="cp">#define R128_CCE_PACKET1		0x40000000</span>
<span class="cp">#define R128_CCE_PACKET2		0x80000000</span>
<span class="cp">#define R128_CCE_PACKET3		0xC0000000</span>
<span class="cp">#	define R128_CNTL_HOSTDATA_BLT		0x00009400</span>
<span class="cp">#	define R128_CNTL_PAINT_MULTI		0x00009A00</span>
<span class="cp">#	define R128_CNTL_BITBLT_MULTI		0x00009B00</span>
<span class="cp">#	define R128_3D_RNDR_GEN_INDX_PRIM	0x00002300</span>

<span class="cp">#define R128_CCE_PACKET_MASK		0xC0000000</span>
<span class="cp">#define R128_CCE_PACKET_COUNT_MASK	0x3fff0000</span>
<span class="cp">#define R128_CCE_PACKET0_REG_MASK	0x000007ff</span>
<span class="cp">#define R128_CCE_PACKET1_REG0_MASK	0x000007ff</span>
<span class="cp">#define R128_CCE_PACKET1_REG1_MASK	0x003ff800</span>

<span class="cp">#define R128_CCE_VC_CNTL_PRIM_TYPE_NONE		0x00000000</span>
<span class="cp">#define R128_CCE_VC_CNTL_PRIM_TYPE_POINT	0x00000001</span>
<span class="cp">#define R128_CCE_VC_CNTL_PRIM_TYPE_LINE		0x00000002</span>
<span class="cp">#define R128_CCE_VC_CNTL_PRIM_TYPE_POLY_LINE	0x00000003</span>
<span class="cp">#define R128_CCE_VC_CNTL_PRIM_TYPE_TRI_LIST	0x00000004</span>
<span class="cp">#define R128_CCE_VC_CNTL_PRIM_TYPE_TRI_FAN	0x00000005</span>
<span class="cp">#define R128_CCE_VC_CNTL_PRIM_TYPE_TRI_STRIP	0x00000006</span>
<span class="cp">#define R128_CCE_VC_CNTL_PRIM_TYPE_TRI_TYPE2	0x00000007</span>
<span class="cp">#define R128_CCE_VC_CNTL_PRIM_WALK_IND		0x00000010</span>
<span class="cp">#define R128_CCE_VC_CNTL_PRIM_WALK_LIST		0x00000020</span>
<span class="cp">#define R128_CCE_VC_CNTL_PRIM_WALK_RING		0x00000030</span>
<span class="cp">#define R128_CCE_VC_CNTL_NUM_SHIFT		16</span>

<span class="cp">#define R128_DATATYPE_VQ		0</span>
<span class="cp">#define R128_DATATYPE_CI4		1</span>
<span class="cp">#define R128_DATATYPE_CI8		2</span>
<span class="cp">#define R128_DATATYPE_ARGB1555		3</span>
<span class="cp">#define R128_DATATYPE_RGB565		4</span>
<span class="cp">#define R128_DATATYPE_RGB888		5</span>
<span class="cp">#define R128_DATATYPE_ARGB8888		6</span>
<span class="cp">#define R128_DATATYPE_RGB332		7</span>
<span class="cp">#define R128_DATATYPE_Y8		8</span>
<span class="cp">#define R128_DATATYPE_RGB8		9</span>
<span class="cp">#define R128_DATATYPE_CI16		10</span>
<span class="cp">#define R128_DATATYPE_YVYU422		11</span>
<span class="cp">#define R128_DATATYPE_VYUY422		12</span>
<span class="cp">#define R128_DATATYPE_AYUV444		14</span>
<span class="cp">#define R128_DATATYPE_ARGB4444		15</span>

<span class="cm">/* Constants */</span>
<span class="cp">#define R128_AGP_OFFSET			0x02000000</span>

<span class="cp">#define R128_WATERMARK_L		16</span>
<span class="cp">#define R128_WATERMARK_M		8</span>
<span class="cp">#define R128_WATERMARK_N		8</span>
<span class="cp">#define R128_WATERMARK_K		128</span>

<span class="cp">#define R128_MAX_USEC_TIMEOUT		100000	</span><span class="cm">/* 100 ms */</span><span class="cp"></span>

<span class="cp">#define R128_LAST_FRAME_REG		R128_GUI_SCRATCH_REG0</span>
<span class="cp">#define R128_LAST_DISPATCH_REG		R128_GUI_SCRATCH_REG1</span>
<span class="cp">#define R128_MAX_VB_AGE			0x7fffffff</span>
<span class="cp">#define R128_MAX_VB_VERTS		(0xffff)</span>

<span class="cp">#define R128_RING_HIGH_MARK		128</span>

<span class="cp">#define R128_PERFORMANCE_BOXES		0</span>

<span class="cp">#define R128_PCIGART_TABLE_SIZE         32768</span>

<span class="cp">#define R128_READ(reg)		DRM_READ32(dev_priv-&gt;mmio, (reg))</span>
<span class="cp">#define R128_WRITE(reg, val)	DRM_WRITE32(dev_priv-&gt;mmio, (reg), (val))</span>
<span class="cp">#define R128_READ8(reg)		DRM_READ8(dev_priv-&gt;mmio, (reg))</span>
<span class="cp">#define R128_WRITE8(reg, val)	DRM_WRITE8(dev_priv-&gt;mmio, (reg), (val))</span>

<span class="cp">#define R128_WRITE_PLL(addr, val)					\</span>
<span class="cp">do {									\</span>
<span class="cp">	R128_WRITE8(R128_CLOCK_CNTL_INDEX,				\</span>
<span class="cp">		    ((addr) &amp; 0x1f) | R128_PLL_WR_EN);			\</span>
<span class="cp">	R128_WRITE(R128_CLOCK_CNTL_DATA, (val));			\</span>
<span class="cp">} while (0)</span>

<span class="cp">#define CCE_PACKET0(reg, n)		(R128_CCE_PACKET0 |		\</span>
<span class="cp">					 ((n) &lt;&lt; 16) | ((reg) &gt;&gt; 2))</span>
<span class="cp">#define CCE_PACKET1(reg0, reg1)		(R128_CCE_PACKET1 |		\</span>
<span class="cp">					 (((reg1) &gt;&gt; 2) &lt;&lt; 11) | ((reg0) &gt;&gt; 2))</span>
<span class="cp">#define CCE_PACKET2()			(R128_CCE_PACKET2)</span>
<span class="cp">#define CCE_PACKET3(pkt, n)		(R128_CCE_PACKET3 |		\</span>
<span class="cp">					 (pkt) | ((n) &lt;&lt; 16))</span>

<span class="k">static</span> <span class="n">__inline__</span> <span class="kt">void</span> <span class="nf">r128_update_ring_snapshot</span><span class="p">(</span><span class="n">drm_r128_private_t</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">drm_r128_ring_buffer_t</span> <span class="o">*</span><span class="n">ring</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">;</span>
	<span class="n">ring</span><span class="o">-&gt;</span><span class="n">space</span> <span class="o">=</span> <span class="p">(</span><span class="n">GET_RING_HEAD</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">)</span> <span class="o">-</span> <span class="n">ring</span><span class="o">-&gt;</span><span class="n">tail</span><span class="p">)</span> <span class="o">*</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">u32</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ring</span><span class="o">-&gt;</span><span class="n">space</span> <span class="o">&lt;=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">ring</span><span class="o">-&gt;</span><span class="n">space</span> <span class="o">+=</span> <span class="n">ring</span><span class="o">-&gt;</span><span class="n">size</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* ================================================================</span>
<span class="cm"> * Misc helper macros</span>
<span class="cm"> */</span>

<span class="cp">#define DEV_INIT_TEST_WITH_RETURN(_dev_priv)				\</span>
<span class="cp">do {									\</span>
<span class="cp">	if (!_dev_priv) {						\</span>
<span class="cp">		DRM_ERROR(&quot;called with no initialization\n&quot;);		\</span>
<span class="cp">		return -EINVAL;						\</span>
<span class="cp">	}								\</span>
<span class="cp">} while (0)</span>

<span class="cp">#define RING_SPACE_TEST_WITH_RETURN(dev_priv)				\</span>
<span class="cp">do {									\</span>
<span class="cp">	drm_r128_ring_buffer_t *ring = &amp;dev_priv-&gt;ring; int i;		\</span>
<span class="cp">	if (ring-&gt;space &lt; ring-&gt;high_mark) {				\</span>
<span class="cp">		for (i = 0 ; i &lt; dev_priv-&gt;usec_timeout ; i++) {	\</span>
<span class="cp">			r128_update_ring_snapshot(dev_priv);		\</span>
<span class="cp">			if (ring-&gt;space &gt;= ring-&gt;high_mark)		\</span>
<span class="cp">				goto __ring_space_done;			\</span>
<span class="cp">			DRM_UDELAY(1);					\</span>
<span class="cp">		}							\</span>
<span class="cp">		DRM_ERROR(&quot;ring space check failed!\n&quot;);		\</span>
<span class="cp">		return -EBUSY;						\</span>
<span class="cp">	}								\</span>
<span class="cp"> __ring_space_done:							\</span>
<span class="cp">	;								\</span>
<span class="cp">} while (0)</span>

<span class="cp">#define VB_AGE_TEST_WITH_RETURN(dev_priv)				\</span>
<span class="cp">do {									\</span>
<span class="cp">	drm_r128_sarea_t *sarea_priv = dev_priv-&gt;sarea_priv;		\</span>
<span class="cp">	if (sarea_priv-&gt;last_dispatch &gt;= R128_MAX_VB_AGE) {		\</span>
<span class="cp">		int __ret = r128_do_cce_idle(dev_priv);			\</span>
<span class="cp">		if (__ret)						\</span>
<span class="cp">			return __ret;					\</span>
<span class="cp">		sarea_priv-&gt;last_dispatch = 0;				\</span>
<span class="cp">		r128_freelist_reset(dev);				\</span>
<span class="cp">	}								\</span>
<span class="cp">} while (0)</span>

<span class="cp">#define R128_WAIT_UNTIL_PAGE_FLIPPED() do {				\</span>
<span class="cp">	OUT_RING(CCE_PACKET0(R128_WAIT_UNTIL, 0));			\</span>
<span class="cp">	OUT_RING(R128_EVENT_CRTC_OFFSET);				\</span>
<span class="cp">} while (0)</span>

<span class="cm">/* ================================================================</span>
<span class="cm"> * Ring control</span>
<span class="cm"> */</span>

<span class="cp">#define R128_VERBOSE	0</span>

<span class="cp">#define RING_LOCALS							\</span>
<span class="cp">	int write, _nr; unsigned int tail_mask; volatile u32 *ring;</span>

<span class="cp">#define BEGIN_RING(n) do {						\</span>
<span class="cp">	if (R128_VERBOSE)						\</span>
<span class="cp">		DRM_INFO(&quot;BEGIN_RING(%d)\n&quot;, (n));			\</span>
<span class="cp">	if (dev_priv-&gt;ring.space &lt;= (n) * sizeof(u32)) {		\</span>
<span class="cp">		COMMIT_RING();						\</span>
<span class="cp">		r128_wait_ring(dev_priv, (n) * sizeof(u32));		\</span>
<span class="cp">	}								\</span>
<span class="cp">	_nr = n; dev_priv-&gt;ring.space -= (n) * sizeof(u32);		\</span>
<span class="cp">	ring = dev_priv-&gt;ring.start;					\</span>
<span class="cp">	write = dev_priv-&gt;ring.tail;					\</span>
<span class="cp">	tail_mask = dev_priv-&gt;ring.tail_mask;				\</span>
<span class="cp">} while (0)</span>

<span class="cm">/* You can set this to zero if you want.  If the card locks up, you&#39;ll</span>
<span class="cm"> * need to keep this set.  It works around a bug in early revs of the</span>
<span class="cm"> * Rage 128 chipset, where the CCE would read 32 dwords past the end of</span>
<span class="cm"> * the ring buffer before wrapping around.</span>
<span class="cm"> */</span>
<span class="cp">#define R128_BROKEN_CCE	1</span>

<span class="cp">#define ADVANCE_RING() do {						\</span>
<span class="cp">	if (R128_VERBOSE)						\</span>
<span class="cp">		DRM_INFO(&quot;ADVANCE_RING() wr=0x%06x tail=0x%06x\n&quot;,	\</span>
<span class="cp">			 write, dev_priv-&gt;ring.tail);			\</span>
<span class="cp">	if (R128_BROKEN_CCE &amp;&amp; write &lt; 32)				\</span>
<span class="cp">		memcpy(dev_priv-&gt;ring.end,				\</span>
<span class="cp">		       dev_priv-&gt;ring.start,				\</span>
<span class="cp">		       write * sizeof(u32));				\</span>
<span class="cp">	if (((dev_priv-&gt;ring.tail + _nr) &amp; tail_mask) != write)		\</span>
<span class="cp">		DRM_ERROR(						\</span>
<span class="cp">			&quot;ADVANCE_RING(): mismatch: nr: %x write: %x line: %d\n&quot;,	\</span>
<span class="cp">			((dev_priv-&gt;ring.tail + _nr) &amp; tail_mask),	\</span>
<span class="cp">			write, __LINE__);				\</span>
<span class="cp">	else								\</span>
<span class="cp">		dev_priv-&gt;ring.tail = write;				\</span>
<span class="cp">} while (0)</span>

<span class="cp">#define COMMIT_RING() do {						\</span>
<span class="cp">	if (R128_VERBOSE)						\</span>
<span class="cp">		DRM_INFO(&quot;COMMIT_RING() tail=0x%06x\n&quot;,			\</span>
<span class="cp">			 dev_priv-&gt;ring.tail);				\</span>
<span class="cp">	DRM_MEMORYBARRIER();						\</span>
<span class="cp">	R128_WRITE(R128_PM4_BUFFER_DL_WPTR, dev_priv-&gt;ring.tail);	\</span>
<span class="cp">	R128_READ(R128_PM4_BUFFER_DL_WPTR);				\</span>
<span class="cp">} while (0)</span>

<span class="cp">#define OUT_RING(x) do {						\</span>
<span class="cp">	if (R128_VERBOSE)						\</span>
<span class="cp">		DRM_INFO(&quot;   OUT_RING( 0x%08x ) at 0x%x\n&quot;,		\</span>
<span class="cp">			 (unsigned int)(x), write);			\</span>
<span class="cp">	ring[write++] = cpu_to_le32(x);					\</span>
<span class="cp">	write &amp;= tail_mask;						\</span>
<span class="cp">} while (0)</span>

<span class="cp">#endif				</span><span class="cm">/* __R128_DRV_H__ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
