var annotated_dup =
[
    [ "nsukit", null, [
      [ "BaseKit", "classnsukit_1_1_base_kit.html", null ],
      [ "CommandPack", "structnsukit_1_1_command_pack.html", null ],
      [ "I_BaseCmdUItf", "classnsukit_1_1_i___base_cmd_u_itf.html", null ],
      [ "I_BaseRegMw", "classnsukit_1_1_i___base_reg_mw.html", null ],
      [ "I_BaseStreamMw", "classnsukit_1_1_i___base_stream_mw.html", null ],
      [ "I_BaseStreamUItf", "classnsukit_1_1_i___base_stream_u_itf.html", null ],
      [ "ICDRegMw", "classnsukit_1_1_i_c_d_reg_mw.html", "classnsukit_1_1_i_c_d_reg_mw" ],
      [ "Mixin_NativeRegCmd", "classnsukit_1_1_mixin___native_reg_cmd.html", null ],
      [ "Mixin_VirtualRegCmd", "classnsukit_1_1_mixin___virtual_reg_cmd.html", "classnsukit_1_1_mixin___virtual_reg_cmd" ],
      [ "NSUSoc", "classnsukit_1_1_n_s_u_soc.html", "classnsukit_1_1_n_s_u_soc" ],
      [ "PCIECmdUItf", "classnsukit_1_1_p_c_i_e_cmd_u_itf.html", "classnsukit_1_1_p_c_i_e_cmd_u_itf" ],
      [ "PCIEStreamUItf", "classnsukit_1_1_p_c_i_e_stream_u_itf.html", "classnsukit_1_1_p_c_i_e_stream_u_itf" ],
      [ "RegOperationMixin", "classnsukit_1_1_reg_operation_mixin.html", null ],
      [ "SerialCmdUItf", "classnsukit_1_1_serial_cmd_u_itf.html", null ],
      [ "SerialStreamUItf", "classnsukit_1_1_serial_stream_u_itf.html", null ],
      [ "SimCmdUItf", "classnsukit_1_1_sim_cmd_u_itf.html", "classnsukit_1_1_sim_cmd_u_itf" ],
      [ "SimStreamUItf", "classnsukit_1_1_sim_stream_u_itf.html", "classnsukit_1_1_sim_stream_u_itf" ],
      [ "StandardCmdFeedback", "structnsukit_1_1_standard_cmd_feedback.html", null ],
      [ "StatusPack", "structnsukit_1_1_status_pack.html", null ],
      [ "TCPCmdUItf", "classnsukit_1_1_t_c_p_cmd_u_itf.html", null ],
      [ "TCPStreamUItf", "classnsukit_1_1_t_c_p_stream_u_itf.html", null ],
      [ "U_BaseCmdMixin", "classnsukit_1_1_u___base_cmd_mixin.html", null ],
      [ "U_Interface", "classnsukit_1_1_u___interface.html", null ],
      [ "U_Middleware", "classnsukit_1_1_u___middleware.html", null ],
      [ "VirtualChnlMw", "classnsukit_1_1_virtual_chnl_mw.html", null ],
      [ "XDMAOperation_t", "classnsukit_1_1_x_d_m_a_operation__t.html", "classnsukit_1_1_x_d_m_a_operation__t" ]
    ] ],
    [ "nsuInitParam_t", "structnsu_init_param__t.html", null ],
    [ "nsuMwParam_t", "structnsu_mw_param__t.html", null ],
    [ "nsuSerialParam_t", "structnsu_serial_param__t.html", null ],
    [ "nsuSimParam_t", "structnsu_sim_param__t.html", null ],
    [ "nsuTCPParam_t", "structnsu_t_c_p_param__t.html", null ],
    [ "nsuXDMAParam_t", "structnsu_x_d_m_a_param__t.html", null ]
];