Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Sun Dec  6 18:19:13 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_335_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.421ns  (required time - arrival time)
  Source:                 Delay1No15_instance/Y_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum12_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.362ns  (logic 1.013ns (30.131%)  route 2.349ns (69.869%))
  Logic Levels:           9  (CARRY8=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.343ns = ( 6.343 - 4.000 ) 
    Source Clock Delay      (SCD):    2.906ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.955ns (routing 0.711ns, distribution 1.244ns)
  Clock Net Delay (Destination): 1.683ns (routing 0.646ns, distribution 1.037ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=29887, routed)       1.955     2.906    Delay1No15_instance/clk_IBUF_BUFG
    SLICE_X159Y422       FDCE                                         r  Delay1No15_instance/Y_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y422       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.985 r  Delay1No15_instance/Y_reg[25]/Q
                         net (fo=6, routed)           0.728     3.713    Delay1No14_instance/Y_reg[33]_0[25]
    SLICE_X156Y366       LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.100     3.813 r  Delay1No14_instance/geqOp_carry__0_i_12__0/O
                         net (fo=1, routed)           0.014     3.827    Sum12_2_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[4]
    SLICE_X156Y366       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     3.983 r  Sum12_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.009    Sum12_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X156Y367       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.061 r  Sum12_2_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.277     4.338    Delay1No15_instance/CO[0]
    SLICE_X155Y368       LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.136     4.474 r  Delay1No15_instance/shiftedFracY_d1[12]_i_4__0/O
                         net (fo=3, routed)           0.204     4.678    Delay1No14_instance/Y_reg[23]_0[0]
    SLICE_X158Y368       LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123     4.801 r  Delay1No14_instance/shiftedFracY_d1[32]_i_9__0/O
                         net (fo=3, routed)           0.047     4.848    Delay1No14_instance/shiftedFracY_d1[32]_i_9__0_n_0
    SLICE_X158Y368       LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.090     4.938 r  Delay1No14_instance/shiftedFracY_d1[12]_i_3__0/O
                         net (fo=33, routed)          0.483     5.421    Delay1No15_instance/shiftVal__5[0]
    SLICE_X154Y365       LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.053     5.474 r  Delay1No15_instance/shiftedFracY_d1[7]_i_2__0/O
                         net (fo=4, routed)           0.402     5.876    Delay1No15_instance/shiftedFracY_d1_reg[38][6]
    SLICE_X157Y361       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.125     6.001 r  Delay1No15_instance/shiftedFracY_d1[27]_i_4__0/O
                         net (fo=2, routed)           0.096     6.097    Delay1No14_instance/Y_reg[26]_0[4]
    SLICE_X157Y361       LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.099     6.196 r  Delay1No14_instance/shiftedFracY_d1[11]_i_1__0/O
                         net (fo=1, routed)           0.072     6.268    Sum12_2_impl_instance/FPAddSubOp_instance/shiftedFracY[0]
    SLICE_X157Y361       FDRE                                         r  Sum12_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=29887, routed)       1.683     6.343    Sum12_2_impl_instance/FPAddSubOp_instance/clk
    SLICE_X157Y361       FDRE                                         r  Sum12_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[11]/C
                         clock pessimism              0.356     6.699    
                         clock uncertainty           -0.035     6.663    
    SLICE_X157Y361       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.688    Sum12_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[11]
  -------------------------------------------------------------------
                         required time                          6.688    
                         arrival time                          -6.268    
  -------------------------------------------------------------------
                         slack                                  0.421    




