/**********************************************************************/
/*   ____  ____                                                       */
/*  /   /\/   /                                                       */
/* /___/  \  /                                                        */
/* \   \   \/                                                         */
/*  \   \        Copyright (c) 2003-2007 Xilinx, Inc.                 */
/*  /   /        All Right Reserved.                                  */
/* /---/   /\                                                         */
/* \   \  /  \                                                        */
/*  \___\/\___\                                                       */
/**********************************************************************/

#include "xsi.h"

struct XSI_INFO xsi_info;


int isim_run(int argc, char **argv)
{
    xsi_init_design(argc, argv);
    xsi_register_info(&xsi_info);

    work_m_00000000000866782574_2073120511_init();
    work_m_00000000003296822039_0823227590_init();
    work_m_00000000001087589662_0549719581_init();
    work_m_00000000003153717839_0892221594_init();
    work_m_00000000003153717839_2194207566_init();
    work_m_00000000002989044062_2630110029_init();
    work_m_00000000001016831633_2340685877_init();
    unisims_ver_m_00000000004137231468_3342441346_init();
    work_m_00000000003801201219_3731029155_init();
    work_m_00000000004151123629_3306708044_init();
    work_m_00000000000875143247_1223047673_init();
    work_m_00000000003916959436_1698763782_init();
    unisims_ver_m_00000000003007280198_1414817250_init();
    unisims_ver_m_00000000000997530961_1557005032_init();
    unisims_ver_m_00000000000997530961_0734605950_init();
    unisims_ver_m_00000000000997530961_2998952900_init();
    unisims_ver_m_00000000000997530961_3318174546_init();
    unisims_ver_m_00000000000997530961_1537459953_init();
    unisims_ver_m_00000000002063979698_0906273847_init();
    work_m_00000000002119997238_1602641108_init();
    work_m_00000000002366422841_3977607605_init();
    work_m_00000000001016831633_3350783121_init();
    unisims_ver_m_00000000001774846086_3445437528_init();
    work_m_00000000003153717839_3158504931_init();
    work_m_00000000003336269256_0032901093_init();
    work_m_00000000003012554642_2666031435_init();
    unisims_ver_m_00000000001080104878_0970595058_init();
    unisims_ver_m_00000000002674302814_1435897813_init();
    unisims_ver_m_00000000002908417406_1590000548_init();
    unisims_ver_m_00000000001920171980_1593237687_init();
    xilinxcorelib_ver_m_00000000003806943309_1233999085_init();
    work_m_00000000002742691610_3988906306_init();
    work_m_00000000001414972806_1260568878_init();
    work_m_00000000000317618787_0816899665_init();
    work_m_00000000003253155980_3028018205_init();
    work_m_00000000004065745948_1670755963_init();


    xsi_register_tops("work_m_00000000004065745948_1670755963");
    xsi_register_tops("work_m_00000000000866782574_2073120511");


    return xsi_run_simulation(argc, argv);

}
