verilog xil_defaultlib --include "../../../../DLIC_2020_hw5.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../DLIC_2020_hw5.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../DLIC_2020_hw5.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../DLIC_2020_hw5.srcs/sources_1/bd/design_1/ipshared/15c3/sources_1/imports/Downloads" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v" \
"../../../bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" \
"../../../bd/design_1/ip/design_1_blk_mem_gen_0_1/sim/design_1_blk_mem_gen_0_1.v" \
"../../../bd/design_1/ipshared/15c3/sources_1/imports/Downloads/ctrl.v" \
"../../../bd/design_1/ipshared/15c3/sources_1/imports/Downloads/dp.v" \
"../../../bd/design_1/ipshared/15c3/sources_1/imports/Downloads/conv.v" \
"../../../bd/design_1/ip/design_1_conv_0_1/sim/design_1_conv_0_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/ip/design_1_auto_ds_0/sim/design_1_auto_ds_0.v" \
"../../../bd/design_1/ip/design_1_auto_ds_1/sim/design_1_auto_ds_1.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
