{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1641641279188 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1641641279188 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 08 14:27:59 2022 " "Processing started: Sat Jan 08 14:27:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1641641279188 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1641641279188 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off full_adder -c full_adder " "Command: quartus_map --read_settings_files=on --write_settings_files=off full_adder -c full_adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1641641279188 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1641641279446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_4bit_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file _4bit_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 _4bit_adder " "Found entity 1: _4bit_adder" {  } { { "_4bit_adder.v" "" { Text "C:/altera/1801042674_hw4_restored/_4bit_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641641279493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641641279493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file half_adder_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder_testbench " "Found entity 1: half_adder_testbench" {  } { { "half_adder_testbench.v" "" { Text "C:/altera/1801042674_hw4_restored/half_adder_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641641279493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641641279493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_testbench " "Found entity 1: full_adder_testbench" {  } { { "full_adder_testbench.v" "" { Text "C:/altera/1801042674_hw4_restored/full_adder_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641641279493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641641279493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file half_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.v" "" { Text "C:/altera/1801042674_hw4_restored/half_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641641279493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641641279493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "C:/altera/1801042674_hw4_restored/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641641279493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641641279493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_adder " "Found entity 1: _32bit_adder" {  } { { "_32bit_adder.v" "" { Text "C:/altera/1801042674_hw4_restored/_32bit_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641641279493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641641279493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_and.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_and.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_and " "Found entity 1: _32bit_and" {  } { { "_32bit_and.v" "" { Text "C:/altera/1801042674_hw4_restored/_32bit_and.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641641279507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641641279507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_or.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_or " "Found entity 1: _32bit_or" {  } { { "_32bit_or.v" "" { Text "C:/altera/1801042674_hw4_restored/_32bit_or.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641641279507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641641279507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_xor.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_xor.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_xor " "Found entity 1: _32bit_xor" {  } { { "_32bit_xor.v" "" { Text "C:/altera/1801042674_hw4_restored/_32bit_xor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641641279509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641641279509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_nor.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_nor.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_nor " "Found entity 1: _32bit_nor" {  } { { "_32bit_nor.v" "" { Text "C:/altera/1801042674_hw4_restored/_32bit_nor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641641279513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641641279513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_sub " "Found entity 1: _32bit_sub" {  } { { "_32bit_sub.v" "" { Text "C:/altera/1801042674_hw4_restored/_32bit_sub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641641279513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641641279513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_slt.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_slt.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_slt " "Found entity 1: _32bit_slt" {  } { { "_32bit_slt.v" "" { Text "C:/altera/1801042674_hw4_restored/_32bit_slt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641641279513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641641279513 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DELAY half_adder_testbench.v 2 _32bit_and_testbench.v(2) " "Verilog HDL macro warning at _32bit_and_testbench.v(2): overriding existing definition for macro \"DELAY\", which was defined in \"half_adder_testbench.v\", line 2" {  } { { "_32bit_and_testbench.v" "" { Text "C:/altera/1801042674_hw4_restored/_32bit_and_testbench.v" 2 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1641641279513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_and_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_and_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_and_testbench " "Found entity 1: _32bit_and_testbench" {  } { { "_32bit_and_testbench.v" "" { Text "C:/altera/1801042674_hw4_restored/_32bit_and_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641641279513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641641279513 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DELAY half_adder_testbench.v 2 _32bit_adder_test.v(2) " "Verilog HDL macro warning at _32bit_adder_test.v(2): overriding existing definition for macro \"DELAY\", which was defined in \"half_adder_testbench.v\", line 2" {  } { { "_32bit_adder_test.v" "" { Text "C:/altera/1801042674_hw4_restored/_32bit_adder_test.v" 2 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1641641279513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_adder_test.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_adder_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_adder_test " "Found entity 1: _32bit_adder_test" {  } { { "_32bit_adder_test.v" "" { Text "C:/altera/1801042674_hw4_restored/_32bit_adder_test.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641641279513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641641279513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_sub_test.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_sub_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_sub_test " "Found entity 1: _32bit_sub_test" {  } { { "_32bit_sub_test.v" "" { Text "C:/altera/1801042674_hw4_restored/_32bit_sub_test.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641641279513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641641279513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_slt_test.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_slt_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_slt_test " "Found entity 1: _32bit_slt_test" {  } { { "_32bit_slt_test.v" "" { Text "C:/altera/1801042674_hw4_restored/_32bit_slt_test.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641641279513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641641279513 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "G1 g1 _8x3mux.v(6) " "Verilog HDL Declaration information at _8x3mux.v(6): object \"G1\" differs only in case from object \"g1\" in the same scope" {  } { { "_8x3mux.v" "" { Text "C:/altera/1801042674_hw4_restored/_8x3mux.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1641641279529 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "G11 g11 _8x3mux.v(6) " "Verilog HDL Declaration information at _8x3mux.v(6): object \"G11\" differs only in case from object \"g11\" in the same scope" {  } { { "_8x3mux.v" "" { Text "C:/altera/1801042674_hw4_restored/_8x3mux.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1641641279529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_8x3mux.v 1 1 " "Found 1 design units, including 1 entities, in source file _8x3mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 _8x3mux " "Found entity 1: _8x3mux" {  } { { "_8x3mux.v" "" { Text "C:/altera/1801042674_hw4_restored/_8x3mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641641279529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641641279529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_8x3muxtest.v 1 1 " "Found 1 design units, including 1 entities, in source file _8x3muxtest.v" { { "Info" "ISGN_ENTITY_NAME" "1 _8x3muxTest " "Found entity 1: _8x3muxTest" {  } { { "_8x3muxTest.v" "" { Text "C:/altera/1801042674_hw4_restored/_8x3muxTest.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641641279529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641641279529 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DELAY half_adder_testbench.v 2 _32bit_xor_testbench.v(2) " "Verilog HDL macro warning at _32bit_xor_testbench.v(2): overriding existing definition for macro \"DELAY\", which was defined in \"half_adder_testbench.v\", line 2" {  } { { "_32bit_xor_testbench.v" "" { Text "C:/altera/1801042674_hw4_restored/_32bit_xor_testbench.v" 2 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1641641279529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_xor_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_xor_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_xor_testbench " "Found entity 1: _32bit_xor_testbench" {  } { { "_32bit_xor_testbench.v" "" { Text "C:/altera/1801042674_hw4_restored/_32bit_xor_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641641279529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641641279529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_nor_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_nor_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_nor_testbench " "Found entity 1: _32bit_nor_testbench" {  } { { "_32bit_nor_testbench.v" "" { Text "C:/altera/1801042674_hw4_restored/_32bit_nor_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641641279529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641641279529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_or_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_or_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_or_testbench " "Found entity 1: _32bit_or_testbench" {  } { { "_32bit_or_testbench.v" "" { Text "C:/altera/1801042674_hw4_restored/_32bit_or_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641641279529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641641279529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_32bit " "Found entity 1: Control_32bit" {  } { { "Control_32bit.v" "" { Text "C:/altera/1801042674_hw4_restored/Control_32bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641641279529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641641279529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_32bit_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file control_32bit_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_32bit_testbench " "Found entity 1: Control_32bit_testbench" {  } { { "Control_32bit_testbench.v" "" { Text "C:/altera/1801042674_hw4_restored/Control_32bit_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641641279529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641641279529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult32.v 1 1 " "Found 1 design units, including 1 entities, in source file mult32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult32 " "Found entity 1: mult32" {  } { { "mult32.v" "" { Text "C:/altera/1801042674_hw4_restored/mult32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641641279529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641641279529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_datapath.v 2 2 " "Found 2 design units, including 2 entities, in source file mul_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUL_datapath " "Found entity 1: MUL_datapath" {  } { { "MUL_datapath.v" "" { Text "C:/altera/1801042674_hw4_restored/MUL_datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641641279544 ""} { "Info" "ISGN_ENTITY_NAME" "2 ADD " "Found entity 2: ADD" {  } { { "MUL_datapath.v" "" { Text "C:/altera/1801042674_hw4_restored/MUL_datapath.v" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641641279544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641641279544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_registers.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_registers " "Found entity 1: mips_registers" {  } { { "mips_registers.v" "" { Text "C:/altera/1801042674_hw4_restored/mips_registers.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641641279544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641641279544 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DELAY half_adder_testbench.v 2 register_testbench.v(2) " "Verilog HDL macro warning at register_testbench.v(2): overriding existing definition for macro \"DELAY\", which was defined in \"half_adder_testbench.v\", line 2" {  } { { "register_testbench.v" "" { Text "C:/altera/1801042674_hw4_restored/register_testbench.v" 2 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1641641279544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file register_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_testbench " "Found entity 1: register_testbench" {  } { { "register_testbench.v" "" { Text "C:/altera/1801042674_hw4_restored/register_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641641279544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641641279544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "C:/altera/1801042674_hw4_restored/data_memory.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641641279544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641641279544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory_testbench " "Found entity 1: data_memory_testbench" {  } { { "data_memory_testbench.v" "" { Text "C:/altera/1801042674_hw4_restored/data_memory_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641641279544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641641279544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.v" "" { Text "C:/altera/1801042674_hw4_restored/sign_extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641641279544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641641279544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend_testbench " "Found entity 1: sign_extend_testbench" {  } { { "sign_extend_testbench.v" "" { Text "C:/altera/1801042674_hw4_restored/sign_extend_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641641279544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641641279544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file zero_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 zero_extend " "Found entity 1: zero_extend" {  } { { "zero_extend.v" "" { Text "C:/altera/1801042674_hw4_restored/zero_extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641641279544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641641279544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_extend_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file zero_extend_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 zero_extend_testbench " "Found entity 1: zero_extend_testbench" {  } { { "zero_extend_testbench.v" "" { Text "C:/altera/1801042674_hw4_restored/zero_extend_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641641279544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641641279544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.v" "" { Text "C:/altera/1801042674_hw4_restored/Control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641641279560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641641279560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_control " "Found entity 1: ALU_control" {  } { { "ALU_control.v" "" { Text "C:/altera/1801042674_hw4_restored/ALU_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641641279560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641641279560 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "s_not s_NOT mux_2X1.v(6) " "Verilog HDL Declaration information at mux_2X1.v(6): object \"s_not\" differs only in case from object \"s_NOT\" in the same scope" {  } { { "mux_2X1.v" "" { Text "C:/altera/1801042674_hw4_restored/mux_2X1.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1641641279560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2X1 " "Found entity 1: mux_2X1" {  } { { "mux_2X1.v" "" { Text "C:/altera/1801042674_hw4_restored/mux_2X1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641641279560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641641279560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2x1_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2X1_testbench " "Found entity 1: mux_2X1_testbench" {  } { { "mux_2X1_testbench.v" "" { Text "C:/altera/1801042674_hw4_restored/mux_2X1_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641641279560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641641279560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2x1_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2X1_32bit " "Found entity 1: mux_2X1_32bit" {  } { { "mux_2X1_32bit.v" "" { Text "C:/altera/1801042674_hw4_restored/mux_2X1_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641641279560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641641279560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minimips.v 1 1 " "Found 1 design units, including 1 entities, in source file minimips.v" { { "Info" "ISGN_ENTITY_NAME" "1 MiniMIPS " "Found entity 1: MiniMIPS" {  } { { "MiniMIPS.v" "" { Text "C:/altera/1801042674_hw4_restored/MiniMIPS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641641279560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641641279560 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DELAY half_adder_testbench.v 2 MiniMIPS_testbench.v(2) " "Verilog HDL macro warning at MiniMIPS_testbench.v(2): overriding existing definition for macro \"DELAY\", which was defined in \"half_adder_testbench.v\", line 2" {  } { { "MiniMIPS_testbench.v" "" { Text "C:/altera/1801042674_hw4_restored/MiniMIPS_testbench.v" 2 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1641641279560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minimips_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file minimips_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 MiniMIPS_testbench " "Found entity 1: MiniMIPS_testbench" {  } { { "MiniMIPS_testbench.v" "" { Text "C:/altera/1801042674_hw4_restored/MiniMIPS_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641641279560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641641279560 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DELAY half_adder_testbench.v 2 control_testbench.v(2) " "Verilog HDL macro warning at control_testbench.v(2): overriding existing definition for macro \"DELAY\", which was defined in \"half_adder_testbench.v\", line 2" {  } { { "control_testbench.v" "" { Text "C:/altera/1801042674_hw4_restored/control_testbench.v" 2 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1641641279560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file control_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_testbench " "Found entity 1: control_testbench" {  } { { "control_testbench.v" "" { Text "C:/altera/1801042674_hw4_restored/control_testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641641279560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641641279560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_control_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_control_testbench " "Found entity 1: ALU_control_testbench" {  } { { "ALU_control_testbench.v" "" { Text "C:/altera/1801042674_hw4_restored/ALU_control_testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641641279560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641641279560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1_3bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2x1_3bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2X1_3bit " "Found entity 1: mux_2X1_3bit" {  } { { "mux_2X1_3bit.v" "" { Text "C:/altera/1801042674_hw4_restored/mux_2X1_3bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641641279560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641641279560 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "REG_PATH mips_registers.v 2 instruction_memory.v(2) " "Verilog HDL macro warning at instruction_memory.v(2): overriding existing definition for macro \"REG_PATH\", which was defined in \"mips_registers.v\", line 2" {  } { { "instruction_memory.v" "" { Text "C:/altera/1801042674_hw4_restored/instruction_memory.v" 2 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1641641279575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.v" "" { Text "C:/altera/1801042674_hw4_restored/instruction_memory.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641641279575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641641279575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory_testbench " "Found entity 1: instruction_memory_testbench" {  } { { "instruction_memory_testbench.v" "" { Text "C:/altera/1801042674_hw4_restored/instruction_memory_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641641279575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641641279575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator_32bit " "Found entity 1: comparator_32bit" {  } { { "comparator_32bit.v" "" { Text "C:/altera/1801042674_hw4_restored/comparator_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641641279575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641641279575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "left_shifter_2bit.v 1 1 " "Found 1 design units, including 1 entities, in source file left_shifter_2bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 left_shifter_2bit " "Found entity 1: left_shifter_2bit" {  } { { "left_shifter_2bit.v" "" { Text "C:/altera/1801042674_hw4_restored/left_shifter_2bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641641279575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641641279575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_32bit_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator_32bit_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator_32bit_testbench " "Found entity 1: comparator_32bit_testbench" {  } { { "comparator_32bit_testbench.v" "" { Text "C:/altera/1801042674_hw4_restored/comparator_32bit_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641641279575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641641279575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "left_shifter_2bit_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file left_shifter_2bit_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 left_shifter_2bit_testbench " "Found entity 1: left_shifter_2bit_testbench" {  } { { "left_shifter_2bit_testbench.v" "" { Text "C:/altera/1801042674_hw4_restored/left_shifter_2bit_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641641279575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641641279575 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MiniMIPS " "Elaborating entity \"MiniMIPS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1641641279617 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 MiniMIPS.v(39) " "Verilog HDL warning at MiniMIPS.v(39): actual bit length 32 differs from formal bit length 1" {  } { { "MiniMIPS.v" "" { Text "C:/altera/1801042674_hw4_restored/MiniMIPS.v" 39 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1641641279617 "|MiniMIPS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:control_module " "Elaborating entity \"Control\" for hierarchy \"Control:control_module\"" {  } { { "MiniMIPS.v" "control_module" { Text "C:/altera/1801042674_hw4_restored/MiniMIPS.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641641279617 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Control.v(21) " "Verilog HDL warning at Control.v(21): actual bit length 32 differs from formal bit length 1" {  } { { "Control.v" "" { Text "C:/altera/1801042674_hw4_restored/Control.v" 21 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1641641279617 "|MiniMIPS|Control:control_module"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Control.v(23) " "Verilog HDL warning at Control.v(23): actual bit length 32 differs from formal bit length 1" {  } { { "Control.v" "" { Text "C:/altera/1801042674_hw4_restored/Control.v" 23 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1641641279617 "|MiniMIPS|Control:control_module"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Control.v(25) " "Verilog HDL warning at Control.v(25): actual bit length 32 differs from formal bit length 1" {  } { { "Control.v" "" { Text "C:/altera/1801042674_hw4_restored/Control.v" 25 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1641641279617 "|MiniMIPS|Control:control_module"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Control.v(26) " "Verilog HDL warning at Control.v(26): actual bit length 32 differs from formal bit length 1" {  } { { "Control.v" "" { Text "C:/altera/1801042674_hw4_restored/Control.v" 26 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1641641279617 "|MiniMIPS|Control:control_module"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Control.v(28) " "Verilog HDL warning at Control.v(28): actual bit length 32 differs from formal bit length 1" {  } { { "Control.v" "" { Text "C:/altera/1801042674_hw4_restored/Control.v" 28 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1641641279617 "|MiniMIPS|Control:control_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2X1_3bit mux_2X1_3bit:mux0 " "Elaborating entity \"mux_2X1_3bit\" for hierarchy \"mux_2X1_3bit:mux0\"" {  } { { "MiniMIPS.v" "mux0" { Text "C:/altera/1801042674_hw4_restored/MiniMIPS.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641641279617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2X1 mux_2X1_3bit:mux0\|mux_2X1:mux0 " "Elaborating entity \"mux_2X1\" for hierarchy \"mux_2X1_3bit:mux0\|mux_2X1:mux0\"" {  } { { "mux_2X1_3bit.v" "mux0" { Text "C:/altera/1801042674_hw4_restored/mux_2X1_3bit.v" 2 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641641279617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:sign_extender " "Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:sign_extender\"" {  } { { "MiniMIPS.v" "sign_extender" { Text "C:/altera/1801042674_hw4_restored/MiniMIPS.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641641279617 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sign_extend.v(6) " "Verilog HDL warning at sign_extend.v(6): actual bit length 32 differs from formal bit length 1" {  } { { "sign_extend.v" "" { Text "C:/altera/1801042674_hw4_restored/sign_extend.v" 6 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1641641279617 "|MiniMIPS|sign_extend:sign_extender"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sign_extend.v(7) " "Verilog HDL warning at sign_extend.v(7): actual bit length 32 differs from formal bit length 1" {  } { { "sign_extend.v" "" { Text "C:/altera/1801042674_hw4_restored/sign_extend.v" 7 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1641641279617 "|MiniMIPS|sign_extend:sign_extender"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sign_extend.v(8) " "Verilog HDL warning at sign_extend.v(8): actual bit length 32 differs from formal bit length 1" {  } { { "sign_extend.v" "" { Text "C:/altera/1801042674_hw4_restored/sign_extend.v" 8 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1641641279617 "|MiniMIPS|sign_extend:sign_extender"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sign_extend.v(9) " "Verilog HDL warning at sign_extend.v(9): actual bit length 32 differs from formal bit length 1" {  } { { "sign_extend.v" "" { Text "C:/altera/1801042674_hw4_restored/sign_extend.v" 9 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1641641279617 "|MiniMIPS|sign_extend:sign_extender"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sign_extend.v(10) " "Verilog HDL warning at sign_extend.v(10): actual bit length 32 differs from formal bit length 1" {  } { { "sign_extend.v" "" { Text "C:/altera/1801042674_hw4_restored/sign_extend.v" 10 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1641641279617 "|MiniMIPS|sign_extend:sign_extender"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sign_extend.v(11) " "Verilog HDL warning at sign_extend.v(11): actual bit length 32 differs from formal bit length 1" {  } { { "sign_extend.v" "" { Text "C:/altera/1801042674_hw4_restored/sign_extend.v" 11 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1641641279617 "|MiniMIPS|sign_extend:sign_extender"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sign_extend.v(13) " "Verilog HDL warning at sign_extend.v(13): actual bit length 32 differs from formal bit length 1" {  } { { "sign_extend.v" "" { Text "C:/altera/1801042674_hw4_restored/sign_extend.v" 13 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1641641279617 "|MiniMIPS|sign_extend:sign_extender"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sign_extend.v(14) " "Verilog HDL warning at sign_extend.v(14): actual bit length 32 differs from formal bit length 1" {  } { { "sign_extend.v" "" { Text "C:/altera/1801042674_hw4_restored/sign_extend.v" 14 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1641641279617 "|MiniMIPS|sign_extend:sign_extender"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sign_extend.v(15) " "Verilog HDL warning at sign_extend.v(15): actual bit length 32 differs from formal bit length 1" {  } { { "sign_extend.v" "" { Text "C:/altera/1801042674_hw4_restored/sign_extend.v" 15 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1641641279617 "|MiniMIPS|sign_extend:sign_extender"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sign_extend.v(16) " "Verilog HDL warning at sign_extend.v(16): actual bit length 32 differs from formal bit length 1" {  } { { "sign_extend.v" "" { Text "C:/altera/1801042674_hw4_restored/sign_extend.v" 16 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1641641279617 "|MiniMIPS|sign_extend:sign_extender"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sign_extend.v(17) " "Verilog HDL warning at sign_extend.v(17): actual bit length 32 differs from formal bit length 1" {  } { { "sign_extend.v" "" { Text "C:/altera/1801042674_hw4_restored/sign_extend.v" 17 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1641641279617 "|MiniMIPS|sign_extend:sign_extender"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sign_extend.v(18) " "Verilog HDL warning at sign_extend.v(18): actual bit length 32 differs from formal bit length 1" {  } { { "sign_extend.v" "" { Text "C:/altera/1801042674_hw4_restored/sign_extend.v" 18 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1641641279617 "|MiniMIPS|sign_extend:sign_extender"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sign_extend.v(19) " "Verilog HDL warning at sign_extend.v(19): actual bit length 32 differs from formal bit length 1" {  } { { "sign_extend.v" "" { Text "C:/altera/1801042674_hw4_restored/sign_extend.v" 19 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1641641279617 "|MiniMIPS|sign_extend:sign_extender"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sign_extend.v(20) " "Verilog HDL warning at sign_extend.v(20): actual bit length 32 differs from formal bit length 1" {  } { { "sign_extend.v" "" { Text "C:/altera/1801042674_hw4_restored/sign_extend.v" 20 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1641641279617 "|MiniMIPS|sign_extend:sign_extender"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sign_extend.v(21) " "Verilog HDL warning at sign_extend.v(21): actual bit length 32 differs from formal bit length 1" {  } { { "sign_extend.v" "" { Text "C:/altera/1801042674_hw4_restored/sign_extend.v" 21 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1641641279617 "|MiniMIPS|sign_extend:sign_extender"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sign_extend.v(22) " "Verilog HDL warning at sign_extend.v(22): actual bit length 32 differs from formal bit length 1" {  } { { "sign_extend.v" "" { Text "C:/altera/1801042674_hw4_restored/sign_extend.v" 22 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1641641279617 "|MiniMIPS|sign_extend:sign_extender"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sign_extend.v(24) " "Verilog HDL warning at sign_extend.v(24): actual bit length 32 differs from formal bit length 1" {  } { { "sign_extend.v" "" { Text "C:/altera/1801042674_hw4_restored/sign_extend.v" 24 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1641641279617 "|MiniMIPS|sign_extend:sign_extender"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sign_extend.v(25) " "Verilog HDL warning at sign_extend.v(25): actual bit length 32 differs from formal bit length 1" {  } { { "sign_extend.v" "" { Text "C:/altera/1801042674_hw4_restored/sign_extend.v" 25 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1641641279617 "|MiniMIPS|sign_extend:sign_extender"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sign_extend.v(26) " "Verilog HDL warning at sign_extend.v(26): actual bit length 32 differs from formal bit length 1" {  } { { "sign_extend.v" "" { Text "C:/altera/1801042674_hw4_restored/sign_extend.v" 26 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1641641279617 "|MiniMIPS|sign_extend:sign_extender"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sign_extend.v(27) " "Verilog HDL warning at sign_extend.v(27): actual bit length 32 differs from formal bit length 1" {  } { { "sign_extend.v" "" { Text "C:/altera/1801042674_hw4_restored/sign_extend.v" 27 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1641641279617 "|MiniMIPS|sign_extend:sign_extender"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sign_extend.v(28) " "Verilog HDL warning at sign_extend.v(28): actual bit length 32 differs from formal bit length 1" {  } { { "sign_extend.v" "" { Text "C:/altera/1801042674_hw4_restored/sign_extend.v" 28 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1641641279617 "|MiniMIPS|sign_extend:sign_extender"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sign_extend.v(29) " "Verilog HDL warning at sign_extend.v(29): actual bit length 32 differs from formal bit length 1" {  } { { "sign_extend.v" "" { Text "C:/altera/1801042674_hw4_restored/sign_extend.v" 29 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1641641279617 "|MiniMIPS|sign_extend:sign_extender"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sign_extend.v(30) " "Verilog HDL warning at sign_extend.v(30): actual bit length 32 differs from formal bit length 1" {  } { { "sign_extend.v" "" { Text "C:/altera/1801042674_hw4_restored/sign_extend.v" 30 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1641641279617 "|MiniMIPS|sign_extend:sign_extender"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sign_extend.v(31) " "Verilog HDL warning at sign_extend.v(31): actual bit length 32 differs from formal bit length 1" {  } { { "sign_extend.v" "" { Text "C:/altera/1801042674_hw4_restored/sign_extend.v" 31 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1641641279617 "|MiniMIPS|sign_extend:sign_extender"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sign_extend.v(32) " "Verilog HDL warning at sign_extend.v(32): actual bit length 32 differs from formal bit length 1" {  } { { "sign_extend.v" "" { Text "C:/altera/1801042674_hw4_restored/sign_extend.v" 32 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1641641279617 "|MiniMIPS|sign_extend:sign_extender"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sign_extend.v(33) " "Verilog HDL warning at sign_extend.v(33): actual bit length 32 differs from formal bit length 1" {  } { { "sign_extend.v" "" { Text "C:/altera/1801042674_hw4_restored/sign_extend.v" 33 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1641641279617 "|MiniMIPS|sign_extend:sign_extender"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sign_extend.v(34) " "Verilog HDL warning at sign_extend.v(34): actual bit length 32 differs from formal bit length 1" {  } { { "sign_extend.v" "" { Text "C:/altera/1801042674_hw4_restored/sign_extend.v" 34 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1641641279617 "|MiniMIPS|sign_extend:sign_extender"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sign_extend.v(35) " "Verilog HDL warning at sign_extend.v(35): actual bit length 32 differs from formal bit length 1" {  } { { "sign_extend.v" "" { Text "C:/altera/1801042674_hw4_restored/sign_extend.v" 35 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1641641279617 "|MiniMIPS|sign_extend:sign_extender"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sign_extend.v(36) " "Verilog HDL warning at sign_extend.v(36): actual bit length 32 differs from formal bit length 1" {  } { { "sign_extend.v" "" { Text "C:/altera/1801042674_hw4_restored/sign_extend.v" 36 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1641641279617 "|MiniMIPS|sign_extend:sign_extender"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sign_extend.v(37) " "Verilog HDL warning at sign_extend.v(37): actual bit length 32 differs from formal bit length 1" {  } { { "sign_extend.v" "" { Text "C:/altera/1801042674_hw4_restored/sign_extend.v" 37 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1641641279617 "|MiniMIPS|sign_extend:sign_extender"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sign_extend.v(38) " "Verilog HDL warning at sign_extend.v(38): actual bit length 32 differs from formal bit length 1" {  } { { "sign_extend.v" "" { Text "C:/altera/1801042674_hw4_restored/sign_extend.v" 38 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1641641279617 "|MiniMIPS|sign_extend:sign_extender"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sign_extend.v(39) " "Verilog HDL warning at sign_extend.v(39): actual bit length 32 differs from formal bit length 1" {  } { { "sign_extend.v" "" { Text "C:/altera/1801042674_hw4_restored/sign_extend.v" 39 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1641641279617 "|MiniMIPS|sign_extend:sign_extender"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips_registers mips_registers:reg_mem " "Elaborating entity \"mips_registers\" for hierarchy \"mips_registers:reg_mem\"" {  } { { "MiniMIPS.v" "reg_mem" { Text "C:/altera/1801042674_hw4_restored/MiniMIPS.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641641279633 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "mips_registers.v(35) " "Verilog HDL warning at mips_registers.v(35): ignoring unsupported system task" {  } { { "mips_registers.v" "" { Text "C:/altera/1801042674_hw4_restored/mips_registers.v" 35 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1641641279633 "|MiniMIPS|mips_registers:reg_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2X1_32bit mux_2X1_32bit:mux4 " "Elaborating entity \"mux_2X1_32bit\" for hierarchy \"mux_2X1_32bit:mux4\"" {  } { { "MiniMIPS.v" "mux4" { Text "C:/altera/1801042674_hw4_restored/MiniMIPS.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641641279633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_control ALU_control:ALUcontrol " "Elaborating entity \"ALU_control\" for hierarchy \"ALU_control:ALUcontrol\"" {  } { { "MiniMIPS.v" "ALUcontrol" { Text "C:/altera/1801042674_hw4_restored/MiniMIPS.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641641279648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_8x3mux _8x3mux:ALU " "Elaborating entity \"_8x3mux\" for hierarchy \"_8x3mux:ALU\"" {  } { { "MiniMIPS.v" "ALU" { Text "C:/altera/1801042674_hw4_restored/MiniMIPS.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641641279648 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 _8x3mux.v(12) " "Verilog HDL warning at _8x3mux.v(12): actual bit length 32 differs from formal bit length 1" {  } { { "_8x3mux.v" "" { Text "C:/altera/1801042674_hw4_restored/_8x3mux.v" 12 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1641641279648 "|MiniMIPS|_8x3mux:ALU"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 _8x3mux.v(13) " "Verilog HDL warning at _8x3mux.v(13): actual bit length 32 differs from formal bit length 1" {  } { { "_8x3mux.v" "" { Text "C:/altera/1801042674_hw4_restored/_8x3mux.v" 13 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1641641279648 "|MiniMIPS|_8x3mux:ALU"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 _8x3mux.v(18) " "Verilog HDL warning at _8x3mux.v(18): actual bit length 32 differs from formal bit length 1" {  } { { "_8x3mux.v" "" { Text "C:/altera/1801042674_hw4_restored/_8x3mux.v" 18 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1641641279648 "|MiniMIPS|_8x3mux:ALU"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 _8x3mux.v(26) " "Verilog HDL warning at _8x3mux.v(26): actual bit length 32 differs from formal bit length 1" {  } { { "_8x3mux.v" "" { Text "C:/altera/1801042674_hw4_restored/_8x3mux.v" 26 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1641641279648 "|MiniMIPS|_8x3mux:ALU"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 _8x3mux.v(34) " "Verilog HDL warning at _8x3mux.v(34): actual bit length 32 differs from formal bit length 1" {  } { { "_8x3mux.v" "" { Text "C:/altera/1801042674_hw4_restored/_8x3mux.v" 34 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1641641279648 "|MiniMIPS|_8x3mux:ALU"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 _8x3mux.v(43) " "Verilog HDL warning at _8x3mux.v(43): actual bit length 32 differs from formal bit length 1" {  } { { "_8x3mux.v" "" { Text "C:/altera/1801042674_hw4_restored/_8x3mux.v" 43 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1641641279648 "|MiniMIPS|_8x3mux:ALU"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 _8x3mux.v(51) " "Verilog HDL warning at _8x3mux.v(51): actual bit length 32 differs from formal bit length 1" {  } { { "_8x3mux.v" "" { Text "C:/altera/1801042674_hw4_restored/_8x3mux.v" 51 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1641641279648 "|MiniMIPS|_8x3mux:ALU"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 _8x3mux.v(59) " "Verilog HDL warning at _8x3mux.v(59): actual bit length 32 differs from formal bit length 1" {  } { { "_8x3mux.v" "" { Text "C:/altera/1801042674_hw4_restored/_8x3mux.v" 59 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1641641279648 "|MiniMIPS|_8x3mux:ALU"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 _8x3mux.v(67) " "Verilog HDL warning at _8x3mux.v(67): actual bit length 32 differs from formal bit length 1" {  } { { "_8x3mux.v" "" { Text "C:/altera/1801042674_hw4_restored/_8x3mux.v" 67 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1641641279648 "|MiniMIPS|_8x3mux:ALU"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 _8x3mux.v(75) " "Verilog HDL warning at _8x3mux.v(75): actual bit length 32 differs from formal bit length 1" {  } { { "_8x3mux.v" "" { Text "C:/altera/1801042674_hw4_restored/_8x3mux.v" 75 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1641641279648 "|MiniMIPS|_8x3mux:ALU"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 _8x3mux.v(85) " "Verilog HDL warning at _8x3mux.v(85): actual bit length 32 differs from formal bit length 1" {  } { { "_8x3mux.v" "" { Text "C:/altera/1801042674_hw4_restored/_8x3mux.v" 85 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1641641279648 "|MiniMIPS|_8x3mux:ALU"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 _8x3mux.v(86) " "Verilog HDL warning at _8x3mux.v(86): actual bit length 32 differs from formal bit length 1" {  } { { "_8x3mux.v" "" { Text "C:/altera/1801042674_hw4_restored/_8x3mux.v" 86 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1641641279648 "|MiniMIPS|_8x3mux:ALU"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 _8x3mux.v(87) " "Verilog HDL warning at _8x3mux.v(87): actual bit length 32 differs from formal bit length 1" {  } { { "_8x3mux.v" "" { Text "C:/altera/1801042674_hw4_restored/_8x3mux.v" 87 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1641641279648 "|MiniMIPS|_8x3mux:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_adder _8x3mux:ALU\|_32bit_adder:g1 " "Elaborating entity \"_32bit_adder\" for hierarchy \"_8x3mux:ALU\|_32bit_adder:g1\"" {  } { { "_8x3mux.v" "g1" { Text "C:/altera/1801042674_hw4_restored/_8x3mux.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641641279648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_4bit_adder _8x3mux:ALU\|_32bit_adder:g1\|_4bit_adder:_4bit_adder0 " "Elaborating entity \"_4bit_adder\" for hierarchy \"_8x3mux:ALU\|_32bit_adder:g1\|_4bit_adder:_4bit_adder0\"" {  } { { "_32bit_adder.v" "_4bit_adder0" { Text "C:/altera/1801042674_hw4_restored/_32bit_adder.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641641279648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder _8x3mux:ALU\|_32bit_adder:g1\|_4bit_adder:_4bit_adder0\|full_adder:FA0 " "Elaborating entity \"full_adder\" for hierarchy \"_8x3mux:ALU\|_32bit_adder:g1\|_4bit_adder:_4bit_adder0\|full_adder:FA0\"" {  } { { "_4bit_adder.v" "FA0" { Text "C:/altera/1801042674_hw4_restored/_4bit_adder.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641641279648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder _8x3mux:ALU\|_32bit_adder:g1\|_4bit_adder:_4bit_adder0\|full_adder:FA0\|half_adder:first_sum " "Elaborating entity \"half_adder\" for hierarchy \"_8x3mux:ALU\|_32bit_adder:g1\|_4bit_adder:_4bit_adder0\|full_adder:FA0\|half_adder:first_sum\"" {  } { { "full_adder.v" "first_sum" { Text "C:/altera/1801042674_hw4_restored/full_adder.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641641279648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_xor _8x3mux:ALU\|_32bit_xor:g3 " "Elaborating entity \"_32bit_xor\" for hierarchy \"_8x3mux:ALU\|_32bit_xor:g3\"" {  } { { "_8x3mux.v" "g3" { Text "C:/altera/1801042674_hw4_restored/_8x3mux.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641641279716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_sub _8x3mux:ALU\|_32bit_sub:g5 " "Elaborating entity \"_32bit_sub\" for hierarchy \"_8x3mux:ALU\|_32bit_sub:g5\"" {  } { { "_8x3mux.v" "g5" { Text "C:/altera/1801042674_hw4_restored/_8x3mux.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641641279716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_or _8x3mux:ALU\|_32bit_or:g7 " "Elaborating entity \"_32bit_or\" for hierarchy \"_8x3mux:ALU\|_32bit_or:g7\"" {  } { { "_8x3mux.v" "g7" { Text "C:/altera/1801042674_hw4_restored/_8x3mux.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641641279779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_slt _8x3mux:ALU\|_32bit_slt:g9 " "Elaborating entity \"_32bit_slt\" for hierarchy \"_8x3mux:ALU\|_32bit_slt:g9\"" {  } { { "_8x3mux.v" "g9" { Text "C:/altera/1801042674_hw4_restored/_8x3mux.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641641279779 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 _32bit_slt.v(11) " "Verilog HDL warning at _32bit_slt.v(11): actual bit length 32 differs from formal bit length 1" {  } { { "_32bit_slt.v" "" { Text "C:/altera/1801042674_hw4_restored/_32bit_slt.v" 11 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1641641279779 "|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 _32bit_slt.v(18) " "Verilog HDL warning at _32bit_slt.v(18): actual bit length 32 differs from formal bit length 1" {  } { { "_32bit_slt.v" "" { Text "C:/altera/1801042674_hw4_restored/_32bit_slt.v" 18 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1641641279779 "|MiniMIPS|_8x3mux:ALU|_32bit_slt:g9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_nor _8x3mux:ALU\|_32bit_nor:g11 " "Elaborating entity \"_32bit_nor\" for hierarchy \"_8x3mux:ALU\|_32bit_nor:g11\"" {  } { { "_8x3mux.v" "g11" { Text "C:/altera/1801042674_hw4_restored/_8x3mux.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641641279851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_and _8x3mux:ALU\|_32bit_and:g13 " "Elaborating entity \"_32bit_and\" for hierarchy \"_8x3mux:ALU\|_32bit_and:g13\"" {  } { { "_8x3mux.v" "g13" { Text "C:/altera/1801042674_hw4_restored/_8x3mux.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641641279867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:data_memory " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:data_memory\"" {  } { { "MiniMIPS.v" "data_memory" { Text "C:/altera/1801042674_hw4_restored/MiniMIPS.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641641279867 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "data_memory.v(36) " "Verilog HDL warning at data_memory.v(36): ignoring unsupported system task" {  } { { "data_memory.v" "" { Text "C:/altera/1801042674_hw4_restored/data_memory.v" 36 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1641641279867 "|MiniMIPS|data_memory:data_memory"}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1 " "Ignored 1 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1 " "Ignored 1 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1641641280254 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1641641280254 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "data_memory:data_memory\|data_mem_rtl_0 " "Inferred dual-clock RAM node \"data_memory:data_memory\|data_mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1641641280317 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mips_registers:reg_mem\|registers " "RAM logic \"mips_registers:reg_mem\|registers\" is uninferred due to inappropriate RAM size" {  } { { "mips_registers.v" "registers" { Text "C:/altera/1801042674_hw4_restored/mips_registers.v" 10 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1641641280317 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1641641280317 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_memory:data_memory\|data_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_memory:data_memory\|data_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641641280591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641641280591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641641280591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641641280591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641641280591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641641280591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641641280591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641641280591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641641280591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641641280591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641641280591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641641280591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641641280591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641641280591 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/full_adder.ram0_data_memory_8ae84398.hdl.mif " "Parameter INIT_FILE set to db/full_adder.ram0_data_memory_8ae84398.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641641280591 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1641641280591 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1641641280591 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_memory:data_memory\|altsyncram:data_mem_rtl_0 " "Elaborated megafunction instantiation \"data_memory:data_memory\|altsyncram:data_mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641641280638 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_memory:data_memory\|altsyncram:data_mem_rtl_0 " "Instantiated megafunction \"data_memory:data_memory\|altsyncram:data_mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641641280638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641641280638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641641280638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641641280638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641641280638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641641280638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641641280638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641641280638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641641280638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641641280638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641641280638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641641280638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641641280638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641641280638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/full_adder.ram0_data_memory_8ae84398.hdl.mif " "Parameter \"INIT_FILE\" = \"db/full_adder.ram0_data_memory_8ae84398.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641641280638 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1641641280638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o4j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o4j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o4j1 " "Found entity 1: altsyncram_o4j1" {  } { { "db/altsyncram_o4j1.tdf" "" { Text "C:/altera/1801042674_hw4_restored/db/altsyncram_o4j1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641641280685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641641280685 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1641641281619 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/1801042674_hw4_restored/output_files/full_adder.map.smsg " "Generated suppressed messages file C:/altera/1801042674_hw4_restored/output_files/full_adder.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1641641283088 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1641641283261 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641641283261 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC\[0\] " "No output dependent on input pin \"PC\[0\]\"" {  } { { "MiniMIPS.v" "" { Text "C:/altera/1801042674_hw4_restored/MiniMIPS.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641641283361 "|MiniMIPS|PC[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC\[1\] " "No output dependent on input pin \"PC\[1\]\"" {  } { { "MiniMIPS.v" "" { Text "C:/altera/1801042674_hw4_restored/MiniMIPS.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641641283361 "|MiniMIPS|PC[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC\[2\] " "No output dependent on input pin \"PC\[2\]\"" {  } { { "MiniMIPS.v" "" { Text "C:/altera/1801042674_hw4_restored/MiniMIPS.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641641283361 "|MiniMIPS|PC[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC\[3\] " "No output dependent on input pin \"PC\[3\]\"" {  } { { "MiniMIPS.v" "" { Text "C:/altera/1801042674_hw4_restored/MiniMIPS.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641641283361 "|MiniMIPS|PC[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC\[4\] " "No output dependent on input pin \"PC\[4\]\"" {  } { { "MiniMIPS.v" "" { Text "C:/altera/1801042674_hw4_restored/MiniMIPS.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641641283361 "|MiniMIPS|PC[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC\[5\] " "No output dependent on input pin \"PC\[5\]\"" {  } { { "MiniMIPS.v" "" { Text "C:/altera/1801042674_hw4_restored/MiniMIPS.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641641283361 "|MiniMIPS|PC[5]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1641641283361 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1057 " "Implemented 1057 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1641641283361 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1641641283361 ""} { "Info" "ICUT_CUT_TM_LCELLS" "970 " "Implemented 970 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1641641283361 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1641641283361 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1641641283361 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 71 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4641 " "Peak virtual memory: 4641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1641641283377 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 08 14:28:03 2022 " "Processing ended: Sat Jan 08 14:28:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1641641283377 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1641641283377 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1641641283377 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1641641283377 ""}
