Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1_sdx (lin64) Build 1915620 Thu Jun 22 17:54:59 MDT 2017
| Date         : Fri Jul 28 23:52:57 2017
| Host         : ubuntu running 64-bit Ubuntu 16.04.2 LTS
| Command      : report_utilization -file Arty_Z7_20_wrapper_utilization_synth.rpt -pb Arty_Z7_20_wrapper_utilization_synth.pb
| Design       : Arty_Z7_20_wrapper
| Device       : 7z020clg400-1
| Design State : Fully Placed
-------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs              |    0 |     0 |     53200 |  0.00 |
|   LUT as Logic          |    0 |     0 |     53200 |  0.00 |
|   LUT as Memory         |    0 |     0 |     17400 |  0.00 |
| Slice Registers         |    0 |     0 |    106400 |  0.00 |
|   Register as Flip Flop |    0 |     0 |    106400 |  0.00 |
|   Register as Latch     |    0 |     0 |    106400 |  0.00 |
| F7 Muxes                |    0 |     0 |     26600 |  0.00 |
| F8 Muxes                |    0 |     0 |     13300 |  0.00 |
+-------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 0     |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------+------+-------+-----------+-------+
|         Site Type        | Used | Fixed | Available | Util% |
+--------------------------+------+-------+-----------+-------+
| Slice                    |    0 |     0 |     13300 |  0.00 |
|   SLICEL                 |    0 |     0 |           |       |
|   SLICEM                 |    0 |     0 |           |       |
| LUT as Logic             |    0 |     0 |     53200 |  0.00 |
| LUT as Memory            |    0 |     0 |     17400 |  0.00 |
|   LUT as Distributed RAM |    0 |     0 |           |       |
|   LUT as Shift Register  |    0 |     0 |           |       |
| LUT Flip Flop Pairs      |    0 |     0 |     53200 |  0.00 |
| Unique Control Sets      |    0 |       |           |       |
+--------------------------+------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       140 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       140 |  0.00 |
|   RAMB18       |    0 |     0 |       280 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       220 |  0.00 |
+-----------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |   78 |     0 |       125 | 62.40 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
| IBUFDS                      |    0 |     0 |       121 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
| ILOGIC                      |    0 |     0 |       125 |  0.00 |
| OLOGIC                      |    0 |     0 |       125 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        16 |  0.00 |
| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
| BUFMRCE    |    0 |     0 |         8 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        16 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| IBUF     |   77 |                  IO |
| OBUFT    |   50 |                  IO |
| OBUF     |    1 |                  IO |
+----------+------+---------------------+


9. Black Boxes
--------------

+--------------------------------------------+------+
|                  Ref Name                  | Used |
+--------------------------------------------+------+
| Arty_Z7_20_xlconstant_0_0                  |    1 |
| Arty_Z7_20_xlconcat_1_0                    |    1 |
| Arty_Z7_20_xlconcat_0_0                    |    1 |
| Arty_Z7_20_xbar_1                          |    1 |
| Arty_Z7_20_xbar_0                          |    1 |
| Arty_Z7_20_xadc_wiz_0_0                    |    1 |
| Arty_Z7_20_v_vid_in_axi4s_0_0              |    1 |
| Arty_Z7_20_v_tc_1_0                        |    1 |
| Arty_Z7_20_v_tc_0_0                        |    1 |
| Arty_Z7_20_v_axi4s_vid_out_0_0             |    1 |
| Arty_Z7_20_s01_regslice_0                  |    1 |
| Arty_Z7_20_s01_data_fifo_0                 |    1 |
| Arty_Z7_20_s00_regslice_0                  |    1 |
| Arty_Z7_20_s00_data_fifo_0                 |    1 |
| Arty_Z7_20_rst_processing_system7_0_142M_0 |    1 |
| Arty_Z7_20_rst_processing_system7_0_100M_0 |    1 |
| Arty_Z7_20_rgb2dvi_0_0                     |    1 |
| Arty_Z7_20_processing_system7_0_0          |    1 |
| Arty_Z7_20_proc_sys_reset_0_3              |    1 |
| Arty_Z7_20_proc_sys_reset_0_2              |    1 |
| Arty_Z7_20_proc_sys_reset_0_1              |    1 |
| Arty_Z7_20_proc_sys_reset_0_0              |    1 |
| Arty_Z7_20_dvi2rgb_0_0                     |    1 |
| Arty_Z7_20_clk_wiz_0_0                     |    1 |
| Arty_Z7_20_axis_subset_converter_1_0       |    1 |
| Arty_Z7_20_axis_subset_converter_0_0       |    1 |
| Arty_Z7_20_axi_vdma_1_0                    |    1 |
| Arty_Z7_20_axi_vdma_0_1                    |    1 |
| Arty_Z7_20_axi_gpio_sw_0                   |    1 |
| Arty_Z7_20_axi_gpio_shield_2_0             |    1 |
| Arty_Z7_20_axi_gpio_shield_1_0             |    1 |
| Arty_Z7_20_axi_gpio_led_0                  |    1 |
| Arty_Z7_20_axi_gpio_hdmi_0                 |    1 |
| Arty_Z7_20_axi_gpio_0_0                    |    1 |
| Arty_Z7_20_axi_dynclk_0_0                  |    1 |
| Arty_Z7_20_auto_pc_1                       |    1 |
| Arty_Z7_20_auto_pc_0                       |    1 |
+--------------------------------------------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


