# do ds1302_test.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 20:28:34 on Oct 29,2023
# vlog -work work ds1302_test.vo 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 20:28:35 on Oct 29,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 20:28:35 on Oct 29,2023
# vlog -work work Waveform.vwf.vt 
# -- Compiling module top_vlg_sample_tst
# -- Compiling module top_vlg_check_tst
# -- Compiling module top_vlg_vec_tst
# 
# Top level modules:
# 	top_vlg_vec_tst
# End time: 20:28:35 on Oct 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -do "ds1302_test.do" 
# Start time: 20:28:35 on Oct 29,2023
# Loading work.top_vlg_vec_tst
# Loading work.top
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.top_vlg_sample_tst
# Loading work.top_vlg_check_tst
# SDF 10.3d Compiler 2014.10 Oct  7 2014
# 
# Loading instances from ds1302_test_v.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from ds1302_test_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_vlg_vec_tst File: Waveform.vwf.vt
# ERROR! Vector Mismatch for output port seg_sel[0] :: @time = 7137.000 ps
#      Expected value = 000
#      Real value = 111
# ERROR! Vector Mismatch for output port seg_sel[1] :: @time = 7137.000 ps
#      Expected value = 000
#      Real value = 111
# ERROR! Vector Mismatch for output port seg_sel[2] :: @time = 7137.000 ps
#      Expected value = 000
#      Real value = 111
# ERROR! Vector Mismatch for output port rtc_sclk :: @time = 20000.000 ps
#      Expected value = 1
#      Real value = 0
# ERROR! Vector Mismatch for output port seg_data[0] :: @time = 20000.000 ps
#      Expected value = 00000000
#      Real value = 11111111
# ERROR! Vector Mismatch for output port seg_data[1] :: @time = 20000.000 ps
#      Expected value = 00000000
#      Real value = 11111111
# ERROR! Vector Mismatch for output port seg_data[2] :: @time = 20000.000 ps
#      Expected value = 00000000
#      Real value = 11111111
# ERROR! Vector Mismatch for output port seg_data[3] :: @time = 20000.000 ps
#      Expected value = 00000000
#      Real value = 11111111
# ERROR! Vector Mismatch for output port seg_data[4] :: @time = 20000.000 ps
#      Expected value = 00000000
#      Real value = 11111111
# ERROR! Vector Mismatch for output port seg_data[5] :: @time = 20000.000 ps
#      Expected value = 00000000
#      Real value = 11111111
# ERROR! Vector Mismatch for output port seg_data[6] :: @time = 20000.000 ps
#      Expected value = 00000000
#      Real value = 11111111
# ERROR! Vector Mismatch for output port seg_data[7] :: @time = 20000.000 ps
#      Expected value = 00000000
#      Real value = 11111111
#          12 mismatched vectors : Simulation failed !
# ** Note: $finish    : Waveform.vwf.vt(596)
#    Time: 1 us  Iteration: 0  Instance: /top_vlg_vec_tst/tb_out
# End time: 20:28:35 on Oct 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
