// Seed: 1229214611
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  logic [-1  ==  -1 : 1] id_8;
  ;
endmodule
module module_0 (
    output wor id_0,
    input tri id_1,
    input supply1 id_2,
    output wand id_3,
    input tri id_4,
    input uwire id_5,
    output tri1 module_1
);
  uwire id_8 = -1 == 1;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
  assign id_8 = -1;
endmodule
