arch	circuit	script_params	vtr_flow_elapsed_time	vtr_max_mem_stage	vtr_max_mem	error	odin_synth_time	max_odin_mem	parmys_synth_time	max_parmys_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision	vpr_build_info	vpr_compiler	vpr_compiled	hostname	rundir	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_mem	pack_time	initial_placed_wirelength_est	placed_wirelength_est	total_swap	accepted_swap	rejected_swap	aborted_swap	place_mem	place_time	place_quench_time	initial_placed_CPD_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_delay_matrix_lookup_time	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	ap_mem	ap_time	ap_full_legalizer_mem	ap_full_legalizer_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_num_rr_graph_nodes	crit_path_num_rr_graph_edges	crit_path_collapsed_nodes	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	router_lookahead_computation_time	crit_path_route_time	crit_path_create_rr_graph_time	crit_path_create_intra_cluster_rr_graph_time	crit_path_tile_lookahead_computation_time	crit_path_router_lookahead_computation_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	num_le	num_luts	num_add_blocks	max_add_chain_length	num_sub_blocks	max_sub_chain_length	
k6_frac_N10_4add_2chains_tie_off_depop50_mem20K_22nm.xml	mult_4x4.v	common	0.89	vpr	65.80 MiB		-1	-1	0.05	27108	1	0.02	-1	-1	33612	-1	-1	3	9	0	-1	success	v8.0.0-12803-g53682df9f	release IPO VTR_ASSERT_LEVEL=2	GNU 11.4.0 on Linux-6.8.0-60-generic x86_64	2025-06-13T11:40:41	llavign1-OptiPlex-7070	/home/llavign1/Gits/vtr-clone/vtr_flow/tasks	67384	9	8	75	70	1	34	20	5	5	25	clb	auto	26.7 MiB	0.39	114.248	92	155	44	110	1	65.8 MiB	0.00	0.00	2.48207	2.48207	-27.0782	-2.48207	2.48207	0.01	7.1364e-05	6.3195e-05	0.00104595	0.00098359	-1	-1	-1	-1	38	140	10	151211	75605.7	48493.3	1939.73	0.04	0.0154863	0.0131988	2100	8065	-1	120	11	134	148	5218	2750	2.45975	2.45975	-29.8384	-2.45975	0	0	61632.8	2465.31	0.00	0.01	0.00	-1	-1	0.00	0.00364913	0.00339208	13	18	-1	-1	-1	-1	
k6_frac_N10_4add_2chains_tie_off_depop50_mem20K_22nm.xml	mult_9x9.v	common	4.56	vpr	66.91 MiB		-1	-1	0.06	27748	1	0.02	-1	-1	34108	-1	-1	7	19	0	-1	success	v8.0.0-12803-g53682df9f	release IPO VTR_ASSERT_LEVEL=2	GNU 11.4.0 on Linux-6.8.0-60-generic x86_64	2025-06-13T11:40:41	llavign1-OptiPlex-7070	/home/llavign1/Gits/vtr-clone/vtr_flow/tasks	68516	19	18	308	249	1	134	44	6	6	36	clb	auto	27.5 MiB	3.68	555.076	430	2046	450	1581	15	66.9 MiB	0.02	0.00	4.92757	4.85986	-99.585	-4.85986	4.85986	0.02	0.000225507	0.000204339	0.0085582	0.00790585	-1	-1	-1	-1	58	765	33	403230	176413	123560.	3432.22	0.28	0.0977172	0.085077	4154	22415	-1	636	15	496	821	27967	11304	4.85226	4.85226	-102.581	-4.85226	0	0	154963.	4304.53	0.00	0.02	0.01	-1	-1	0.00	0.0135629	0.0126796	53	83	-1	-1	-1	-1	
