  =================
   Message Summary
  =================
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|     Id      |  Sev   |Count |                                                                     Message Text                                                                       |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CDFG-250    |Info    |    1 |Processing multi-dimensional arrays.                                                                                                                    |
| CDFG-500    |Info    |   19 |Unused module input port.                                                                                                                               |
|             |        |      |The value of the input port is not used within the design.                                                                                              |
| CDFG-818    |Warning |    1 |Using default parameter value for module elaboration.                                                                                                   |
| CFM-1       |Info    |    1 |Wrote dofile.                                                                                                                                           |
| CFM-212     |Info    |    1 |Forcing flat compare.                                                                                                                                   |
| CFM-5       |Info    |    1 |Wrote formal verification information.                                                                                                                  |
| DPOPT-5     |Info    |    1 |Skipping datapath optimization.                                                                                                                         |
| DPOPT-6     |Info    |    1 |Pre-processed datapath logic.                                                                                                                           |
| ELAB-1      |Info    |    1 |Elaborating Design.                                                                                                                                     |
| ELAB-3      |Info    |    1 |Done Elaborating Design.                                                                                                                                |
| ELABUTL-123 |Warning |    1 |Undriven module output port.                                                                                                                            |
| ELABUTL-128 |Info    |    1 |Undriven module output port.                                                                                                                            |
|             |        |      |The 'hdl_unconnected_value' attribute controls treatment of undriven output port.                                                                       |
| LBR-103     |Warning |   20 |The clock gating integrated cell is not usable.                                                                                                         |
|             |        |      |The 'clock_gating_integrated_cell' attribute and state table or latch group definition for the clock gating integrated cell is not matching.            |
| LBR-155     |Info    |    6 |Mismatch in unateness between 'timing_sense' attribute and the function.                                                                                |
|             |        |      |The 'timing_sense' attribute will be respected.                                                                                                         |
| LBR-162     |Info    |   17 |Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed.                                                                                 |
|             |        |      |Setting the 'timing_sense' to non_unate.                                                                                                                |
| LBR-412     |Info    |    5 |Created nominal operating condition.                                                                                                                    |
|             |        |      |The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0). |
| LBR-43      |Warning |   10 |Libcell has no area attribute.  Defaulting to 0 area.                                                                                                   |
|             |        |      |Specify a valid area value for the libcell.                                                                                                             |
| LBR-518     |Info    |   10 |Missing a function attribute in the output pin definition.                                                                                              |
| LBR-526     |Warning |   10 |Missing sequential block in the sequential cell.                                                                                                        |
| PHYS-12     |Warning |    2 |The variant range of wire parameters is too large.                                                                                                      |
|             |        |      |Check the consistency of the parameters.                                                                                                                |
| PHYS-129    |Info    |    9 |Via with no resistance will have a value of '0.0' assigned.                                                                                             |
| PHYS-13     |Warning |    1 |The value of the wire parameter is too big.                                                                                                             |
|             |        |      |Check the consistency of the specified wire parameter.                                                                                                  |
| PHYS-14     |Warning |    5 |The value of the wire parameter is too small.                                                                                                           |
|             |        |      |Check the consistency of the specified wire parameter.                                                                                                  |
| PHYS-15     |Warning |   30 |Missing wire parameter.                                                                                                                                 |
|             |        |      |Check the wire parameter in LEF technology files.                                                                                                       |
| PHYS-25     |Warning |    4 |Minimum width of layer in LEF does not match minimum width of layer in cap table.                                                                       |
| PHYS-752    |Info    |    2 |Partition Based Synthesis execution skipped.                                                                                                            |
| SYNTH-1     |Info    |    1 |Synthesizing.                                                                                                                                           |
| SYNTH-10    |Info    |    2 |Unmapping.                                                                                                                                              |
| SYNTH-11    |Info    |    2 |Done unmapping.                                                                                                                                         |
| SYNTH-2     |Info    |    1 |Done synthesizing.                                                                                                                                      |
| SYNTH-4     |Info    |    1 |Mapping.                                                                                                                                                |
| SYNTH-5     |Info    |    1 |Done mapping.                                                                                                                                           |
| SYNTH-7     |Info    |    1 |Incrementally optimizing.                                                                                                                               |
| SYNTH-8     |Info    |    1 |Done incrementally optimizing.                                                                                                                          |
| TIM-11      |Warning |    1 |Possible timing problems have been detected in this design.                                                                                             |
|             |        |      |Use 'report timing -lint' for more information.                                                                                                         |
| VLOGPT-43   |Warning |    4 |Implicit net declaration not allowed with `default_nettype none.                                                                                        |
|             |        |      |When `default_nettype is none, each input and inout port declaration requires a corresponding net type.                                                 |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
