# compile vhdl design source files
vhdl xil_defaultlib  "../../../../piano_lab/src/clk_dvd.vhd"
vhdl xil_defaultlib  "../../../../piano_lab/src/note_gen.vhd"
vhdl xil_defaultlib  "../../../../piano_lab/src/piano.vhd"
vhdl xil_defaultlib  "../../../../piano_lab/src/seven_seg.vhd"
vhdl xil_defaultlib  "../../../../piano_lab/src/piano_tb.vhd"

# Do not sort compile order
nosort
