{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../chip8_emulator.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.2"
    },
    "design_tree": {
      "v_axi4s_vid_out_0": "",
      "v_frmbuf_wr_0": ""
    },
    "components": {
      "v_axi4s_vid_out_0": {
        "vlnv": "xilinx.com:ip:v_axi4s_vid_out:4.0",
        "ip_revision": "19",
        "xci_name": "design_1_v_axi4s_vid_out_0_0",
        "xci_path": "ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0.xci",
        "inst_hier_path": "v_axi4s_vid_out_0"
      },
      "v_frmbuf_wr_0": {
        "vlnv": "xilinx.com:ip:v_frmbuf_wr:3.0",
        "ip_revision": "0",
        "xci_name": "design_1_v_frmbuf_wr_0_0",
        "xci_path": "ip/design_1_v_frmbuf_wr_0_0/design_1_v_frmbuf_wr_0_0.xci",
        "inst_hier_path": "v_frmbuf_wr_0",
        "interface_ports": {
          "m_axi_mm_video": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_m_axi_mm_video",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data_m_axi_mm_video": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      }
    }
  }
}