{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1558856472308 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1558856472308 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 26 19:41:12 2019 " "Processing started: Sun May 26 19:41:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1558856472308 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1558856472308 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FlappyBird -c FlappyBird " "Command: quartus_map --read_settings_files=on --write_settings_files=off FlappyBird -c FlappyBird" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1558856472308 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1558856472590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/bcdwiki.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file output_files/bcdwiki.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcdwiki-Behavioral " "Found design unit 1: bcdwiki-Behavioral" {  } { { "output_files/bcdwiki.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/bcdwiki.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558856472950 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcdwiki " "Found entity 1: bcdwiki" {  } { { "output_files/bcdwiki.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/bcdwiki.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558856472950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558856472950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ball1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Ball1 " "Found entity 1: Ball1" {  } { { "Ball1.bdf" "" { Schematic "C:/Users/user/Desktop/305/cs305_flappybird/Ball1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558856472955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558856472955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colour.bdf 1 1 " "Found 1 design units, including 1 entities, in source file colour.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Colour " "Found entity 1: Colour" {  } { { "Colour.bdf" "" { Schematic "C:/Users/user/Desktop/305/cs305_flappybird/Colour.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558856472958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558856472958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniproject resources/vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miniproject resources/vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-a " "Found design unit 1: VGA_SYNC-a" {  } { { "Miniproject resources/vga_sync.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/Miniproject resources/vga_sync.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558856472960 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "Miniproject resources/vga_sync.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/Miniproject resources/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558856472960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558856472960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniproject resources/mouse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miniproject resources/mouse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOUSE-behavior " "Found design unit 1: MOUSE-behavior" {  } { { "Miniproject resources/mouse.VHD" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/Miniproject resources/mouse.VHD" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558856472975 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOUSE " "Found entity 1: MOUSE" {  } { { "Miniproject resources/mouse.VHD" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/Miniproject resources/mouse.VHD" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558856472975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558856472975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniproject resources/char_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miniproject resources/char_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_rom-SYN " "Found design unit 1: char_rom-SYN" {  } { { "Miniproject resources/char_rom.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/Miniproject resources/char_rom.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558856472977 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_rom " "Found entity 1: char_rom" {  } { { "Miniproject resources/char_rom.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/Miniproject resources/char_rom.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558856472977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558856472977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniproject resources/ball.vhd 3 1 " "Found 3 design units, including 1 entities, in source file miniproject resources/ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0core " "Found design unit 1: de0core" {  } { { "Miniproject resources/ball.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/Miniproject resources/ball.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558856472980 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ball-behavior " "Found design unit 2: ball-behavior" {  } { { "Miniproject resources/ball.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/Miniproject resources/ball.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558856472980 ""} { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "Miniproject resources/ball.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/Miniproject resources/ball.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558856472980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558856472980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-SYN " "Found design unit 1: clock_divider-SYN" {  } { { "Clock_Divider.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/Clock_Divider.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558856472984 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_Divider " "Found entity 1: Clock_Divider" {  } { { "Clock_Divider.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/Clock_Divider.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558856472984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558856472984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flappybird.bdf 1 1 " "Found 1 design units, including 1 entities, in source file flappybird.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FlappyBird " "Found entity 1: FlappyBird" {  } { { "FlappyBird.bdf" "" { Schematic "C:/Users/user/Desktop/305/cs305_flappybird/FlappyBird.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558856472986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558856472986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/text.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file output_files/text.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Text-behavior " "Found design unit 1: Text-behavior" {  } { { "output_files/Text.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Text.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558856472988 ""} { "Info" "ISGN_ENTITY_NAME" "1 Text " "Found entity 1: Text" {  } { { "output_files/Text.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Text.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558856472988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558856472988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/ourball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/ourball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ourball-behavior " "Found design unit 1: ourball-behavior" {  } { { "output_files/Ourball.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Ourball.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558856472992 ""} { "Info" "ISGN_ENTITY_NAME" "1 ourball " "Found entity 1: ourball" {  } { { "output_files/Ourball.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Ourball.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558856472992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558856472992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/render_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/render_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 render_mux-render " "Found design unit 1: render_mux-render" {  } { { "output_files/render_mux.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/render_mux.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558856472994 ""} { "Info" "ISGN_ENTITY_NAME" "1 render_mux " "Found entity 1: render_mux" {  } { { "output_files/render_mux.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/render_mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558856472994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558856472994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/binary_to_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/binary_to_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binary_to_bcd-rtl " "Found design unit 1: binary_to_bcd-rtl" {  } { { "output_files/binary_to_bcd.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/binary_to_bcd.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558856473025 ""} { "Info" "ISGN_ENTITY_NAME" "1 binary_to_bcd " "Found entity 1: binary_to_bcd" {  } { { "output_files/binary_to_bcd.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/binary_to_bcd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558856473025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558856473025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/bcd_7segdisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/bcd_7segdisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_7SegDisplay-behavior " "Found design unit 1: BCD_7SegDisplay-behavior" {  } { { "output_files/BCD_7SegDisplay.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/BCD_7SegDisplay.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558856473035 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_7SegDisplay " "Found entity 1: BCD_7SegDisplay" {  } { { "output_files/BCD_7SegDisplay.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/BCD_7SegDisplay.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558856473035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558856473035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "output_files/test.bdf" "" { Schematic "C:/Users/user/Desktop/305/cs305_flappybird/output_files/test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558856473050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558856473050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file pipe.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipe-behavior " "Found design unit 1: pipe-behavior" {  } { { "pipe.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/pipe.vhdl" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558856473053 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipe " "Found entity 1: pipe" {  } { { "pipe.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/pipe.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558856473053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558856473053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/lfsr.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file output_files/lfsr.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR-behavior " "Found design unit 1: LFSR-behavior" {  } { { "output_files/LFSR.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/LFSR.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558856473056 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "output_files/LFSR.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/LFSR.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558856473056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558856473056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/collision_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/collision_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 collision_mux-render " "Found design unit 1: collision_mux-render" {  } { { "output_files/collision_mux.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/collision_mux.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558856473059 ""} { "Info" "ISGN_ENTITY_NAME" "1 collision_mux " "Found entity 1: collision_mux" {  } { { "output_files/collision_mux.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/collision_mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558856473059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558856473059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/game_controller.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file output_files/game_controller.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Game_Controller-rtl " "Found design unit 1: Game_Controller-rtl" {  } { { "output_files/Game_Controller.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Game_Controller.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558856473062 ""} { "Info" "ISGN_ENTITY_NAME" "1 Game_Controller " "Found entity 1: Game_Controller" {  } { { "output_files/Game_Controller.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Game_Controller.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558856473062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558856473062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/ypos.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/ypos.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Ypos " "Found entity 1: Ypos" {  } { { "output_files/Ypos.bdf" "" { Schematic "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Ypos.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558856473064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558856473064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/score_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/score_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 score_counter-score " "Found design unit 1: score_counter-score" {  } { { "output_files/score_counter.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/score_counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558856473066 ""} { "Info" "ISGN_ENTITY_NAME" "1 score_counter " "Found entity 1: score_counter" {  } { { "output_files/score_counter.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/score_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558856473066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558856473066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/health_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/health_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 health_counter-health " "Found design unit 1: health_counter-health" {  } { { "output_files/health_counter.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/health_counter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558856473068 ""} { "Info" "ISGN_ENTITY_NAME" "1 health_counter " "Found entity 1: health_counter" {  } { { "output_files/health_counter.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/health_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558856473068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558856473068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/energy_counter.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file output_files/energy_counter.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Energy_Counter-behavior " "Found design unit 1: Energy_Counter-behavior" {  } { { "output_files/Energy_Counter.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Energy_Counter.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558856473070 ""} { "Info" "ISGN_ENTITY_NAME" "1 Energy_Counter " "Found entity 1: Energy_Counter" {  } { { "output_files/Energy_Counter.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Energy_Counter.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558856473070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558856473070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/energy_decount.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/energy_decount.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Energy_decount-energy " "Found design unit 1: Energy_decount-energy" {  } { { "output_files/Energy_decount.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Energy_decount.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558856473073 ""} { "Info" "ISGN_ENTITY_NAME" "1 Energy_decount " "Found entity 1: Energy_decount" {  } { { "output_files/Energy_decount.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Energy_decount.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558856473073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558856473073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/pickup.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file output_files/pickup.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pickup-behavior " "Found design unit 1: Pickup-behavior" {  } { { "output_files/Pickup.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Pickup.vhdl" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558856473075 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pickup " "Found entity 1: Pickup" {  } { { "output_files/Pickup.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Pickup.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558856473075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558856473075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pickup_collision.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pickup_collision.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pickup_collision-collision " "Found design unit 1: pickup_collision-collision" {  } { { "pickup_collision.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/pickup_collision.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558856473077 ""} { "Info" "ISGN_ENTITY_NAME" "1 pickup_collision " "Found entity 1: pickup_collision" {  } { { "pickup_collision.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/pickup_collision.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558856473077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558856473077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/pickup_timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/pickup_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pickup_timer-timer " "Found design unit 1: pickup_timer-timer" {  } { { "output_files/pickup_timer.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/pickup_timer.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558856473079 ""} { "Info" "ISGN_ENTITY_NAME" "1 pickup_timer " "Found entity 1: pickup_timer" {  } { { "output_files/pickup_timer.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/pickup_timer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558856473079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558856473079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/pickup_pts.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file output_files/pickup_pts.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pickup_Pts-behavior " "Found design unit 1: Pickup_Pts-behavior" {  } { { "output_files/Pickup_Pts.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Pickup_Pts.vhdl" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558856473082 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pickup_Pts " "Found entity 1: Pickup_Pts" {  } { { "output_files/Pickup_Pts.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Pickup_Pts.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558856473082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558856473082 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Colour " "Elaborating entity \"Colour\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1558856473149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_SYNC:inst2 " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_SYNC:inst2\"" {  } { { "Colour.bdf" "inst2" { Schematic "C:/Users/user/Desktop/305/cs305_flappybird/Colour.bdf" { { 344 672 896 520 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Divider Clock_Divider:inst " "Elaborating entity \"Clock_Divider\" for hierarchy \"Clock_Divider:inst\"" {  } { { "Colour.bdf" "inst" { Schematic "C:/Users/user/Desktop/305/cs305_flappybird/Colour.bdf" { { 224 320 456 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Clock_Divider:inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Clock_Divider:inst\|altpll:altpll_component\"" {  } { { "Clock_Divider.vhd" "altpll_component" { Text "C:/Users/user/Desktop/305/cs305_flappybird/Clock_Divider.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473187 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Clock_Divider:inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"Clock_Divider:inst\|altpll:altpll_component\"" {  } { { "Clock_Divider.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/Clock_Divider.vhd" 133 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558856473190 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Clock_Divider:inst\|altpll:altpll_component " "Instantiated megafunction \"Clock_Divider:inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Clock_Divider " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Clock_Divider\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473191 ""}  } { { "Clock_Divider.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/Clock_Divider.vhd" 133 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1558856473191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clock_divider_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clock_divider_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_Divider_altpll " "Found entity 1: Clock_Divider_altpll" {  } { { "db/clock_divider_altpll.v" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/db/clock_divider_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558856473247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558856473247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Divider_altpll Clock_Divider:inst\|altpll:altpll_component\|Clock_Divider_altpll:auto_generated " "Elaborating entity \"Clock_Divider_altpll\" for hierarchy \"Clock_Divider:inst\|altpll:altpll_component\|Clock_Divider_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "render_mux render_mux:inst923 " "Elaborating entity \"render_mux\" for hierarchy \"render_mux:inst923\"" {  } { { "Colour.bdf" "inst923" { Schematic "C:/Users/user/Desktop/305/cs305_flappybird/Colour.bdf" { { 728 96 360 1224 "inst923" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473252 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pickup_on render_mux.vhd(50) " "VHDL Process Statement warning at render_mux.vhd(50): signal \"pickup_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/render_mux.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/render_mux.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473253 "|Colour|render_mux:inst923"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pickup_pts_on render_mux.vhd(60) " "VHDL Process Statement warning at render_mux.vhd(60): signal \"pickup_pts_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/render_mux.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/render_mux.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473253 "|Colour|render_mux:inst923"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "energy_on render_mux.vhd(80) " "VHDL Process Statement warning at render_mux.vhd(80): signal \"energy_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/render_mux.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/render_mux.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473253 "|Colour|render_mux:inst923"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_energy render_mux.vhd(81) " "VHDL Process Statement warning at render_mux.vhd(81): signal \"r_energy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/render_mux.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/render_mux.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473253 "|Colour|render_mux:inst923"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g_energy render_mux.vhd(82) " "VHDL Process Statement warning at render_mux.vhd(82): signal \"g_energy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/render_mux.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/render_mux.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473253 "|Colour|render_mux:inst923"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b_energy render_mux.vhd(83) " "VHDL Process Statement warning at render_mux.vhd(83): signal \"b_energy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/render_mux.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/render_mux.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473253 "|Colour|render_mux:inst923"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pickup_on render_mux.vhd(84) " "VHDL Process Statement warning at render_mux.vhd(84): signal \"pickup_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/render_mux.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/render_mux.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473253 "|Colour|render_mux:inst923"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b_pickup render_mux.vhd(88) " "VHDL Process Statement warning at render_mux.vhd(88): signal \"b_pickup\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/render_mux.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/render_mux.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473253 "|Colour|render_mux:inst923"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pickup_pts_on render_mux.vhd(89) " "VHDL Process Statement warning at render_mux.vhd(89): signal \"pickup_pts_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/render_mux.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/render_mux.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473253 "|Colour|render_mux:inst923"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r render_mux.vhd(32) " "VHDL Process Statement warning at render_mux.vhd(32): inferring latch(es) for signal or variable \"r\", which holds its previous value in one or more paths through the process" {  } { { "output_files/render_mux.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/render_mux.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1558856473254 "|Colour|render_mux:inst923"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "g render_mux.vhd(32) " "VHDL Process Statement warning at render_mux.vhd(32): inferring latch(es) for signal or variable \"g\", which holds its previous value in one or more paths through the process" {  } { { "output_files/render_mux.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/render_mux.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1558856473254 "|Colour|render_mux:inst923"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b render_mux.vhd(32) " "VHDL Process Statement warning at render_mux.vhd(32): inferring latch(es) for signal or variable \"b\", which holds its previous value in one or more paths through the process" {  } { { "output_files/render_mux.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/render_mux.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1558856473254 "|Colour|render_mux:inst923"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pickup_collide render_mux.vhd(32) " "VHDL Process Statement warning at render_mux.vhd(32): inferring latch(es) for signal or variable \"pickup_collide\", which holds its previous value in one or more paths through the process" {  } { { "output_files/render_mux.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/render_mux.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1558856473254 "|Colour|render_mux:inst923"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "colliding render_mux.vhd(32) " "VHDL Process Statement warning at render_mux.vhd(32): inferring latch(es) for signal or variable \"colliding\", which holds its previous value in one or more paths through the process" {  } { { "output_files/render_mux.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/render_mux.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1558856473254 "|Colour|render_mux:inst923"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pickup_pts_collide render_mux.vhd(32) " "VHDL Process Statement warning at render_mux.vhd(32): inferring latch(es) for signal or variable \"pickup_pts_collide\", which holds its previous value in one or more paths through the process" {  } { { "output_files/render_mux.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/render_mux.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1558856473254 "|Colour|render_mux:inst923"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pickup_pts_collide render_mux.vhd(32) " "Inferred latch for \"pickup_pts_collide\" at render_mux.vhd(32)" {  } { { "output_files/render_mux.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/render_mux.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558856473254 "|Colour|render_mux:inst923"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colliding render_mux.vhd(32) " "Inferred latch for \"colliding\" at render_mux.vhd(32)" {  } { { "output_files/render_mux.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/render_mux.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558856473254 "|Colour|render_mux:inst923"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pickup_collide render_mux.vhd(32) " "Inferred latch for \"pickup_collide\" at render_mux.vhd(32)" {  } { { "output_files/render_mux.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/render_mux.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558856473254 "|Colour|render_mux:inst923"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[0\] render_mux.vhd(32) " "Inferred latch for \"b\[0\]\" at render_mux.vhd(32)" {  } { { "output_files/render_mux.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/render_mux.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558856473254 "|Colour|render_mux:inst923"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[1\] render_mux.vhd(32) " "Inferred latch for \"b\[1\]\" at render_mux.vhd(32)" {  } { { "output_files/render_mux.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/render_mux.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558856473254 "|Colour|render_mux:inst923"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[2\] render_mux.vhd(32) " "Inferred latch for \"b\[2\]\" at render_mux.vhd(32)" {  } { { "output_files/render_mux.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/render_mux.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558856473254 "|Colour|render_mux:inst923"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[3\] render_mux.vhd(32) " "Inferred latch for \"b\[3\]\" at render_mux.vhd(32)" {  } { { "output_files/render_mux.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/render_mux.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558856473254 "|Colour|render_mux:inst923"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g\[0\] render_mux.vhd(32) " "Inferred latch for \"g\[0\]\" at render_mux.vhd(32)" {  } { { "output_files/render_mux.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/render_mux.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558856473254 "|Colour|render_mux:inst923"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g\[1\] render_mux.vhd(32) " "Inferred latch for \"g\[1\]\" at render_mux.vhd(32)" {  } { { "output_files/render_mux.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/render_mux.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558856473254 "|Colour|render_mux:inst923"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g\[2\] render_mux.vhd(32) " "Inferred latch for \"g\[2\]\" at render_mux.vhd(32)" {  } { { "output_files/render_mux.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/render_mux.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558856473254 "|Colour|render_mux:inst923"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g\[3\] render_mux.vhd(32) " "Inferred latch for \"g\[3\]\" at render_mux.vhd(32)" {  } { { "output_files/render_mux.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/render_mux.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558856473254 "|Colour|render_mux:inst923"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[0\] render_mux.vhd(32) " "Inferred latch for \"r\[0\]\" at render_mux.vhd(32)" {  } { { "output_files/render_mux.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/render_mux.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558856473254 "|Colour|render_mux:inst923"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[1\] render_mux.vhd(32) " "Inferred latch for \"r\[1\]\" at render_mux.vhd(32)" {  } { { "output_files/render_mux.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/render_mux.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558856473254 "|Colour|render_mux:inst923"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[2\] render_mux.vhd(32) " "Inferred latch for \"r\[2\]\" at render_mux.vhd(32)" {  } { { "output_files/render_mux.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/render_mux.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558856473254 "|Colour|render_mux:inst923"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[3\] render_mux.vhd(32) " "Inferred latch for \"r\[3\]\" at render_mux.vhd(32)" {  } { { "output_files/render_mux.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/render_mux.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558856473254 "|Colour|render_mux:inst923"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ourball ourball:inst8 " "Elaborating entity \"ourball\" for hierarchy \"ourball:inst8\"" {  } { { "Colour.bdf" "inst8" { Schematic "C:/Users/user/Desktop/305/cs305_flappybird/Colour.bdf" { { 368 80 312 576 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473256 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Horiz_sync Ourball.vhd(18) " "VHDL Signal Declaration warning at Ourball.vhd(18): used implicit default value for signal \"Horiz_sync\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "output_files/Ourball.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Ourball.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558856473257 "|Colour|ourball:inst8"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Vert_sync Ourball.vhd(18) " "VHDL Signal Declaration warning at Ourball.vhd(18): used implicit default value for signal \"Vert_sync\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "output_files/Ourball.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Ourball.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558856473257 "|Colour|ourball:inst8"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Ball_X_pos Ourball.vhd(29) " "VHDL Signal Declaration warning at Ourball.vhd(29): used explicit default value for signal \"Ball_X_pos\" because signal was never assigned a value" {  } { { "output_files/Ourball.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Ourball.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1558856473257 "|Colour|ourball:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ball_on Ourball.vhd(42) " "VHDL Process Statement warning at Ourball.vhd(42): signal \"Ball_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Ourball.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Ourball.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473257 "|Colour|ourball:inst8"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Red Ourball.vhd(40) " "VHDL Process Statement warning at Ourball.vhd(40): inferring latch(es) for signal or variable \"Red\", which holds its previous value in one or more paths through the process" {  } { { "output_files/Ourball.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Ourball.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1558856473257 "|Colour|ourball:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Red\[0\] Ourball.vhd(40) " "Inferred latch for \"Red\[0\]\" at Ourball.vhd(40)" {  } { { "output_files/Ourball.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Ourball.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558856473257 "|Colour|ourball:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Red\[1\] Ourball.vhd(40) " "Inferred latch for \"Red\[1\]\" at Ourball.vhd(40)" {  } { { "output_files/Ourball.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Ourball.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558856473257 "|Colour|ourball:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Red\[2\] Ourball.vhd(40) " "Inferred latch for \"Red\[2\]\" at Ourball.vhd(40)" {  } { { "output_files/Ourball.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Ourball.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558856473257 "|Colour|ourball:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Red\[3\] Ourball.vhd(40) " "Inferred latch for \"Red\[3\]\" at Ourball.vhd(40)" {  } { { "output_files/Ourball.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Ourball.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558856473257 "|Colour|ourball:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOUSE MOUSE:inst4 " "Elaborating entity \"MOUSE\" for hierarchy \"MOUSE:inst4\"" {  } { { "Colour.bdf" "inst4" { Schematic "C:/Users/user/Desktop/305/cs305_flappybird/Colour.bdf" { { 552 464 728 696 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473259 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CHARIN mouse.VHD(25) " "Verilog HDL or VHDL warning at mouse.VHD(25): object \"CHARIN\" assigned a value but never read" {  } { { "Miniproject resources/mouse.VHD" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/Miniproject resources/mouse.VHD" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1558856473261 "|Colour|MOUSE:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.VHD(151) " "VHDL Process Statement warning at mouse.VHD(151): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Miniproject resources/mouse.VHD" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/Miniproject resources/mouse.VHD" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473261 "|Colour|MOUSE:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.VHD(155) " "VHDL Process Statement warning at mouse.VHD(155): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Miniproject resources/mouse.VHD" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/Miniproject resources/mouse.VHD" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473261 "|Colour|MOUSE:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.VHD(156) " "VHDL Process Statement warning at mouse.VHD(156): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Miniproject resources/mouse.VHD" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/Miniproject resources/mouse.VHD" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473261 "|Colour|MOUSE:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.VHD(157) " "VHDL Process Statement warning at mouse.VHD(157): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Miniproject resources/mouse.VHD" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/Miniproject resources/mouse.VHD" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473261 "|Colour|MOUSE:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Text Text:inst11 " "Elaborating entity \"Text\" for hierarchy \"Text:inst11\"" {  } { { "Colour.bdf" "inst11" { Schematic "C:/Users/user/Desktop/305/cs305_flappybird/Colour.bdf" { { 1256 -72 192 1432 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473263 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "r_ball Text.vhdl(12) " "VHDL Signal Declaration warning at Text.vhdl(12): used implicit default value for signal \"r_ball\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "output_files/Text.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Text.vhdl" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558856473264 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "g_ball Text.vhdl(12) " "VHDL Signal Declaration warning at Text.vhdl(12): used implicit default value for signal \"g_ball\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "output_files/Text.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Text.vhdl" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558856473264 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "b_ball Text.vhdl(12) " "VHDL Signal Declaration warning at Text.vhdl(12): used implicit default value for signal \"b_ball\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "output_files/Text.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Text.vhdl" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558856473264 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_rows Text.vhdl(32) " "VHDL Process Statement warning at Text.vhdl(32): signal \"pixel_rows\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Text.vhdl" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473264 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text.vhdl(32) " "VHDL Process Statement warning at Text.vhdl(32): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Text.vhdl" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473264 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text.vhdl(33) " "VHDL Process Statement warning at Text.vhdl(33): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Text.vhdl" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473264 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text.vhdl(35) " "VHDL Process Statement warning at Text.vhdl(35): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Text.vhdl" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473264 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text.vhdl(37) " "VHDL Process Statement warning at Text.vhdl(37): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Text.vhdl" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473264 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text.vhdl(39) " "VHDL Process Statement warning at Text.vhdl(39): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Text.vhdl" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473264 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text.vhdl(41) " "VHDL Process Statement warning at Text.vhdl(41): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Text.vhdl" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473264 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text.vhdl(44) " "VHDL Process Statement warning at Text.vhdl(44): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Text.vhdl" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473264 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_hundreds Text.vhdl(45) " "VHDL Process Statement warning at Text.vhdl(45): signal \"score_hundreds\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Text.vhdl" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473264 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_hundreds Text.vhdl(48) " "VHDL Process Statement warning at Text.vhdl(48): signal \"score_hundreds\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Text.vhdl" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473265 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_hundreds Text.vhdl(51) " "VHDL Process Statement warning at Text.vhdl(51): signal \"score_hundreds\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Text.vhdl" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473265 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_hundreds Text.vhdl(54) " "VHDL Process Statement warning at Text.vhdl(54): signal \"score_hundreds\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Text.vhdl" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473265 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_hundreds Text.vhdl(57) " "VHDL Process Statement warning at Text.vhdl(57): signal \"score_hundreds\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Text.vhdl" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473265 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_hundreds Text.vhdl(60) " "VHDL Process Statement warning at Text.vhdl(60): signal \"score_hundreds\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Text.vhdl" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473265 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_hundreds Text.vhdl(63) " "VHDL Process Statement warning at Text.vhdl(63): signal \"score_hundreds\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Text.vhdl" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473265 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_hundreds Text.vhdl(66) " "VHDL Process Statement warning at Text.vhdl(66): signal \"score_hundreds\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Text.vhdl" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473265 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_hundreds Text.vhdl(69) " "VHDL Process Statement warning at Text.vhdl(69): signal \"score_hundreds\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Text.vhdl" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473265 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_hundreds Text.vhdl(72) " "VHDL Process Statement warning at Text.vhdl(72): signal \"score_hundreds\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Text.vhdl" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473265 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text.vhdl(77) " "VHDL Process Statement warning at Text.vhdl(77): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Text.vhdl" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473265 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_tens Text.vhdl(78) " "VHDL Process Statement warning at Text.vhdl(78): signal \"score_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Text.vhdl" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473265 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_tens Text.vhdl(81) " "VHDL Process Statement warning at Text.vhdl(81): signal \"score_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Text.vhdl" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473265 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_tens Text.vhdl(84) " "VHDL Process Statement warning at Text.vhdl(84): signal \"score_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Text.vhdl" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473265 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_tens Text.vhdl(87) " "VHDL Process Statement warning at Text.vhdl(87): signal \"score_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Text.vhdl" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473265 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_tens Text.vhdl(90) " "VHDL Process Statement warning at Text.vhdl(90): signal \"score_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Text.vhdl" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473265 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_tens Text.vhdl(93) " "VHDL Process Statement warning at Text.vhdl(93): signal \"score_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Text.vhdl" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473265 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_tens Text.vhdl(96) " "VHDL Process Statement warning at Text.vhdl(96): signal \"score_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Text.vhdl" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473265 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_tens Text.vhdl(99) " "VHDL Process Statement warning at Text.vhdl(99): signal \"score_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Text.vhdl" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473265 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_tens Text.vhdl(102) " "VHDL Process Statement warning at Text.vhdl(102): signal \"score_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Text.vhdl" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473265 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_tens Text.vhdl(105) " "VHDL Process Statement warning at Text.vhdl(105): signal \"score_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Text.vhdl" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473265 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text.vhdl(110) " "VHDL Process Statement warning at Text.vhdl(110): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Text.vhdl" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473265 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_ones Text.vhdl(111) " "VHDL Process Statement warning at Text.vhdl(111): signal \"score_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Text.vhdl" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473265 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_ones Text.vhdl(114) " "VHDL Process Statement warning at Text.vhdl(114): signal \"score_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Text.vhdl" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473265 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_ones Text.vhdl(117) " "VHDL Process Statement warning at Text.vhdl(117): signal \"score_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Text.vhdl" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473265 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_ones Text.vhdl(120) " "VHDL Process Statement warning at Text.vhdl(120): signal \"score_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Text.vhdl" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473266 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_ones Text.vhdl(123) " "VHDL Process Statement warning at Text.vhdl(123): signal \"score_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Text.vhdl" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473266 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_ones Text.vhdl(126) " "VHDL Process Statement warning at Text.vhdl(126): signal \"score_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Text.vhdl" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473266 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_ones Text.vhdl(129) " "VHDL Process Statement warning at Text.vhdl(129): signal \"score_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Text.vhdl" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473266 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_ones Text.vhdl(132) " "VHDL Process Statement warning at Text.vhdl(132): signal \"score_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Text.vhdl" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473266 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_ones Text.vhdl(135) " "VHDL Process Statement warning at Text.vhdl(135): signal \"score_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Text.vhdl" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473266 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_ones Text.vhdl(138) " "VHDL Process Statement warning at Text.vhdl(138): signal \"score_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Text.vhdl" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473266 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_rows Text.vhdl(145) " "VHDL Process Statement warning at Text.vhdl(145): signal \"pixel_rows\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Text.vhdl" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473266 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text.vhdl(145) " "VHDL Process Statement warning at Text.vhdl(145): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Text.vhdl" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473266 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "unsigned_health Text.vhdl(145) " "VHDL Process Statement warning at Text.vhdl(145): signal \"unsigned_health\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Text.vhdl" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473266 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text.vhdl(146) " "VHDL Process Statement warning at Text.vhdl(146): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Text.vhdl" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473266 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "health Text.vhdl(146) " "VHDL Process Statement warning at Text.vhdl(146): signal \"health\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Text.vhdl" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473266 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text.vhdl(148) " "VHDL Process Statement warning at Text.vhdl(148): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Text.vhdl" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473266 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "health Text.vhdl(148) " "VHDL Process Statement warning at Text.vhdl(148): signal \"health\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Text.vhdl" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473266 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text.vhdl(150) " "VHDL Process Statement warning at Text.vhdl(150): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Text.vhdl" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473266 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "health Text.vhdl(150) " "VHDL Process Statement warning at Text.vhdl(150): signal \"health\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Text.vhdl" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473266 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text.vhdl(152) " "VHDL Process Statement warning at Text.vhdl(152): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Text.vhdl" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473266 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "health Text.vhdl(152) " "VHDL Process Statement warning at Text.vhdl(152): signal \"health\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Text.vhdl" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473266 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text.vhdl(154) " "VHDL Process Statement warning at Text.vhdl(154): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Text.vhdl" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473266 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "health Text.vhdl(154) " "VHDL Process Statement warning at Text.vhdl(154): signal \"health\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Text.vhdl" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473266 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "character_add Text.vhdl(30) " "VHDL Process Statement warning at Text.vhdl(30): inferring latch(es) for signal or variable \"character_add\", which holds its previous value in one or more paths through the process" {  } { { "output_files/Text.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Text.vhdl" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1558856473266 "|Colour|Text:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "character_add\[0\] Text.vhdl(30) " "Inferred latch for \"character_add\[0\]\" at Text.vhdl(30)" {  } { { "output_files/Text.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Text.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558856473266 "|Colour|Text:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "character_add\[1\] Text.vhdl(30) " "Inferred latch for \"character_add\[1\]\" at Text.vhdl(30)" {  } { { "output_files/Text.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Text.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558856473266 "|Colour|Text:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "character_add\[2\] Text.vhdl(30) " "Inferred latch for \"character_add\[2\]\" at Text.vhdl(30)" {  } { { "output_files/Text.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Text.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558856473266 "|Colour|Text:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "character_add\[3\] Text.vhdl(30) " "Inferred latch for \"character_add\[3\]\" at Text.vhdl(30)" {  } { { "output_files/Text.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Text.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558856473267 "|Colour|Text:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "character_add\[4\] Text.vhdl(30) " "Inferred latch for \"character_add\[4\]\" at Text.vhdl(30)" {  } { { "output_files/Text.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Text.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558856473267 "|Colour|Text:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "character_add\[5\] Text.vhdl(30) " "Inferred latch for \"character_add\[5\]\" at Text.vhdl(30)" {  } { { "output_files/Text.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Text.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558856473267 "|Colour|Text:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "health_counter health_counter:inst152 " "Elaborating entity \"health_counter\" for hierarchy \"health_counter:inst152\"" {  } { { "Colour.bdf" "inst152" { Schematic "C:/Users/user/Desktop/305/cs305_flappybird/Colour.bdf" { { 1024 960 1152 1104 "inst152" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collision_mux collision_mux:inst6969 " "Elaborating entity \"collision_mux\" for hierarchy \"collision_mux:inst6969\"" {  } { { "Colour.bdf" "inst6969" { Schematic "C:/Users/user/Desktop/305/cs305_flappybird/Colour.bdf" { { 792 1184 1376 904 "inst6969" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe pipe:inst1 " "Elaborating entity \"pipe\" for hierarchy \"pipe:inst1\"" {  } { { "Colour.bdf" "inst1" { Schematic "C:/Users/user/Desktop/305/cs305_flappybird/Colour.bdf" { { 1304 816 1056 1512 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473273 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Horiz_sync pipe.vhdl(16) " "VHDL Signal Declaration warning at pipe.vhdl(16): used implicit default value for signal \"Horiz_sync\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pipe.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/pipe.vhdl" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558856473274 "|Colour|pipe:inst1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Vert_sync pipe.vhdl(16) " "VHDL Signal Declaration warning at pipe.vhdl(16): used implicit default value for signal \"Vert_sync\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pipe.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/pipe.vhdl" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558856473274 "|Colour|pipe:inst1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Pipe_Y_pos pipe.vhdl(29) " "VHDL Signal Declaration warning at pipe.vhdl(29): used explicit default value for signal \"Pipe_Y_pos\" because signal was never assigned a value" {  } { { "pipe.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/pipe.vhdl" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1558856473274 "|Colour|pipe:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "top_boundary pipe.vhdl(59) " "VHDL Process Statement warning at pipe.vhdl(59): signal \"top_boundary\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/pipe.vhdl" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473274 "|Colour|pipe:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bottom_boundary pipe.vhdl(59) " "VHDL Process Statement warning at pipe.vhdl(59): signal \"bottom_boundary\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/pipe.vhdl" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473274 "|Colour|pipe:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pipe_on pipe.vhdl(69) " "VHDL Process Statement warning at pipe.vhdl(69): signal \"Pipe_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/pipe.vhdl" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473274 "|Colour|pipe:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Green pipe.vhdl(52) " "VHDL Process Statement warning at pipe.vhdl(52): inferring latch(es) for signal or variable \"Green\", which holds its previous value in one or more paths through the process" {  } { { "pipe.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/pipe.vhdl" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1558856473274 "|Colour|pipe:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Green\[0\] pipe.vhdl(52) " "Inferred latch for \"Green\[0\]\" at pipe.vhdl(52)" {  } { { "pipe.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/pipe.vhdl" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558856473274 "|Colour|pipe:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Green\[1\] pipe.vhdl(52) " "Inferred latch for \"Green\[1\]\" at pipe.vhdl(52)" {  } { { "pipe.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/pipe.vhdl" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558856473274 "|Colour|pipe:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Green\[2\] pipe.vhdl(52) " "Inferred latch for \"Green\[2\]\" at pipe.vhdl(52)" {  } { { "pipe.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/pipe.vhdl" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558856473274 "|Colour|pipe:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Green\[3\] pipe.vhdl(52) " "Inferred latch for \"Green\[3\]\" at pipe.vhdl(52)" {  } { { "pipe.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/pipe.vhdl" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558856473274 "|Colour|pipe:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR LFSR:inst600 " "Elaborating entity \"LFSR\" for hierarchy \"LFSR:inst600\"" {  } { { "Colour.bdf" "inst600" { Schematic "C:/Users/user/Desktop/305/cs305_flappybird/Colour.bdf" { { 1288 1432 1696 1400 "inst600" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473276 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "new_bottom_pipe LFSR.vhdl(12) " "VHDL Signal Declaration warning at LFSR.vhdl(12): used implicit default value for signal \"new_bottom_pipe\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "output_files/LFSR.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/LFSR.vhdl" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558856473277 "|Colour|LFSR:inst600"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Game_Controller Game_Controller:inst5 " "Elaborating entity \"Game_Controller\" for hierarchy \"Game_Controller:inst5\"" {  } { { "Colour.bdf" "inst5" { Schematic "C:/Users/user/Desktop/305/cs305_flappybird/Colour.bdf" { { 480 -272 -56 592 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473278 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk Game_Controller.vhdl(31) " "VHDL Process Statement warning at Game_Controller.vhdl(31): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Game_Controller.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Game_Controller.vhdl" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473279 "|Colour|Game_Controller:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Energy_decount Energy_decount:inst18 " "Elaborating entity \"Energy_decount\" for hierarchy \"Energy_decount:inst18\"" {  } { { "Colour.bdf" "inst18" { Schematic "C:/Users/user/Desktop/305/cs305_flappybird/Colour.bdf" { { 712 -480 -224 824 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pickup_timer pickup_timer:inst7 " "Elaborating entity \"pickup_timer\" for hierarchy \"pickup_timer:inst7\"" {  } { { "Colour.bdf" "inst7" { Schematic "C:/Users/user/Desktop/305/cs305_flappybird/Colour.bdf" { { 680 -896 -656 760 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pickup Pickup:inst19 " "Elaborating entity \"Pickup\" for hierarchy \"Pickup:inst19\"" {  } { { "Colour.bdf" "inst19" { Schematic "C:/Users/user/Desktop/305/cs305_flappybird/Colour.bdf" { { 1000 -1232 -984 1240 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473285 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Horiz_sync Pickup.vhdl(15) " "VHDL Signal Declaration warning at Pickup.vhdl(15): used implicit default value for signal \"Horiz_sync\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "output_files/Pickup.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Pickup.vhdl" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558856473286 "|Colour|Pickup:inst19"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Vert_sync Pickup.vhdl(15) " "VHDL Signal Declaration warning at Pickup.vhdl(15): used implicit default value for signal \"Vert_sync\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "output_files/Pickup.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Pickup.vhdl" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558856473286 "|Colour|Pickup:inst19"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "flag_out Pickup.vhdl(23) " "VHDL Signal Declaration warning at Pickup.vhdl(23): used implicit default value for signal \"flag_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "output_files/Pickup.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Pickup.vhdl" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558856473286 "|Colour|Pickup:inst19"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bottom_boundary Pickup.vhdl(37) " "VHDL Signal Declaration warning at Pickup.vhdl(37): used explicit default value for signal \"bottom_boundary\" because signal was never assigned a value" {  } { { "output_files/Pickup.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Pickup.vhdl" 37 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1558856473286 "|Colour|Pickup:inst19"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "top_boundary Pickup.vhdl(39) " "VHDL Signal Declaration warning at Pickup.vhdl(39): used explicit default value for signal \"top_boundary\" because signal was never assigned a value" {  } { { "output_files/Pickup.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Pickup.vhdl" 39 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1558856473286 "|Colour|Pickup:inst19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pickup_on Pickup.vhdl(86) " "VHDL Process Statement warning at Pickup.vhdl(86): signal \"pickup_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Pickup.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Pickup.vhdl" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473286 "|Colour|Pickup:inst19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pickup_collision Pickup.vhdl(92) " "VHDL Process Statement warning at Pickup.vhdl(92): signal \"pickup_collision\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Pickup.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Pickup.vhdl" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473286 "|Colour|Pickup:inst19"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_counter score_counter:inst6 " "Elaborating entity \"score_counter\" for hierarchy \"score_counter:inst6\"" {  } { { "Colour.bdf" "inst6" { Schematic "C:/Users/user/Desktop/305/cs305_flappybird/Colour.bdf" { { 1616 -752 -496 1760 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pickup_Pts Pickup_Pts:inst28 " "Elaborating entity \"Pickup_Pts\" for hierarchy \"Pickup_Pts:inst28\"" {  } { { "Colour.bdf" "inst28" { Schematic "C:/Users/user/Desktop/305/cs305_flappybird/Colour.bdf" { { 1408 -1208 -960 1648 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473292 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Horiz_sync Pickup_Pts.vhdl(15) " "VHDL Signal Declaration warning at Pickup_Pts.vhdl(15): used implicit default value for signal \"Horiz_sync\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "output_files/Pickup_Pts.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Pickup_Pts.vhdl" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558856473293 "|Colour|Pickup_Pts:inst28"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Vert_sync Pickup_Pts.vhdl(15) " "VHDL Signal Declaration warning at Pickup_Pts.vhdl(15): used implicit default value for signal \"Vert_sync\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "output_files/Pickup_Pts.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Pickup_Pts.vhdl" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558856473293 "|Colour|Pickup_Pts:inst28"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "flag_out Pickup_Pts.vhdl(23) " "VHDL Signal Declaration warning at Pickup_Pts.vhdl(23): used implicit default value for signal \"flag_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "output_files/Pickup_Pts.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Pickup_Pts.vhdl" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558856473293 "|Colour|Pickup_Pts:inst28"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bottom_boundary Pickup_Pts.vhdl(37) " "VHDL Signal Declaration warning at Pickup_Pts.vhdl(37): used explicit default value for signal \"bottom_boundary\" because signal was never assigned a value" {  } { { "output_files/Pickup_Pts.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Pickup_Pts.vhdl" 37 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1558856473293 "|Colour|Pickup_Pts:inst28"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "top_boundary Pickup_Pts.vhdl(39) " "VHDL Signal Declaration warning at Pickup_Pts.vhdl(39): used explicit default value for signal \"top_boundary\" because signal was never assigned a value" {  } { { "output_files/Pickup_Pts.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Pickup_Pts.vhdl" 39 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1558856473293 "|Colour|Pickup_Pts:inst28"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pickup_on Pickup_Pts.vhdl(86) " "VHDL Process Statement warning at Pickup_Pts.vhdl(86): signal \"pickup_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Pickup_Pts.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Pickup_Pts.vhdl" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473293 "|Colour|Pickup_Pts:inst28"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Energy_Counter Energy_Counter:inst17 " "Elaborating entity \"Energy_Counter\" for hierarchy \"Energy_Counter:inst17\"" {  } { { "Colour.bdf" "inst17" { Schematic "C:/Users/user/Desktop/305/cs305_flappybird/Colour.bdf" { { 832 -504 -272 944 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473295 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "g_energy Energy_Counter.vhdl(11) " "VHDL Signal Declaration warning at Energy_Counter.vhdl(11): used implicit default value for signal \"g_energy\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "output_files/Energy_Counter.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Energy_Counter.vhdl" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558856473295 "|Colour|Energy_Counter:inst17"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "b_energy Energy_Counter.vhdl(11) " "VHDL Signal Declaration warning at Energy_Counter.vhdl(11): used implicit default value for signal \"b_energy\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "output_files/Energy_Counter.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Energy_Counter.vhdl" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558856473295 "|Colour|Energy_Counter:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_rows Energy_Counter.vhdl(31) " "VHDL Process Statement warning at Energy_Counter.vhdl(31): signal \"pixel_rows\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Energy_Counter.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Energy_Counter.vhdl" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473295 "|Colour|Energy_Counter:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Energy_Counter.vhdl(31) " "VHDL Process Statement warning at Energy_Counter.vhdl(31): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Energy_Counter.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Energy_Counter.vhdl" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473295 "|Colour|Energy_Counter:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_energy Energy_Counter.vhdl(31) " "VHDL Process Statement warning at Energy_Counter.vhdl(31): signal \"current_energy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Energy_Counter.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Energy_Counter.vhdl" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558856473295 "|Colour|Energy_Counter:inst17"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_rom char_rom:inst12 " "Elaborating entity \"char_rom\" for hierarchy \"char_rom:inst12\"" {  } { { "Colour.bdf" "inst12" { Schematic "C:/Users/user/Desktop/305/cs305_flappybird/Colour.bdf" { { 816 648 936 928 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram char_rom:inst12\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"char_rom:inst12\|altsyncram:altsyncram_component\"" {  } { { "Miniproject resources/char_rom.vhd" "altsyncram_component" { Text "C:/Users/user/Desktop/305/cs305_flappybird/Miniproject resources/char_rom.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473326 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "char_rom:inst12\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"char_rom:inst12\|altsyncram:altsyncram_component\"" {  } { { "Miniproject resources/char_rom.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/Miniproject resources/char_rom.vhd" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558856473327 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "char_rom:inst12\|altsyncram:altsyncram_component " "Instantiated megafunction \"char_rom:inst12\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tcgrom.mif " "Parameter \"init_file\" = \"tcgrom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473327 ""}  } { { "Miniproject resources/char_rom.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/Miniproject resources/char_rom.vhd" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1558856473327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_81a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_81a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_81a1 " "Found entity 1: altsyncram_81a1" {  } { { "db/altsyncram_81a1.tdf" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/db/altsyncram_81a1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558856473377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558856473377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_81a1 char_rom:inst12\|altsyncram:altsyncram_component\|altsyncram_81a1:auto_generated " "Elaborating entity \"altsyncram_81a1\" for hierarchy \"char_rom:inst12\|altsyncram:altsyncram_component\|altsyncram_81a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6bd2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6bd2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6bd2 " "Found entity 1: altsyncram_6bd2" {  } { { "db/altsyncram_6bd2.tdf" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/db/altsyncram_6bd2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558856473429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558856473429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6bd2 char_rom:inst12\|altsyncram:altsyncram_component\|altsyncram_81a1:auto_generated\|altsyncram_6bd2:altsyncram1 " "Elaborating entity \"altsyncram_6bd2\" for hierarchy \"char_rom:inst12\|altsyncram:altsyncram_component\|altsyncram_81a1:auto_generated\|altsyncram_6bd2:altsyncram1\"" {  } { { "db/altsyncram_81a1.tdf" "altsyncram1" { Text "C:/Users/user/Desktop/305/cs305_flappybird/db/altsyncram_81a1.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom char_rom:inst12\|altsyncram:altsyncram_component\|altsyncram_81a1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"char_rom:inst12\|altsyncram:altsyncram_component\|altsyncram_81a1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_81a1.tdf" "mgl_prim2" { Text "C:/Users/user/Desktop/305/cs305_flappybird/db/altsyncram_81a1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473504 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "char_rom:inst12\|altsyncram:altsyncram_component\|altsyncram_81a1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"char_rom:inst12\|altsyncram:altsyncram_component\|altsyncram_81a1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_81a1.tdf" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/db/altsyncram_81a1.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558856473505 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "char_rom:inst12\|altsyncram:altsyncram_component\|altsyncram_81a1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"char_rom:inst12\|altsyncram:altsyncram_component\|altsyncram_81a1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 512 " "Parameter \"NUMWORDS\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 9 " "Parameter \"WIDTHAD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473505 ""}  } { { "db/altsyncram_81a1.tdf" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/db/altsyncram_81a1.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1558856473505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr char_rom:inst12\|altsyncram:altsyncram_component\|altsyncram_81a1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"char_rom:inst12\|altsyncram:altsyncram_component\|altsyncram_81a1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:no_name_gen:info_rom_sr" { Text "c:/altera/13.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pickup_collision pickup_collision:inst14 " "Elaborating entity \"pickup_collision\" for hierarchy \"pickup_collision:inst14\"" {  } { { "Colour.bdf" "inst14" { Schematic "C:/Users/user/Desktop/305/cs305_flappybird/Colour.bdf" { { 1032 496 704 1144 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_7SegDisplay BCD_7SegDisplay:inst15 " "Elaborating entity \"BCD_7SegDisplay\" for hierarchy \"BCD_7SegDisplay:inst15\"" {  } { { "Colour.bdf" "inst15" { Schematic "C:/Users/user/Desktop/305/cs305_flappybird/Colour.bdf" { { 1272 -1248 -1048 1352 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcdwiki bcdwiki:inst3 " "Elaborating entity \"bcdwiki\" for hierarchy \"bcdwiki:inst3\"" {  } { { "Colour.bdf" "inst3" { Schematic "C:/Users/user/Desktop/305/cs305_flappybird/Colour.bdf" { { 1600 -248 -48 1712 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856473541 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "render_mux:inst923\|b\[2\] render_mux:inst923\|b\[3\] " "Duplicate LATCH primitive \"render_mux:inst923\|b\[2\]\" merged with LATCH primitive \"render_mux:inst923\|b\[3\]\"" {  } { { "output_files/render_mux.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/render_mux.vhd" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856475250 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "render_mux:inst923\|b\[1\] render_mux:inst923\|b\[3\] " "Duplicate LATCH primitive \"render_mux:inst923\|b\[1\]\" merged with LATCH primitive \"render_mux:inst923\|b\[3\]\"" {  } { { "output_files/render_mux.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/render_mux.vhd" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856475250 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "render_mux:inst923\|b\[0\] render_mux:inst923\|b\[3\] " "Duplicate LATCH primitive \"render_mux:inst923\|b\[0\]\" merged with LATCH primitive \"render_mux:inst923\|b\[3\]\"" {  } { { "output_files/render_mux.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/render_mux.vhd" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856475250 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "render_mux:inst923\|g\[2\] render_mux:inst923\|g\[3\] " "Duplicate LATCH primitive \"render_mux:inst923\|g\[2\]\" merged with LATCH primitive \"render_mux:inst923\|g\[3\]\"" {  } { { "output_files/render_mux.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/render_mux.vhd" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856475250 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "render_mux:inst923\|g\[1\] render_mux:inst923\|g\[3\] " "Duplicate LATCH primitive \"render_mux:inst923\|g\[1\]\" merged with LATCH primitive \"render_mux:inst923\|g\[3\]\"" {  } { { "output_files/render_mux.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/render_mux.vhd" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856475250 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "render_mux:inst923\|r\[2\] render_mux:inst923\|r\[3\] " "Duplicate LATCH primitive \"render_mux:inst923\|r\[2\]\" merged with LATCH primitive \"render_mux:inst923\|r\[3\]\"" {  } { { "output_files/render_mux.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/render_mux.vhd" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856475250 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "render_mux:inst923\|r\[1\] render_mux:inst923\|r\[3\] " "Duplicate LATCH primitive \"render_mux:inst923\|r\[1\]\" merged with LATCH primitive \"render_mux:inst923\|r\[3\]\"" {  } { { "output_files/render_mux.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/render_mux.vhd" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856475250 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "render_mux:inst923\|r\[0\] render_mux:inst923\|r\[3\] " "Duplicate LATCH primitive \"render_mux:inst923\|r\[0\]\" merged with LATCH primitive \"render_mux:inst923\|r\[3\]\"" {  } { { "output_files/render_mux.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/render_mux.vhd" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558856475250 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1558856475250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "render_mux:inst923\|pickup_collide " "Latch render_mux:inst923\|pickup_collide has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ourball:inst8\|ball_signal " "Ports D and ENA on the latch are fed by the same signal ourball:inst8\|ball_signal" {  } { { "output_files/Ourball.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Ourball.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558856475253 ""}  } { { "output_files/render_mux.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/render_mux.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558856475253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "render_mux:inst923\|pickup_pts_collide " "Latch render_mux:inst923\|pickup_pts_collide has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Pickup:inst19\|Add2~synth " "Ports D and ENA on the latch are fed by the same signal Pickup:inst19\|Add2~synth" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558856475253 ""}  } { { "output_files/render_mux.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/render_mux.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558856475253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Text:inst11\|character_add\[0\] " "Latch Text:inst11\|character_add\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_column\[9\]" {  } { { "Miniproject resources/vga_sync.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/Miniproject resources/vga_sync.vhd" 102 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558856475253 ""}  } { { "output_files/Text.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Text.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558856475253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Text:inst11\|character_add\[1\] " "Latch Text:inst11\|character_add\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_column\[6\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_column\[6\]" {  } { { "Miniproject resources/vga_sync.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/Miniproject resources/vga_sync.vhd" 102 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558856475253 ""}  } { { "output_files/Text.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Text.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558856475253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Text:inst11\|character_add\[2\] " "Latch Text:inst11\|character_add\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_column\[7\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_column\[7\]" {  } { { "Miniproject resources/vga_sync.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/Miniproject resources/vga_sync.vhd" 102 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558856475253 ""}  } { { "output_files/Text.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Text.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558856475253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Text:inst11\|character_add\[3\] " "Latch Text:inst11\|character_add\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_column\[9\]" {  } { { "Miniproject resources/vga_sync.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/Miniproject resources/vga_sync.vhd" 102 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558856475254 ""}  } { { "output_files/Text.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Text.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558856475254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Text:inst11\|character_add\[4\] " "Latch Text:inst11\|character_add\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_row\[4\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_row\[4\]" {  } { { "Miniproject resources/vga_sync.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/Miniproject resources/vga_sync.vhd" 102 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558856475254 ""}  } { { "output_files/Text.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Text.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558856475254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Text:inst11\|character_add\[5\] " "Latch Text:inst11\|character_add\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_row\[4\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_row\[4\]" {  } { { "Miniproject resources/vga_sync.vhd" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/Miniproject resources/vga_sync.vhd" 102 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558856475254 ""}  } { { "output_files/Text.vhdl" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/output_files/Text.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558856475254 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Miniproject resources/mouse.VHD" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/Miniproject resources/mouse.VHD" 37 -1 0 } } { "Miniproject resources/mouse.VHD" "" { Text "C:/Users/user/Desktop/305/cs305_flappybird/Miniproject resources/mouse.VHD" 146 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1558856475257 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1558856475258 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg2_dec GND " "Pin \"seg2_dec\" is stuck at GND" {  } { { "Colour.bdf" "" { Schematic "C:/Users/user/Desktop/305/cs305_flappybird/Colour.bdf" { { 1184 -944 -768 1200 "seg2_dec" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558856475933 "|Colour|seg2_dec"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg0\[6\] VCC " "Pin \"seg0\[6\]\" is stuck at VCC" {  } { { "Colour.bdf" "" { Schematic "C:/Users/user/Desktop/305/cs305_flappybird/Colour.bdf" { { 1296 -952 -776 1312 "seg0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558856475933 "|Colour|seg0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg0\[2\] GND " "Pin \"seg0\[2\]\" is stuck at GND" {  } { { "Colour.bdf" "" { Schematic "C:/Users/user/Desktop/305/cs305_flappybird/Colour.bdf" { { 1296 -952 -776 1312 "seg0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558856475933 "|Colour|seg0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg0\[1\] GND " "Pin \"seg0\[1\]\" is stuck at GND" {  } { { "Colour.bdf" "" { Schematic "C:/Users/user/Desktop/305/cs305_flappybird/Colour.bdf" { { 1296 -952 -776 1312 "seg0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558856475933 "|Colour|seg0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[6\] VCC " "Pin \"seg2\[6\]\" is stuck at VCC" {  } { { "Colour.bdf" "" { Schematic "C:/Users/user/Desktop/305/cs305_flappybird/Colour.bdf" { { 1656 224 400 1672 "seg2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558856475933 "|Colour|seg2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[2\] GND " "Pin \"seg2\[2\]\" is stuck at GND" {  } { { "Colour.bdf" "" { Schematic "C:/Users/user/Desktop/305/cs305_flappybird/Colour.bdf" { { 1656 224 400 1672 "seg2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558856475933 "|Colour|seg2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[1\] GND " "Pin \"seg2\[1\]\" is stuck at GND" {  } { { "Colour.bdf" "" { Schematic "C:/Users/user/Desktop/305/cs305_flappybird/Colour.bdf" { { 1656 224 400 1672 "seg2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558856475933 "|Colour|seg2[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1558856475933 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558856476044 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1558856476626 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1558856476626 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558856476665 "|Colour|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1558856476665 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558856476752 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1558856477216 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558856477216 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1172 " "Implemented 1172 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1558856477315 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1558856477315 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1558856477315 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1116 " "Implemented 1116 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1558856477315 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1558856477315 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1558856477315 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1558856477315 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 136 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 136 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4653 " "Peak virtual memory: 4653 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1558856477340 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 26 19:41:17 2019 " "Processing ended: Sun May 26 19:41:17 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1558856477340 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1558856477340 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1558856477340 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1558856477340 ""}
