c_addsub_0.vhd,vhdl,xil_defaultlib,../../../../multichannel-analysis.srcs/sources_1/ip/c_addsub_0/sim/c_addsub_0.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
