#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\Reform\Programs\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\Reform\Programs\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\Reform\Programs\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\Reform\Programs\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\Reform\Programs\iverilog\lib\ivl\va_math.vpi";
S_00000266de69bfe0 .scope module, "regFile_tb" "regFile_tb" 2 5;
 .timescale -9 -12;
v00000266de5c3fb0_0 .var "D1", 31 0;
v00000266de5c4050_0 .net "Out1", 31 0, v00000266de593180_0;  1 drivers
v00000266de5c40f0_0 .net "Out2", 31 0, v00000266de5c6c40_0;  1 drivers
v00000266de5c4190_0 .var "R1", 4 0;
v00000266de5c4230_0 .var "R2", 4 0;
v00000266de5c42d0_0 .var "W1", 4 0;
S_00000266de5c68e0 .scope module, "kenan" "regFile" 2 13, 3 1 0, S_00000266de69bfe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "R1";
    .port_info 1 /INPUT 5 "R2";
    .port_info 2 /INPUT 5 "W1";
    .port_info 3 /INPUT 32 "D1";
    .port_info 4 /OUTPUT 32 "Out1";
    .port_info 5 /OUTPUT 32 "Out2";
v00000266de5c6ba0_0 .net "D1", 31 0, v00000266de5c3fb0_0;  1 drivers
v00000266de593180_0 .var "Out1", 31 0;
v00000266de5c6c40_0 .var "Out2", 31 0;
v00000266de5c6ce0_0 .net "R1", 4 0, v00000266de5c4190_0;  1 drivers
v00000266de5c3c20_0 .net "R2", 4 0, v00000266de5c4230_0;  1 drivers
v00000266de5c3cc0_0 .net "W1", 4 0, v00000266de5c42d0_0;  1 drivers
o00000266de5cc0f8 .functor BUFZ 1, C4<z>; HiZ drive
v00000266de5c3d60_0 .net "WE", 0 0, o00000266de5cc0f8;  0 drivers
v00000266de5c3e00 .array "rf", 0 31, 31 0;
v00000266de5c3e00_0 .array/port v00000266de5c3e00, 0;
E_00000266de5b5c00/0 .event anyedge, v00000266de5c6ba0_0, v00000266de5c3cc0_0, v00000266de5c6ce0_0, v00000266de5c3e00_0;
v00000266de5c3e00_1 .array/port v00000266de5c3e00, 1;
v00000266de5c3e00_2 .array/port v00000266de5c3e00, 2;
v00000266de5c3e00_3 .array/port v00000266de5c3e00, 3;
v00000266de5c3e00_4 .array/port v00000266de5c3e00, 4;
E_00000266de5b5c00/1 .event anyedge, v00000266de5c3e00_1, v00000266de5c3e00_2, v00000266de5c3e00_3, v00000266de5c3e00_4;
v00000266de5c3e00_5 .array/port v00000266de5c3e00, 5;
v00000266de5c3e00_6 .array/port v00000266de5c3e00, 6;
v00000266de5c3e00_7 .array/port v00000266de5c3e00, 7;
v00000266de5c3e00_8 .array/port v00000266de5c3e00, 8;
E_00000266de5b5c00/2 .event anyedge, v00000266de5c3e00_5, v00000266de5c3e00_6, v00000266de5c3e00_7, v00000266de5c3e00_8;
v00000266de5c3e00_9 .array/port v00000266de5c3e00, 9;
v00000266de5c3e00_10 .array/port v00000266de5c3e00, 10;
v00000266de5c3e00_11 .array/port v00000266de5c3e00, 11;
v00000266de5c3e00_12 .array/port v00000266de5c3e00, 12;
E_00000266de5b5c00/3 .event anyedge, v00000266de5c3e00_9, v00000266de5c3e00_10, v00000266de5c3e00_11, v00000266de5c3e00_12;
v00000266de5c3e00_13 .array/port v00000266de5c3e00, 13;
v00000266de5c3e00_14 .array/port v00000266de5c3e00, 14;
v00000266de5c3e00_15 .array/port v00000266de5c3e00, 15;
v00000266de5c3e00_16 .array/port v00000266de5c3e00, 16;
E_00000266de5b5c00/4 .event anyedge, v00000266de5c3e00_13, v00000266de5c3e00_14, v00000266de5c3e00_15, v00000266de5c3e00_16;
v00000266de5c3e00_17 .array/port v00000266de5c3e00, 17;
v00000266de5c3e00_18 .array/port v00000266de5c3e00, 18;
v00000266de5c3e00_19 .array/port v00000266de5c3e00, 19;
v00000266de5c3e00_20 .array/port v00000266de5c3e00, 20;
E_00000266de5b5c00/5 .event anyedge, v00000266de5c3e00_17, v00000266de5c3e00_18, v00000266de5c3e00_19, v00000266de5c3e00_20;
v00000266de5c3e00_21 .array/port v00000266de5c3e00, 21;
v00000266de5c3e00_22 .array/port v00000266de5c3e00, 22;
v00000266de5c3e00_23 .array/port v00000266de5c3e00, 23;
v00000266de5c3e00_24 .array/port v00000266de5c3e00, 24;
E_00000266de5b5c00/6 .event anyedge, v00000266de5c3e00_21, v00000266de5c3e00_22, v00000266de5c3e00_23, v00000266de5c3e00_24;
v00000266de5c3e00_25 .array/port v00000266de5c3e00, 25;
v00000266de5c3e00_26 .array/port v00000266de5c3e00, 26;
v00000266de5c3e00_27 .array/port v00000266de5c3e00, 27;
v00000266de5c3e00_28 .array/port v00000266de5c3e00, 28;
E_00000266de5b5c00/7 .event anyedge, v00000266de5c3e00_25, v00000266de5c3e00_26, v00000266de5c3e00_27, v00000266de5c3e00_28;
v00000266de5c3e00_29 .array/port v00000266de5c3e00, 29;
v00000266de5c3e00_30 .array/port v00000266de5c3e00, 30;
v00000266de5c3e00_31 .array/port v00000266de5c3e00, 31;
E_00000266de5b5c00/8 .event anyedge, v00000266de5c3e00_29, v00000266de5c3e00_30, v00000266de5c3e00_31, v00000266de5c3c20_0;
E_00000266de5b5c00 .event/or E_00000266de5b5c00/0, E_00000266de5b5c00/1, E_00000266de5b5c00/2, E_00000266de5b5c00/3, E_00000266de5b5c00/4, E_00000266de5b5c00/5, E_00000266de5b5c00/6, E_00000266de5b5c00/7, E_00000266de5b5c00/8;
    .scope S_00000266de5c68e0;
T_0 ;
    %wait E_00000266de5b5c00;
    %load/vec4 v00000266de5c6ba0_0;
    %load/vec4 v00000266de5c3cc0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000266de5c3e00, 0, 4;
    %load/vec4 v00000266de5c6ce0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000266de5c3e00, 4;
    %assign/vec4 v00000266de593180_0, 0;
    %load/vec4 v00000266de5c3c20_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000266de5c3e00, 4;
    %assign/vec4 v00000266de5c6c40_0, 0;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000266de69bfe0;
T_1 ;
    %vpi_call 2 17 "$dumpfile", "regFile_tb.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000266de69bfe0 {0 0 0};
    %pushi/vec4 2, 0, 5;
    %store/vec4 v00000266de5c4190_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000266de5c4230_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v00000266de5c42d0_0, 0, 5;
    %pushi/vec4 25, 0, 32;
    %store/vec4 v00000266de5c3fb0_0, 0, 32;
    %vpi_call 2 20 "$display", "%d %d %d %d %d", v00000266de5c4190_0, v00000266de5c4230_0, v00000266de5c42d0_0, v00000266de5c4050_0, v00000266de5c40f0_0 {0 0 0};
    %delay 1000, 0;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v00000266de5c4190_0, 0, 5;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v00000266de5c4230_0, 0, 5;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v00000266de5c42d0_0, 0, 5;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v00000266de5c3fb0_0, 0, 32;
    %vpi_call 2 23 "$display", "%d %d %d %d %d", v00000266de5c4190_0, v00000266de5c4230_0, v00000266de5c42d0_0, v00000266de5c4050_0, v00000266de5c40f0_0 {0 0 0};
    %delay 1000, 0;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v00000266de5c4190_0, 0, 5;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v00000266de5c4230_0, 0, 5;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v00000266de5c42d0_0, 0, 5;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v00000266de5c3fb0_0, 0, 32;
    %vpi_call 2 26 "$display", "%d %d %d %d %d", v00000266de5c4190_0, v00000266de5c4230_0, v00000266de5c42d0_0, v00000266de5c4050_0, v00000266de5c40f0_0 {0 0 0};
    %delay 15000, 0;
    %vpi_call 2 27 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "regFile_tb.v";
    "./regFile.v";
