$date
	Sat Oct 22 23:04:41 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#266275
b11100 !
1"
#266278
b11100 &
b11100 %
1$
#266279
0"
#266282
b1110 &
b1110 %
#266286
b111 &
b111 %
#266290
b10110 &
b10110 %
#266294
b1011 &
b1011 %
#266298
b100010 &
b100010 %
#266302
b10001 &
b10001 %
#266306
b110100 &
b110100 %
#266310
b11010 &
b11010 %
#266314
b1101 &
b1101 %
#266318
b101000 &
b101000 %
#266322
b10100 &
b10100 %
#266326
b1010 &
b1010 %
#266330
b101 &
b101 %
#266334
b10000 &
b10000 %
#266338
b1000 &
b1000 %
#266342
b100 &
b100 %
#266346
b10 &
b10 %
#266350
b1 &
1#
b1 %
#266354
b0 &
b0 %
0#
0$
#1260547
b101 !
1"
#1260550
b101 &
b101 %
1$
#1260551
0"
#1260554
b10000 &
b10000 %
#1260558
b1000 &
b1000 %
#1260562
b100 &
b100 %
#1260566
b10 &
b10 %
#1260570
b1 &
b1 %
1#
#1260574
b0 &
0#
b0 %
0$
#2273218
b11000 &
b11000 %
1$
b11000 !
1"
#2273219
0"
#2273222
b1100 &
b1100 %
#2273226
b110 &
b110 %
#2273230
b11 &
b11 %
#2273234
b1010 &
b1010 %
#2273238
b101 &
b101 %
#2273242
b10000 &
b10000 %
#2273246
b1000 &
b1000 %
#2273250
b100 &
b100 %
#2273254
b10 &
b10 %
#2273258
b1 &
b1 %
1#
#2273262
b0 &
0#
b0 %
0$
#4500012
