--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml counter1.twx counter1.ncd -o counter1.twr counter1.pcf

Design file:              counter1.ncd
Physical constraint file: counter1.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst         |    0.891(R)|      SLOW  |    0.124(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
a           |         9.815(R)|      SLOW  |         4.377(R)|      FAST  |clk_BUFGP         |   0.000|
b           |         9.822(R)|      SLOW  |         4.364(R)|      FAST  |clk_BUFGP         |   0.000|
c           |         9.785(R)|      SLOW  |         4.372(R)|      FAST  |clk_BUFGP         |   0.000|
count_1<0>  |         9.648(R)|      SLOW  |         4.091(R)|      FAST  |clk_BUFGP         |   0.000|
count_1<1>  |         9.497(R)|      SLOW  |         4.023(R)|      FAST  |clk_BUFGP         |   0.000|
count_1<2>  |         9.419(R)|      SLOW  |         4.000(R)|      FAST  |clk_BUFGP         |   0.000|
count_1<3>  |         9.726(R)|      SLOW  |         4.164(R)|      FAST  |clk_BUFGP         |   0.000|
d           |         9.758(R)|      SLOW  |         4.336(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.682|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Mar 26 13:45:56 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4575 MB



