-makelib xcelium_lib/xpm -sv \
  "F:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
  "F:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" \
  "F:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \
-endlib
-makelib xcelium_lib/xpm \
  "F:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_VCOMP.vhd" \
-endlib
-makelib xcelium_lib/xbip_utils_v3_0_10 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_Decoder/ipshared/d117/hdl/xbip_utils_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/c_reg_fd_v12_0_6 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_Decoder/ipshared/edec/hdl/c_reg_fd_v12_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_dsp48_wrapper_v3_0_4 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_Decoder/ipshared/cdbf/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_pipe_v3_0_6 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_Decoder/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_dsp48_addsub_v3_0_6 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_Decoder/ipshared/910d/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_addsub_v3_0_6 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_Decoder/ipshared/cfdd/hdl/xbip_addsub_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/c_addsub_v12_0_14 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_Decoder/ipshared/ebb8/hdl/c_addsub_v12_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/c_gate_bit_v12_0_6 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_Decoder/ipshared/7161/hdl/c_gate_bit_v12_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_counter_v3_0_6 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_Decoder/ipshared/9ac8/hdl/xbip_counter_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/c_counter_binary_v12_0_14 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_Decoder/ipshared/1f12/hdl/c_counter_binary_v12_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/UFBmod_Decoder/ip/UFBmod_Decoder_data_rx09_c_counter_binary_0_0/sim/UFBmod_Decoder_data_rx09_c_counter_binary_0_0.vhd" \
-endlib
-makelib xcelium_lib/fifo_generator_v13_2_5 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_Decoder/ipshared/276e/simulation/fifo_generator_vlog_beh.v" \
-endlib
-makelib xcelium_lib/fifo_generator_v13_2_5 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_Decoder/ipshared/276e/hdl/fifo_generator_v13_2_rfs.vhd" \
-endlib
-makelib xcelium_lib/fifo_generator_v13_2_5 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_Decoder/ipshared/276e/hdl/fifo_generator_v13_2_rfs.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/UFBmod_Decoder/ip/UFBmod_Decoder_data_rx09_fifo_generator_0_0/sim/UFBmod_Decoder_data_rx09_fifo_generator_0_0.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/UFBmod_Decoder/ip/UFBmod_Decoder_Decoder_rx09_to_FIFO_0_0/sim/UFBmod_Decoder_Decoder_rx09_to_FIFO_0_0.vhd" \
-endlib
-makelib xcelium_lib/blk_mem_gen_v8_4_4 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_Decoder/ipshared/2985/simulation/blk_mem_gen_v8_4.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/UFBmod_Decoder/ip/UFBmod_Decoder_signal_bins_rx09_ch00_blk_mem_gen_2clks_0/sim/UFBmod_Decoder_signal_bins_rx09_ch00_blk_mem_gen_2clks_0.v" \
-endlib
-makelib xcelium_lib/xlconstant_v1_1_7 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_Decoder/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/UFBmod_Decoder/ip/UFBmod_Decoder_xlconstant_val1_len1_0/sim/UFBmod_Decoder_xlconstant_val1_len1_0.v" \
-endlib
-makelib xcelium_lib/xbip_dsp48_acc_v3_0_6 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_Decoder/ipshared/9f2d/hdl/xbip_dsp48_acc_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_accum_v3_0_6 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_Decoder/ipshared/ad2e/hdl/xbip_accum_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/c_accum_v12_0_14 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_Decoder/ipshared/4f2e/hdl/c_accum_v12_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/UFBmod_Decoder/ip/UFBmod_Decoder_rowsum_rx09_ch00_c_accum_1clk_0/sim/UFBmod_Decoder_rowsum_rx09_ch00_c_accum_1clk_0.vhd" \
-endlib
-makelib xcelium_lib/xbip_bram18k_v3_0_6 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_Decoder/ipshared/d367/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/mult_gen_v12_0_16 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_Decoder/ipshared/ce84/hdl/mult_gen_v12_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/UFBmod_Decoder/ip/UFBmod_Decoder_signal_correction_rx09_ch00_mult_gen_4clks_0/sim/UFBmod_Decoder_signal_correction_rx09_ch00_mult_gen_4clks_0.vhd" \
-endlib
-makelib xcelium_lib/axi_utils_v2_0_6 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_Decoder/ipshared/1971/hdl/axi_utils_v2_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/floating_point_v7_0_17 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_Decoder/ipshared/096f/hdl/floating_point_v7_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_dsp48_mult_v3_0_6 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_Decoder/ipshared/490d/hdl/xbip_dsp48_mult_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_dsp48_multadd_v3_0_6 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_Decoder/ipshared/b0ac/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/div_gen_v5_1_16 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_Decoder/ipshared/f5d9/hdl/div_gen_v5_1_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/UFBmod_Decoder/ip/UFBmod_Decoder_averaging_factor_rx09_ch00_div_gen_35clks_0/sim/UFBmod_Decoder_averaging_factor_rx09_ch00_div_gen_35clks_0.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/UFBmod_Decoder/ip/UFBmod_Decoder_xlconstant_val256x32_len16_0/sim/UFBmod_Decoder_xlconstant_val256x32_len16_0.v" \
  "../../../bd/UFBmod_Decoder/ip/UFBmod_Decoder_xlconstant_val0_len1_0/sim/UFBmod_Decoder_xlconstant_val0_len1_0.v" \
  "../../../bd/UFBmod_Decoder/ip/UFBmod_Decoder_xlconstant_val0_len16_0/sim/UFBmod_Decoder_xlconstant_val0_len16_0.v" \
-endlib
-makelib xcelium_lib/xlslice_v1_0_2 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_Decoder/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/UFBmod_Decoder/ip/UFBmod_Decoder_noise_rx09_ch00_xlslice_18to0_0/sim/UFBmod_Decoder_noise_rx09_ch00_xlslice_18to0_0.v" \
-endlib
-makelib xcelium_lib/c_mux_bit_v12_0_6 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_Decoder/ipshared/ecb4/hdl/c_mux_bit_v12_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/c_shift_ram_v12_0_14 \
  "../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod_Decoder/ipshared/2598/hdl/c_shift_ram_v12_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/UFBmod_Decoder/ip/UFBmod_Decoder_noise_rx09_ch00_c_shift_ram_0_0/sim/UFBmod_Decoder_noise_rx09_ch00_c_shift_ram_0_0.vhd" \
  "../../../bd/UFBmod_Decoder/ip/UFBmod_Decoder_FFT_rx09_to_Decoder_FSM_0/sim/UFBmod_Decoder_FFT_rx09_to_Decoder_FSM_0.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/UFBmod_Decoder/ip/UFBmod_Decoder_decoder_artemis_blk_mem_gen_2clks_0/sim/UFBmod_Decoder_decoder_artemis_blk_mem_gen_2clks_0.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/UFBmod_Decoder/ip/UFBmod_Decoder_decoder_artemis_mult_gen_4clks_0/sim/UFBmod_Decoder_decoder_artemis_mult_gen_4clks_0.vhd" \
  "../../../bd/UFBmod_Decoder/ip/UFBmod_Decoder_UFBmod_rx09_Decoder_0_0/sim/UFBmod_Decoder_UFBmod_rx09_Decoder_0_0.vhd" \
  "../../../bd/UFBmod_Decoder/sim/UFBmod_Decoder.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  glbl.v
-endlib

