#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x558315ed88a0 .scope module, "top_module_tb" "top_module_tb" 2 162;
 .timescale 0 0;
L_0x558315f0e370 .functor NOT 1, v0x558315f0e190_0, C4<0>, C4<0>, C4<0>;
L_0x558315f0e3e0 .functor AND 1, L_0x558315f0e370, v0x558315f0e2d0_0, C4<1>, C4<1>;
L_0x558315f0e560 .functor NOT 1, v0x558315f0e190_0, C4<0>, C4<0>, C4<0>;
L_0x558315f0e600 .functor AND 1, L_0x558315f0e560, v0x558315f0e2d0_0, C4<1>, C4<1>;
L_0x558315f0e800 .functor NOT 1, v0x558315f0e190_0, C4<0>, C4<0>, C4<0>;
L_0x558315f0e8a0 .functor AND 1, L_0x558315f0e800, v0x558315f0e2d0_0, C4<1>, C4<1>;
L_0x558315f0eac0 .functor NOT 1, v0x558315f0e2d0_0, C4<0>, C4<0>, C4<0>;
L_0x558315f0eb30 .functor AND 1, L_0x558315f0eac0, v0x558315f0e190_0, C4<1>, C4<1>;
v0x558315f0ccc0_0 .var "DeviceA", 7 0;
v0x558315f0cdc0_0 .var "DeviceB", 7 0;
v0x558315f0cea0_0 .var "DeviceC", 7 0;
v0x558315f0cf90_0 .var "DeviceD", 7 0;
RS_0x7f7c38ecb1c8 .resolv tri, L_0x558315f0e450, L_0x558315f100e0;
v0x558315f0d070_0 .net8 "PA", 7 0, RS_0x7f7c38ecb1c8;  2 drivers
RS_0x7f7c38ecb528 .resolv tri, L_0x558315f0e760, L_0x558315f106f0;
v0x558315f0d130_0 .net8 "PB", 7 0, RS_0x7f7c38ecb528;  2 drivers
RS_0x7f7c38ecbca8 .resolv tri, L_0x558315f0e9d0, L_0x558315f10cc0;
v0x558315f0d280_0 .net8 "PC", 7 0, RS_0x7f7c38ecbca8;  2 drivers
RS_0x7f7c38ecbb28 .resolv tri, L_0x558315f0ec70, L_0x558315f112f0;
v0x558315f0d3d0_0 .net8 "PD", 7 0, RS_0x7f7c38ecbb28;  2 drivers
v0x558315f0d490_0 .net *"_s0", 0 0, L_0x558315f0e370;  1 drivers
v0x558315f0d600_0 .net *"_s10", 0 0, L_0x558315f0e600;  1 drivers
o0x7f7c38ecc8d8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x558315f0d6c0_0 name=_s12
v0x558315f0d7a0_0 .net *"_s16", 0 0, L_0x558315f0e800;  1 drivers
v0x558315f0d880_0 .net *"_s18", 0 0, L_0x558315f0e8a0;  1 drivers
v0x558315f0d940_0 .net *"_s2", 0 0, L_0x558315f0e3e0;  1 drivers
o0x7f7c38ecc998 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x558315f0da00_0 name=_s20
v0x558315f0dae0_0 .net *"_s24", 0 0, L_0x558315f0eac0;  1 drivers
v0x558315f0dbc0_0 .net *"_s26", 0 0, L_0x558315f0eb30;  1 drivers
o0x7f7c38ecca28 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x558315f0dd90_0 name=_s28
o0x7f7c38ecca58 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x558315f0de70_0 name=_s4
v0x558315f0df50_0 .net *"_s8", 0 0, L_0x558315f0e560;  1 drivers
v0x558315f0e030_0 .var "a", 1 0;
v0x558315f0e0f0_0 .var "cs", 0 0;
v0x558315f0e190_0 .var "rd", 0 0;
v0x558315f0e230_0 .var "rst", 0 0;
v0x558315f0e2d0_0 .var "wr", 0 0;
L_0x558315f0e450 .functor MUXZ 8, o0x7f7c38ecca58, v0x558315f0ccc0_0, L_0x558315f0e3e0, C4<>;
L_0x558315f0e760 .functor MUXZ 8, o0x7f7c38ecc8d8, v0x558315f0cdc0_0, L_0x558315f0e600, C4<>;
L_0x558315f0e9d0 .functor MUXZ 8, o0x7f7c38ecc998, v0x558315f0cea0_0, L_0x558315f0e8a0, C4<>;
L_0x558315f0ec70 .functor MUXZ 8, o0x7f7c38ecca28, v0x558315f0cf90_0, L_0x558315f0eb30, C4<>;
S_0x558315ed16a0 .scope module, "tpmd" "Top_module" 2 176, 2 128 0, S_0x558315ed88a0;
 .timescale 0 0;
    .port_info 0 /INOUT 8 "PA"
    .port_info 1 /INOUT 8 "PB"
    .port_info 2 /INOUT 8 "PC"
    .port_info 3 /INOUT 8 "PD"
    .port_info 4 /INPUT 1 "CS"
    .port_info 5 /INPUT 2 "A"
    .port_info 6 /INPUT 1 "RST"
    .port_info 7 /INPUT 1 "RD"
    .port_info 8 /INPUT 1 "WR"
L_0x558315f0ee60 .functor NOT 1, L_0x558315f0ed90, C4<0>, C4<0>, C4<0>;
L_0x558315f0f040 .functor AND 1, L_0x558315f0ee60, L_0x558315f0ef50, C4<1>, C4<1>;
L_0x558315f0f1f0 .functor AND 1, L_0x558315f0f040, L_0x558315f0f150, C4<1>, C4<1>;
L_0x558315f0f470 .functor NOT 1, v0x558315f0e190_0, C4<0>, C4<0>, C4<0>;
L_0x558315f0f510 .functor NOT 1, v0x558315f0e2d0_0, C4<0>, C4<0>, C4<0>;
L_0x558315f0fc10 .functor AND 1, L_0x558315f0f9f0, L_0x558315f0fb20, C4<1>, C4<1>;
v0x558315f0b2d0_0 .net "A", 1 0, v0x558315f0e030_0;  1 drivers
v0x558315f0b3d0_0 .net "BSR_Out", 7 0, v0x558315ed0ce0_0;  1 drivers
v0x558315f0b490_0 .net "CS", 0 0, v0x558315f0e0f0_0;  1 drivers
v0x558315f0b590_0 .net8 "PA", 7 0, RS_0x7f7c38ecb1c8;  alias, 2 drivers
v0x558315f0b630_0 .net8 "PB", 7 0, RS_0x7f7c38ecb528;  alias, 2 drivers
v0x558315f0b720_0 .net8 "PC", 7 0, RS_0x7f7c38ecbca8;  alias, 2 drivers
v0x558315f0b7c0_0 .net8 "PD", 7 0, RS_0x7f7c38ecbb28;  alias, 2 drivers
v0x558315f0b880_0 .net "PD_mode", 0 0, L_0x558315f0f7d0;  1 drivers
v0x558315f0b920_0 .net "RD", 0 0, v0x558315f0e190_0;  1 drivers
v0x558315f0ba80_0 .net "RST", 0 0, v0x558315f0e230_0;  1 drivers
v0x558315f0bb20_0 .net "WR", 0 0, v0x558315f0e2d0_0;  1 drivers
v0x558315f0bbf0_0 .net *"_s1", 0 0, L_0x558315f0ed90;  1 drivers
v0x558315f0bc90_0 .net *"_s10", 0 0, L_0x558315f0f1f0;  1 drivers
v0x558315f0bd50_0 .net *"_s14", 0 0, L_0x558315f0f470;  1 drivers
L_0x7f7c38e82018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x558315f0be30_0 .net/2u *"_s16", 0 0, L_0x7f7c38e82018;  1 drivers
v0x558315f0bf10_0 .net *"_s18", 0 0, L_0x558315f0f510;  1 drivers
v0x558315f0bff0_0 .net *"_s2", 0 0, L_0x558315f0ee60;  1 drivers
L_0x7f7c38e82060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x558315f0c0d0_0 .net/2u *"_s20", 0 0, L_0x7f7c38e82060;  1 drivers
L_0x7f7c38e820a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x558315f0c1b0_0 .net/2u *"_s22", 0 0, L_0x7f7c38e820a8;  1 drivers
v0x558315f0c290_0 .net *"_s24", 0 0, L_0x558315f0f610;  1 drivers
v0x558315f0c370_0 .net *"_s29", 0 0, L_0x558315f0f9f0;  1 drivers
v0x558315f0c450_0 .net *"_s31", 0 0, L_0x558315f0fb20;  1 drivers
v0x558315f0c530_0 .net *"_s5", 0 0, L_0x558315f0ef50;  1 drivers
v0x558315f0c610_0 .net *"_s6", 0 0, L_0x558315f0f040;  1 drivers
v0x558315f0c6d0_0 .net *"_s9", 0 0, L_0x558315f0f150;  1 drivers
v0x558315f0c7b0_0 .net "ctrl_word_reg_enable", 0 0, L_0x558315f0fc10;  1 drivers
v0x558315f0c880_0 .net "ctrl_word_reg_out", 2 0, v0x558315f08840_0;  1 drivers
RS_0x7f7c38ecb198 .resolv tri, L_0x558315f10040, L_0x558315f10650, L_0x558315f10c20, L_0x558315f11250;
v0x558315f0c950_0 .net8 "databus", 7 0, RS_0x7f7c38ecb198;  4 drivers
v0x558315f0c9f0_0 .net "databusOrBsr", 7 0, L_0x558315f0f300;  1 drivers
v0x558315f0cad0_0 .net "port_enable", 3 0, v0x558315f08070_0;  1 drivers
L_0x558315f0ed90 .part RS_0x7f7c38ecbb28, 7, 1;
L_0x558315f0ef50 .part v0x558315f0e030_0, 0, 1;
L_0x558315f0f150 .part v0x558315f0e030_0, 1, 1;
L_0x558315f0f300 .functor MUXZ 8, RS_0x7f7c38ecb198, v0x558315ed0ce0_0, L_0x558315f0f1f0, C4<>;
L_0x558315f0f610 .functor MUXZ 1, L_0x7f7c38e820a8, L_0x7f7c38e82060, L_0x558315f0f510, C4<>;
L_0x558315f0f7d0 .functor MUXZ 1, L_0x558315f0f610, L_0x7f7c38e82018, L_0x558315f0f470, C4<>;
L_0x558315f0f9f0 .part v0x558315f0e030_0, 0, 1;
L_0x558315f0fb20 .part v0x558315f0e030_0, 1, 1;
L_0x558315f10180 .part v0x558315f08840_0, 0, 1;
L_0x558315f10270 .part v0x558315f08070_0, 0, 1;
L_0x558315f10790 .part v0x558315f08840_0, 1, 1;
L_0x558315f10830 .part v0x558315f08070_0, 1, 1;
L_0x558315f10d60 .part v0x558315f08840_0, 2, 1;
L_0x558315f10e90 .part v0x558315f08070_0, 2, 1;
L_0x558315f113b0 .part v0x558315f08070_0, 3, 1;
L_0x558315f11450 .part RS_0x7f7c38ecbb28, 1, 3;
L_0x558315f11580 .part RS_0x7f7c38ecbb28, 0, 1;
L_0x558315f11700 .part v0x558315f0e030_0, 0, 1;
L_0x558315f11840 .part v0x558315f0e030_0, 1, 1;
L_0x558315f118e0 .part RS_0x7f7c38ecbb28, 7, 1;
S_0x558315ed3cf0 .scope module, "BSR_Decoder" "decoder3to8" 2 150, 2 106 0, S_0x558315ed16a0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "Data_in"
    .port_info 1 /OUTPUT 8 "Data_out"
    .port_info 2 /INPUT 1 "SetReset"
v0x558315ed2ac0_0 .net "Data_in", 2 0, L_0x558315f11450;  1 drivers
v0x558315ed0ce0_0 .var "Data_out", 7 0;
v0x558315ed0470_0 .net "SetReset", 0 0, L_0x558315f11580;  1 drivers
E_0x558315ea97b0 .event edge, v0x558315ed2ac0_0;
S_0x558315ed62e0 .scope module, "PortA" "port8" 2 145, 2 93 0, S_0x558315ed16a0;
 .timescale 0 0;
    .port_info 0 /INOUT 8 "port"
    .port_info 1 /INOUT 8 "databus"
    .port_info 2 /INPUT 1 "mode"
    .port_info 3 /INPUT 1 "enable"
L_0x558315f0fd60 .functor NOT 1, L_0x558315f10180, C4<0>, C4<0>, C4<0>;
L_0x558315f0fdd0 .functor AND 1, L_0x558315f10270, L_0x558315f0fd60, C4<1>, C4<1>;
L_0x558315f0fee0 .functor AND 1, L_0x558315f10270, L_0x558315f10180, C4<1>, C4<1>;
v0x558315f05e00_0 .net *"_s0", 0 0, L_0x558315f0fd60;  1 drivers
v0x558315f05ee0_0 .net8 "databus", 7 0, RS_0x7f7c38ecb198;  alias, 4 drivers
v0x558315f05ff0_0 .net "en1", 0 0, L_0x558315f0fdd0;  1 drivers
v0x558315f060c0_0 .net "en2", 0 0, L_0x558315f0fee0;  1 drivers
v0x558315f06190_0 .net "enable", 0 0, L_0x558315f10270;  1 drivers
v0x558315f06280_0 .net "mode", 0 0, L_0x558315f10180;  1 drivers
v0x558315f06320_0 .net8 "port", 7 0, RS_0x7f7c38ecb1c8;  alias, 2 drivers
S_0x558315f054b0 .scope module, "t1" "Tri_State_Buffer" 2 101, 2 81 0, S_0x558315ed62e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in"
    .port_info 1 /OUTPUT 8 "out"
    .port_info 2 /INPUT 1 "enable"
o0x7f7c38ecb138 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x558315eca750_0 name=_s0
v0x558315ec9790_0 .net "enable", 0 0, L_0x558315f0fee0;  alias, 1 drivers
v0x558315ec8860_0 .net8 "in", 7 0, RS_0x7f7c38ecb198;  alias, 4 drivers
v0x558315ec7930_0 .net8 "out", 7 0, RS_0x7f7c38ecb1c8;  alias, 2 drivers
L_0x558315f100e0 .functor MUXZ 8, o0x7f7c38ecb138, RS_0x7f7c38ecb198, L_0x558315f0fee0, C4<>;
S_0x558315f05850 .scope module, "t2" "Tri_State_Buffer" 2 100, 2 81 0, S_0x558315ed62e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in"
    .port_info 1 /OUTPUT 8 "out"
    .port_info 2 /INPUT 1 "enable"
o0x7f7c38ecb288 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x558315f05a70_0 name=_s0
v0x558315f05b70_0 .net "enable", 0 0, L_0x558315f0fdd0;  alias, 1 drivers
v0x558315f05c30_0 .net8 "in", 7 0, RS_0x7f7c38ecb1c8;  alias, 2 drivers
v0x558315f05cd0_0 .net8 "out", 7 0, RS_0x7f7c38ecb198;  alias, 4 drivers
L_0x558315f10040 .functor MUXZ 8, o0x7f7c38ecb288, RS_0x7f7c38ecb1c8, L_0x558315f0fdd0, C4<>;
S_0x558315f06490 .scope module, "PortB" "port8" 2 146, 2 93 0, S_0x558315ed16a0;
 .timescale 0 0;
    .port_info 0 /INOUT 8 "port"
    .port_info 1 /INOUT 8 "databus"
    .port_info 2 /INPUT 1 "mode"
    .port_info 3 /INPUT 1 "enable"
L_0x558315f103c0 .functor NOT 1, L_0x558315f10790, C4<0>, C4<0>, C4<0>;
L_0x558315f10430 .functor AND 1, L_0x558315f10830, L_0x558315f103c0, C4<1>, C4<1>;
L_0x558315f104f0 .functor AND 1, L_0x558315f10830, L_0x558315f10790, C4<1>, C4<1>;
v0x558315f07290_0 .net *"_s0", 0 0, L_0x558315f103c0;  1 drivers
v0x558315f07370_0 .net8 "databus", 7 0, RS_0x7f7c38ecb198;  alias, 4 drivers
v0x558315f07430_0 .net "en1", 0 0, L_0x558315f10430;  1 drivers
v0x558315f07530_0 .net "en2", 0 0, L_0x558315f104f0;  1 drivers
v0x558315f07600_0 .net "enable", 0 0, L_0x558315f10830;  1 drivers
v0x558315f076a0_0 .net "mode", 0 0, L_0x558315f10790;  1 drivers
v0x558315f07740_0 .net8 "port", 7 0, RS_0x7f7c38ecb528;  alias, 2 drivers
S_0x558315f06660 .scope module, "t1" "Tri_State_Buffer" 2 101, 2 81 0, S_0x558315f06490;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in"
    .port_info 1 /OUTPUT 8 "out"
    .port_info 2 /INPUT 1 "enable"
o0x7f7c38ecb4c8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x558315f068a0_0 name=_s0
v0x558315f069a0_0 .net "enable", 0 0, L_0x558315f104f0;  alias, 1 drivers
v0x558315f06a60_0 .net8 "in", 7 0, RS_0x7f7c38ecb198;  alias, 4 drivers
v0x558315f06b30_0 .net8 "out", 7 0, RS_0x7f7c38ecb528;  alias, 2 drivers
L_0x558315f106f0 .functor MUXZ 8, o0x7f7c38ecb4c8, RS_0x7f7c38ecb198, L_0x558315f104f0, C4<>;
S_0x558315f06c90 .scope module, "t2" "Tri_State_Buffer" 2 100, 2 81 0, S_0x558315f06490;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in"
    .port_info 1 /OUTPUT 8 "out"
    .port_info 2 /INPUT 1 "enable"
o0x7f7c38ecb5e8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x558315f06eb0_0 name=_s0
v0x558315f06fb0_0 .net "enable", 0 0, L_0x558315f10430;  alias, 1 drivers
v0x558315f07070_0 .net8 "in", 7 0, RS_0x7f7c38ecb528;  alias, 2 drivers
v0x558315f07170_0 .net8 "out", 7 0, RS_0x7f7c38ecb198;  alias, 4 drivers
L_0x558315f10650 .functor MUXZ 8, o0x7f7c38ecb5e8, RS_0x7f7c38ecb528, L_0x558315f10430, C4<>;
S_0x558315f078b0 .scope module, "ctrl" "control_unit" 2 154, 2 23 0, S_0x558315ed16a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CS"
    .port_info 1 /INPUT 1 "RD"
    .port_info 2 /INPUT 1 "WR"
    .port_info 3 /INPUT 1 "A0"
    .port_info 4 /INPUT 1 "A1"
    .port_info 5 /OUTPUT 4 "control"
    .port_info 6 /INPUT 1 "ic_mode"
v0x558315f07b80_0 .net "A0", 0 0, L_0x558315f11700;  1 drivers
v0x558315f07c60_0 .net "A1", 0 0, L_0x558315f11840;  1 drivers
v0x558315f07d20_0 .net "CS", 0 0, v0x558315f0e0f0_0;  alias, 1 drivers
v0x558315f07dc0_0 .net "RD", 0 0, v0x558315f0e190_0;  alias, 1 drivers
v0x558315f07e80_0 .net "WR", 0 0, v0x558315f0e2d0_0;  alias, 1 drivers
v0x558315f07f90_0 .net "control", 3 0, v0x558315f08070_0;  alias, 1 drivers
v0x558315f08070_0 .var "control_reg", 3 0;
v0x558315f08150_0 .net "ic_mode", 0 0, L_0x558315f118e0;  1 drivers
E_0x558315ea7cb0/0 .event edge, v0x558315f07c60_0, v0x558315f07b80_0, v0x558315f07e80_0, v0x558315f07dc0_0;
E_0x558315ea7cb0/1 .event edge, v0x558315f07d20_0;
E_0x558315ea7cb0 .event/or E_0x558315ea7cb0/0, E_0x558315ea7cb0/1;
S_0x558315f082f0 .scope module, "ctrl_word_reg" "control_word_reg" 2 152, 2 1 0, S_0x558315ed16a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in"
    .port_info 1 /OUTPUT 3 "out"
    .port_info 2 /INPUT 1 "en"
v0x558315f085c0_0 .net "en", 0 0, L_0x558315f0fc10;  alias, 1 drivers
v0x558315f086a0_0 .net8 "in", 7 0, RS_0x7f7c38ecbb28;  alias, 2 drivers
v0x558315f08780_0 .net "out", 2 0, v0x558315f08840_0;  alias, 1 drivers
v0x558315f08840_0 .var "word", 2 0;
E_0x558315ea9640 .event edge, v0x558315f085c0_0, v0x558315f086a0_0;
S_0x558315f089a0 .scope module, "portC" "port8" 2 147, 2 93 0, S_0x558315ed16a0;
 .timescale 0 0;
    .port_info 0 /INOUT 8 "port"
    .port_info 1 /INOUT 8 "databus"
    .port_info 2 /INPUT 1 "mode"
    .port_info 3 /INPUT 1 "enable"
L_0x558315f10940 .functor NOT 1, L_0x558315f10d60, C4<0>, C4<0>, C4<0>;
L_0x558315f109b0 .functor AND 1, L_0x558315f10e90, L_0x558315f10940, C4<1>, C4<1>;
L_0x558315f10ac0 .functor AND 1, L_0x558315f10e90, L_0x558315f10d60, C4<1>, C4<1>;
v0x558315f097e0_0 .net *"_s0", 0 0, L_0x558315f10940;  1 drivers
v0x558315f098c0_0 .net8 "databus", 7 0, RS_0x7f7c38ecb198;  alias, 4 drivers
v0x558315f09980_0 .net "en1", 0 0, L_0x558315f109b0;  1 drivers
v0x558315f09a80_0 .net "en2", 0 0, L_0x558315f10ac0;  1 drivers
v0x558315f09b50_0 .net "enable", 0 0, L_0x558315f10e90;  1 drivers
v0x558315f09c40_0 .net "mode", 0 0, L_0x558315f10d60;  1 drivers
v0x558315f09ce0_0 .net8 "port", 7 0, RS_0x7f7c38ecbca8;  alias, 2 drivers
S_0x558315f08be0 .scope module, "t1" "Tri_State_Buffer" 2 101, 2 81 0, S_0x558315f089a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in"
    .port_info 1 /OUTPUT 8 "out"
    .port_info 2 /INPUT 1 "enable"
o0x7f7c38ecbc48 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x558315f08e20_0 name=_s0
v0x558315f08f20_0 .net "enable", 0 0, L_0x558315f10ac0;  alias, 1 drivers
v0x558315f08fe0_0 .net8 "in", 7 0, RS_0x7f7c38ecb198;  alias, 4 drivers
v0x558315f09080_0 .net8 "out", 7 0, RS_0x7f7c38ecbca8;  alias, 2 drivers
L_0x558315f10cc0 .functor MUXZ 8, o0x7f7c38ecbc48, RS_0x7f7c38ecb198, L_0x558315f10ac0, C4<>;
S_0x558315f091e0 .scope module, "t2" "Tri_State_Buffer" 2 100, 2 81 0, S_0x558315f089a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in"
    .port_info 1 /OUTPUT 8 "out"
    .port_info 2 /INPUT 1 "enable"
o0x7f7c38ecbd68 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x558315f09400_0 name=_s0
v0x558315f09500_0 .net "enable", 0 0, L_0x558315f109b0;  alias, 1 drivers
v0x558315f095c0_0 .net8 "in", 7 0, RS_0x7f7c38ecbca8;  alias, 2 drivers
v0x558315f096c0_0 .net8 "out", 7 0, RS_0x7f7c38ecb198;  alias, 4 drivers
L_0x558315f10c20 .functor MUXZ 8, o0x7f7c38ecbd68, RS_0x7f7c38ecbca8, L_0x558315f109b0, C4<>;
S_0x558315f09e50 .scope module, "portD" "port8" 2 148, 2 93 0, S_0x558315ed16a0;
 .timescale 0 0;
    .port_info 0 /INOUT 8 "port"
    .port_info 1 /INOUT 8 "databus"
    .port_info 2 /INPUT 1 "mode"
    .port_info 3 /INPUT 1 "enable"
L_0x558315f108d0 .functor NOT 1, L_0x558315f0f7d0, C4<0>, C4<0>, C4<0>;
L_0x558315f11040 .functor AND 1, L_0x558315f113b0, L_0x558315f108d0, C4<1>, C4<1>;
L_0x558315f110b0 .functor AND 1, L_0x558315f113b0, L_0x558315f0f7d0, C4<1>, C4<1>;
v0x558315f0ace0_0 .net *"_s0", 0 0, L_0x558315f108d0;  1 drivers
v0x558315f0adc0_0 .net8 "databus", 7 0, RS_0x7f7c38ecb198;  alias, 4 drivers
v0x558315f0ae80_0 .net "en1", 0 0, L_0x558315f11040;  1 drivers
v0x558315f0af50_0 .net "en2", 0 0, L_0x558315f110b0;  1 drivers
v0x558315f0b020_0 .net "enable", 0 0, L_0x558315f113b0;  1 drivers
v0x558315f0b110_0 .net "mode", 0 0, L_0x558315f0f7d0;  alias, 1 drivers
v0x558315f0b1b0_0 .net8 "port", 7 0, RS_0x7f7c38ecbb28;  alias, 2 drivers
S_0x558315f0a090 .scope module, "t1" "Tri_State_Buffer" 2 101, 2 81 0, S_0x558315f09e50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in"
    .port_info 1 /OUTPUT 8 "out"
    .port_info 2 /INPUT 1 "enable"
o0x7f7c38ecbfa8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x558315f0a2f0_0 name=_s0
v0x558315f0a3f0_0 .net "enable", 0 0, L_0x558315f110b0;  alias, 1 drivers
v0x558315f0a4b0_0 .net8 "in", 7 0, RS_0x7f7c38ecb198;  alias, 4 drivers
v0x558315f0a550_0 .net8 "out", 7 0, RS_0x7f7c38ecbb28;  alias, 2 drivers
L_0x558315f112f0 .functor MUXZ 8, o0x7f7c38ecbfa8, RS_0x7f7c38ecb198, L_0x558315f110b0, C4<>;
S_0x558315f0a6a0 .scope module, "t2" "Tri_State_Buffer" 2 100, 2 81 0, S_0x558315f09e50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in"
    .port_info 1 /OUTPUT 8 "out"
    .port_info 2 /INPUT 1 "enable"
o0x7f7c38ecc098 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x558315f0a8c0_0 name=_s0
v0x558315f0a9c0_0 .net "enable", 0 0, L_0x558315f11040;  alias, 1 drivers
v0x558315f0aa80_0 .net8 "in", 7 0, RS_0x7f7c38ecbb28;  alias, 2 drivers
v0x558315f0aba0_0 .net8 "out", 7 0, RS_0x7f7c38ecb198;  alias, 4 drivers
L_0x558315f11250 .functor MUXZ 8, o0x7f7c38ecc098, RS_0x7f7c38ecbb28, L_0x558315f11040, C4<>;
    .scope S_0x558315ed3cf0;
T_0 ;
    %wait E_0x558315ea97b0;
    %load/vec4 v0x558315ed2ac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %jmp T_0.8;
T_0.0 ;
    %load/vec4 v0x558315ed0470_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558315ed0ce0_0, 4, 1;
    %jmp T_0.8;
T_0.1 ;
    %load/vec4 v0x558315ed0470_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558315ed0ce0_0, 4, 1;
    %jmp T_0.8;
T_0.2 ;
    %load/vec4 v0x558315ed0470_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558315ed0ce0_0, 4, 1;
    %jmp T_0.8;
T_0.3 ;
    %load/vec4 v0x558315ed0470_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558315ed0ce0_0, 4, 1;
    %jmp T_0.8;
T_0.4 ;
    %load/vec4 v0x558315ed0470_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558315ed0ce0_0, 4, 1;
    %jmp T_0.8;
T_0.5 ;
    %load/vec4 v0x558315ed0470_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558315ed0ce0_0, 4, 1;
    %jmp T_0.8;
T_0.6 ;
    %load/vec4 v0x558315ed0470_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558315ed0ce0_0, 4, 1;
    %jmp T_0.8;
T_0.7 ;
    %load/vec4 v0x558315ed0470_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558315ed0ce0_0, 4, 1;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x558315f082f0;
T_1 ;
    %wait E_0x558315ea9640;
    %load/vec4 v0x558315f085c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x558315f086a0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x558315f086a0_0;
    %parti/s 1, 4, 4;
    %inv;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558315f08840_0, 4, 5;
    %load/vec4 v0x558315f086a0_0;
    %parti/s 1, 1, 2;
    %inv;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558315f08840_0, 4, 5;
    %load/vec4 v0x558315f086a0_0;
    %parti/s 1, 0, 2;
    %inv;
    %load/vec4 v0x558315f086a0_0;
    %parti/s 1, 3, 3;
    %inv;
    %or;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558315f08840_0, 4, 5;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558315f08840_0, 4, 5;
T_1.3 ;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x558315f078b0;
T_2 ;
    %wait E_0x558315ea7cb0;
    %load/vec4 v0x558315f07d20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x558315f07b80_0;
    %inv;
    %load/vec4 v0x558315f07c60_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x558315f07dc0_0;
    %inv;
    %flag_set/vec4 8;
    %load/vec4 v0x558315f07e80_0;
    %inv;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_2.4, 9;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558315f08070_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558315f08070_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558315f08070_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558315f08070_0, 4, 5;
T_2.4 ;
T_2.2 ;
    %load/vec4 v0x558315f07b80_0;
    %load/vec4 v0x558315f07c60_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %load/vec4 v0x558315f07dc0_0;
    %inv;
    %flag_set/vec4 8;
    %load/vec4 v0x558315f07e80_0;
    %inv;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_2.8, 9;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558315f08070_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558315f08070_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558315f08070_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558315f08070_0, 4, 5;
T_2.8 ;
T_2.6 ;
    %load/vec4 v0x558315f07b80_0;
    %inv;
    %load/vec4 v0x558315f07c60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %load/vec4 v0x558315f07dc0_0;
    %inv;
    %flag_set/vec4 8;
    %load/vec4 v0x558315f07e80_0;
    %inv;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_2.12, 9;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558315f08070_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558315f08070_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558315f08070_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558315f08070_0, 4, 5;
T_2.12 ;
T_2.10 ;
    %load/vec4 v0x558315f07b80_0;
    %load/vec4 v0x558315f07c60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %load/vec4 v0x558315f07dc0_0;
    %inv;
    %flag_set/vec4 8;
    %load/vec4 v0x558315f07e80_0;
    %inv;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_2.16, 9;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558315f08070_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558315f08070_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558315f08070_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558315f08070_0, 4, 5;
    %load/vec4 v0x558315f08150_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.18, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558315f08070_0, 4, 5;
T_2.18 ;
T_2.16 ;
T_2.14 ;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x558315f08070_0, 0, 4;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x558315ed88a0;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558315f0e0f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558315f0e190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558315f0e2d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558315f0e230_0, 0, 1;
    %pushi/vec4 0, 1, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558315f0e030_0, 4, 1;
    %pushi/vec4 0, 1, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558315f0e030_0, 4, 1;
    %vpi_call 2 184 "$monitor", "rd %b wr %b ||| a0 %b a1 %b |||PD %b PA %b PB %b PC %b", v0x558315f0e190_0, v0x558315f0e2d0_0, &PV<v0x558315f0e030_0, 0, 1>, &PV<v0x558315f0e030_0, 1, 1>, v0x558315f0d3d0_0, v0x558315f0d070_0, v0x558315f0d130_0, v0x558315f0d280_0 {0 0 0};
    %vpi_call 2 187 "$display", "********************WRITE*************************" {0 0 0};
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558315f0e0f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558315f0e030_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558315f0e030_0, 4, 5;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x558315f0cf90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558315f0e2d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558315f0e190_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558315f0e030_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558315f0e030_0, 4, 5;
    %pushi/vec4 85, 0, 8;
    %assign/vec4 v0x558315f0cf90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558315f0e2d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558315f0e190_0, 0;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558315f0e030_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558315f0e030_0, 4, 5;
    %pushi/vec4 153, 0, 8;
    %assign/vec4 v0x558315f0cf90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558315f0e2d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558315f0e190_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558315f0e030_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558315f0e030_0, 4, 5;
    %pushi/vec4 249, 0, 8;
    %assign/vec4 v0x558315f0cf90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558315f0e2d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558315f0e190_0, 0;
    %delay 5, 0;
    %vpi_call 2 218 "$display", "********************READ*************************" {0 0 0};
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558315f0e030_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558315f0e030_0, 4, 5;
    %pushi/vec4 155, 0, 8;
    %assign/vec4 v0x558315f0cf90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558315f0e2d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558315f0e190_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558315f0e030_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558315f0e030_0, 4, 5;
    %pushi/vec4 136, 0, 8;
    %assign/vec4 v0x558315f0ccc0_0, 0;
    %pushi/vec4 153, 0, 8;
    %assign/vec4 v0x558315f0cdc0_0, 0;
    %pushi/vec4 189, 0, 8;
    %assign/vec4 v0x558315f0cea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558315f0e190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558315f0e2d0_0, 0;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558315f0e030_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558315f0e030_0, 4, 5;
    %pushi/vec4 136, 0, 8;
    %assign/vec4 v0x558315f0ccc0_0, 0;
    %pushi/vec4 153, 0, 8;
    %assign/vec4 v0x558315f0cdc0_0, 0;
    %pushi/vec4 189, 0, 8;
    %assign/vec4 v0x558315f0cea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558315f0e190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558315f0e2d0_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558315f0e030_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558315f0e030_0, 4, 5;
    %pushi/vec4 136, 0, 8;
    %assign/vec4 v0x558315f0ccc0_0, 0;
    %pushi/vec4 153, 0, 8;
    %assign/vec4 v0x558315f0cdc0_0, 0;
    %pushi/vec4 189, 0, 8;
    %assign/vec4 v0x558315f0cea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558315f0e190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558315f0e2d0_0, 0;
    %delay 5, 0;
    %vpi_call 2 255 "$display", "**********************BSR***********************" {0 0 0};
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558315f0e030_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558315f0e030_0, 4, 5;
    %pushi/vec4 113, 112, 8;
    %assign/vec4 v0x558315f0cf90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558315f0e2d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558315f0e190_0, 0;
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "PPI-intel-8255.v";
