Chronologic VCS simulator copyright 1991-2017
Contains Synopsys proprietary information.
Compiler version N-2017.12-SP2-1_Full64; Runtime version N-2017.12-SP2-1_Full64;  Apr  9 16:21 2019
VCD+ Writer N-2017.12-SP2-1_Full64 Copyright (c) 1991-2017 by Synopsys Inc.
@@
@@
@@                     0  Asserting System reset......
@@
@@                     0 : System STILL at reset, can't show anything
@@
@@
@@                   100 : System STILL at reset, can't show anything
@@
@@
@@                   200 : System STILL at reset, can't show anything
@@
@@
@@                   300 : System STILL at reset, can't show anything
@@
@@                   360  Deasserting System reset......
@@
@@
@@@ Unified Memory contents hex on left, decimal on right: 
@@@
@@@ mem[    0] = 207f0014205f000a : 2341590417698390026
@@@ mem[    8] = 47ff041f209f001e : 5187869827491889182
@@@ mem[   16] = 47ff041f47ff041f : 5187869828152493087
@@@ mem[   24] = 47ff041f47ff041f : 5187869828152493087
@@@ mem[   32] = 4064040640430405 : 4639837940992902149
@@@ mem[   40] = 4042040540440407 : 4630267787489838087
@@@ mem[   48] = 0000000000000555 : 1365
@@@
@@@
@@                  6820 : System halted
@@
@@@ System halted on HALT instruction
@@@
@@
@@  65 cycles / 12 instrs = 5.416667 CPI
@@
@@  1920.00 ns total time to execute
@@

$finish called from file "testbench/testbench.v", line 257.
$finish at simulation time                 7820
           V C S   S i m u l a t i o n   R e p o r t 
Time: 782000 ps
CPU Time:      0.230 seconds;       Data structure size:   0.2Mb
Tue Apr  9 16:21:49 2019
