 
****************************************
Report : qor
Design : fp32mul_pipe
Version: R-2020.09-SP5-5
Date   : Wed May  1 09:42:08 2024
****************************************


  Timing Path Group 'CLK'
  -----------------------------------
  Levels of Logic:          19.000000
  Critical Path Length:      0.957250
  Critical Path Slack:       0.002308
  Critical Path Clk Period:  1.000000
  Total Negative Slack:      0.000000
  No. of Violating Paths:    0.000000
  Worst Hold Violation:      0.000000
  Total Hold Violation:      0.000000
  No. of Hold Violations:    0.000000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               3450
  Buf/Inv Cell Count:             845
  Buf Cell Count:                  54
  Inv Cell Count:                 791
  CT Buf/Inv Cell Count:            3
  Combinational Cell Count:      3254
  Sequential Cell Count:          196
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    27448.780472
  Noncombinational Area:  3675.862514
  Buf/Inv Area:           3146.819152
  Total Buffer Area:       323.791995
  Total Inverter Area:    2823.027157
  Macro/Black Box Area:    130.614398
  Net Area:                  0.000000
  Net XLength        :   39058.800781
  Net YLength        :   42510.246094
  -----------------------------------
  Cell Area:             31255.257384
  Design Area:           31255.257384
  Net Length        :    81569.046875


  Design Rules
  -----------------------------------
  Total Number of Nets:          3516
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: eda2.compute.dtu.dk

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                0.031254
  Logic Optimization:              10.739701
  Mapping Optimization:            35.589413
  -----------------------------------------
  Overall Compile Time:            58.383396
  Overall Compile Wall Clock Time: 61.726398

  --------------------------------------------------------------------

  Design  WNS: 0.000000  TNS: 0.000000  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.000000  TNS: 0.000000  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
