// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module sadSumScale1 (
        ap_clk,
        ap_rst,
        sum_0_V_read,
        sum_1_V_read,
        sum_2_V_read,
        sum_3_V_read,
        sum_4_V_read,
        sum_5_V_read,
        sum_6_V_read,
        sum_7_V_read,
        sum_8_V_read,
        sum_9_V_read,
        sum_10_V_read,
        sum_11_V_read,
        sum_12_V_read,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [4:0] sum_0_V_read;
input  [4:0] sum_1_V_read;
input  [4:0] sum_2_V_read;
input  [4:0] sum_3_V_read;
input  [4:0] sum_4_V_read;
input  [4:0] sum_5_V_read;
input  [4:0] sum_6_V_read;
input  [4:0] sum_7_V_read;
input  [4:0] sum_8_V_read;
input  [4:0] sum_9_V_read;
input  [4:0] sum_10_V_read;
input  [4:0] sum_11_V_read;
input  [4:0] sum_12_V_read;
output  [7:0] ap_return;
input   ap_ce;

wire   [6:0] tmp_V_7_fu_408_p2;
reg   [6:0] tmp_V_7_reg_607;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [4:0] tmp5_fu_564_p2;
reg   [4:0] tmp5_reg_612;
wire   [5:0] tmp6_fu_580_p2;
reg   [5:0] tmp6_reg_617;
wire    ap_block_pp0_stage0;
wire   [3:0] tmp_19_fu_120_p1;
wire   [0:0] tmp_18_fu_112_p3;
wire   [3:0] sum_V_cast_fu_124_p2;
wire   [3:0] sum_0_V_write_assig_fu_130_p3;
wire   [3:0] tmp_21_fu_150_p1;
wire   [0:0] tmp_20_fu_142_p3;
wire   [3:0] sum_V_1_cast_fu_154_p2;
wire   [3:0] sum_1_V_write_assig_fu_160_p3;
wire   [4:0] sum_0_V_write_assig_2_fu_138_p1;
wire   [4:0] sum_1_V_write_assig_2_fu_168_p1;
wire   [4:0] tmp_V_1_fu_172_p2;
wire   [3:0] tmp_23_fu_190_p1;
wire   [0:0] tmp_22_fu_182_p3;
wire   [3:0] sum_V_2_cast_fu_194_p2;
wire   [3:0] sum_2_V_write_assig_fu_200_p3;
wire   [3:0] tmp_25_fu_220_p1;
wire   [0:0] tmp_24_fu_212_p3;
wire   [3:0] sum_V_3_cast_fu_224_p2;
wire   [3:0] sum_3_V_write_assig_fu_230_p3;
wire   [4:0] sum_2_V_write_assig_2_fu_208_p1;
wire   [4:0] sum_3_V_write_assig_2_fu_238_p1;
wire   [4:0] tmp_fu_242_p2;
wire   [5:0] tmp_cast_fu_248_p1;
wire   [5:0] tmp_V_1_cast_fu_178_p1;
wire   [5:0] tmp_V_3_fu_252_p2;
wire   [3:0] tmp_27_fu_270_p1;
wire   [0:0] tmp_26_fu_262_p3;
wire   [3:0] sum_V_4_cast_fu_274_p2;
wire   [3:0] sum_4_V_write_assig_fu_280_p3;
wire   [3:0] tmp_29_fu_300_p1;
wire   [0:0] tmp_28_fu_292_p3;
wire   [3:0] sum_V_5_cast_fu_304_p2;
wire   [3:0] sum_5_V_write_assig_fu_310_p3;
wire   [3:0] tmp_31_fu_330_p1;
wire   [0:0] tmp_30_fu_322_p3;
wire   [3:0] sum_V_6_cast_fu_334_p2;
wire   [3:0] sum_6_V_write_assig_fu_340_p3;
wire   [3:0] tmp_33_fu_360_p1;
wire   [0:0] tmp_32_fu_352_p3;
wire   [3:0] sum_V_7_cast_fu_364_p2;
wire   [3:0] sum_7_V_write_assig_fu_370_p3;
wire   [6:0] tmp_V_3_cast9_fu_258_p1;
wire   [6:0] tmp_6_4_cast_cast_fu_288_p1;
wire   [4:0] sum_6_V_write_assig_2_fu_348_p1;
wire   [4:0] sum_7_V_write_assig_1_fu_378_p1;
wire   [4:0] tmp3_fu_388_p2;
wire   [5:0] tmp3_cast_fu_394_p1;
wire   [5:0] tmp_6_5_cast_cast_fu_318_p1;
wire   [5:0] tmp2_fu_398_p2;
wire   [6:0] tmp2_cast_fu_404_p1;
wire   [6:0] tmp1_fu_382_p2;
wire   [3:0] tmp_35_fu_422_p1;
wire   [0:0] tmp_34_fu_414_p3;
wire   [3:0] sum_V_8_cast_fu_426_p2;
wire   [3:0] sum_8_V_write_assig_fu_432_p3;
wire   [3:0] tmp_37_fu_452_p1;
wire   [0:0] tmp_36_fu_444_p3;
wire   [3:0] sum_V_9_cast_fu_456_p2;
wire   [3:0] sum_9_V_write_assig_fu_462_p3;
wire   [3:0] tmp_39_fu_482_p1;
wire   [0:0] tmp_38_fu_474_p3;
wire   [3:0] sum_V_cast_66_fu_486_p2;
wire   [3:0] sum_10_V_write_assi_fu_492_p3;
wire   [3:0] tmp_41_fu_512_p1;
wire   [0:0] tmp_40_fu_504_p3;
wire   [3:0] sum_V_10_cast_fu_516_p2;
wire   [3:0] sum_11_V_write_assi_fu_522_p3;
wire   [3:0] tmp_43_fu_542_p1;
wire   [0:0] tmp_42_fu_534_p3;
wire   [3:0] sum_V_11_cast_fu_546_p2;
wire   [3:0] sum_12_V_write_assi_fu_552_p3;
wire   [4:0] sum_8_V_write_assig_1_fu_440_p1;
wire   [4:0] sum_9_V_write_assig_1_fu_470_p1;
wire   [4:0] sum_11_V_write_assi_1_fu_530_p1;
wire   [4:0] sum_12_V_write_assi_1_fu_560_p1;
wire   [4:0] tmp7_fu_570_p2;
wire   [5:0] tmp7_cast_fu_576_p1;
wire   [5:0] tmp_6_cast_cast_fu_500_p1;
wire   [7:0] tmp5_cast_fu_589_p1;
wire   [7:0] tmp_V_7_cast8_fu_586_p1;
wire   [7:0] tmp6_cast_fu_598_p1;
wire   [7:0] tmp4_fu_592_p2;

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        tmp5_reg_612 <= tmp5_fu_564_p2;
        tmp6_reg_617 <= tmp6_fu_580_p2;
        tmp_V_7_reg_607 <= tmp_V_7_fu_408_p2;
    end
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_return = (tmp6_cast_fu_598_p1 + tmp4_fu_592_p2);

assign sum_0_V_write_assig_2_fu_138_p1 = sum_0_V_write_assig_fu_130_p3;

assign sum_0_V_write_assig_fu_130_p3 = ((tmp_18_fu_112_p3[0:0] === 1'b1) ? sum_V_cast_fu_124_p2 : tmp_19_fu_120_p1);

assign sum_10_V_write_assi_fu_492_p3 = ((tmp_38_fu_474_p3[0:0] === 1'b1) ? sum_V_cast_66_fu_486_p2 : tmp_39_fu_482_p1);

assign sum_11_V_write_assi_1_fu_530_p1 = sum_11_V_write_assi_fu_522_p3;

assign sum_11_V_write_assi_fu_522_p3 = ((tmp_40_fu_504_p3[0:0] === 1'b1) ? sum_V_10_cast_fu_516_p2 : tmp_41_fu_512_p1);

assign sum_12_V_write_assi_1_fu_560_p1 = sum_12_V_write_assi_fu_552_p3;

assign sum_12_V_write_assi_fu_552_p3 = ((tmp_42_fu_534_p3[0:0] === 1'b1) ? sum_V_11_cast_fu_546_p2 : tmp_43_fu_542_p1);

assign sum_1_V_write_assig_2_fu_168_p1 = sum_1_V_write_assig_fu_160_p3;

assign sum_1_V_write_assig_fu_160_p3 = ((tmp_20_fu_142_p3[0:0] === 1'b1) ? sum_V_1_cast_fu_154_p2 : tmp_21_fu_150_p1);

assign sum_2_V_write_assig_2_fu_208_p1 = sum_2_V_write_assig_fu_200_p3;

assign sum_2_V_write_assig_fu_200_p3 = ((tmp_22_fu_182_p3[0:0] === 1'b1) ? sum_V_2_cast_fu_194_p2 : tmp_23_fu_190_p1);

assign sum_3_V_write_assig_2_fu_238_p1 = sum_3_V_write_assig_fu_230_p3;

assign sum_3_V_write_assig_fu_230_p3 = ((tmp_24_fu_212_p3[0:0] === 1'b1) ? sum_V_3_cast_fu_224_p2 : tmp_25_fu_220_p1);

assign sum_4_V_write_assig_fu_280_p3 = ((tmp_26_fu_262_p3[0:0] === 1'b1) ? sum_V_4_cast_fu_274_p2 : tmp_27_fu_270_p1);

assign sum_5_V_write_assig_fu_310_p3 = ((tmp_28_fu_292_p3[0:0] === 1'b1) ? sum_V_5_cast_fu_304_p2 : tmp_29_fu_300_p1);

assign sum_6_V_write_assig_2_fu_348_p1 = sum_6_V_write_assig_fu_340_p3;

assign sum_6_V_write_assig_fu_340_p3 = ((tmp_30_fu_322_p3[0:0] === 1'b1) ? sum_V_6_cast_fu_334_p2 : tmp_31_fu_330_p1);

assign sum_7_V_write_assig_1_fu_378_p1 = sum_7_V_write_assig_fu_370_p3;

assign sum_7_V_write_assig_fu_370_p3 = ((tmp_32_fu_352_p3[0:0] === 1'b1) ? sum_V_7_cast_fu_364_p2 : tmp_33_fu_360_p1);

assign sum_8_V_write_assig_1_fu_440_p1 = sum_8_V_write_assig_fu_432_p3;

assign sum_8_V_write_assig_fu_432_p3 = ((tmp_34_fu_414_p3[0:0] === 1'b1) ? sum_V_8_cast_fu_426_p2 : tmp_35_fu_422_p1);

assign sum_9_V_write_assig_1_fu_470_p1 = sum_9_V_write_assig_fu_462_p3;

assign sum_9_V_write_assig_fu_462_p3 = ((tmp_36_fu_444_p3[0:0] === 1'b1) ? sum_V_9_cast_fu_456_p2 : tmp_37_fu_452_p1);

assign sum_V_10_cast_fu_516_p2 = (4'd0 - tmp_41_fu_512_p1);

assign sum_V_11_cast_fu_546_p2 = (4'd0 - tmp_43_fu_542_p1);

assign sum_V_1_cast_fu_154_p2 = (4'd0 - tmp_21_fu_150_p1);

assign sum_V_2_cast_fu_194_p2 = (4'd0 - tmp_23_fu_190_p1);

assign sum_V_3_cast_fu_224_p2 = (4'd0 - tmp_25_fu_220_p1);

assign sum_V_4_cast_fu_274_p2 = (4'd0 - tmp_27_fu_270_p1);

assign sum_V_5_cast_fu_304_p2 = (4'd0 - tmp_29_fu_300_p1);

assign sum_V_6_cast_fu_334_p2 = (4'd0 - tmp_31_fu_330_p1);

assign sum_V_7_cast_fu_364_p2 = (4'd0 - tmp_33_fu_360_p1);

assign sum_V_8_cast_fu_426_p2 = (4'd0 - tmp_35_fu_422_p1);

assign sum_V_9_cast_fu_456_p2 = (4'd0 - tmp_37_fu_452_p1);

assign sum_V_cast_66_fu_486_p2 = (4'd0 - tmp_39_fu_482_p1);

assign sum_V_cast_fu_124_p2 = (4'd0 - tmp_19_fu_120_p1);

assign tmp1_fu_382_p2 = (tmp_V_3_cast9_fu_258_p1 + tmp_6_4_cast_cast_fu_288_p1);

assign tmp2_cast_fu_404_p1 = tmp2_fu_398_p2;

assign tmp2_fu_398_p2 = (tmp3_cast_fu_394_p1 + tmp_6_5_cast_cast_fu_318_p1);

assign tmp3_cast_fu_394_p1 = tmp3_fu_388_p2;

assign tmp3_fu_388_p2 = (sum_6_V_write_assig_2_fu_348_p1 + sum_7_V_write_assig_1_fu_378_p1);

assign tmp4_fu_592_p2 = (tmp5_cast_fu_589_p1 + tmp_V_7_cast8_fu_586_p1);

assign tmp5_cast_fu_589_p1 = tmp5_reg_612;

assign tmp5_fu_564_p2 = (sum_8_V_write_assig_1_fu_440_p1 + sum_9_V_write_assig_1_fu_470_p1);

assign tmp6_cast_fu_598_p1 = tmp6_reg_617;

assign tmp6_fu_580_p2 = (tmp7_cast_fu_576_p1 + tmp_6_cast_cast_fu_500_p1);

assign tmp7_cast_fu_576_p1 = tmp7_fu_570_p2;

assign tmp7_fu_570_p2 = (sum_11_V_write_assi_1_fu_530_p1 + sum_12_V_write_assi_1_fu_560_p1);

assign tmp_18_fu_112_p3 = sum_0_V_read[32'd4];

assign tmp_19_fu_120_p1 = sum_0_V_read[3:0];

assign tmp_20_fu_142_p3 = sum_1_V_read[32'd4];

assign tmp_21_fu_150_p1 = sum_1_V_read[3:0];

assign tmp_22_fu_182_p3 = sum_2_V_read[32'd4];

assign tmp_23_fu_190_p1 = sum_2_V_read[3:0];

assign tmp_24_fu_212_p3 = sum_3_V_read[32'd4];

assign tmp_25_fu_220_p1 = sum_3_V_read[3:0];

assign tmp_26_fu_262_p3 = sum_4_V_read[32'd4];

assign tmp_27_fu_270_p1 = sum_4_V_read[3:0];

assign tmp_28_fu_292_p3 = sum_5_V_read[32'd4];

assign tmp_29_fu_300_p1 = sum_5_V_read[3:0];

assign tmp_30_fu_322_p3 = sum_6_V_read[32'd4];

assign tmp_31_fu_330_p1 = sum_6_V_read[3:0];

assign tmp_32_fu_352_p3 = sum_7_V_read[32'd4];

assign tmp_33_fu_360_p1 = sum_7_V_read[3:0];

assign tmp_34_fu_414_p3 = sum_8_V_read[32'd4];

assign tmp_35_fu_422_p1 = sum_8_V_read[3:0];

assign tmp_36_fu_444_p3 = sum_9_V_read[32'd4];

assign tmp_37_fu_452_p1 = sum_9_V_read[3:0];

assign tmp_38_fu_474_p3 = sum_10_V_read[32'd4];

assign tmp_39_fu_482_p1 = sum_10_V_read[3:0];

assign tmp_40_fu_504_p3 = sum_11_V_read[32'd4];

assign tmp_41_fu_512_p1 = sum_11_V_read[3:0];

assign tmp_42_fu_534_p3 = sum_12_V_read[32'd4];

assign tmp_43_fu_542_p1 = sum_12_V_read[3:0];

assign tmp_6_4_cast_cast_fu_288_p1 = sum_4_V_write_assig_fu_280_p3;

assign tmp_6_5_cast_cast_fu_318_p1 = sum_5_V_write_assig_fu_310_p3;

assign tmp_6_cast_cast_fu_500_p1 = sum_10_V_write_assi_fu_492_p3;

assign tmp_V_1_cast_fu_178_p1 = tmp_V_1_fu_172_p2;

assign tmp_V_1_fu_172_p2 = (sum_0_V_write_assig_2_fu_138_p1 + sum_1_V_write_assig_2_fu_168_p1);

assign tmp_V_3_cast9_fu_258_p1 = tmp_V_3_fu_252_p2;

assign tmp_V_3_fu_252_p2 = (tmp_cast_fu_248_p1 + tmp_V_1_cast_fu_178_p1);

assign tmp_V_7_cast8_fu_586_p1 = tmp_V_7_reg_607;

assign tmp_V_7_fu_408_p2 = (tmp2_cast_fu_404_p1 + tmp1_fu_382_p2);

assign tmp_cast_fu_248_p1 = tmp_fu_242_p2;

assign tmp_fu_242_p2 = (sum_2_V_write_assig_2_fu_208_p1 + sum_3_V_write_assig_2_fu_238_p1);

endmodule //sadSumScale1
