#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Apr  2 13:30:22 2024
# Process ID: 4056
# Current directory: C:/larry_delivery/Latest
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18932 C:\larry_delivery\Latest\Latest.xpr
# Log file: C:/larry_delivery/Latest/vivado.log
# Journal file: C:/larry_delivery/Latest\vivado.jou
# Running On: LAPTOP-81E1PH83, OS: Windows, CPU Frequency: 3194 MHz, CPU Physical cores: 16, Host memory: 33551 MB
#-----------------------------------------------------------
start_guioopen_project C:/larry_delivery/Latest/Latest.xprWWARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not availableSScanning sources...
Finished scanning sourcesIINFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Test_masterDDR/ip_repo/custom_slave_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ip_repo/master_custom_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ZynqMP-ACP-Adapter-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1745.855 ; gain = 532.320
update_compile_order -fileset sources_1
CRITICAL WARNING: [HDL 9-849] Syntax error : file ended before end of clause. [C:/larry_delivery/Driver/driver_cntrl.v:99]
CRITICAL WARNING: [HDL 9-849] Syntax error : file ended before end of clause. [C:/larry_delivery/Driver/driver_cntrl.v:99]
CRITICAL WARNING: [HDL 9-849] Syntax error : file ended before end of clause. [C:/larry_delivery/Driver/driver_cntrl.v:100]
CRITICAL WARNING: [HDL 9-849] Syntax error : file ended before end of clause. [C:/larry_delivery/Driver/driver_cntrl.v:100]
CRITICAL WARNING: [HDL 9-849] Syntax error : file ended before end of clause. [C:/larry_delivery/Driver/driver_cntrl.v:101]
CRITICAL WARNING: [HDL 9-849] Syntax error : file ended before end of clause. [C:/larry_delivery/Driver/driver_cntrl.v:101]
CRITICAL WARNING: [HDL 9-849] Syntax error : file ended before end of clause. [C:/larry_delivery/Driver/driver_cntrl.v:105]
CRITICAL WARNING: [HDL 9-849] Syntax error : file ended before end of clause. [C:/larry_delivery/Driver/driver_cntrl.v:105]
CRITICAL WARNING: [HDL 9-849] Syntax error : file ended before end of clause. [C:/larry_delivery/Driver/driver_cntrl.v:107]
CRITICAL WARNING: [HDL 9-849] Syntax error : file ended before end of clause. [C:/larry_delivery/Driver/driver_cntrl.v:107]
CRITICAL WARNING: [HDL 9-849] Syntax error : file ended before end of clause. [C:/larry_delivery/Driver/driver_cntrl.v:107]
CRITICAL WARNING: [HDL 9-849] Syntax error : file ended before end of clause. [C:/larry_delivery/Driver/driver_cntrl.v:107]
CRITICAL WARNING: [HDL 9-849] Syntax error : file ended before end of clause. [C:/larry_delivery/Driver/driver_cntrl.v:121]
CRITICAL WARNING: [HDL 9-849] Syntax error : file ended before end of clause. [C:/larry_delivery/Driver/driver_cntrl.v:121]
CRITICAL WARNING: [HDL 9-849] Syntax error : file ended before end of clause. [C:/larry_delivery/Driver/driver_cntrl.v:121]
CRITICAL WARNING: [HDL 9-849] Syntax error : file ended before end of clause. [C:/larry_delivery/Driver/driver_cntrl.v:121]
CRITICAL WARNING: [HDL 9-849] Syntax error : file ended before end of clause. [C:/larry_delivery/Driver/driver_cntrl.v:121]
CRITICAL WARNING: [HDL 9-849] Syntax error : file ended before end of clause. [C:/larry_delivery/Driver/driver_cntrl.v:121]
CRITICAL WARNING: [HDL 9-849] Syntax error : file ended before end of clause. [C:/larry_delivery/Driver/driver_cntrl.v:120]
CRITICAL WARNING: [HDL 9-849] Syntax error : file ended before end of clause. [C:/larry_delivery/Driver/driver_cntrl.v:120]
CRITICAL WARNING: [HDL 9-849] Syntax error : file ended before end of clause. [C:/larry_delivery/Driver/driver_cntrl.v:120]
CRITICAL WARNING: [HDL 9-849] Syntax error : file ended before end of clause. [C:/larry_delivery/Driver/driver_cntrl.v:120]
CRITICAL WARNING: [HDL 9-849] Syntax error : file ended before end of clause. [C:/larry_delivery/Driver/driver_cntrl.v:120]
CRITICAL WARNING: [HDL 9-849] Syntax error : file ended before end of clause. [C:/larry_delivery/Driver/driver_cntrl.v:120]
generate_target Simulation [get_files C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_0Executing the post_config_ip from bd
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_1Executing the post_config_ip from bd
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_HIGH from address space /master_custom_v1_0_M_0/M_AXI.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/zynq_ultra_ps_e_0/Data' to master interface '/ps8_0_axi_periph/M00_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_HIGH> is excluded from all addressing paths.
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to any ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. 
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_HIGH from address space /master_custom_v1_0_M_0/M_AXI.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_HIGH from address space /master_custom_v1_0_M_0/M_AXI.
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP1_FPD(0) and /master_custom_v1_0_M_0/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP1_FPD(0) and /master_custom_v1_0_M_0/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP1_FPD(0) and /master_custom_v1_0_M_0/M_AXI(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /custom_slave_v1_0_S0_0/S_AXI(1) and /axi_vip_0/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /custom_slave_v1_0_S0_0/S_AXI(1) and /axi_vip_0/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /custom_slave_v1_0_S0_0/S_AXI(16) and /axi_vip_0/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /custom_slave_v1_0_S0_0/S_AXI(16) and /axi_vip_0/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /custom_slave_v1_0_S0_0/S_AXI(1) and /axi_vip_0/M_AXI(0)
Wrote  : <C:\larry_delivery\Latest\Latest.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/master_custom_v1_0_M_0/M_AXI_BID'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_ila_0/SLOT_0_AXI_bid'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_awid'(6) to pin: '/master_custom_v1_0_M_0/M_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_arid'(6) to pin: '/master_custom_v1_0_M_0/M_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/master_custom_v1_0_M_0/M_AXI_RID'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_ila_0/SLOT_0_AXI_rid'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/custom_slave_v1_0_S0_0/S_AXI_ARUSER'(1) to pin: '/axi_vip_0/m_axi_aruser'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/custom_slave_v1_0_S0_0/S_AXI_AWUSER'(1) to pin: '/axi_vip_0/m_axi_awuser'(16) - Only lower order bits will be connected.
Verilog Output written to : c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/master_custom_v1_0_M_0/M_AXI_BID'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_ila_0/SLOT_0_AXI_bid'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_awid'(6) to pin: '/master_custom_v1_0_M_0/M_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_arid'(6) to pin: '/master_custom_v1_0_M_0/M_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/master_custom_v1_0_M_0/M_AXI_RID'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_ila_0/SLOT_0_AXI_rid'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/custom_slave_v1_0_S0_0/S_AXI_ARUSER'(1) to pin: '/axi_vip_0/m_axi_aruser'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/custom_slave_v1_0_S0_0/S_AXI_AWUSER'(1) to pin: '/axi_vip_0/m_axi_awuser'(16) - Only lower order bits will be connected.
Verilog Output written to : c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
Exporting to file c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/hw_handoff/design_1_system_ila_0_1.hwh
Generated Hardware Definition File c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/synth/design_1_system_ila_0_1.hwdef
Exporting to file c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/bd_0/hw_handoff/design_1_system_ila_1_1.hwh
Generated Hardware Definition File c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/bd_0/synth/design_1_system_ila_1_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block custom_slave_v1_0_S0_0 .
Exporting to file c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 2175.441 ; gain = 382.465
export_ip_user_files -of_objects [get_files C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/larry_delivery/Latest/Latest.ip_user_files/sim_scripts -ip_user_files_dir C:/larry_delivery/Latest/Latest.ip_user_files -ipstatic_source_dir C:/larry_delivery/Latest/Latest.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/larry_delivery/Latest/Latest.cache/compile_simlib/modelsim} {questa=C:/larry_delivery/Latest/Latest.cache/compile_simlib/questa} {riviera=C:/larry_delivery/Latest/Latest.cache/compile_simlib/riviera} {activehdl=C:/larry_delivery/Latest/Latest.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_custom_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Driver/driver_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_cntrl
INFO: [VRFC 10-311] analyzing module driver_monitor
WARNING: [VRFC 10-3248] data object 'addcnt' is already declared [C:/larry_delivery/Driver/driver_cntrl.v:104]
WARNING: [VRFC 10-9364] second declaration of 'addcnt' is ignored [C:/larry_delivery/Driver/driver_cntrl.v:104]
WARNING: [VRFC 10-3248] data object 'addcnt' is already declared [C:/larry_delivery/Driver/driver_cntrl.v:105]
WARNING: [VRFC 10-9364] second declaration of 'addcnt' is ignored [C:/larry_delivery/Driver/driver_cntrl.v:105]
ERROR: [VRFC 10-9382] size of an unpacked array must be a positive value [C:/larry_delivery/Driver/driver_cntrl.v:103]
ERROR: [VRFC 10-8387] single value range is not allowed in this mode of Verilog [C:/larry_delivery/Driver/driver_cntrl.v:103]
ERROR: [VRFC 10-2989] 'addr_cycle_cnt' is not declared [C:/larry_delivery/Driver/driver_cntrl.v:110]
ERROR: [VRFC 10-2989] 'addr_cycle_cnt' is not declared [C:/larry_delivery/Driver/driver_cntrl.v:113]
ERROR: [VRFC 10-2989] 'addr_cycle_cnt' is not declared [C:/larry_delivery/Driver/driver_cntrl.v:116]
ERROR: [VRFC 10-8530] module 'driver_monitor' is ignored due to previous errors [C:/larry_delivery/Driver/driver_cntrl.v:97]
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2204.996 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_custom_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Driver/driver_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_cntrl
INFO: [VRFC 10-311] analyzing module driver_monitor
ERROR: [VRFC 10-2989] 'addr_cycle_cnt' is not declared [C:/larry_delivery/Driver/driver_cntrl.v:110]
ERROR: [VRFC 10-2989] 'addr_cycle_cnt' is not declared [C:/larry_delivery/Driver/driver_cntrl.v:113]
ERROR: [VRFC 10-2989] 'addr_cycle_cnt' is not declared [C:/larry_delivery/Driver/driver_cntrl.v:116]
ERROR: [VRFC 10-8530] module 'driver_monitor' is ignored due to previous errors [C:/larry_delivery/Driver/driver_cntrl.v:97]
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2223.379 ; gain = 18.383
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_custom_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Driver/driver_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_cntrl
INFO: [VRFC 10-311] analyzing module driver_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module custom_slave_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:607]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_zynq_ultra_ps_e_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_0/sim/design_1_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_1_0/sim/design_1_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_reduced_logic_0_0/sim/design_1_util_reduced_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_reduced_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_2_0/sim/design_1_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_1/sim/design_1_fifo_generator_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_1/sim/design_1_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/sim/bd_36cd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/sim/bd_36cd_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/bd_36cd_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_2/sim/bd_36cd_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_3/sim/bd_36cd_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_4/sim/bd_36cd_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_5/sim/bd_36cd_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_6/sim/bd_36cd_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/sim/design_1_system_ila_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/sim/bd_f69c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_0/sim/bd_f69c_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/bd_f69c_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_2/sim/bd_f69c_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_3/sim/bd_f69c_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_4/sim/bd_f69c_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_5/sim/bd_f69c_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_6/sim/bd_f69c_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/sim/design_1_system_ila_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_4_0/sim/design_1_util_vector_logic_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_master_custom_v1_0_M_0_0/sim/design_1_master_custom_v1_0_M_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_master_custom_v1_0_M_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_custom_slave_v1_0_S0_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_ps8_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1A7ZMW4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2223.379 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_AWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:240]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_BUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:251]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_ARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:264]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2381]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2399]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2425]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2443]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2469]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2487]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2513]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2531]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2557]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2575]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2601]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2619]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2645]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2663]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2689]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2707]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2733]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2738]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2751]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2765]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2766]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2777]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2795]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2821]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2839]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2865]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2883]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2909]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2927]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2953]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2971]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2997]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3015]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3915]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2416]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2434]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2460]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2478]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2504]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2548]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2566]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2592]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2610]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2654]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2680]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2698]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2724]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2742]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2768]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2773]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2786]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2800]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2801]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2812]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2830]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2856]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2874]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2900]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2918]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2944]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2962]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2988]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3006]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3032]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3050]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3950]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_wuser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3952]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_buser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3953]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_ruser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3955]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:330]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:331]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP0RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:334]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:370]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:371]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP1RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:395]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'MAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:403]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:415]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:443]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:446]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:450]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP0WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:452]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:454]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:457]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP0WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:459]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:488]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:491]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:495]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:496]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP1WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:497]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:499]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:502]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP1WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:504]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:533]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:536]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:540]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:541]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:542]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:544]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:547]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:549]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3RACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:556]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3WACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:557]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3RCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:558]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3WCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:559]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:585]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:586]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:623]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:626]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:630]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:631]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP4WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:632]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:634]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:637]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP4WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:639]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:668]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:671]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP5WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:677]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:679]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:682]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP5WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:684]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:713]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:716]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:720]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:721]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP6WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:722]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:724]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:727]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP6WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:729]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPARID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:750]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPAWID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:752]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:754]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPAWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:755]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:757]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPAWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:760]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:763]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPAWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:766]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:768]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPAWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:769]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'SAXIACPWDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:770]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'SAXIACPWSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:771]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'PLPSIRQ0' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:837]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:74]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6303]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6325]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6355]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6374]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'S_RRESP' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:64]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:73]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:76]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4835]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4838]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4860]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4890]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4909]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:41]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'S_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:42]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:64]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'WR_DATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:83]
WARNING: [VRFC 10-3091] actual bit length 4096 differs from formal bit length 1024 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:84]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_DDR' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:94]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_OCM' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:95]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_REG' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:166]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:167]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:260]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:261]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:263]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:355]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:357]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:448]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:449]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:542]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:543]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:637]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:639]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:733]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:735]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:737]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_awid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7822]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_awaddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7823]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_awlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7824]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7827]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7835]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 's_axi_wdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7836]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 's_axi_wstrb' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7837]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_arid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7847]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_araddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7848]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_arlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7849]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_arlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7852]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:804]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:806]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:807]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:808]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:842]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'M_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:843]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:865]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:875]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:877]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:878]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:879]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3798]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3805]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3818]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3825]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v:379]
WARNING: [VRFC 10-5021] port 'PSS_ALTO_CORE_PAD_CLK' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:267]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3714]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3728]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3776]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3790]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp6' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3838]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3888]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3902]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3004]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3018]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3052]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3066]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3115]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3129]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv_co...
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_pkg
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_pkg
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg_legacy
Compiling package c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv_comp
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg
Compiling package unisim.vcomponents
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package fifo_generator_v13_2_9.fifo_generator_v13_2_9_pkg
Compiling package xpm.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module xil_defaultlib.design_1_axi_vip_0_0
Compiling architecture structural of entity c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv [\c_reg_fd_v12_0_7_viv(c_width=5,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_16.c_addsub_v12_0_16_lut6_legacy [\c_addsub_v12_0_16_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_fabric_legacy [\c_addsub_v12_0_16_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_legacy [\c_addsub_v12_0_16_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_legacy [\c_counter_binary_v12_0_17_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv [\c_counter_binary_v12_0_17_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17 [\c_counter_binary_v12_0_17(c_xde...]
Compiling architecture design_1_c_counter_binary_0_0_arch of entity xil_defaultlib.design_1_c_counter_binary_0_0 [design_1_c_counter_binary_0_0_de...]
Compiling module xil_defaultlib.driver_cntrl
Compiling module xil_defaultlib.custom_slave_v1_0_S00_AXI(C_S_AX...
Compiling module xil_defaultlib.design_1_custom_slave_v1_0_S0_0_...
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(clock_domains="COMMON"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=128,c_...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=128,c_pkt...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=256,c_p...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_0
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="FIRST",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="MIDDLE"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="LAST",c...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=32,c_pktf...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=32,c_pk...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_1
Compiling module xil_defaultlib.master_custom_v1_0_M00_AXI(C_M_A...
Compiling module xil_defaultlib.design_1_master_custom_v1_0_M_0_...
Compiling module xil_defaultlib.s00_couplers_imp_1A7ZMW4
Compiling module xil_defaultlib.design_1_ps8_0_axi_periph_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture design_1_rst_ps8_0_99m_0_arch of entity xil_defaultlib.design_1_rst_ps8_0_99M_0 [design_1_rst_ps8_0_99m_0_default]
Compiling module xil_defaultlib.bd_36cd_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_36cd_g_inst_0
Compiling module xil_defaultlib.bd_36cd_ila_lib_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat_default
Compiling module xil_defaultlib.bd_36cd_slot_0_ar_0
Compiling module xil_defaultlib.bd_36cd_slot_0_aw_0
Compiling module xil_defaultlib.bd_36cd_slot_0_b_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat(dout_wi...
Compiling module xil_defaultlib.bd_36cd_slot_0_r_0
Compiling module xil_defaultlib.bd_36cd_slot_0_w_0
Compiling module xil_defaultlib.bd_36cd
Compiling module xil_defaultlib.design_1_system_ila_0_1
Compiling module xil_defaultlib.bd_f69c_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_f69c_g_inst_0
Compiling module xil_defaultlib.bd_f69c_ila_lib_0
Compiling module xil_defaultlib.bd_f69c_slot_0_ar_0
Compiling module xil_defaultlib.bd_f69c_slot_0_aw_0
Compiling module xil_defaultlib.bd_f69c_slot_0_b_0
Compiling module xil_defaultlib.bd_f69c_slot_0_r_0
Compiling module xil_defaultlib.bd_f69c_slot_0_w_0
Compiling module xil_defaultlib.bd_f69c
Compiling module xil_defaultlib.design_1_system_ila_1_1
Compiling module util_reduced_logic_v2_0_5.util_reduced_logic_v2_0_5_util_r...
Compiling module xil_defaultlib.design_1_util_reduced_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_1_0
Compiling module xil_defaultlib.design_1_util_vector_logic_2_0
Compiling module xil_defaultlib.design_1_util_vector_logic_0_1
Compiling module xil_defaultlib.design_1_util_vector_logic_4_0
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_spar...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddrc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocm_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocmc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_reg_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_regc...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddr_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_inte...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15(C_FC...
Compiling module xil_defaultlib.design_1_zynq_ultra_ps_e_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:01:21 . Memory (MB): peak = 2227.438 ; gain = 4.059
INFO: [USF-XSim-69] 'elaborate' step finished in '81' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -protoinst "protoinst_files/bd_36cd.protoinst" -protoinst "protoinst_files/bd_f69c.protoinst" -protoinst "protoinst_files/design_1.protoinst" -view {C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_36cd.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_f69c.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vip_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//custom_slave_v1_0_S0_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//master_custom_v1_0_M_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/M_AXI_HPM0_LPD
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/S_AXI_HP1_FPD
WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

Time resolution is 1 ps
open_wave_config C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACP : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACE.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACE : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP2 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP3 : Port is ENABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP2_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP4 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP3_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP5 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPM0_LPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP6 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM1_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP2 : Port is ENABLED.
Note: Actual FIFO Depth = 8200
Time: 0 ps  Iteration: 0
Note:  DEPTH = 1024 WIDTH = 36 C_RD_PRIM_WIDTH = 36 C_RD_PRIM_DEPTH = 1024 DEEP = 8 WIDE = 1
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 9 C_RD_PRIM_DEPTH = 4096 DEEP = 1 WIDE = 32
Time: 0 ps  Iteration: 0
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method completes
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
$finish called at time : 586113 ps : File "C:/larry_delivery/Latest/Latest.srcs/sim_1/new/testbench.sv" Line 94
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:01:36 . Memory (MB): peak = 2317.922 ; gain = 94.543
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [C:/larry_delivery/Driver/driver_cntrl.v:105]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [C:/larry_delivery/Driver/driver_cntrl.v:105]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_custom_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Driver/driver_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_cntrl
ERROR: [VRFC 10-4982] syntax error near 'endmodule' [C:/larry_delivery/Driver/driver_cntrl.v:105]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'endmodule' used in incorrect context [C:/larry_delivery/Driver/driver_cntrl.v:105]
ERROR: [VRFC 10-8530] module 'driver_cntrl' is ignored due to previous errors [C:/larry_delivery/Driver/driver_cntrl.v:1]
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2317.922 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_custom_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Driver/driver_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_cntrl
INFO: [VRFC 10-311] analyzing module driver_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module custom_slave_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:607]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_zynq_ultra_ps_e_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_0/sim/design_1_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_1_0/sim/design_1_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_reduced_logic_0_0/sim/design_1_util_reduced_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_reduced_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_2_0/sim/design_1_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_1/sim/design_1_fifo_generator_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_1/sim/design_1_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/sim/bd_36cd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/sim/bd_36cd_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/bd_36cd_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_2/sim/bd_36cd_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_3/sim/bd_36cd_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_4/sim/bd_36cd_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_5/sim/bd_36cd_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_6/sim/bd_36cd_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/sim/design_1_system_ila_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/sim/bd_f69c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_0/sim/bd_f69c_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/bd_f69c_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_2/sim/bd_f69c_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_3/sim/bd_f69c_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_4/sim/bd_f69c_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_5/sim/bd_f69c_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_6/sim/bd_f69c_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/sim/design_1_system_ila_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_4_0/sim/design_1_util_vector_logic_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_master_custom_v1_0_M_0_0/sim/design_1_master_custom_v1_0_M_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_master_custom_v1_0_M_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_custom_slave_v1_0_S0_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_ps8_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1A7ZMW4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2317.922 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_AWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:240]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_BUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:251]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_ARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:264]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2381]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2399]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2425]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2443]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2469]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2487]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2513]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2531]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2557]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2575]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2601]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2619]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2645]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2663]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2689]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2707]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2733]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2738]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2751]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2765]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2766]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2777]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2795]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2821]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2839]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2865]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2883]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2909]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2927]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2953]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2971]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2997]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3015]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3915]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2416]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2434]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2460]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2478]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2504]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2548]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2566]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2592]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2610]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2654]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2680]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2698]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2724]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2742]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2768]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2773]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2786]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2800]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2801]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2812]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2830]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2856]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2874]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2900]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2918]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2944]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2962]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2988]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3006]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3032]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3050]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3950]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_wuser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3952]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_buser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3953]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_ruser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3955]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:330]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:331]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP0RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:334]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:370]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:371]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP1RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:395]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'MAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:403]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:415]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:443]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:446]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:450]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP0WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:452]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:454]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:457]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP0WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:459]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:488]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:491]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:495]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:496]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP1WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:497]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:499]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:502]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP1WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:504]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:533]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:536]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:540]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:541]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:542]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:544]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:547]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:549]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3RACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:556]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3WACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:557]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3RCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:558]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3WCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:559]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:585]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:586]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:623]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:626]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:630]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:631]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP4WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:632]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:634]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:637]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP4WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:639]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:668]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:671]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP5WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:677]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:679]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:682]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP5WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:684]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:713]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:716]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:720]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:721]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP6WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:722]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:724]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:727]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP6WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:729]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPARID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:750]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPAWID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:752]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:754]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPAWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:755]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:757]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPAWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:760]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:763]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPAWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:766]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:768]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPAWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:769]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'SAXIACPWDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:770]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'SAXIACPWSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:771]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'PLPSIRQ0' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:837]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:74]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6303]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6325]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6355]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6374]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'S_RRESP' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:64]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:73]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:76]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4835]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4838]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4860]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4890]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4909]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:41]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'S_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:42]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:64]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'WR_DATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:83]
WARNING: [VRFC 10-3091] actual bit length 4096 differs from formal bit length 1024 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:84]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_DDR' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:94]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_OCM' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:95]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_REG' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:166]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:167]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:260]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:261]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:263]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:355]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:357]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:448]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:449]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:542]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:543]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:637]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:639]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:733]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:735]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:737]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_awid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7822]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_awaddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7823]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_awlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7824]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7827]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7835]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 's_axi_wdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7836]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 's_axi_wstrb' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7837]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_arid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7847]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_araddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7848]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_arlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7849]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_arlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7852]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:804]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:806]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:807]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:808]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:842]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'M_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:843]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:865]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:875]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:877]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:878]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:879]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3798]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3805]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3818]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3825]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v:379]
WARNING: [VRFC 10-5021] port 'PSS_ALTO_CORE_PAD_CLK' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:267]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3714]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3728]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3776]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3790]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp6' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3838]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3888]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3902]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3004]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3018]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3052]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3066]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3115]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3129]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv_co...
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_pkg
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_pkg
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg_legacy
Compiling package c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv_comp
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg
Compiling package unisim.vcomponents
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package fifo_generator_v13_2_9.fifo_generator_v13_2_9_pkg
Compiling package xpm.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module xil_defaultlib.design_1_axi_vip_0_0
Compiling architecture structural of entity c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv [\c_reg_fd_v12_0_7_viv(c_width=5,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_16.c_addsub_v12_0_16_lut6_legacy [\c_addsub_v12_0_16_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_fabric_legacy [\c_addsub_v12_0_16_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_legacy [\c_addsub_v12_0_16_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_legacy [\c_counter_binary_v12_0_17_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv [\c_counter_binary_v12_0_17_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17 [\c_counter_binary_v12_0_17(c_xde...]
Compiling architecture design_1_c_counter_binary_0_0_arch of entity xil_defaultlib.design_1_c_counter_binary_0_0 [design_1_c_counter_binary_0_0_de...]
Compiling module xil_defaultlib.driver_monitor
Compiling module xil_defaultlib.driver_cntrl
Compiling module xil_defaultlib.custom_slave_v1_0_S00_AXI(C_S_AX...
Compiling module xil_defaultlib.design_1_custom_slave_v1_0_S0_0_...
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(clock_domains="COMMON"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=128,c_...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=128,c_pkt...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=256,c_p...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_0
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="FIRST",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="MIDDLE"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="LAST",c...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=32,c_pktf...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=32,c_pk...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_1
Compiling module xil_defaultlib.master_custom_v1_0_M00_AXI(C_M_A...
Compiling module xil_defaultlib.design_1_master_custom_v1_0_M_0_...
Compiling module xil_defaultlib.s00_couplers_imp_1A7ZMW4
Compiling module xil_defaultlib.design_1_ps8_0_axi_periph_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture design_1_rst_ps8_0_99m_0_arch of entity xil_defaultlib.design_1_rst_ps8_0_99M_0 [design_1_rst_ps8_0_99m_0_default]
Compiling module xil_defaultlib.bd_36cd_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_36cd_g_inst_0
Compiling module xil_defaultlib.bd_36cd_ila_lib_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat_default
Compiling module xil_defaultlib.bd_36cd_slot_0_ar_0
Compiling module xil_defaultlib.bd_36cd_slot_0_aw_0
Compiling module xil_defaultlib.bd_36cd_slot_0_b_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat(dout_wi...
Compiling module xil_defaultlib.bd_36cd_slot_0_r_0
Compiling module xil_defaultlib.bd_36cd_slot_0_w_0
Compiling module xil_defaultlib.bd_36cd
Compiling module xil_defaultlib.design_1_system_ila_0_1
Compiling module xil_defaultlib.bd_f69c_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_f69c_g_inst_0
Compiling module xil_defaultlib.bd_f69c_ila_lib_0
Compiling module xil_defaultlib.bd_f69c_slot_0_ar_0
Compiling module xil_defaultlib.bd_f69c_slot_0_aw_0
Compiling module xil_defaultlib.bd_f69c_slot_0_b_0
Compiling module xil_defaultlib.bd_f69c_slot_0_r_0
Compiling module xil_defaultlib.bd_f69c_slot_0_w_0
Compiling module xil_defaultlib.bd_f69c
Compiling module xil_defaultlib.design_1_system_ila_1_1
Compiling module util_reduced_logic_v2_0_5.util_reduced_logic_v2_0_5_util_r...
Compiling module xil_defaultlib.design_1_util_reduced_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_1_0
Compiling module xil_defaultlib.design_1_util_vector_logic_2_0
Compiling module xil_defaultlib.design_1_util_vector_logic_0_1
Compiling module xil_defaultlib.design_1_util_vector_logic_4_0
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_spar...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddrc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocm_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocmc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_reg_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_regc...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddr_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_inte...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15(C_FC...
Compiling module xil_defaultlib.design_1_zynq_ultra_ps_e_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:01:33 . Memory (MB): peak = 2317.922 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '94' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -protoinst "protoinst_files/bd_36cd.protoinst" -protoinst "protoinst_files/bd_f69c.protoinst" -protoinst "protoinst_files/design_1.protoinst" -view {C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_36cd.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_f69c.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vip_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//custom_slave_v1_0_S0_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//master_custom_v1_0_M_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/M_AXI_HPM0_LPD
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/S_AXI_HP1_FPD
WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

Time resolution is 1 ps
open_wave_config C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACP : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACE.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACE : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP2 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP3 : Port is ENABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP2_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP4 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP3_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP5 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPM0_LPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP6 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM1_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP2 : Port is ENABLED.
Note: Actual FIFO Depth = 8200
Time: 0 ps  Iteration: 0
Note:  DEPTH = 1024 WIDTH = 36 C_RD_PRIM_WIDTH = 36 C_RD_PRIM_DEPTH = 1024 DEEP = 8 WIDE = 1
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 9 C_RD_PRIM_DEPTH = 4096 DEEP = 1 WIDE = 32
Time: 0 ps  Iteration: 0
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method completes
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
$finish called at time : 586113 ps : File "C:/larry_delivery/Latest/Latest.srcs/sim_1/new/testbench.sv" Line 94
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:01:48 . Memory (MB): peak = 2324.621 ; gain = 6.699
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_custom_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Driver/driver_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_cntrl
INFO: [VRFC 10-311] analyzing module driver_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module custom_slave_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:607]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_zynq_ultra_ps_e_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_0/sim/design_1_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_1_0/sim/design_1_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_reduced_logic_0_0/sim/design_1_util_reduced_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_reduced_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_2_0/sim/design_1_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_1/sim/design_1_fifo_generator_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_1/sim/design_1_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/sim/bd_36cd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/sim/bd_36cd_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/bd_36cd_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_2/sim/bd_36cd_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_3/sim/bd_36cd_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_4/sim/bd_36cd_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_5/sim/bd_36cd_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_6/sim/bd_36cd_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/sim/design_1_system_ila_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/sim/bd_f69c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_0/sim/bd_f69c_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/bd_f69c_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_2/sim/bd_f69c_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_3/sim/bd_f69c_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_4/sim/bd_f69c_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_5/sim/bd_f69c_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_6/sim/bd_f69c_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/sim/design_1_system_ila_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_4_0/sim/design_1_util_vector_logic_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_master_custom_v1_0_M_0_0/sim/design_1_master_custom_v1_0_M_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_master_custom_v1_0_M_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_custom_slave_v1_0_S0_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_ps8_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1A7ZMW4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2324.621 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_AWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:240]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_BUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:251]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_ARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:264]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2381]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2399]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2425]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2443]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2469]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2487]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2513]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2531]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2557]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2575]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2601]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2619]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2645]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2663]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2689]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2707]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2733]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2738]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2751]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2765]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2766]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2777]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2795]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2821]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2839]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2865]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2883]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2909]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2927]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2953]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2971]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2997]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3015]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3915]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2416]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2434]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2460]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2478]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2504]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2548]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2566]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2592]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2610]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2654]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2680]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2698]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2724]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2742]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2768]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2773]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2786]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2800]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2801]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2812]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2830]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2856]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2874]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2900]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2918]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2944]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2962]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2988]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3006]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3032]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3050]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3950]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_wuser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3952]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_buser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3953]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_ruser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3955]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:330]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:331]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP0RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:334]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:370]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:371]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP1RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:395]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'MAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:403]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:415]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:443]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:446]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:450]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP0WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:452]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:454]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:457]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP0WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:459]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:488]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:491]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:495]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:496]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP1WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:497]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:499]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:502]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP1WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:504]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:533]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:536]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:540]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:541]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:542]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:544]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:547]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:549]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3RACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:556]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3WACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:557]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3RCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:558]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3WCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:559]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:585]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:586]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:623]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:626]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:630]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:631]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP4WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:632]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:634]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:637]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP4WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:639]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:668]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:671]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP5WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:677]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:679]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:682]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP5WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:684]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:713]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:716]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:720]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:721]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP6WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:722]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:724]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:727]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP6WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:729]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPARID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:750]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPAWID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:752]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:754]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPAWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:755]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:757]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPAWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:760]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:763]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPAWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:766]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:768]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPAWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:769]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'SAXIACPWDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:770]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'SAXIACPWSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:771]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'PLPSIRQ0' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:837]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:74]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6303]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6325]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6355]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6374]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'S_RRESP' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:64]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:73]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:76]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4835]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4838]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4860]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4890]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4909]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:41]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'S_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:42]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:64]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'WR_DATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:83]
WARNING: [VRFC 10-3091] actual bit length 4096 differs from formal bit length 1024 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:84]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_DDR' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:94]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_OCM' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:95]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_REG' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:166]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:167]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:260]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:261]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:263]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:355]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:357]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:448]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:449]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:542]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:543]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:637]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:639]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:733]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:735]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:737]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_awid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7822]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_awaddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7823]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_awlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7824]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7827]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7835]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 's_axi_wdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7836]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 's_axi_wstrb' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7837]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_arid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7847]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_araddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7848]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_arlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7849]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_arlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7852]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:804]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:806]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:807]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:808]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:842]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'M_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:843]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:865]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:875]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:877]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:878]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:879]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3798]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3805]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3818]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3825]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v:379]
WARNING: [VRFC 10-5021] port 'PSS_ALTO_CORE_PAD_CLK' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:267]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3714]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3728]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3776]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3790]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp6' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3838]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3888]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3902]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3004]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3018]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3052]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3066]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3115]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3129]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv_co...
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_pkg
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_pkg
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg_legacy
Compiling package c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv_comp
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg
Compiling package unisim.vcomponents
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package fifo_generator_v13_2_9.fifo_generator_v13_2_9_pkg
Compiling package xpm.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module xil_defaultlib.design_1_axi_vip_0_0
Compiling architecture structural of entity c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv [\c_reg_fd_v12_0_7_viv(c_width=5,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_16.c_addsub_v12_0_16_lut6_legacy [\c_addsub_v12_0_16_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_fabric_legacy [\c_addsub_v12_0_16_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_legacy [\c_addsub_v12_0_16_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_legacy [\c_counter_binary_v12_0_17_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv [\c_counter_binary_v12_0_17_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17 [\c_counter_binary_v12_0_17(c_xde...]
Compiling architecture design_1_c_counter_binary_0_0_arch of entity xil_defaultlib.design_1_c_counter_binary_0_0 [design_1_c_counter_binary_0_0_de...]
Compiling module xil_defaultlib.driver_monitor
Compiling module xil_defaultlib.driver_cntrl
Compiling module xil_defaultlib.custom_slave_v1_0_S00_AXI(C_S_AX...
Compiling module xil_defaultlib.design_1_custom_slave_v1_0_S0_0_...
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(clock_domains="COMMON"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=128,c_...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=128,c_pkt...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=256,c_p...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_0
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="FIRST",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="MIDDLE"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="LAST",c...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=32,c_pktf...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=32,c_pk...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_1
Compiling module xil_defaultlib.master_custom_v1_0_M00_AXI(C_M_A...
Compiling module xil_defaultlib.design_1_master_custom_v1_0_M_0_...
Compiling module xil_defaultlib.s00_couplers_imp_1A7ZMW4
Compiling module xil_defaultlib.design_1_ps8_0_axi_periph_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture design_1_rst_ps8_0_99m_0_arch of entity xil_defaultlib.design_1_rst_ps8_0_99M_0 [design_1_rst_ps8_0_99m_0_default]
Compiling module xil_defaultlib.bd_36cd_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_36cd_g_inst_0
Compiling module xil_defaultlib.bd_36cd_ila_lib_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat_default
Compiling module xil_defaultlib.bd_36cd_slot_0_ar_0
Compiling module xil_defaultlib.bd_36cd_slot_0_aw_0
Compiling module xil_defaultlib.bd_36cd_slot_0_b_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat(dout_wi...
Compiling module xil_defaultlib.bd_36cd_slot_0_r_0
Compiling module xil_defaultlib.bd_36cd_slot_0_w_0
Compiling module xil_defaultlib.bd_36cd
Compiling module xil_defaultlib.design_1_system_ila_0_1
Compiling module xil_defaultlib.bd_f69c_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_f69c_g_inst_0
Compiling module xil_defaultlib.bd_f69c_ila_lib_0
Compiling module xil_defaultlib.bd_f69c_slot_0_ar_0
Compiling module xil_defaultlib.bd_f69c_slot_0_aw_0
Compiling module xil_defaultlib.bd_f69c_slot_0_b_0
Compiling module xil_defaultlib.bd_f69c_slot_0_r_0
Compiling module xil_defaultlib.bd_f69c_slot_0_w_0
Compiling module xil_defaultlib.bd_f69c
Compiling module xil_defaultlib.design_1_system_ila_1_1
Compiling module util_reduced_logic_v2_0_5.util_reduced_logic_v2_0_5_util_r...
Compiling module xil_defaultlib.design_1_util_reduced_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_1_0
Compiling module xil_defaultlib.design_1_util_vector_logic_2_0
Compiling module xil_defaultlib.design_1_util_vector_logic_0_1
Compiling module xil_defaultlib.design_1_util_vector_logic_4_0
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_spar...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddrc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocm_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocmc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_reg_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_regc...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddr_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_inte...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15(C_FC...
Compiling module xil_defaultlib.design_1_zynq_ultra_ps_e_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:01:27 . Memory (MB): peak = 2324.621 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '88' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -protoinst "protoinst_files/bd_36cd.protoinst" -protoinst "protoinst_files/bd_f69c.protoinst" -protoinst "protoinst_files/design_1.protoinst" -view {C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_36cd.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_f69c.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vip_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//custom_slave_v1_0_S0_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//master_custom_v1_0_M_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/M_AXI_HPM0_LPD
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/S_AXI_HP1_FPD
WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

Time resolution is 1 ps
open_wave_config C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACP : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACE.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACE : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP2 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP3 : Port is ENABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP2_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP4 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP3_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP5 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPM0_LPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP6 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM1_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP2 : Port is ENABLED.
Note: Actual FIFO Depth = 8200
Time: 0 ps  Iteration: 0
Note:  DEPTH = 1024 WIDTH = 36 C_RD_PRIM_WIDTH = 36 C_RD_PRIM_DEPTH = 1024 DEEP = 8 WIDE = 1
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 9 C_RD_PRIM_DEPTH = 4096 DEEP = 1 WIDE = 32
Time: 0 ps  Iteration: 0
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method completes
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
$finish called at time : 586113 ps : File "C:/larry_delivery/Latest/Latest.srcs/sim_1/new/testbench.sv" Line 94
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:01:41 . Memory (MB): peak = 2324.621 ; gain = 0.000
save_wave_config {C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_custom_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Driver/driver_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_cntrl
INFO: [VRFC 10-311] analyzing module driver_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module custom_slave_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:607]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_zynq_ultra_ps_e_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_0/sim/design_1_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_1_0/sim/design_1_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_reduced_logic_0_0/sim/design_1_util_reduced_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_reduced_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_2_0/sim/design_1_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_1/sim/design_1_fifo_generator_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_1/sim/design_1_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/sim/bd_36cd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/sim/bd_36cd_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/bd_36cd_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_2/sim/bd_36cd_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_3/sim/bd_36cd_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_4/sim/bd_36cd_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_5/sim/bd_36cd_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_6/sim/bd_36cd_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/sim/design_1_system_ila_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/sim/bd_f69c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_0/sim/bd_f69c_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/bd_f69c_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_2/sim/bd_f69c_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_3/sim/bd_f69c_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_4/sim/bd_f69c_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_5/sim/bd_f69c_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_6/sim/bd_f69c_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/sim/design_1_system_ila_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_4_0/sim/design_1_util_vector_logic_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_master_custom_v1_0_M_0_0/sim/design_1_master_custom_v1_0_M_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_master_custom_v1_0_M_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_custom_slave_v1_0_S0_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_ps8_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1A7ZMW4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2340.883 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_AWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:240]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_BUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:251]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_ARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:264]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2381]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2399]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2425]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2443]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2469]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2487]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2513]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2531]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2557]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2575]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2601]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2619]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2645]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2663]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2689]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2707]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2733]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2738]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2751]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2765]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2766]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2777]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2795]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2821]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2839]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2865]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2883]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2909]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2927]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2953]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2971]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2997]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3015]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3915]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2416]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2434]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2460]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2478]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2504]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2548]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2566]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2592]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2610]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2654]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2680]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2698]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2724]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2742]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2768]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2773]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2786]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2800]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2801]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2812]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2830]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2856]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2874]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2900]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2918]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2944]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2962]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2988]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3006]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3032]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3050]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3950]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_wuser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3952]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_buser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3953]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_ruser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3955]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:330]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:331]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP0RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:334]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:370]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:371]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP1RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:395]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'MAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:403]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:415]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:443]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:446]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:450]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP0WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:452]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:454]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:457]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP0WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:459]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:488]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:491]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:495]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:496]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP1WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:497]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:499]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:502]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP1WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:504]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:533]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:536]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:540]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:541]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:542]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:544]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:547]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:549]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3RACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:556]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3WACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:557]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3RCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:558]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3WCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:559]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:585]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:586]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:623]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:626]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:630]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:631]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP4WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:632]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:634]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:637]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP4WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:639]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:668]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:671]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP5WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:677]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:679]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:682]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP5WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:684]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:713]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:716]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:720]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:721]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP6WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:722]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:724]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:727]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP6WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:729]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPARID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:750]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPAWID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:752]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:754]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPAWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:755]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:757]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPAWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:760]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:763]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPAWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:766]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:768]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPAWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:769]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'SAXIACPWDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:770]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'SAXIACPWSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:771]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'PLPSIRQ0' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:837]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:74]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6303]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6325]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6355]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6374]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'S_RRESP' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:64]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:73]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:76]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4835]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4838]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4860]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4890]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4909]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:41]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'S_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:42]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:64]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'WR_DATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:83]
WARNING: [VRFC 10-3091] actual bit length 4096 differs from formal bit length 1024 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:84]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_DDR' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:94]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_OCM' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:95]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_REG' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:166]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:167]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:260]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:261]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:263]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:355]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:357]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:448]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:449]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:542]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:543]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:637]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:639]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:733]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:735]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:737]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_awid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7822]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_awaddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7823]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_awlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7824]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7827]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7835]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 's_axi_wdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7836]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 's_axi_wstrb' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7837]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_arid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7847]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_araddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7848]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_arlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7849]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_arlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7852]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:804]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:806]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:807]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:808]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:842]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'M_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:843]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:865]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:875]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:877]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:878]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:879]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3798]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3805]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3818]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3825]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v:379]
WARNING: [VRFC 10-5021] port 'PSS_ALTO_CORE_PAD_CLK' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:267]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3714]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3728]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3776]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3790]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp6' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3838]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3888]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3902]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3004]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3018]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3052]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3066]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3115]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3129]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv_co...
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_pkg
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_pkg
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg_legacy
Compiling package c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv_comp
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg
Compiling package unisim.vcomponents
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package fifo_generator_v13_2_9.fifo_generator_v13_2_9_pkg
Compiling package xpm.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module xil_defaultlib.design_1_axi_vip_0_0
Compiling architecture structural of entity c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv [\c_reg_fd_v12_0_7_viv(c_width=5,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_16.c_addsub_v12_0_16_lut6_legacy [\c_addsub_v12_0_16_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_fabric_legacy [\c_addsub_v12_0_16_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_legacy [\c_addsub_v12_0_16_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_legacy [\c_counter_binary_v12_0_17_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv [\c_counter_binary_v12_0_17_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17 [\c_counter_binary_v12_0_17(c_xde...]
Compiling architecture design_1_c_counter_binary_0_0_arch of entity xil_defaultlib.design_1_c_counter_binary_0_0 [design_1_c_counter_binary_0_0_de...]
Compiling module xil_defaultlib.driver_monitor
Compiling module xil_defaultlib.driver_cntrl
Compiling module xil_defaultlib.custom_slave_v1_0_S00_AXI(C_S_AX...
Compiling module xil_defaultlib.design_1_custom_slave_v1_0_S0_0_...
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(clock_domains="COMMON"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=128,c_...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=128,c_pkt...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=256,c_p...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_0
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="FIRST",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="MIDDLE"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="LAST",c...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=32,c_pktf...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=32,c_pk...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_1
Compiling module xil_defaultlib.master_custom_v1_0_M00_AXI(C_M_A...
Compiling module xil_defaultlib.design_1_master_custom_v1_0_M_0_...
Compiling module xil_defaultlib.s00_couplers_imp_1A7ZMW4
Compiling module xil_defaultlib.design_1_ps8_0_axi_periph_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture design_1_rst_ps8_0_99m_0_arch of entity xil_defaultlib.design_1_rst_ps8_0_99M_0 [design_1_rst_ps8_0_99m_0_default]
Compiling module xil_defaultlib.bd_36cd_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_36cd_g_inst_0
Compiling module xil_defaultlib.bd_36cd_ila_lib_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat_default
Compiling module xil_defaultlib.bd_36cd_slot_0_ar_0
Compiling module xil_defaultlib.bd_36cd_slot_0_aw_0
Compiling module xil_defaultlib.bd_36cd_slot_0_b_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat(dout_wi...
Compiling module xil_defaultlib.bd_36cd_slot_0_r_0
Compiling module xil_defaultlib.bd_36cd_slot_0_w_0
Compiling module xil_defaultlib.bd_36cd
Compiling module xil_defaultlib.design_1_system_ila_0_1
Compiling module xil_defaultlib.bd_f69c_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_f69c_g_inst_0
Compiling module xil_defaultlib.bd_f69c_ila_lib_0
Compiling module xil_defaultlib.bd_f69c_slot_0_ar_0
Compiling module xil_defaultlib.bd_f69c_slot_0_aw_0
Compiling module xil_defaultlib.bd_f69c_slot_0_b_0
Compiling module xil_defaultlib.bd_f69c_slot_0_r_0
Compiling module xil_defaultlib.bd_f69c_slot_0_w_0
Compiling module xil_defaultlib.bd_f69c
Compiling module xil_defaultlib.design_1_system_ila_1_1
Compiling module util_reduced_logic_v2_0_5.util_reduced_logic_v2_0_5_util_r...
Compiling module xil_defaultlib.design_1_util_reduced_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_1_0
Compiling module xil_defaultlib.design_1_util_vector_logic_2_0
Compiling module xil_defaultlib.design_1_util_vector_logic_0_1
Compiling module xil_defaultlib.design_1_util_vector_logic_4_0
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_spar...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddrc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocm_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocmc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_reg_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_regc...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddr_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_inte...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15(C_FC...
Compiling module xil_defaultlib.design_1_zynq_ultra_ps_e_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:28 . Memory (MB): peak = 2340.883 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '87' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -protoinst "protoinst_files/bd_36cd.protoinst" -protoinst "protoinst_files/bd_f69c.protoinst" -protoinst "protoinst_files/design_1.protoinst" -view {C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_36cd.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_f69c.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vip_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//custom_slave_v1_0_S0_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//master_custom_v1_0_M_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/M_AXI_HPM0_LPD
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/S_AXI_HP1_FPD
WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

Time resolution is 1 ps
open_wave_config C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACP : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACE.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACE : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP2 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP3 : Port is ENABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP2_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP4 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP3_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP5 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPM0_LPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP6 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM1_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP2 : Port is ENABLED.
Note: Actual FIFO Depth = 8200
Time: 0 ps  Iteration: 0
Note:  DEPTH = 1024 WIDTH = 36 C_RD_PRIM_WIDTH = 36 C_RD_PRIM_DEPTH = 1024 DEEP = 8 WIDE = 1
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 9 C_RD_PRIM_DEPTH = 4096 DEEP = 1 WIDE = 32
Time: 0 ps  Iteration: 0
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method completes
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
$finish called at time : 586113 ps : File "C:/larry_delivery/Latest/Latest.srcs/sim_1/new/testbench.sv" Line 94
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:01:41 . Memory (MB): peak = 2349.695 ; gain = 8.812
save_wave_config {C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg}
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [C:/larry_delivery/Driver/driver_cntrl.v:126]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [C:/larry_delivery/Driver/driver_cntrl.v:126]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [C:/larry_delivery/Driver/driver_cntrl.v:126]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [C:/larry_delivery/Driver/driver_cntrl.v:126]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '+' [C:/larry_delivery/Driver/driver_cntrl.v:123]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [C:/larry_delivery/Driver/driver_cntrl.v:124]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '+' [C:/larry_delivery/Driver/driver_cntrl.v:123]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [C:/larry_delivery/Driver/driver_cntrl.v:124]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_custom_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Driver/driver_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_cntrl
INFO: [VRFC 10-311] analyzing module driver_monitor
ERROR: [VRFC 10-4982] syntax error near '+' [C:/larry_delivery/Driver/driver_cntrl.v:123]
ERROR: [VRFC 10-4982] syntax error near '<=' [C:/larry_delivery/Driver/driver_cntrl.v:124]
ERROR: [VRFC 10-2939] 'addr_mon_cnts' is an unknown type [C:/larry_delivery/Driver/driver_cntrl.v:124]
ERROR: [VRFC 10-9559] dynamic range is not allowed in packed dimension [C:/larry_delivery/Driver/driver_cntrl.v:124]
ERROR: [VRFC 10-2989] 'i' is not declared [C:/larry_delivery/Driver/driver_cntrl.v:124]
ERROR: [VRFC 10-8530] module 'driver_monitor' is ignored due to previous errors [C:/larry_delivery/Driver/driver_cntrl.v:104]
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3424.512 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
CRITICAL WARNING: [HDL 9-1206] Syntax error near '+' [C:/larry_delivery/Driver/driver_cntrl.v:124]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [C:/larry_delivery/Driver/driver_cntrl.v:125]
CRITICAL WARNING: [HDL 9-3116] 'addr_mon_cnts' is not a type [C:/larry_delivery/Driver/driver_cntrl.v:125]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '+' [C:/larry_delivery/Driver/driver_cntrl.v:124]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [C:/larry_delivery/Driver/driver_cntrl.v:125]
CRITICAL WARNING: [HDL 9-3116] 'addr_mon_cnts' is not a type [C:/larry_delivery/Driver/driver_cntrl.v:125]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_custom_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Driver/driver_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_cntrl
INFO: [VRFC 10-311] analyzing module driver_monitor
ERROR: [VRFC 10-4982] syntax error near '+' [C:/larry_delivery/Driver/driver_cntrl.v:124]
ERROR: [VRFC 10-4982] syntax error near '<=' [C:/larry_delivery/Driver/driver_cntrl.v:125]
ERROR: [VRFC 10-2939] 'int' is an unknown type [C:/larry_delivery/Driver/driver_cntrl.v:112]
ERROR: [VRFC 10-2969] 'addr_mon_cnts' is not a type [C:/larry_delivery/Driver/driver_cntrl.v:125]
ERROR: [VRFC 10-9559] dynamic range is not allowed in packed dimension [C:/larry_delivery/Driver/driver_cntrl.v:125]
ERROR: [VRFC 10-2951] 'i' is not a constant [C:/larry_delivery/Driver/driver_cntrl.v:125]
ERROR: [VRFC 10-3185] cannot have packed dimensions of unpacked type 'addr_mon_cnts' [C:/larry_delivery/Driver/driver_cntrl.v:125]
ERROR: [VRFC 10-8530] module 'driver_monitor' is ignored due to previous errors [C:/larry_delivery/Driver/driver_cntrl.v:104]
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3424.512 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property file_type SystemVerilog [get_files  C:/larry_delivery/Driver/driver_cntrl.v]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_custom_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/larry_delivery/Driver/driver_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_cntrl
INFO: [VRFC 10-311] analyzing module driver_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module custom_slave_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:607]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_zynq_ultra_ps_e_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_0/sim/design_1_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_1_0/sim/design_1_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_reduced_logic_0_0/sim/design_1_util_reduced_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_reduced_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_2_0/sim/design_1_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_1/sim/design_1_fifo_generator_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_1/sim/design_1_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/sim/bd_36cd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/sim/bd_36cd_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/bd_36cd_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_2/sim/bd_36cd_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_3/sim/bd_36cd_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_4/sim/bd_36cd_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_5/sim/bd_36cd_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_6/sim/bd_36cd_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/sim/design_1_system_ila_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/sim/bd_f69c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_0/sim/bd_f69c_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/bd_f69c_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_2/sim/bd_f69c_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_3/sim/bd_f69c_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_4/sim/bd_f69c_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_5/sim/bd_f69c_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_6/sim/bd_f69c_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/sim/design_1_system_ila_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_4_0/sim/design_1_util_vector_logic_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_master_custom_v1_0_M_0_0/sim/design_1_master_custom_v1_0_M_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_master_custom_v1_0_M_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_custom_slave_v1_0_S0_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_ps8_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1A7ZMW4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3424.512 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_AWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:240]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_BUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:251]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_ARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:264]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2381]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2399]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2425]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2443]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2469]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2487]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2513]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2531]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2557]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2575]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2601]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2619]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2645]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2663]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2689]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2707]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2733]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2738]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2751]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2765]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2766]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2777]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2795]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2821]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2839]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2865]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2883]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2909]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2927]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2953]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2971]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2997]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3015]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3915]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2416]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2434]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2460]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2478]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2504]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2548]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2566]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2592]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2610]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2654]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2680]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2698]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2724]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2742]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2768]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2773]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2786]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2800]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2801]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2812]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2830]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2856]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2874]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2900]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2918]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2944]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2962]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2988]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3006]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3032]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3050]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3950]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_wuser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3952]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_buser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3953]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_ruser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3955]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:330]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:331]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP0RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:334]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:370]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:371]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP1RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:395]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'MAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:403]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:415]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:443]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:446]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:450]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP0WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:452]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:454]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:457]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP0WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:459]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:488]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:491]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:495]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:496]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP1WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:497]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:499]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:502]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP1WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:504]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:533]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:536]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:540]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:541]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:542]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:544]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:547]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:549]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3RACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:556]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3WACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:557]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3RCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:558]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3WCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:559]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:585]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:586]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:623]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:626]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:630]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:631]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP4WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:632]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:634]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:637]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP4WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:639]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:668]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:671]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP5WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:677]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:679]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:682]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP5WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:684]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:713]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:716]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:720]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:721]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP6WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:722]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:724]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:727]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP6WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:729]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPARID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:750]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPAWID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:752]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:754]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPAWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:755]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:757]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPAWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:760]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:763]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPAWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:766]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:768]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPAWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:769]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'SAXIACPWDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:770]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'SAXIACPWSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:771]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'PLPSIRQ0' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:837]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:74]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6303]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6325]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6355]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6374]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'S_RRESP' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:64]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:73]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:76]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4835]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4838]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4860]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4890]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4909]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:41]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'S_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:42]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:64]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'WR_DATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:83]
WARNING: [VRFC 10-3091] actual bit length 4096 differs from formal bit length 1024 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:84]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_DDR' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:94]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_OCM' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:95]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_REG' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:166]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:167]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:260]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:261]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:263]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:355]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:357]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:448]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:449]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:542]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:543]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:637]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:639]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:733]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:735]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:737]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_awid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7822]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_awaddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7823]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_awlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7824]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7827]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7835]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 's_axi_wdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7836]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 's_axi_wstrb' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7837]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_arid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7847]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_araddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7848]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_arlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7849]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_arlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7852]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:804]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:806]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:807]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:808]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:842]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'M_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:843]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:865]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:875]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:877]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:878]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:879]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3798]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3805]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3818]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3825]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v:379]
WARNING: [VRFC 10-5021] port 'PSS_ALTO_CORE_PAD_CLK' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:267]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3714]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3728]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3776]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3790]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp6' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3838]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3888]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3902]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3004]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3018]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3052]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3066]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3115]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3129]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 1. Module driver_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 104. Module driver_monitor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 1. Module driver_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 104. Module driver_monitor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv_co...
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_pkg
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_pkg
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg_legacy
Compiling package c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv_comp
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg
Compiling package unisim.vcomponents
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package fifo_generator_v13_2_9.fifo_generator_v13_2_9_pkg
Compiling package xpm.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module xil_defaultlib.design_1_axi_vip_0_0
Compiling architecture structural of entity c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv [\c_reg_fd_v12_0_7_viv(c_width=5,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_16.c_addsub_v12_0_16_lut6_legacy [\c_addsub_v12_0_16_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_fabric_legacy [\c_addsub_v12_0_16_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_legacy [\c_addsub_v12_0_16_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_legacy [\c_counter_binary_v12_0_17_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv [\c_counter_binary_v12_0_17_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17 [\c_counter_binary_v12_0_17(c_xde...]
Compiling architecture design_1_c_counter_binary_0_0_arch of entity xil_defaultlib.design_1_c_counter_binary_0_0 [design_1_c_counter_binary_0_0_de...]
Compiling module xil_defaultlib.driver_monitor
Compiling module xil_defaultlib.driver_cntrl
Compiling module xil_defaultlib.custom_slave_v1_0_S00_AXI(C_S_AX...
Compiling module xil_defaultlib.design_1_custom_slave_v1_0_S0_0_...
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(clock_domains="COMMON"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=128,c_...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=128,c_pkt...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=256,c_p...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_0
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="FIRST",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="MIDDLE"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="LAST",c...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=32,c_pktf...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=32,c_pk...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_1
Compiling module xil_defaultlib.master_custom_v1_0_M00_AXI(C_M_A...
Compiling module xil_defaultlib.design_1_master_custom_v1_0_M_0_...
Compiling module xil_defaultlib.s00_couplers_imp_1A7ZMW4
Compiling module xil_defaultlib.design_1_ps8_0_axi_periph_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture design_1_rst_ps8_0_99m_0_arch of entity xil_defaultlib.design_1_rst_ps8_0_99M_0 [design_1_rst_ps8_0_99m_0_default]
Compiling module xil_defaultlib.bd_36cd_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_36cd_g_inst_0
Compiling module xil_defaultlib.bd_36cd_ila_lib_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat_default
Compiling module xil_defaultlib.bd_36cd_slot_0_ar_0
Compiling module xil_defaultlib.bd_36cd_slot_0_aw_0
Compiling module xil_defaultlib.bd_36cd_slot_0_b_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat(dout_wi...
Compiling module xil_defaultlib.bd_36cd_slot_0_r_0
Compiling module xil_defaultlib.bd_36cd_slot_0_w_0
Compiling module xil_defaultlib.bd_36cd
Compiling module xil_defaultlib.design_1_system_ila_0_1
Compiling module xil_defaultlib.bd_f69c_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_f69c_g_inst_0
Compiling module xil_defaultlib.bd_f69c_ila_lib_0
Compiling module xil_defaultlib.bd_f69c_slot_0_ar_0
Compiling module xil_defaultlib.bd_f69c_slot_0_aw_0
Compiling module xil_defaultlib.bd_f69c_slot_0_b_0
Compiling module xil_defaultlib.bd_f69c_slot_0_r_0
Compiling module xil_defaultlib.bd_f69c_slot_0_w_0
Compiling module xil_defaultlib.bd_f69c
Compiling module xil_defaultlib.design_1_system_ila_1_1
Compiling module util_reduced_logic_v2_0_5.util_reduced_logic_v2_0_5_util_r...
Compiling module xil_defaultlib.design_1_util_reduced_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_1_0
Compiling module xil_defaultlib.design_1_util_vector_logic_2_0
Compiling module xil_defaultlib.design_1_util_vector_logic_0_1
Compiling module xil_defaultlib.design_1_util_vector_logic_4_0
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_spar...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddrc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocm_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocmc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_reg_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_regc...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddr_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_inte...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15(C_FC...
Compiling module xil_defaultlib.design_1_zynq_ultra_ps_e_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:28 . Memory (MB): peak = 3424.512 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '88' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -protoinst "protoinst_files/bd_36cd.protoinst" -protoinst "protoinst_files/bd_f69c.protoinst" -protoinst "protoinst_files/design_1.protoinst" -view {C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_36cd.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_f69c.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vip_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//custom_slave_v1_0_S0_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//master_custom_v1_0_M_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/M_AXI_HPM0_LPD
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/S_AXI_HP1_FPD
WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

Time resolution is 1 ps
open_wave_config C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACP : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACE.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACE : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP2 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP3 : Port is ENABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP2_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP4 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP3_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP5 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPM0_LPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP6 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM1_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP2 : Port is ENABLED.
Note: Actual FIFO Depth = 8200
Time: 0 ps  Iteration: 0
Note:  DEPTH = 1024 WIDTH = 36 C_RD_PRIM_WIDTH = 36 C_RD_PRIM_DEPTH = 1024 DEEP = 8 WIDE = 1
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 9 C_RD_PRIM_DEPTH = 4096 DEEP = 1 WIDE = 32
Time: 0 ps  Iteration: 0
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method completes
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
$finish called at time : 586113 ps : File "C:/larry_delivery/Latest/Latest.srcs/sim_1/new/testbench.sv" Line 94
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:01:43 . Memory (MB): peak = 3424.512 ; gain = 0.000
save_wave_config {C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
save_wave_config {C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg}
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_custom_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/larry_delivery/Driver/driver_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_cntrl
INFO: [VRFC 10-311] analyzing module driver_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module custom_slave_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:607]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_zynq_ultra_ps_e_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_0/sim/design_1_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_1_0/sim/design_1_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_reduced_logic_0_0/sim/design_1_util_reduced_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_reduced_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_2_0/sim/design_1_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_1/sim/design_1_fifo_generator_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_1/sim/design_1_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/sim/bd_36cd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/sim/bd_36cd_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/bd_36cd_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_2/sim/bd_36cd_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_3/sim/bd_36cd_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_4/sim/bd_36cd_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_5/sim/bd_36cd_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_6/sim/bd_36cd_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/sim/design_1_system_ila_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/sim/bd_f69c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_0/sim/bd_f69c_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/bd_f69c_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_2/sim/bd_f69c_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_3/sim/bd_f69c_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_4/sim/bd_f69c_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_5/sim/bd_f69c_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_6/sim/bd_f69c_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/sim/design_1_system_ila_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_4_0/sim/design_1_util_vector_logic_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_master_custom_v1_0_M_0_0/sim/design_1_master_custom_v1_0_M_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_master_custom_v1_0_M_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_custom_slave_v1_0_S0_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_ps8_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1A7ZMW4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3424.512 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_AWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:240]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_BUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:251]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_ARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:264]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2381]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2399]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2425]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2443]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2469]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2487]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2513]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2531]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2557]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2575]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2601]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2619]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2645]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2663]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2689]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2707]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2733]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2738]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2751]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2765]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2766]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2777]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2795]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2821]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2839]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2865]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2883]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2909]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2927]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2953]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2971]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2997]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3015]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3915]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2416]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2434]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2460]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2478]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2504]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2548]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2566]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2592]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2610]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2654]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2680]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2698]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2724]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2742]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2768]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2773]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2786]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2800]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2801]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2812]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2830]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2856]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2874]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2900]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2918]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2944]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2962]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2988]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3006]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3032]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3050]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3950]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_wuser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3952]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_buser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3953]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_ruser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3955]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:330]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:331]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP0RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:334]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:370]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:371]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP1RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:395]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'MAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:403]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:415]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:443]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:446]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:450]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP0WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:452]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:454]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:457]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP0WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:459]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:488]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:491]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:495]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:496]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP1WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:497]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:499]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:502]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP1WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:504]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:533]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:536]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:540]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:541]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:542]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:544]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:547]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:549]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3RACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:556]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3WACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:557]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3RCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:558]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3WCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:559]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:585]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:586]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:623]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:626]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:630]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:631]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP4WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:632]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:634]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:637]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP4WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:639]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:668]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:671]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP5WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:677]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:679]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:682]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP5WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:684]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:713]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:716]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:720]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:721]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP6WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:722]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:724]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:727]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP6WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:729]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPARID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:750]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPAWID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:752]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:754]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPAWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:755]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:757]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPAWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:760]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:763]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPAWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:766]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:768]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPAWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:769]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'SAXIACPWDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:770]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'SAXIACPWSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:771]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'PLPSIRQ0' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:837]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:74]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6303]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6325]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6355]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6374]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'S_RRESP' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:64]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:73]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:76]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4835]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4838]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4860]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4890]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4909]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:41]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'S_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:42]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:64]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'WR_DATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:83]
WARNING: [VRFC 10-3091] actual bit length 4096 differs from formal bit length 1024 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:84]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_DDR' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:94]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_OCM' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:95]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_REG' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:166]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:167]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:260]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:261]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:263]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:355]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:357]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:448]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:449]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:542]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:543]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:637]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:639]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:733]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:735]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:737]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_awid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7822]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_awaddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7823]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_awlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7824]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7827]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7835]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 's_axi_wdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7836]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 's_axi_wstrb' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7837]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_arid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7847]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_araddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7848]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_arlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7849]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_arlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7852]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:804]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:806]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:807]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:808]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:842]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'M_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:843]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:865]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:875]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:877]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:878]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:879]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3798]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3805]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3818]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3825]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v:379]
WARNING: [VRFC 10-5021] port 'PSS_ALTO_CORE_PAD_CLK' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:267]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3714]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3728]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3776]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3790]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp6' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3838]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3888]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3902]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3004]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3018]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3052]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3066]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3115]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3129]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 1. Module driver_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 104. Module driver_monitor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 1. Module driver_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 104. Module driver_monitor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv_co...
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_pkg
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_pkg
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg_legacy
Compiling package c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv_comp
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg
Compiling package unisim.vcomponents
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package fifo_generator_v13_2_9.fifo_generator_v13_2_9_pkg
Compiling package xpm.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module xil_defaultlib.design_1_axi_vip_0_0
Compiling architecture structural of entity c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv [\c_reg_fd_v12_0_7_viv(c_width=5,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_16.c_addsub_v12_0_16_lut6_legacy [\c_addsub_v12_0_16_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_fabric_legacy [\c_addsub_v12_0_16_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_legacy [\c_addsub_v12_0_16_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_legacy [\c_counter_binary_v12_0_17_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv [\c_counter_binary_v12_0_17_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17 [\c_counter_binary_v12_0_17(c_xde...]
Compiling architecture design_1_c_counter_binary_0_0_arch of entity xil_defaultlib.design_1_c_counter_binary_0_0 [design_1_c_counter_binary_0_0_de...]
Compiling module xil_defaultlib.driver_monitor
Compiling module xil_defaultlib.driver_cntrl
Compiling module xil_defaultlib.custom_slave_v1_0_S00_AXI(C_S_AX...
Compiling module xil_defaultlib.design_1_custom_slave_v1_0_S0_0_...
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(clock_domains="COMMON"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=128,c_...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=128,c_pkt...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=256,c_p...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_0
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="FIRST",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="MIDDLE"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="LAST",c...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=32,c_pktf...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=32,c_pk...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_1
Compiling module xil_defaultlib.master_custom_v1_0_M00_AXI(C_M_A...
Compiling module xil_defaultlib.design_1_master_custom_v1_0_M_0_...
Compiling module xil_defaultlib.s00_couplers_imp_1A7ZMW4
Compiling module xil_defaultlib.design_1_ps8_0_axi_periph_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture design_1_rst_ps8_0_99m_0_arch of entity xil_defaultlib.design_1_rst_ps8_0_99M_0 [design_1_rst_ps8_0_99m_0_default]
Compiling module xil_defaultlib.bd_36cd_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_36cd_g_inst_0
Compiling module xil_defaultlib.bd_36cd_ila_lib_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat_default
Compiling module xil_defaultlib.bd_36cd_slot_0_ar_0
Compiling module xil_defaultlib.bd_36cd_slot_0_aw_0
Compiling module xil_defaultlib.bd_36cd_slot_0_b_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat(dout_wi...
Compiling module xil_defaultlib.bd_36cd_slot_0_r_0
Compiling module xil_defaultlib.bd_36cd_slot_0_w_0
Compiling module xil_defaultlib.bd_36cd
Compiling module xil_defaultlib.design_1_system_ila_0_1
Compiling module xil_defaultlib.bd_f69c_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_f69c_g_inst_0
Compiling module xil_defaultlib.bd_f69c_ila_lib_0
Compiling module xil_defaultlib.bd_f69c_slot_0_ar_0
Compiling module xil_defaultlib.bd_f69c_slot_0_aw_0
Compiling module xil_defaultlib.bd_f69c_slot_0_b_0
Compiling module xil_defaultlib.bd_f69c_slot_0_r_0
Compiling module xil_defaultlib.bd_f69c_slot_0_w_0
Compiling module xil_defaultlib.bd_f69c
Compiling module xil_defaultlib.design_1_system_ila_1_1
Compiling module util_reduced_logic_v2_0_5.util_reduced_logic_v2_0_5_util_r...
Compiling module xil_defaultlib.design_1_util_reduced_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_1_0
Compiling module xil_defaultlib.design_1_util_vector_logic_2_0
Compiling module xil_defaultlib.design_1_util_vector_logic_0_1
Compiling module xil_defaultlib.design_1_util_vector_logic_4_0
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_spar...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddrc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocm_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocmc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_reg_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_regc...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddr_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_inte...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15(C_FC...
Compiling module xil_defaultlib.design_1_zynq_ultra_ps_e_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:01:34 . Memory (MB): peak = 3424.512 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '94' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -protoinst "protoinst_files/bd_36cd.protoinst" -protoinst "protoinst_files/bd_f69c.protoinst" -protoinst "protoinst_files/design_1.protoinst" -view {C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_36cd.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_f69c.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vip_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//custom_slave_v1_0_S0_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//master_custom_v1_0_M_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/M_AXI_HPM0_LPD
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/S_AXI_HP1_FPD
WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

Time resolution is 1 ps
open_wave_config C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACP : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACE.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACE : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP2 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP3 : Port is ENABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP2_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP4 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP3_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP5 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPM0_LPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP6 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM1_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP2 : Port is ENABLED.
Note: Actual FIFO Depth = 8200
Time: 0 ps  Iteration: 0
Note:  DEPTH = 1024 WIDTH = 36 C_RD_PRIM_WIDTH = 36 C_RD_PRIM_DEPTH = 1024 DEEP = 8 WIDE = 1
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 9 C_RD_PRIM_DEPTH = 4096 DEEP = 1 WIDE = 32
Time: 0 ps  Iteration: 0
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method completes
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
$finish called at time : 586113 ps : File "C:/larry_delivery/Latest/Latest.srcs/sim_1/new/testbench.sv" Line 94
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:01:48 . Memory (MB): peak = 3424.512 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
ERROR: [Common 17-180] Spawn failed: No error
CRITICAL WARNING: [HDL 9-1206] Syntax error near '=' [C:/larry_delivery/Driver/driver_cntrl.v:128]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '+' [C:/larry_delivery/Driver/driver_cntrl.v:128]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [C:/larry_delivery/Driver/driver_cntrl.v:128]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '=' [C:/larry_delivery/Driver/driver_cntrl.v:128]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '+' [C:/larry_delivery/Driver/driver_cntrl.v:128]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [C:/larry_delivery/Driver/driver_cntrl.v:128]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
ERROR: [Common 17-180] Spawn failed: No error
CRITICAL WARNING: [HDL 9-1206] Syntax error near '=' [C:/larry_delivery/Driver/driver_cntrl.v:128]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '+' [C:/larry_delivery/Driver/driver_cntrl.v:128]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [C:/larry_delivery/Driver/driver_cntrl.v:128]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '=' [C:/larry_delivery/Driver/driver_cntrl.v:128]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '+' [C:/larry_delivery/Driver/driver_cntrl.v:128]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [C:/larry_delivery/Driver/driver_cntrl.v:128]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
ERROR: [Common 17-180] Spawn failed: No error
CRITICAL WARNING: [HDL 9-1206] Syntax error near '=' [C:/larry_delivery/Driver/driver_cntrl.v:128]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '+' [C:/larry_delivery/Driver/driver_cntrl.v:128]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [C:/larry_delivery/Driver/driver_cntrl.v:128]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '=' [C:/larry_delivery/Driver/driver_cntrl.v:128]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '+' [C:/larry_delivery/Driver/driver_cntrl.v:128]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [C:/larry_delivery/Driver/driver_cntrl.v:128]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_custom_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/larry_delivery/Driver/driver_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_cntrl
INFO: [VRFC 10-311] analyzing module driver_monitor
ERROR: [VRFC 10-4982] syntax error near '=' [C:/larry_delivery/Driver/driver_cntrl.v:128]
ERROR: [VRFC 10-8530] module 'driver_monitor' is ignored due to previous errors [C:/larry_delivery/Driver/driver_cntrl.v:104]
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3424.512 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
ERROR: [Common 17-180] Spawn failed: No error
CRITICAL WARNING: [HDL 9-1206] Syntax error near '=' [C:/larry_delivery/Driver/driver_cntrl.v:129]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '+' [C:/larry_delivery/Driver/driver_cntrl.v:129]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [C:/larry_delivery/Driver/driver_cntrl.v:129]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [C:/larry_delivery/Driver/driver_cntrl.v:134]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '=' [C:/larry_delivery/Driver/driver_cntrl.v:129]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '+' [C:/larry_delivery/Driver/driver_cntrl.v:129]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [C:/larry_delivery/Driver/driver_cntrl.v:129]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [C:/larry_delivery/Driver/driver_cntrl.v:134]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_custom_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/larry_delivery/Driver/driver_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_cntrl
INFO: [VRFC 10-311] analyzing module driver_monitor
ERROR: [VRFC 10-4982] syntax error near '=' [C:/larry_delivery/Driver/driver_cntrl.v:129]
ERROR: [VRFC 10-4982] syntax error near 'endmodule' [C:/larry_delivery/Driver/driver_cntrl.v:134]
ERROR: [VRFC 10-8549] SystemVerilog keyword 'endmodule' used in incorrect context [C:/larry_delivery/Driver/driver_cntrl.v:134]
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3424.512 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
ERROR: [Common 17-180] Spawn failed: No error
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [C:/larry_delivery/Driver/driver_cntrl.v:134]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [C:/larry_delivery/Driver/driver_cntrl.v:134]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_custom_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/larry_delivery/Driver/driver_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_cntrl
INFO: [VRFC 10-311] analyzing module driver_monitor
ERROR: [VRFC 10-4982] syntax error near 'endmodule' [C:/larry_delivery/Driver/driver_cntrl.v:134]
ERROR: [VRFC 10-8549] SystemVerilog keyword 'endmodule' used in incorrect context [C:/larry_delivery/Driver/driver_cntrl.v:134]
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3424.512 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_custom_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/larry_delivery/Driver/driver_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_cntrl
INFO: [VRFC 10-311] analyzing module driver_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module custom_slave_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:607]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_zynq_ultra_ps_e_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_0/sim/design_1_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_1_0/sim/design_1_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_reduced_logic_0_0/sim/design_1_util_reduced_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_reduced_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_2_0/sim/design_1_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_1/sim/design_1_fifo_generator_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_1/sim/design_1_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/sim/bd_36cd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/sim/bd_36cd_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/bd_36cd_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_2/sim/bd_36cd_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_3/sim/bd_36cd_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_4/sim/bd_36cd_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_5/sim/bd_36cd_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_6/sim/bd_36cd_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/sim/design_1_system_ila_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/sim/bd_f69c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_0/sim/bd_f69c_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/bd_f69c_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_2/sim/bd_f69c_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_3/sim/bd_f69c_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_4/sim/bd_f69c_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_5/sim/bd_f69c_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_6/sim/bd_f69c_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/sim/design_1_system_ila_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_4_0/sim/design_1_util_vector_logic_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_master_custom_v1_0_M_0_0/sim/design_1_master_custom_v1_0_M_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_master_custom_v1_0_M_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_custom_slave_v1_0_S0_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_ps8_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1A7ZMW4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3424.512 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_AWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:240]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_BUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:251]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_ARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:264]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2381]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2399]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2425]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2443]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2469]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2487]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2513]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2531]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2557]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2575]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2601]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2619]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2645]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2663]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2689]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2707]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2733]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2738]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2751]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2765]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2766]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2777]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2795]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2821]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2839]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2865]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2883]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2909]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2927]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2953]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2971]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2997]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3015]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3915]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2416]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2434]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2460]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2478]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2504]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2548]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2566]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2592]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2610]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2654]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2680]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2698]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2724]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2742]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2768]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2773]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2786]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2800]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2801]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2812]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2830]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2856]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2874]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2900]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2918]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2944]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2962]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2988]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3006]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3032]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3050]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3950]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_wuser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3952]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_buser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3953]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_ruser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3955]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:330]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:331]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP0RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:334]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:370]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:371]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP1RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:395]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'MAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:403]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:415]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:443]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:446]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:450]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP0WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:452]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:454]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:457]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP0WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:459]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:488]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:491]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:495]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:496]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP1WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:497]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:499]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:502]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP1WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:504]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:533]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:536]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:540]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:541]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:542]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:544]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:547]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:549]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3RACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:556]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3WACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:557]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3RCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:558]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3WCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:559]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:585]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:586]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:623]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:626]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:630]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:631]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP4WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:632]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:634]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:637]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP4WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:639]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:668]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:671]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP5WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:677]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:679]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:682]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP5WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:684]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:713]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:716]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:720]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:721]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP6WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:722]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:724]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:727]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP6WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:729]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPARID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:750]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPAWID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:752]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:754]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPAWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:755]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:757]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPAWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:760]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:763]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPAWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:766]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:768]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPAWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:769]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'SAXIACPWDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:770]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'SAXIACPWSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:771]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'PLPSIRQ0' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:837]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:74]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6303]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6325]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6355]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6374]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'S_RRESP' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:64]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:73]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:76]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4835]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4838]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4860]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4890]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4909]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:41]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'S_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:42]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:64]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'WR_DATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:83]
WARNING: [VRFC 10-3091] actual bit length 4096 differs from formal bit length 1024 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:84]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_DDR' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:94]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_OCM' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:95]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_REG' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:166]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:167]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:260]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:261]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:263]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:355]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:357]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:448]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:449]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:542]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:543]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:637]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:639]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:733]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:735]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:737]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_awid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7822]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_awaddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7823]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_awlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7824]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7827]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7835]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 's_axi_wdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7836]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 's_axi_wstrb' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7837]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_arid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7847]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_araddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7848]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_arlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7849]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_arlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7852]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:804]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:806]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:807]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:808]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:842]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'M_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:843]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:865]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:875]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:877]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:878]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:879]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3798]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3805]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3818]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3825]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v:379]
WARNING: [VRFC 10-5021] port 'PSS_ALTO_CORE_PAD_CLK' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:267]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3714]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3728]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3776]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3790]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp6' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3838]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3888]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3902]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3004]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3018]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3052]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3066]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3115]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3129]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 1. Module driver_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 104. Module driver_monitor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 1. Module driver_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 104. Module driver_monitor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv_co...
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_pkg
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_pkg
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg_legacy
Compiling package c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv_comp
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg
Compiling package unisim.vcomponents
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package fifo_generator_v13_2_9.fifo_generator_v13_2_9_pkg
Compiling package xpm.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module xil_defaultlib.design_1_axi_vip_0_0
Compiling architecture structural of entity c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv [\c_reg_fd_v12_0_7_viv(c_width=5,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_16.c_addsub_v12_0_16_lut6_legacy [\c_addsub_v12_0_16_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_fabric_legacy [\c_addsub_v12_0_16_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_legacy [\c_addsub_v12_0_16_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_legacy [\c_counter_binary_v12_0_17_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv [\c_counter_binary_v12_0_17_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17 [\c_counter_binary_v12_0_17(c_xde...]
Compiling architecture design_1_c_counter_binary_0_0_arch of entity xil_defaultlib.design_1_c_counter_binary_0_0 [design_1_c_counter_binary_0_0_de...]
Compiling module xil_defaultlib.driver_monitor
Compiling module xil_defaultlib.driver_cntrl
Compiling module xil_defaultlib.custom_slave_v1_0_S00_AXI(C_S_AX...
Compiling module xil_defaultlib.design_1_custom_slave_v1_0_S0_0_...
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(clock_domains="COMMON"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=128,c_...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=128,c_pkt...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=256,c_p...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_0
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="FIRST",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="MIDDLE"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="LAST",c...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=32,c_pktf...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=32,c_pk...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_1
Compiling module xil_defaultlib.master_custom_v1_0_M00_AXI(C_M_A...
Compiling module xil_defaultlib.design_1_master_custom_v1_0_M_0_...
Compiling module xil_defaultlib.s00_couplers_imp_1A7ZMW4
Compiling module xil_defaultlib.design_1_ps8_0_axi_periph_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture design_1_rst_ps8_0_99m_0_arch of entity xil_defaultlib.design_1_rst_ps8_0_99M_0 [design_1_rst_ps8_0_99m_0_default]
Compiling module xil_defaultlib.bd_36cd_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_36cd_g_inst_0
Compiling module xil_defaultlib.bd_36cd_ila_lib_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat_default
Compiling module xil_defaultlib.bd_36cd_slot_0_ar_0
Compiling module xil_defaultlib.bd_36cd_slot_0_aw_0
Compiling module xil_defaultlib.bd_36cd_slot_0_b_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat(dout_wi...
Compiling module xil_defaultlib.bd_36cd_slot_0_r_0
Compiling module xil_defaultlib.bd_36cd_slot_0_w_0
Compiling module xil_defaultlib.bd_36cd
Compiling module xil_defaultlib.design_1_system_ila_0_1
Compiling module xil_defaultlib.bd_f69c_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_f69c_g_inst_0
Compiling module xil_defaultlib.bd_f69c_ila_lib_0
Compiling module xil_defaultlib.bd_f69c_slot_0_ar_0
Compiling module xil_defaultlib.bd_f69c_slot_0_aw_0
Compiling module xil_defaultlib.bd_f69c_slot_0_b_0
Compiling module xil_defaultlib.bd_f69c_slot_0_r_0
Compiling module xil_defaultlib.bd_f69c_slot_0_w_0
Compiling module xil_defaultlib.bd_f69c
Compiling module xil_defaultlib.design_1_system_ila_1_1
Compiling module util_reduced_logic_v2_0_5.util_reduced_logic_v2_0_5_util_r...
Compiling module xil_defaultlib.design_1_util_reduced_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_1_0
Compiling module xil_defaultlib.design_1_util_vector_logic_2_0
Compiling module xil_defaultlib.design_1_util_vector_logic_0_1
Compiling module xil_defaultlib.design_1_util_vector_logic_4_0
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_spar...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddrc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocm_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocmc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_reg_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_regc...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddr_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_inte...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15(C_FC...
Compiling module xil_defaultlib.design_1_zynq_ultra_ps_e_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:29 . Memory (MB): peak = 3424.512 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '89' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -protoinst "protoinst_files/bd_36cd.protoinst" -protoinst "protoinst_files/bd_f69c.protoinst" -protoinst "protoinst_files/design_1.protoinst" -view {C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_36cd.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_f69c.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vip_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//custom_slave_v1_0_S0_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//master_custom_v1_0_M_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/M_AXI_HPM0_LPD
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/S_AXI_HP1_FPD
WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

Time resolution is 1 ps
open_wave_config C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACP : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACE.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACE : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP2 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP3 : Port is ENABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP2_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP4 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP3_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP5 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPM0_LPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP6 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM1_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP2 : Port is ENABLED.
Note: Actual FIFO Depth = 8200
Time: 0 ps  Iteration: 0
Note:  DEPTH = 1024 WIDTH = 36 C_RD_PRIM_WIDTH = 36 C_RD_PRIM_DEPTH = 1024 DEEP = 8 WIDE = 1
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 9 C_RD_PRIM_DEPTH = 4096 DEEP = 1 WIDE = 32
Time: 0 ps  Iteration: 0
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method completes
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
$finish called at time : 586113 ps : File "C:/larry_delivery/Latest/Latest.srcs/sim_1/new/testbench.sv" Line 94
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:01:43 . Memory (MB): peak = 3424.512 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
ERROR: [Common 17-180] Spawn failed: No error
save_wave_config {C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_custom_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/larry_delivery/Driver/driver_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_cntrl
INFO: [VRFC 10-311] analyzing module driver_monitor
ERROR: [VRFC 10-2989] 'addr_mon_cnt' is not declared [C:/larry_delivery/Driver/driver_cntrl.v:129]
ERROR: [VRFC 10-8530] module 'driver_monitor' is ignored due to previous errors [C:/larry_delivery/Driver/driver_cntrl.v:104]
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3424.512 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_custom_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/larry_delivery/Driver/driver_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_cntrl
INFO: [VRFC 10-311] analyzing module driver_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module custom_slave_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:607]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_zynq_ultra_ps_e_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_0/sim/design_1_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_1_0/sim/design_1_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_reduced_logic_0_0/sim/design_1_util_reduced_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_reduced_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_2_0/sim/design_1_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_1/sim/design_1_fifo_generator_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_1/sim/design_1_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/sim/bd_36cd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/sim/bd_36cd_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/bd_36cd_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_2/sim/bd_36cd_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_3/sim/bd_36cd_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_4/sim/bd_36cd_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_5/sim/bd_36cd_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_6/sim/bd_36cd_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/sim/design_1_system_ila_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/sim/bd_f69c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_0/sim/bd_f69c_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/bd_f69c_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_2/sim/bd_f69c_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_3/sim/bd_f69c_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_4/sim/bd_f69c_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_5/sim/bd_f69c_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_6/sim/bd_f69c_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/sim/design_1_system_ila_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_4_0/sim/design_1_util_vector_logic_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_master_custom_v1_0_M_0_0/sim/design_1_master_custom_v1_0_M_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_master_custom_v1_0_M_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_custom_slave_v1_0_S0_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_ps8_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1A7ZMW4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3424.512 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_AWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:240]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_BUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:251]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_ARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:264]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2381]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2399]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2425]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2443]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2469]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2487]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2513]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2531]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2557]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2575]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2601]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2619]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2645]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2663]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2689]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2707]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2733]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2738]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2751]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2765]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2766]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2777]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2795]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2821]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2839]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2865]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2883]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2909]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2927]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2953]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2971]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2997]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3015]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3915]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2416]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2434]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2460]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2478]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2504]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2548]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2566]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2592]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2610]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2654]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2680]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2698]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2724]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2742]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2768]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2773]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2786]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2800]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2801]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2812]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2830]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2856]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2874]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2900]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2918]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2944]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2962]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2988]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3006]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3032]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3050]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3950]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_wuser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3952]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_buser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3953]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_ruser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3955]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:330]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:331]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP0RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:334]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:370]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:371]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP1RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:395]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'MAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:403]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:415]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:443]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:446]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:450]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP0WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:452]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:454]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:457]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP0WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:459]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:488]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:491]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:495]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:496]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP1WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:497]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:499]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:502]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP1WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:504]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:533]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:536]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:540]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:541]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:542]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:544]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:547]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:549]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3RACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:556]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3WACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:557]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3RCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:558]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3WCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:559]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:585]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:586]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:623]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:626]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:630]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:631]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP4WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:632]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:634]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:637]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP4WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:639]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:668]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:671]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP5WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:677]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:679]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:682]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP5WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:684]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:713]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:716]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:720]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:721]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP6WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:722]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:724]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:727]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP6WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:729]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPARID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:750]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPAWID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:752]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:754]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPAWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:755]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:757]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPAWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:760]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:763]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPAWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:766]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:768]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPAWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:769]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'SAXIACPWDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:770]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'SAXIACPWSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:771]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'PLPSIRQ0' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:837]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:74]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6303]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6325]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6355]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6374]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'S_RRESP' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:64]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:73]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:76]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4835]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4838]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4860]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4890]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4909]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:41]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'S_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:42]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:64]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'WR_DATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:83]
WARNING: [VRFC 10-3091] actual bit length 4096 differs from formal bit length 1024 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:84]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_DDR' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:94]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_OCM' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:95]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_REG' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:166]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:167]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:260]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:261]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:263]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:355]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:357]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:448]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:449]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:542]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:543]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:637]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:639]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:733]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:735]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:737]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_awid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7822]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_awaddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7823]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_awlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7824]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7827]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7835]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 's_axi_wdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7836]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 's_axi_wstrb' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7837]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_arid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7847]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_araddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7848]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_arlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7849]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_arlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7852]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:804]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:806]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:807]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:808]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:842]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'M_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:843]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:865]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:875]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:877]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:878]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:879]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3798]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3805]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3818]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3825]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v:379]
WARNING: [VRFC 10-5021] port 'PSS_ALTO_CORE_PAD_CLK' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:267]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3714]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3728]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3776]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3790]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp6' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3838]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3888]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3902]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3004]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3018]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3052]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3066]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3115]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3129]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 1. Module driver_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 104. Module driver_monitor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 1. Module driver_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 104. Module driver_monitor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv_co...
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_pkg
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_pkg
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg_legacy
Compiling package c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv_comp
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg
Compiling package unisim.vcomponents
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package fifo_generator_v13_2_9.fifo_generator_v13_2_9_pkg
Compiling package xpm.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module xil_defaultlib.design_1_axi_vip_0_0
Compiling architecture structural of entity c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv [\c_reg_fd_v12_0_7_viv(c_width=5,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_16.c_addsub_v12_0_16_lut6_legacy [\c_addsub_v12_0_16_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_fabric_legacy [\c_addsub_v12_0_16_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_legacy [\c_addsub_v12_0_16_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_legacy [\c_counter_binary_v12_0_17_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv [\c_counter_binary_v12_0_17_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17 [\c_counter_binary_v12_0_17(c_xde...]
Compiling architecture design_1_c_counter_binary_0_0_arch of entity xil_defaultlib.design_1_c_counter_binary_0_0 [design_1_c_counter_binary_0_0_de...]
Compiling module xil_defaultlib.driver_monitor
Compiling module xil_defaultlib.driver_cntrl
Compiling module xil_defaultlib.custom_slave_v1_0_S00_AXI(C_S_AX...
Compiling module xil_defaultlib.design_1_custom_slave_v1_0_S0_0_...
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(clock_domains="COMMON"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=128,c_...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=128,c_pkt...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=256,c_p...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_0
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="FIRST",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="MIDDLE"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="LAST",c...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=32,c_pktf...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=32,c_pk...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_1
Compiling module xil_defaultlib.master_custom_v1_0_M00_AXI(C_M_A...
Compiling module xil_defaultlib.design_1_master_custom_v1_0_M_0_...
Compiling module xil_defaultlib.s00_couplers_imp_1A7ZMW4
Compiling module xil_defaultlib.design_1_ps8_0_axi_periph_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture design_1_rst_ps8_0_99m_0_arch of entity xil_defaultlib.design_1_rst_ps8_0_99M_0 [design_1_rst_ps8_0_99m_0_default]
Compiling module xil_defaultlib.bd_36cd_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_36cd_g_inst_0
Compiling module xil_defaultlib.bd_36cd_ila_lib_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat_default
Compiling module xil_defaultlib.bd_36cd_slot_0_ar_0
Compiling module xil_defaultlib.bd_36cd_slot_0_aw_0
Compiling module xil_defaultlib.bd_36cd_slot_0_b_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat(dout_wi...
Compiling module xil_defaultlib.bd_36cd_slot_0_r_0
Compiling module xil_defaultlib.bd_36cd_slot_0_w_0
Compiling module xil_defaultlib.bd_36cd
Compiling module xil_defaultlib.design_1_system_ila_0_1
Compiling module xil_defaultlib.bd_f69c_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_f69c_g_inst_0
Compiling module xil_defaultlib.bd_f69c_ila_lib_0
Compiling module xil_defaultlib.bd_f69c_slot_0_ar_0
Compiling module xil_defaultlib.bd_f69c_slot_0_aw_0
Compiling module xil_defaultlib.bd_f69c_slot_0_b_0
Compiling module xil_defaultlib.bd_f69c_slot_0_r_0
Compiling module xil_defaultlib.bd_f69c_slot_0_w_0
Compiling module xil_defaultlib.bd_f69c
Compiling module xil_defaultlib.design_1_system_ila_1_1
Compiling module util_reduced_logic_v2_0_5.util_reduced_logic_v2_0_5_util_r...
Compiling module xil_defaultlib.design_1_util_reduced_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_1_0
Compiling module xil_defaultlib.design_1_util_vector_logic_2_0
Compiling module xil_defaultlib.design_1_util_vector_logic_0_1
Compiling module xil_defaultlib.design_1_util_vector_logic_4_0
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_spar...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddrc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocm_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocmc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_reg_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_regc...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddr_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_inte...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15(C_FC...
Compiling module xil_defaultlib.design_1_zynq_ultra_ps_e_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:31 . Memory (MB): peak = 3424.512 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '91' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -protoinst "protoinst_files/bd_36cd.protoinst" -protoinst "protoinst_files/bd_f69c.protoinst" -protoinst "protoinst_files/design_1.protoinst" -view {C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_36cd.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_f69c.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vip_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//custom_slave_v1_0_S0_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//master_custom_v1_0_M_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/M_AXI_HPM0_LPD
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/S_AXI_HP1_FPD
WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

Time resolution is 1 ps
open_wave_config C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACP : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACE.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACE : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP2 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP3 : Port is ENABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP2_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP4 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP3_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP5 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPM0_LPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP6 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM1_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP2 : Port is ENABLED.
Note: Actual FIFO Depth = 8200
Time: 0 ps  Iteration: 0
Note:  DEPTH = 1024 WIDTH = 36 C_RD_PRIM_WIDTH = 36 C_RD_PRIM_DEPTH = 1024 DEEP = 8 WIDE = 1
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 9 C_RD_PRIM_DEPTH = 4096 DEEP = 1 WIDE = 32
Time: 0 ps  Iteration: 0
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method completes
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
$finish called at time : 586113 ps : File "C:/larry_delivery/Latest/Latest.srcs/sim_1/new/testbench.sv" Line 94
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:01:45 . Memory (MB): peak = 3424.512 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_custom_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/larry_delivery/Driver/driver_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_cntrl
INFO: [VRFC 10-311] analyzing module driver_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module custom_slave_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:607]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_zynq_ultra_ps_e_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_0/sim/design_1_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_1_0/sim/design_1_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_reduced_logic_0_0/sim/design_1_util_reduced_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_reduced_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_2_0/sim/design_1_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_1/sim/design_1_fifo_generator_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_1/sim/design_1_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/sim/bd_36cd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/sim/bd_36cd_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/bd_36cd_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_2/sim/bd_36cd_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_3/sim/bd_36cd_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_4/sim/bd_36cd_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_5/sim/bd_36cd_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_6/sim/bd_36cd_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/sim/design_1_system_ila_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/sim/bd_f69c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_0/sim/bd_f69c_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/bd_f69c_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_2/sim/bd_f69c_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_3/sim/bd_f69c_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_4/sim/bd_f69c_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_5/sim/bd_f69c_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_6/sim/bd_f69c_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/sim/design_1_system_ila_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_4_0/sim/design_1_util_vector_logic_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_master_custom_v1_0_M_0_0/sim/design_1_master_custom_v1_0_M_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_master_custom_v1_0_M_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_custom_slave_v1_0_S0_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_ps8_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1A7ZMW4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3424.512 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_AWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:240]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_BUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:251]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_ARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:264]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2381]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2399]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2425]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2443]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2469]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2487]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2513]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2531]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2557]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2575]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2601]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2619]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2645]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2663]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2689]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2707]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2733]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2738]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2751]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2765]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2766]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2777]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2795]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2821]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2839]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2865]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2883]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2909]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2927]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2953]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2971]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2997]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3015]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3915]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2416]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2434]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2460]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2478]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2504]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2548]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2566]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2592]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2610]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2654]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2680]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2698]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2724]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2742]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2768]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2773]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2786]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2800]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2801]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2812]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2830]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2856]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2874]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2900]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2918]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2944]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2962]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2988]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3006]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3032]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3050]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3950]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_wuser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3952]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_buser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3953]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_ruser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3955]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:330]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:331]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP0RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:334]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:370]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:371]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP1RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:395]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'MAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:403]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:415]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:443]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:446]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:450]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP0WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:452]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:454]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:457]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP0WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:459]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:488]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:491]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:495]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:496]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP1WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:497]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:499]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:502]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP1WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:504]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:533]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:536]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:540]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:541]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:542]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:544]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:547]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:549]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3RACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:556]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3WACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:557]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3RCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:558]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3WCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:559]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:585]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:586]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:623]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:626]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:630]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:631]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP4WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:632]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:634]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:637]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP4WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:639]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:668]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:671]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP5WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:677]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:679]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:682]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP5WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:684]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:713]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:716]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:720]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:721]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP6WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:722]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:724]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:727]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP6WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:729]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPARID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:750]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPAWID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:752]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:754]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPAWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:755]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:757]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPAWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:760]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:763]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPAWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:766]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:768]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPAWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:769]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'SAXIACPWDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:770]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'SAXIACPWSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:771]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'PLPSIRQ0' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:837]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:74]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6303]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6325]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6355]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6374]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'S_RRESP' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:64]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:73]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:76]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4835]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4838]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4860]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4890]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4909]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:41]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'S_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:42]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:64]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'WR_DATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:83]
WARNING: [VRFC 10-3091] actual bit length 4096 differs from formal bit length 1024 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:84]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_DDR' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:94]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_OCM' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:95]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_REG' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:166]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:167]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:260]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:261]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:263]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:355]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:357]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:448]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:449]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:542]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:543]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:637]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:639]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:733]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:735]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:737]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_awid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7822]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_awaddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7823]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_awlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7824]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7827]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7835]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 's_axi_wdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7836]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 's_axi_wstrb' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7837]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_arid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7847]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_araddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7848]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_arlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7849]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_arlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7852]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:804]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:806]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:807]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:808]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:842]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'M_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:843]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:865]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:875]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:877]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:878]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:879]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3798]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3805]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3818]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3825]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v:379]
WARNING: [VRFC 10-5021] port 'PSS_ALTO_CORE_PAD_CLK' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:267]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3714]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3728]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3776]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3790]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp6' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3838]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3888]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3902]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3004]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3018]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3052]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3066]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3115]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3129]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 1. Module driver_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 104. Module driver_monitor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 1. Module driver_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 104. Module driver_monitor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv_co...
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_pkg
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_pkg
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg_legacy
Compiling package c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv_comp
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg
Compiling package unisim.vcomponents
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package fifo_generator_v13_2_9.fifo_generator_v13_2_9_pkg
Compiling package xpm.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module xil_defaultlib.design_1_axi_vip_0_0
Compiling architecture structural of entity c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv [\c_reg_fd_v12_0_7_viv(c_width=5,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_16.c_addsub_v12_0_16_lut6_legacy [\c_addsub_v12_0_16_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_fabric_legacy [\c_addsub_v12_0_16_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_legacy [\c_addsub_v12_0_16_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_legacy [\c_counter_binary_v12_0_17_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv [\c_counter_binary_v12_0_17_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17 [\c_counter_binary_v12_0_17(c_xde...]
Compiling architecture design_1_c_counter_binary_0_0_arch of entity xil_defaultlib.design_1_c_counter_binary_0_0 [design_1_c_counter_binary_0_0_de...]
Compiling module xil_defaultlib.driver_monitor
Compiling module xil_defaultlib.driver_cntrl
Compiling module xil_defaultlib.custom_slave_v1_0_S00_AXI(C_S_AX...
Compiling module xil_defaultlib.design_1_custom_slave_v1_0_S0_0_...
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(clock_domains="COMMON"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=128,c_...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=128,c_pkt...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=256,c_p...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_0
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="FIRST",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="MIDDLE"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="LAST",c...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=32,c_pktf...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=32,c_pk...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_1
Compiling module xil_defaultlib.master_custom_v1_0_M00_AXI(C_M_A...
Compiling module xil_defaultlib.design_1_master_custom_v1_0_M_0_...
Compiling module xil_defaultlib.s00_couplers_imp_1A7ZMW4
Compiling module xil_defaultlib.design_1_ps8_0_axi_periph_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture design_1_rst_ps8_0_99m_0_arch of entity xil_defaultlib.design_1_rst_ps8_0_99M_0 [design_1_rst_ps8_0_99m_0_default]
Compiling module xil_defaultlib.bd_36cd_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_36cd_g_inst_0
Compiling module xil_defaultlib.bd_36cd_ila_lib_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat_default
Compiling module xil_defaultlib.bd_36cd_slot_0_ar_0
Compiling module xil_defaultlib.bd_36cd_slot_0_aw_0
Compiling module xil_defaultlib.bd_36cd_slot_0_b_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat(dout_wi...
Compiling module xil_defaultlib.bd_36cd_slot_0_r_0
Compiling module xil_defaultlib.bd_36cd_slot_0_w_0
Compiling module xil_defaultlib.bd_36cd
Compiling module xil_defaultlib.design_1_system_ila_0_1
Compiling module xil_defaultlib.bd_f69c_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_f69c_g_inst_0
Compiling module xil_defaultlib.bd_f69c_ila_lib_0
Compiling module xil_defaultlib.bd_f69c_slot_0_ar_0
Compiling module xil_defaultlib.bd_f69c_slot_0_aw_0
Compiling module xil_defaultlib.bd_f69c_slot_0_b_0
Compiling module xil_defaultlib.bd_f69c_slot_0_r_0
Compiling module xil_defaultlib.bd_f69c_slot_0_w_0
Compiling module xil_defaultlib.bd_f69c
Compiling module xil_defaultlib.design_1_system_ila_1_1
Compiling module util_reduced_logic_v2_0_5.util_reduced_logic_v2_0_5_util_r...
Compiling module xil_defaultlib.design_1_util_reduced_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_1_0
Compiling module xil_defaultlib.design_1_util_vector_logic_2_0
Compiling module xil_defaultlib.design_1_util_vector_logic_0_1
Compiling module xil_defaultlib.design_1_util_vector_logic_4_0
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_spar...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddrc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocm_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocmc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_reg_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_regc...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddr_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_inte...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15(C_FC...
Compiling module xil_defaultlib.design_1_zynq_ultra_ps_e_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:30 . Memory (MB): peak = 3424.512 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '89' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -protoinst "protoinst_files/bd_36cd.protoinst" -protoinst "protoinst_files/bd_f69c.protoinst" -protoinst "protoinst_files/design_1.protoinst" -view {C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_36cd.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_f69c.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vip_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//custom_slave_v1_0_S0_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//master_custom_v1_0_M_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/M_AXI_HPM0_LPD
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/S_AXI_HP1_FPD
WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

Time resolution is 1 ps
open_wave_config C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACP : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACE.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACE : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP2 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP3 : Port is ENABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP2_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP4 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP3_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP5 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPM0_LPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP6 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM1_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP2 : Port is ENABLED.
Note: Actual FIFO Depth = 8200
Time: 0 ps  Iteration: 0
Note:  DEPTH = 1024 WIDTH = 36 C_RD_PRIM_WIDTH = 36 C_RD_PRIM_DEPTH = 1024 DEEP = 8 WIDE = 1
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 9 C_RD_PRIM_DEPTH = 4096 DEEP = 1 WIDE = 32
Time: 0 ps  Iteration: 0
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method completes
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
$finish called at time : 586113 ps : File "C:/larry_delivery/Latest/Latest.srcs/sim_1/new/testbench.sv" Line 94
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:01:44 . Memory (MB): peak = 3424.512 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_custom_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/larry_delivery/Driver/driver_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_cntrl
INFO: [VRFC 10-311] analyzing module driver_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module custom_slave_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:607]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_zynq_ultra_ps_e_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_0/sim/design_1_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_1_0/sim/design_1_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_reduced_logic_0_0/sim/design_1_util_reduced_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_reduced_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_2_0/sim/design_1_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_1/sim/design_1_fifo_generator_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_1/sim/design_1_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/sim/bd_36cd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/sim/bd_36cd_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/bd_36cd_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_2/sim/bd_36cd_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_3/sim/bd_36cd_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_4/sim/bd_36cd_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_5/sim/bd_36cd_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_6/sim/bd_36cd_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/sim/design_1_system_ila_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/sim/bd_f69c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_0/sim/bd_f69c_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/bd_f69c_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_2/sim/bd_f69c_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_3/sim/bd_f69c_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_4/sim/bd_f69c_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_5/sim/bd_f69c_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_6/sim/bd_f69c_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/sim/design_1_system_ila_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_4_0/sim/design_1_util_vector_logic_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_master_custom_v1_0_M_0_0/sim/design_1_master_custom_v1_0_M_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_master_custom_v1_0_M_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_custom_slave_v1_0_S0_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_ps8_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1A7ZMW4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3424.512 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_AWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:240]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_BUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:251]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_ARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:264]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2381]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2399]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2425]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2443]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2469]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2487]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2513]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2531]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2557]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2575]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2601]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2619]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2645]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2663]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2689]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2707]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2733]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2738]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2751]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2765]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2766]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2777]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2795]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2821]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2839]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2865]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2883]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2909]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2927]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2953]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2971]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2997]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3015]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3915]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2416]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2434]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2460]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2478]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2504]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2548]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2566]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2592]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2610]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2654]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2680]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2698]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2724]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2742]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2768]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2773]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2786]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2800]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2801]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2812]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2830]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2856]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2874]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2900]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2918]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2944]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2962]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2988]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3006]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3032]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3050]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3950]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_wuser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3952]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_buser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3953]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_ruser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3955]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:330]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:331]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP0RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:334]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:370]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:371]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP1RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:395]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'MAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:403]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:415]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:443]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:446]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:450]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP0WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:452]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:454]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:457]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP0WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:459]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:488]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:491]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:495]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:496]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP1WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:497]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:499]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:502]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP1WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:504]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:533]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:536]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:540]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:541]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:542]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:544]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:547]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:549]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3RACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:556]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3WACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:557]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3RCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:558]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3WCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:559]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:585]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:586]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:623]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:626]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:630]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:631]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP4WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:632]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:634]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:637]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP4WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:639]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:668]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:671]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP5WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:677]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:679]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:682]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP5WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:684]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:713]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:716]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:720]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:721]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP6WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:722]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:724]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:727]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP6WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:729]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPARID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:750]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPAWID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:752]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:754]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPAWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:755]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:757]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPAWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:760]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:763]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPAWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:766]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:768]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPAWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:769]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'SAXIACPWDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:770]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'SAXIACPWSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:771]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'PLPSIRQ0' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:837]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:74]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6303]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6325]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6355]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6374]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'S_RRESP' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:64]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:73]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:76]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4835]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4838]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4860]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4890]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4909]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:41]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'S_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:42]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:64]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'WR_DATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:83]
WARNING: [VRFC 10-3091] actual bit length 4096 differs from formal bit length 1024 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:84]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_DDR' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:94]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_OCM' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:95]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_REG' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:166]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:167]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:260]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:261]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:263]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:355]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:357]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:448]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:449]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:542]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:543]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:637]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:639]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:733]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:735]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:737]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_awid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7822]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_awaddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7823]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_awlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7824]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7827]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7835]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 's_axi_wdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7836]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 's_axi_wstrb' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7837]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_arid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7847]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_araddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7848]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_arlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7849]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_arlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7852]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:804]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:806]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:807]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:808]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:842]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'M_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:843]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:865]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:875]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:877]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:878]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:879]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3798]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3805]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3818]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3825]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v:379]
WARNING: [VRFC 10-5021] port 'PSS_ALTO_CORE_PAD_CLK' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:267]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3714]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3728]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3776]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3790]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp6' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3838]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3888]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3902]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3004]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3018]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3052]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3066]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3115]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3129]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 1. Module driver_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 104. Module driver_monitor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 1. Module driver_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 104. Module driver_monitor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv_co...
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_pkg
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_pkg
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg_legacy
Compiling package c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv_comp
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg
Compiling package unisim.vcomponents
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package fifo_generator_v13_2_9.fifo_generator_v13_2_9_pkg
Compiling package xpm.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module xil_defaultlib.design_1_axi_vip_0_0
Compiling architecture structural of entity c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv [\c_reg_fd_v12_0_7_viv(c_width=5,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_16.c_addsub_v12_0_16_lut6_legacy [\c_addsub_v12_0_16_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_fabric_legacy [\c_addsub_v12_0_16_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_legacy [\c_addsub_v12_0_16_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_legacy [\c_counter_binary_v12_0_17_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv [\c_counter_binary_v12_0_17_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17 [\c_counter_binary_v12_0_17(c_xde...]
Compiling architecture design_1_c_counter_binary_0_0_arch of entity xil_defaultlib.design_1_c_counter_binary_0_0 [design_1_c_counter_binary_0_0_de...]
Compiling module xil_defaultlib.driver_monitor
Compiling module xil_defaultlib.driver_cntrl
Compiling module xil_defaultlib.custom_slave_v1_0_S00_AXI(C_S_AX...
Compiling module xil_defaultlib.design_1_custom_slave_v1_0_S0_0_...
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(clock_domains="COMMON"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=128,c_...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=128,c_pkt...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=256,c_p...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_0
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="FIRST",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="MIDDLE"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="LAST",c...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=32,c_pktf...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=32,c_pk...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_1
Compiling module xil_defaultlib.master_custom_v1_0_M00_AXI(C_M_A...
Compiling module xil_defaultlib.design_1_master_custom_v1_0_M_0_...
Compiling module xil_defaultlib.s00_couplers_imp_1A7ZMW4
Compiling module xil_defaultlib.design_1_ps8_0_axi_periph_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture design_1_rst_ps8_0_99m_0_arch of entity xil_defaultlib.design_1_rst_ps8_0_99M_0 [design_1_rst_ps8_0_99m_0_default]
Compiling module xil_defaultlib.bd_36cd_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_36cd_g_inst_0
Compiling module xil_defaultlib.bd_36cd_ila_lib_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat_default
Compiling module xil_defaultlib.bd_36cd_slot_0_ar_0
Compiling module xil_defaultlib.bd_36cd_slot_0_aw_0
Compiling module xil_defaultlib.bd_36cd_slot_0_b_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat(dout_wi...
Compiling module xil_defaultlib.bd_36cd_slot_0_r_0
Compiling module xil_defaultlib.bd_36cd_slot_0_w_0
Compiling module xil_defaultlib.bd_36cd
Compiling module xil_defaultlib.design_1_system_ila_0_1
Compiling module xil_defaultlib.bd_f69c_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_f69c_g_inst_0
Compiling module xil_defaultlib.bd_f69c_ila_lib_0
Compiling module xil_defaultlib.bd_f69c_slot_0_ar_0
Compiling module xil_defaultlib.bd_f69c_slot_0_aw_0
Compiling module xil_defaultlib.bd_f69c_slot_0_b_0
Compiling module xil_defaultlib.bd_f69c_slot_0_r_0
Compiling module xil_defaultlib.bd_f69c_slot_0_w_0
Compiling module xil_defaultlib.bd_f69c
Compiling module xil_defaultlib.design_1_system_ila_1_1
Compiling module util_reduced_logic_v2_0_5.util_reduced_logic_v2_0_5_util_r...
Compiling module xil_defaultlib.design_1_util_reduced_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_1_0
Compiling module xil_defaultlib.design_1_util_vector_logic_2_0
Compiling module xil_defaultlib.design_1_util_vector_logic_0_1
Compiling module xil_defaultlib.design_1_util_vector_logic_4_0
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_spar...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddrc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocm_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocmc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_reg_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_regc...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddr_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_inte...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15(C_FC...
Compiling module xil_defaultlib.design_1_zynq_ultra_ps_e_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:33 . Memory (MB): peak = 3424.512 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '93' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -protoinst "protoinst_files/bd_36cd.protoinst" -protoinst "protoinst_files/bd_f69c.protoinst" -protoinst "protoinst_files/design_1.protoinst" -view {C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_36cd.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_f69c.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vip_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//custom_slave_v1_0_S0_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//master_custom_v1_0_M_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/M_AXI_HPM0_LPD
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/S_AXI_HP1_FPD
WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

Time resolution is 1 ps
open_wave_config C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACP : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACE.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACE : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP2 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP3 : Port is ENABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP2_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP4 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP3_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP5 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPM0_LPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP6 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM1_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP2 : Port is ENABLED.
Note: Actual FIFO Depth = 8200
Time: 0 ps  Iteration: 0
Note:  DEPTH = 1024 WIDTH = 36 C_RD_PRIM_WIDTH = 36 C_RD_PRIM_DEPTH = 1024 DEEP = 8 WIDE = 1
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 9 C_RD_PRIM_DEPTH = 4096 DEEP = 1 WIDE = 32
Time: 0 ps  Iteration: 0
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method completes
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
$finish called at time : 586113 ps : File "C:/larry_delivery/Latest/Latest.srcs/sim_1/new/testbench.sv" Line 94
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:01:48 . Memory (MB): peak = 3424.512 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_custom_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/larry_delivery/Driver/driver_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_cntrl
INFO: [VRFC 10-311] analyzing module driver_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module custom_slave_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:607]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_zynq_ultra_ps_e_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_0/sim/design_1_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_1_0/sim/design_1_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_reduced_logic_0_0/sim/design_1_util_reduced_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_reduced_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_2_0/sim/design_1_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_1/sim/design_1_fifo_generator_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_1/sim/design_1_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/sim/bd_36cd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/sim/bd_36cd_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/bd_36cd_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_2/sim/bd_36cd_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_3/sim/bd_36cd_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_4/sim/bd_36cd_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_5/sim/bd_36cd_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_6/sim/bd_36cd_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/sim/design_1_system_ila_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/sim/bd_f69c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_0/sim/bd_f69c_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/bd_f69c_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_2/sim/bd_f69c_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_3/sim/bd_f69c_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_4/sim/bd_f69c_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_5/sim/bd_f69c_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_6/sim/bd_f69c_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/sim/design_1_system_ila_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_4_0/sim/design_1_util_vector_logic_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_master_custom_v1_0_M_0_0/sim/design_1_master_custom_v1_0_M_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_master_custom_v1_0_M_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_custom_slave_v1_0_S0_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_ps8_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1A7ZMW4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3424.512 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_AWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:240]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_BUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:251]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_ARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:264]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2381]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2399]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2425]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2443]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2469]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2487]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2513]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2531]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2557]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2575]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2601]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2619]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2645]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2663]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2689]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2707]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2733]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2738]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2751]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2765]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2766]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2777]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2795]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2821]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2839]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2865]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2883]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2909]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2927]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2953]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2971]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2997]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3015]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3915]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2416]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2434]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2460]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2478]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2504]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2548]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2566]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2592]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2610]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2654]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2680]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2698]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2724]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2742]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2768]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2773]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2786]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2800]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2801]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2812]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2830]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2856]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2874]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2900]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2918]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2944]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2962]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2988]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3006]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3032]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3050]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3950]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_wuser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3952]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_buser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3953]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_ruser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3955]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:330]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:331]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP0RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:334]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:370]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:371]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP1RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:395]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'MAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:403]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:415]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:443]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:446]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:450]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP0WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:452]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:454]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:457]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP0WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:459]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:488]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:491]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:495]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:496]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP1WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:497]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:499]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:502]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP1WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:504]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:533]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:536]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:540]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:541]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:542]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:544]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:547]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:549]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3RACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:556]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3WACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:557]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3RCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:558]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3WCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:559]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:585]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:586]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:623]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:626]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:630]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:631]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP4WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:632]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:634]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:637]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP4WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:639]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:668]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:671]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP5WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:677]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:679]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:682]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP5WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:684]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:713]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:716]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:720]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:721]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP6WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:722]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:724]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:727]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP6WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:729]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPARID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:750]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPAWID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:752]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:754]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPAWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:755]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:757]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPAWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:760]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:763]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPAWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:766]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:768]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPAWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:769]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'SAXIACPWDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:770]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'SAXIACPWSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:771]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'PLPSIRQ0' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:837]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:74]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6303]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6325]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6355]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6374]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'S_RRESP' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:64]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:73]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:76]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4835]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4838]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4860]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4890]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4909]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:41]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'S_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:42]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:64]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'WR_DATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:83]
WARNING: [VRFC 10-3091] actual bit length 4096 differs from formal bit length 1024 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:84]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_DDR' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:94]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_OCM' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:95]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_REG' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:166]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:167]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:260]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:261]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:263]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:355]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:357]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:448]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:449]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:542]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:543]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:637]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:639]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:733]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:735]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:737]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_awid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7822]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_awaddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7823]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_awlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7824]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7827]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7835]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 's_axi_wdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7836]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 's_axi_wstrb' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7837]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_arid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7847]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_araddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7848]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_arlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7849]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_arlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7852]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:804]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:806]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:807]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:808]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:842]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'M_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:843]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:865]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:875]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:877]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:878]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:879]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3798]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3805]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3818]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3825]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v:379]
WARNING: [VRFC 10-5021] port 'PSS_ALTO_CORE_PAD_CLK' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:267]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3714]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3728]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3776]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3790]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp6' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3838]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3888]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3902]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3004]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3018]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3052]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3066]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3115]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3129]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 1. Module driver_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 104. Module driver_monitor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 1. Module driver_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 104. Module driver_monitor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv_co...
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_pkg
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_pkg
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg_legacy
Compiling package c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv_comp
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg
Compiling package unisim.vcomponents
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package fifo_generator_v13_2_9.fifo_generator_v13_2_9_pkg
Compiling package xpm.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module xil_defaultlib.design_1_axi_vip_0_0
Compiling architecture structural of entity c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv [\c_reg_fd_v12_0_7_viv(c_width=5,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_16.c_addsub_v12_0_16_lut6_legacy [\c_addsub_v12_0_16_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_fabric_legacy [\c_addsub_v12_0_16_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_legacy [\c_addsub_v12_0_16_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_legacy [\c_counter_binary_v12_0_17_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv [\c_counter_binary_v12_0_17_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17 [\c_counter_binary_v12_0_17(c_xde...]
Compiling architecture design_1_c_counter_binary_0_0_arch of entity xil_defaultlib.design_1_c_counter_binary_0_0 [design_1_c_counter_binary_0_0_de...]
Compiling module xil_defaultlib.driver_monitor
Compiling module xil_defaultlib.driver_cntrl
Compiling module xil_defaultlib.custom_slave_v1_0_S00_AXI(C_S_AX...
Compiling module xil_defaultlib.design_1_custom_slave_v1_0_S0_0_...
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(clock_domains="COMMON"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=128,c_...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=128,c_pkt...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=256,c_p...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_0
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="FIRST",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="MIDDLE"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="LAST",c...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=32,c_pktf...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=32,c_pk...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_1
Compiling module xil_defaultlib.master_custom_v1_0_M00_AXI(C_M_A...
Compiling module xil_defaultlib.design_1_master_custom_v1_0_M_0_...
Compiling module xil_defaultlib.s00_couplers_imp_1A7ZMW4
Compiling module xil_defaultlib.design_1_ps8_0_axi_periph_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture design_1_rst_ps8_0_99m_0_arch of entity xil_defaultlib.design_1_rst_ps8_0_99M_0 [design_1_rst_ps8_0_99m_0_default]
Compiling module xil_defaultlib.bd_36cd_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_36cd_g_inst_0
Compiling module xil_defaultlib.bd_36cd_ila_lib_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat_default
Compiling module xil_defaultlib.bd_36cd_slot_0_ar_0
Compiling module xil_defaultlib.bd_36cd_slot_0_aw_0
Compiling module xil_defaultlib.bd_36cd_slot_0_b_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat(dout_wi...
Compiling module xil_defaultlib.bd_36cd_slot_0_r_0
Compiling module xil_defaultlib.bd_36cd_slot_0_w_0
Compiling module xil_defaultlib.bd_36cd
Compiling module xil_defaultlib.design_1_system_ila_0_1
Compiling module xil_defaultlib.bd_f69c_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_f69c_g_inst_0
Compiling module xil_defaultlib.bd_f69c_ila_lib_0
Compiling module xil_defaultlib.bd_f69c_slot_0_ar_0
Compiling module xil_defaultlib.bd_f69c_slot_0_aw_0
Compiling module xil_defaultlib.bd_f69c_slot_0_b_0
Compiling module xil_defaultlib.bd_f69c_slot_0_r_0
Compiling module xil_defaultlib.bd_f69c_slot_0_w_0
Compiling module xil_defaultlib.bd_f69c
Compiling module xil_defaultlib.design_1_system_ila_1_1
Compiling module util_reduced_logic_v2_0_5.util_reduced_logic_v2_0_5_util_r...
Compiling module xil_defaultlib.design_1_util_reduced_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_1_0
Compiling module xil_defaultlib.design_1_util_vector_logic_2_0
Compiling module xil_defaultlib.design_1_util_vector_logic_0_1
Compiling module xil_defaultlib.design_1_util_vector_logic_4_0
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_spar...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddrc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocm_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocmc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_reg_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_regc...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddr_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_inte...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15(C_FC...
Compiling module xil_defaultlib.design_1_zynq_ultra_ps_e_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:30 . Memory (MB): peak = 3424.512 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '90' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -protoinst "protoinst_files/bd_36cd.protoinst" -protoinst "protoinst_files/bd_f69c.protoinst" -protoinst "protoinst_files/design_1.protoinst" -view {C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_36cd.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_f69c.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vip_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//custom_slave_v1_0_S0_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//master_custom_v1_0_M_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/M_AXI_HPM0_LPD
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/S_AXI_HP1_FPD
WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

Time resolution is 1 ps
open_wave_config C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACP : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACE.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACE : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP2 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP3 : Port is ENABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP2_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP4 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP3_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP5 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPM0_LPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP6 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM1_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP2 : Port is ENABLED.
Note: Actual FIFO Depth = 8200
Time: 0 ps  Iteration: 0
Note:  DEPTH = 1024 WIDTH = 36 C_RD_PRIM_WIDTH = 36 C_RD_PRIM_DEPTH = 1024 DEEP = 8 WIDE = 1
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 9 C_RD_PRIM_DEPTH = 4096 DEEP = 1 WIDE = 32
Time: 0 ps  Iteration: 0
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method completes
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
$finish called at time : 586113 ps : File "C:/larry_delivery/Latest/Latest.srcs/sim_1/new/testbench.sv" Line 94
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:01:44 . Memory (MB): peak = 3424.512 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_custom_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/larry_delivery/Driver/driver_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_cntrl
INFO: [VRFC 10-311] analyzing module driver_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module custom_slave_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:607]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_zynq_ultra_ps_e_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_0/sim/design_1_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_1_0/sim/design_1_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_reduced_logic_0_0/sim/design_1_util_reduced_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_reduced_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_2_0/sim/design_1_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_1/sim/design_1_fifo_generator_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_1/sim/design_1_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/sim/bd_36cd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/sim/bd_36cd_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/bd_36cd_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_2/sim/bd_36cd_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_3/sim/bd_36cd_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_4/sim/bd_36cd_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_5/sim/bd_36cd_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_6/sim/bd_36cd_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/sim/design_1_system_ila_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/sim/bd_f69c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_0/sim/bd_f69c_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/bd_f69c_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_2/sim/bd_f69c_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_3/sim/bd_f69c_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_4/sim/bd_f69c_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_5/sim/bd_f69c_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_6/sim/bd_f69c_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/sim/design_1_system_ila_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_4_0/sim/design_1_util_vector_logic_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_master_custom_v1_0_M_0_0/sim/design_1_master_custom_v1_0_M_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_master_custom_v1_0_M_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_custom_slave_v1_0_S0_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_ps8_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1A7ZMW4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3424.512 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_AWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:240]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_BUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:251]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_ARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:264]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2381]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2399]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2425]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2443]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2469]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2487]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2513]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2531]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2557]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2575]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2601]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2619]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2645]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2663]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2689]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2707]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2733]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2738]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2751]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2765]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2766]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2777]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2795]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2821]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2839]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2865]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2883]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2909]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2927]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2953]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2971]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2997]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3015]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3915]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2416]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2434]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2460]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2478]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2504]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2548]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2566]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2592]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2610]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2654]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2680]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2698]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2724]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2742]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2768]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2773]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2786]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2800]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2801]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2812]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2830]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2856]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2874]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2900]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2918]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2944]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2962]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2988]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3006]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3032]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3050]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3950]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_wuser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3952]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_buser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3953]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_ruser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3955]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:330]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:331]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP0RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:334]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:370]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:371]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP1RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:395]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'MAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:403]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:415]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:443]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:446]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:450]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP0WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:452]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:454]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:457]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP0WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:459]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:488]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:491]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:495]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:496]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP1WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:497]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:499]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:502]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP1WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:504]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:533]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:536]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:540]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:541]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:542]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:544]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:547]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:549]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3RACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:556]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3WACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:557]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3RCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:558]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3WCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:559]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:585]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:586]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:623]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:626]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:630]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:631]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP4WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:632]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:634]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:637]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP4WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:639]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:668]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:671]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP5WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:677]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:679]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:682]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP5WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:684]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:713]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:716]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:720]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:721]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP6WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:722]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:724]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:727]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP6WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:729]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPARID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:750]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPAWID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:752]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:754]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPAWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:755]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:757]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPAWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:760]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:763]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPAWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:766]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:768]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPAWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:769]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'SAXIACPWDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:770]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'SAXIACPWSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:771]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'PLPSIRQ0' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:837]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:74]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6303]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6325]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6355]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6374]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'S_RRESP' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:64]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:73]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:76]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4835]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4838]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4860]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4890]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4909]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:41]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'S_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:42]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:64]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'WR_DATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:83]
WARNING: [VRFC 10-3091] actual bit length 4096 differs from formal bit length 1024 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:84]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_DDR' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:94]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_OCM' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:95]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_REG' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:166]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:167]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:260]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:261]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:263]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:355]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:357]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:448]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:449]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:542]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:543]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:637]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:639]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:733]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:735]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:737]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_awid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7822]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_awaddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7823]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_awlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7824]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7827]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7835]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 's_axi_wdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7836]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 's_axi_wstrb' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7837]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_arid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7847]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_araddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7848]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_arlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7849]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_arlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7852]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:804]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:806]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:807]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:808]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:842]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'M_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:843]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:865]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:875]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:877]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:878]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:879]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3798]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3805]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3818]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3825]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v:379]
WARNING: [VRFC 10-5021] port 'PSS_ALTO_CORE_PAD_CLK' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:267]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3714]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3728]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3776]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3790]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp6' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3838]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3888]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3902]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3004]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3018]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3052]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3066]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3115]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3129]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 1. Module driver_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 104. Module driver_monitor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 1. Module driver_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 104. Module driver_monitor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv_co...
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_pkg
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_pkg
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg_legacy
Compiling package c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv_comp
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg
Compiling package unisim.vcomponents
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package fifo_generator_v13_2_9.fifo_generator_v13_2_9_pkg
Compiling package xpm.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module xil_defaultlib.design_1_axi_vip_0_0
Compiling architecture structural of entity c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv [\c_reg_fd_v12_0_7_viv(c_width=5,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_16.c_addsub_v12_0_16_lut6_legacy [\c_addsub_v12_0_16_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_fabric_legacy [\c_addsub_v12_0_16_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_legacy [\c_addsub_v12_0_16_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_legacy [\c_counter_binary_v12_0_17_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv [\c_counter_binary_v12_0_17_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17 [\c_counter_binary_v12_0_17(c_xde...]
Compiling architecture design_1_c_counter_binary_0_0_arch of entity xil_defaultlib.design_1_c_counter_binary_0_0 [design_1_c_counter_binary_0_0_de...]
Compiling module xil_defaultlib.driver_monitor
Compiling module xil_defaultlib.driver_cntrl
Compiling module xil_defaultlib.custom_slave_v1_0_S00_AXI(C_S_AX...
Compiling module xil_defaultlib.design_1_custom_slave_v1_0_S0_0_...
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(clock_domains="COMMON"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=128,c_...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=128,c_pkt...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=256,c_p...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_0
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="FIRST",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="MIDDLE"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="LAST",c...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=32,c_pktf...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=32,c_pk...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_1
Compiling module xil_defaultlib.master_custom_v1_0_M00_AXI(C_M_A...
Compiling module xil_defaultlib.design_1_master_custom_v1_0_M_0_...
Compiling module xil_defaultlib.s00_couplers_imp_1A7ZMW4
Compiling module xil_defaultlib.design_1_ps8_0_axi_periph_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture design_1_rst_ps8_0_99m_0_arch of entity xil_defaultlib.design_1_rst_ps8_0_99M_0 [design_1_rst_ps8_0_99m_0_default]
Compiling module xil_defaultlib.bd_36cd_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_36cd_g_inst_0
Compiling module xil_defaultlib.bd_36cd_ila_lib_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat_default
Compiling module xil_defaultlib.bd_36cd_slot_0_ar_0
Compiling module xil_defaultlib.bd_36cd_slot_0_aw_0
Compiling module xil_defaultlib.bd_36cd_slot_0_b_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat(dout_wi...
Compiling module xil_defaultlib.bd_36cd_slot_0_r_0
Compiling module xil_defaultlib.bd_36cd_slot_0_w_0
Compiling module xil_defaultlib.bd_36cd
Compiling module xil_defaultlib.design_1_system_ila_0_1
Compiling module xil_defaultlib.bd_f69c_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_f69c_g_inst_0
Compiling module xil_defaultlib.bd_f69c_ila_lib_0
Compiling module xil_defaultlib.bd_f69c_slot_0_ar_0
Compiling module xil_defaultlib.bd_f69c_slot_0_aw_0
Compiling module xil_defaultlib.bd_f69c_slot_0_b_0
Compiling module xil_defaultlib.bd_f69c_slot_0_r_0
Compiling module xil_defaultlib.bd_f69c_slot_0_w_0
Compiling module xil_defaultlib.bd_f69c
Compiling module xil_defaultlib.design_1_system_ila_1_1
Compiling module util_reduced_logic_v2_0_5.util_reduced_logic_v2_0_5_util_r...
Compiling module xil_defaultlib.design_1_util_reduced_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_1_0
Compiling module xil_defaultlib.design_1_util_vector_logic_2_0
Compiling module xil_defaultlib.design_1_util_vector_logic_0_1
Compiling module xil_defaultlib.design_1_util_vector_logic_4_0
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_spar...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddrc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocm_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocmc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_reg_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_regc...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddr_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_inte...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15(C_FC...
Compiling module xil_defaultlib.design_1_zynq_ultra_ps_e_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:32 . Memory (MB): peak = 3424.512 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '92' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -protoinst "protoinst_files/bd_36cd.protoinst" -protoinst "protoinst_files/bd_f69c.protoinst" -protoinst "protoinst_files/design_1.protoinst" -view {C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_36cd.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_f69c.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vip_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//custom_slave_v1_0_S0_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//master_custom_v1_0_M_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/M_AXI_HPM0_LPD
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/S_AXI_HP1_FPD
WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

Time resolution is 1 ps
open_wave_config C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACP : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACE.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACE : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP2 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP3 : Port is ENABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP2_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP4 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP3_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP5 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPM0_LPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP6 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM1_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP2 : Port is ENABLED.
Note: Actual FIFO Depth = 8200
Time: 0 ps  Iteration: 0
Note:  DEPTH = 1024 WIDTH = 36 C_RD_PRIM_WIDTH = 36 C_RD_PRIM_DEPTH = 1024 DEEP = 8 WIDE = 1
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 9 C_RD_PRIM_DEPTH = 4096 DEEP = 1 WIDE = 32
Time: 0 ps  Iteration: 0
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method completes
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
$finish called at time : 586113 ps : File "C:/larry_delivery/Latest/Latest.srcs/sim_1/new/testbench.sv" Line 94
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:01:46 . Memory (MB): peak = 3424.512 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
ERROR: [Common 17-180] Spawn failed: No error
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [C:/larry_delivery/Driver/driver_cntrl.v:154]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [C:/larry_delivery/Driver/driver_cntrl.v:154]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
ERROR: [Common 17-180] Spawn failed: No error
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [C:/larry_delivery/Driver/driver_cntrl.v:154]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [C:/larry_delivery/Driver/driver_cntrl.v:154]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_custom_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/larry_delivery/Driver/driver_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_cntrl
INFO: [VRFC 10-311] analyzing module driver_monitor
ERROR: [VRFC 10-4982] syntax error near 'end' [C:/larry_delivery/Driver/driver_cntrl.v:154]
ERROR: [VRFC 10-8549] SystemVerilog keyword 'end' used in incorrect context [C:/larry_delivery/Driver/driver_cntrl.v:154]
ERROR: [VRFC 10-8530] module 'driver_monitor' is ignored due to previous errors [C:/larry_delivery/Driver/driver_cntrl.v:104]
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3424.512 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_custom_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/larry_delivery/Driver/driver_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_cntrl
INFO: [VRFC 10-311] analyzing module driver_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module custom_slave_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:607]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_zynq_ultra_ps_e_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_0/sim/design_1_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_1_0/sim/design_1_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_reduced_logic_0_0/sim/design_1_util_reduced_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_reduced_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_2_0/sim/design_1_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_1/sim/design_1_fifo_generator_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_1/sim/design_1_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/sim/bd_36cd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/sim/bd_36cd_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/bd_36cd_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_2/sim/bd_36cd_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_3/sim/bd_36cd_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_4/sim/bd_36cd_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_5/sim/bd_36cd_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_6/sim/bd_36cd_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/sim/design_1_system_ila_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/sim/bd_f69c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_0/sim/bd_f69c_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/bd_f69c_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_2/sim/bd_f69c_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_3/sim/bd_f69c_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_4/sim/bd_f69c_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_5/sim/bd_f69c_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_6/sim/bd_f69c_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/sim/design_1_system_ila_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_4_0/sim/design_1_util_vector_logic_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_master_custom_v1_0_M_0_0/sim/design_1_master_custom_v1_0_M_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_master_custom_v1_0_M_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_custom_slave_v1_0_S0_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_ps8_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1A7ZMW4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3424.512 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_AWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:240]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_BUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:251]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_ARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:264]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2381]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2399]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2425]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2443]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2469]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2487]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2513]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2531]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2557]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2575]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2601]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2619]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2645]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2663]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2689]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2707]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2733]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2738]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2751]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2765]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2766]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2777]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2795]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2821]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2839]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2865]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2883]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2909]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2927]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2953]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2971]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2997]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3015]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3915]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2416]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2434]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2460]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2478]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2504]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2548]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2566]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2592]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2610]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2654]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2680]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2698]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2724]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2742]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2768]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2773]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2786]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2800]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2801]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2812]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2830]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2856]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2874]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2900]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2918]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2944]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2962]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2988]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3006]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3032]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3050]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3950]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_wuser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3952]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_buser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3953]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_ruser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3955]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:330]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:331]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP0RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:334]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:370]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:371]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP1RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:395]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'MAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:403]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:415]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:443]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:446]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:450]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP0WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:452]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:454]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:457]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP0WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:459]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:488]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:491]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:495]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:496]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP1WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:497]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:499]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:502]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP1WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:504]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:533]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:536]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:540]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:541]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:542]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:544]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:547]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:549]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3RACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:556]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3WACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:557]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3RCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:558]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3WCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:559]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:585]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:586]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:623]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:626]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:630]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:631]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP4WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:632]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:634]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:637]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP4WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:639]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:668]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:671]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP5WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:677]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:679]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:682]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP5WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:684]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:713]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:716]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:720]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:721]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP6WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:722]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:724]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:727]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP6WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:729]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPARID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:750]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPAWID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:752]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:754]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPAWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:755]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:757]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPAWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:760]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:763]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPAWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:766]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:768]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPAWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:769]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'SAXIACPWDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:770]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'SAXIACPWSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:771]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'PLPSIRQ0' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:837]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:74]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6303]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6325]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6355]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6374]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'S_RRESP' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:64]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:73]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:76]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4835]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4838]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4860]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4890]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4909]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:41]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'S_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:42]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:64]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'WR_DATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:83]
WARNING: [VRFC 10-3091] actual bit length 4096 differs from formal bit length 1024 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:84]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_DDR' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:94]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_OCM' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:95]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_REG' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:166]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:167]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:260]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:261]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:263]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:355]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:357]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:448]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:449]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:542]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:543]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:637]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:639]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:733]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:735]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:737]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_awid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7822]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_awaddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7823]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_awlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7824]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7827]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7835]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 's_axi_wdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7836]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 's_axi_wstrb' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7837]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_arid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7847]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_araddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7848]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_arlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7849]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_arlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7852]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:804]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:806]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:807]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:808]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:842]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'M_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:843]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:865]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:875]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:877]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:878]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:879]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3798]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3805]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3818]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3825]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v:379]
WARNING: [VRFC 10-5021] port 'PSS_ALTO_CORE_PAD_CLK' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:267]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3714]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3728]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3776]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3790]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp6' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3838]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3888]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3902]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3004]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3018]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3052]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3066]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3115]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3129]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 1. Module driver_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 104. Module driver_monitor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 1. Module driver_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 104. Module driver_monitor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv_co...
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_pkg
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_pkg
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg_legacy
Compiling package c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv_comp
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg
Compiling package unisim.vcomponents
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package fifo_generator_v13_2_9.fifo_generator_v13_2_9_pkg
Compiling package xpm.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module xil_defaultlib.design_1_axi_vip_0_0
Compiling architecture structural of entity c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv [\c_reg_fd_v12_0_7_viv(c_width=5,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_16.c_addsub_v12_0_16_lut6_legacy [\c_addsub_v12_0_16_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_fabric_legacy [\c_addsub_v12_0_16_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_legacy [\c_addsub_v12_0_16_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_legacy [\c_counter_binary_v12_0_17_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv [\c_counter_binary_v12_0_17_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17 [\c_counter_binary_v12_0_17(c_xde...]
Compiling architecture design_1_c_counter_binary_0_0_arch of entity xil_defaultlib.design_1_c_counter_binary_0_0 [design_1_c_counter_binary_0_0_de...]
Compiling module xil_defaultlib.driver_monitor
Compiling module xil_defaultlib.driver_cntrl
Compiling module xil_defaultlib.custom_slave_v1_0_S00_AXI(C_S_AX...
Compiling module xil_defaultlib.design_1_custom_slave_v1_0_S0_0_...
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(clock_domains="COMMON"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=128,c_...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=128,c_pkt...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=256,c_p...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_0
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="FIRST",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="MIDDLE"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="LAST",c...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=32,c_pktf...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=32,c_pk...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_1
Compiling module xil_defaultlib.master_custom_v1_0_M00_AXI(C_M_A...
Compiling module xil_defaultlib.design_1_master_custom_v1_0_M_0_...
Compiling module xil_defaultlib.s00_couplers_imp_1A7ZMW4
Compiling module xil_defaultlib.design_1_ps8_0_axi_periph_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture design_1_rst_ps8_0_99m_0_arch of entity xil_defaultlib.design_1_rst_ps8_0_99M_0 [design_1_rst_ps8_0_99m_0_default]
Compiling module xil_defaultlib.bd_36cd_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_36cd_g_inst_0
Compiling module xil_defaultlib.bd_36cd_ila_lib_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat_default
Compiling module xil_defaultlib.bd_36cd_slot_0_ar_0
Compiling module xil_defaultlib.bd_36cd_slot_0_aw_0
Compiling module xil_defaultlib.bd_36cd_slot_0_b_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat(dout_wi...
Compiling module xil_defaultlib.bd_36cd_slot_0_r_0
Compiling module xil_defaultlib.bd_36cd_slot_0_w_0
Compiling module xil_defaultlib.bd_36cd
Compiling module xil_defaultlib.design_1_system_ila_0_1
Compiling module xil_defaultlib.bd_f69c_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_f69c_g_inst_0
Compiling module xil_defaultlib.bd_f69c_ila_lib_0
Compiling module xil_defaultlib.bd_f69c_slot_0_ar_0
Compiling module xil_defaultlib.bd_f69c_slot_0_aw_0
Compiling module xil_defaultlib.bd_f69c_slot_0_b_0
Compiling module xil_defaultlib.bd_f69c_slot_0_r_0
Compiling module xil_defaultlib.bd_f69c_slot_0_w_0
Compiling module xil_defaultlib.bd_f69c
Compiling module xil_defaultlib.design_1_system_ila_1_1
Compiling module util_reduced_logic_v2_0_5.util_reduced_logic_v2_0_5_util_r...
Compiling module xil_defaultlib.design_1_util_reduced_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_1_0
Compiling module xil_defaultlib.design_1_util_vector_logic_2_0
Compiling module xil_defaultlib.design_1_util_vector_logic_0_1
Compiling module xil_defaultlib.design_1_util_vector_logic_4_0
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_spar...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddrc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocm_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocmc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_reg_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_regc...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddr_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_inte...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15(C_FC...
Compiling module xil_defaultlib.design_1_zynq_ultra_ps_e_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:01:34 . Memory (MB): peak = 3424.512 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '94' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -protoinst "protoinst_files/bd_36cd.protoinst" -protoinst "protoinst_files/bd_f69c.protoinst" -protoinst "protoinst_files/design_1.protoinst" -view {C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_36cd.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_f69c.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vip_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//custom_slave_v1_0_S0_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//master_custom_v1_0_M_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/M_AXI_HPM0_LPD
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/S_AXI_HP1_FPD
WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

Time resolution is 1 ps
open_wave_config C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACP : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACE.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACE : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP2 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP3 : Port is ENABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP2_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP4 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP3_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP5 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPM0_LPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP6 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM1_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP2 : Port is ENABLED.
Note: Actual FIFO Depth = 8200
Time: 0 ps  Iteration: 0
Note:  DEPTH = 1024 WIDTH = 36 C_RD_PRIM_WIDTH = 36 C_RD_PRIM_DEPTH = 1024 DEEP = 8 WIDE = 1
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 9 C_RD_PRIM_DEPTH = 4096 DEEP = 1 WIDE = 32
Time: 0 ps  Iteration: 0
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method completes
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
$finish called at time : 586113 ps : File "C:/larry_delivery/Latest/Latest.srcs/sim_1/new/testbench.sv" Line 94
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:01:48 . Memory (MB): peak = 3424.512 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
ERROR: [Common 17-180] Spawn failed: No error
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'else' [C:/larry_delivery/Driver/driver_cntrl.v:130]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [C:/larry_delivery/Driver/driver_cntrl.v:159]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'else' [C:/larry_delivery/Driver/driver_cntrl.v:130]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [C:/larry_delivery/Driver/driver_cntrl.v:159]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_custom_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/larry_delivery/Driver/driver_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_cntrl
INFO: [VRFC 10-311] analyzing module driver_monitor
ERROR: [VRFC 10-4982] syntax error near 'else' [C:/larry_delivery/Driver/driver_cntrl.v:130]
ERROR: [VRFC 10-8549] SystemVerilog keyword 'else' used in incorrect context [C:/larry_delivery/Driver/driver_cntrl.v:130]
ERROR: [VRFC 10-4982] syntax error near 'end' [C:/larry_delivery/Driver/driver_cntrl.v:159]
ERROR: [VRFC 10-8549] SystemVerilog keyword 'end' used in incorrect context [C:/larry_delivery/Driver/driver_cntrl.v:159]
ERROR: [VRFC 10-8530] module 'driver_monitor' is ignored due to previous errors [C:/larry_delivery/Driver/driver_cntrl.v:104]
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3424.512 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
ERROR: [Common 17-180] Spawn failed: No error
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [C:/larry_delivery/Driver/driver_cntrl.v:158]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [C:/larry_delivery/Driver/driver_cntrl.v:158]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_custom_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/larry_delivery/Driver/driver_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_cntrl
INFO: [VRFC 10-311] analyzing module driver_monitor
ERROR: [VRFC 10-4982] syntax error near 'end' [C:/larry_delivery/Driver/driver_cntrl.v:158]
ERROR: [VRFC 10-8549] SystemVerilog keyword 'end' used in incorrect context [C:/larry_delivery/Driver/driver_cntrl.v:158]
ERROR: [VRFC 10-8530] module 'driver_monitor' is ignored due to previous errors [C:/larry_delivery/Driver/driver_cntrl.v:104]
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3424.512 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
ERROR: [Common 17-180] Spawn failed: No error
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [C:/larry_delivery/Driver/driver_cntrl.v:158]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [C:/larry_delivery/Driver/driver_cntrl.v:158]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
ERROR: [Common 17-180] Spawn failed: No error
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [C:/larry_delivery/Driver/driver_cntrl.v:158]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [C:/larry_delivery/Driver/driver_cntrl.v:158]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
ERROR: [Common 17-180] Spawn failed: No error
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'else' [C:/larry_delivery/Driver/driver_cntrl.v:137]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'else' [C:/larry_delivery/Driver/driver_cntrl.v:137]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
ERROR: [Common 17-180] Spawn failed: No error
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'else' [C:/larry_delivery/Driver/driver_cntrl.v:137]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'else' [C:/larry_delivery/Driver/driver_cntrl.v:137]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
ERROR: [Common 17-180] Spawn failed: No error
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [C:/larry_delivery/Driver/driver_cntrl.v:162]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [C:/larry_delivery/Driver/driver_cntrl.v:162]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_custom_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/larry_delivery/Driver/driver_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_cntrl
INFO: [VRFC 10-311] analyzing module driver_monitor
ERROR: [VRFC 10-4982] syntax error near 'endmodule' [C:/larry_delivery/Driver/driver_cntrl.v:162]
ERROR: [VRFC 10-8549] SystemVerilog keyword 'endmodule' used in incorrect context [C:/larry_delivery/Driver/driver_cntrl.v:162]
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3424.512 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_custom_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/larry_delivery/Driver/driver_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_cntrl
INFO: [VRFC 10-311] analyzing module driver_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module custom_slave_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:607]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_zynq_ultra_ps_e_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_0/sim/design_1_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_1_0/sim/design_1_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_reduced_logic_0_0/sim/design_1_util_reduced_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_reduced_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_2_0/sim/design_1_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_1/sim/design_1_fifo_generator_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_1/sim/design_1_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/sim/bd_36cd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/sim/bd_36cd_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/bd_36cd_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_2/sim/bd_36cd_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_3/sim/bd_36cd_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_4/sim/bd_36cd_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_5/sim/bd_36cd_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_6/sim/bd_36cd_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/sim/design_1_system_ila_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/sim/bd_f69c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_0/sim/bd_f69c_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/bd_f69c_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_2/sim/bd_f69c_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_3/sim/bd_f69c_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_4/sim/bd_f69c_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_5/sim/bd_f69c_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_6/sim/bd_f69c_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/sim/design_1_system_ila_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_4_0/sim/design_1_util_vector_logic_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_master_custom_v1_0_M_0_0/sim/design_1_master_custom_v1_0_M_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_master_custom_v1_0_M_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_custom_slave_v1_0_S0_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_ps8_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1A7ZMW4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3424.512 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_AWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:240]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_BUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:251]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_ARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:264]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2381]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2399]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2425]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2443]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2469]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2487]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2513]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2531]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2557]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2575]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2601]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2619]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2645]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2663]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2689]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2707]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2733]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2738]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2751]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2765]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2766]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2777]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2795]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2821]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2839]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2865]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2883]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2909]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2927]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2953]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2971]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2997]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3015]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3915]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2416]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2434]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2460]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2478]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2504]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2548]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2566]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2592]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2610]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2654]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2680]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2698]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2724]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2742]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2768]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2773]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2786]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2800]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2801]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2812]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2830]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2856]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2874]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2900]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2918]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2944]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2962]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2988]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3006]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3032]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3050]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3950]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_wuser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3952]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_buser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3953]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_ruser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3955]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:330]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:331]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP0RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:334]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:370]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:371]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP1RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:395]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'MAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:403]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:415]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:443]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:446]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:450]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP0WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:452]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:454]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:457]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP0WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:459]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:488]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:491]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:495]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:496]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP1WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:497]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:499]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:502]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP1WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:504]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:533]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:536]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:540]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:541]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:542]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:544]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:547]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:549]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3RACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:556]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3WACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:557]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3RCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:558]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3WCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:559]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:585]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:586]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:623]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:626]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:630]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:631]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP4WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:632]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:634]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:637]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP4WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:639]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:668]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:671]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP5WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:677]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:679]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:682]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP5WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:684]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:713]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:716]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:720]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:721]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP6WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:722]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:724]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:727]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP6WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:729]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPARID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:750]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPAWID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:752]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:754]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPAWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:755]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:757]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPAWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:760]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:763]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPAWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:766]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:768]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPAWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:769]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'SAXIACPWDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:770]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'SAXIACPWSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:771]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'PLPSIRQ0' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:837]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:74]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6303]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6325]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6355]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6374]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'S_RRESP' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:64]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:73]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:76]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4835]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4838]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4860]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4890]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4909]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:41]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'S_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:42]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:64]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'WR_DATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:83]
WARNING: [VRFC 10-3091] actual bit length 4096 differs from formal bit length 1024 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:84]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_DDR' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:94]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_OCM' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:95]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_REG' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:166]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:167]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:260]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:261]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:263]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:355]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:357]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:448]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:449]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:542]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:543]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:637]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:639]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:733]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:735]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:737]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_awid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7822]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_awaddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7823]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_awlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7824]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7827]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7835]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 's_axi_wdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7836]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 's_axi_wstrb' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7837]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_arid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7847]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_araddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7848]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_arlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7849]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_arlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7852]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:804]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:806]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:807]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:808]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:842]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'M_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:843]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:865]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:875]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:877]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:878]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:879]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3798]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3805]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3818]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3825]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v:379]
WARNING: [VRFC 10-5021] port 'PSS_ALTO_CORE_PAD_CLK' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:267]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3714]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3728]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3776]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3790]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp6' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3838]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3888]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3902]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3004]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3018]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3052]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3066]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3115]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3129]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 1. Module driver_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 104. Module driver_monitor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 1. Module driver_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 104. Module driver_monitor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv_co...
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_pkg
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_pkg
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg_legacy
Compiling package c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv_comp
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg
Compiling package unisim.vcomponents
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package fifo_generator_v13_2_9.fifo_generator_v13_2_9_pkg
Compiling package xpm.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module xil_defaultlib.design_1_axi_vip_0_0
Compiling architecture structural of entity c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv [\c_reg_fd_v12_0_7_viv(c_width=5,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_16.c_addsub_v12_0_16_lut6_legacy [\c_addsub_v12_0_16_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_fabric_legacy [\c_addsub_v12_0_16_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_legacy [\c_addsub_v12_0_16_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_legacy [\c_counter_binary_v12_0_17_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv [\c_counter_binary_v12_0_17_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17 [\c_counter_binary_v12_0_17(c_xde...]
Compiling architecture design_1_c_counter_binary_0_0_arch of entity xil_defaultlib.design_1_c_counter_binary_0_0 [design_1_c_counter_binary_0_0_de...]
Compiling module xil_defaultlib.driver_monitor
Compiling module xil_defaultlib.driver_cntrl
Compiling module xil_defaultlib.custom_slave_v1_0_S00_AXI(C_S_AX...
Compiling module xil_defaultlib.design_1_custom_slave_v1_0_S0_0_...
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(clock_domains="COMMON"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=128,c_...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=128,c_pkt...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=256,c_p...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_0
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="FIRST",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="MIDDLE"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="LAST",c...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=32,c_pktf...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=32,c_pk...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_1
Compiling module xil_defaultlib.master_custom_v1_0_M00_AXI(C_M_A...
Compiling module xil_defaultlib.design_1_master_custom_v1_0_M_0_...
Compiling module xil_defaultlib.s00_couplers_imp_1A7ZMW4
Compiling module xil_defaultlib.design_1_ps8_0_axi_periph_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture design_1_rst_ps8_0_99m_0_arch of entity xil_defaultlib.design_1_rst_ps8_0_99M_0 [design_1_rst_ps8_0_99m_0_default]
Compiling module xil_defaultlib.bd_36cd_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_36cd_g_inst_0
Compiling module xil_defaultlib.bd_36cd_ila_lib_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat_default
Compiling module xil_defaultlib.bd_36cd_slot_0_ar_0
Compiling module xil_defaultlib.bd_36cd_slot_0_aw_0
Compiling module xil_defaultlib.bd_36cd_slot_0_b_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat(dout_wi...
Compiling module xil_defaultlib.bd_36cd_slot_0_r_0
Compiling module xil_defaultlib.bd_36cd_slot_0_w_0
Compiling module xil_defaultlib.bd_36cd
Compiling module xil_defaultlib.design_1_system_ila_0_1
Compiling module xil_defaultlib.bd_f69c_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_f69c_g_inst_0
Compiling module xil_defaultlib.bd_f69c_ila_lib_0
Compiling module xil_defaultlib.bd_f69c_slot_0_ar_0
Compiling module xil_defaultlib.bd_f69c_slot_0_aw_0
Compiling module xil_defaultlib.bd_f69c_slot_0_b_0
Compiling module xil_defaultlib.bd_f69c_slot_0_r_0
Compiling module xil_defaultlib.bd_f69c_slot_0_w_0
Compiling module xil_defaultlib.bd_f69c
Compiling module xil_defaultlib.design_1_system_ila_1_1
Compiling module util_reduced_logic_v2_0_5.util_reduced_logic_v2_0_5_util_r...
Compiling module xil_defaultlib.design_1_util_reduced_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_1_0
Compiling module xil_defaultlib.design_1_util_vector_logic_2_0
Compiling module xil_defaultlib.design_1_util_vector_logic_0_1
Compiling module xil_defaultlib.design_1_util_vector_logic_4_0
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_spar...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddrc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocm_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocmc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_reg_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_regc...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddr_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_inte...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15(C_FC...
Compiling module xil_defaultlib.design_1_zynq_ultra_ps_e_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:34 . Memory (MB): peak = 3424.512 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '94' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -protoinst "protoinst_files/bd_36cd.protoinst" -protoinst "protoinst_files/bd_f69c.protoinst" -protoinst "protoinst_files/design_1.protoinst" -view {C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_36cd.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_f69c.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vip_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//custom_slave_v1_0_S0_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//master_custom_v1_0_M_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/M_AXI_HPM0_LPD
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/S_AXI_HP1_FPD
WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

Time resolution is 1 ps
open_wave_config C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACP : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACE.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACE : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP2 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP3 : Port is ENABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP2_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP4 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP3_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP5 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPM0_LPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP6 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM1_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP2 : Port is ENABLED.
Note: Actual FIFO Depth = 8200
Time: 0 ps  Iteration: 0
Note:  DEPTH = 1024 WIDTH = 36 C_RD_PRIM_WIDTH = 36 C_RD_PRIM_DEPTH = 1024 DEEP = 8 WIDE = 1
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 9 C_RD_PRIM_DEPTH = 4096 DEEP = 1 WIDE = 32
Time: 0 ps  Iteration: 0
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method completes
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
$finish called at time : 586113 ps : File "C:/larry_delivery/Latest/Latest.srcs/sim_1/new/testbench.sv" Line 94
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:01:48 . Memory (MB): peak = 3424.512 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
ERROR: [Common 17-180] Spawn failed: No error
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [C:/larry_delivery/Driver/driver_cntrl.v:162]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_custom_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/larry_delivery/Driver/driver_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_cntrl
INFO: [VRFC 10-311] analyzing module driver_monitor
ERROR: [VRFC 10-4982] syntax error near 'endmodule' [C:/larry_delivery/Driver/driver_cntrl.v:162]
ERROR: [VRFC 10-8549] SystemVerilog keyword 'endmodule' used in incorrect context [C:/larry_delivery/Driver/driver_cntrl.v:162]
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3424.512 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_custom_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/larry_delivery/Driver/driver_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_cntrl
INFO: [VRFC 10-311] analyzing module driver_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module custom_slave_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:607]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_zynq_ultra_ps_e_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_0/sim/design_1_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_1_0/sim/design_1_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_reduced_logic_0_0/sim/design_1_util_reduced_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_reduced_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_2_0/sim/design_1_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_1/sim/design_1_fifo_generator_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_1/sim/design_1_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/sim/bd_36cd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/sim/bd_36cd_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/bd_36cd_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_2/sim/bd_36cd_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_3/sim/bd_36cd_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_4/sim/bd_36cd_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_5/sim/bd_36cd_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_6/sim/bd_36cd_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/sim/design_1_system_ila_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/sim/bd_f69c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_0/sim/bd_f69c_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/bd_f69c_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_2/sim/bd_f69c_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_3/sim/bd_f69c_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_4/sim/bd_f69c_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_5/sim/bd_f69c_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_6/sim/bd_f69c_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/sim/design_1_system_ila_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_4_0/sim/design_1_util_vector_logic_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_master_custom_v1_0_M_0_0/sim/design_1_master_custom_v1_0_M_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_master_custom_v1_0_M_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_custom_slave_v1_0_S0_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_ps8_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1A7ZMW4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3424.512 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_AWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:240]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_BUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:251]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_ARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:264]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2381]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2399]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2425]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2443]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2469]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2487]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2513]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2531]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2557]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2575]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2601]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2619]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2645]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2663]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2689]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2707]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2733]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2738]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2751]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2765]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2766]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2777]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2795]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2821]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2839]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2865]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2883]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2909]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2927]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2953]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2971]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2997]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3015]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3915]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2416]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2434]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2460]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2478]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2504]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2548]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2566]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2592]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2610]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2654]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2680]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2698]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2724]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2742]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2768]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2773]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2786]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2800]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2801]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2812]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2830]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2856]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2874]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2900]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2918]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2944]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2962]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2988]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3006]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3032]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3050]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3950]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_wuser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3952]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_buser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3953]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_ruser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3955]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:330]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:331]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP0RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:334]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:370]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:371]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP1RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:395]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'MAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:403]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:415]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:443]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:446]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:450]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP0WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:452]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:454]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:457]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP0WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:459]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:488]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:491]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:495]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:496]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP1WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:497]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:499]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:502]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP1WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:504]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:533]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:536]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:540]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:541]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:542]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:544]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:547]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:549]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3RACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:556]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3WACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:557]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3RCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:558]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3WCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:559]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:585]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:586]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:623]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:626]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:630]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:631]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP4WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:632]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:634]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:637]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP4WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:639]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:668]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:671]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP5WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:677]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:679]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:682]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP5WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:684]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:713]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:716]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:720]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:721]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP6WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:722]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:724]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:727]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP6WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:729]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPARID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:750]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPAWID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:752]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:754]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPAWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:755]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:757]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPAWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:760]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:763]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPAWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:766]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:768]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPAWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:769]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'SAXIACPWDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:770]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'SAXIACPWSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:771]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'PLPSIRQ0' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:837]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:74]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6303]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6325]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6355]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6374]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'S_RRESP' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:64]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:73]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:76]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4835]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4838]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4860]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4890]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4909]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:41]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'S_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:42]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:64]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'WR_DATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:83]
WARNING: [VRFC 10-3091] actual bit length 4096 differs from formal bit length 1024 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:84]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_DDR' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:94]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_OCM' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:95]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_REG' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:166]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:167]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:260]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:261]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:263]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:355]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:357]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:448]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:449]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:542]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:543]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:637]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:639]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:733]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:735]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:737]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_awid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7822]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_awaddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7823]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_awlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7824]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7827]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7835]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 's_axi_wdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7836]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 's_axi_wstrb' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7837]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_arid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7847]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_araddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7848]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_arlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7849]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_arlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7852]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:804]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:806]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:807]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:808]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:842]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'M_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:843]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:865]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:875]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:877]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:878]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:879]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3798]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3805]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3818]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3825]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v:379]
WARNING: [VRFC 10-5021] port 'PSS_ALTO_CORE_PAD_CLK' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:267]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3714]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3728]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3776]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3790]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp6' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3838]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3888]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3902]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3004]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3018]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3052]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3066]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3115]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3129]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 1. Module driver_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 104. Module driver_monitor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 1. Module driver_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 104. Module driver_monitor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv_co...
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_pkg
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_pkg
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg_legacy
Compiling package c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv_comp
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg
Compiling package unisim.vcomponents
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package fifo_generator_v13_2_9.fifo_generator_v13_2_9_pkg
Compiling package xpm.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module xil_defaultlib.design_1_axi_vip_0_0
Compiling architecture structural of entity c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv [\c_reg_fd_v12_0_7_viv(c_width=5,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_16.c_addsub_v12_0_16_lut6_legacy [\c_addsub_v12_0_16_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_fabric_legacy [\c_addsub_v12_0_16_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_legacy [\c_addsub_v12_0_16_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_legacy [\c_counter_binary_v12_0_17_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv [\c_counter_binary_v12_0_17_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17 [\c_counter_binary_v12_0_17(c_xde...]
Compiling architecture design_1_c_counter_binary_0_0_arch of entity xil_defaultlib.design_1_c_counter_binary_0_0 [design_1_c_counter_binary_0_0_de...]
Compiling module xil_defaultlib.driver_monitor
Compiling module xil_defaultlib.driver_cntrl
Compiling module xil_defaultlib.custom_slave_v1_0_S00_AXI(C_S_AX...
Compiling module xil_defaultlib.design_1_custom_slave_v1_0_S0_0_...
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(clock_domains="COMMON"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=128,c_...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=128,c_pkt...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=256,c_p...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_0
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="FIRST",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="MIDDLE"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="LAST",c...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=32,c_pktf...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=32,c_pk...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_1
Compiling module xil_defaultlib.master_custom_v1_0_M00_AXI(C_M_A...
Compiling module xil_defaultlib.design_1_master_custom_v1_0_M_0_...
Compiling module xil_defaultlib.s00_couplers_imp_1A7ZMW4
Compiling module xil_defaultlib.design_1_ps8_0_axi_periph_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture design_1_rst_ps8_0_99m_0_arch of entity xil_defaultlib.design_1_rst_ps8_0_99M_0 [design_1_rst_ps8_0_99m_0_default]
Compiling module xil_defaultlib.bd_36cd_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_36cd_g_inst_0
Compiling module xil_defaultlib.bd_36cd_ila_lib_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat_default
Compiling module xil_defaultlib.bd_36cd_slot_0_ar_0
Compiling module xil_defaultlib.bd_36cd_slot_0_aw_0
Compiling module xil_defaultlib.bd_36cd_slot_0_b_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat(dout_wi...
Compiling module xil_defaultlib.bd_36cd_slot_0_r_0
Compiling module xil_defaultlib.bd_36cd_slot_0_w_0
Compiling module xil_defaultlib.bd_36cd
Compiling module xil_defaultlib.design_1_system_ila_0_1
Compiling module xil_defaultlib.bd_f69c_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_f69c_g_inst_0
Compiling module xil_defaultlib.bd_f69c_ila_lib_0
Compiling module xil_defaultlib.bd_f69c_slot_0_ar_0
Compiling module xil_defaultlib.bd_f69c_slot_0_aw_0
Compiling module xil_defaultlib.bd_f69c_slot_0_b_0
Compiling module xil_defaultlib.bd_f69c_slot_0_r_0
Compiling module xil_defaultlib.bd_f69c_slot_0_w_0
Compiling module xil_defaultlib.bd_f69c
Compiling module xil_defaultlib.design_1_system_ila_1_1
Compiling module util_reduced_logic_v2_0_5.util_reduced_logic_v2_0_5_util_r...
Compiling module xil_defaultlib.design_1_util_reduced_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_1_0
Compiling module xil_defaultlib.design_1_util_vector_logic_2_0
Compiling module xil_defaultlib.design_1_util_vector_logic_0_1
Compiling module xil_defaultlib.design_1_util_vector_logic_4_0
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_spar...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddrc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocm_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocmc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_reg_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_regc...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddr_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_inte...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15(C_FC...
Compiling module xil_defaultlib.design_1_zynq_ultra_ps_e_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:01:36 . Memory (MB): peak = 3424.512 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '96' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -protoinst "protoinst_files/bd_36cd.protoinst" -protoinst "protoinst_files/bd_f69c.protoinst" -protoinst "protoinst_files/design_1.protoinst" -view {C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_36cd.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_f69c.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vip_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//custom_slave_v1_0_S0_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//master_custom_v1_0_M_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/M_AXI_HPM0_LPD
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/S_AXI_HP1_FPD
WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

Time resolution is 1 ps
open_wave_config C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACP : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACE.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACE : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP2 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP3 : Port is ENABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP2_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP4 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP3_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP5 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPM0_LPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP6 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM1_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP2 : Port is ENABLED.
Note: Actual FIFO Depth = 8200
Time: 0 ps  Iteration: 0
Note:  DEPTH = 1024 WIDTH = 36 C_RD_PRIM_WIDTH = 36 C_RD_PRIM_DEPTH = 1024 DEEP = 8 WIDE = 1
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 9 C_RD_PRIM_DEPTH = 4096 DEEP = 1 WIDE = 32
Time: 0 ps  Iteration: 0
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method completes
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
$finish called at time : 586113 ps : File "C:/larry_delivery/Latest/Latest.srcs/sim_1/new/testbench.sv" Line 94
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:01:50 . Memory (MB): peak = 3424.512 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_custom_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/larry_delivery/Driver/driver_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_cntrl
INFO: [VRFC 10-311] analyzing module driver_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module custom_slave_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:607]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_zynq_ultra_ps_e_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_0/sim/design_1_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_1_0/sim/design_1_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_reduced_logic_0_0/sim/design_1_util_reduced_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_reduced_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_2_0/sim/design_1_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_1/sim/design_1_fifo_generator_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_1/sim/design_1_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/sim/bd_36cd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/sim/bd_36cd_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/bd_36cd_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_2/sim/bd_36cd_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_3/sim/bd_36cd_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_4/sim/bd_36cd_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_5/sim/bd_36cd_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_6/sim/bd_36cd_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/sim/design_1_system_ila_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/sim/bd_f69c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_0/sim/bd_f69c_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/bd_f69c_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_2/sim/bd_f69c_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_3/sim/bd_f69c_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_4/sim/bd_f69c_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_5/sim/bd_f69c_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_6/sim/bd_f69c_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/sim/design_1_system_ila_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_4_0/sim/design_1_util_vector_logic_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_master_custom_v1_0_M_0_0/sim/design_1_master_custom_v1_0_M_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_master_custom_v1_0_M_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_custom_slave_v1_0_S0_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_ps8_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1A7ZMW4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3424.512 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_AWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:240]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_BUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:251]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_ARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:264]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2381]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2399]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2425]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2443]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2469]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2487]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2513]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2531]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2557]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2575]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2601]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2619]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2645]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2663]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2689]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2707]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2733]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2738]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2751]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2765]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2766]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2777]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2795]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2821]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2839]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2865]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2883]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2909]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2927]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2953]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2971]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2997]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3015]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3915]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2416]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2434]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2460]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2478]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2504]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2548]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2566]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2592]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2610]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2654]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2680]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2698]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2724]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2742]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2768]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2773]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2786]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2800]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2801]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2812]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2830]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2856]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2874]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2900]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2918]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2944]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2962]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2988]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3006]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3032]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3050]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3950]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_wuser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3952]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_buser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3953]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_ruser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3955]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:330]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:331]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP0RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:334]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:370]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:371]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP1RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:395]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'MAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:403]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:415]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:443]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:446]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:450]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP0WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:452]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:454]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:457]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP0WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:459]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:488]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:491]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:495]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:496]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP1WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:497]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:499]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:502]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP1WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:504]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:533]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:536]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:540]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:541]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:542]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:544]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:547]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:549]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3RACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:556]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3WACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:557]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3RCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:558]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3WCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:559]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:585]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:586]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:623]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:626]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:630]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:631]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP4WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:632]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:634]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:637]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP4WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:639]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:668]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:671]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP5WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:677]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:679]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:682]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP5WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:684]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:713]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:716]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:720]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:721]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP6WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:722]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:724]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:727]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP6WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:729]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPARID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:750]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPAWID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:752]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:754]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPAWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:755]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:757]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPAWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:760]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:763]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPAWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:766]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:768]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPAWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:769]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'SAXIACPWDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:770]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'SAXIACPWSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:771]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'PLPSIRQ0' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:837]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:74]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6303]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6325]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6355]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6374]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'S_RRESP' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:64]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:73]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:76]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4835]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4838]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4860]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4890]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4909]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:41]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'S_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:42]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:64]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'WR_DATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:83]
WARNING: [VRFC 10-3091] actual bit length 4096 differs from formal bit length 1024 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:84]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_DDR' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:94]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_OCM' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:95]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_REG' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:166]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:167]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:260]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:261]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:263]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:355]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:357]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:448]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:449]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:542]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:543]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:637]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:639]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:733]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:735]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:737]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_awid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7822]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_awaddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7823]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_awlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7824]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7827]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7835]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 's_axi_wdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7836]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 's_axi_wstrb' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7837]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_arid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7847]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_araddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7848]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_arlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7849]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_arlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7852]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:804]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:806]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:807]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:808]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:842]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'M_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:843]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:865]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:875]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:877]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:878]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:879]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3798]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3805]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3818]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3825]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v:379]
WARNING: [VRFC 10-5021] port 'PSS_ALTO_CORE_PAD_CLK' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:267]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3714]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3728]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3776]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3790]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp6' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3838]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3888]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3902]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3004]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3018]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3052]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3066]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3115]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3129]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 1. Module driver_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 104. Module driver_monitor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 1. Module driver_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 104. Module driver_monitor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv_co...
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_pkg
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_pkg
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg_legacy
Compiling package c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv_comp
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg
Compiling package unisim.vcomponents
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package fifo_generator_v13_2_9.fifo_generator_v13_2_9_pkg
Compiling package xpm.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module xil_defaultlib.design_1_axi_vip_0_0
Compiling architecture structural of entity c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv [\c_reg_fd_v12_0_7_viv(c_width=5,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_16.c_addsub_v12_0_16_lut6_legacy [\c_addsub_v12_0_16_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_fabric_legacy [\c_addsub_v12_0_16_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_legacy [\c_addsub_v12_0_16_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_legacy [\c_counter_binary_v12_0_17_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv [\c_counter_binary_v12_0_17_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17 [\c_counter_binary_v12_0_17(c_xde...]
Compiling architecture design_1_c_counter_binary_0_0_arch of entity xil_defaultlib.design_1_c_counter_binary_0_0 [design_1_c_counter_binary_0_0_de...]
Compiling module xil_defaultlib.driver_monitor
Compiling module xil_defaultlib.driver_cntrl
Compiling module xil_defaultlib.custom_slave_v1_0_S00_AXI(C_S_AX...
Compiling module xil_defaultlib.design_1_custom_slave_v1_0_S0_0_...
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(clock_domains="COMMON"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=128,c_...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=128,c_pkt...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=256,c_p...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_0
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="FIRST",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="MIDDLE"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="LAST",c...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=32,c_pktf...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=32,c_pk...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_1
Compiling module xil_defaultlib.master_custom_v1_0_M00_AXI(C_M_A...
Compiling module xil_defaultlib.design_1_master_custom_v1_0_M_0_...
Compiling module xil_defaultlib.s00_couplers_imp_1A7ZMW4
Compiling module xil_defaultlib.design_1_ps8_0_axi_periph_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture design_1_rst_ps8_0_99m_0_arch of entity xil_defaultlib.design_1_rst_ps8_0_99M_0 [design_1_rst_ps8_0_99m_0_default]
Compiling module xil_defaultlib.bd_36cd_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_36cd_g_inst_0
Compiling module xil_defaultlib.bd_36cd_ila_lib_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat_default
Compiling module xil_defaultlib.bd_36cd_slot_0_ar_0
Compiling module xil_defaultlib.bd_36cd_slot_0_aw_0
Compiling module xil_defaultlib.bd_36cd_slot_0_b_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat(dout_wi...
Compiling module xil_defaultlib.bd_36cd_slot_0_r_0
Compiling module xil_defaultlib.bd_36cd_slot_0_w_0
Compiling module xil_defaultlib.bd_36cd
Compiling module xil_defaultlib.design_1_system_ila_0_1
Compiling module xil_defaultlib.bd_f69c_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_f69c_g_inst_0
Compiling module xil_defaultlib.bd_f69c_ila_lib_0
Compiling module xil_defaultlib.bd_f69c_slot_0_ar_0
Compiling module xil_defaultlib.bd_f69c_slot_0_aw_0
Compiling module xil_defaultlib.bd_f69c_slot_0_b_0
Compiling module xil_defaultlib.bd_f69c_slot_0_r_0
Compiling module xil_defaultlib.bd_f69c_slot_0_w_0
Compiling module xil_defaultlib.bd_f69c
Compiling module xil_defaultlib.design_1_system_ila_1_1
Compiling module util_reduced_logic_v2_0_5.util_reduced_logic_v2_0_5_util_r...
Compiling module xil_defaultlib.design_1_util_reduced_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_1_0
Compiling module xil_defaultlib.design_1_util_vector_logic_2_0
Compiling module xil_defaultlib.design_1_util_vector_logic_0_1
Compiling module xil_defaultlib.design_1_util_vector_logic_4_0
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_spar...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddrc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocm_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocmc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_reg_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_regc...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddr_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_inte...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15(C_FC...
Compiling module xil_defaultlib.design_1_zynq_ultra_ps_e_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:01:34 . Memory (MB): peak = 3424.512 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '95' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -protoinst "protoinst_files/bd_36cd.protoinst" -protoinst "protoinst_files/bd_f69c.protoinst" -protoinst "protoinst_files/design_1.protoinst" -view {C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_36cd.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_f69c.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vip_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//custom_slave_v1_0_S0_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//master_custom_v1_0_M_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/M_AXI_HPM0_LPD
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/S_AXI_HP1_FPD
WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

Time resolution is 1 ps
open_wave_config C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACP : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACE.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACE : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP2 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP3 : Port is ENABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP2_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP4 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP3_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP5 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPM0_LPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP6 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM1_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP2 : Port is ENABLED.
Note: Actual FIFO Depth = 8200
Time: 0 ps  Iteration: 0
Note:  DEPTH = 1024 WIDTH = 36 C_RD_PRIM_WIDTH = 36 C_RD_PRIM_DEPTH = 1024 DEEP = 8 WIDE = 1
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 9 C_RD_PRIM_DEPTH = 4096 DEEP = 1 WIDE = 32
Time: 0 ps  Iteration: 0
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method completes
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
$finish called at time : 586113 ps : File "C:/larry_delivery/Latest/Latest.srcs/sim_1/new/testbench.sv" Line 94
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:01:49 . Memory (MB): peak = 3424.512 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
ERROR: [Common 17-180] Spawn failed: No error
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'else' [C:/larry_delivery/Driver/driver_cntrl.v:137]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'else' [C:/larry_delivery/Driver/driver_cntrl.v:137]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
ERROR: [Common 17-180] Spawn failed: No error
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'else' [C:/larry_delivery/Driver/driver_cntrl.v:137]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'else' [C:/larry_delivery/Driver/driver_cntrl.v:137]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
ERROR: [Common 17-180] Spawn failed: No error
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'else' [C:/larry_delivery/Driver/driver_cntrl.v:137]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'else' [C:/larry_delivery/Driver/driver_cntrl.v:137]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_custom_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/larry_delivery/Driver/driver_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_cntrl
INFO: [VRFC 10-311] analyzing module driver_monitor
ERROR: [VRFC 10-4982] syntax error near 'else' [C:/larry_delivery/Driver/driver_cntrl.v:137]
ERROR: [VRFC 10-8549] SystemVerilog keyword 'else' used in incorrect context [C:/larry_delivery/Driver/driver_cntrl.v:137]
ERROR: [VRFC 10-8530] module 'driver_monitor' is ignored due to previous errors [C:/larry_delivery/Driver/driver_cntrl.v:104]
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3424.512 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_custom_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/larry_delivery/Driver/driver_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_cntrl
INFO: [VRFC 10-311] analyzing module driver_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module custom_slave_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:607]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_zynq_ultra_ps_e_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_0/sim/design_1_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_1_0/sim/design_1_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_reduced_logic_0_0/sim/design_1_util_reduced_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_reduced_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_2_0/sim/design_1_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_1/sim/design_1_fifo_generator_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_1/sim/design_1_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/sim/bd_36cd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/sim/bd_36cd_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/bd_36cd_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_2/sim/bd_36cd_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_3/sim/bd_36cd_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_4/sim/bd_36cd_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_5/sim/bd_36cd_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_6/sim/bd_36cd_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/sim/design_1_system_ila_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/sim/bd_f69c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_0/sim/bd_f69c_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/bd_f69c_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_2/sim/bd_f69c_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_3/sim/bd_f69c_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_4/sim/bd_f69c_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_5/sim/bd_f69c_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_6/sim/bd_f69c_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/sim/design_1_system_ila_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_4_0/sim/design_1_util_vector_logic_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_master_custom_v1_0_M_0_0/sim/design_1_master_custom_v1_0_M_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_master_custom_v1_0_M_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_custom_slave_v1_0_S0_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_ps8_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1A7ZMW4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3424.512 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_AWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:240]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_BUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:251]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_ARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:264]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2381]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2399]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2425]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2443]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2469]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2487]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2513]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2531]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2557]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2575]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2601]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2619]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2645]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2663]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2689]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2707]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2733]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2738]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2751]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2765]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2766]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2777]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2795]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2821]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2839]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2865]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2883]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2909]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2927]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2953]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2971]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2997]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3015]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3915]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2416]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2434]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2460]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2478]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2504]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2548]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2566]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2592]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2610]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2654]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2680]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2698]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2724]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2742]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2768]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2773]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2786]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2800]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2801]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2812]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2830]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2856]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2874]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2900]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2918]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2944]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2962]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2988]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3006]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3032]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3050]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3950]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_wuser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3952]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_buser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3953]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_ruser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3955]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:330]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:331]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP0RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:334]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:370]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:371]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP1RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:395]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'MAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:403]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:415]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:443]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:446]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:450]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP0WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:452]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:454]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:457]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP0WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:459]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:488]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:491]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:495]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:496]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP1WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:497]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:499]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:502]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP1WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:504]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:533]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:536]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:540]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:541]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:542]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:544]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:547]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:549]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3RACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:556]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3WACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:557]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3RCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:558]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3WCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:559]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:585]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:586]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:623]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:626]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:630]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:631]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP4WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:632]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:634]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:637]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP4WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:639]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:668]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:671]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP5WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:677]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:679]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:682]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP5WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:684]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:713]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:716]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:720]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:721]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP6WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:722]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:724]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:727]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP6WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:729]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPARID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:750]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPAWID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:752]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:754]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPAWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:755]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:757]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPAWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:760]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:763]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPAWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:766]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:768]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPAWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:769]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'SAXIACPWDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:770]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'SAXIACPWSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:771]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'PLPSIRQ0' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:837]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:74]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6303]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6325]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6355]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6374]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'S_RRESP' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:64]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:73]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:76]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4835]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4838]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4860]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4890]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4909]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:41]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'S_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:42]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:64]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'WR_DATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:83]
WARNING: [VRFC 10-3091] actual bit length 4096 differs from formal bit length 1024 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:84]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_DDR' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:94]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_OCM' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:95]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_REG' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:166]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:167]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:260]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:261]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:263]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:355]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:357]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:448]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:449]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:542]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:543]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:637]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:639]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:733]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:735]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:737]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_awid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7822]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_awaddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7823]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_awlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7824]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7827]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7835]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 's_axi_wdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7836]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 's_axi_wstrb' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7837]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_arid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7847]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_araddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7848]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_arlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7849]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_arlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7852]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:804]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:806]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:807]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:808]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:842]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'M_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:843]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:865]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:875]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:877]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:878]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:879]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3798]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3805]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3818]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3825]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v:379]
WARNING: [VRFC 10-5021] port 'PSS_ALTO_CORE_PAD_CLK' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:267]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3714]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3728]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3776]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3790]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp6' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3838]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3888]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3902]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3004]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3018]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3052]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3066]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3115]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3129]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 1. Module driver_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 104. Module driver_monitor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 1. Module driver_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 104. Module driver_monitor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv_co...
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_pkg
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_pkg
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg_legacy
Compiling package c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv_comp
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg
Compiling package unisim.vcomponents
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package fifo_generator_v13_2_9.fifo_generator_v13_2_9_pkg
Compiling package xpm.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module xil_defaultlib.design_1_axi_vip_0_0
Compiling architecture structural of entity c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv [\c_reg_fd_v12_0_7_viv(c_width=5,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_16.c_addsub_v12_0_16_lut6_legacy [\c_addsub_v12_0_16_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_fabric_legacy [\c_addsub_v12_0_16_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_legacy [\c_addsub_v12_0_16_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_legacy [\c_counter_binary_v12_0_17_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv [\c_counter_binary_v12_0_17_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17 [\c_counter_binary_v12_0_17(c_xde...]
Compiling architecture design_1_c_counter_binary_0_0_arch of entity xil_defaultlib.design_1_c_counter_binary_0_0 [design_1_c_counter_binary_0_0_de...]
Compiling module xil_defaultlib.driver_monitor
Compiling module xil_defaultlib.driver_cntrl
Compiling module xil_defaultlib.custom_slave_v1_0_S00_AXI(C_S_AX...
Compiling module xil_defaultlib.design_1_custom_slave_v1_0_S0_0_...
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(clock_domains="COMMON"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=128,c_...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=128,c_pkt...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=256,c_p...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_0
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="FIRST",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="MIDDLE"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="LAST",c...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=32,c_pktf...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=32,c_pk...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_1
Compiling module xil_defaultlib.master_custom_v1_0_M00_AXI(C_M_A...
Compiling module xil_defaultlib.design_1_master_custom_v1_0_M_0_...
Compiling module xil_defaultlib.s00_couplers_imp_1A7ZMW4
Compiling module xil_defaultlib.design_1_ps8_0_axi_periph_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture design_1_rst_ps8_0_99m_0_arch of entity xil_defaultlib.design_1_rst_ps8_0_99M_0 [design_1_rst_ps8_0_99m_0_default]
Compiling module xil_defaultlib.bd_36cd_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_36cd_g_inst_0
Compiling module xil_defaultlib.bd_36cd_ila_lib_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat_default
Compiling module xil_defaultlib.bd_36cd_slot_0_ar_0
Compiling module xil_defaultlib.bd_36cd_slot_0_aw_0
Compiling module xil_defaultlib.bd_36cd_slot_0_b_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat(dout_wi...
Compiling module xil_defaultlib.bd_36cd_slot_0_r_0
Compiling module xil_defaultlib.bd_36cd_slot_0_w_0
Compiling module xil_defaultlib.bd_36cd
Compiling module xil_defaultlib.design_1_system_ila_0_1
Compiling module xil_defaultlib.bd_f69c_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_f69c_g_inst_0
Compiling module xil_defaultlib.bd_f69c_ila_lib_0
Compiling module xil_defaultlib.bd_f69c_slot_0_ar_0
Compiling module xil_defaultlib.bd_f69c_slot_0_aw_0
Compiling module xil_defaultlib.bd_f69c_slot_0_b_0
Compiling module xil_defaultlib.bd_f69c_slot_0_r_0
Compiling module xil_defaultlib.bd_f69c_slot_0_w_0
Compiling module xil_defaultlib.bd_f69c
Compiling module xil_defaultlib.design_1_system_ila_1_1
Compiling module util_reduced_logic_v2_0_5.util_reduced_logic_v2_0_5_util_r...
Compiling module xil_defaultlib.design_1_util_reduced_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_1_0
Compiling module xil_defaultlib.design_1_util_vector_logic_2_0
Compiling module xil_defaultlib.design_1_util_vector_logic_0_1
Compiling module xil_defaultlib.design_1_util_vector_logic_4_0
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_spar...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddrc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocm_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocmc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_reg_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_regc...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddr_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_inte...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15(C_FC...
Compiling module xil_defaultlib.design_1_zynq_ultra_ps_e_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:01:28 . Memory (MB): peak = 3424.512 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '88' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -protoinst "protoinst_files/bd_36cd.protoinst" -protoinst "protoinst_files/bd_f69c.protoinst" -protoinst "protoinst_files/design_1.protoinst" -view {C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_36cd.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_f69c.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vip_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//custom_slave_v1_0_S0_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//master_custom_v1_0_M_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/M_AXI_HPM0_LPD
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/S_AXI_HP1_FPD
WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

Time resolution is 1 ps
open_wave_config C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACP : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACE.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACE : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP2 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP3 : Port is ENABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP2_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP4 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP3_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP5 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPM0_LPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP6 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM1_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP2 : Port is ENABLED.
Note: Actual FIFO Depth = 8200
Time: 0 ps  Iteration: 0
Note:  DEPTH = 1024 WIDTH = 36 C_RD_PRIM_WIDTH = 36 C_RD_PRIM_DEPTH = 1024 DEEP = 8 WIDE = 1
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 9 C_RD_PRIM_DEPTH = 4096 DEEP = 1 WIDE = 32
Time: 0 ps  Iteration: 0
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method completes
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
$finish called at time : 586113 ps : File "C:/larry_delivery/Latest/Latest.srcs/sim_1/new/testbench.sv" Line 94
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:01:42 . Memory (MB): peak = 3424.512 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_custom_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/larry_delivery/Driver/driver_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_cntrl
INFO: [VRFC 10-311] analyzing module driver_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module custom_slave_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:607]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_zynq_ultra_ps_e_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_0/sim/design_1_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_1_0/sim/design_1_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_reduced_logic_0_0/sim/design_1_util_reduced_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_reduced_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_2_0/sim/design_1_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_1/sim/design_1_fifo_generator_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_1/sim/design_1_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/sim/bd_36cd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/sim/bd_36cd_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/bd_36cd_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_2/sim/bd_36cd_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_3/sim/bd_36cd_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_4/sim/bd_36cd_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_5/sim/bd_36cd_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_6/sim/bd_36cd_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/sim/design_1_system_ila_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/sim/bd_f69c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_0/sim/bd_f69c_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/bd_f69c_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_2/sim/bd_f69c_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_3/sim/bd_f69c_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_4/sim/bd_f69c_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_5/sim/bd_f69c_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_6/sim/bd_f69c_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/sim/design_1_system_ila_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_4_0/sim/design_1_util_vector_logic_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_master_custom_v1_0_M_0_0/sim/design_1_master_custom_v1_0_M_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_master_custom_v1_0_M_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_custom_slave_v1_0_S0_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_ps8_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1A7ZMW4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3424.512 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_AWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:240]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_BUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:251]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_ARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:264]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2381]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2399]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2425]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2443]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2469]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2487]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2513]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2531]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2557]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2575]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2601]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2619]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2645]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2663]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2689]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2707]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2733]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2738]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2751]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2765]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2766]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2777]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2795]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2821]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2839]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2865]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2883]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2909]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2927]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2953]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2971]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2997]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3015]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3915]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2416]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2434]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2460]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2478]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2504]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2548]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2566]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2592]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2610]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2654]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2680]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2698]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2724]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2742]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2768]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2773]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2786]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2800]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2801]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2812]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2830]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2856]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2874]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2900]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2918]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2944]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2962]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2988]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3006]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3032]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3050]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3950]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_wuser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3952]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_buser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3953]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_ruser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3955]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:330]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:331]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP0RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:334]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:370]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:371]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP1RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:395]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'MAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:403]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:415]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:443]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:446]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:450]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP0WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:452]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:454]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:457]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP0WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:459]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:488]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:491]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:495]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:496]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP1WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:497]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:499]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:502]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP1WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:504]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:533]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:536]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:540]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:541]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:542]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:544]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:547]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:549]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3RACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:556]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3WACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:557]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3RCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:558]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3WCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:559]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:585]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:586]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:623]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:626]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:630]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:631]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP4WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:632]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:634]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:637]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP4WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:639]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:668]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:671]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP5WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:677]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:679]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:682]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP5WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:684]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:713]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:716]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:720]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:721]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP6WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:722]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:724]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:727]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP6WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:729]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPARID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:750]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPAWID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:752]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:754]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPAWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:755]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:757]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPAWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:760]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:763]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPAWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:766]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:768]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPAWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:769]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'SAXIACPWDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:770]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'SAXIACPWSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:771]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'PLPSIRQ0' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:837]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:74]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6303]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6325]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6355]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6374]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'S_RRESP' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:64]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:73]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:76]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4835]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4838]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4860]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4890]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4909]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:41]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'S_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:42]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:64]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'WR_DATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:83]
WARNING: [VRFC 10-3091] actual bit length 4096 differs from formal bit length 1024 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:84]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_DDR' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:94]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_OCM' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:95]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_REG' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:166]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:167]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:260]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:261]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:263]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:355]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:357]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:448]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:449]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:542]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:543]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:637]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:639]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:733]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:735]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:737]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_awid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7822]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_awaddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7823]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_awlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7824]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7827]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7835]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 's_axi_wdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7836]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 's_axi_wstrb' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7837]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_arid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7847]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_araddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7848]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_arlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7849]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_arlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7852]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:804]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:806]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:807]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:808]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:842]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'M_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:843]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:865]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:875]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:877]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:878]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:879]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3798]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3805]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3818]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3825]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v:379]
WARNING: [VRFC 10-5021] port 'PSS_ALTO_CORE_PAD_CLK' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:267]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3714]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3728]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3776]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3790]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp6' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3838]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3888]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3902]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3004]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3018]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3052]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3066]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3115]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3129]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 1. Module driver_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 104. Module driver_monitor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 1. Module driver_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 104. Module driver_monitor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv_co...
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_pkg
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_pkg
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg_legacy
Compiling package c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv_comp
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg
Compiling package unisim.vcomponents
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package fifo_generator_v13_2_9.fifo_generator_v13_2_9_pkg
Compiling package xpm.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module xil_defaultlib.design_1_axi_vip_0_0
Compiling architecture structural of entity c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv [\c_reg_fd_v12_0_7_viv(c_width=5,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_16.c_addsub_v12_0_16_lut6_legacy [\c_addsub_v12_0_16_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_fabric_legacy [\c_addsub_v12_0_16_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_legacy [\c_addsub_v12_0_16_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_legacy [\c_counter_binary_v12_0_17_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv [\c_counter_binary_v12_0_17_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17 [\c_counter_binary_v12_0_17(c_xde...]
Compiling architecture design_1_c_counter_binary_0_0_arch of entity xil_defaultlib.design_1_c_counter_binary_0_0 [design_1_c_counter_binary_0_0_de...]
Compiling module xil_defaultlib.driver_monitor
Compiling module xil_defaultlib.driver_cntrl
Compiling module xil_defaultlib.custom_slave_v1_0_S00_AXI(C_S_AX...
Compiling module xil_defaultlib.design_1_custom_slave_v1_0_S0_0_...
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(clock_domains="COMMON"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=128,c_...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=128,c_pkt...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=256,c_p...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_0
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="FIRST",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="MIDDLE"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="LAST",c...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=32,c_pktf...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=32,c_pk...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_1
Compiling module xil_defaultlib.master_custom_v1_0_M00_AXI(C_M_A...
Compiling module xil_defaultlib.design_1_master_custom_v1_0_M_0_...
Compiling module xil_defaultlib.s00_couplers_imp_1A7ZMW4
Compiling module xil_defaultlib.design_1_ps8_0_axi_periph_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture design_1_rst_ps8_0_99m_0_arch of entity xil_defaultlib.design_1_rst_ps8_0_99M_0 [design_1_rst_ps8_0_99m_0_default]
Compiling module xil_defaultlib.bd_36cd_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_36cd_g_inst_0
Compiling module xil_defaultlib.bd_36cd_ila_lib_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat_default
Compiling module xil_defaultlib.bd_36cd_slot_0_ar_0
Compiling module xil_defaultlib.bd_36cd_slot_0_aw_0
Compiling module xil_defaultlib.bd_36cd_slot_0_b_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat(dout_wi...
Compiling module xil_defaultlib.bd_36cd_slot_0_r_0
Compiling module xil_defaultlib.bd_36cd_slot_0_w_0
Compiling module xil_defaultlib.bd_36cd
Compiling module xil_defaultlib.design_1_system_ila_0_1
Compiling module xil_defaultlib.bd_f69c_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_f69c_g_inst_0
Compiling module xil_defaultlib.bd_f69c_ila_lib_0
Compiling module xil_defaultlib.bd_f69c_slot_0_ar_0
Compiling module xil_defaultlib.bd_f69c_slot_0_aw_0
Compiling module xil_defaultlib.bd_f69c_slot_0_b_0
Compiling module xil_defaultlib.bd_f69c_slot_0_r_0
Compiling module xil_defaultlib.bd_f69c_slot_0_w_0
Compiling module xil_defaultlib.bd_f69c
Compiling module xil_defaultlib.design_1_system_ila_1_1
Compiling module util_reduced_logic_v2_0_5.util_reduced_logic_v2_0_5_util_r...
Compiling module xil_defaultlib.design_1_util_reduced_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_1_0
Compiling module xil_defaultlib.design_1_util_vector_logic_2_0
Compiling module xil_defaultlib.design_1_util_vector_logic_0_1
Compiling module xil_defaultlib.design_1_util_vector_logic_4_0
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_spar...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddrc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocm_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocmc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_reg_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_regc...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddr_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_inte...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15(C_FC...
Compiling module xil_defaultlib.design_1_zynq_ultra_ps_e_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:01:31 . Memory (MB): peak = 3424.512 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '91' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -protoinst "protoinst_files/bd_36cd.protoinst" -protoinst "protoinst_files/bd_f69c.protoinst" -protoinst "protoinst_files/design_1.protoinst" -view {C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_36cd.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_f69c.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vip_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//custom_slave_v1_0_S0_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//master_custom_v1_0_M_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/M_AXI_HPM0_LPD
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/S_AXI_HP1_FPD
WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

Time resolution is 1 ps
open_wave_config C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACP : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACE.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACE : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP2 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP3 : Port is ENABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP2_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP4 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP3_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP5 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPM0_LPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP6 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM1_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP2 : Port is ENABLED.
Note: Actual FIFO Depth = 8200
Time: 0 ps  Iteration: 0
Note:  DEPTH = 1024 WIDTH = 36 C_RD_PRIM_WIDTH = 36 C_RD_PRIM_DEPTH = 1024 DEEP = 8 WIDE = 1
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 9 C_RD_PRIM_DEPTH = 4096 DEEP = 1 WIDE = 32
Time: 0 ps  Iteration: 0
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method completes
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
$finish called at time : 586113 ps : File "C:/larry_delivery/Latest/Latest.srcs/sim_1/new/testbench.sv" Line 94
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:01:46 . Memory (MB): peak = 3424.512 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
ERROR: [Common 17-180] Spawn failed: No error
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'else' [C:/larry_delivery/Driver/driver_cntrl.v:137]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [C:/larry_delivery/Driver/driver_cntrl.v:161]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'else' [C:/larry_delivery/Driver/driver_cntrl.v:137]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [C:/larry_delivery/Driver/driver_cntrl.v:161]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_custom_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/larry_delivery/Driver/driver_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_cntrl
INFO: [VRFC 10-311] analyzing module driver_monitor
ERROR: [VRFC 10-4982] syntax error near 'else' [C:/larry_delivery/Driver/driver_cntrl.v:137]
ERROR: [VRFC 10-8549] SystemVerilog keyword 'else' used in incorrect context [C:/larry_delivery/Driver/driver_cntrl.v:137]
ERROR: [VRFC 10-4982] syntax error near 'endmodule' [C:/larry_delivery/Driver/driver_cntrl.v:161]
ERROR: [VRFC 10-8549] SystemVerilog keyword 'endmodule' used in incorrect context [C:/larry_delivery/Driver/driver_cntrl.v:161]
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3424.512 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_custom_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/larry_delivery/Driver/driver_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_cntrl
INFO: [VRFC 10-311] analyzing module driver_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module custom_slave_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:607]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_zynq_ultra_ps_e_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_0/sim/design_1_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_1_0/sim/design_1_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_reduced_logic_0_0/sim/design_1_util_reduced_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_reduced_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_2_0/sim/design_1_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_1/sim/design_1_fifo_generator_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_1/sim/design_1_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/sim/bd_36cd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/sim/bd_36cd_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/bd_36cd_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_2/sim/bd_36cd_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_3/sim/bd_36cd_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_4/sim/bd_36cd_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_5/sim/bd_36cd_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_6/sim/bd_36cd_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/sim/design_1_system_ila_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/sim/bd_f69c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_0/sim/bd_f69c_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/bd_f69c_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_2/sim/bd_f69c_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_3/sim/bd_f69c_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_4/sim/bd_f69c_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_5/sim/bd_f69c_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_6/sim/bd_f69c_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/sim/design_1_system_ila_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_4_0/sim/design_1_util_vector_logic_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_master_custom_v1_0_M_0_0/sim/design_1_master_custom_v1_0_M_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_master_custom_v1_0_M_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_custom_slave_v1_0_S0_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_ps8_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1A7ZMW4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3424.512 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_AWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:240]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_BUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:251]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_ARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:264]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2381]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2399]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2425]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2443]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2469]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2487]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2513]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2531]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2557]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2575]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2601]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2619]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2645]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2663]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2689]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2707]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2733]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2738]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2751]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2765]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2766]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2777]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2795]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2821]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2839]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2865]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2883]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2909]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2927]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2953]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2971]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2997]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3015]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3915]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2416]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2434]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2460]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2478]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2504]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2548]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2566]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2592]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2610]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2654]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2680]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2698]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2724]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2742]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2768]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2773]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2786]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2800]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2801]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2812]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2830]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2856]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2874]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2900]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2918]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2944]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2962]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2988]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3006]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3032]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3050]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3950]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_wuser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3952]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_buser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3953]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_ruser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3955]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:330]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:331]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP0RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:334]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:370]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:371]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP1RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:395]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'MAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:403]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:415]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:443]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:446]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:450]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP0WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:452]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:454]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:457]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP0WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:459]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:488]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:491]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:495]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:496]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP1WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:497]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:499]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:502]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP1WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:504]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:533]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:536]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:540]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:541]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:542]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:544]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:547]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:549]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3RACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:556]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3WACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:557]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3RCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:558]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3WCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:559]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:585]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:586]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:623]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:626]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:630]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:631]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP4WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:632]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:634]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:637]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP4WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:639]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:668]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:671]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP5WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:677]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:679]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:682]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP5WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:684]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:713]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:716]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:720]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:721]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP6WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:722]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:724]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:727]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP6WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:729]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPARID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:750]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPAWID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:752]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:754]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPAWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:755]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:757]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPAWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:760]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:763]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPAWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:766]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:768]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPAWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:769]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'SAXIACPWDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:770]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'SAXIACPWSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:771]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'PLPSIRQ0' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:837]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:74]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6303]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6325]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6355]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6374]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'S_RRESP' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:64]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:73]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:76]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4835]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4838]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4860]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4890]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4909]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:41]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'S_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:42]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:64]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'WR_DATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:83]
WARNING: [VRFC 10-3091] actual bit length 4096 differs from formal bit length 1024 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:84]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_DDR' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:94]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_OCM' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:95]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_REG' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:166]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:167]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:260]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:261]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:263]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:355]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:357]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:448]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:449]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:542]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:543]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:637]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:639]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:733]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:735]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:737]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_awid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7822]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_awaddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7823]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_awlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7824]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7827]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7835]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 's_axi_wdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7836]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 's_axi_wstrb' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7837]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_arid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7847]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_araddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7848]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_arlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7849]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_arlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7852]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:804]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:806]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:807]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:808]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:842]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'M_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:843]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:865]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:875]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:877]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:878]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:879]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3798]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3805]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3818]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3825]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v:379]
WARNING: [VRFC 10-5021] port 'PSS_ALTO_CORE_PAD_CLK' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:267]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3714]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3728]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3776]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3790]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp6' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3838]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3888]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3902]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3004]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3018]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3052]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3066]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3115]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3129]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 1. Module driver_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 104. Module driver_monitor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 1. Module driver_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 104. Module driver_monitor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv_co...
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_pkg
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_pkg
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg_legacy
Compiling package c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv_comp
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg
Compiling package unisim.vcomponents
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package fifo_generator_v13_2_9.fifo_generator_v13_2_9_pkg
Compiling package xpm.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module xil_defaultlib.design_1_axi_vip_0_0
Compiling architecture structural of entity c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv [\c_reg_fd_v12_0_7_viv(c_width=5,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_16.c_addsub_v12_0_16_lut6_legacy [\c_addsub_v12_0_16_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_fabric_legacy [\c_addsub_v12_0_16_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_legacy [\c_addsub_v12_0_16_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_legacy [\c_counter_binary_v12_0_17_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv [\c_counter_binary_v12_0_17_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17 [\c_counter_binary_v12_0_17(c_xde...]
Compiling architecture design_1_c_counter_binary_0_0_arch of entity xil_defaultlib.design_1_c_counter_binary_0_0 [design_1_c_counter_binary_0_0_de...]
Compiling module xil_defaultlib.driver_monitor
Compiling module xil_defaultlib.driver_cntrl
Compiling module xil_defaultlib.custom_slave_v1_0_S00_AXI(C_S_AX...
Compiling module xil_defaultlib.design_1_custom_slave_v1_0_S0_0_...
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(clock_domains="COMMON"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=128,c_...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=128,c_pkt...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=256,c_p...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_0
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="FIRST",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="MIDDLE"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="LAST",c...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=32,c_pktf...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=32,c_pk...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_1
Compiling module xil_defaultlib.master_custom_v1_0_M00_AXI(C_M_A...
Compiling module xil_defaultlib.design_1_master_custom_v1_0_M_0_...
Compiling module xil_defaultlib.s00_couplers_imp_1A7ZMW4
Compiling module xil_defaultlib.design_1_ps8_0_axi_periph_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture design_1_rst_ps8_0_99m_0_arch of entity xil_defaultlib.design_1_rst_ps8_0_99M_0 [design_1_rst_ps8_0_99m_0_default]
Compiling module xil_defaultlib.bd_36cd_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_36cd_g_inst_0
Compiling module xil_defaultlib.bd_36cd_ila_lib_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat_default
Compiling module xil_defaultlib.bd_36cd_slot_0_ar_0
Compiling module xil_defaultlib.bd_36cd_slot_0_aw_0
Compiling module xil_defaultlib.bd_36cd_slot_0_b_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat(dout_wi...
Compiling module xil_defaultlib.bd_36cd_slot_0_r_0
Compiling module xil_defaultlib.bd_36cd_slot_0_w_0
Compiling module xil_defaultlib.bd_36cd
Compiling module xil_defaultlib.design_1_system_ila_0_1
Compiling module xil_defaultlib.bd_f69c_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_f69c_g_inst_0
Compiling module xil_defaultlib.bd_f69c_ila_lib_0
Compiling module xil_defaultlib.bd_f69c_slot_0_ar_0
Compiling module xil_defaultlib.bd_f69c_slot_0_aw_0
Compiling module xil_defaultlib.bd_f69c_slot_0_b_0
Compiling module xil_defaultlib.bd_f69c_slot_0_r_0
Compiling module xil_defaultlib.bd_f69c_slot_0_w_0
Compiling module xil_defaultlib.bd_f69c
Compiling module xil_defaultlib.design_1_system_ila_1_1
Compiling module util_reduced_logic_v2_0_5.util_reduced_logic_v2_0_5_util_r...
Compiling module xil_defaultlib.design_1_util_reduced_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_1_0
Compiling module xil_defaultlib.design_1_util_vector_logic_2_0
Compiling module xil_defaultlib.design_1_util_vector_logic_0_1
Compiling module xil_defaultlib.design_1_util_vector_logic_4_0
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_spar...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddrc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocm_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocmc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_reg_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_regc...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddr_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_inte...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15(C_FC...
Compiling module xil_defaultlib.design_1_zynq_ultra_ps_e_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:01:30 . Memory (MB): peak = 3424.512 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '90' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -protoinst "protoinst_files/bd_36cd.protoinst" -protoinst "protoinst_files/bd_f69c.protoinst" -protoinst "protoinst_files/design_1.protoinst" -view {C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_36cd.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_f69c.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vip_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//custom_slave_v1_0_S0_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//master_custom_v1_0_M_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/M_AXI_HPM0_LPD
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/S_AXI_HP1_FPD
WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

Time resolution is 1 ps
open_wave_config C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACP : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACE.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACE : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP2 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP3 : Port is ENABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP2_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP4 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP3_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP5 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPM0_LPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP6 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM1_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP2 : Port is ENABLED.
Note: Actual FIFO Depth = 8200
Time: 0 ps  Iteration: 0
Note:  DEPTH = 1024 WIDTH = 36 C_RD_PRIM_WIDTH = 36 C_RD_PRIM_DEPTH = 1024 DEEP = 8 WIDE = 1
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 9 C_RD_PRIM_DEPTH = 4096 DEEP = 1 WIDE = 32
Time: 0 ps  Iteration: 0
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method completes
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
$finish called at time : 586113 ps : File "C:/larry_delivery/Latest/Latest.srcs/sim_1/new/testbench.sv" Line 94
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:01:44 . Memory (MB): peak = 3424.512 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [C:/larry_delivery/Driver/driver_cntrl.v:167]
INFO: [Simtcl 6-16] Simulation closed
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [C:/larry_delivery/Driver/driver_cntrl.v:167]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_custom_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/larry_delivery/Driver/driver_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_cntrl
INFO: [VRFC 10-311] analyzing module driver_monitor
ERROR: [VRFC 10-4982] syntax error near 'end' [C:/larry_delivery/Driver/driver_cntrl.v:167]
ERROR: [VRFC 10-8549] SystemVerilog keyword 'end' used in incorrect context [C:/larry_delivery/Driver/driver_cntrl.v:167]
ERROR: [VRFC 10-8530] module 'driver_monitor' is ignored due to previous errors [C:/larry_delivery/Driver/driver_cntrl.v:104]
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3424.512 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_custom_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/larry_delivery/Driver/driver_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_cntrl
INFO: [VRFC 10-311] analyzing module driver_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module custom_slave_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:607]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_zynq_ultra_ps_e_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_0/sim/design_1_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_1_0/sim/design_1_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_reduced_logic_0_0/sim/design_1_util_reduced_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_reduced_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_2_0/sim/design_1_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_1/sim/design_1_fifo_generator_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_1/sim/design_1_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/sim/bd_36cd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/sim/bd_36cd_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/bd_36cd_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_2/sim/bd_36cd_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_3/sim/bd_36cd_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_4/sim/bd_36cd_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_5/sim/bd_36cd_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_6/sim/bd_36cd_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/sim/design_1_system_ila_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/sim/bd_f69c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_0/sim/bd_f69c_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/bd_f69c_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_2/sim/bd_f69c_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_3/sim/bd_f69c_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_4/sim/bd_f69c_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_5/sim/bd_f69c_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_6/sim/bd_f69c_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/sim/design_1_system_ila_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_4_0/sim/design_1_util_vector_logic_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_master_custom_v1_0_M_0_0/sim/design_1_master_custom_v1_0_M_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_master_custom_v1_0_M_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_custom_slave_v1_0_S0_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_ps8_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1A7ZMW4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3424.512 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_AWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:240]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_BUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:251]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_ARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:264]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2381]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2399]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2425]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2443]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2469]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2487]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2513]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2531]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2557]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2575]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2601]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2619]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2645]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2663]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2689]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2707]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2733]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2738]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2751]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2765]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2766]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2777]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2795]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2821]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2839]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2865]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2883]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2909]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2927]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2953]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2971]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2997]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3015]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3915]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2416]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2434]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2460]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2478]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2504]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2548]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2566]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2592]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2610]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2654]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2680]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2698]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2724]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2742]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2768]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2773]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2786]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2800]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2801]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2812]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2830]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2856]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2874]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2900]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2918]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2944]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2962]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2988]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3006]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3032]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3050]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3950]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_wuser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3952]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_buser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3953]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_ruser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3955]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:330]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:331]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP0RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:334]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:370]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:371]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP1RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:395]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'MAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:403]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:415]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:443]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:446]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:450]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP0WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:452]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:454]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:457]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP0WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:459]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:488]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:491]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:495]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:496]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP1WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:497]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:499]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:502]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP1WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:504]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:533]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:536]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:540]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:541]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:542]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:544]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:547]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:549]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3RACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:556]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3WACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:557]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3RCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:558]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3WCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:559]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:585]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:586]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:623]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:626]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:630]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:631]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP4WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:632]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:634]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:637]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP4WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:639]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:668]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:671]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP5WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:677]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:679]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:682]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP5WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:684]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:713]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:716]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:720]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:721]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP6WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:722]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:724]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:727]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP6WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:729]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPARID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:750]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPAWID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:752]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:754]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPAWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:755]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:757]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPAWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:760]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:763]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPAWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:766]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:768]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPAWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:769]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'SAXIACPWDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:770]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'SAXIACPWSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:771]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'PLPSIRQ0' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:837]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:74]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6303]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6325]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6355]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6374]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'S_RRESP' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:64]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:73]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:76]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4835]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4838]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4860]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4890]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4909]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:41]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'S_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:42]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:64]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'WR_DATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:83]
WARNING: [VRFC 10-3091] actual bit length 4096 differs from formal bit length 1024 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:84]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_DDR' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:94]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_OCM' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:95]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_REG' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:166]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:167]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:260]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:261]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:263]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:355]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:357]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:448]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:449]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:542]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:543]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:637]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:639]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:733]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:735]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:737]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_awid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7822]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_awaddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7823]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_awlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7824]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7827]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7835]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 's_axi_wdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7836]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 's_axi_wstrb' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7837]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_arid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7847]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_araddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7848]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_arlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7849]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_arlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7852]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:804]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:806]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:807]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:808]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:842]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'M_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:843]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:865]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:875]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:877]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:878]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:879]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3798]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3805]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3818]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3825]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v:379]
WARNING: [VRFC 10-5021] port 'PSS_ALTO_CORE_PAD_CLK' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:267]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3714]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3728]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3776]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3790]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp6' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3838]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3888]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3902]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3004]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3018]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3052]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3066]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3115]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3129]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 1. Module driver_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 104. Module driver_monitor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 1. Module driver_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 104. Module driver_monitor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv_co...
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_pkg
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_pkg
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg_legacy
Compiling package c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv_comp
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg
Compiling package unisim.vcomponents
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package fifo_generator_v13_2_9.fifo_generator_v13_2_9_pkg
Compiling package xpm.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module xil_defaultlib.design_1_axi_vip_0_0
Compiling architecture structural of entity c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv [\c_reg_fd_v12_0_7_viv(c_width=5,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_16.c_addsub_v12_0_16_lut6_legacy [\c_addsub_v12_0_16_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_fabric_legacy [\c_addsub_v12_0_16_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_legacy [\c_addsub_v12_0_16_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_legacy [\c_counter_binary_v12_0_17_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv [\c_counter_binary_v12_0_17_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17 [\c_counter_binary_v12_0_17(c_xde...]
Compiling architecture design_1_c_counter_binary_0_0_arch of entity xil_defaultlib.design_1_c_counter_binary_0_0 [design_1_c_counter_binary_0_0_de...]
Compiling module xil_defaultlib.driver_monitor
Compiling module xil_defaultlib.driver_cntrl
Compiling module xil_defaultlib.custom_slave_v1_0_S00_AXI(C_S_AX...
Compiling module xil_defaultlib.design_1_custom_slave_v1_0_S0_0_...
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(clock_domains="COMMON"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=128,c_...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=128,c_pkt...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=256,c_p...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_0
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="FIRST",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="MIDDLE"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="LAST",c...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=32,c_pktf...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=32,c_pk...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_1
Compiling module xil_defaultlib.master_custom_v1_0_M00_AXI(C_M_A...
Compiling module xil_defaultlib.design_1_master_custom_v1_0_M_0_...
Compiling module xil_defaultlib.s00_couplers_imp_1A7ZMW4
Compiling module xil_defaultlib.design_1_ps8_0_axi_periph_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture design_1_rst_ps8_0_99m_0_arch of entity xil_defaultlib.design_1_rst_ps8_0_99M_0 [design_1_rst_ps8_0_99m_0_default]
Compiling module xil_defaultlib.bd_36cd_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_36cd_g_inst_0
Compiling module xil_defaultlib.bd_36cd_ila_lib_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat_default
Compiling module xil_defaultlib.bd_36cd_slot_0_ar_0
Compiling module xil_defaultlib.bd_36cd_slot_0_aw_0
Compiling module xil_defaultlib.bd_36cd_slot_0_b_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat(dout_wi...
Compiling module xil_defaultlib.bd_36cd_slot_0_r_0
Compiling module xil_defaultlib.bd_36cd_slot_0_w_0
Compiling module xil_defaultlib.bd_36cd
Compiling module xil_defaultlib.design_1_system_ila_0_1
Compiling module xil_defaultlib.bd_f69c_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_f69c_g_inst_0
Compiling module xil_defaultlib.bd_f69c_ila_lib_0
Compiling module xil_defaultlib.bd_f69c_slot_0_ar_0
Compiling module xil_defaultlib.bd_f69c_slot_0_aw_0
Compiling module xil_defaultlib.bd_f69c_slot_0_b_0
Compiling module xil_defaultlib.bd_f69c_slot_0_r_0
Compiling module xil_defaultlib.bd_f69c_slot_0_w_0
Compiling module xil_defaultlib.bd_f69c
Compiling module xil_defaultlib.design_1_system_ila_1_1
Compiling module util_reduced_logic_v2_0_5.util_reduced_logic_v2_0_5_util_r...
Compiling module xil_defaultlib.design_1_util_reduced_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_1_0
Compiling module xil_defaultlib.design_1_util_vector_logic_2_0
Compiling module xil_defaultlib.design_1_util_vector_logic_0_1
Compiling module xil_defaultlib.design_1_util_vector_logic_4_0
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_spar...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddrc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocm_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocmc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_reg_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_regc...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddr_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_inte...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15(C_FC...
Compiling module xil_defaultlib.design_1_zynq_ultra_ps_e_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:01:37 . Memory (MB): peak = 3424.512 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '96' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -protoinst "protoinst_files/bd_36cd.protoinst" -protoinst "protoinst_files/bd_f69c.protoinst" -protoinst "protoinst_files/design_1.protoinst" -view {C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_36cd.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_f69c.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vip_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//custom_slave_v1_0_S0_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//master_custom_v1_0_M_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/M_AXI_HPM0_LPD
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/S_AXI_HP1_FPD
WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

Time resolution is 1 ps
open_wave_config C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACP : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACE.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACE : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP2 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP3 : Port is ENABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP2_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP4 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP3_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP5 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPM0_LPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP6 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM1_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP2 : Port is ENABLED.
Note: Actual FIFO Depth = 8200
Time: 0 ps  Iteration: 0
Note:  DEPTH = 1024 WIDTH = 36 C_RD_PRIM_WIDTH = 36 C_RD_PRIM_DEPTH = 1024 DEEP = 8 WIDE = 1
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 9 C_RD_PRIM_DEPTH = 4096 DEEP = 1 WIDE = 32
Time: 0 ps  Iteration: 0
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method completes
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
$finish called at time : 586113 ps : File "C:/larry_delivery/Latest/Latest.srcs/sim_1/new/testbench.sv" Line 94
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:01:51 . Memory (MB): peak = 3424.512 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_custom_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/larry_delivery/Driver/driver_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_cntrl
INFO: [VRFC 10-311] analyzing module driver_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module custom_slave_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:607]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_zynq_ultra_ps_e_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_0/sim/design_1_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_1_0/sim/design_1_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_reduced_logic_0_0/sim/design_1_util_reduced_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_reduced_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_2_0/sim/design_1_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_1/sim/design_1_fifo_generator_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_1/sim/design_1_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/sim/bd_36cd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/sim/bd_36cd_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/bd_36cd_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_2/sim/bd_36cd_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_3/sim/bd_36cd_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_4/sim/bd_36cd_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_5/sim/bd_36cd_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_6/sim/bd_36cd_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/sim/design_1_system_ila_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/sim/bd_f69c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_0/sim/bd_f69c_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/bd_f69c_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_2/sim/bd_f69c_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_3/sim/bd_f69c_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_4/sim/bd_f69c_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_5/sim/bd_f69c_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_6/sim/bd_f69c_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/sim/design_1_system_ila_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_4_0/sim/design_1_util_vector_logic_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_master_custom_v1_0_M_0_0/sim/design_1_master_custom_v1_0_M_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_master_custom_v1_0_M_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_custom_slave_v1_0_S0_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_ps8_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1A7ZMW4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3424.512 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_AWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:240]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_BUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:251]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_ARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:264]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2381]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2399]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2425]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2443]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2469]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2487]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2513]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2531]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2557]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2575]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2601]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2619]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2645]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2663]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2689]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2707]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2733]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2738]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2751]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2765]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2766]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2777]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2795]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2821]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2839]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2865]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2883]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2909]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2927]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2953]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2971]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2997]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3015]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3915]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2416]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2434]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2460]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2478]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2504]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2548]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2566]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2592]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2610]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2654]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2680]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2698]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2724]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2742]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2768]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2773]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2786]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2800]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2801]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2812]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2830]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2856]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2874]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2900]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2918]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2944]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2962]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2988]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3006]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3032]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3050]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3950]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_wuser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3952]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_buser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3953]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_ruser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3955]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:330]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:331]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP0RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:334]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:370]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:371]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP1RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:395]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'MAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:403]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:415]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:443]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:446]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:450]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP0WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:452]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:454]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:457]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP0WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:459]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:488]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:491]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:495]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:496]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP1WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:497]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:499]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:502]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP1WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:504]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:533]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:536]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:540]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:541]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:542]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:544]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:547]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:549]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3RACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:556]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3WACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:557]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3RCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:558]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3WCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:559]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:585]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:586]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:623]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:626]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:630]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:631]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP4WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:632]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:634]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:637]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP4WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:639]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:668]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:671]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP5WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:677]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:679]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:682]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP5WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:684]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:713]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:716]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:720]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:721]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP6WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:722]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:724]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:727]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP6WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:729]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPARID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:750]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPAWID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:752]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:754]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPAWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:755]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:757]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPAWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:760]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:763]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPAWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:766]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:768]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPAWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:769]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'SAXIACPWDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:770]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'SAXIACPWSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:771]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'PLPSIRQ0' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:837]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:74]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6303]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6325]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6355]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6374]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'S_RRESP' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:64]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:73]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:76]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4835]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4838]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4860]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4890]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4909]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:41]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'S_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:42]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:64]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'WR_DATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:83]
WARNING: [VRFC 10-3091] actual bit length 4096 differs from formal bit length 1024 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:84]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_DDR' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:94]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_OCM' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:95]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_REG' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:166]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:167]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:260]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:261]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:263]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:355]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:357]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:448]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:449]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:542]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:543]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:637]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:639]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:733]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:735]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:737]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_awid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7822]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_awaddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7823]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_awlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7824]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7827]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7835]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 's_axi_wdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7836]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 's_axi_wstrb' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7837]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_arid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7847]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_araddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7848]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_arlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7849]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_arlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7852]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:804]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:806]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:807]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:808]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:842]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'M_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:843]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:865]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:875]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:877]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:878]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:879]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3798]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3805]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3818]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3825]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v:379]
WARNING: [VRFC 10-5021] port 'PSS_ALTO_CORE_PAD_CLK' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:267]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3714]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3728]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3776]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3790]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp6' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3838]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3888]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3902]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3004]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3018]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3052]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3066]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3115]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3129]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 1. Module driver_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 104. Module driver_monitor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 1. Module driver_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 104. Module driver_monitor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv_co...
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_pkg
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_pkg
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg_legacy
Compiling package c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv_comp
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg
Compiling package unisim.vcomponents
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package fifo_generator_v13_2_9.fifo_generator_v13_2_9_pkg
Compiling package xpm.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module xil_defaultlib.design_1_axi_vip_0_0
Compiling architecture structural of entity c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv [\c_reg_fd_v12_0_7_viv(c_width=5,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_16.c_addsub_v12_0_16_lut6_legacy [\c_addsub_v12_0_16_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_fabric_legacy [\c_addsub_v12_0_16_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_legacy [\c_addsub_v12_0_16_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_legacy [\c_counter_binary_v12_0_17_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv [\c_counter_binary_v12_0_17_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17 [\c_counter_binary_v12_0_17(c_xde...]
Compiling architecture design_1_c_counter_binary_0_0_arch of entity xil_defaultlib.design_1_c_counter_binary_0_0 [design_1_c_counter_binary_0_0_de...]
Compiling module xil_defaultlib.driver_monitor
Compiling module xil_defaultlib.driver_cntrl
Compiling module xil_defaultlib.custom_slave_v1_0_S00_AXI(C_S_AX...
Compiling module xil_defaultlib.design_1_custom_slave_v1_0_S0_0_...
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(clock_domains="COMMON"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=128,c_...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=128,c_pkt...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=256,c_p...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_0
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="FIRST",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="MIDDLE"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="LAST",c...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=32,c_pktf...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=32,c_pk...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_1
Compiling module xil_defaultlib.master_custom_v1_0_M00_AXI(C_M_A...
Compiling module xil_defaultlib.design_1_master_custom_v1_0_M_0_...
Compiling module xil_defaultlib.s00_couplers_imp_1A7ZMW4
Compiling module xil_defaultlib.design_1_ps8_0_axi_periph_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture design_1_rst_ps8_0_99m_0_arch of entity xil_defaultlib.design_1_rst_ps8_0_99M_0 [design_1_rst_ps8_0_99m_0_default]
Compiling module xil_defaultlib.bd_36cd_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_36cd_g_inst_0
Compiling module xil_defaultlib.bd_36cd_ila_lib_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat_default
Compiling module xil_defaultlib.bd_36cd_slot_0_ar_0
Compiling module xil_defaultlib.bd_36cd_slot_0_aw_0
Compiling module xil_defaultlib.bd_36cd_slot_0_b_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat(dout_wi...
Compiling module xil_defaultlib.bd_36cd_slot_0_r_0
Compiling module xil_defaultlib.bd_36cd_slot_0_w_0
Compiling module xil_defaultlib.bd_36cd
Compiling module xil_defaultlib.design_1_system_ila_0_1
Compiling module xil_defaultlib.bd_f69c_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_f69c_g_inst_0
Compiling module xil_defaultlib.bd_f69c_ila_lib_0
Compiling module xil_defaultlib.bd_f69c_slot_0_ar_0
Compiling module xil_defaultlib.bd_f69c_slot_0_aw_0
Compiling module xil_defaultlib.bd_f69c_slot_0_b_0
Compiling module xil_defaultlib.bd_f69c_slot_0_r_0
Compiling module xil_defaultlib.bd_f69c_slot_0_w_0
Compiling module xil_defaultlib.bd_f69c
Compiling module xil_defaultlib.design_1_system_ila_1_1
Compiling module util_reduced_logic_v2_0_5.util_reduced_logic_v2_0_5_util_r...
Compiling module xil_defaultlib.design_1_util_reduced_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_1_0
Compiling module xil_defaultlib.design_1_util_vector_logic_2_0
Compiling module xil_defaultlib.design_1_util_vector_logic_0_1
Compiling module xil_defaultlib.design_1_util_vector_logic_4_0
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_spar...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddrc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocm_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocmc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_reg_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_regc...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddr_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_inte...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15(C_FC...
Compiling module xil_defaultlib.design_1_zynq_ultra_ps_e_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:01:36 . Memory (MB): peak = 3424.512 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '96' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -protoinst "protoinst_files/bd_36cd.protoinst" -protoinst "protoinst_files/bd_f69c.protoinst" -protoinst "protoinst_files/design_1.protoinst" -view {C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_36cd.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_f69c.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vip_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//custom_slave_v1_0_S0_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//master_custom_v1_0_M_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/M_AXI_HPM0_LPD
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/S_AXI_HP1_FPD
WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

Time resolution is 1 ps
open_wave_config C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACP : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACE.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACE : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP2 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP3 : Port is ENABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP2_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP4 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP3_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP5 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPM0_LPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP6 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM1_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP2 : Port is ENABLED.
Note: Actual FIFO Depth = 8200
Time: 0 ps  Iteration: 0
Note:  DEPTH = 1024 WIDTH = 36 C_RD_PRIM_WIDTH = 36 C_RD_PRIM_DEPTH = 1024 DEEP = 8 WIDE = 1
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 9 C_RD_PRIM_DEPTH = 4096 DEEP = 1 WIDE = 32
Time: 0 ps  Iteration: 0
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method completes
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
$finish called at time : 586113 ps : File "C:/larry_delivery/Latest/Latest.srcs/sim_1/new/testbench.sv" Line 94
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:01:51 . Memory (MB): peak = 3424.512 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_custom_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/larry_delivery/Driver/driver_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_cntrl
INFO: [VRFC 10-311] analyzing module driver_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module custom_slave_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:607]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_zynq_ultra_ps_e_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_0/sim/design_1_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_1_0/sim/design_1_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_reduced_logic_0_0/sim/design_1_util_reduced_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_reduced_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_2_0/sim/design_1_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_1/sim/design_1_fifo_generator_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_1/sim/design_1_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/sim/bd_36cd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/sim/bd_36cd_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/bd_36cd_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_2/sim/bd_36cd_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_3/sim/bd_36cd_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_4/sim/bd_36cd_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_5/sim/bd_36cd_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_6/sim/bd_36cd_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/sim/design_1_system_ila_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/sim/bd_f69c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_0/sim/bd_f69c_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/bd_f69c_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_2/sim/bd_f69c_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_3/sim/bd_f69c_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_4/sim/bd_f69c_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_5/sim/bd_f69c_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_6/sim/bd_f69c_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/sim/design_1_system_ila_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_4_0/sim/design_1_util_vector_logic_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_master_custom_v1_0_M_0_0/sim/design_1_master_custom_v1_0_M_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_master_custom_v1_0_M_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_custom_slave_v1_0_S0_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_ps8_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1A7ZMW4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3424.512 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_AWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:240]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_BUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:251]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_ARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:264]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2381]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2399]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2425]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2443]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2469]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2487]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2513]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2531]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2557]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2575]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2601]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2619]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2645]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2663]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2689]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2707]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2733]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2738]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2751]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2765]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2766]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2777]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2795]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2821]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2839]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2865]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2883]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2909]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2927]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2953]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2971]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2997]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3015]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3915]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2416]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2434]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2460]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2478]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2504]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2548]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2566]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2592]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2610]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2654]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2680]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2698]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2724]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2742]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2768]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2773]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2786]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2800]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2801]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2812]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2830]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2856]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2874]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2900]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2918]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2944]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2962]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2988]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3006]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3032]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3050]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3950]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_wuser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3952]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_buser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3953]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_ruser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3955]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:330]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:331]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP0RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:334]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:370]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:371]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP1RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:395]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'MAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:403]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:415]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:443]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:446]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:450]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP0WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:452]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:454]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:457]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP0WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:459]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:488]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:491]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:495]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:496]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP1WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:497]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:499]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:502]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP1WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:504]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:533]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:536]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:540]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:541]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:542]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:544]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:547]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:549]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3RACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:556]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3WACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:557]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3RCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:558]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3WCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:559]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:585]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:586]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:623]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:626]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:630]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:631]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP4WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:632]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:634]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:637]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP4WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:639]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:668]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:671]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP5WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:677]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:679]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:682]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP5WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:684]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:713]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:716]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:720]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:721]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP6WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:722]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:724]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:727]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP6WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:729]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPARID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:750]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPAWID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:752]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:754]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPAWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:755]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:757]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPAWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:760]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:763]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPAWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:766]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:768]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPAWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:769]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'SAXIACPWDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:770]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'SAXIACPWSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:771]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'PLPSIRQ0' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:837]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:74]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6303]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6325]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6355]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6374]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'S_RRESP' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:64]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:73]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:76]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4835]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4838]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4860]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4890]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4909]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:41]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'S_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:42]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:64]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'WR_DATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:83]
WARNING: [VRFC 10-3091] actual bit length 4096 differs from formal bit length 1024 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:84]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_DDR' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:94]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_OCM' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:95]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_REG' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:166]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:167]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:260]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:261]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:263]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:355]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:357]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:448]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:449]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:542]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:543]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:637]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:639]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:733]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:735]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:737]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_awid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7822]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_awaddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7823]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_awlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7824]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7827]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7835]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 's_axi_wdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7836]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 's_axi_wstrb' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7837]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_arid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7847]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_araddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7848]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_arlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7849]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_arlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7852]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:804]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:806]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:807]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:808]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:842]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'M_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:843]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:865]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:875]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:877]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:878]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:879]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3798]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3805]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3818]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3825]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v:379]
WARNING: [VRFC 10-5021] port 'PSS_ALTO_CORE_PAD_CLK' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:267]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3714]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3728]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3776]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3790]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp6' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3838]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3888]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3902]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3004]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3018]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3052]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3066]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3115]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3129]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 1. Module driver_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 104. Module driver_monitor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 1. Module driver_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 104. Module driver_monitor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv_co...
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_pkg
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_pkg
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg_legacy
Compiling package c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv_comp
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg
Compiling package unisim.vcomponents
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package fifo_generator_v13_2_9.fifo_generator_v13_2_9_pkg
Compiling package xpm.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module xil_defaultlib.design_1_axi_vip_0_0
Compiling architecture structural of entity c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv [\c_reg_fd_v12_0_7_viv(c_width=5,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_16.c_addsub_v12_0_16_lut6_legacy [\c_addsub_v12_0_16_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_fabric_legacy [\c_addsub_v12_0_16_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_legacy [\c_addsub_v12_0_16_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_legacy [\c_counter_binary_v12_0_17_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv [\c_counter_binary_v12_0_17_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17 [\c_counter_binary_v12_0_17(c_xde...]
Compiling architecture design_1_c_counter_binary_0_0_arch of entity xil_defaultlib.design_1_c_counter_binary_0_0 [design_1_c_counter_binary_0_0_de...]
Compiling module xil_defaultlib.driver_monitor
Compiling module xil_defaultlib.driver_cntrl
Compiling module xil_defaultlib.custom_slave_v1_0_S00_AXI(C_S_AX...
Compiling module xil_defaultlib.design_1_custom_slave_v1_0_S0_0_...
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(clock_domains="COMMON"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=128,c_...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=128,c_pkt...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=256,c_p...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_0
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="FIRST",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="MIDDLE"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="LAST",c...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=32,c_pktf...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=32,c_pk...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_1
Compiling module xil_defaultlib.master_custom_v1_0_M00_AXI(C_M_A...
Compiling module xil_defaultlib.design_1_master_custom_v1_0_M_0_...
Compiling module xil_defaultlib.s00_couplers_imp_1A7ZMW4
Compiling module xil_defaultlib.design_1_ps8_0_axi_periph_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture design_1_rst_ps8_0_99m_0_arch of entity xil_defaultlib.design_1_rst_ps8_0_99M_0 [design_1_rst_ps8_0_99m_0_default]
Compiling module xil_defaultlib.bd_36cd_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_36cd_g_inst_0
Compiling module xil_defaultlib.bd_36cd_ila_lib_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat_default
Compiling module xil_defaultlib.bd_36cd_slot_0_ar_0
Compiling module xil_defaultlib.bd_36cd_slot_0_aw_0
Compiling module xil_defaultlib.bd_36cd_slot_0_b_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat(dout_wi...
Compiling module xil_defaultlib.bd_36cd_slot_0_r_0
Compiling module xil_defaultlib.bd_36cd_slot_0_w_0
Compiling module xil_defaultlib.bd_36cd
Compiling module xil_defaultlib.design_1_system_ila_0_1
Compiling module xil_defaultlib.bd_f69c_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_f69c_g_inst_0
Compiling module xil_defaultlib.bd_f69c_ila_lib_0
Compiling module xil_defaultlib.bd_f69c_slot_0_ar_0
Compiling module xil_defaultlib.bd_f69c_slot_0_aw_0
Compiling module xil_defaultlib.bd_f69c_slot_0_b_0
Compiling module xil_defaultlib.bd_f69c_slot_0_r_0
Compiling module xil_defaultlib.bd_f69c_slot_0_w_0
Compiling module xil_defaultlib.bd_f69c
Compiling module xil_defaultlib.design_1_system_ila_1_1
Compiling module util_reduced_logic_v2_0_5.util_reduced_logic_v2_0_5_util_r...
Compiling module xil_defaultlib.design_1_util_reduced_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_1_0
Compiling module xil_defaultlib.design_1_util_vector_logic_2_0
Compiling module xil_defaultlib.design_1_util_vector_logic_0_1
Compiling module xil_defaultlib.design_1_util_vector_logic_4_0
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_spar...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddrc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocm_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocmc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_reg_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_regc...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddr_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_inte...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15(C_FC...
Compiling module xil_defaultlib.design_1_zynq_ultra_ps_e_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:01:34 . Memory (MB): peak = 3424.512 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '94' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -protoinst "protoinst_files/bd_36cd.protoinst" -protoinst "protoinst_files/bd_f69c.protoinst" -protoinst "protoinst_files/design_1.protoinst" -view {C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_36cd.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_f69c.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vip_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//custom_slave_v1_0_S0_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//master_custom_v1_0_M_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/M_AXI_HPM0_LPD
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/S_AXI_HP1_FPD
WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

Time resolution is 1 ps
open_wave_config C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACP : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACE.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACE : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP2 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP3 : Port is ENABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP2_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP4 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP3_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP5 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPM0_LPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP6 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM1_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP2 : Port is ENABLED.
Note: Actual FIFO Depth = 8200
Time: 0 ps  Iteration: 0
Note:  DEPTH = 1024 WIDTH = 36 C_RD_PRIM_WIDTH = 36 C_RD_PRIM_DEPTH = 1024 DEEP = 8 WIDE = 1
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 9 C_RD_PRIM_DEPTH = 4096 DEEP = 1 WIDE = 32
Time: 0 ps  Iteration: 0
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method completes
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
$finish called at time : 586113 ps : File "C:/larry_delivery/Latest/Latest.srcs/sim_1/new/testbench.sv" Line 94
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:01:48 . Memory (MB): peak = 3424.512 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_custom_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/larry_delivery/Driver/driver_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_cntrl
INFO: [VRFC 10-311] analyzing module driver_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module custom_slave_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:607]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_zynq_ultra_ps_e_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_0/sim/design_1_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_1_0/sim/design_1_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_reduced_logic_0_0/sim/design_1_util_reduced_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_reduced_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_2_0/sim/design_1_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_1/sim/design_1_fifo_generator_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_1/sim/design_1_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/sim/bd_36cd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/sim/bd_36cd_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/bd_36cd_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_2/sim/bd_36cd_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_3/sim/bd_36cd_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_4/sim/bd_36cd_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_5/sim/bd_36cd_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_6/sim/bd_36cd_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/sim/design_1_system_ila_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/sim/bd_f69c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_0/sim/bd_f69c_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/bd_f69c_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_2/sim/bd_f69c_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_3/sim/bd_f69c_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_4/sim/bd_f69c_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_5/sim/bd_f69c_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_6/sim/bd_f69c_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/sim/design_1_system_ila_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_4_0/sim/design_1_util_vector_logic_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_master_custom_v1_0_M_0_0/sim/design_1_master_custom_v1_0_M_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_master_custom_v1_0_M_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_custom_slave_v1_0_S0_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_ps8_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1A7ZMW4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3424.512 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_AWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:240]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_BUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:251]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_ARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:264]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2381]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2399]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2425]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2443]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2469]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2487]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2513]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2531]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2557]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2575]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2601]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2619]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2645]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2663]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2689]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2707]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2733]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2738]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2751]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2765]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2766]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2777]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2795]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2821]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2839]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2865]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2883]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2909]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2927]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2953]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2971]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2997]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3015]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3915]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2416]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2434]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2460]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2478]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2504]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2548]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2566]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2592]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2610]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2654]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2680]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2698]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2724]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2742]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2768]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2773]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2786]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2800]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2801]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2812]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2830]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2856]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2874]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2900]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2918]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2944]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2962]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2988]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3006]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3032]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3050]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3950]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_wuser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3952]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_buser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3953]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_ruser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3955]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:330]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:331]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP0RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:334]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:370]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:371]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP1RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:395]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'MAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:403]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:415]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:443]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:446]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:450]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP0WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:452]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:454]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:457]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP0WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:459]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:488]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:491]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:495]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:496]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP1WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:497]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:499]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:502]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP1WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:504]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:533]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:536]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:540]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:541]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:542]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:544]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:547]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:549]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3RACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:556]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3WACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:557]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3RCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:558]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3WCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:559]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:585]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:586]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:623]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:626]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:630]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:631]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP4WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:632]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:634]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:637]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP4WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:639]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:668]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:671]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP5WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:677]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:679]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:682]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP5WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:684]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:713]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:716]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:720]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:721]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP6WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:722]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:724]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:727]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP6WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:729]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPARID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:750]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPAWID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:752]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:754]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPAWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:755]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:757]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPAWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:760]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:763]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPAWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:766]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:768]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPAWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:769]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'SAXIACPWDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:770]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'SAXIACPWSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:771]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'PLPSIRQ0' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:837]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:74]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6303]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6325]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6355]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6374]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'S_RRESP' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:64]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:73]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:76]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4835]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4838]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4860]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4890]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4909]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:41]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'S_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:42]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:64]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'WR_DATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:83]
WARNING: [VRFC 10-3091] actual bit length 4096 differs from formal bit length 1024 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:84]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_DDR' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:94]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_OCM' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:95]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_REG' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:166]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:167]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:260]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:261]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:263]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:355]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:357]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:448]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:449]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:542]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:543]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:637]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:639]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:733]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:735]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:737]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_awid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7822]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_awaddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7823]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_awlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7824]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7827]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7835]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 's_axi_wdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7836]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 's_axi_wstrb' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7837]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_arid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7847]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_araddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7848]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_arlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7849]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_arlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7852]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:804]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:806]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:807]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:808]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:842]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'M_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:843]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:865]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:875]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:877]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:878]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:879]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3798]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3805]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3818]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3825]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v:379]
WARNING: [VRFC 10-5021] port 'PSS_ALTO_CORE_PAD_CLK' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:267]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3714]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3728]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3776]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3790]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp6' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3838]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3888]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3902]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3004]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3018]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3052]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3066]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3115]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3129]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 1. Module driver_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 104. Module driver_monitor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 1. Module driver_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 104. Module driver_monitor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv_co...
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_pkg
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_pkg
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg_legacy
Compiling package c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv_comp
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg
Compiling package unisim.vcomponents
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package fifo_generator_v13_2_9.fifo_generator_v13_2_9_pkg
Compiling package xpm.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module xil_defaultlib.design_1_axi_vip_0_0
Compiling architecture structural of entity c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv [\c_reg_fd_v12_0_7_viv(c_width=5,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_16.c_addsub_v12_0_16_lut6_legacy [\c_addsub_v12_0_16_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_fabric_legacy [\c_addsub_v12_0_16_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_legacy [\c_addsub_v12_0_16_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_legacy [\c_counter_binary_v12_0_17_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv [\c_counter_binary_v12_0_17_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17 [\c_counter_binary_v12_0_17(c_xde...]
Compiling architecture design_1_c_counter_binary_0_0_arch of entity xil_defaultlib.design_1_c_counter_binary_0_0 [design_1_c_counter_binary_0_0_de...]
Compiling module xil_defaultlib.driver_monitor
Compiling module xil_defaultlib.driver_cntrl
Compiling module xil_defaultlib.custom_slave_v1_0_S00_AXI(C_S_AX...
Compiling module xil_defaultlib.design_1_custom_slave_v1_0_S0_0_...
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(clock_domains="COMMON"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=128,c_...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=128,c_pkt...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=256,c_p...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_0
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="FIRST",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="MIDDLE"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="LAST",c...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=32,c_pktf...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=32,c_pk...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_1
Compiling module xil_defaultlib.master_custom_v1_0_M00_AXI(C_M_A...
Compiling module xil_defaultlib.design_1_master_custom_v1_0_M_0_...
Compiling module xil_defaultlib.s00_couplers_imp_1A7ZMW4
Compiling module xil_defaultlib.design_1_ps8_0_axi_periph_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture design_1_rst_ps8_0_99m_0_arch of entity xil_defaultlib.design_1_rst_ps8_0_99M_0 [design_1_rst_ps8_0_99m_0_default]
Compiling module xil_defaultlib.bd_36cd_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_36cd_g_inst_0
Compiling module xil_defaultlib.bd_36cd_ila_lib_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat_default
Compiling module xil_defaultlib.bd_36cd_slot_0_ar_0
Compiling module xil_defaultlib.bd_36cd_slot_0_aw_0
Compiling module xil_defaultlib.bd_36cd_slot_0_b_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat(dout_wi...
Compiling module xil_defaultlib.bd_36cd_slot_0_r_0
Compiling module xil_defaultlib.bd_36cd_slot_0_w_0
Compiling module xil_defaultlib.bd_36cd
Compiling module xil_defaultlib.design_1_system_ila_0_1
Compiling module xil_defaultlib.bd_f69c_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_f69c_g_inst_0
Compiling module xil_defaultlib.bd_f69c_ila_lib_0
Compiling module xil_defaultlib.bd_f69c_slot_0_ar_0
Compiling module xil_defaultlib.bd_f69c_slot_0_aw_0
Compiling module xil_defaultlib.bd_f69c_slot_0_b_0
Compiling module xil_defaultlib.bd_f69c_slot_0_r_0
Compiling module xil_defaultlib.bd_f69c_slot_0_w_0
Compiling module xil_defaultlib.bd_f69c
Compiling module xil_defaultlib.design_1_system_ila_1_1
Compiling module util_reduced_logic_v2_0_5.util_reduced_logic_v2_0_5_util_r...
Compiling module xil_defaultlib.design_1_util_reduced_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_1_0
Compiling module xil_defaultlib.design_1_util_vector_logic_2_0
Compiling module xil_defaultlib.design_1_util_vector_logic_0_1
Compiling module xil_defaultlib.design_1_util_vector_logic_4_0
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_spar...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddrc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocm_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocmc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_reg_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_regc...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddr_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_inte...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15(C_FC...
Compiling module xil_defaultlib.design_1_zynq_ultra_ps_e_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:01:40 . Memory (MB): peak = 3424.512 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '100' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -protoinst "protoinst_files/bd_36cd.protoinst" -protoinst "protoinst_files/bd_f69c.protoinst" -protoinst "protoinst_files/design_1.protoinst" -view {C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_36cd.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_f69c.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vip_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//custom_slave_v1_0_S0_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//master_custom_v1_0_M_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/M_AXI_HPM0_LPD
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/S_AXI_HP1_FPD
WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

Time resolution is 1 ps
open_wave_config C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACP : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACE.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACE : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP2 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP3 : Port is ENABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP2_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP4 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP3_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP5 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPM0_LPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP6 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM1_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP2 : Port is ENABLED.
Note: Actual FIFO Depth = 8200
Time: 0 ps  Iteration: 0
Note:  DEPTH = 1024 WIDTH = 36 C_RD_PRIM_WIDTH = 36 C_RD_PRIM_DEPTH = 1024 DEEP = 8 WIDE = 1
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 9 C_RD_PRIM_DEPTH = 4096 DEEP = 1 WIDE = 32
Time: 0 ps  Iteration: 0
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method completes
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
$finish called at time : 586113 ps : File "C:/larry_delivery/Latest/Latest.srcs/sim_1/new/testbench.sv" Line 94
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:01:55 . Memory (MB): peak = 3424.512 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_custom_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/larry_delivery/Driver/driver_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_cntrl
INFO: [VRFC 10-311] analyzing module driver_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module custom_slave_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:607]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_zynq_ultra_ps_e_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_0/sim/design_1_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_1_0/sim/design_1_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_reduced_logic_0_0/sim/design_1_util_reduced_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_reduced_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_2_0/sim/design_1_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_1/sim/design_1_fifo_generator_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_1/sim/design_1_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/sim/bd_36cd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/sim/bd_36cd_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/bd_36cd_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_2/sim/bd_36cd_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_3/sim/bd_36cd_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_4/sim/bd_36cd_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_5/sim/bd_36cd_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_6/sim/bd_36cd_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/sim/design_1_system_ila_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/sim/bd_f69c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_0/sim/bd_f69c_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/bd_f69c_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_2/sim/bd_f69c_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_3/sim/bd_f69c_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_4/sim/bd_f69c_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_5/sim/bd_f69c_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_6/sim/bd_f69c_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/sim/design_1_system_ila_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_4_0/sim/design_1_util_vector_logic_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_master_custom_v1_0_M_0_0/sim/design_1_master_custom_v1_0_M_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_master_custom_v1_0_M_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_custom_slave_v1_0_S0_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_ps8_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1A7ZMW4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3424.512 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_AWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:240]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_BUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:251]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_ARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:264]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2381]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2399]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2425]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2443]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2469]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2487]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2513]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2531]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2557]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2575]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2601]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2619]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2645]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2663]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2689]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2707]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2733]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2738]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2751]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2765]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2766]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2777]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2795]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2821]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2839]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2865]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2883]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2909]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2927]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2953]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2971]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2997]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3015]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3915]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2416]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2434]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2460]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2478]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2504]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2548]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2566]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2592]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2610]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2654]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2680]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2698]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2724]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2742]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2768]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2773]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2786]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2800]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2801]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2812]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2830]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2856]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2874]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2900]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2918]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2944]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2962]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2988]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3006]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3032]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3050]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3950]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_wuser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3952]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_buser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3953]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_ruser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3955]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:330]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:331]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP0RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:334]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:370]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:371]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP1RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:395]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'MAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:403]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:415]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:443]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:446]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:450]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP0WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:452]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:454]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:457]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP0WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:459]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:488]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:491]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:495]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:496]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP1WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:497]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:499]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:502]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP1WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:504]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:533]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:536]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:540]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:541]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:542]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:544]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:547]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:549]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3RACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:556]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3WACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:557]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3RCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:558]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3WCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:559]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:585]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:586]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:623]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:626]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:630]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:631]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP4WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:632]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:634]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:637]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP4WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:639]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:668]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:671]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP5WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:677]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:679]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:682]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP5WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:684]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:713]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:716]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:720]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:721]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP6WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:722]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:724]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:727]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP6WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:729]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPARID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:750]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPAWID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:752]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:754]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPAWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:755]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:757]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPAWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:760]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:763]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPAWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:766]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:768]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPAWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:769]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'SAXIACPWDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:770]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'SAXIACPWSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:771]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'PLPSIRQ0' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:837]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:74]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6303]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6325]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6355]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6374]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'S_RRESP' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:64]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:73]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:76]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4835]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4838]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4860]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4890]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4909]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:41]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'S_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:42]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:64]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'WR_DATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:83]
WARNING: [VRFC 10-3091] actual bit length 4096 differs from formal bit length 1024 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:84]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_DDR' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:94]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_OCM' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:95]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_REG' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:166]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:167]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:260]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:261]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:263]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:355]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:357]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:448]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:449]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:542]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:543]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:637]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:639]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:733]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:735]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:737]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_awid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7822]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_awaddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7823]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_awlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7824]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7827]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7835]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 's_axi_wdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7836]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 's_axi_wstrb' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7837]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_arid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7847]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_araddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7848]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_arlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7849]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_arlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7852]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:804]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:806]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:807]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:808]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:842]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'M_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:843]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:865]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:875]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:877]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:878]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:879]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3798]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3805]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3818]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3825]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v:379]
WARNING: [VRFC 10-5021] port 'PSS_ALTO_CORE_PAD_CLK' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:267]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3714]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3728]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3776]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3790]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp6' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3838]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3888]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3902]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3004]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3018]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3052]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3066]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3115]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3129]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 1. Module driver_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 104. Module driver_monitor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 1. Module driver_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 104. Module driver_monitor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv_co...
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_pkg
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_pkg
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg_legacy
Compiling package c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv_comp
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg
Compiling package unisim.vcomponents
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package fifo_generator_v13_2_9.fifo_generator_v13_2_9_pkg
Compiling package xpm.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module xil_defaultlib.design_1_axi_vip_0_0
Compiling architecture structural of entity c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv [\c_reg_fd_v12_0_7_viv(c_width=5,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_16.c_addsub_v12_0_16_lut6_legacy [\c_addsub_v12_0_16_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_fabric_legacy [\c_addsub_v12_0_16_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_legacy [\c_addsub_v12_0_16_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_legacy [\c_counter_binary_v12_0_17_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv [\c_counter_binary_v12_0_17_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17 [\c_counter_binary_v12_0_17(c_xde...]
Compiling architecture design_1_c_counter_binary_0_0_arch of entity xil_defaultlib.design_1_c_counter_binary_0_0 [design_1_c_counter_binary_0_0_de...]
Compiling module xil_defaultlib.driver_monitor
Compiling module xil_defaultlib.driver_cntrl
Compiling module xil_defaultlib.custom_slave_v1_0_S00_AXI(C_S_AX...
Compiling module xil_defaultlib.design_1_custom_slave_v1_0_S0_0_...
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(clock_domains="COMMON"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=128,c_...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=128,c_pkt...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=256,c_p...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_0
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="FIRST",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="MIDDLE"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="LAST",c...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=32,c_pktf...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=32,c_pk...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_1
Compiling module xil_defaultlib.master_custom_v1_0_M00_AXI(C_M_A...
Compiling module xil_defaultlib.design_1_master_custom_v1_0_M_0_...
Compiling module xil_defaultlib.s00_couplers_imp_1A7ZMW4
Compiling module xil_defaultlib.design_1_ps8_0_axi_periph_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture design_1_rst_ps8_0_99m_0_arch of entity xil_defaultlib.design_1_rst_ps8_0_99M_0 [design_1_rst_ps8_0_99m_0_default]
Compiling module xil_defaultlib.bd_36cd_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_36cd_g_inst_0
Compiling module xil_defaultlib.bd_36cd_ila_lib_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat_default
Compiling module xil_defaultlib.bd_36cd_slot_0_ar_0
Compiling module xil_defaultlib.bd_36cd_slot_0_aw_0
Compiling module xil_defaultlib.bd_36cd_slot_0_b_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat(dout_wi...
Compiling module xil_defaultlib.bd_36cd_slot_0_r_0
Compiling module xil_defaultlib.bd_36cd_slot_0_w_0
Compiling module xil_defaultlib.bd_36cd
Compiling module xil_defaultlib.design_1_system_ila_0_1
Compiling module xil_defaultlib.bd_f69c_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_f69c_g_inst_0
Compiling module xil_defaultlib.bd_f69c_ila_lib_0
Compiling module xil_defaultlib.bd_f69c_slot_0_ar_0
Compiling module xil_defaultlib.bd_f69c_slot_0_aw_0
Compiling module xil_defaultlib.bd_f69c_slot_0_b_0
Compiling module xil_defaultlib.bd_f69c_slot_0_r_0
Compiling module xil_defaultlib.bd_f69c_slot_0_w_0
Compiling module xil_defaultlib.bd_f69c
Compiling module xil_defaultlib.design_1_system_ila_1_1
Compiling module util_reduced_logic_v2_0_5.util_reduced_logic_v2_0_5_util_r...
Compiling module xil_defaultlib.design_1_util_reduced_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_1_0
Compiling module xil_defaultlib.design_1_util_vector_logic_2_0
Compiling module xil_defaultlib.design_1_util_vector_logic_0_1
Compiling module xil_defaultlib.design_1_util_vector_logic_4_0
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_spar...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddrc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocm_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocmc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_reg_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_regc...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddr_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_inte...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15(C_FC...
Compiling module xil_defaultlib.design_1_zynq_ultra_ps_e_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:01:30 . Memory (MB): peak = 3424.512 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '89' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -protoinst "protoinst_files/bd_36cd.protoinst" -protoinst "protoinst_files/bd_f69c.protoinst" -protoinst "protoinst_files/design_1.protoinst" -view {C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_36cd.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_f69c.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vip_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//custom_slave_v1_0_S0_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//master_custom_v1_0_M_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/M_AXI_HPM0_LPD
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/S_AXI_HP1_FPD
WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

Time resolution is 1 ps
open_wave_config C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACP : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACE.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACE : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP2 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP3 : Port is ENABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP2_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP4 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP3_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP5 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPM0_LPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP6 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM1_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP2 : Port is ENABLED.
Note: Actual FIFO Depth = 8200
Time: 0 ps  Iteration: 0
Note:  DEPTH = 1024 WIDTH = 36 C_RD_PRIM_WIDTH = 36 C_RD_PRIM_DEPTH = 1024 DEEP = 8 WIDE = 1
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 9 C_RD_PRIM_DEPTH = 4096 DEEP = 1 WIDE = 32
Time: 0 ps  Iteration: 0
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method completes
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
$finish called at time : 586113 ps : File "C:/larry_delivery/Latest/Latest.srcs/sim_1/new/testbench.sv" Line 94
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:01:44 . Memory (MB): peak = 3424.512 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
ERROR: [Common 17-180] Spawn failed: No error
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'else' [C:/larry_delivery/Driver/driver_cntrl.v:131]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [C:/larry_delivery/Driver/driver_cntrl.v:162]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'else' [C:/larry_delivery/Driver/driver_cntrl.v:131]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [C:/larry_delivery/Driver/driver_cntrl.v:162]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_custom_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/larry_delivery/Driver/driver_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_cntrl
INFO: [VRFC 10-311] analyzing module driver_monitor
ERROR: [VRFC 10-4982] syntax error near 'else' [C:/larry_delivery/Driver/driver_cntrl.v:131]
ERROR: [VRFC 10-8549] SystemVerilog keyword 'else' used in incorrect context [C:/larry_delivery/Driver/driver_cntrl.v:131]
ERROR: [VRFC 10-4982] syntax error near 'endmodule' [C:/larry_delivery/Driver/driver_cntrl.v:162]
ERROR: [VRFC 10-8549] SystemVerilog keyword 'endmodule' used in incorrect context [C:/larry_delivery/Driver/driver_cntrl.v:162]
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3424.512 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_custom_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/larry_delivery/Driver/driver_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_cntrl
INFO: [VRFC 10-311] analyzing module driver_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module custom_slave_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:607]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_zynq_ultra_ps_e_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_0/sim/design_1_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_1_0/sim/design_1_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_reduced_logic_0_0/sim/design_1_util_reduced_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_reduced_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_2_0/sim/design_1_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_1/sim/design_1_fifo_generator_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_1/sim/design_1_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/sim/bd_36cd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/sim/bd_36cd_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/bd_36cd_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_2/sim/bd_36cd_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_3/sim/bd_36cd_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_4/sim/bd_36cd_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_5/sim/bd_36cd_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_6/sim/bd_36cd_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/sim/design_1_system_ila_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/sim/bd_f69c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_0/sim/bd_f69c_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/bd_f69c_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_2/sim/bd_f69c_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_3/sim/bd_f69c_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_4/sim/bd_f69c_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_5/sim/bd_f69c_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_6/sim/bd_f69c_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/sim/design_1_system_ila_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_4_0/sim/design_1_util_vector_logic_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_master_custom_v1_0_M_0_0/sim/design_1_master_custom_v1_0_M_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_master_custom_v1_0_M_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_custom_slave_v1_0_S0_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_ps8_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1A7ZMW4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3424.512 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_AWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:240]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_BUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:251]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_ARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:264]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2381]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2399]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2425]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2443]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2469]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2487]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2513]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2531]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2557]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2575]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2601]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2619]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2645]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2663]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2689]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2707]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2733]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2738]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2751]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2765]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2766]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2777]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2795]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2821]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2839]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2865]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2883]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2909]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2927]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2953]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2971]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2997]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3015]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3915]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2416]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2434]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2460]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2478]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2504]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2548]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2566]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2592]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2610]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2654]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2680]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2698]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2724]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2742]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2768]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2773]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2786]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2800]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2801]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2812]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2830]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2856]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2874]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2900]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2918]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2944]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2962]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2988]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3006]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3032]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3050]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3950]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_wuser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3952]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_buser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3953]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_ruser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3955]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:330]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:331]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP0RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:334]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:370]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:371]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP1RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:395]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'MAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:403]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:415]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:443]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:446]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:450]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP0WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:452]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:454]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:457]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP0WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:459]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:488]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:491]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:495]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:496]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP1WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:497]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:499]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:502]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP1WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:504]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:533]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:536]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:540]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:541]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:542]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:544]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:547]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:549]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3RACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:556]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3WACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:557]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3RCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:558]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3WCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:559]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:585]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:586]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:623]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:626]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:630]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:631]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP4WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:632]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:634]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:637]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP4WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:639]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:668]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:671]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP5WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:677]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:679]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:682]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP5WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:684]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:713]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:716]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:720]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:721]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP6WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:722]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:724]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:727]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP6WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:729]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPARID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:750]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPAWID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:752]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:754]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPAWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:755]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:757]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPAWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:760]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:763]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPAWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:766]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:768]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPAWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:769]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'SAXIACPWDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:770]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'SAXIACPWSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:771]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'PLPSIRQ0' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:837]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:74]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6303]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6325]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6355]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6374]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'S_RRESP' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:64]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:73]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:76]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4835]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4838]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4860]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4890]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4909]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:41]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'S_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:42]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:64]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'WR_DATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:83]
WARNING: [VRFC 10-3091] actual bit length 4096 differs from formal bit length 1024 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:84]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_DDR' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:94]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_OCM' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:95]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_REG' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:166]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:167]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:260]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:261]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:263]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:355]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:357]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:448]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:449]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:542]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:543]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:637]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:639]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:733]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:735]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:737]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_awid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7822]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_awaddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7823]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_awlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7824]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7827]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7835]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 's_axi_wdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7836]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 's_axi_wstrb' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7837]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_arid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7847]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_araddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7848]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_arlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7849]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_arlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7852]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:804]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:806]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:807]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:808]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:842]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'M_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:843]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:865]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:875]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:877]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:878]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:879]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3798]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3805]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3818]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3825]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v:379]
WARNING: [VRFC 10-5021] port 'PSS_ALTO_CORE_PAD_CLK' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:267]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3714]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3728]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3776]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3790]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp6' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3838]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3888]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3902]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3004]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3018]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3052]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3066]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3115]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3129]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 1. Module driver_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 104. Module driver_monitor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 1. Module driver_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 104. Module driver_monitor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv_co...
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_pkg
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_pkg
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg_legacy
Compiling package c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv_comp
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg
Compiling package unisim.vcomponents
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package fifo_generator_v13_2_9.fifo_generator_v13_2_9_pkg
Compiling package xpm.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module xil_defaultlib.design_1_axi_vip_0_0
Compiling architecture structural of entity c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv [\c_reg_fd_v12_0_7_viv(c_width=5,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_16.c_addsub_v12_0_16_lut6_legacy [\c_addsub_v12_0_16_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_fabric_legacy [\c_addsub_v12_0_16_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_legacy [\c_addsub_v12_0_16_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_legacy [\c_counter_binary_v12_0_17_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv [\c_counter_binary_v12_0_17_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17 [\c_counter_binary_v12_0_17(c_xde...]
Compiling architecture design_1_c_counter_binary_0_0_arch of entity xil_defaultlib.design_1_c_counter_binary_0_0 [design_1_c_counter_binary_0_0_de...]
Compiling module xil_defaultlib.driver_monitor
Compiling module xil_defaultlib.driver_cntrl
Compiling module xil_defaultlib.custom_slave_v1_0_S00_AXI(C_S_AX...
Compiling module xil_defaultlib.design_1_custom_slave_v1_0_S0_0_...
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(clock_domains="COMMON"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=128,c_...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=128,c_pkt...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=256,c_p...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_0
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="FIRST",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="MIDDLE"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="LAST",c...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=32,c_pktf...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=32,c_pk...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_1
Compiling module xil_defaultlib.master_custom_v1_0_M00_AXI(C_M_A...
Compiling module xil_defaultlib.design_1_master_custom_v1_0_M_0_...
Compiling module xil_defaultlib.s00_couplers_imp_1A7ZMW4
Compiling module xil_defaultlib.design_1_ps8_0_axi_periph_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture design_1_rst_ps8_0_99m_0_arch of entity xil_defaultlib.design_1_rst_ps8_0_99M_0 [design_1_rst_ps8_0_99m_0_default]
Compiling module xil_defaultlib.bd_36cd_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_36cd_g_inst_0
Compiling module xil_defaultlib.bd_36cd_ila_lib_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat_default
Compiling module xil_defaultlib.bd_36cd_slot_0_ar_0
Compiling module xil_defaultlib.bd_36cd_slot_0_aw_0
Compiling module xil_defaultlib.bd_36cd_slot_0_b_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat(dout_wi...
Compiling module xil_defaultlib.bd_36cd_slot_0_r_0
Compiling module xil_defaultlib.bd_36cd_slot_0_w_0
Compiling module xil_defaultlib.bd_36cd
Compiling module xil_defaultlib.design_1_system_ila_0_1
Compiling module xil_defaultlib.bd_f69c_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_f69c_g_inst_0
Compiling module xil_defaultlib.bd_f69c_ila_lib_0
Compiling module xil_defaultlib.bd_f69c_slot_0_ar_0
Compiling module xil_defaultlib.bd_f69c_slot_0_aw_0
Compiling module xil_defaultlib.bd_f69c_slot_0_b_0
Compiling module xil_defaultlib.bd_f69c_slot_0_r_0
Compiling module xil_defaultlib.bd_f69c_slot_0_w_0
Compiling module xil_defaultlib.bd_f69c
Compiling module xil_defaultlib.design_1_system_ila_1_1
Compiling module util_reduced_logic_v2_0_5.util_reduced_logic_v2_0_5_util_r...
Compiling module xil_defaultlib.design_1_util_reduced_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_1_0
Compiling module xil_defaultlib.design_1_util_vector_logic_2_0
Compiling module xil_defaultlib.design_1_util_vector_logic_0_1
Compiling module xil_defaultlib.design_1_util_vector_logic_4_0
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_spar...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddrc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocm_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocmc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_reg_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_regc...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddr_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_inte...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15(C_FC...
Compiling module xil_defaultlib.design_1_zynq_ultra_ps_e_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:01:32 . Memory (MB): peak = 3424.512 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '92' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -protoinst "protoinst_files/bd_36cd.protoinst" -protoinst "protoinst_files/bd_f69c.protoinst" -protoinst "protoinst_files/design_1.protoinst" -view {C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_36cd.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_f69c.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vip_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//custom_slave_v1_0_S0_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//master_custom_v1_0_M_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/M_AXI_HPM0_LPD
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/S_AXI_HP1_FPD
WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

Time resolution is 1 ps
open_wave_config C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACP : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACE.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACE : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP2 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP3 : Port is ENABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP2_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP4 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP3_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP5 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPM0_LPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP6 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM1_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP2 : Port is ENABLED.
Note: Actual FIFO Depth = 8200
Time: 0 ps  Iteration: 0
Note:  DEPTH = 1024 WIDTH = 36 C_RD_PRIM_WIDTH = 36 C_RD_PRIM_DEPTH = 1024 DEEP = 8 WIDE = 1
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 9 C_RD_PRIM_DEPTH = 4096 DEEP = 1 WIDE = 32
Time: 0 ps  Iteration: 0
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method completes
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
$finish called at time : 586113 ps : File "C:/larry_delivery/Latest/Latest.srcs/sim_1/new/testbench.sv" Line 94
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:01:46 . Memory (MB): peak = 3424.512 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_custom_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/larry_delivery/Driver/driver_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_cntrl
INFO: [VRFC 10-311] analyzing module driver_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module custom_slave_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:607]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_zynq_ultra_ps_e_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_0/sim/design_1_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_1_0/sim/design_1_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_reduced_logic_0_0/sim/design_1_util_reduced_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_reduced_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_2_0/sim/design_1_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_1/sim/design_1_fifo_generator_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_1/sim/design_1_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/sim/bd_36cd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/sim/bd_36cd_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/bd_36cd_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_2/sim/bd_36cd_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_3/sim/bd_36cd_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_4/sim/bd_36cd_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_5/sim/bd_36cd_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_6/sim/bd_36cd_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/sim/design_1_system_ila_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/sim/bd_f69c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_0/sim/bd_f69c_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/bd_f69c_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_2/sim/bd_f69c_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_3/sim/bd_f69c_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_4/sim/bd_f69c_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_5/sim/bd_f69c_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_6/sim/bd_f69c_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/sim/design_1_system_ila_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_4_0/sim/design_1_util_vector_logic_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_master_custom_v1_0_M_0_0/sim/design_1_master_custom_v1_0_M_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_master_custom_v1_0_M_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_custom_slave_v1_0_S0_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_ps8_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1A7ZMW4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3424.512 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_AWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:240]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_BUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:251]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_ARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:264]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2381]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2399]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2425]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2443]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2469]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2487]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2513]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2531]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2557]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2575]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2601]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2619]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2645]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2663]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2689]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2707]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2733]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2738]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2751]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2765]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2766]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2777]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2795]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2821]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2839]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2865]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2883]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2909]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2927]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2953]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2971]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2997]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3015]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3915]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2416]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2434]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2460]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2478]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2504]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2548]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2566]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2592]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2610]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2654]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2680]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2698]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2724]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2742]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2768]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2773]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2786]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2800]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2801]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2812]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2830]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2856]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2874]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2900]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2918]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2944]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2962]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2988]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3006]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3032]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3050]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3950]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_wuser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3952]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_buser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3953]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_ruser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3955]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:330]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:331]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP0RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:334]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:370]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:371]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP1RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:395]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'MAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:403]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:415]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:443]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:446]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:450]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP0WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:452]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:454]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:457]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP0WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:459]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:488]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:491]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:495]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:496]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP1WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:497]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:499]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:502]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP1WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:504]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:533]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:536]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:540]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:541]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:542]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:544]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:547]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:549]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3RACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:556]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3WACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:557]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3RCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:558]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3WCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:559]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:585]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:586]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:623]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:626]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:630]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:631]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP4WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:632]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:634]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:637]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP4WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:639]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:668]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:671]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP5WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:677]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:679]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:682]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP5WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:684]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:713]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:716]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:720]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:721]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP6WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:722]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:724]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:727]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP6WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:729]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPARID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:750]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPAWID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:752]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:754]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPAWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:755]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:757]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPAWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:760]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:763]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPAWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:766]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:768]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPAWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:769]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'SAXIACPWDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:770]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'SAXIACPWSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:771]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'PLPSIRQ0' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:837]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:74]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6303]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6325]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6355]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6374]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'S_RRESP' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:64]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:73]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:76]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4835]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4838]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4860]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4890]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4909]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:41]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'S_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:42]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:64]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'WR_DATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:83]
WARNING: [VRFC 10-3091] actual bit length 4096 differs from formal bit length 1024 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:84]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_DDR' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:94]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_OCM' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:95]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_REG' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:166]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:167]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:260]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:261]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:263]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:355]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:357]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:448]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:449]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:542]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:543]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:637]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:639]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:733]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:735]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:737]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_awid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7822]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_awaddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7823]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_awlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7824]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7827]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7835]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 's_axi_wdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7836]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 's_axi_wstrb' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7837]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_arid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7847]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_araddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7848]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_arlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7849]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_arlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7852]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:804]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:806]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:807]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:808]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:842]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'M_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:843]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:865]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:875]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:877]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:878]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:879]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3798]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3805]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3818]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3825]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v:379]
WARNING: [VRFC 10-5021] port 'PSS_ALTO_CORE_PAD_CLK' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:267]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3714]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3728]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3776]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3790]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp6' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3838]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3888]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3902]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3004]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3018]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3052]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3066]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3115]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3129]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 1. Module driver_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 104. Module driver_monitor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 1. Module driver_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 104. Module driver_monitor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv_co...
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_pkg
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_pkg
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg_legacy
Compiling package c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv_comp
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg
Compiling package unisim.vcomponents
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package fifo_generator_v13_2_9.fifo_generator_v13_2_9_pkg
Compiling package xpm.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module xil_defaultlib.design_1_axi_vip_0_0
Compiling architecture structural of entity c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv [\c_reg_fd_v12_0_7_viv(c_width=5,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_16.c_addsub_v12_0_16_lut6_legacy [\c_addsub_v12_0_16_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_fabric_legacy [\c_addsub_v12_0_16_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_legacy [\c_addsub_v12_0_16_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_legacy [\c_counter_binary_v12_0_17_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv [\c_counter_binary_v12_0_17_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17 [\c_counter_binary_v12_0_17(c_xde...]
Compiling architecture design_1_c_counter_binary_0_0_arch of entity xil_defaultlib.design_1_c_counter_binary_0_0 [design_1_c_counter_binary_0_0_de...]
Compiling module xil_defaultlib.driver_monitor
Compiling module xil_defaultlib.driver_cntrl
Compiling module xil_defaultlib.custom_slave_v1_0_S00_AXI(C_S_AX...
Compiling module xil_defaultlib.design_1_custom_slave_v1_0_S0_0_...
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(clock_domains="COMMON"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=128,c_...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=128,c_pkt...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=256,c_p...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_0
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="FIRST",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="MIDDLE"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="LAST",c...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=32,c_pktf...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=32,c_pk...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_1
Compiling module xil_defaultlib.master_custom_v1_0_M00_AXI(C_M_A...
Compiling module xil_defaultlib.design_1_master_custom_v1_0_M_0_...
Compiling module xil_defaultlib.s00_couplers_imp_1A7ZMW4
Compiling module xil_defaultlib.design_1_ps8_0_axi_periph_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture design_1_rst_ps8_0_99m_0_arch of entity xil_defaultlib.design_1_rst_ps8_0_99M_0 [design_1_rst_ps8_0_99m_0_default]
Compiling module xil_defaultlib.bd_36cd_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_36cd_g_inst_0
Compiling module xil_defaultlib.bd_36cd_ila_lib_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat_default
Compiling module xil_defaultlib.bd_36cd_slot_0_ar_0
Compiling module xil_defaultlib.bd_36cd_slot_0_aw_0
Compiling module xil_defaultlib.bd_36cd_slot_0_b_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat(dout_wi...
Compiling module xil_defaultlib.bd_36cd_slot_0_r_0
Compiling module xil_defaultlib.bd_36cd_slot_0_w_0
Compiling module xil_defaultlib.bd_36cd
Compiling module xil_defaultlib.design_1_system_ila_0_1
Compiling module xil_defaultlib.bd_f69c_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_f69c_g_inst_0
Compiling module xil_defaultlib.bd_f69c_ila_lib_0
Compiling module xil_defaultlib.bd_f69c_slot_0_ar_0
Compiling module xil_defaultlib.bd_f69c_slot_0_aw_0
Compiling module xil_defaultlib.bd_f69c_slot_0_b_0
Compiling module xil_defaultlib.bd_f69c_slot_0_r_0
Compiling module xil_defaultlib.bd_f69c_slot_0_w_0
Compiling module xil_defaultlib.bd_f69c
Compiling module xil_defaultlib.design_1_system_ila_1_1
Compiling module util_reduced_logic_v2_0_5.util_reduced_logic_v2_0_5_util_r...
Compiling module xil_defaultlib.design_1_util_reduced_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_1_0
Compiling module xil_defaultlib.design_1_util_vector_logic_2_0
Compiling module xil_defaultlib.design_1_util_vector_logic_0_1
Compiling module xil_defaultlib.design_1_util_vector_logic_4_0
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_spar...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddrc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocm_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocmc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_reg_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_regc...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddr_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_inte...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15(C_FC...
Compiling module xil_defaultlib.design_1_zynq_ultra_ps_e_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:01:32 . Memory (MB): peak = 3424.512 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '92' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -protoinst "protoinst_files/bd_36cd.protoinst" -protoinst "protoinst_files/bd_f69c.protoinst" -protoinst "protoinst_files/design_1.protoinst" -view {C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_36cd.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_f69c.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vip_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//custom_slave_v1_0_S0_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//master_custom_v1_0_M_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/M_AXI_HPM0_LPD
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/S_AXI_HP1_FPD
WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

Time resolution is 1 ps
open_wave_config C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACP : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACE.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACE : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP2 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP3 : Port is ENABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP2_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP4 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP3_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP5 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPM0_LPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP6 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM1_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP2 : Port is ENABLED.
Note: Actual FIFO Depth = 8200
Time: 0 ps  Iteration: 0
Note:  DEPTH = 1024 WIDTH = 36 C_RD_PRIM_WIDTH = 36 C_RD_PRIM_DEPTH = 1024 DEEP = 8 WIDE = 1
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 9 C_RD_PRIM_DEPTH = 4096 DEEP = 1 WIDE = 32
Time: 0 ps  Iteration: 0
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method completes
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
$finish called at time : 586113 ps : File "C:/larry_delivery/Latest/Latest.srcs/sim_1/new/testbench.sv" Line 94
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:01:46 . Memory (MB): peak = 3424.512 ; gain = 0.000
save_wave_config {C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_custom_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/larry_delivery/Driver/driver_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_cntrl
INFO: [VRFC 10-311] analyzing module driver_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module custom_slave_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:607]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_zynq_ultra_ps_e_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_0/sim/design_1_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_1_0/sim/design_1_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_reduced_logic_0_0/sim/design_1_util_reduced_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_reduced_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_2_0/sim/design_1_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_1/sim/design_1_fifo_generator_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_1/sim/design_1_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/sim/bd_36cd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/sim/bd_36cd_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/bd_36cd_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_2/sim/bd_36cd_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_3/sim/bd_36cd_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_4/sim/bd_36cd_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_5/sim/bd_36cd_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_6/sim/bd_36cd_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/sim/design_1_system_ila_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/sim/bd_f69c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_0/sim/bd_f69c_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/bd_f69c_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_2/sim/bd_f69c_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_3/sim/bd_f69c_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_4/sim/bd_f69c_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_5/sim/bd_f69c_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_6/sim/bd_f69c_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/sim/design_1_system_ila_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_4_0/sim/design_1_util_vector_logic_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_master_custom_v1_0_M_0_0/sim/design_1_master_custom_v1_0_M_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_master_custom_v1_0_M_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_custom_slave_v1_0_S0_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_ps8_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1A7ZMW4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3424.512 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_AWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:240]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_BUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:251]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_ARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:264]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2381]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2399]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2425]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2443]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2469]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2487]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2513]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2531]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2557]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2575]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2601]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2619]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2645]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2663]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2689]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2707]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2733]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2738]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2751]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2765]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2766]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2777]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2795]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2821]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2839]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2865]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2883]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2909]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2927]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2953]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2971]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2997]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3015]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3915]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2416]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2434]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2460]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2478]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2504]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2548]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2566]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2592]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2610]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2654]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2680]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2698]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2724]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2742]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2768]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2773]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2786]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2800]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2801]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2812]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2830]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2856]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2874]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2900]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2918]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2944]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2962]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2988]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3006]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3032]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3050]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3950]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_wuser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3952]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_buser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3953]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_ruser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3955]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:330]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:331]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP0RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:334]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:370]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:371]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP1RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:395]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'MAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:403]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:415]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:443]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:446]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:450]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP0WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:452]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:454]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:457]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP0WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:459]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:488]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:491]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:495]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:496]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP1WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:497]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:499]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:502]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP1WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:504]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:533]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:536]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:540]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:541]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:542]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:544]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:547]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:549]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3RACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:556]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3WACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:557]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3RCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:558]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3WCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:559]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:585]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:586]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:623]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:626]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:630]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:631]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP4WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:632]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:634]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:637]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP4WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:639]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:668]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:671]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP5WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:677]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:679]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:682]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP5WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:684]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:713]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:716]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:720]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:721]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP6WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:722]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:724]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:727]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP6WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:729]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPARID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:750]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPAWID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:752]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:754]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPAWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:755]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:757]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPAWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:760]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:763]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPAWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:766]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:768]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPAWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:769]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'SAXIACPWDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:770]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'SAXIACPWSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:771]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'PLPSIRQ0' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:837]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:74]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6303]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6325]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6355]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6374]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'S_RRESP' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:64]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:73]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:76]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4835]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4838]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4860]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4890]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4909]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:41]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'S_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:42]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:64]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'WR_DATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:83]
WARNING: [VRFC 10-3091] actual bit length 4096 differs from formal bit length 1024 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:84]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_DDR' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:94]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_OCM' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:95]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_REG' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:166]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:167]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:260]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:261]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:263]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:355]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:357]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:448]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:449]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:542]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:543]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:637]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:639]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:733]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:735]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:737]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_awid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7822]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_awaddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7823]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_awlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7824]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7827]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7835]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 's_axi_wdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7836]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 's_axi_wstrb' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7837]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_arid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7847]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_araddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7848]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_arlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7849]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_arlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7852]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:804]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:806]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:807]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:808]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:842]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'M_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:843]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:865]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:875]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:877]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:878]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:879]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3798]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3805]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3818]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3825]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v:379]
WARNING: [VRFC 10-5021] port 'PSS_ALTO_CORE_PAD_CLK' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:267]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3714]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3728]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3776]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3790]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp6' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3838]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3888]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3902]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3004]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3018]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3052]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3066]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3115]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3129]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 1. Module driver_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 104. Module driver_monitor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 1. Module driver_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 104. Module driver_monitor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv_co...
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_pkg
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_pkg
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg_legacy
Compiling package c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv_comp
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg
Compiling package unisim.vcomponents
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package fifo_generator_v13_2_9.fifo_generator_v13_2_9_pkg
Compiling package xpm.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module xil_defaultlib.design_1_axi_vip_0_0
Compiling architecture structural of entity c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv [\c_reg_fd_v12_0_7_viv(c_width=5,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_16.c_addsub_v12_0_16_lut6_legacy [\c_addsub_v12_0_16_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_fabric_legacy [\c_addsub_v12_0_16_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_legacy [\c_addsub_v12_0_16_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_legacy [\c_counter_binary_v12_0_17_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv [\c_counter_binary_v12_0_17_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17 [\c_counter_binary_v12_0_17(c_xde...]
Compiling architecture design_1_c_counter_binary_0_0_arch of entity xil_defaultlib.design_1_c_counter_binary_0_0 [design_1_c_counter_binary_0_0_de...]
Compiling module xil_defaultlib.driver_monitor
Compiling module xil_defaultlib.driver_cntrl
Compiling module xil_defaultlib.custom_slave_v1_0_S00_AXI(C_S_AX...
Compiling module xil_defaultlib.design_1_custom_slave_v1_0_S0_0_...
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(clock_domains="COMMON"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=128,c_...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=128,c_pkt...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=256,c_p...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_0
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="FIRST",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="MIDDLE"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="LAST",c...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=32,c_pktf...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=32,c_pk...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_1
Compiling module xil_defaultlib.master_custom_v1_0_M00_AXI(C_M_A...
Compiling module xil_defaultlib.design_1_master_custom_v1_0_M_0_...
Compiling module xil_defaultlib.s00_couplers_imp_1A7ZMW4
Compiling module xil_defaultlib.design_1_ps8_0_axi_periph_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture design_1_rst_ps8_0_99m_0_arch of entity xil_defaultlib.design_1_rst_ps8_0_99M_0 [design_1_rst_ps8_0_99m_0_default]
Compiling module xil_defaultlib.bd_36cd_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_36cd_g_inst_0
Compiling module xil_defaultlib.bd_36cd_ila_lib_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat_default
Compiling module xil_defaultlib.bd_36cd_slot_0_ar_0
Compiling module xil_defaultlib.bd_36cd_slot_0_aw_0
Compiling module xil_defaultlib.bd_36cd_slot_0_b_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat(dout_wi...
Compiling module xil_defaultlib.bd_36cd_slot_0_r_0
Compiling module xil_defaultlib.bd_36cd_slot_0_w_0
Compiling module xil_defaultlib.bd_36cd
Compiling module xil_defaultlib.design_1_system_ila_0_1
Compiling module xil_defaultlib.bd_f69c_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_f69c_g_inst_0
Compiling module xil_defaultlib.bd_f69c_ila_lib_0
Compiling module xil_defaultlib.bd_f69c_slot_0_ar_0
Compiling module xil_defaultlib.bd_f69c_slot_0_aw_0
Compiling module xil_defaultlib.bd_f69c_slot_0_b_0
Compiling module xil_defaultlib.bd_f69c_slot_0_r_0
Compiling module xil_defaultlib.bd_f69c_slot_0_w_0
Compiling module xil_defaultlib.bd_f69c
Compiling module xil_defaultlib.design_1_system_ila_1_1
Compiling module util_reduced_logic_v2_0_5.util_reduced_logic_v2_0_5_util_r...
Compiling module xil_defaultlib.design_1_util_reduced_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_1_0
Compiling module xil_defaultlib.design_1_util_vector_logic_2_0
Compiling module xil_defaultlib.design_1_util_vector_logic_0_1
Compiling module xil_defaultlib.design_1_util_vector_logic_4_0
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_spar...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddrc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocm_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocmc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_reg_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_regc...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddr_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_inte...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15(C_FC...
Compiling module xil_defaultlib.design_1_zynq_ultra_ps_e_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:01:34 . Memory (MB): peak = 3424.512 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '94' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -protoinst "protoinst_files/bd_36cd.protoinst" -protoinst "protoinst_files/bd_f69c.protoinst" -protoinst "protoinst_files/design_1.protoinst" -view {C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_36cd.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_f69c.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vip_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//custom_slave_v1_0_S0_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//master_custom_v1_0_M_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/M_AXI_HPM0_LPD
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/S_AXI_HP1_FPD
WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

Time resolution is 1 ps
open_wave_config C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACP : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACE.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACE : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP2 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP3 : Port is ENABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP2_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP4 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP3_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP5 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPM0_LPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP6 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM1_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP2 : Port is ENABLED.
Note: Actual FIFO Depth = 8200
Time: 0 ps  Iteration: 0
Note:  DEPTH = 1024 WIDTH = 36 C_RD_PRIM_WIDTH = 36 C_RD_PRIM_DEPTH = 1024 DEEP = 8 WIDE = 1
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 9 C_RD_PRIM_DEPTH = 4096 DEEP = 1 WIDE = 32
Time: 0 ps  Iteration: 0
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method completes
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
$finish called at time : 586113 ps : File "C:/larry_delivery/Latest/Latest.srcs/sim_1/new/testbench.sv" Line 94
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:01:48 . Memory (MB): peak = 3424.512 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
ERROR: [Common 17-180] Spawn failed: No error
save_wave_config {C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_custom_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/larry_delivery/Driver/driver_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_cntrl
INFO: [VRFC 10-311] analyzing module driver_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module custom_slave_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:607]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_zynq_ultra_ps_e_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_0/sim/design_1_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_1_0/sim/design_1_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_reduced_logic_0_0/sim/design_1_util_reduced_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_reduced_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_2_0/sim/design_1_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_1/sim/design_1_fifo_generator_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_1/sim/design_1_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/sim/bd_36cd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/sim/bd_36cd_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/bd_36cd_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_2/sim/bd_36cd_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_3/sim/bd_36cd_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_4/sim/bd_36cd_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_5/sim/bd_36cd_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_6/sim/bd_36cd_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/sim/design_1_system_ila_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/sim/bd_f69c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_0/sim/bd_f69c_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/bd_f69c_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_2/sim/bd_f69c_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_3/sim/bd_f69c_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_4/sim/bd_f69c_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_5/sim/bd_f69c_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_6/sim/bd_f69c_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/sim/design_1_system_ila_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_4_0/sim/design_1_util_vector_logic_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_master_custom_v1_0_M_0_0/sim/design_1_master_custom_v1_0_M_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_master_custom_v1_0_M_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_custom_slave_v1_0_S0_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_ps8_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1A7ZMW4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3424.512 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_AWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:240]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_BUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:251]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_ARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:264]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2381]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2399]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2425]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2443]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2469]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2487]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2513]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2531]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2557]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2575]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2601]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2619]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2645]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2663]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2689]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2707]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2733]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2738]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2751]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2765]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2766]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2777]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2795]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2821]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2839]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2865]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2883]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2909]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2927]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2953]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2971]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2997]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3015]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3915]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2416]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2434]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2460]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2478]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2504]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2548]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2566]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2592]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2610]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2654]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2680]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2698]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2724]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2742]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2768]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2773]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2786]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2800]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2801]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2812]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2830]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2856]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2874]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2900]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2918]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2944]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2962]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2988]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3006]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3032]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3050]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3950]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_wuser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3952]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_buser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3953]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_ruser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3955]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:330]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:331]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP0RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:334]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:370]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:371]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP1RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:395]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'MAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:403]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:415]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:443]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:446]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:450]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP0WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:452]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:454]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:457]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP0WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:459]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:488]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:491]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:495]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:496]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP1WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:497]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:499]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:502]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP1WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:504]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:533]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:536]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:540]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:541]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:542]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:544]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:547]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:549]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3RACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:556]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3WACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:557]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3RCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:558]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3WCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:559]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:585]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:586]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:623]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:626]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:630]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:631]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP4WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:632]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:634]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:637]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP4WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:639]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:668]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:671]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP5WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:677]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:679]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:682]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP5WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:684]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:713]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:716]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:720]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:721]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP6WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:722]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:724]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:727]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP6WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:729]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPARID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:750]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPAWID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:752]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:754]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPAWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:755]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:757]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPAWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:760]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:763]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPAWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:766]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:768]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPAWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:769]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'SAXIACPWDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:770]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'SAXIACPWSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:771]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'PLPSIRQ0' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:837]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:74]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6303]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6325]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6355]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6374]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'S_RRESP' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:64]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:73]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:76]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4835]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4838]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4860]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4890]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4909]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:41]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'S_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:42]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:64]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'WR_DATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:83]
WARNING: [VRFC 10-3091] actual bit length 4096 differs from formal bit length 1024 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:84]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_DDR' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:94]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_OCM' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:95]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_REG' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:166]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:167]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:260]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:261]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:263]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:355]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:357]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:448]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:449]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:542]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:543]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:637]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:639]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:733]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:735]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:737]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_awid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7822]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_awaddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7823]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_awlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7824]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7827]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7835]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 's_axi_wdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7836]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 's_axi_wstrb' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7837]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_arid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7847]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_araddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7848]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_arlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7849]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_arlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7852]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:804]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:806]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:807]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:808]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:842]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'M_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:843]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:865]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:875]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:877]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:878]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:879]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3798]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3805]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3818]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3825]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v:379]
WARNING: [VRFC 10-5021] port 'PSS_ALTO_CORE_PAD_CLK' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:267]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3714]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3728]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3776]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3790]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp6' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3838]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3888]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3902]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3004]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3018]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3052]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3066]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3115]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3129]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 1. Module driver_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 104. Module driver_monitor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 1. Module driver_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 104. Module driver_monitor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv_co...
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_pkg
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_pkg
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg_legacy
Compiling package c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv_comp
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg
Compiling package unisim.vcomponents
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package fifo_generator_v13_2_9.fifo_generator_v13_2_9_pkg
Compiling package xpm.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module xil_defaultlib.design_1_axi_vip_0_0
Compiling architecture structural of entity c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv [\c_reg_fd_v12_0_7_viv(c_width=5,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_16.c_addsub_v12_0_16_lut6_legacy [\c_addsub_v12_0_16_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_fabric_legacy [\c_addsub_v12_0_16_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_legacy [\c_addsub_v12_0_16_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_legacy [\c_counter_binary_v12_0_17_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv [\c_counter_binary_v12_0_17_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17 [\c_counter_binary_v12_0_17(c_xde...]
Compiling architecture design_1_c_counter_binary_0_0_arch of entity xil_defaultlib.design_1_c_counter_binary_0_0 [design_1_c_counter_binary_0_0_de...]
Compiling module xil_defaultlib.driver_monitor
Compiling module xil_defaultlib.driver_cntrl
Compiling module xil_defaultlib.custom_slave_v1_0_S00_AXI(C_S_AX...
Compiling module xil_defaultlib.design_1_custom_slave_v1_0_S0_0_...
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(clock_domains="COMMON"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=128,c_...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=128,c_pkt...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=256,c_p...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_0
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="FIRST",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="MIDDLE"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="LAST",c...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=32,c_pktf...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=32,c_pk...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_1
Compiling module xil_defaultlib.master_custom_v1_0_M00_AXI(C_M_A...
Compiling module xil_defaultlib.design_1_master_custom_v1_0_M_0_...
Compiling module xil_defaultlib.s00_couplers_imp_1A7ZMW4
Compiling module xil_defaultlib.design_1_ps8_0_axi_periph_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture design_1_rst_ps8_0_99m_0_arch of entity xil_defaultlib.design_1_rst_ps8_0_99M_0 [design_1_rst_ps8_0_99m_0_default]
Compiling module xil_defaultlib.bd_36cd_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_36cd_g_inst_0
Compiling module xil_defaultlib.bd_36cd_ila_lib_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat_default
Compiling module xil_defaultlib.bd_36cd_slot_0_ar_0
Compiling module xil_defaultlib.bd_36cd_slot_0_aw_0
Compiling module xil_defaultlib.bd_36cd_slot_0_b_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat(dout_wi...
Compiling module xil_defaultlib.bd_36cd_slot_0_r_0
Compiling module xil_defaultlib.bd_36cd_slot_0_w_0
Compiling module xil_defaultlib.bd_36cd
Compiling module xil_defaultlib.design_1_system_ila_0_1
Compiling module xil_defaultlib.bd_f69c_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_f69c_g_inst_0
Compiling module xil_defaultlib.bd_f69c_ila_lib_0
Compiling module xil_defaultlib.bd_f69c_slot_0_ar_0
Compiling module xil_defaultlib.bd_f69c_slot_0_aw_0
Compiling module xil_defaultlib.bd_f69c_slot_0_b_0
Compiling module xil_defaultlib.bd_f69c_slot_0_r_0
Compiling module xil_defaultlib.bd_f69c_slot_0_w_0
Compiling module xil_defaultlib.bd_f69c
Compiling module xil_defaultlib.design_1_system_ila_1_1
Compiling module util_reduced_logic_v2_0_5.util_reduced_logic_v2_0_5_util_r...
Compiling module xil_defaultlib.design_1_util_reduced_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_1_0
Compiling module xil_defaultlib.design_1_util_vector_logic_2_0
Compiling module xil_defaultlib.design_1_util_vector_logic_0_1
Compiling module xil_defaultlib.design_1_util_vector_logic_4_0
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_spar...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddrc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocm_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocmc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_reg_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_regc...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddr_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_inte...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15(C_FC...
Compiling module xil_defaultlib.design_1_zynq_ultra_ps_e_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:01:37 . Memory (MB): peak = 3424.512 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '96' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -protoinst "protoinst_files/bd_36cd.protoinst" -protoinst "protoinst_files/bd_f69c.protoinst" -protoinst "protoinst_files/design_1.protoinst" -view {C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_36cd.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_f69c.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vip_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//custom_slave_v1_0_S0_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//master_custom_v1_0_M_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/M_AXI_HPM0_LPD
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/S_AXI_HP1_FPD
WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

Time resolution is 1 ps
open_wave_config C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACP : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACE.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACE : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP2 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP3 : Port is ENABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP2_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP4 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP3_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP5 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPM0_LPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP6 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM1_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP2 : Port is ENABLED.
Note: Actual FIFO Depth = 8200
Time: 0 ps  Iteration: 0
Note:  DEPTH = 1024 WIDTH = 36 C_RD_PRIM_WIDTH = 36 C_RD_PRIM_DEPTH = 1024 DEEP = 8 WIDE = 1
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 9 C_RD_PRIM_DEPTH = 4096 DEEP = 1 WIDE = 32
Time: 0 ps  Iteration: 0
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method completes
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
$finish called at time : 586113 ps : File "C:/larry_delivery/Latest/Latest.srcs/sim_1/new/testbench.sv" Line 94
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:01:52 . Memory (MB): peak = 3424.512 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_custom_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/larry_delivery/Driver/driver_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_cntrl
INFO: [VRFC 10-311] analyzing module driver_monitor
ERROR: [VRFC 10-2989] 'addr_mon_cnt' is not declared [C:/larry_delivery/Driver/driver_cntrl.v:139]
ERROR: [VRFC 10-8530] module 'driver_monitor' is ignored due to previous errors [C:/larry_delivery/Driver/driver_cntrl.v:104]
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3424.512 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_custom_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/larry_delivery/Driver/driver_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_cntrl
INFO: [VRFC 10-311] analyzing module driver_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module custom_slave_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:607]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_zynq_ultra_ps_e_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_0/sim/design_1_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_1_0/sim/design_1_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_reduced_logic_0_0/sim/design_1_util_reduced_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_reduced_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_2_0/sim/design_1_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_1/sim/design_1_fifo_generator_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_1/sim/design_1_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/sim/bd_36cd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/sim/bd_36cd_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/bd_36cd_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_2/sim/bd_36cd_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_3/sim/bd_36cd_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_4/sim/bd_36cd_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_5/sim/bd_36cd_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_6/sim/bd_36cd_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/sim/design_1_system_ila_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/sim/bd_f69c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_0/sim/bd_f69c_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/bd_f69c_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_2/sim/bd_f69c_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_3/sim/bd_f69c_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_4/sim/bd_f69c_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_5/sim/bd_f69c_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_6/sim/bd_f69c_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/sim/design_1_system_ila_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_4_0/sim/design_1_util_vector_logic_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_master_custom_v1_0_M_0_0/sim/design_1_master_custom_v1_0_M_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_master_custom_v1_0_M_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_custom_slave_v1_0_S0_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_ps8_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1A7ZMW4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3424.512 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_AWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:240]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_BUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:251]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_ARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:264]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2381]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2399]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2425]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2443]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2469]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2487]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2513]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2531]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2557]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2575]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2601]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2619]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2645]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2663]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2689]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2707]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2733]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2738]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2751]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2765]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2766]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2777]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2795]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2821]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2839]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2865]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2883]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2909]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2927]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2953]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2971]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2997]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3015]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3915]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2416]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2434]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2460]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2478]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2504]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2548]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2566]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2592]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2610]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2654]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2680]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2698]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2724]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2742]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2768]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2773]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2786]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2800]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2801]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2812]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2830]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2856]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2874]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2900]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2918]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2944]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2962]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2988]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3006]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3032]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3050]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3950]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_wuser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3952]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_buser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3953]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_ruser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3955]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:330]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:331]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP0RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:334]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:370]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:371]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP1RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:395]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'MAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:403]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:415]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:443]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:446]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:450]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP0WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:452]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:454]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:457]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP0WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:459]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:488]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:491]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:495]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:496]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP1WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:497]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:499]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:502]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP1WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:504]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:533]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:536]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:540]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:541]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:542]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:544]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:547]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:549]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3RACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:556]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3WACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:557]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3RCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:558]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3WCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:559]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:585]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:586]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:623]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:626]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:630]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:631]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP4WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:632]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:634]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:637]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP4WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:639]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:668]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:671]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP5WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:677]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:679]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:682]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP5WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:684]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:713]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:716]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:720]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:721]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP6WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:722]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:724]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:727]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP6WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:729]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPARID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:750]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPAWID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:752]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:754]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPAWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:755]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:757]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPAWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:760]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:763]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPAWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:766]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:768]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPAWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:769]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'SAXIACPWDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:770]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'SAXIACPWSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:771]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'PLPSIRQ0' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:837]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:74]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6303]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6325]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6355]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6374]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'S_RRESP' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:64]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:73]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:76]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4835]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4838]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4860]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4890]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4909]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:41]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'S_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:42]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:64]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'WR_DATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:83]
WARNING: [VRFC 10-3091] actual bit length 4096 differs from formal bit length 1024 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:84]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_DDR' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:94]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_OCM' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:95]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_REG' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:166]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:167]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:260]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:261]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:263]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:355]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:357]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:448]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:449]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:542]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:543]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:637]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:639]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:733]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:735]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:737]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_awid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7822]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_awaddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7823]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_awlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7824]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7827]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7835]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 's_axi_wdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7836]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 's_axi_wstrb' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7837]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_arid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7847]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_araddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7848]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_arlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7849]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_arlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7852]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:804]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:806]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:807]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:808]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:842]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'M_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:843]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:865]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:875]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:877]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:878]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:879]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3798]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3805]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3818]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3825]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v:379]
WARNING: [VRFC 10-5021] port 'PSS_ALTO_CORE_PAD_CLK' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:267]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3714]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3728]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3776]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3790]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp6' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3838]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3888]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3902]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3004]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3018]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3052]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3066]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3115]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3129]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 1. Module driver_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 104. Module driver_monitor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 1. Module driver_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 104. Module driver_monitor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv_co...
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_pkg
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_pkg
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg_legacy
Compiling package c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv_comp
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg
Compiling package unisim.vcomponents
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package fifo_generator_v13_2_9.fifo_generator_v13_2_9_pkg
Compiling package xpm.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module xil_defaultlib.design_1_axi_vip_0_0
Compiling architecture structural of entity c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv [\c_reg_fd_v12_0_7_viv(c_width=5,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_16.c_addsub_v12_0_16_lut6_legacy [\c_addsub_v12_0_16_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_fabric_legacy [\c_addsub_v12_0_16_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_legacy [\c_addsub_v12_0_16_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_legacy [\c_counter_binary_v12_0_17_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv [\c_counter_binary_v12_0_17_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17 [\c_counter_binary_v12_0_17(c_xde...]
Compiling architecture design_1_c_counter_binary_0_0_arch of entity xil_defaultlib.design_1_c_counter_binary_0_0 [design_1_c_counter_binary_0_0_de...]
Compiling module xil_defaultlib.driver_monitor
Compiling module xil_defaultlib.driver_cntrl
Compiling module xil_defaultlib.custom_slave_v1_0_S00_AXI(C_S_AX...
Compiling module xil_defaultlib.design_1_custom_slave_v1_0_S0_0_...
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(clock_domains="COMMON"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=128,c_...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=128,c_pkt...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=256,c_p...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_0
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="FIRST",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="MIDDLE"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="LAST",c...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=32,c_pktf...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=32,c_pk...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_1
Compiling module xil_defaultlib.master_custom_v1_0_M00_AXI(C_M_A...
Compiling module xil_defaultlib.design_1_master_custom_v1_0_M_0_...
Compiling module xil_defaultlib.s00_couplers_imp_1A7ZMW4
Compiling module xil_defaultlib.design_1_ps8_0_axi_periph_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture design_1_rst_ps8_0_99m_0_arch of entity xil_defaultlib.design_1_rst_ps8_0_99M_0 [design_1_rst_ps8_0_99m_0_default]
Compiling module xil_defaultlib.bd_36cd_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_36cd_g_inst_0
Compiling module xil_defaultlib.bd_36cd_ila_lib_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat_default
Compiling module xil_defaultlib.bd_36cd_slot_0_ar_0
Compiling module xil_defaultlib.bd_36cd_slot_0_aw_0
Compiling module xil_defaultlib.bd_36cd_slot_0_b_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat(dout_wi...
Compiling module xil_defaultlib.bd_36cd_slot_0_r_0
Compiling module xil_defaultlib.bd_36cd_slot_0_w_0
Compiling module xil_defaultlib.bd_36cd
Compiling module xil_defaultlib.design_1_system_ila_0_1
Compiling module xil_defaultlib.bd_f69c_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_f69c_g_inst_0
Compiling module xil_defaultlib.bd_f69c_ila_lib_0
Compiling module xil_defaultlib.bd_f69c_slot_0_ar_0
Compiling module xil_defaultlib.bd_f69c_slot_0_aw_0
Compiling module xil_defaultlib.bd_f69c_slot_0_b_0
Compiling module xil_defaultlib.bd_f69c_slot_0_r_0
Compiling module xil_defaultlib.bd_f69c_slot_0_w_0
Compiling module xil_defaultlib.bd_f69c
Compiling module xil_defaultlib.design_1_system_ila_1_1
Compiling module util_reduced_logic_v2_0_5.util_reduced_logic_v2_0_5_util_r...
Compiling module xil_defaultlib.design_1_util_reduced_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_1_0
Compiling module xil_defaultlib.design_1_util_vector_logic_2_0
Compiling module xil_defaultlib.design_1_util_vector_logic_0_1
Compiling module xil_defaultlib.design_1_util_vector_logic_4_0
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_spar...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddrc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocm_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocmc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_reg_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_regc...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddr_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_inte...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15(C_FC...
Compiling module xil_defaultlib.design_1_zynq_ultra_ps_e_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:01:35 . Memory (MB): peak = 3424.512 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '95' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -protoinst "protoinst_files/bd_36cd.protoinst" -protoinst "protoinst_files/bd_f69c.protoinst" -protoinst "protoinst_files/design_1.protoinst" -view {C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_36cd.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_f69c.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vip_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//custom_slave_v1_0_S0_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//master_custom_v1_0_M_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/M_AXI_HPM0_LPD
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/S_AXI_HP1_FPD
WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

Time resolution is 1 ps
open_wave_config C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACP : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACE.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACE : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP2 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP3 : Port is ENABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP2_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP4 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP3_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP5 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPM0_LPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP6 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM1_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP2 : Port is ENABLED.
Note: Actual FIFO Depth = 8200
Time: 0 ps  Iteration: 0
Note:  DEPTH = 1024 WIDTH = 36 C_RD_PRIM_WIDTH = 36 C_RD_PRIM_DEPTH = 1024 DEEP = 8 WIDE = 1
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 9 C_RD_PRIM_DEPTH = 4096 DEEP = 1 WIDE = 32
Time: 0 ps  Iteration: 0
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method completes
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
$finish called at time : 586113 ps : File "C:/larry_delivery/Latest/Latest.srcs/sim_1/new/testbench.sv" Line 94
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:01:50 . Memory (MB): peak = 3424.512 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_custom_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/larry_delivery/Driver/driver_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_cntrl
INFO: [VRFC 10-311] analyzing module driver_monitor
ERROR: [VRFC 10-845] illegal operand for operator < [C:/larry_delivery/Driver/driver_cntrl.v:132]
ERROR: [VRFC 10-845] illegal operand for operator < [C:/larry_delivery/Driver/driver_cntrl.v:138]
ERROR: [VRFC 10-845] illegal operand for operator < [C:/larry_delivery/Driver/driver_cntrl.v:141]
ERROR: [VRFC 10-845] illegal operand for operator < [C:/larry_delivery/Driver/driver_cntrl.v:144]
ERROR: [VRFC 10-845] illegal operand for operator < [C:/larry_delivery/Driver/driver_cntrl.v:147]
ERROR: [VRFC 10-845] illegal operand for operator < [C:/larry_delivery/Driver/driver_cntrl.v:150]
ERROR: [VRFC 10-845] illegal operand for operator < [C:/larry_delivery/Driver/driver_cntrl.v:153]
ERROR: [VRFC 10-8530] module 'driver_monitor' is ignored due to previous errors [C:/larry_delivery/Driver/driver_cntrl.v:104]
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3424.512 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_custom_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/larry_delivery/Driver/driver_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_cntrl
INFO: [VRFC 10-311] analyzing module driver_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module custom_slave_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:607]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_zynq_ultra_ps_e_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_0/sim/design_1_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_1_0/sim/design_1_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_reduced_logic_0_0/sim/design_1_util_reduced_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_reduced_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_2_0/sim/design_1_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_1/sim/design_1_fifo_generator_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_1/sim/design_1_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/sim/bd_36cd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/sim/bd_36cd_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/bd_36cd_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_2/sim/bd_36cd_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_3/sim/bd_36cd_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_4/sim/bd_36cd_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_5/sim/bd_36cd_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_6/sim/bd_36cd_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/sim/design_1_system_ila_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/sim/bd_f69c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_0/sim/bd_f69c_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/bd_f69c_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_2/sim/bd_f69c_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_3/sim/bd_f69c_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_4/sim/bd_f69c_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_5/sim/bd_f69c_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_6/sim/bd_f69c_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/sim/design_1_system_ila_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_4_0/sim/design_1_util_vector_logic_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_master_custom_v1_0_M_0_0/sim/design_1_master_custom_v1_0_M_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_master_custom_v1_0_M_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_custom_slave_v1_0_S0_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_ps8_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1A7ZMW4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3424.512 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_AWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:240]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_BUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:251]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_ARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:264]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2381]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2399]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2425]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2443]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2469]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2487]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2513]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2531]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2557]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2575]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2601]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2619]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2645]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2663]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2689]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2707]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2733]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2738]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2751]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2765]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2766]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2777]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2795]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2821]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2839]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2865]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2883]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2909]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2927]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2953]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2971]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2997]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3015]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3915]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2416]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2434]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2460]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2478]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2504]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2548]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2566]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2592]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2610]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2654]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2680]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2698]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2724]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2742]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2768]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2773]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2786]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2800]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2801]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2812]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2830]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2856]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2874]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2900]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2918]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2944]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2962]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2988]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3006]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3032]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3050]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3950]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_wuser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3952]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_buser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3953]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_ruser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3955]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:330]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:331]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP0RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:334]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:370]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:371]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP1RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:395]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'MAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:403]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:415]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:443]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:446]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:450]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP0WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:452]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:454]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:457]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP0WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:459]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:488]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:491]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:495]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:496]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP1WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:497]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:499]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:502]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP1WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:504]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:533]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:536]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:540]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:541]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:542]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:544]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:547]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:549]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3RACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:556]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3WACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:557]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3RCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:558]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3WCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:559]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:585]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:586]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:623]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:626]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:630]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:631]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP4WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:632]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:634]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:637]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP4WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:639]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:668]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:671]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP5WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:677]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:679]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:682]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP5WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:684]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:713]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:716]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:720]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:721]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP6WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:722]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:724]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:727]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP6WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:729]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPARID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:750]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPAWID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:752]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:754]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPAWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:755]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:757]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPAWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:760]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:763]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPAWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:766]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:768]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPAWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:769]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'SAXIACPWDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:770]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'SAXIACPWSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:771]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'PLPSIRQ0' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:837]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:74]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6303]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6325]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6355]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6374]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'S_RRESP' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:64]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:73]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:76]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4835]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4838]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4860]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4890]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4909]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:41]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'S_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:42]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:64]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'WR_DATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:83]
WARNING: [VRFC 10-3091] actual bit length 4096 differs from formal bit length 1024 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:84]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_DDR' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:94]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_OCM' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:95]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_REG' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:166]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:167]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:260]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:261]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:263]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:355]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:357]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:448]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:449]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:542]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:543]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:637]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:639]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:733]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:735]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:737]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_awid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7822]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_awaddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7823]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_awlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7824]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7827]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7835]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 's_axi_wdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7836]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 's_axi_wstrb' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7837]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_arid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7847]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_araddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7848]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_arlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7849]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_arlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7852]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:804]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:806]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:807]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:808]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:842]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'M_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:843]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:865]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:875]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:877]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:878]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:879]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3798]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3805]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3818]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3825]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v:379]
WARNING: [VRFC 10-5021] port 'PSS_ALTO_CORE_PAD_CLK' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:267]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3714]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3728]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3776]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3790]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp6' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3838]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3888]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3902]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3004]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3018]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3052]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3066]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3115]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3129]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 1. Module driver_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 104. Module driver_monitor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 1. Module driver_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 104. Module driver_monitor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv_co...
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_pkg
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_pkg
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg_legacy
Compiling package c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv_comp
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg
Compiling package unisim.vcomponents
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package fifo_generator_v13_2_9.fifo_generator_v13_2_9_pkg
Compiling package xpm.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module xil_defaultlib.design_1_axi_vip_0_0
Compiling architecture structural of entity c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv [\c_reg_fd_v12_0_7_viv(c_width=5,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_16.c_addsub_v12_0_16_lut6_legacy [\c_addsub_v12_0_16_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_fabric_legacy [\c_addsub_v12_0_16_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_legacy [\c_addsub_v12_0_16_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_legacy [\c_counter_binary_v12_0_17_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv [\c_counter_binary_v12_0_17_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17 [\c_counter_binary_v12_0_17(c_xde...]
Compiling architecture design_1_c_counter_binary_0_0_arch of entity xil_defaultlib.design_1_c_counter_binary_0_0 [design_1_c_counter_binary_0_0_de...]
Compiling module xil_defaultlib.driver_monitor
Compiling module xil_defaultlib.driver_cntrl
Compiling module xil_defaultlib.custom_slave_v1_0_S00_AXI(C_S_AX...
Compiling module xil_defaultlib.design_1_custom_slave_v1_0_S0_0_...
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(clock_domains="COMMON"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=128,c_...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=128,c_pkt...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=256,c_p...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_0
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="FIRST",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="MIDDLE"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="LAST",c...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=32,c_pktf...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=32,c_pk...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_1
Compiling module xil_defaultlib.master_custom_v1_0_M00_AXI(C_M_A...
Compiling module xil_defaultlib.design_1_master_custom_v1_0_M_0_...
Compiling module xil_defaultlib.s00_couplers_imp_1A7ZMW4
Compiling module xil_defaultlib.design_1_ps8_0_axi_periph_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture design_1_rst_ps8_0_99m_0_arch of entity xil_defaultlib.design_1_rst_ps8_0_99M_0 [design_1_rst_ps8_0_99m_0_default]
Compiling module xil_defaultlib.bd_36cd_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_36cd_g_inst_0
Compiling module xil_defaultlib.bd_36cd_ila_lib_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat_default
Compiling module xil_defaultlib.bd_36cd_slot_0_ar_0
Compiling module xil_defaultlib.bd_36cd_slot_0_aw_0
Compiling module xil_defaultlib.bd_36cd_slot_0_b_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat(dout_wi...
Compiling module xil_defaultlib.bd_36cd_slot_0_r_0
Compiling module xil_defaultlib.bd_36cd_slot_0_w_0
Compiling module xil_defaultlib.bd_36cd
Compiling module xil_defaultlib.design_1_system_ila_0_1
Compiling module xil_defaultlib.bd_f69c_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_f69c_g_inst_0
Compiling module xil_defaultlib.bd_f69c_ila_lib_0
Compiling module xil_defaultlib.bd_f69c_slot_0_ar_0
Compiling module xil_defaultlib.bd_f69c_slot_0_aw_0
Compiling module xil_defaultlib.bd_f69c_slot_0_b_0
Compiling module xil_defaultlib.bd_f69c_slot_0_r_0
Compiling module xil_defaultlib.bd_f69c_slot_0_w_0
Compiling module xil_defaultlib.bd_f69c
Compiling module xil_defaultlib.design_1_system_ila_1_1
Compiling module util_reduced_logic_v2_0_5.util_reduced_logic_v2_0_5_util_r...
Compiling module xil_defaultlib.design_1_util_reduced_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_1_0
Compiling module xil_defaultlib.design_1_util_vector_logic_2_0
Compiling module xil_defaultlib.design_1_util_vector_logic_0_1
Compiling module xil_defaultlib.design_1_util_vector_logic_4_0
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_spar...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddrc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocm_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocmc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_reg_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_regc...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddr_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_inte...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15(C_FC...
Compiling module xil_defaultlib.design_1_zynq_ultra_ps_e_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:01:34 . Memory (MB): peak = 3424.512 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '94' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -protoinst "protoinst_files/bd_36cd.protoinst" -protoinst "protoinst_files/bd_f69c.protoinst" -protoinst "protoinst_files/design_1.protoinst" -view {C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_36cd.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_f69c.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vip_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//custom_slave_v1_0_S0_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//master_custom_v1_0_M_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/M_AXI_HPM0_LPD
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/S_AXI_HP1_FPD
WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

Time resolution is 1 ps
open_wave_config C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg
WARNING: Simulation object /testbench/DUT/design_1_i/custom_slave_v1_0_S0_0/inst/driver_cntrl_0/driver_monitor_0/flag_1 was not found in the design.
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACP : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACE.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACE : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP2 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP3 : Port is ENABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP2_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP4 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP3_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP5 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPM0_LPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP6 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM1_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP2 : Port is ENABLED.
Note: Actual FIFO Depth = 8200
Time: 0 ps  Iteration: 0
Note:  DEPTH = 1024 WIDTH = 36 C_RD_PRIM_WIDTH = 36 C_RD_PRIM_DEPTH = 1024 DEEP = 8 WIDE = 1
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 9 C_RD_PRIM_DEPTH = 4096 DEEP = 1 WIDE = 32
Time: 0 ps  Iteration: 0
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method completes
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
$finish called at time : 586113 ps : File "C:/larry_delivery/Latest/Latest.srcs/sim_1/new/testbench.sv" Line 94
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:01:49 . Memory (MB): peak = 3424.512 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_custom_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/larry_delivery/Driver/driver_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_cntrl
INFO: [VRFC 10-311] analyzing module driver_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module custom_slave_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:607]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_zynq_ultra_ps_e_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_0/sim/design_1_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_1_0/sim/design_1_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_reduced_logic_0_0/sim/design_1_util_reduced_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_reduced_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_2_0/sim/design_1_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_1/sim/design_1_fifo_generator_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_1/sim/design_1_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/sim/bd_36cd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/sim/bd_36cd_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/bd_36cd_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_2/sim/bd_36cd_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_3/sim/bd_36cd_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_4/sim/bd_36cd_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_5/sim/bd_36cd_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_6/sim/bd_36cd_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/sim/design_1_system_ila_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/sim/bd_f69c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_0/sim/bd_f69c_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/bd_f69c_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_2/sim/bd_f69c_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_3/sim/bd_f69c_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_4/sim/bd_f69c_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_5/sim/bd_f69c_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_6/sim/bd_f69c_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/sim/design_1_system_ila_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_4_0/sim/design_1_util_vector_logic_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_master_custom_v1_0_M_0_0/sim/design_1_master_custom_v1_0_M_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_master_custom_v1_0_M_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_custom_slave_v1_0_S0_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_ps8_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1A7ZMW4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3424.512 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_AWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:240]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_BUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:251]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_ARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:264]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2381]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2399]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2425]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2443]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2469]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2487]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2513]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2531]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2557]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2575]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2601]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2619]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2645]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2663]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2689]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2707]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2733]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2738]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2751]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2765]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2766]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2777]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2795]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2821]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2839]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2865]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2883]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2909]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2927]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2953]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2971]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2997]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3015]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3915]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2416]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2434]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2460]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2478]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2504]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2548]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2566]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2592]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2610]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2654]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2680]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2698]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2724]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2742]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2768]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2773]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2786]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2800]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2801]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2812]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2830]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2856]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2874]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2900]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2918]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2944]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2962]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2988]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3006]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3032]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3050]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3950]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_wuser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3952]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_buser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3953]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_ruser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3955]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:330]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:331]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP0RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:334]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:370]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:371]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP1RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:395]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'MAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:403]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:415]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:443]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:446]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:450]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP0WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:452]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:454]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:457]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP0WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:459]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:488]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:491]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:495]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:496]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP1WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:497]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:499]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:502]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP1WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:504]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:533]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:536]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:540]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:541]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:542]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:544]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:547]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:549]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3RACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:556]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3WACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:557]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3RCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:558]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3WCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:559]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:585]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:586]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:623]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:626]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:630]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:631]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP4WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:632]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:634]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:637]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP4WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:639]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:668]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:671]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP5WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:677]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:679]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:682]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP5WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:684]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:713]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:716]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:720]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:721]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP6WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:722]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:724]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:727]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP6WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:729]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPARID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:750]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPAWID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:752]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:754]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPAWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:755]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:757]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPAWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:760]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:763]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPAWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:766]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:768]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPAWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:769]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'SAXIACPWDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:770]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'SAXIACPWSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:771]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'PLPSIRQ0' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:837]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:74]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6303]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6325]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6355]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6374]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'S_RRESP' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:64]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:73]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:76]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4835]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4838]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4860]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4890]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4909]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:41]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'S_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:42]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:64]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'WR_DATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:83]
WARNING: [VRFC 10-3091] actual bit length 4096 differs from formal bit length 1024 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:84]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_DDR' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:94]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_OCM' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:95]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_REG' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:166]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:167]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:260]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:261]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:263]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:355]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:357]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:448]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:449]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:542]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:543]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:637]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:639]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:733]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:735]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:737]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_awid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7822]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_awaddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7823]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_awlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7824]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7827]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7835]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 's_axi_wdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7836]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 's_axi_wstrb' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7837]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_arid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7847]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_araddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7848]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_arlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7849]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_arlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7852]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:804]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:806]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:807]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:808]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:842]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'M_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:843]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:865]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:875]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:877]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:878]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:879]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3798]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3805]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3818]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3825]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v:379]
WARNING: [VRFC 10-5021] port 'PSS_ALTO_CORE_PAD_CLK' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:267]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3714]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3728]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3776]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3790]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp6' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3838]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3888]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3902]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3004]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3018]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3052]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3066]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3115]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3129]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 1. Module driver_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 104. Module driver_monitor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 1. Module driver_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 104. Module driver_monitor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv_co...
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_pkg
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_pkg
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg_legacy
Compiling package c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv_comp
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg
Compiling package unisim.vcomponents
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package fifo_generator_v13_2_9.fifo_generator_v13_2_9_pkg
Compiling package xpm.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module xil_defaultlib.design_1_axi_vip_0_0
Compiling architecture structural of entity c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv [\c_reg_fd_v12_0_7_viv(c_width=5,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_16.c_addsub_v12_0_16_lut6_legacy [\c_addsub_v12_0_16_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_fabric_legacy [\c_addsub_v12_0_16_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_legacy [\c_addsub_v12_0_16_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_legacy [\c_counter_binary_v12_0_17_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv [\c_counter_binary_v12_0_17_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17 [\c_counter_binary_v12_0_17(c_xde...]
Compiling architecture design_1_c_counter_binary_0_0_arch of entity xil_defaultlib.design_1_c_counter_binary_0_0 [design_1_c_counter_binary_0_0_de...]
Compiling module xil_defaultlib.driver_monitor
Compiling module xil_defaultlib.driver_cntrl
Compiling module xil_defaultlib.custom_slave_v1_0_S00_AXI(C_S_AX...
Compiling module xil_defaultlib.design_1_custom_slave_v1_0_S0_0_...
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(clock_domains="COMMON"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=128,c_...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=128,c_pkt...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=256,c_p...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_0
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="FIRST",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="MIDDLE"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="LAST",c...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=32,c_pktf...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=32,c_pk...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_1
Compiling module xil_defaultlib.master_custom_v1_0_M00_AXI(C_M_A...
Compiling module xil_defaultlib.design_1_master_custom_v1_0_M_0_...
Compiling module xil_defaultlib.s00_couplers_imp_1A7ZMW4
Compiling module xil_defaultlib.design_1_ps8_0_axi_periph_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture design_1_rst_ps8_0_99m_0_arch of entity xil_defaultlib.design_1_rst_ps8_0_99M_0 [design_1_rst_ps8_0_99m_0_default]
Compiling module xil_defaultlib.bd_36cd_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_36cd_g_inst_0
Compiling module xil_defaultlib.bd_36cd_ila_lib_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat_default
Compiling module xil_defaultlib.bd_36cd_slot_0_ar_0
Compiling module xil_defaultlib.bd_36cd_slot_0_aw_0
Compiling module xil_defaultlib.bd_36cd_slot_0_b_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat(dout_wi...
Compiling module xil_defaultlib.bd_36cd_slot_0_r_0
Compiling module xil_defaultlib.bd_36cd_slot_0_w_0
Compiling module xil_defaultlib.bd_36cd
Compiling module xil_defaultlib.design_1_system_ila_0_1
Compiling module xil_defaultlib.bd_f69c_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_f69c_g_inst_0
Compiling module xil_defaultlib.bd_f69c_ila_lib_0
Compiling module xil_defaultlib.bd_f69c_slot_0_ar_0
Compiling module xil_defaultlib.bd_f69c_slot_0_aw_0
Compiling module xil_defaultlib.bd_f69c_slot_0_b_0
Compiling module xil_defaultlib.bd_f69c_slot_0_r_0
Compiling module xil_defaultlib.bd_f69c_slot_0_w_0
Compiling module xil_defaultlib.bd_f69c
Compiling module xil_defaultlib.design_1_system_ila_1_1
Compiling module util_reduced_logic_v2_0_5.util_reduced_logic_v2_0_5_util_r...
Compiling module xil_defaultlib.design_1_util_reduced_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_1_0
Compiling module xil_defaultlib.design_1_util_vector_logic_2_0
Compiling module xil_defaultlib.design_1_util_vector_logic_0_1
Compiling module xil_defaultlib.design_1_util_vector_logic_4_0
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_spar...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddrc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocm_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocmc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_reg_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_regc...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddr_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_inte...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15(C_FC...
Compiling module xil_defaultlib.design_1_zynq_ultra_ps_e_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:07 ; elapsed = 00:01:42 . Memory (MB): peak = 3424.512 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '102' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -protoinst "protoinst_files/bd_36cd.protoinst" -protoinst "protoinst_files/bd_f69c.protoinst" -protoinst "protoinst_files/design_1.protoinst" -view {C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_36cd.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_f69c.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vip_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//custom_slave_v1_0_S0_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//master_custom_v1_0_M_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/M_AXI_HPM0_LPD
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/S_AXI_HP1_FPD
WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

Time resolution is 1 ps
open_wave_config C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg
WARNING: Simulation object /testbench/DUT/design_1_i/custom_slave_v1_0_S0_0/inst/driver_cntrl_0/driver_monitor_0/flag_1 was not found in the design.
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACP : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACE.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACE : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP2 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP3 : Port is ENABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP2_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP4 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP3_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP5 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPM0_LPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP6 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM1_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP2 : Port is ENABLED.
Note: Actual FIFO Depth = 8200
Time: 0 ps  Iteration: 0
Note:  DEPTH = 1024 WIDTH = 36 C_RD_PRIM_WIDTH = 36 C_RD_PRIM_DEPTH = 1024 DEEP = 8 WIDE = 1
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 9 C_RD_PRIM_DEPTH = 4096 DEEP = 1 WIDE = 32
Time: 0 ps  Iteration: 0
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method completes
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
$finish called at time : 586113 ps : File "C:/larry_delivery/Latest/Latest.srcs/sim_1/new/testbench.sv" Line 94
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:01:57 . Memory (MB): peak = 3424.512 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_custom_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/larry_delivery/Driver/driver_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_cntrl
INFO: [VRFC 10-311] analyzing module driver_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module custom_slave_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:607]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_zynq_ultra_ps_e_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_0/sim/design_1_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_1_0/sim/design_1_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_reduced_logic_0_0/sim/design_1_util_reduced_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_reduced_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_2_0/sim/design_1_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_1/sim/design_1_fifo_generator_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_1/sim/design_1_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/sim/bd_36cd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/sim/bd_36cd_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/bd_36cd_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_2/sim/bd_36cd_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_3/sim/bd_36cd_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_4/sim/bd_36cd_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_5/sim/bd_36cd_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_6/sim/bd_36cd_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/sim/design_1_system_ila_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/sim/bd_f69c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_0/sim/bd_f69c_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/bd_f69c_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_2/sim/bd_f69c_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_3/sim/bd_f69c_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_4/sim/bd_f69c_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_5/sim/bd_f69c_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_6/sim/bd_f69c_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/sim/design_1_system_ila_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_4_0/sim/design_1_util_vector_logic_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_master_custom_v1_0_M_0_0/sim/design_1_master_custom_v1_0_M_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_master_custom_v1_0_M_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_custom_slave_v1_0_S0_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_ps8_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1A7ZMW4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3424.512 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_AWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:240]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_BUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:251]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_ARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:264]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2381]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2399]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2425]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2443]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2469]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2487]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2513]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2531]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2557]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2575]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2601]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2619]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2645]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2663]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2689]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2707]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2733]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2738]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2751]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2765]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2766]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2777]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2795]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2821]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2839]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2865]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2883]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2909]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2927]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2953]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2971]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2997]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3015]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3915]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2416]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2434]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2460]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2478]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2504]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2548]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2566]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2592]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2610]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2654]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2680]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2698]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2724]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2742]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2768]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2773]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2786]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2800]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2801]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2812]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2830]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2856]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2874]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2900]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2918]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2944]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2962]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2988]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3006]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3032]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3050]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3950]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_wuser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3952]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_buser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3953]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_ruser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3955]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:330]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:331]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP0RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:334]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:370]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:371]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP1RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:395]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'MAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:403]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:415]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:443]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:446]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:450]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP0WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:452]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:454]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:457]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP0WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:459]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:488]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:491]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:495]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:496]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP1WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:497]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:499]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:502]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP1WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:504]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:533]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:536]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:540]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:541]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:542]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:544]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:547]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:549]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3RACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:556]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3WACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:557]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3RCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:558]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3WCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:559]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:585]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:586]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:623]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:626]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:630]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:631]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP4WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:632]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:634]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:637]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP4WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:639]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:668]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:671]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP5WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:677]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:679]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:682]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP5WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:684]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:713]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:716]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:720]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:721]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP6WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:722]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:724]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:727]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP6WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:729]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPARID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:750]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPAWID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:752]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:754]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPAWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:755]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:757]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPAWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:760]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:763]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPAWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:766]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:768]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPAWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:769]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'SAXIACPWDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:770]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'SAXIACPWSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:771]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'PLPSIRQ0' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:837]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:74]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6303]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6325]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6355]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6374]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'S_RRESP' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:64]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:73]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:76]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4835]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4838]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4860]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4890]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4909]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:41]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'S_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:42]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:64]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'WR_DATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:83]
WARNING: [VRFC 10-3091] actual bit length 4096 differs from formal bit length 1024 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:84]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_DDR' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:94]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_OCM' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:95]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_REG' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:166]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:167]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:260]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:261]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:263]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:355]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:357]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:448]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:449]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:542]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:543]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:637]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:639]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:733]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:735]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:737]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_awid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7822]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_awaddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7823]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_awlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7824]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7827]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7835]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 's_axi_wdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7836]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 's_axi_wstrb' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7837]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_arid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7847]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_araddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7848]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_arlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7849]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_arlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7852]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:804]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:806]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:807]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:808]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:842]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'M_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:843]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:865]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:875]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:877]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:878]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:879]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3798]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3805]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3818]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3825]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v:379]
WARNING: [VRFC 10-5021] port 'PSS_ALTO_CORE_PAD_CLK' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:267]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3714]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3728]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3776]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3790]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp6' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3838]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3888]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3902]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3004]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3018]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3052]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3066]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3115]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3129]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 1. Module driver_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 104. Module driver_monitor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 1. Module driver_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 104. Module driver_monitor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv_co...
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_pkg
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_pkg
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg_legacy
Compiling package c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv_comp
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg
Compiling package unisim.vcomponents
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package fifo_generator_v13_2_9.fifo_generator_v13_2_9_pkg
Compiling package xpm.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module xil_defaultlib.design_1_axi_vip_0_0
Compiling architecture structural of entity c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv [\c_reg_fd_v12_0_7_viv(c_width=5,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_16.c_addsub_v12_0_16_lut6_legacy [\c_addsub_v12_0_16_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_fabric_legacy [\c_addsub_v12_0_16_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_legacy [\c_addsub_v12_0_16_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_legacy [\c_counter_binary_v12_0_17_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv [\c_counter_binary_v12_0_17_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17 [\c_counter_binary_v12_0_17(c_xde...]
Compiling architecture design_1_c_counter_binary_0_0_arch of entity xil_defaultlib.design_1_c_counter_binary_0_0 [design_1_c_counter_binary_0_0_de...]
Compiling module xil_defaultlib.driver_monitor
Compiling module xil_defaultlib.driver_cntrl
Compiling module xil_defaultlib.custom_slave_v1_0_S00_AXI(C_S_AX...
Compiling module xil_defaultlib.design_1_custom_slave_v1_0_S0_0_...
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(clock_domains="COMMON"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=128,c_...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=128,c_pkt...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=256,c_p...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_0
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="FIRST",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="MIDDLE"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="LAST",c...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=32,c_pktf...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=32,c_pk...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_1
Compiling module xil_defaultlib.master_custom_v1_0_M00_AXI(C_M_A...
Compiling module xil_defaultlib.design_1_master_custom_v1_0_M_0_...
Compiling module xil_defaultlib.s00_couplers_imp_1A7ZMW4
Compiling module xil_defaultlib.design_1_ps8_0_axi_periph_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture design_1_rst_ps8_0_99m_0_arch of entity xil_defaultlib.design_1_rst_ps8_0_99M_0 [design_1_rst_ps8_0_99m_0_default]
Compiling module xil_defaultlib.bd_36cd_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_36cd_g_inst_0
Compiling module xil_defaultlib.bd_36cd_ila_lib_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat_default
Compiling module xil_defaultlib.bd_36cd_slot_0_ar_0
Compiling module xil_defaultlib.bd_36cd_slot_0_aw_0
Compiling module xil_defaultlib.bd_36cd_slot_0_b_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat(dout_wi...
Compiling module xil_defaultlib.bd_36cd_slot_0_r_0
Compiling module xil_defaultlib.bd_36cd_slot_0_w_0
Compiling module xil_defaultlib.bd_36cd
Compiling module xil_defaultlib.design_1_system_ila_0_1
Compiling module xil_defaultlib.bd_f69c_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_f69c_g_inst_0
Compiling module xil_defaultlib.bd_f69c_ila_lib_0
Compiling module xil_defaultlib.bd_f69c_slot_0_ar_0
Compiling module xil_defaultlib.bd_f69c_slot_0_aw_0
Compiling module xil_defaultlib.bd_f69c_slot_0_b_0
Compiling module xil_defaultlib.bd_f69c_slot_0_r_0
Compiling module xil_defaultlib.bd_f69c_slot_0_w_0
Compiling module xil_defaultlib.bd_f69c
Compiling module xil_defaultlib.design_1_system_ila_1_1
Compiling module util_reduced_logic_v2_0_5.util_reduced_logic_v2_0_5_util_r...
Compiling module xil_defaultlib.design_1_util_reduced_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_1_0
Compiling module xil_defaultlib.design_1_util_vector_logic_2_0
Compiling module xil_defaultlib.design_1_util_vector_logic_0_1
Compiling module xil_defaultlib.design_1_util_vector_logic_4_0
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_spar...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddrc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocm_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocmc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_reg_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_regc...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddr_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_inte...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15(C_FC...
Compiling module xil_defaultlib.design_1_zynq_ultra_ps_e_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:01:36 . Memory (MB): peak = 3424.512 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '96' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -protoinst "protoinst_files/bd_36cd.protoinst" -protoinst "protoinst_files/bd_f69c.protoinst" -protoinst "protoinst_files/design_1.protoinst" -view {C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_36cd.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_f69c.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vip_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//custom_slave_v1_0_S0_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//master_custom_v1_0_M_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/M_AXI_HPM0_LPD
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/S_AXI_HP1_FPD
WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

Time resolution is 1 ps
open_wave_config C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg
WARNING: Simulation object /testbench/DUT/design_1_i/custom_slave_v1_0_S0_0/inst/driver_cntrl_0/driver_monitor_0/flag_1 was not found in the design.
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACP : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACE.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACE : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP2 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP3 : Port is ENABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP2_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP4 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP3_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP5 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPM0_LPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP6 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM1_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP2 : Port is ENABLED.
Note: Actual FIFO Depth = 8200
Time: 0 ps  Iteration: 0
Note:  DEPTH = 1024 WIDTH = 36 C_RD_PRIM_WIDTH = 36 C_RD_PRIM_DEPTH = 1024 DEEP = 8 WIDE = 1
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 9 C_RD_PRIM_DEPTH = 4096 DEEP = 1 WIDE = 32
Time: 0 ps  Iteration: 0
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method completes
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
$finish called at time : 586113 ps : File "C:/larry_delivery/Latest/Latest.srcs/sim_1/new/testbench.sv" Line 94
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:01:51 . Memory (MB): peak = 3424.512 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
ERROR: [Common 17-180] Spawn failed: No error
add_files -norecurse C:/larry_delivery/Driver/driver_monitor.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_monitor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_monitor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_monitor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_monitor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_monitor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_monitor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_monitor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_monitor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_monitor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
ERROR: [Common 17-180] Spawn failed: No error
CRITICAL WARNING: [HDL 9-1206] Syntax error near '+' [C:/larry_delivery/Driver/driver_monitor.v:23]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '+' [C:/larry_delivery/Driver/driver_monitor.v:28]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_monitor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_monitor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_monitor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
ERROR: [Common 17-180] Spawn failed: No error
CRITICAL WARNING: [HDL 9-1206] Syntax error near '+' [C:/larry_delivery/Driver/driver_monitor.v:23]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '+' [C:/larry_delivery/Driver/driver_monitor.v:28]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '+' [C:/larry_delivery/Driver/driver_monitor.v:23]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '+' [C:/larry_delivery/Driver/driver_monitor.v:28]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_monitor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_monitor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_monitor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
ERROR: [Common 17-180] Spawn failed: No error
CRITICAL WARNING: [HDL 9-1206] Syntax error near '+' [C:/larry_delivery/Driver/driver_monitor.v:23]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '+' [C:/larry_delivery/Driver/driver_monitor.v:28]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '+' [C:/larry_delivery/Driver/driver_monitor.v:23]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '+' [C:/larry_delivery/Driver/driver_monitor.v:28]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_monitor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_monitor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_monitor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
ERROR: [Common 17-180] Spawn failed: No error
CRITICAL WARNING: [HDL 9-1206] Syntax error near '+' [C:/larry_delivery/Driver/driver_monitor.v:23]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '+' [C:/larry_delivery/Driver/driver_monitor.v:28]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '+' [C:/larry_delivery/Driver/driver_monitor.v:23]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '+' [C:/larry_delivery/Driver/driver_monitor.v:28]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '+' [C:/larry_delivery/Driver/driver_monitor.v:23]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '+' [C:/larry_delivery/Driver/driver_monitor.v:28]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '+' [C:/larry_delivery/Driver/driver_monitor.v:23]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '+' [C:/larry_delivery/Driver/driver_monitor.v:28]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '+' [C:/larry_delivery/Driver/driver_monitor.v:23]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '+' [C:/larry_delivery/Driver/driver_monitor.v:28]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '+' [C:/larry_delivery/Driver/driver_monitor.v:23]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '+' [C:/larry_delivery/Driver/driver_monitor.v:28]
generate_target all [get_files  C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_0Executing the post_config_ip from bd
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_1Executing the post_config_ip from bd
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_HIGH from address space /master_custom_v1_0_M_0/M_AXI.
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_ooc.xdc'
Exporting to file c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/hw_handoff/design_1_system_ila_0_1.hwh
Generated Hardware Definition File c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/synth/design_1_system_ila_0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_ooc.xdc'
Exporting to file c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/bd_0/hw_handoff/design_1_system_ila_1_1.hwh
Generated Hardware Definition File c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/bd_0/synth/design_1_system_ila_1_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block custom_slave_v1_0_S0_0 .
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3424.512 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all design_1_system_ila_0_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_system_ila_0_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry e470eaaa73408cb8 to dir: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/e/4/e470eaaa73408cb8/design_1_system_ila_0_1.dcp to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/e/4/e470eaaa73408cb8/design_1_system_ila_0_1_sim_netlist.v to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/e/4/e470eaaa73408cb8/design_1_system_ila_0_1_sim_netlist.vhdl to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/e/4/e470eaaa73408cb8/design_1_system_ila_0_1_stub.v to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/e/4/e470eaaa73408cb8/design_1_system_ila_0_1_stub.vhdl to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_system_ila_0_1, cache-ID = e470eaaa73408cb8; cache size = 115.113 MB.
config_ip_cache: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 3424.512 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all design_1_system_ila_1_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_system_ila_1_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 45206d96d1b4807e to dir: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/4/5/45206d96d1b4807e/design_1_system_ila_1_1.dcp to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/4/5/45206d96d1b4807e/design_1_system_ila_1_1_sim_netlist.v to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/4/5/45206d96d1b4807e/design_1_system_ila_1_1_sim_netlist.vhdl to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/4/5/45206d96d1b4807e/design_1_system_ila_1_1_stub.v to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/4/5/45206d96d1b4807e/design_1_system_ila_1_1_stub.vhdl to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_system_ila_1_1, cache-ID = 45206d96d1b4807e; cache size = 115.113 MB.
config_ip_cache: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3424.512 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all design_1_custom_slave_v1_0_S0_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_custom_slave_v1_0_S0_0_0
export_ip_user_files -of_objects [get_files C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_custom_slave_v1_0_S0_0_0_synth_1 -jobs 16
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_custom_slave_v1_0_S0_0_0
CRITICAL WARNING: [HDL 9-1206] Syntax error near '+' [C:/larry_delivery/Driver/driver_monitor.v:23]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '+' [C:/larry_delivery/Driver/driver_monitor.v:28]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '+' [C:/larry_delivery/Driver/driver_monitor.v:23]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '+' [C:/larry_delivery/Driver/driver_monitor.v:28]
[Tue Apr  2 23:11:43 2024] Launched design_1_custom_slave_v1_0_S0_0_0_synth_1...
Run output will be captured here: C:/larry_delivery/Latest/Latest.runs/design_1_custom_slave_v1_0_S0_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/larry_delivery/Latest/Latest.ip_user_files/sim_scripts -ip_user_files_dir C:/larry_delivery/Latest/Latest.ip_user_files -ipstatic_source_dir C:/larry_delivery/Latest/Latest.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/larry_delivery/Latest/Latest.cache/compile_simlib/modelsim} {questa=C:/larry_delivery/Latest/Latest.cache/compile_simlib/questa} {riviera=C:/larry_delivery/Latest/Latest.cache/compile_simlib/riviera} {activehdl=C:/larry_delivery/Latest/Latest.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_bd_design {C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.5 - zynq_ultra_ps_e_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_99M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps8_0_axi_periph
Adding component instance block -- xilinx.com:ip:fifo_generator:13.2 - fifo_generator_0
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_0Executing the post_config_ip from bd
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_1
Adding component instance block -- xilinx.com:ip:c_counter_binary:12.0 - c_counter_binary_0
Adding component instance block -- xilinx.com:ip:util_reduced_logic:2.0 - util_reduced_logic_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_2
Adding component instance block -- xilinx.com:ip:fifo_generator:13.2 - fifo_generator_1
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_1Executing the post_config_ip from bd
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_3
Adding component instance block -- xilinx.com:ip:system_ila:1.1 - system_ila_0
Adding component instance block -- xilinx.com:ip:system_ila:1.1 - system_ila_1
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_4
Adding component instance block -- xilinx.com:module_ref:master_custom_v1_0_M00_AXI:1.0 - master_custom_v1_0_M_0
Adding component instance block -- xilinx.com:module_ref:custom_slave_v1_0_S00_AXI:1.0 - custom_slave_v1_0_S0_0
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_0
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_HIGH from address space /master_custom_v1_0_M_0/M_AXI.
Successfully read diagram <design_1> from block design file <C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3424.512 ; gain = 0.000
set_property file_type SystemVerilog [get_files  C:/larry_delivery/Driver/driver_monitor.v]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_monitor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_monitor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_monitor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_module_reference design_1_custom_slave_v1_0_S0_0_0
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'OPT_MEM_ADDR_BITS' by 3 for port or parameter 'mem_address'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'USER_NUM_MEM' by 1 for port or parameter 'mem_select'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'USER_NUM_MEM' by 1 for port or parameter 'mem_data_out'
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'S_AXI_ARESETN'.
WARNING: [IP_Flow 19-11770] Clock interface 'S_AXI_ACLK' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'OPT_MEM_ADDR_BITS' by 3 for port or parameter 'mem_address'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'USER_NUM_MEM' by 1 for port or parameter 'mem_select'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'USER_NUM_MEM' by 1 for port or parameter 'mem_data_out'
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'S_AXI_ARESETN'.
WARNING: [IP_Flow 19-11770] Clock interface 'S_AXI_ACLK' has no FREQ_HZ parameter.
Upgrading 'C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_custom_slave_v1_0_S0_0_0 to use current project options
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_monitor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
Wrote  : <C:\larry_delivery\Latest\Latest.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_monitor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-2670] Found an incomplete address path from address space '/zynq_ultra_ps_e_0/Data' to master interface '/ps8_0_axi_periph/M00_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_HIGH> is excluded from all addressing paths.
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to any ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. 
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_HIGH from address space /master_custom_v1_0_M_0/M_AXI.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_HIGH from address space /master_custom_v1_0_M_0/M_AXI.
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP1_FPD(0) and /master_custom_v1_0_M_0/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP1_FPD(0) and /master_custom_v1_0_M_0/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP1_FPD(0) and /master_custom_v1_0_M_0/M_AXI(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /custom_slave_v1_0_S0_0/S_AXI(1) and /axi_vip_0/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /custom_slave_v1_0_S0_0/S_AXI(1) and /axi_vip_0/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /custom_slave_v1_0_S0_0/S_AXI(16) and /axi_vip_0/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /custom_slave_v1_0_S0_0/S_AXI(16) and /axi_vip_0/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /custom_slave_v1_0_S0_0/S_AXI(1) and /axi_vip_0/M_AXI(0)
Wrote  : <C:\larry_delivery\Latest\Latest.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/master_custom_v1_0_M_0/M_AXI_BID'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_ila_0/SLOT_0_AXI_bid'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_awid'(6) to pin: '/master_custom_v1_0_M_0/M_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_arid'(6) to pin: '/master_custom_v1_0_M_0/M_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/master_custom_v1_0_M_0/M_AXI_RID'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_ila_0/SLOT_0_AXI_rid'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/custom_slave_v1_0_S0_0/S_AXI_ARUSER'(1) to pin: '/axi_vip_0/m_axi_aruser'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/custom_slave_v1_0_S0_0/S_AXI_AWUSER'(1) to pin: '/axi_vip_0/m_axi_awuser'(16) - Only lower order bits will be connected.
Verilog Output written to : c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/master_custom_v1_0_M_0/M_AXI_BID'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_ila_0/SLOT_0_AXI_bid'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_awid'(6) to pin: '/master_custom_v1_0_M_0/M_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_arid'(6) to pin: '/master_custom_v1_0_M_0/M_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/master_custom_v1_0_M_0/M_AXI_RID'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_ila_0/SLOT_0_AXI_rid'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/custom_slave_v1_0_S0_0/S_AXI_ARUSER'(1) to pin: '/axi_vip_0/m_axi_aruser'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/custom_slave_v1_0_S0_0/S_AXI_AWUSER'(1) to pin: '/axi_vip_0/m_axi_awuser'(16) - Only lower order bits will be connected.
Verilog Output written to : c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
Exporting to file c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/hw_handoff/design_1_system_ila_0_1.hwh
Generated Hardware Definition File c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/synth/design_1_system_ila_0_1.hwdef
Exporting to file c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/bd_0/hw_handoff/design_1_system_ila_1_1.hwh
Generated Hardware Definition File c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/bd_0/synth/design_1_system_ila_1_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block custom_slave_v1_0_S0_0 .
Exporting to file c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 3424.512 ; gain = 0.000
export_ip_user_files -of_objects [get_files C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/larry_delivery/Latest/Latest.ip_user_files/sim_scripts -ip_user_files_dir C:/larry_delivery/Latest/Latest.ip_user_files -ipstatic_source_dir C:/larry_delivery/Latest/Latest.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/larry_delivery/Latest/Latest.cache/compile_simlib/modelsim} {questa=C:/larry_delivery/Latest/Latest.cache/compile_simlib/questa} {riviera=C:/larry_delivery/Latest/Latest.cache/compile_simlib/riviera} {activehdl=C:/larry_delivery/Latest/Latest.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_custom_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/larry_delivery/Driver/driver_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_cntrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/larry_delivery/Driver/driver_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module custom_slave_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:607]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_zynq_ultra_ps_e_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_0/sim/design_1_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_1_0/sim/design_1_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_reduced_logic_0_0/sim/design_1_util_reduced_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_reduced_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_2_0/sim/design_1_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_1/sim/design_1_fifo_generator_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_1/sim/design_1_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/sim/bd_36cd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/sim/bd_36cd_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/bd_36cd_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_2/sim/bd_36cd_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_3/sim/bd_36cd_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_4/sim/bd_36cd_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_5/sim/bd_36cd_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_6/sim/bd_36cd_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/sim/design_1_system_ila_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/sim/bd_f69c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_0/sim/bd_f69c_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/bd_f69c_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_2/sim/bd_f69c_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_3/sim/bd_f69c_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_4/sim/bd_f69c_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_5/sim/bd_f69c_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_6/sim/bd_f69c_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/sim/design_1_system_ila_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_4_0/sim/design_1_util_vector_logic_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_master_custom_v1_0_M_0_0/sim/design_1_master_custom_v1_0_M_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_master_custom_v1_0_M_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_custom_slave_v1_0_S0_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_ps8_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1A7ZMW4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3424.512 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_AWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:240]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_BUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:251]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_ARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:264]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2381]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2399]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2425]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2443]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2469]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2487]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2513]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2531]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2557]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2575]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2601]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2619]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2645]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2663]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2689]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2707]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2733]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2738]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2751]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2765]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2766]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2777]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2795]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2821]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2839]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2865]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2883]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2909]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2927]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2953]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2971]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2997]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3015]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3915]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2416]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2434]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2460]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2478]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2504]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2548]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2566]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2592]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2610]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2654]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2680]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2698]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2724]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2742]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2768]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2773]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2786]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2800]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2801]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2812]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2830]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2856]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2874]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2900]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2918]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2944]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2962]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2988]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3006]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3032]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3050]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3950]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_wuser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3952]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_buser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3953]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_ruser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3955]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:330]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:331]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP0RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:334]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:370]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:371]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP1RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:395]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'MAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:403]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:415]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:443]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:446]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:450]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP0WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:452]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:454]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:457]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP0WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:459]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:488]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:491]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:495]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:496]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP1WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:497]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:499]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:502]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP1WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:504]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:533]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:536]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:540]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:541]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:542]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:544]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:547]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:549]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3RACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:556]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3WACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:557]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3RCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:558]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3WCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:559]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:585]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:586]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:623]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:626]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:630]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:631]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP4WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:632]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:634]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:637]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP4WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:639]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:668]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:671]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP5WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:677]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:679]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:682]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP5WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:684]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:713]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:716]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:720]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:721]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP6WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:722]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:724]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:727]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP6WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:729]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPARID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:750]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPAWID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:752]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:754]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPAWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:755]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:757]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPAWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:760]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:763]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPAWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:766]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:768]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPAWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:769]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'SAXIACPWDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:770]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'SAXIACPWSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:771]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'PLPSIRQ0' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:837]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:74]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6303]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6325]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6355]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6374]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'S_RRESP' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:64]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:73]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:76]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4835]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4838]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4860]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4890]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4909]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:41]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'S_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:42]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:64]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'WR_DATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:83]
WARNING: [VRFC 10-3091] actual bit length 4096 differs from formal bit length 1024 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:84]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_DDR' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:94]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_OCM' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:95]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_REG' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:166]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:167]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:260]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:261]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:263]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:355]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:357]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:448]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:449]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:542]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:543]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:637]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:639]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:733]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:735]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:737]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_awid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7822]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_awaddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7823]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_awlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7824]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7827]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7835]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 's_axi_wdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7836]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 's_axi_wstrb' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7837]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_arid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7847]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_araddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7848]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_arlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7849]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_arlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7852]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:804]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:806]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:807]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:808]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:842]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'M_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:843]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:865]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:875]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:877]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:878]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:879]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3798]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3805]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3818]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3825]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v:379]
WARNING: [VRFC 10-5021] port 'PSS_ALTO_CORE_PAD_CLK' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:267]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3714]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3728]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3776]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3790]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp6' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3838]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3888]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3902]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3004]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3018]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3052]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3066]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3115]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3129]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 1. Module driver_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_monitor.v" Line 1. Module driver_monitor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 1. Module driver_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_monitor.v" Line 1. Module driver_monitor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv_co...
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_pkg
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_pkg
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg_legacy
Compiling package c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv_comp
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg
Compiling package unisim.vcomponents
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package fifo_generator_v13_2_9.fifo_generator_v13_2_9_pkg
Compiling package xpm.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module xil_defaultlib.design_1_axi_vip_0_0
Compiling architecture structural of entity c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv [\c_reg_fd_v12_0_7_viv(c_width=5,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_16.c_addsub_v12_0_16_lut6_legacy [\c_addsub_v12_0_16_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_fabric_legacy [\c_addsub_v12_0_16_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_legacy [\c_addsub_v12_0_16_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_legacy [\c_counter_binary_v12_0_17_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv [\c_counter_binary_v12_0_17_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17 [\c_counter_binary_v12_0_17(c_xde...]
Compiling architecture design_1_c_counter_binary_0_0_arch of entity xil_defaultlib.design_1_c_counter_binary_0_0 [design_1_c_counter_binary_0_0_de...]
Compiling module xil_defaultlib.driver_cntrl
Compiling module xil_defaultlib.driver_monitor
Compiling module xil_defaultlib.custom_slave_v1_0_S00_AXI(C_S_AX...
Compiling module xil_defaultlib.design_1_custom_slave_v1_0_S0_0_...
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(clock_domains="COMMON"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=128,c_...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=128,c_pkt...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=256,c_p...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_0
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="FIRST",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="MIDDLE"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="LAST",c...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=32,c_pktf...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=32,c_pk...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_1
Compiling module xil_defaultlib.master_custom_v1_0_M00_AXI(C_M_A...
Compiling module xil_defaultlib.design_1_master_custom_v1_0_M_0_...
Compiling module xil_defaultlib.s00_couplers_imp_1A7ZMW4
Compiling module xil_defaultlib.design_1_ps8_0_axi_periph_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture design_1_rst_ps8_0_99m_0_arch of entity xil_defaultlib.design_1_rst_ps8_0_99M_0 [design_1_rst_ps8_0_99m_0_default]
Compiling module xil_defaultlib.bd_36cd_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_36cd_g_inst_0
Compiling module xil_defaultlib.bd_36cd_ila_lib_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat_default
Compiling module xil_defaultlib.bd_36cd_slot_0_ar_0
Compiling module xil_defaultlib.bd_36cd_slot_0_aw_0
Compiling module xil_defaultlib.bd_36cd_slot_0_b_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat(dout_wi...
Compiling module xil_defaultlib.bd_36cd_slot_0_r_0
Compiling module xil_defaultlib.bd_36cd_slot_0_w_0
Compiling module xil_defaultlib.bd_36cd
Compiling module xil_defaultlib.design_1_system_ila_0_1
Compiling module xil_defaultlib.bd_f69c_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_f69c_g_inst_0
Compiling module xil_defaultlib.bd_f69c_ila_lib_0
Compiling module xil_defaultlib.bd_f69c_slot_0_ar_0
Compiling module xil_defaultlib.bd_f69c_slot_0_aw_0
Compiling module xil_defaultlib.bd_f69c_slot_0_b_0
Compiling module xil_defaultlib.bd_f69c_slot_0_r_0
Compiling module xil_defaultlib.bd_f69c_slot_0_w_0
Compiling module xil_defaultlib.bd_f69c
Compiling module xil_defaultlib.design_1_system_ila_1_1
Compiling module util_reduced_logic_v2_0_5.util_reduced_logic_v2_0_5_util_r...
Compiling module xil_defaultlib.design_1_util_reduced_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_1_0
Compiling module xil_defaultlib.design_1_util_vector_logic_2_0
Compiling module xil_defaultlib.design_1_util_vector_logic_0_1
Compiling module xil_defaultlib.design_1_util_vector_logic_4_0
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_spar...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddrc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocm_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocmc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_reg_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_regc...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddr_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_inte...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15(C_FC...
Compiling module xil_defaultlib.design_1_zynq_ultra_ps_e_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:01:33 . Memory (MB): peak = 3424.512 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '93' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -protoinst "protoinst_files/bd_36cd.protoinst" -protoinst "protoinst_files/bd_f69c.protoinst" -protoinst "protoinst_files/design_1.protoinst" -view {C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_36cd.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_f69c.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vip_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//custom_slave_v1_0_S0_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//master_custom_v1_0_M_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/M_AXI_HPM0_LPD
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/S_AXI_HP1_FPD
WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWID" must be a logic vector
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BID" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARID" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RID" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

Time resolution is 1 ps
open_wave_config C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg
WARNING: Simulation object /testbench/DUT/design_1_i/custom_slave_v1_0_S0_0/inst/driver_cntrl_0/driver_monitor_0/addr_cycle_cnt was not found in the design.
WARNING: Simulation object /testbench/DUT/design_1_i/custom_slave_v1_0_S0_0/inst/driver_cntrl_0/driver_monitor_0/addr_mon_cnts was not found in the design.
WARNING: Simulation object /testbench/DUT/design_1_i/custom_slave_v1_0_S0_0/inst/driver_cntrl_0/driver_monitor_0/flag_1 was not found in the design.
WARNING: Simulation object /testbench/DUT/design_1_i/custom_slave_v1_0_S0_0/inst/driver_cntrl_0/driver_monitor_0/addr_mon_cnts[15] was not found in the design.
WARNING: Simulation object /testbench/DUT/design_1_i/custom_slave_v1_0_S0_0/inst/driver_cntrl_0/driver_monitor_0/addr_mon_cnts[14] was not found in the design.
WARNING: Simulation object /testbench/DUT/design_1_i/custom_slave_v1_0_S0_0/inst/driver_cntrl_0/driver_monitor_0/addr_mon_cnts[13] was not found in the design.
WARNING: Simulation object /testbench/DUT/design_1_i/custom_slave_v1_0_S0_0/inst/driver_cntrl_0/driver_monitor_0/addr_mon_cnts[12] was not found in the design.
WARNING: Simulation object /testbench/DUT/design_1_i/custom_slave_v1_0_S0_0/inst/driver_cntrl_0/driver_monitor_0/addr_mon_cnts[11] was not found in the design.
WARNING: Simulation object /testbench/DUT/design_1_i/custom_slave_v1_0_S0_0/inst/driver_cntrl_0/driver_monitor_0/addr_mon_cnts[10] was not found in the design.
WARNING: Simulation object /testbench/DUT/design_1_i/custom_slave_v1_0_S0_0/inst/driver_cntrl_0/driver_monitor_0/addr_mon_cnts[9] was not found in the design.
WARNING: Simulation object /testbench/DUT/design_1_i/custom_slave_v1_0_S0_0/inst/driver_cntrl_0/driver_monitor_0/addr_mon_cnts[8] was not found in the design.
WARNING: Simulation object /testbench/DUT/design_1_i/custom_slave_v1_0_S0_0/inst/driver_cntrl_0/driver_monitor_0/addr_mon_cnts[7] was not found in the design.
WARNING: Simulation object /testbench/DUT/design_1_i/custom_slave_v1_0_S0_0/inst/driver_cntrl_0/driver_monitor_0/addr_mon_cnts[6] was not found in the design.
WARNING: Simulation object /testbench/DUT/design_1_i/custom_slave_v1_0_S0_0/inst/driver_cntrl_0/driver_monitor_0/addr_mon_cnts[5] was not found in the design.
WARNING: Simulation object /testbench/DUT/design_1_i/custom_slave_v1_0_S0_0/inst/driver_cntrl_0/driver_monitor_0/addr_mon_cnts[4] was not found in the design.
WARNING: Simulation object /testbench/DUT/design_1_i/custom_slave_v1_0_S0_0/inst/driver_cntrl_0/driver_monitor_0/addr_mon_cnts[3] was not found in the design.
WARNING: Simulation object /testbench/DUT/design_1_i/custom_slave_v1_0_S0_0/inst/driver_cntrl_0/driver_monitor_0/addr_mon_cnts[2] was not found in the design.
WARNING: Simulation object /testbench/DUT/design_1_i/custom_slave_v1_0_S0_0/inst/driver_cntrl_0/driver_monitor_0/addr_mon_cnts[1] was not found in the design.
WARNING: Simulation object /testbench/DUT/design_1_i/custom_slave_v1_0_S0_0/inst/driver_cntrl_0/driver_monitor_0/addr_mon_cnts[0] was not found in the design.
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACP : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACE.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACE : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP2 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP3 : Port is ENABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP2_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP4 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP3_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP5 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPM0_LPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP6 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM1_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP2 : Port is ENABLED.
Note: Actual FIFO Depth = 8200
Time: 0 ps  Iteration: 0
Note:  DEPTH = 1024 WIDTH = 36 C_RD_PRIM_WIDTH = 36 C_RD_PRIM_DEPTH = 1024 DEEP = 8 WIDE = 1
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 9 C_RD_PRIM_DEPTH = 4096 DEEP = 1 WIDE = 32
Time: 0 ps  Iteration: 0
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method completes
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
$finish called at time : 586113 ps : File "C:/larry_delivery/Latest/Latest.srcs/sim_1/new/testbench.sv" Line 94
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:01:49 . Memory (MB): peak = 3424.512 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_monitor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
restart
INFO: [Wavedata 42-604] Simulation restarted
run 100 ns
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACP : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACE.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACE : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP2 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP3 : Port is ENABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP2_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP4 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP3_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP5 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPM0_LPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP6 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM1_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP2 : Port is ENABLED.
Note: Actual FIFO Depth = 8200
Time: 0 ps  Iteration: 0
Note:  DEPTH = 1024 WIDTH = 36 C_RD_PRIM_WIDTH = 36 C_RD_PRIM_DEPTH = 1024 DEEP = 8 WIDE = 1
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 9 C_RD_PRIM_DEPTH = 4096 DEEP = 1 WIDE = 32
Time: 0 ps  Iteration: 0
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
run all
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method completes
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
$finish called at time : 586113 ps : File "C:/larry_delivery/Latest/Latest.srcs/sim_1/new/testbench.sv" Line 94
save_wave_config {C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_monitor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_monitor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_monitor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
open_bd_design {C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/design_1.bd}
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
startgroup
set_property CONFIG.INTERFACE_MODE {PASS_THROUGH} [get_bd_cells axi_vip_0]
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of ADDR_WIDTH will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of DATA_WIDTH will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of ID_WIDTH will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of AWUSER_WIDTH will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of ARUSER_WIDTH will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of WUSER_WIDTH will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of RUSER_WIDTH will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of BUSER_WIDTH will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of READ_WRITE_MODE will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of PROTOCOL will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of WUSER_BITS_PER_BYTE will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of RUSER_BITS_PER_BYTE will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of SUPPORTS_NARROW will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of HAS_BURST will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of HAS_CACHE will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of HAS_REGION will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of HAS_PROT will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of HAS_QOS will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of HAS_WSTRB will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of HAS_BRESP will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of HAS_RRESP will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of HAS_LOCK will be ignored in validation
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins ps8_0_axi_periph/M00_AXI] [get_bd_intf_pins axi_vip_0/S_AXI]
save_bd_design
Wrote  : <C:\larry_delivery\Latest\Latest.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_monitor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_monitor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_monitor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_HIGH> is excluded from all addressing paths.
CRITICAL WARNING: [BD 41-1356] Slave segment </custom_slave_v1_0_S0_0/S_AXI/reg0> is not assigned into address space </zynq_ultra_ps_e_0/Data>. Please use Address Editor to either assign or exclude it.
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to any ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. 
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_HIGH from address space /master_custom_v1_0_M_0/M_AXI.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_HIGH from address space /master_custom_v1_0_M_0/M_AXI.
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP1_FPD(0) and /master_custom_v1_0_M_0/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP1_FPD(0) and /master_custom_v1_0_M_0/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP1_FPD(0) and /master_custom_v1_0_M_0/M_AXI(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /custom_slave_v1_0_S0_0/S_AXI(1) and /axi_vip_0/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /custom_slave_v1_0_S0_0/S_AXI(1) and /axi_vip_0/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /custom_slave_v1_0_S0_0/S_AXI(16) and /axi_vip_0/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /custom_slave_v1_0_S0_0/S_AXI(16) and /axi_vip_0/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /custom_slave_v1_0_S0_0/S_AXI(1) and /axi_vip_0/M_AXI(0)
Wrote  : <C:\larry_delivery\Latest\Latest.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/master_custom_v1_0_M_0/M_AXI_BID'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_ila_0/SLOT_0_AXI_bid'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_awid'(6) to pin: '/master_custom_v1_0_M_0/M_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_arid'(6) to pin: '/master_custom_v1_0_M_0/M_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/master_custom_v1_0_M_0/M_AXI_RID'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_ila_0/SLOT_0_AXI_rid'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/custom_slave_v1_0_S0_0/S_AXI_ARUSER'(1) to pin: '/axi_vip_0/m_axi_aruser'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/custom_slave_v1_0_S0_0/S_AXI_AWUSER'(1) to pin: '/axi_vip_0/m_axi_awuser'(16) - Only lower order bits will be connected.
Verilog Output written to : c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/master_custom_v1_0_M_0/M_AXI_BID'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_ila_0/SLOT_0_AXI_bid'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_awid'(6) to pin: '/master_custom_v1_0_M_0/M_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_arid'(6) to pin: '/master_custom_v1_0_M_0/M_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/master_custom_v1_0_M_0/M_AXI_RID'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_ila_0/SLOT_0_AXI_rid'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/custom_slave_v1_0_S0_0/S_AXI_ARUSER'(1) to pin: '/axi_vip_0/m_axi_aruser'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/custom_slave_v1_0_S0_0/S_AXI_AWUSER'(1) to pin: '/axi_vip_0/m_axi_awuser'(16) - Only lower order bits will be connected.
Verilog Output written to : c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
Exporting to file c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/hw_handoff/design_1_system_ila_0_1.hwh
Generated Hardware Definition File c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/synth/design_1_system_ila_0_1.hwdef
Exporting to file c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/bd_0/hw_handoff/design_1_system_ila_1_1.hwh
Generated Hardware Definition File c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/bd_0/synth/design_1_system_ila_1_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_0 .
Exporting to file c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 3424.512 ; gain = 0.000
export_ip_user_files -of_objects [get_files C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/larry_delivery/Latest/Latest.ip_user_files/sim_scripts -ip_user_files_dir C:/larry_delivery/Latest/Latest.ip_user_files -ipstatic_source_dir C:/larry_delivery/Latest/Latest.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/larry_delivery/Latest/Latest.cache/compile_simlib/modelsim} {questa=C:/larry_delivery/Latest/Latest.cache/compile_simlib/questa} {riviera=C:/larry_delivery/Latest/Latest.cache/compile_simlib/riviera} {activehdl=C:/larry_delivery/Latest/Latest.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/larry_delivery/Driver/driver_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_cntrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/larry_delivery/Driver/driver_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module custom_slave_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:607]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_zynq_ultra_ps_e_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_0/sim/design_1_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_1_0/sim/design_1_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_reduced_logic_0_0/sim/design_1_util_reduced_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_reduced_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_2_0/sim/design_1_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_1/sim/design_1_fifo_generator_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_1/sim/design_1_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/sim/bd_36cd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/sim/bd_36cd_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/bd_36cd_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_2/sim/bd_36cd_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_3/sim/bd_36cd_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_4/sim/bd_36cd_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_5/sim/bd_36cd_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_6/sim/bd_36cd_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/sim/design_1_system_ila_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/sim/bd_f69c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_0/sim/bd_f69c_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/bd_f69c_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_2/sim/bd_f69c_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_3/sim/bd_f69c_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_4/sim/bd_f69c_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_5/sim/bd_f69c_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_6/sim/bd_f69c_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/sim/design_1_system_ila_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_4_0/sim/design_1_util_vector_logic_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_master_custom_v1_0_M_0_0/sim/design_1_master_custom_v1_0_M_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_master_custom_v1_0_M_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_custom_slave_v1_0_S0_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_axi_vip_0_0/sim/design_1_axi_vip_0_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_axi_vip_0_0/sim/design_1_axi_vip_0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_vip_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_ps8_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1A7ZMW4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/larry_delivery/Latest/Latest.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3424.512 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2989] 'design_1_i' is not declared [C:/larry_delivery/Latest/Latest.srcs/sim_1/new/testbench.sv:81]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 3424.512 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_monitor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_monitor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_monitor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
ERROR: [Common 17-180] Spawn failed: No error
generate_target all [get_files  C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_ooc.xdc'
Exporting to file c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/hw_handoff/design_1_system_ila_0_1.hwh
Generated Hardware Definition File c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/synth/design_1_system_ila_0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_ooc.xdc'
Exporting to file c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/bd_0/hw_handoff/design_1_system_ila_1_1.hwh
Generated Hardware Definition File c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/bd_0/synth/design_1_system_ila_1_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block custom_slave_v1_0_S0_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_0 .
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3424.512 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all design_1_system_ila_0_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_system_ila_0_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry e470eaaa73408cb8 to dir: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/e/4/e470eaaa73408cb8/design_1_system_ila_0_1.dcp to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/e/4/e470eaaa73408cb8/design_1_system_ila_0_1_sim_netlist.v to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/e/4/e470eaaa73408cb8/design_1_system_ila_0_1_sim_netlist.vhdl to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/e/4/e470eaaa73408cb8/design_1_system_ila_0_1_stub.v to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/e/4/e470eaaa73408cb8/design_1_system_ila_0_1_stub.vhdl to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_system_ila_0_1, cache-ID = e470eaaa73408cb8; cache size = 115.113 MB.
config_ip_cache: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3424.512 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all design_1_system_ila_1_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_system_ila_1_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 4d0c48a109fffbe4 to dir: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/4/d/4d0c48a109fffbe4/design_1_system_ila_1_1.dcp to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/4/d/4d0c48a109fffbe4/design_1_system_ila_1_1_sim_netlist.v to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/4/d/4d0c48a109fffbe4/design_1_system_ila_1_1_sim_netlist.vhdl to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/4/d/4d0c48a109fffbe4/design_1_system_ila_1_1_stub.v to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/4/d/4d0c48a109fffbe4/design_1_system_ila_1_1_stub.vhdl to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_system_ila_1_1, cache-ID = 4d0c48a109fffbe4; cache size = 115.113 MB.
config_ip_cache: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3424.512 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all design_1_custom_slave_v1_0_S0_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_custom_slave_v1_0_S0_0_0
catch { config_ip_cache -export [get_ips -all design_1_axi_vip_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_vip_0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 3d49e10889b5c476 to dir: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_axi_vip_0_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/3/d/3d49e10889b5c476/design_1_axi_vip_0_0.dcp to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_axi_vip_0_0/design_1_axi_vip_0_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_axi_vip_0_0/design_1_axi_vip_0_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/3/d/3d49e10889b5c476/design_1_axi_vip_0_0_sim_netlist.v to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_axi_vip_0_0/design_1_axi_vip_0_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_axi_vip_0_0/design_1_axi_vip_0_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/3/d/3d49e10889b5c476/design_1_axi_vip_0_0_sim_netlist.vhdl to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_axi_vip_0_0/design_1_axi_vip_0_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_axi_vip_0_0/design_1_axi_vip_0_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/3/d/3d49e10889b5c476/design_1_axi_vip_0_0_stub.v to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_axi_vip_0_0/design_1_axi_vip_0_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_axi_vip_0_0/design_1_axi_vip_0_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/larry_delivery/Latest/Latest.cache/ip/2023.2/3/d/3d49e10889b5c476/design_1_axi_vip_0_0_stub.vhdl to c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_axi_vip_0_0/design_1_axi_vip_0_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_axi_vip_0_0/design_1_axi_vip_0_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_vip_0_0, cache-ID = 3d49e10889b5c476; cache size = 115.113 MB.
catch { [ delete_ip_run [get_ips -all design_1_axi_vip_0_0] ] }
export_ip_user_files -of_objects [get_files C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_custom_slave_v1_0_S0_0_0_synth_1 -jobs 16
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_custom_slave_v1_0_S0_0_0
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_monitor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_monitor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_monitor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_monitor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
[Wed Apr  3 00:34:06 2024] Launched design_1_custom_slave_v1_0_S0_0_0_synth_1...
Run output will be captured here: C:/larry_delivery/Latest/Latest.runs/design_1_custom_slave_v1_0_S0_0_0_synth_1/runme.log
ERROR: [Common 17-39] 'launch_runs' failed due to earlier errors.
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_monitor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_monitor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module custom_slave_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:607]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_zynq_ultra_ps_e_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_0/sim/design_1_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_1_0/sim/design_1_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_reduced_logic_0_0/sim/design_1_util_reduced_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_reduced_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_2_0/sim/design_1_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_1/sim/design_1_fifo_generator_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_1/sim/design_1_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/sim/bd_36cd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/sim/bd_36cd_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/bd_36cd_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_2/sim/bd_36cd_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_3/sim/bd_36cd_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_4/sim/bd_36cd_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_5/sim/bd_36cd_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_6/sim/bd_36cd_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/sim/design_1_system_ila_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/sim/bd_f69c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_0/sim/bd_f69c_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/bd_f69c_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_2/sim/bd_f69c_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_3/sim/bd_f69c_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_4/sim/bd_f69c_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_5/sim/bd_f69c_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_6/sim/bd_f69c_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/sim/design_1_system_ila_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_4_0/sim/design_1_util_vector_logic_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_master_custom_v1_0_M_0_0/sim/design_1_master_custom_v1_0_M_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_master_custom_v1_0_M_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_custom_slave_v1_0_S0_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_axi_vip_0_0/sim/design_1_axi_vip_0_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_axi_vip_0_0/sim/design_1_axi_vip_0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_vip_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_ps8_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1A7ZMW4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/larry_delivery/Latest/Latest.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3424.512 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2989] 'design_1_i' is not declared [C:/larry_delivery/Latest/Latest.srcs/sim_1/new/testbench.sv:81]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 3424.512 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_monitor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_monitor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_monitor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module custom_slave_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:607]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_zynq_ultra_ps_e_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_0/sim/design_1_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_1_0/sim/design_1_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_reduced_logic_0_0/sim/design_1_util_reduced_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_reduced_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_2_0/sim/design_1_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_1/sim/design_1_fifo_generator_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_1/sim/design_1_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/sim/bd_36cd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/sim/bd_36cd_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/bd_36cd_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_2/sim/bd_36cd_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_3/sim/bd_36cd_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_4/sim/bd_36cd_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_5/sim/bd_36cd_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_6/sim/bd_36cd_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/sim/design_1_system_ila_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/sim/bd_f69c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_0/sim/bd_f69c_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/bd_f69c_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_2/sim/bd_f69c_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_3/sim/bd_f69c_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_4/sim/bd_f69c_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_5/sim/bd_f69c_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_6/sim/bd_f69c_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/sim/design_1_system_ila_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_4_0/sim/design_1_util_vector_logic_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_master_custom_v1_0_M_0_0/sim/design_1_master_custom_v1_0_M_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_master_custom_v1_0_M_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_custom_slave_v1_0_S0_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_ps8_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1A7ZMW4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/larry_delivery/Latest/Latest.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3424.512 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_AWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:240]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_BUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:251]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_ARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:264]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2381]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2399]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2425]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2443]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2469]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2487]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2513]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2531]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2557]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2575]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2601]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2619]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2645]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2663]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2689]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2707]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2733]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2738]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2751]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2765]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2766]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2777]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2795]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2821]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2839]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2865]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2883]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2909]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2927]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2953]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2971]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2997]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3015]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3915]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2428]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2446]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2472]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2490]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2516]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2534]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2560]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2578]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2604]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2622]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2648]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2666]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2692]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2710]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2754]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2780]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2785]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2798]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2812]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2813]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2824]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2842]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2868]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2886]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2912]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2930]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2956]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2974]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3000]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3018]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3044]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3062]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3962]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_wuser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3964]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_buser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3965]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_ruser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3967]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:330]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:331]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP0RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:334]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:370]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:371]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP1RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:395]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'MAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:403]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:415]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:443]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:446]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:450]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP0WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:452]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:454]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:457]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP0WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:459]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:488]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:491]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:495]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:496]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP1WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:497]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:499]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:502]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP1WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:504]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:533]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:536]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:540]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:541]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:542]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:544]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:547]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:549]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3RACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:556]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3WACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:557]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3RCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:558]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3WCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:559]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:585]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:586]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:623]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:626]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:630]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:631]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP4WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:632]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:634]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:637]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP4WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:639]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:668]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:671]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP5WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:677]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:679]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:682]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP5WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:684]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:713]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:716]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:720]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:721]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP6WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:722]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:724]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:727]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP6WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:729]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPARID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:750]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPAWID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:752]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:754]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPAWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:755]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:757]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPAWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:760]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:763]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPAWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:766]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:768]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPAWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:769]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'SAXIACPWDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:770]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'SAXIACPWSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:771]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'PLPSIRQ0' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:837]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:74]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6303]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6325]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6355]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6374]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'S_RRESP' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:64]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:73]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:76]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4835]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4838]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4860]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4890]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4909]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:41]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'S_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:42]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:64]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'WR_DATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:83]
WARNING: [VRFC 10-3091] actual bit length 4096 differs from formal bit length 1024 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:84]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_DDR' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:94]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_OCM' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:95]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_REG' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:166]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:167]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:260]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:261]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:263]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:355]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:357]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:448]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:449]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:542]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:543]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:637]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:639]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:733]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:735]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:737]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_awid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7822]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_awaddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7823]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_awlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7824]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7827]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7835]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 's_axi_wdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7836]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 's_axi_wstrb' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7837]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_arid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7847]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_araddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7848]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_arlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7849]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_arlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7852]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:804]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:806]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:807]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:808]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:842]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'M_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:843]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:865]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:875]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:877]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:878]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:879]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3798]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3805]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3818]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3825]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v:485]
WARNING: [VRFC 10-5021] port 'PSS_ALTO_CORE_PAD_CLK' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:267]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3714]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3728]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3776]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3790]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp6' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3838]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3888]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3902]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3004]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3018]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3052]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3066]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3115]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3129]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 1. Module driver_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_monitor.v" Line 1. Module driver_monitor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 1. Module driver_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_monitor.v" Line 1. Module driver_monitor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv_co...
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_pkg
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_pkg
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg_legacy
Compiling package c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv_comp
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg
Compiling package unisim.vcomponents
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package fifo_generator_v13_2_9.fifo_generator_v13_2_9_pkg
Compiling package xpm.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module xil_defaultlib.design_1_axi_vip_0_0
Compiling architecture structural of entity c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv [\c_reg_fd_v12_0_7_viv(c_width=5,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_16.c_addsub_v12_0_16_lut6_legacy [\c_addsub_v12_0_16_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_fabric_legacy [\c_addsub_v12_0_16_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_legacy [\c_addsub_v12_0_16_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_legacy [\c_counter_binary_v12_0_17_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv [\c_counter_binary_v12_0_17_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17 [\c_counter_binary_v12_0_17(c_xde...]
Compiling architecture design_1_c_counter_binary_0_0_arch of entity xil_defaultlib.design_1_c_counter_binary_0_0 [design_1_c_counter_binary_0_0_de...]
Compiling module xil_defaultlib.driver_cntrl
Compiling module xil_defaultlib.driver_monitor
Compiling module xil_defaultlib.custom_slave_v1_0_S00_AXI(C_S_AX...
Compiling module xil_defaultlib.design_1_custom_slave_v1_0_S0_0_...
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(clock_domains="COMMON"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=128,c_...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=128,c_pkt...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=256,c_p...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_0
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="FIRST",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="MIDDLE"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="LAST",c...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=32,c_pktf...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=32,c_pk...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_1
Compiling module xil_defaultlib.master_custom_v1_0_M00_AXI(C_M_A...
Compiling module xil_defaultlib.design_1_master_custom_v1_0_M_0_...
Compiling module xil_defaultlib.s00_couplers_imp_1A7ZMW4
Compiling module xil_defaultlib.design_1_ps8_0_axi_periph_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture design_1_rst_ps8_0_99m_0_arch of entity xil_defaultlib.design_1_rst_ps8_0_99M_0 [design_1_rst_ps8_0_99m_0_default]
Compiling module xil_defaultlib.bd_36cd_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_36cd_g_inst_0
Compiling module xil_defaultlib.bd_36cd_ila_lib_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat_default
Compiling module xil_defaultlib.bd_36cd_slot_0_ar_0
Compiling module xil_defaultlib.bd_36cd_slot_0_aw_0
Compiling module xil_defaultlib.bd_36cd_slot_0_b_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat(dout_wi...
Compiling module xil_defaultlib.bd_36cd_slot_0_r_0
Compiling module xil_defaultlib.bd_36cd_slot_0_w_0
Compiling module xil_defaultlib.bd_36cd
Compiling module xil_defaultlib.design_1_system_ila_0_1
Compiling module xil_defaultlib.bd_f69c_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_f69c_g_inst_0
Compiling module xil_defaultlib.bd_f69c_ila_lib_0
Compiling module xil_defaultlib.bd_f69c_slot_0_ar_0
Compiling module xil_defaultlib.bd_f69c_slot_0_aw_0
Compiling module xil_defaultlib.bd_f69c_slot_0_b_0
Compiling module xil_defaultlib.bd_f69c_slot_0_r_0
Compiling module xil_defaultlib.bd_f69c_slot_0_w_0
Compiling module xil_defaultlib.bd_f69c
Compiling module xil_defaultlib.design_1_system_ila_1_1
Compiling module util_reduced_logic_v2_0_5.util_reduced_logic_v2_0_5_util_r...
Compiling module xil_defaultlib.design_1_util_reduced_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_1_0
Compiling module xil_defaultlib.design_1_util_vector_logic_2_0
Compiling module xil_defaultlib.design_1_util_vector_logic_0_1
Compiling module xil_defaultlib.design_1_util_vector_logic_4_0
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_spar...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddrc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocm_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocmc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_reg_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_regc...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddr_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_inte...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15(C_FC...
Compiling module xil_defaultlib.design_1_zynq_ultra_ps_e_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:01:35 . Memory (MB): peak = 3424.512 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '95' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -protoinst "protoinst_files/bd_36cd.protoinst" -protoinst "protoinst_files/bd_f69c.protoinst" -protoinst "protoinst_files/design_1.protoinst" -view {C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_36cd.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_f69c.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vip_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vip_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//custom_slave_v1_0_S0_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//master_custom_v1_0_M_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/M_AXI_HPM0_LPD
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/S_AXI_HP1_FPD
Time resolution is 1 ps
open_wave_config C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_0.inst
This AXI VIP is in passthrough mode
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACP : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACE.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACE : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP2 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP3 : Port is ENABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP2_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP4 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP3_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP5 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPM0_LPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP6 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM1_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP2 : Port is ENABLED.
Note: Actual FIFO Depth = 8200
Time: 0 ps  Iteration: 0
Note:  DEPTH = 1024 WIDTH = 36 C_RD_PRIM_WIDTH = 36 C_RD_PRIM_DEPTH = 1024 DEEP = 8 WIDE = 1
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 9 C_RD_PRIM_DEPTH = 4096 DEEP = 1 WIDE = 32
Time: 0 ps  Iteration: 0
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method completes
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
$finish called at time : 586113 ps : File "C:/larry_delivery/Latest/Latest.srcs/sim_1/new/testbench.sv" Line 96
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:01:51 . Memory (MB): peak = 3424.512 ; gain = 0.000
open_bd_design {C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/design_1.bd}
assign_bd_address
Slave segment '/custom_slave_v1_0_S0_0/S_AXI/reg0' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0x8000_0000 [ 4K ]>.
close_sim
INFO: [Simtcl 6-16] Simulation closed
save_bd_design
Wrote  : <C:\larry_delivery\Latest\Latest.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
generate_target Simulation [get_files C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_HIGH> is excluded from all addressing paths.
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to any ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. 
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_HIGH from address space /master_custom_v1_0_M_0/M_AXI.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_HIGH from address space /master_custom_v1_0_M_0/M_AXI.
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP1_FPD(0) and /master_custom_v1_0_M_0/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP1_FPD(0) and /master_custom_v1_0_M_0/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP1_FPD(0) and /master_custom_v1_0_M_0/M_AXI(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /custom_slave_v1_0_S0_0/S_AXI(1) and /axi_vip_0/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /custom_slave_v1_0_S0_0/S_AXI(1) and /axi_vip_0/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /custom_slave_v1_0_S0_0/S_AXI(16) and /axi_vip_0/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /custom_slave_v1_0_S0_0/S_AXI(16) and /axi_vip_0/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /custom_slave_v1_0_S0_0/S_AXI(1) and /axi_vip_0/M_AXI(0)
Wrote  : <C:\larry_delivery\Latest\Latest.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/master_custom_v1_0_M_0/M_AXI_BID'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_ila_0/SLOT_0_AXI_bid'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_awid'(6) to pin: '/master_custom_v1_0_M_0/M_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_arid'(6) to pin: '/master_custom_v1_0_M_0/M_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/master_custom_v1_0_M_0/M_AXI_RID'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_ila_0/SLOT_0_AXI_rid'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/custom_slave_v1_0_S0_0/S_AXI_ARUSER'(1) to pin: '/axi_vip_0/m_axi_aruser'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/custom_slave_v1_0_S0_0/S_AXI_AWUSER'(1) to pin: '/axi_vip_0/m_axi_awuser'(16) - Only lower order bits will be connected.
Verilog Output written to : c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/master_custom_v1_0_M_0/M_AXI_BID'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_ila_0/SLOT_0_AXI_bid'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_awid'(6) to pin: '/master_custom_v1_0_M_0/M_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_arid'(6) to pin: '/master_custom_v1_0_M_0/M_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/master_custom_v1_0_M_0/M_AXI_RID'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_ila_0/SLOT_0_AXI_rid'(1) to pin: '/zynq_ultra_ps_e_0/saxigp3_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/custom_slave_v1_0_S0_0/S_AXI_ARUSER'(1) to pin: '/axi_vip_0/m_axi_aruser'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/custom_slave_v1_0_S0_0/S_AXI_AWUSER'(1) to pin: '/axi_vip_0/m_axi_awuser'(16) - Only lower order bits will be connected.
Verilog Output written to : c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
Exporting to file c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/hw_handoff/design_1_system_ila_0_1.hwh
Generated Hardware Definition File c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/synth/design_1_system_ila_0_1.hwdef
Exporting to file c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/bd_0/hw_handoff/design_1_system_ila_1_1.hwh
Generated Hardware Definition File c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/bd_0/synth/design_1_system_ila_1_1.hwdef
Exporting to file c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 3424.512 ; gain = 0.000
export_ip_user_files -of_objects [get_files C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/larry_delivery/Latest/Latest.ip_user_files/sim_scripts -ip_user_files_dir C:/larry_delivery/Latest/Latest.ip_user_files -ipstatic_source_dir C:/larry_delivery/Latest/Latest.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/larry_delivery/Latest/Latest.cache/compile_simlib/modelsim} {questa=C:/larry_delivery/Latest/Latest.cache/compile_simlib/questa} {riviera=C:/larry_delivery/Latest/Latest.cache/compile_simlib/riviera} {activehdl=C:/larry_delivery/Latest/Latest.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module custom_slave_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/larry_delivery/custom_slave_ip/hdl/custom_slave_v1_0_S00_AXI.v:607]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_zynq_ultra_ps_e_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_0/sim/design_1_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_1_0/sim/design_1_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_reduced_logic_0_0/sim/design_1_util_reduced_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_reduced_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_2_0/sim/design_1_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_1/sim/design_1_fifo_generator_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_1/sim/design_1_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/sim/bd_36cd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/sim/bd_36cd_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/bd_36cd_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_2/sim/bd_36cd_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_3/sim/bd_36cd_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_4/sim/bd_36cd_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_5/sim/bd_36cd_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_6/sim/bd_36cd_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/sim/design_1_system_ila_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/sim/bd_f69c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_0/sim/bd_f69c_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/bd_f69c_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_2/sim/bd_f69c_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_3/sim/bd_f69c_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_4/sim/bd_f69c_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_5/sim/bd_f69c_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_6/sim/bd_f69c_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f69c_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/sim/design_1_system_ila_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_4_0/sim/design_1_util_vector_logic_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_master_custom_v1_0_M_0_0/sim/design_1_master_custom_v1_0_M_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_master_custom_v1_0_M_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_custom_slave_v1_0_S0_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_ps8_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1A7ZMW4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/larry_delivery/Latest/Latest.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3424.512 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L fifo_generator_v13_2_9 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L c_gate_bit_v12_0_7 -L xbip_counter_v3_0_7 -L c_counter_binary_v12_0_17 -L util_reduced_logic_v2_0_5 -L gigantic_mux -L xlconcat_v2_1_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_AWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:240]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_BUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:251]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_ARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_custom_slave_v1_0_S0_0_0/sim/design_1_custom_slave_v1_0_S0_0_0.v:264]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2381]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2399]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2425]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2443]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2469]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2487]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2513]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2531]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2557]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2575]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2601]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2619]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2645]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2663]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2689]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2707]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2733]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2738]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2751]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2765]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2766]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2777]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2795]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2821]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2839]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2865]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2883]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2909]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2927]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2953]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2971]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:2997]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3015]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v:3915]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2428]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2446]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2472]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2490]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2516]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2534]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2560]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2578]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2604]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2622]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2648]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2666]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2692]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2710]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2754]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2780]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2785]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2798]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2812]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2813]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2824]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2842]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2868]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2886]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2912]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2930]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2956]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:2974]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3000]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3018]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3044]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3062]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'sel' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3962]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_wuser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3964]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_buser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3965]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axi_ruser' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v:3967]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:330]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:331]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP0RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:334]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1BID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:370]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1RID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:371]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP1RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:395]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'MAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:403]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2RDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:415]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:443]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:446]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:450]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP0WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:452]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:454]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:457]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP0WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:459]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:488]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:491]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:495]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:496]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP1WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:497]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:499]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:502]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP1WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:504]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:533]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:536]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:540]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:541]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP2WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:542]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:544]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:547]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP2WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:549]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3RACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:556]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP3WACOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:557]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3RCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:558]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP3WCOUNT' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:559]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:585]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP3AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:586]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:623]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:626]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:630]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:631]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP4WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:632]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:634]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:637]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP4WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:639]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:668]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:671]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP5WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:677]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:679]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:682]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP5WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:684]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6ARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:713]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6AWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:716]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6ARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:720]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6AWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:721]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP6WDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:722]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6ARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:724]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6AWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:727]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP6WSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:729]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPARID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:750]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPAWID' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:752]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPARADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:754]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPAWADDR' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:755]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPARLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:757]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPAWLEN' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:760]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPARLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:763]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPAWLOCK' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:766]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPARUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:768]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPAWUSER' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:769]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'SAXIACPWDATA' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:770]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'SAXIACPWSTRB' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:771]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'PLPSIRQ0' [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:837]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_acp.sv:74]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6303]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6325]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6355]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6374]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'S_RRESP' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:64]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:73]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_ace.sv:76]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4835]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4838]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4860]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4890]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4909]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:41]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'S_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:42]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:64]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'WR_DATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:83]
WARNING: [VRFC 10-3091] actual bit length 4096 differs from formal bit length 1024 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:84]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_DDR' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:94]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_OCM' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:95]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_REG' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:166]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:167]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:260]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:261]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:263]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:355]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:357]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:448]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:449]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:542]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:543]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:637]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:639]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:733]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:735]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:737]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_awid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7822]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_awaddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7823]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_awlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7824]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7827]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_wid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7835]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 's_axi_wdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7836]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 's_axi_wstrb' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7837]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_arid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7847]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_araddr' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7848]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_arlen' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7849]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_arlock' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7852]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:804]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:806]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:807]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:808]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_WDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:842]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'M_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:843]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_RDATA' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:865]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:875]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:877]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:878]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_15_axi_gp.sv:879]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3798]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3805]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3818]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos_1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3825]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/sim/design_1.v:485]
WARNING: [VRFC 10-5021] port 'PSS_ALTO_CORE_PAD_CLK' is not connected on this instance [C:/larry_delivery/Latest/Latest.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:267]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3714]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3728]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3776]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3790]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp6' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3838]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3888]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3902]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_acp' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3004]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ace' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3018]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3052]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3066]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3115]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp4' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3129]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 1. Module driver_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_monitor.v" Line 1. Module driver_monitor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_cntrl.v" Line 1. Module driver_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/larry_delivery/Driver/driver_monitor.v" Line 1. Module driver_monitor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv_co...
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_counter_v3_0_7.xbip_counter_v3_0_7_pkg
Compiling package c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_pkg
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg_legacy
Compiling package c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv_comp
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg
Compiling package unisim.vcomponents
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package fifo_generator_v13_2_9.fifo_generator_v13_2_9_pkg
Compiling package xpm.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module xil_defaultlib.design_1_axi_vip_0_0
Compiling architecture structural of entity c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv [\c_reg_fd_v12_0_7_viv(c_width=5,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_16.c_addsub_v12_0_16_lut6_legacy [\c_addsub_v12_0_16_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_fabric_legacy [\c_addsub_v12_0_16_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_legacy [\c_addsub_v12_0_16_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_legacy [\c_counter_binary_v12_0_17_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17_viv [\c_counter_binary_v12_0_17_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_17.c_counter_binary_v12_0_17 [\c_counter_binary_v12_0_17(c_xde...]
Compiling architecture design_1_c_counter_binary_0_0_arch of entity xil_defaultlib.design_1_c_counter_binary_0_0 [design_1_c_counter_binary_0_0_de...]
Compiling module xil_defaultlib.driver_cntrl
Compiling module xil_defaultlib.driver_monitor
Compiling module xil_defaultlib.custom_slave_v1_0_S00_AXI(C_S_AX...
Compiling module xil_defaultlib.design_1_custom_slave_v1_0_S0_0_...
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(clock_domains="COMMON"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=128,c_...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=128,c_pkt...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=256,c_p...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_0
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="FIRST",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="MIDDLE"...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="LAST",c...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_prim [\builtin_prim(c_din_width=32,c_d...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture amd of entity fifo_generator_v13_2_9.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture amd of entity fifo_generator_v13_2_9.input_blk [\input_blk(c_din_width=32,c_pktf...]
Compiling architecture amd of entity fifo_generator_v13_2_9.output_blk [\output_blk(c_dout_width=32,c_pk...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_builtin [\fifo_generator_v13_2_9_builtin(...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_9.fifo_generator_v13_2_9_synth [\fifo_generator_v13_2_9_synth(c_...]
Compiling module xil_defaultlib.design_1_fifo_generator_0_1
Compiling module xil_defaultlib.master_custom_v1_0_M00_AXI(C_M_A...
Compiling module xil_defaultlib.design_1_master_custom_v1_0_M_0_...
Compiling module xil_defaultlib.s00_couplers_imp_1A7ZMW4
Compiling module xil_defaultlib.design_1_ps8_0_axi_periph_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture design_1_rst_ps8_0_99m_0_arch of entity xil_defaultlib.design_1_rst_ps8_0_99M_0 [design_1_rst_ps8_0_99m_0_default]
Compiling module xil_defaultlib.bd_36cd_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_36cd_g_inst_0
Compiling module xil_defaultlib.bd_36cd_ila_lib_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat_default
Compiling module xil_defaultlib.bd_36cd_slot_0_ar_0
Compiling module xil_defaultlib.bd_36cd_slot_0_aw_0
Compiling module xil_defaultlib.bd_36cd_slot_0_b_0
Compiling module xlconcat_v2_1_5.xlconcat_v2_1_5_xlconcat(dout_wi...
Compiling module xil_defaultlib.bd_36cd_slot_0_r_0
Compiling module xil_defaultlib.bd_36cd_slot_0_w_0
Compiling module xil_defaultlib.bd_36cd
Compiling module xil_defaultlib.design_1_system_ila_0_1
Compiling module xil_defaultlib.bd_f69c_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_f69c_g_inst_0
Compiling module xil_defaultlib.bd_f69c_ila_lib_0
Compiling module xil_defaultlib.bd_f69c_slot_0_ar_0
Compiling module xil_defaultlib.bd_f69c_slot_0_aw_0
Compiling module xil_defaultlib.bd_f69c_slot_0_b_0
Compiling module xil_defaultlib.bd_f69c_slot_0_r_0
Compiling module xil_defaultlib.bd_f69c_slot_0_w_0
Compiling module xil_defaultlib.bd_f69c
Compiling module xil_defaultlib.design_1_system_ila_1_1
Compiling module util_reduced_logic_v2_0_5.util_reduced_logic_v2_0_5_util_r...
Compiling module xil_defaultlib.design_1_util_reduced_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_1_0
Compiling module xil_defaultlib.design_1_util_vector_logic_2_0
Compiling module xil_defaultlib.design_1_util_vector_logic_0_1
Compiling module xil_defaultlib.design_1_util_vector_logic_4_0
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_spar...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddrc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocm_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ocmc...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_reg_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_regc...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_ddr_...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15_inte...
Compiling module zynq_ultra_ps_e_vip_v1_0_15.zynq_ultra_ps_e_vip_v1_0_15(C_FC...
Compiling module xil_defaultlib.design_1_zynq_ultra_ps_e_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:07 ; elapsed = 00:01:37 . Memory (MB): peak = 3424.512 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '97' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/larry_delivery/Latest/Latest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -protoinst "protoinst_files/bd_36cd.protoinst" -protoinst "protoinst_files/bd_f69c.protoinst" -protoinst "protoinst_files/design_1.protoinst" -view {C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_36cd.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_f69c.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vip_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vip_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//custom_slave_v1_0_S0_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//master_custom_v1_0_M_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//ps8_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/M_AXI_HPM0_LPD
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//zynq_ultra_ps_e_0/S_AXI_HP1_FPD
Time resolution is 1 ps
open_wave_config C:/larry_delivery/Latest/design_1_wrapper_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_0.inst
This AXI VIP is in passthrough mode
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACP : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACE.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACE : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP2 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP3 : Port is ENABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP2_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP4 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP3_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP5 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPM0_LPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP6 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM1_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP2 : Port is ENABLED.
Note: Actual FIFO Depth = 8200
Time: 0 ps  Iteration: 0
Note:  DEPTH = 1024 WIDTH = 36 C_RD_PRIM_WIDTH = 36 C_RD_PRIM_DEPTH = 1024 DEEP = 8 WIDE = 1
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 9 C_RD_PRIM_DEPTH = 4096 DEEP = 1 WIDE = 32
Time: 0 ps  Iteration: 0
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
WARNING: 1667.0 ps testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method starts
Sequential write transfers example similar to  AXI BFM WRITE_BURST method completes
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
$finish called at time : 586113 ps : File "C:/larry_delivery/Latest/Latest.srcs/sim_1/new/testbench.sv" Line 96
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:01:51 . Memory (MB): peak = 3424.512 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_monitor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_monitor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_monitor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
ERROR: [Common 17-180] Spawn failed: No error
open_bd_design {C:/larry_delivery/Latest/Latest.srcs/sources_1/bd/design_1/design_1.bd}
save_project_as 128bit_with_driver C:/128bit_with_driver/128bit_with_driver -force
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_monitor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_monitor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_monitor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
Wrote  : <C:/128bit_with_driver/128bit_with_driver/128bit_with_driver.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_monitor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_monitor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_monitor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_cntrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Driver\driver_monitor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\Latest\Latest.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\larry_delivery\custom_slave_ip\hdl\custom_slave_v1_0_S00_AXI.v:]
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'OPT_MEM_ADDR_BITS' by 3 for port or parameter 'mem_address'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'USER_NUM_MEM' by 1 for port or parameter 'mem_select'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'USER_NUM_MEM' by 1 for port or parameter 'mem_data_out'
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'S_AXI_ARESETN'.
WARNING: [IP_Flow 19-11770] Clock interface 'S_AXI_ACLK' has no FREQ_HZ parameter.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'write_index' has a dependency on the module local parameter or undefined parameter 'C_TRANSACTIONS_NUM'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'read_index' has a dependency on the module local parameter or undefined parameter 'C_TRANSACTIONS_NUM'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'write_burst_counter' has a dependency on the module local parameter or undefined parameter 'C_NO_BURSTS_REQ'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'read_burst_counter' has a dependency on the module local parameter or undefined parameter 'C_NO_BURSTS_REQ'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXI_ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'M_AXI_ARESETN'.
WARNING: [IP_Flow 19-11770] Clock interface 'M_AXI_ACLK' has no FREQ_HZ parameter.
save_project_as: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3424.512 ; gain = 0.000
import_files
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_c_counter_binary_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_c_counter_binary_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_custom_slave_v1_0_S0_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_custom_slave_v1_0_S0_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_fifo_generator_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_fifo_generator_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_fifo_generator_0_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_fifo_generator_0_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_master_custom_v1_0_M_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_master_custom_v1_0_M_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_rst_ps8_0_99M_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_rst_ps8_0_99M_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_util_reduced_logic_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_util_reduced_logic_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_util_vector_logic_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_util_vector_logic_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_util_vector_logic_0_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_util_vector_logic_0_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_util_vector_logic_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_util_vector_logic_1_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_util_vector_logic_2_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_util_vector_logic_2_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_util_vector_logic_4_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_util_vector_logic_4_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_zynq_ultra_ps_e_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_zynq_ultra_ps_e_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'utils_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'utils_1'
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/128bit_with_driver/128bit_with_driver/128bit_with_driver.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file C:/128bit_with_driver/128bit_with_driver/128bit_with_driver.runs/synth_1/design_1_wrapper.dcp
launch_runs impl_1 -jobs 16
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/128bit_with_driver/128bit_with_driver/128bit_with_driver.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1_ooc.xdc'
Exporting to file c:/128bit_with_driver/128bit_with_driver/128bit_with_driver.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/hw_handoff/design_1_system_ila_0_1.hwh
Generated Hardware Definition File c:/128bit_with_driver/128bit_with_driver/128bit_with_driver.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/synth/design_1_system_ila_0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/128bit_with_driver/128bit_with_driver/128bit_with_driver.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_ooc.xdc'
Exporting to file c:/128bit_with_driver/128bit_with_driver/128bit_with_driver.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/bd_0/hw_handoff/design_1_system_ila_1_1.hwh
Generated Hardware Definition File c:/128bit_with_driver/128bit_with_driver/128bit_with_driver.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/bd_0/synth/design_1_system_ila_1_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_1 .
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_system_ila_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_system_ila_1_1
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_system_ila_0_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_system_ila_1_1
[Wed Apr  3 04:32:36 2024] Launched design_1_system_ila_0_1_synth_1, design_1_system_ila_1_1_synth_1, synth_1...
Run output will be captured here:
design_1_system_ila_0_1_synth_1: C:/128bit_with_driver/128bit_with_driver/128bit_with_driver.runs/design_1_system_ila_0_1_synth_1/runme.log
design_1_system_ila_1_1_synth_1: C:/128bit_with_driver/128bit_with_driver/128bit_with_driver.runs/design_1_system_ila_1_1_synth_1/runme.log
synth_1: C:/128bit_with_driver/128bit_with_driver/128bit_with_driver.runs/synth_1/runme.log
[Wed Apr  3 04:32:36 2024] Launched impl_1...
Run output will be captured here: C:/128bit_with_driver/128bit_with_driver/128bit_with_driver.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 3424.512 ; gain = 0.000
open_run impl_1
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.613 . Memory (MB): peak = 4303.613 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3687 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.170 . Memory (MB): peak = 4451.285 ; gain = 8.602
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 4813.664 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 4813.664 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4830.324 ; gain = 16.660
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4830.324 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.854 . Memory (MB): peak = 4857.926 ; gain = 27.602
Read Physdb Files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4857.926 ; gain = 44.262
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4857.926 ; gain = 44.262
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 5250.773 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2194 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 2140 instances
  RAM16X1S => RAM32X1S (RAMS32): 32 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances
  RAM64M => RAM64M (RAMD64E(x4)): 4 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 12 instances

open_run: Time (s): cpu = 00:00:43 ; elapsed = 00:00:40 . Memory (MB): peak = 5666.156 ; gain = 2241.645
open_report: Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 6197.328 ; gain = 246.730
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Wed Apr  3 04:54:16 2024] Launched impl_1...
Run output will be captured here: C:/128bit_with_driver/128bit_with_driver/128bit_with_driver.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 09 2023-21:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210308B757A8
set_property PROGRAM.FILE {C:/128bit_with_driver/128bit_with_driver/128bit_with_driver.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xczu9_0]
set_property PROBES.FILE {C:/128bit_with_driver/128bit_with_driver/128bit_with_driver.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu9_0]
set_property FULL_PROBES.FILE {C:/128bit_with_driver/128bit_with_driver/128bit_with_driver.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu9_0]
current_hw_device [get_hw_devices xczu9_0]
refresh_hw_device [lindex [get_hw_devices xczu9_0] 0]
INFO: [Labtools 27-2302] Device xczu9 (JTAG device index = 0) is programmed with a design that has 2 ILA core(s).
WARNING: [Labtools 27-3222] Mismatch between the design programmed into the device xczu9 (JTAG device index = 0) and the probes file(s) C:/128bit_with_driver/128bit_with_driver/128bit_with_driver.runs/impl_1/design_1_wrapper.ltx.
 The hw_probe  in the probes file has port index 36. This port does not exist in the ILA core at location (uuid_1AC8C4C2D1AC5FAAB5D99A6CA09C91E7).
current_hw_device [get_hw_devices arm_dap_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices arm_dap_1] 0]
current_hw_device [get_hw_devices xczu9_0]
set_property PROBES.FILE {C:/128bit_with_driver/128bit_with_driver/128bit_with_driver.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu9_0]
set_property FULL_PROBES.FILE {C:/128bit_with_driver/128bit_with_driver/128bit_with_driver.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu9_0]
set_property PROGRAM.FILE {C:/128bit_with_driver/128bit_with_driver/128bit_with_driver.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xczu9_0]
program_hw_devices [get_hw_devices xczu9_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 7568.598 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xczu9_0] 0]
INFO: [Labtools 27-2302] Device xczu9 (JTAG device index = 0) is programmed with a design that has 2 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu9_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
Processing Interface driver_ctrl_M00_AXI_ila1_slot0
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu9_0] -filter {CELL_NAME=~"design_1_i/system_ila_1/inst/ila_lib"}]]
Processing Interface ps8_0_axi_periph_M00_AXI_ila2_slot0
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210308B757A8
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210308B757A8
INFO: [Labtools 27-1434] Device xczu9 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'design_1_i/system_ila_1/inst/ila_lib' at location 'uuid_1AC8C4C2D1AC5FAAB5D99A6CA09C91E7' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'design_1_i/system_ila_0/inst/ila_lib' at location 'uuid_CD4C83C823A6596D99AD09BE1335C6B0' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {C:/128bit_with_driver/128bit_with_driver/128bit_with_driver.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu9_0]
set_property FULL_PROBES.FILE {C:/128bit_with_driver/128bit_with_driver/128bit_with_driver.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu9_0]
set_property PROGRAM.FILE {C:/128bit_with_driver/128bit_with_driver/128bit_with_driver.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xczu9_0]
program_hw_devices [get_hw_devices xczu9_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 7568.598 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xczu9_0] 0]
INFO: [Labtools 27-2302] Device xczu9 (JTAG device index = 0) is programmed with a design that has 2 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu9_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
Processed interface driver_ctrl_M00_AXI_ila1_slot0
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu9_0] -filter {CELL_NAME=~"design_1_i/system_ila_1/inst/ila_lib"}]]
Processed interface ps8_0_axi_periph_M00_AXI_ila2_slot0
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu9_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Apr-03 05:11:30
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu9_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu9_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Apr-03 05:12:10
Processed interface driver_ctrl_M00_AXI_ila1_slot0
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/128bit_with_driver/128bit_with_driver/128bit_with_driver.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu9_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Apr-03 05:13:44
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu9_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu9_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Apr-03 05:13:59
Processed interface driver_ctrl_M00_AXI_ila1_slot0
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/128bit_with_driver/128bit_with_driver/128bit_with_driver.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
close_sim
INFO: [Simtcl 6-16] Simulation closed
save_wave_config {C:/128bit_with_driver/128bit_with_driver/128bit_with_driver.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
save_wave_config {C:/128bit_with_driver/128bit_with_driver/128bit_with_driver.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr  3 05:18:43 2024...
