#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun May  5 17:28:51 2024
# Process ID: 22160
# Current directory: E:/01_CodeLearning/01_FPGA_Verilog_Prj/02_LEDBlink_20240505/02_Project/LED_Blink
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21588 E:\01_CodeLearning\01_FPGA_Verilog_Prj\02_LEDBlink_20240505\02_Project\LED_Blink\LED_Blink.xpr
# Log file: E:/01_CodeLearning/01_FPGA_Verilog_Prj/02_LEDBlink_20240505/02_Project/LED_Blink/vivado.log
# Journal file: E:/01_CodeLearning/01_FPGA_Verilog_Prj/02_LEDBlink_20240505/02_Project/LED_Blink\vivado.jou
# Running On: HongTao, OS: Windows, CPU Frequency: 2208 MHz, CPU Physical cores: 6, Host memory: 25636 MB
#-----------------------------------------------------------
start_gui
open_project E:/01_CodeLearning/01_FPGA_Verilog_Prj/02_LEDBlink_20240505/02_Project/LED_Blink/LED_Blink.xpr
close [ open E:/01_CodeLearning/01_FPGA_Verilog_Prj/02_LedBlink_20240505/03_Source/CLK_DIV_module.v w ]
add_files E:/01_CodeLearning/01_FPGA_Verilog_Prj/02_LedBlink_20240505/03_Source/CLK_DIV_module.v
close [ open E:/01_CodeLearning/01_FPGA_Verilog_Prj/02_LedBlink_20240505/03_Source/LED_TOP.v w ]
add_files E:/01_CodeLearning/01_FPGA_Verilog_Prj/02_LedBlink_20240505/03_Source/LED_TOP.v
close [ open E:/01_CodeLearning/01_FPGA_Verilog_Prj/02_LedBlink_20240505/03_Source/LED_Driver.v w ]
add_files E:/01_CodeLearning/01_FPGA_Verilog_Prj/02_LedBlink_20240505/03_Source/LED_Driver.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name CLK_PLL
set_property -dict [list \
  CONFIG.CLKIN1_JITTER_PS {200.0} \
  CONFIG.CLKOUT1_DRIVES {BUFG} \
  CONFIG.CLKOUT1_JITTER {943.481} \
  CONFIG.CLKOUT1_PHASE_ERROR {919.522} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {5.00} \
  CONFIG.CLKOUT2_DRIVES {BUFG} \
  CONFIG.CLKOUT3_DRIVES {BUFG} \
  CONFIG.CLKOUT4_DRIVES {BUFG} \
  CONFIG.CLKOUT5_DRIVES {BUFG} \
  CONFIG.CLKOUT6_DRIVES {BUFG} \
  CONFIG.CLKOUT7_DRIVES {BUFG} \
  CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} \
  CONFIG.MMCM_BANDWIDTH {OPTIMIZED} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {64.000} \
  CONFIG.MMCM_CLKIN1_PERIOD {20.000} \
  CONFIG.MMCM_CLKIN2_PERIOD {10.000} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {128.000} \
  CONFIG.MMCM_COMPENSATION {ZHOLD} \
  CONFIG.MMCM_DIVCLK_DIVIDE {5} \
  CONFIG.PRIMITIVE {MMCM} \
  CONFIG.PRIM_IN_FREQ {50.000} \
  CONFIG.USE_RESET {false} \
] [get_ips CLK_PLL]
generate_target {instantiation_template} [get_files e:/01_CodeLearning/01_FPGA_Verilog_Prj/02_LEDBlink_20240505/02_Project/LED_Blink/LED_Blink.srcs/sources_1/ip/CLK_PLL/CLK_PLL.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  e:/01_CodeLearning/01_FPGA_Verilog_Prj/02_LEDBlink_20240505/02_Project/LED_Blink/LED_Blink.srcs/sources_1/ip/CLK_PLL/CLK_PLL.xci]
catch { config_ip_cache -export [get_ips -all CLK_PLL] }
export_ip_user_files -of_objects [get_files e:/01_CodeLearning/01_FPGA_Verilog_Prj/02_LEDBlink_20240505/02_Project/LED_Blink/LED_Blink.srcs/sources_1/ip/CLK_PLL/CLK_PLL.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files e:/01_CodeLearning/01_FPGA_Verilog_Prj/02_LEDBlink_20240505/02_Project/LED_Blink/LED_Blink.srcs/sources_1/ip/CLK_PLL/CLK_PLL.xci] -directory E:/01_CodeLearning/01_FPGA_Verilog_Prj/02_LEDBlink_20240505/02_Project/LED_Blink/LED_Blink.ip_user_files/sim_scripts -ip_user_files_dir E:/01_CodeLearning/01_FPGA_Verilog_Prj/02_LEDBlink_20240505/02_Project/LED_Blink/LED_Blink.ip_user_files -ipstatic_source_dir E:/01_CodeLearning/01_FPGA_Verilog_Prj/02_LEDBlink_20240505/02_Project/LED_Blink/LED_Blink.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/01_CodeLearning/01_FPGA_Verilog_Prj/02_LEDBlink_20240505/02_Project/LED_Blink/LED_Blink.cache/compile_simlib/modelsim} {questa=E:/01_CodeLearning/01_FPGA_Verilog_Prj/02_LEDBlink_20240505/02_Project/LED_Blink/LED_Blink.cache/compile_simlib/questa} {riviera=E:/01_CodeLearning/01_FPGA_Verilog_Prj/02_LEDBlink_20240505/02_Project/LED_Blink/LED_Blink.cache/compile_simlib/riviera} {activehdl=E:/01_CodeLearning/01_FPGA_Verilog_Prj/02_LEDBlink_20240505/02_Project/LED_Blink/LED_Blink.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
