

================================================================
== Vitis HLS Report for 'cordic_cr_unsigned_short_2_s'
================================================================
* Date:           Sun Nov 13 22:40:38 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CORDIC_original
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.35 ns|  2.882 ns|     1.44 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.350 ns|  5.350 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    161|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     50|    -|
|Register         |        -|    -|      80|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      80|    211|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln859_10_fu_129_p2     |         +|   0|  0|  23|          16|          16|
    |add_ln859_9_fu_97_p2       |         +|   0|  0|  23|          16|          16|
    |add_ln859_fu_85_p2         |         +|   0|  0|  23|          16|          16|
    |sub_ln859_5_fu_102_p2      |         -|   0|  0|  23|          16|          16|
    |sub_ln859_fu_80_p2         |         -|   0|  0|  23|          16|          16|
    |ap_block_state1            |        or|   0|  0|   2|           1|           1|
    |select_ln859_10_fu_121_p3  |    select|   0|  0|  12|           1|          12|
    |select_ln859_9_fu_107_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln859_fu_90_p3      |    select|   0|  0|  16|           1|          16|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 161|          84|         125|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |  14|          3|    1|          3|
    |ap_done      |   9|          2|    1|          2|
    |ap_return_0  |   9|          2|   16|         32|
    |ap_return_1  |   9|          2|   16|         32|
    |ap_return_2  |   9|          2|   16|         32|
    +-------------+----+-----------+-----+-----------+
    |Total        |  50|         11|   50|        101|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |   2|   0|    2|          0|
    |ap_done_reg        |   1|   0|    1|          0|
    |ap_return_0_preg   |  16|   0|   16|          0|
    |ap_return_1_preg   |  16|   0|   16|          0|
    |ap_return_2_preg   |  16|   0|   16|          0|
    |p_Repl2_s_reg_170  |   1|   0|    1|          0|
    |r_V_reg_183        |  14|   0|   14|          0|
    |tmp_reg_178        |  14|   0|   14|          0|
    +-------------------+----+----+-----+-----------+
    |Total              |  80|   0|   80|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+-------------+-----+-----+------------+------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  cordic_cr<(unsigned short)2>|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  cordic_cr<(unsigned short)2>|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  cordic_cr<(unsigned short)2>|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  cordic_cr<(unsigned short)2>|  return value|
|ap_continue  |   in|    1|  ap_ctrl_hs|  cordic_cr<(unsigned short)2>|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  cordic_cr<(unsigned short)2>|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  cordic_cr<(unsigned short)2>|  return value|
|ap_return_0  |  out|   16|  ap_ctrl_hs|  cordic_cr<(unsigned short)2>|  return value|
|ap_return_1  |  out|   16|  ap_ctrl_hs|  cordic_cr<(unsigned short)2>|  return value|
|ap_return_2  |  out|   16|  ap_ctrl_hs|  cordic_cr<(unsigned short)2>|  return value|
|p_read       |   in|   16|     ap_none|                        p_read|        scalar|
|p_read1      |   in|   16|     ap_none|                       p_read1|        scalar|
|p_read2      |   in|   16|     ap_none|                       p_read2|        scalar|
+-------------+-----+-----+------------+------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.95>
ST_1 : Operation 3 [1/1] (1.95ns)   --->   "%p_read25 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2"   --->   Operation 3 'read' 'p_read25' <Predicate = true> <Delay = 1.95> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 4 [1/1] (1.95ns)   --->   "%p_read14 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1"   --->   Operation 4 'read' 'p_read14' <Predicate = true> <Delay = 1.95> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 5 [1/1] (1.95ns)   --->   "%p_read_8 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read"   --->   Operation 5 'read' 'p_read_8' <Predicate = true> <Delay = 1.95> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_Repl2_s = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read14, i32 15"   --->   Operation 6 'bitselect' 'p_Repl2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %p_read14, i32 2, i32 15"   --->   Operation 7 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%r_V = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %p_read_8, i32 2, i32 15"   --->   Operation 8 'partselect' 'r_V' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.88>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%y_sft_V = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i1.i14, i1 %p_Repl2_s, i1 %p_Repl2_s, i14 %tmp"   --->   Operation 9 'bitconcatenate' 'y_sft_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln1534 = sext i14 %r_V"   --->   Operation 10 'sext' 'sext_ln1534' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (2.07ns)   --->   "%sub_ln859 = sub i16 %p_read_8, i16 %y_sft_V"   --->   Operation 11 'sub' 'sub_ln859' <Predicate = (p_Repl2_s)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (2.07ns)   --->   "%add_ln859 = add i16 %y_sft_V, i16 %p_read_8"   --->   Operation 12 'add' 'add_ln859' <Predicate = (!p_Repl2_s)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.80ns)   --->   "%select_ln859 = select i1 %p_Repl2_s, i16 %sub_ln859, i16 %add_ln859"   --->   Operation 13 'select' 'select_ln859' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (2.07ns)   --->   "%add_ln859_9 = add i16 %sext_ln1534, i16 %p_read14"   --->   Operation 14 'add' 'add_ln859_9' <Predicate = (p_Repl2_s)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (2.07ns)   --->   "%sub_ln859_5 = sub i16 %p_read14, i16 %sext_ln1534"   --->   Operation 15 'sub' 'sub_ln859_5' <Predicate = (!p_Repl2_s)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.80ns)   --->   "%select_ln859_9 = select i1 %p_Repl2_s, i16 %add_ln859_9, i16 %sub_ln859_5"   --->   Operation 16 'select' 'select_ln859_9' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node add_ln859_10)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read14, i32 15"   --->   Operation 17 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node add_ln859_10)   --->   "%select_ln859_10 = select i1 %tmp_19, i16 63529, i16 2007"   --->   Operation 18 'select' 'select_ln859_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln859_10 = add i16 %select_ln859_10, i16 %p_read25"   --->   Operation 19 'add' 'add_ln859_10' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%mrv = insertvalue i48 <undef>, i16 %select_ln859" [cordiccart2pol.cpp:146]   --->   Operation 20 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i48 %mrv, i16 %select_ln859_9" [cordiccart2pol.cpp:146]   --->   Operation 21 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i48 %mrv_1, i16 %add_ln859_10" [cordiccart2pol.cpp:146]   --->   Operation 22 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%ret_ln146 = ret i48 %mrv_2" [cordiccart2pol.cpp:146]   --->   Operation 23 'ret' 'ret_ln146' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read25        (read          ) [ 001]
p_read14        (read          ) [ 001]
p_read_8        (read          ) [ 001]
p_Repl2_s       (bitselect     ) [ 001]
tmp             (partselect    ) [ 001]
r_V             (partselect    ) [ 001]
y_sft_V         (bitconcatenate) [ 000]
sext_ln1534     (sext          ) [ 000]
sub_ln859       (sub           ) [ 000]
add_ln859       (add           ) [ 000]
select_ln859    (select        ) [ 000]
add_ln859_9     (add           ) [ 000]
sub_ln859_5     (sub           ) [ 000]
select_ln859_9  (select        ) [ 000]
tmp_19          (bitselect     ) [ 000]
select_ln859_10 (select        ) [ 000]
add_ln859_10    (add           ) [ 000]
mrv             (insertvalue   ) [ 000]
mrv_1           (insertvalue   ) [ 000]
mrv_2           (insertvalue   ) [ 000]
ret_ln146       (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i1.i1.i14"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1004" name="p_read25_read_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="16" slack="0"/>
<pin id="26" dir="0" index="1" bw="16" slack="0"/>
<pin id="27" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read25/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="p_read14_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="16" slack="0"/>
<pin id="32" dir="0" index="1" bw="16" slack="0"/>
<pin id="33" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read14/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="p_read_8_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="16" slack="0"/>
<pin id="38" dir="0" index="1" bw="16" slack="0"/>
<pin id="39" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_8/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="p_Repl2_s_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="0" index="1" bw="16" slack="0"/>
<pin id="45" dir="0" index="2" bw="5" slack="0"/>
<pin id="46" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Repl2_s/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="tmp_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="14" slack="0"/>
<pin id="52" dir="0" index="1" bw="16" slack="0"/>
<pin id="53" dir="0" index="2" bw="3" slack="0"/>
<pin id="54" dir="0" index="3" bw="5" slack="0"/>
<pin id="55" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="r_V_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="14" slack="0"/>
<pin id="62" dir="0" index="1" bw="16" slack="0"/>
<pin id="63" dir="0" index="2" bw="3" slack="0"/>
<pin id="64" dir="0" index="3" bw="5" slack="0"/>
<pin id="65" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="y_sft_V_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="16" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="1"/>
<pin id="73" dir="0" index="2" bw="1" slack="1"/>
<pin id="74" dir="0" index="3" bw="14" slack="1"/>
<pin id="75" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="y_sft_V/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="sext_ln1534_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="14" slack="1"/>
<pin id="79" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1534/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="sub_ln859_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="16" slack="1"/>
<pin id="82" dir="0" index="1" bw="16" slack="0"/>
<pin id="83" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln859/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="add_ln859_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="16" slack="0"/>
<pin id="87" dir="0" index="1" bw="16" slack="1"/>
<pin id="88" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln859/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="select_ln859_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="1"/>
<pin id="92" dir="0" index="1" bw="16" slack="0"/>
<pin id="93" dir="0" index="2" bw="16" slack="0"/>
<pin id="94" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln859/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="add_ln859_9_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="14" slack="0"/>
<pin id="99" dir="0" index="1" bw="16" slack="1"/>
<pin id="100" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln859_9/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="sub_ln859_5_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="1"/>
<pin id="104" dir="0" index="1" bw="14" slack="0"/>
<pin id="105" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln859_5/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="select_ln859_9_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="1"/>
<pin id="109" dir="0" index="1" bw="16" slack="0"/>
<pin id="110" dir="0" index="2" bw="16" slack="0"/>
<pin id="111" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln859_9/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_19_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="16" slack="1"/>
<pin id="117" dir="0" index="2" bw="5" slack="0"/>
<pin id="118" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_19/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="select_ln859_10_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="0"/>
<pin id="123" dir="0" index="1" bw="16" slack="0"/>
<pin id="124" dir="0" index="2" bw="16" slack="0"/>
<pin id="125" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln859_10/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="add_ln859_10_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="12" slack="0"/>
<pin id="131" dir="0" index="1" bw="16" slack="1"/>
<pin id="132" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln859_10/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="mrv_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="48" slack="0"/>
<pin id="136" dir="0" index="1" bw="16" slack="0"/>
<pin id="137" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="mrv_1_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="48" slack="0"/>
<pin id="142" dir="0" index="1" bw="16" slack="0"/>
<pin id="143" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="mrv_2_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="48" slack="0"/>
<pin id="148" dir="0" index="1" bw="16" slack="0"/>
<pin id="149" dir="1" index="2" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/2 "/>
</bind>
</comp>

<comp id="152" class="1005" name="p_read25_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="1"/>
<pin id="154" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read25 "/>
</bind>
</comp>

<comp id="157" class="1005" name="p_read14_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="16" slack="1"/>
<pin id="159" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read14 "/>
</bind>
</comp>

<comp id="164" class="1005" name="p_read_8_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="1"/>
<pin id="166" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read_8 "/>
</bind>
</comp>

<comp id="170" class="1005" name="p_Repl2_s_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="1"/>
<pin id="172" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Repl2_s "/>
</bind>
</comp>

<comp id="178" class="1005" name="tmp_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="14" slack="1"/>
<pin id="180" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="183" class="1005" name="r_V_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="14" slack="1"/>
<pin id="185" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="28"><net_src comp="6" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="29"><net_src comp="4" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="34"><net_src comp="6" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="2" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="40"><net_src comp="6" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="0" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="47"><net_src comp="8" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="30" pin="2"/><net_sink comp="42" pin=1"/></net>

<net id="49"><net_src comp="10" pin="0"/><net_sink comp="42" pin=2"/></net>

<net id="56"><net_src comp="12" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="30" pin="2"/><net_sink comp="50" pin=1"/></net>

<net id="58"><net_src comp="14" pin="0"/><net_sink comp="50" pin=2"/></net>

<net id="59"><net_src comp="10" pin="0"/><net_sink comp="50" pin=3"/></net>

<net id="66"><net_src comp="12" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="36" pin="2"/><net_sink comp="60" pin=1"/></net>

<net id="68"><net_src comp="14" pin="0"/><net_sink comp="60" pin=2"/></net>

<net id="69"><net_src comp="10" pin="0"/><net_sink comp="60" pin=3"/></net>

<net id="76"><net_src comp="16" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="84"><net_src comp="70" pin="4"/><net_sink comp="80" pin=1"/></net>

<net id="89"><net_src comp="70" pin="4"/><net_sink comp="85" pin=0"/></net>

<net id="95"><net_src comp="80" pin="2"/><net_sink comp="90" pin=1"/></net>

<net id="96"><net_src comp="85" pin="2"/><net_sink comp="90" pin=2"/></net>

<net id="101"><net_src comp="77" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="106"><net_src comp="77" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="97" pin="2"/><net_sink comp="107" pin=1"/></net>

<net id="113"><net_src comp="102" pin="2"/><net_sink comp="107" pin=2"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="10" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="126"><net_src comp="114" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="18" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="128"><net_src comp="20" pin="0"/><net_sink comp="121" pin=2"/></net>

<net id="133"><net_src comp="121" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="138"><net_src comp="22" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="90" pin="3"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="134" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="107" pin="3"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="140" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="129" pin="2"/><net_sink comp="146" pin=1"/></net>

<net id="155"><net_src comp="24" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="160"><net_src comp="30" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="162"><net_src comp="157" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="163"><net_src comp="157" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="167"><net_src comp="36" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="169"><net_src comp="164" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="173"><net_src comp="42" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="70" pin=1"/></net>

<net id="175"><net_src comp="170" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="176"><net_src comp="170" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="177"><net_src comp="170" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="181"><net_src comp="50" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="70" pin=3"/></net>

<net id="186"><net_src comp="60" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="77" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: cordic_cr<(unsigned short)2> : p_read | {1 }
	Port: cordic_cr<(unsigned short)2> : p_read1 | {1 }
	Port: cordic_cr<(unsigned short)2> : p_read2 | {1 }
  - Chain level:
	State 1
	State 2
		sub_ln859 : 1
		add_ln859 : 1
		select_ln859 : 2
		add_ln859_9 : 1
		sub_ln859_5 : 1
		select_ln859_9 : 2
		select_ln859_10 : 1
		add_ln859_10 : 2
		mrv : 3
		mrv_1 : 4
		mrv_2 : 5
		ret_ln146 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |     add_ln859_fu_85    |    0    |    23   |
|    add   |    add_ln859_9_fu_97   |    0    |    23   |
|          |   add_ln859_10_fu_129  |    0    |    23   |
|----------|------------------------|---------|---------|
|          |   select_ln859_fu_90   |    0    |    16   |
|  select  |  select_ln859_9_fu_107 |    0    |    16   |
|          | select_ln859_10_fu_121 |    0    |    16   |
|----------|------------------------|---------|---------|
|    sub   |     sub_ln859_fu_80    |    0    |    23   |
|          |   sub_ln859_5_fu_102   |    0    |    23   |
|----------|------------------------|---------|---------|
|          |   p_read25_read_fu_24  |    0    |    0    |
|   read   |   p_read14_read_fu_30  |    0    |    0    |
|          |   p_read_8_read_fu_36  |    0    |    0    |
|----------|------------------------|---------|---------|
| bitselect|     p_Repl2_s_fu_42    |    0    |    0    |
|          |      tmp_19_fu_114     |    0    |    0    |
|----------|------------------------|---------|---------|
|partselect|        tmp_fu_50       |    0    |    0    |
|          |        r_V_fu_60       |    0    |    0    |
|----------|------------------------|---------|---------|
|bitconcatenate|      y_sft_V_fu_70     |    0    |    0    |
|----------|------------------------|---------|---------|
|   sext   |    sext_ln1534_fu_77   |    0    |    0    |
|----------|------------------------|---------|---------|
|          |       mrv_fu_134       |    0    |    0    |
|insertvalue|      mrv_1_fu_140      |    0    |    0    |
|          |      mrv_2_fu_146      |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   163   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|p_Repl2_s_reg_170|    1   |
| p_read14_reg_157|   16   |
| p_read25_reg_152|   16   |
| p_read_8_reg_164|   16   |
|   r_V_reg_183   |   14   |
|   tmp_reg_178   |   14   |
+-----------------+--------+
|      Total      |   77   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   163  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   77   |    -   |
+-----------+--------+--------+
|   Total   |   77   |   163  |
+-----------+--------+--------+
