Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Nov 25 20:43:51 2024
| Host         : ban running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/calculate_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  823         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (768)
6. checking no_output_delay (55)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (768)
--------------------------------
 There are 768 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (55)
--------------------------------
 There are 55 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.068        0.000                      0                 1505        0.098        0.000                      0                 1505        0.396        0.000                       0                  1593  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.068        0.000                      0                 1505        0.098        0.000                      0                 1505        0.396        0.000                       0                  1593  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.396ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add07_reg_1266_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_reg_1302_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.459ns  (logic 1.669ns (67.882%)  route 0.790ns (32.118%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.248 - 2.500 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1592, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X37Y44         FDRE                                         r  bd_0_i/hls_inst/inst/add07_reg_1266_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.379     1.166 r  bd_0_i/hls_inst/inst/add07_reg_1266_reg[0]/Q
                         net (fo=2, routed)           0.790     1.956    bd_0_i/hls_inst/inst/add07_reg_1266[0]
    SLICE_X34Y38         LUT2 (Prop_lut2_I1_O)        0.105     2.061 r  bd_0_i/hls_inst/inst/add0F_reg_1290[0]_i_5/O
                         net (fo=1, routed)           0.000     2.061    bd_0_i/hls_inst/inst/add0F_reg_1290[0]_i_5_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     2.484 r  bd_0_i/hls_inst/inst/add0F_reg_1290_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.484    bd_0_i/hls_inst/inst/add0F_reg_1290_reg[0]_i_1_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.584 r  bd_0_i/hls_inst/inst/tmp_reg_1302_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     2.584    bd_0_i/hls_inst/inst/tmp_reg_1302_reg[0]_i_22_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.684 r  bd_0_i/hls_inst/inst/tmp_reg_1302_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.684    bd_0_i/hls_inst/inst/tmp_reg_1302_reg[0]_i_17_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.784 r  bd_0_i/hls_inst/inst/tmp_reg_1302_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.784    bd_0_i/hls_inst/inst/tmp_reg_1302_reg[0]_i_12_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.884 r  bd_0_i/hls_inst/inst/tmp_reg_1302_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     2.884    bd_0_i/hls_inst/inst/tmp_reg_1302_reg[0]_i_7_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.984 r  bd_0_i/hls_inst/inst/tmp_reg_1302_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.984    bd_0_i/hls_inst/inst/tmp_reg_1302_reg[0]_i_2_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     3.246 r  bd_0_i/hls_inst/inst/tmp_reg_1302_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.246    bd_0_i/hls_inst/inst/add_ln53_fu_820_p2[27]
    SLICE_X34Y44         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_reg_1302_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=1592, unset)         0.748     3.248    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X34Y44         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_reg_1302_reg[0]/C
                         clock pessimism              0.000     3.248    
                         clock uncertainty           -0.035     3.212    
    SLICE_X34Y44         FDRE (Setup_fdre_C_D)        0.101     3.313    bd_0_i/hls_inst/inst/tmp_reg_1302_reg[0]
  -------------------------------------------------------------------
                         required time                          3.313    
                         arrival time                          -3.246    
  -------------------------------------------------------------------
                         slack                                  0.068    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            bd_0_i/hls_inst/inst/medium_1_reg_1342_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1592, unset)         0.390     0.390    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X9Y36          FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317_reg[13]/Q
                         net (fo=1, routed)           0.053     0.585    bd_0_i/hls_inst/inst/sub_ln61_1_reg_1317[13]
    SLICE_X8Y36          LUT3 (Prop_lut3_I0_O)        0.045     0.630 r  bd_0_i/hls_inst/inst/medium_1_reg_1342[4]_i_1/O
                         net (fo=1, routed)           0.000     0.630    bd_0_i/hls_inst/inst/medium_1_reg_1342[4]_i_1_n_0
    SLICE_X8Y36          FDRE                                         r  bd_0_i/hls_inst/inst/medium_1_reg_1342_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1592, unset)         0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X8Y36          FDRE                                         r  bd_0_i/hls_inst/inst/medium_1_reg_1342_reg[4]/C
                         clock pessimism              0.000     0.411    
    SLICE_X8Y36          FDRE (Hold_fdre_C_D)         0.121     0.532    bd_0_i/hls_inst/inst/medium_1_reg_1342_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           0.630    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            1.816         2.500       0.684      DSP48_X2Y14   bd_0_i/hls_inst/inst/mac_muladd_9ns_9ns_19ns_20_4_1_U12/calculate_mac_muladd_9ns_9ns_19ns_20_4_1_DSP48_0_U/p_reg_reg/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         1.250       0.396      SLICE_X20Y40  bd_0_i/hls_inst/inst/h2_hm_1_reg_1475_pp0_iter14_reg_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         1.250       0.396      SLICE_X20Y40  bd_0_i/hls_inst/inst/h2_hm_1_reg_1475_pp0_iter14_reg_reg[0]_srl3/CLK



