AArch64 MP.FR+dmb.sy+ctrlisb
"DMB.SYdWW Iffe DpCtrlIsbdR Fre"
Cycle=Fre DMB.SYdWW Iffe DpCtrlIsbdR
Relax=Iffe
Safe=Fre DMB.SYdWW DpCtrlIsbdR
Generator=diy7 (version 7.52+10(dev))
Com=Iff Fr
Orig=DMB.SYdWW Iffe DpCtrlIsbdR Fre
{
0:X0=0x1; 0:X1=x; 0:X2=0x14000001; 0:X3=P1:Lself03;
1:X2=x;
}
 P0          | P1           ;
 STR W0,[X1] | Lself03:     ;
 DMB SY      | B L00        ;
 STR W2,[X3] | MOV W0,#2    ;
             | B L01        ;
             | L00:         ;
             | MOV W0,#1    ;
             | L01:         ;
             | CBNZ W0,LC02 ;
             | LC02:        ;
             | ISB          ;
             | LDR W1,[X2]  ;
exists
(1:X0=0x2 /\ 1:X1=0x0)
