;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @-127, 100
	ADD -100, -0
	SUB 12, @10
	ADD @126, 106
	ADD @126, 106
	SPL -1, @-90
	SUB -100, -0
	ADD @126, 106
	ADD @126, 106
	SUB -12, @10
	SUB 100, -100
	ADD <-34, 738
	CMP -207, <-120
	MOV -7, <-20
	SUB #12, @900
	SUB -100, -0
	SUB #0, -33
	MOV -6, <-22
	SUB 100, -100
	SPL 12, <10
	SUB -12, @10
	SUB -12, @10
	SUB @-127, 100
	SUB 100, -100
	SUB @127, 106
	SUB @127, 106
	SUB 100, -100
	SUB 0, @0
	SUB -100, -0
	SUB -207, <-160
	ADD @126, 106
	DJN -1, @-20
	SUB -12, @10
	ADD 30, 9
	SUB #12, @900
	ADD 30, 9
	SUB @127, 106
	MOV -7, <-20
	ADD 270, 60
	MOV 0, 402
	MOV 0, 402
	MOV 0, 402
	MOV -7, <-20
	SLT <340, 380
	SUB @-127, 100
