Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Fri Jun 16 17:54:26 2017


Command Line:  C:\ispLEVER_Classic2_0\lse/bin/nt/synthesis -f dp.synproj 

Synthesis options:
The -a option is ispMACH400ZE.
The -t option is not used.
The -d option is LC4256ZE.
Using default performance grade 6.
                                                          

##########################################################

### Lattice Family : ispMACH400ZE

### Device  : LC4256ZE

### Package : 

##########################################################

                                                          

Optimization goal = Area
Top-level module name = dp.
WARNING - synthesis: Ignoring Frequency option in Area Mode. Setting to default frequency of 1.0 MHz.
WARNING - synthesis: Ignoring SDC constraints in Area Mode!
Target frequency = 1.000000 MHz.
Timing path count = 3
fsm_encoding_style = auto
resolve_mixed_drivers = 0
Use IO Insertion = TRUE
Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = dp.edi.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
The -comp option is FALSE.
The -syn option is FALSE.
VHDL library = work
VHDL design file = dp.vhd
-sdc option: SDC file input not used.
-lpf option: Output file option is not used.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/ispLEVER_Classic2_0/lse/userware/NT/SYNTHESIS_HEADERS/mach.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "C:/Users/Richie/Desktop/4 semestre/DSD/ha". VHDL-1504
Analyzing VHDL file dp.vhd. VHDL-1481
INFO - synthesis: dp.vhd(6): analyzing entity dp. VHDL-1012
INFO - synthesis: dp.vhd(31): analyzing architecture a_dp. VHDL-1010
unit dp is not yet analyzed. VHDL-1485
dp.vhd(6): executing dp(a_dp)

WARNING - synthesis: dp.vhd(107): clk should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: dp.vhd(107): clk should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: dp.vhd(115): incomplete sensitivity list specified, assuming completeness. VHDL-1613
WARNING - synthesis: dp.vhd(29): replacing existing netlist dp(a_dp). VHDL-1205
Top module name (VHDL): dp
Loading NGL library 'C:/ispLEVER_Classic2_0/lse/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/ispLEVER_Classic2_0/lse/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c640.nph' in environment: C:/ispLEVER_Classic2_0/lse.
Package Status:                     Final          Version 1.36.
Top-level module name = dp.
######## Converting I/O port ctrl[1] to output.
######## Converting I/O port ctrl[0] to output.
######## Converting I/O port trans1 to input.
######## Converting I/O port trans2 to input.
######## Converting I/O port salida[7] to output.
######## Converting I/O port salida[6] to output.
######## Converting I/O port salida[5] to output.
######## Converting I/O port salida[4] to output.
######## Converting I/O port salida[3] to output.
######## Converting I/O port salida[2] to output.
######## Converting I/O port salida[1] to output.
######## Converting I/O port salida[0] to output.
WARNING - synthesis: unidades[3] is not assigned a value (floating) -- simulation mismatch possible.
WARNING - synthesis: unidades[2] is not assigned a value (floating) -- simulation mismatch possible.
WARNING - synthesis: unidades[1] is not assigned a value (floating) -- simulation mismatch possible.
WARNING - synthesis: unidades[0] is not assigned a value (floating) -- simulation mismatch possible.
WARNING - synthesis: decenas[3] is not assigned a value (floating) -- simulation mismatch possible.
WARNING - synthesis: decenas[2] is not assigned a value (floating) -- simulation mismatch possible.
WARNING - synthesis: decenas[1] is not assigned a value (floating) -- simulation mismatch possible.
WARNING - synthesis: decenas[0] is not assigned a value (floating) -- simulation mismatch possible.
WARNING - synthesis: displayu[6] is not assigned a value (floating) -- simulation mismatch possible.
WARNING - synthesis: displayu[5] is not assigned a value (floating) -- simulation mismatch possible.
WARNING - synthesis: displayu[4] is not assigned a value (floating) -- simulation mismatch possible.
WARNING - synthesis: displayu[3] is not assigned a value (floating) -- simulation mismatch possible.
WARNING - synthesis: displayu[2] is not assigned a value (floating) -- simulation mismatch possible.
WARNING - synthesis: displayu[1] is not assigned a value (floating) -- simulation mismatch possible.
WARNING - synthesis: displayu[0] is not assigned a value (floating) -- simulation mismatch possible.
WARNING - synthesis: displayd[6] is not assigned a value (floating) -- simulation mismatch possible.
WARNING - synthesis: displayd[5] is not assigned a value (floating) -- simulation mismatch possible.
WARNING - synthesis: displayd[4] is not assigned a value (floating) -- simulation mismatch possible.
WARNING - synthesis: displayd[3] is not assigned a value (floating) -- simulation mismatch possible.
WARNING - synthesis: displayd[2] is not assigned a value (floating) -- simulation mismatch possible.
WARNING - synthesis: displayd[1] is not assigned a value (floating) -- simulation mismatch possible.
WARNING - synthesis: displayd[0] is not assigned a value (floating) -- simulation mismatch possible.
######## Missing driver on net n117. Patching with GND.
######## Missing driver on net n116. Patching with GND.
######## Missing driver on net n115. Patching with GND.
######## Missing driver on net n118. Patching with GND.
######## Missing driver on net n119. Patching with GND.
######## Missing driver on net n120. Patching with GND.
######## Missing driver on net n121. Patching with GND.
######## Missing driver on net n122. Patching with GND.
######## Missing driver on net n114. Patching with GND.
######## Missing driver on net n123. Patching with GND.
######## Missing driver on net n124. Patching with GND.
######## Missing driver on net n125. Patching with GND.
######## Missing driver on net n126. Patching with GND.
######## Missing driver on net n127. Patching with GND.
######## Missing driver on net n128. Patching with GND.
######## Missing driver on net n129. Patching with GND.
######## Missing driver on net n130. Patching with GND.
######## Missing driver on net n131. Patching with GND.
######## Missing driver on net n132. Patching with GND.
######## Missing driver on net n133. Patching with GND.
######## Missing driver on net n134. Patching with GND.
######## Missing driver on net n135. Patching with GND.
INFO - synthesis: Extracted state machine for register 'edo_presente' with sequential encoding
State machine has 5 reachable states with original encodings of:

 000 

 001 

 010 

 011 

 100 




Applying 1.000000 MHz constraint to all clocks

WARNING - synthesis: No .lpf file will be written because the -lpf option is not used or is set to zero.
Results of NGD DRC are available in dp_drc.log.

################### Begin Area Report (dp)######################
Number of register bits => 11 of 880 (1 % )
AND2 => 47
AND3 => 1
AND4 => 1
BUFTH => 22
DFF => 3
DFFC => 8
GND => 1
IBUF => 5
INV => 24
OBUF => 10
OR2 => 30
OR3 => 1
VCC => 1
XOR2 => 15
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk_c, loads : 11
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : n102, loads : 44
  Net : salida_7_N_34_7, loads : 8
  Net : n411, loads : 8
  Net : n432, loads : 8
  Net : n3_adj_3, loads : 8
  Net : edo_presente_0, loads : 7
  Net : n3, loads : 7
  Net : n169, loads : 6
  Net : salida_c_6, loads : 5
  Net : salida_c_5, loads : 5
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets clk_c]                   |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 37.918  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.922  secs
--------------------------------------------------------------
