# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../cyclone_v_sha256/src/sha256_pkg.vhd" \
"../../../../../cyclone_v_sha256/src/sha256_core.vhd" \
"../../../../../cyclone_v_sha256/src/multi_round_hasher.vhd" \
"../../../../../cyclone_v_sha256/src/core_controller.vhd" \
"../../../../../cyclone_v_sha256/src/data_link.vhd" \
"../../../../../cyclone_v_sha256/src/plusbus_pkg.vhd" \
"../../../../../cyclone_v_sha256/src/passwd_expander.vhd" \
"../../../../../cyclone_v_sha256/src/tb/slave_tb.vhd" \

# Do not sort compile order
nosort
