// Copyright (C) 2024  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

// DATE "10/18/2024 15:21:43"

// 
// Device: Altera EP4CE6E22C8 Package TQFP144
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	clk,
	rst_n,
	key_in,
	we,
	oe,
	ce,
	addr,
	data,
	seg_number,
	seg_choice);
input 	clk;
input 	rst_n;
input 	[3:0] key_in;
output 	we;
output 	oe;
output 	ce;
output 	[16:0] addr;
inout 	[7:0] data;
output 	[7:0] seg_number;
output 	[7:0] seg_choice;

// Design Ports Information
// key_in[1]	=>  Location: PIN_89,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key_in[2]	=>  Location: PIN_90,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key_in[3]	=>  Location: PIN_91,	 I/O Standard: 2.5 V,	 Current Strength: Default
// we	=>  Location: PIN_142,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oe	=>  Location: PIN_143,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ce	=>  Location: PIN_144,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[0]	=>  Location: PIN_104,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[1]	=>  Location: PIN_105,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[2]	=>  Location: PIN_106,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[3]	=>  Location: PIN_110,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[4]	=>  Location: PIN_111,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[5]	=>  Location: PIN_112,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[6]	=>  Location: PIN_113,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[7]	=>  Location: PIN_114,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[8]	=>  Location: PIN_115,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[9]	=>  Location: PIN_119,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[10]	=>  Location: PIN_120,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[11]	=>  Location: PIN_121,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[12]	=>  Location: PIN_124,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[13]	=>  Location: PIN_125,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[14]	=>  Location: PIN_126,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[15]	=>  Location: PIN_127,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[16]	=>  Location: PIN_128,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_number[0]	=>  Location: PIN_52,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_number[1]	=>  Location: PIN_53,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_number[2]	=>  Location: PIN_54,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_number[3]	=>  Location: PIN_55,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_number[4]	=>  Location: PIN_58,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_number[5]	=>  Location: PIN_59,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_number[6]	=>  Location: PIN_60,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_number[7]	=>  Location: PIN_64,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_choice[0]	=>  Location: PIN_65,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_choice[1]	=>  Location: PIN_66,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_choice[2]	=>  Location: PIN_67,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_choice[3]	=>  Location: PIN_68,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_choice[4]	=>  Location: PIN_69,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_choice[5]	=>  Location: PIN_70,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_choice[6]	=>  Location: PIN_71,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_choice[7]	=>  Location: PIN_72,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[0]	=>  Location: PIN_129,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[1]	=>  Location: PIN_132,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[2]	=>  Location: PIN_133,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[3]	=>  Location: PIN_135,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[4]	=>  Location: PIN_136,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[5]	=>  Location: PIN_137,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[6]	=>  Location: PIN_138,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[7]	=>  Location: PIN_141,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst_n	=>  Location: PIN_24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key_in[0]	=>  Location: PIN_88,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \key_in[1]~input_o ;
wire \key_in[2]~input_o ;
wire \key_in[3]~input_o ;
wire \data[0]~output_o ;
wire \data[1]~output_o ;
wire \data[2]~output_o ;
wire \data[3]~output_o ;
wire \data[4]~output_o ;
wire \data[5]~output_o ;
wire \data[6]~output_o ;
wire \data[7]~output_o ;
wire \we~output_o ;
wire \oe~output_o ;
wire \ce~output_o ;
wire \addr[0]~output_o ;
wire \addr[1]~output_o ;
wire \addr[2]~output_o ;
wire \addr[3]~output_o ;
wire \addr[4]~output_o ;
wire \addr[5]~output_o ;
wire \addr[6]~output_o ;
wire \addr[7]~output_o ;
wire \addr[8]~output_o ;
wire \addr[9]~output_o ;
wire \addr[10]~output_o ;
wire \addr[11]~output_o ;
wire \addr[12]~output_o ;
wire \addr[13]~output_o ;
wire \addr[14]~output_o ;
wire \addr[15]~output_o ;
wire \addr[16]~output_o ;
wire \seg_number[0]~output_o ;
wire \seg_number[1]~output_o ;
wire \seg_number[2]~output_o ;
wire \seg_number[3]~output_o ;
wire \seg_number[4]~output_o ;
wire \seg_number[5]~output_o ;
wire \seg_number[6]~output_o ;
wire \seg_number[7]~output_o ;
wire \seg_choice[0]~output_o ;
wire \seg_choice[1]~output_o ;
wire \seg_choice[2]~output_o ;
wire \seg_choice[3]~output_o ;
wire \seg_choice[4]~output_o ;
wire \seg_choice[5]~output_o ;
wire \seg_choice[6]~output_o ;
wire \seg_choice[7]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \wr_req~feeder_combout ;
wire \rst_n~input_o ;
wire \rst_n~inputclkctrl_outclk ;
wire \wr_req~q ;
wire \u_sram_controller|Selector0~0_combout ;
wire \key_in[0]~input_o ;
wire \u_sram_controller|Selector2~0_combout ;
wire \u_sram_controller|cstate.REA0~q ;
wire \u_sram_controller|cnt~1_combout ;
wire \u_sram_controller|nstate.REA1~0_combout ;
wire \u_sram_controller|cstate.REA1~q ;
wire \u_sram_controller|nstate.WRT1~0_combout ;
wire \u_sram_controller|cstate.WRT1~q ;
wire \u_sram_controller|Selector0~1_combout ;
wire \u_sram_controller|cstate.IDLE~q ;
wire \u_sram_controller|cnt~3_combout ;
wire \u_sram_controller|cnt~2_combout ;
wire \u_sram_controller|Equal0~0_combout ;
wire \u_sram_controller|Selector1~0_combout ;
wire \u_sram_controller|cstate.WRT0~q ;
wire \u_sram_controller|Selector3~0_combout ;
wire \u_sram_controller|sdlink~q ;
wire \inst_seg|Add0~0_combout ;
wire \inst_seg|Add0~11 ;
wire \inst_seg|Add0~12_combout ;
wire \inst_seg|cnt_data~4_combout ;
wire \inst_seg|Add0~13 ;
wire \inst_seg|Add0~14_combout ;
wire \inst_seg|Add0~15 ;
wire \inst_seg|Add0~16_combout ;
wire \inst_seg|cnt_data~3_combout ;
wire \inst_seg|Add0~17 ;
wire \inst_seg|Add0~18_combout ;
wire \inst_seg|cnt_data~2_combout ;
wire \inst_seg|Add0~19 ;
wire \inst_seg|Add0~20_combout ;
wire \inst_seg|Add0~21 ;
wire \inst_seg|Add0~22_combout ;
wire \inst_seg|Add0~23 ;
wire \inst_seg|Add0~24_combout ;
wire \inst_seg|Add0~25 ;
wire \inst_seg|Add0~26_combout ;
wire \inst_seg|Add0~27 ;
wire \inst_seg|Add0~28_combout ;
wire \inst_seg|cnt_data~1_combout ;
wire \inst_seg|Add0~29 ;
wire \inst_seg|Add0~30_combout ;
wire \inst_seg|cnt_data~0_combout ;
wire \inst_seg|Add0~31 ;
wire \inst_seg|Add0~32_combout ;
wire \inst_seg|Add0~33 ;
wire \inst_seg|Add0~34_combout ;
wire \inst_seg|Add0~35 ;
wire \inst_seg|Add0~36_combout ;
wire \inst_seg|Add0~37 ;
wire \inst_seg|Add0~38_combout ;
wire \inst_seg|Add0~39 ;
wire \inst_seg|Add0~40_combout ;
wire \inst_seg|Add0~41 ;
wire \inst_seg|Add0~42_combout ;
wire \inst_seg|Add0~43 ;
wire \inst_seg|Add0~44_combout ;
wire \inst_seg|Add0~45 ;
wire \inst_seg|Add0~46_combout ;
wire \inst_seg|Add0~47 ;
wire \inst_seg|Add0~48_combout ;
wire \inst_seg|Add0~49 ;
wire \inst_seg|Add0~50_combout ;
wire \inst_seg|Add0~51 ;
wire \inst_seg|Add0~52_combout ;
wire \inst_seg|Add0~53 ;
wire \inst_seg|Add0~54_combout ;
wire \inst_seg|Add0~55 ;
wire \inst_seg|Add0~56_combout ;
wire \inst_seg|Add0~57 ;
wire \inst_seg|Add0~58_combout ;
wire \inst_seg|Add0~59 ;
wire \inst_seg|Add0~60_combout ;
wire \inst_seg|Add0~61 ;
wire \inst_seg|Add0~62_combout ;
wire \inst_seg|Equal0~0_combout ;
wire \inst_seg|Equal0~1_combout ;
wire \inst_seg|Equal0~3_combout ;
wire \inst_seg|Equal0~2_combout ;
wire \inst_seg|Equal0~4_combout ;
wire \inst_seg|cnt_data~8_combout ;
wire \inst_seg|Add0~1 ;
wire \inst_seg|Add0~2_combout ;
wire \inst_seg|cnt_data~7_combout ;
wire \inst_seg|Add0~3 ;
wire \inst_seg|Add0~4_combout ;
wire \inst_seg|cnt_data~6_combout ;
wire \inst_seg|Add0~5 ;
wire \inst_seg|Add0~6_combout ;
wire \inst_seg|cnt_data~5_combout ;
wire \inst_seg|Add0~7 ;
wire \inst_seg|Add0~8_combout ;
wire \inst_seg|Add0~9 ;
wire \inst_seg|Add0~10_combout ;
wire \inst_seg|Equal0~7_combout ;
wire \inst_seg|Equal0~6_combout ;
wire \inst_seg|Equal0~8_combout ;
wire \inst_seg|Equal0~5_combout ;
wire \inst_seg|Equal0~9_combout ;
wire \inst_seg|Equal0~10_combout ;
wire \inst_seg|cnt~q ;
wire \inst_seg|c_status[0]~2_combout ;
wire \inst_seg|c_status[1]~1_combout ;
wire \inst_seg|c_status[2]~0_combout ;
wire \data[6]~input_o ;
wire \data[2]~input_o ;
wire \inst_seg|Mux1~4_combout ;
wire \inst_seg|Mux1~5_combout ;
wire \data[4]~input_o ;
wire \u_sram_controller|rd_data[4]~feeder_combout ;
wire \data[0]~input_o ;
wire \inst_seg|Mux3~4_combout ;
wire \inst_seg|Mux3~5_combout ;
wire \inst_seg|Decoder0~8_combout ;
wire \data[7]~input_o ;
wire \u_sram_controller|rd_data[7]~feeder_combout ;
wire \data[3]~input_o ;
wire \u_sram_controller|rd_data[3]~feeder_combout ;
wire \inst_seg|Mux0~0_combout ;
wire \data[1]~input_o ;
wire \u_sram_controller|rd_data[1]~feeder_combout ;
wire \data[5]~input_o ;
wire \inst_seg|Mux2~0_combout ;
wire \inst_seg|Mux2~1_combout ;
wire \inst_seg|WideOr7~0_combout ;
wire \inst_seg|WideOr6~0_combout ;
wire \inst_seg|WideOr5~0_combout ;
wire \inst_seg|WideOr4~0_combout ;
wire \inst_seg|WideOr3~0_combout ;
wire \inst_seg|WideOr2~0_combout ;
wire \inst_seg|WideOr1~0_combout ;
wire \inst_seg|Decoder0~0_combout ;
wire \inst_seg|Decoder0~1_combout ;
wire \inst_seg|Decoder0~2_combout ;
wire \inst_seg|Decoder0~3_combout ;
wire \inst_seg|Decoder0~4_combout ;
wire \inst_seg|Decoder0~5_combout ;
wire \inst_seg|Decoder0~6_combout ;
wire \inst_seg|Decoder0~7_combout ;
wire [7:0] \inst_seg|seg_data ;
wire [7:0] \inst_seg|seg_a0 ;
wire [3:0] \inst_seg|num ;
wire [2:0] \inst_seg|c_status ;
wire [2:0] \u_sram_controller|cnt ;
wire [7:0] \u_sram_controller|rd_data ;
wire [31:0] \inst_seg|cnt_data ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X16_Y24_N23
cycloneive_io_obuf \data[0]~output (
	.i(vcc),
	.oe(\u_sram_controller|sdlink~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[0]~output .bus_hold = "false";
defparam \data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N16
cycloneive_io_obuf \data[1]~output (
	.i(vcc),
	.oe(\u_sram_controller|sdlink~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[1]~output .bus_hold = "false";
defparam \data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N23
cycloneive_io_obuf \data[2]~output (
	.i(!\u_sram_controller|sdlink~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[2]~output .bus_hold = "false";
defparam \data[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N16
cycloneive_io_obuf \data[3]~output (
	.i(!\u_sram_controller|sdlink~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[3]~output .bus_hold = "false";
defparam \data[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X9_Y24_N9
cycloneive_io_obuf \data[4]~output (
	.i(!\u_sram_controller|sdlink~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[4]~output .bus_hold = "false";
defparam \data[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N2
cycloneive_io_obuf \data[5]~output (
	.i(!\u_sram_controller|sdlink~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[5]~output .bus_hold = "false";
defparam \data[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N9
cycloneive_io_obuf \data[6]~output (
	.i(vcc),
	.oe(\u_sram_controller|sdlink~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[6]~output .bus_hold = "false";
defparam \data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N9
cycloneive_io_obuf \data[7]~output (
	.i(vcc),
	.oe(\u_sram_controller|sdlink~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[7]~output .bus_hold = "false";
defparam \data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y24_N23
cycloneive_io_obuf \we~output (
	.i(!\u_sram_controller|sdlink~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\we~output_o ),
	.obar());
// synopsys translate_off
defparam \we~output .bus_hold = "false";
defparam \we~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y24_N2
cycloneive_io_obuf \oe~output (
	.i(\u_sram_controller|sdlink~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\oe~output_o ),
	.obar());
// synopsys translate_off
defparam \oe~output .bus_hold = "false";
defparam \oe~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y24_N9
cycloneive_io_obuf \ce~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ce~output_o ),
	.obar());
// synopsys translate_off
defparam \ce~output .bus_hold = "false";
defparam \ce~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N2
cycloneive_io_obuf \addr[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[0]~output .bus_hold = "false";
defparam \addr[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y19_N16
cycloneive_io_obuf \addr[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[1]~output .bus_hold = "false";
defparam \addr[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y20_N9
cycloneive_io_obuf \addr[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[2]~output .bus_hold = "false";
defparam \addr[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y24_N2
cycloneive_io_obuf \addr[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[3]~output .bus_hold = "false";
defparam \addr[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y24_N23
cycloneive_io_obuf \addr[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[4]~output .bus_hold = "false";
defparam \addr[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N2
cycloneive_io_obuf \addr[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[5]~output .bus_hold = "false";
defparam \addr[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N9
cycloneive_io_obuf \addr[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[6]~output .bus_hold = "false";
defparam \addr[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N16
cycloneive_io_obuf \addr[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[7]~output .bus_hold = "false";
defparam \addr[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N23
cycloneive_io_obuf \addr[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[8]~output .bus_hold = "false";
defparam \addr[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N2
cycloneive_io_obuf \addr[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[9]~output .bus_hold = "false";
defparam \addr[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N9
cycloneive_io_obuf \addr[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[10]~output .bus_hold = "false";
defparam \addr[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N16
cycloneive_io_obuf \addr[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[11]~output .bus_hold = "false";
defparam \addr[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N16
cycloneive_io_obuf \addr[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[12]~output .bus_hold = "false";
defparam \addr[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N23
cycloneive_io_obuf \addr[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[13]~output .bus_hold = "false";
defparam \addr[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N2
cycloneive_io_obuf \addr[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[14]~output .bus_hold = "false";
defparam \addr[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N9
cycloneive_io_obuf \addr[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[15]~output .bus_hold = "false";
defparam \addr[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N16
cycloneive_io_obuf \addr[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[16]~output .bus_hold = "false";
defparam \addr[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \seg_number[0]~output (
	.i(!\inst_seg|seg_data [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_number[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_number[0]~output .bus_hold = "false";
defparam \seg_number[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \seg_number[1]~output (
	.i(!\inst_seg|seg_data [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_number[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_number[1]~output .bus_hold = "false";
defparam \seg_number[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \seg_number[2]~output (
	.i(!\inst_seg|seg_data [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_number[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_number[2]~output .bus_hold = "false";
defparam \seg_number[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \seg_number[3]~output (
	.i(!\inst_seg|seg_data [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_number[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_number[3]~output .bus_hold = "false";
defparam \seg_number[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N9
cycloneive_io_obuf \seg_number[4]~output (
	.i(!\inst_seg|seg_data [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_number[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_number[4]~output .bus_hold = "false";
defparam \seg_number[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \seg_number[5]~output (
	.i(!\inst_seg|seg_data [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_number[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_number[5]~output .bus_hold = "false";
defparam \seg_number[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N9
cycloneive_io_obuf \seg_number[6]~output (
	.i(!\inst_seg|seg_data [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_number[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_number[6]~output .bus_hold = "false";
defparam \seg_number[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N2
cycloneive_io_obuf \seg_number[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_number[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_number[7]~output .bus_hold = "false";
defparam \seg_number[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N23
cycloneive_io_obuf \seg_choice[0]~output (
	.i(!\inst_seg|seg_a0 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_choice[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_choice[0]~output .bus_hold = "false";
defparam \seg_choice[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cycloneive_io_obuf \seg_choice[1]~output (
	.i(!\inst_seg|seg_a0 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_choice[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_choice[1]~output .bus_hold = "false";
defparam \seg_choice[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N23
cycloneive_io_obuf \seg_choice[2]~output (
	.i(!\inst_seg|seg_a0 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_choice[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_choice[2]~output .bus_hold = "false";
defparam \seg_choice[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N9
cycloneive_io_obuf \seg_choice[3]~output (
	.i(!\inst_seg|seg_a0 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_choice[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_choice[3]~output .bus_hold = "false";
defparam \seg_choice[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cycloneive_io_obuf \seg_choice[4]~output (
	.i(!\inst_seg|seg_a0 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_choice[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_choice[4]~output .bus_hold = "false";
defparam \seg_choice[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N23
cycloneive_io_obuf \seg_choice[5]~output (
	.i(!\inst_seg|seg_a0 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_choice[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_choice[5]~output .bus_hold = "false";
defparam \seg_choice[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N16
cycloneive_io_obuf \seg_choice[6]~output (
	.i(!\inst_seg|seg_a0 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_choice[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_choice[6]~output .bus_hold = "false";
defparam \seg_choice[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N9
cycloneive_io_obuf \seg_choice[7]~output (
	.i(!\inst_seg|seg_a0 [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_choice[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_choice[7]~output .bus_hold = "false";
defparam \seg_choice[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N24
cycloneive_lcell_comb \wr_req~feeder (
// Equation(s):
// \wr_req~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\wr_req~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \wr_req~feeder .lut_mask = 16'hFFFF;
defparam \wr_req~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N15
cycloneive_io_ibuf \rst_n~input (
	.i(rst_n),
	.ibar(gnd),
	.o(\rst_n~input_o ));
// synopsys translate_off
defparam \rst_n~input .bus_hold = "false";
defparam \rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \rst_n~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst_n~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst_n~inputclkctrl_outclk ));
// synopsys translate_off
defparam \rst_n~inputclkctrl .clock_type = "global clock";
defparam \rst_n~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X19_Y10_N25
dffeas wr_req(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wr_req~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wr_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam wr_req.is_wysiwyg = "true";
defparam wr_req.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N12
cycloneive_lcell_comb \u_sram_controller|Selector0~0 (
// Equation(s):
// \u_sram_controller|Selector0~0_combout  = (\wr_req~q  & !\u_sram_controller|cstate.IDLE~q )

	.dataa(gnd),
	.datab(\wr_req~q ),
	.datac(gnd),
	.datad(\u_sram_controller|cstate.IDLE~q ),
	.cin(gnd),
	.combout(\u_sram_controller|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_sram_controller|Selector0~0 .lut_mask = 16'h00CC;
defparam \u_sram_controller|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N22
cycloneive_io_ibuf \key_in[0]~input (
	.i(key_in[0]),
	.ibar(gnd),
	.o(\key_in[0]~input_o ));
// synopsys translate_off
defparam \key_in[0]~input .bus_hold = "false";
defparam \key_in[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N22
cycloneive_lcell_comb \u_sram_controller|Selector2~0 (
// Equation(s):
// \u_sram_controller|Selector2~0_combout  = (\u_sram_controller|Equal0~0_combout  & (!\key_in[0]~input_o  & ((\u_sram_controller|Selector0~0_combout )))) # (!\u_sram_controller|Equal0~0_combout  & ((\u_sram_controller|cstate.REA0~q ) # ((!\key_in[0]~input_o 
//  & \u_sram_controller|Selector0~0_combout ))))

	.dataa(\u_sram_controller|Equal0~0_combout ),
	.datab(\key_in[0]~input_o ),
	.datac(\u_sram_controller|cstate.REA0~q ),
	.datad(\u_sram_controller|Selector0~0_combout ),
	.cin(gnd),
	.combout(\u_sram_controller|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_sram_controller|Selector2~0 .lut_mask = 16'h7350;
defparam \u_sram_controller|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N23
dffeas \u_sram_controller|cstate.REA0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_sram_controller|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sram_controller|cstate.REA0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sram_controller|cstate.REA0 .is_wysiwyg = "true";
defparam \u_sram_controller|cstate.REA0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N16
cycloneive_lcell_comb \u_sram_controller|cnt~1 (
// Equation(s):
// \u_sram_controller|cnt~1_combout  = (\u_sram_controller|cstate.IDLE~q  & (\u_sram_controller|cnt [2] $ (((\u_sram_controller|cnt [1] & \u_sram_controller|cnt [0])))))

	.dataa(\u_sram_controller|cnt [1]),
	.datab(\u_sram_controller|cnt [0]),
	.datac(\u_sram_controller|cnt [2]),
	.datad(\u_sram_controller|cstate.IDLE~q ),
	.cin(gnd),
	.combout(\u_sram_controller|cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_sram_controller|cnt~1 .lut_mask = 16'h7800;
defparam \u_sram_controller|cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N17
dffeas \u_sram_controller|cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_sram_controller|cnt~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sram_controller|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sram_controller|cnt[2] .is_wysiwyg = "true";
defparam \u_sram_controller|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N2
cycloneive_lcell_comb \u_sram_controller|nstate.REA1~0 (
// Equation(s):
// \u_sram_controller|nstate.REA1~0_combout  = (\u_sram_controller|cnt [1] & (\u_sram_controller|cnt [0] & (\u_sram_controller|cstate.REA0~q  & \u_sram_controller|cnt [2])))

	.dataa(\u_sram_controller|cnt [1]),
	.datab(\u_sram_controller|cnt [0]),
	.datac(\u_sram_controller|cstate.REA0~q ),
	.datad(\u_sram_controller|cnt [2]),
	.cin(gnd),
	.combout(\u_sram_controller|nstate.REA1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_sram_controller|nstate.REA1~0 .lut_mask = 16'h8000;
defparam \u_sram_controller|nstate.REA1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N3
dffeas \u_sram_controller|cstate.REA1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_sram_controller|nstate.REA1~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sram_controller|cstate.REA1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sram_controller|cstate.REA1 .is_wysiwyg = "true";
defparam \u_sram_controller|cstate.REA1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N4
cycloneive_lcell_comb \u_sram_controller|nstate.WRT1~0 (
// Equation(s):
// \u_sram_controller|nstate.WRT1~0_combout  = (\u_sram_controller|cnt [1] & (\u_sram_controller|cnt [0] & (\u_sram_controller|cstate.WRT0~q  & \u_sram_controller|cnt [2])))

	.dataa(\u_sram_controller|cnt [1]),
	.datab(\u_sram_controller|cnt [0]),
	.datac(\u_sram_controller|cstate.WRT0~q ),
	.datad(\u_sram_controller|cnt [2]),
	.cin(gnd),
	.combout(\u_sram_controller|nstate.WRT1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_sram_controller|nstate.WRT1~0 .lut_mask = 16'h8000;
defparam \u_sram_controller|nstate.WRT1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N5
dffeas \u_sram_controller|cstate.WRT1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_sram_controller|nstate.WRT1~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sram_controller|cstate.WRT1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sram_controller|cstate.WRT1 .is_wysiwyg = "true";
defparam \u_sram_controller|cstate.WRT1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N18
cycloneive_lcell_comb \u_sram_controller|Selector0~1 (
// Equation(s):
// \u_sram_controller|Selector0~1_combout  = (!\u_sram_controller|cstate.REA1~q  & (!\u_sram_controller|cstate.WRT1~q  & ((!\key_in[0]~input_o ) # (!\u_sram_controller|Selector0~0_combout ))))

	.dataa(\u_sram_controller|Selector0~0_combout ),
	.datab(\u_sram_controller|cstate.REA1~q ),
	.datac(\u_sram_controller|cstate.WRT1~q ),
	.datad(\key_in[0]~input_o ),
	.cin(gnd),
	.combout(\u_sram_controller|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_sram_controller|Selector0~1 .lut_mask = 16'h0103;
defparam \u_sram_controller|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N19
dffeas \u_sram_controller|cstate.IDLE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_sram_controller|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sram_controller|cstate.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sram_controller|cstate.IDLE .is_wysiwyg = "true";
defparam \u_sram_controller|cstate.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N8
cycloneive_lcell_comb \u_sram_controller|cnt~3 (
// Equation(s):
// \u_sram_controller|cnt~3_combout  = (!\u_sram_controller|cnt [0] & \u_sram_controller|cstate.IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_sram_controller|cnt [0]),
	.datad(\u_sram_controller|cstate.IDLE~q ),
	.cin(gnd),
	.combout(\u_sram_controller|cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_sram_controller|cnt~3 .lut_mask = 16'h0F00;
defparam \u_sram_controller|cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N9
dffeas \u_sram_controller|cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_sram_controller|cnt~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sram_controller|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sram_controller|cnt[0] .is_wysiwyg = "true";
defparam \u_sram_controller|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N26
cycloneive_lcell_comb \u_sram_controller|cnt~2 (
// Equation(s):
// \u_sram_controller|cnt~2_combout  = (\u_sram_controller|cstate.IDLE~q  & (\u_sram_controller|cnt [0] $ (\u_sram_controller|cnt [1])))

	.dataa(gnd),
	.datab(\u_sram_controller|cnt [0]),
	.datac(\u_sram_controller|cnt [1]),
	.datad(\u_sram_controller|cstate.IDLE~q ),
	.cin(gnd),
	.combout(\u_sram_controller|cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_sram_controller|cnt~2 .lut_mask = 16'h3C00;
defparam \u_sram_controller|cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N27
dffeas \u_sram_controller|cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_sram_controller|cnt~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sram_controller|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sram_controller|cnt[1] .is_wysiwyg = "true";
defparam \u_sram_controller|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N10
cycloneive_lcell_comb \u_sram_controller|Equal0~0 (
// Equation(s):
// \u_sram_controller|Equal0~0_combout  = (\u_sram_controller|cnt [1] & (\u_sram_controller|cnt [0] & \u_sram_controller|cnt [2]))

	.dataa(\u_sram_controller|cnt [1]),
	.datab(gnd),
	.datac(\u_sram_controller|cnt [0]),
	.datad(\u_sram_controller|cnt [2]),
	.cin(gnd),
	.combout(\u_sram_controller|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_sram_controller|Equal0~0 .lut_mask = 16'hA000;
defparam \u_sram_controller|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N30
cycloneive_lcell_comb \u_sram_controller|Selector1~0 (
// Equation(s):
// \u_sram_controller|Selector1~0_combout  = (\u_sram_controller|Equal0~0_combout  & (!\wr_req~q  & ((!\u_sram_controller|cstate.IDLE~q )))) # (!\u_sram_controller|Equal0~0_combout  & ((\u_sram_controller|cstate.WRT0~q ) # ((!\wr_req~q  & 
// !\u_sram_controller|cstate.IDLE~q ))))

	.dataa(\u_sram_controller|Equal0~0_combout ),
	.datab(\wr_req~q ),
	.datac(\u_sram_controller|cstate.WRT0~q ),
	.datad(\u_sram_controller|cstate.IDLE~q ),
	.cin(gnd),
	.combout(\u_sram_controller|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_sram_controller|Selector1~0 .lut_mask = 16'h5073;
defparam \u_sram_controller|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N31
dffeas \u_sram_controller|cstate.WRT0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_sram_controller|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sram_controller|cstate.WRT0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sram_controller|cstate.WRT0 .is_wysiwyg = "true";
defparam \u_sram_controller|cstate.WRT0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N20
cycloneive_lcell_comb \u_sram_controller|Selector3~0 (
// Equation(s):
// \u_sram_controller|Selector3~0_combout  = (\u_sram_controller|cstate.WRT0~q ) # ((!\wr_req~q  & !\u_sram_controller|cstate.IDLE~q ))

	.dataa(gnd),
	.datab(\wr_req~q ),
	.datac(\u_sram_controller|cstate.WRT0~q ),
	.datad(\u_sram_controller|cstate.IDLE~q ),
	.cin(gnd),
	.combout(\u_sram_controller|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_sram_controller|Selector3~0 .lut_mask = 16'hF0F3;
defparam \u_sram_controller|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N21
dffeas \u_sram_controller|sdlink (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_sram_controller|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sram_controller|sdlink~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sram_controller|sdlink .is_wysiwyg = "true";
defparam \u_sram_controller|sdlink .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N0
cycloneive_lcell_comb \inst_seg|Add0~0 (
// Equation(s):
// \inst_seg|Add0~0_combout  = \inst_seg|cnt_data [0] $ (VCC)
// \inst_seg|Add0~1  = CARRY(\inst_seg|cnt_data [0])

	.dataa(gnd),
	.datab(\inst_seg|cnt_data [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst_seg|Add0~0_combout ),
	.cout(\inst_seg|Add0~1 ));
// synopsys translate_off
defparam \inst_seg|Add0~0 .lut_mask = 16'h33CC;
defparam \inst_seg|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N10
cycloneive_lcell_comb \inst_seg|Add0~10 (
// Equation(s):
// \inst_seg|Add0~10_combout  = (\inst_seg|cnt_data [5] & (!\inst_seg|Add0~9 )) # (!\inst_seg|cnt_data [5] & ((\inst_seg|Add0~9 ) # (GND)))
// \inst_seg|Add0~11  = CARRY((!\inst_seg|Add0~9 ) # (!\inst_seg|cnt_data [5]))

	.dataa(\inst_seg|cnt_data [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_seg|Add0~9 ),
	.combout(\inst_seg|Add0~10_combout ),
	.cout(\inst_seg|Add0~11 ));
// synopsys translate_off
defparam \inst_seg|Add0~10 .lut_mask = 16'h5A5F;
defparam \inst_seg|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N12
cycloneive_lcell_comb \inst_seg|Add0~12 (
// Equation(s):
// \inst_seg|Add0~12_combout  = (\inst_seg|cnt_data [6] & (\inst_seg|Add0~11  $ (GND))) # (!\inst_seg|cnt_data [6] & (!\inst_seg|Add0~11  & VCC))
// \inst_seg|Add0~13  = CARRY((\inst_seg|cnt_data [6] & !\inst_seg|Add0~11 ))

	.dataa(gnd),
	.datab(\inst_seg|cnt_data [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_seg|Add0~11 ),
	.combout(\inst_seg|Add0~12_combout ),
	.cout(\inst_seg|Add0~13 ));
// synopsys translate_off
defparam \inst_seg|Add0~12 .lut_mask = 16'hC30C;
defparam \inst_seg|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N16
cycloneive_lcell_comb \inst_seg|cnt_data~4 (
// Equation(s):
// \inst_seg|cnt_data~4_combout  = (\inst_seg|Add0~12_combout  & ((!\inst_seg|Equal0~9_combout ) # (!\inst_seg|Equal0~4_combout )))

	.dataa(\inst_seg|Equal0~4_combout ),
	.datab(gnd),
	.datac(\inst_seg|Equal0~9_combout ),
	.datad(\inst_seg|Add0~12_combout ),
	.cin(gnd),
	.combout(\inst_seg|cnt_data~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst_seg|cnt_data~4 .lut_mask = 16'h5F00;
defparam \inst_seg|cnt_data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N17
dffeas \inst_seg|cnt_data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_seg|cnt_data~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_seg|cnt_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_seg|cnt_data[6] .is_wysiwyg = "true";
defparam \inst_seg|cnt_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N14
cycloneive_lcell_comb \inst_seg|Add0~14 (
// Equation(s):
// \inst_seg|Add0~14_combout  = (\inst_seg|cnt_data [7] & (!\inst_seg|Add0~13 )) # (!\inst_seg|cnt_data [7] & ((\inst_seg|Add0~13 ) # (GND)))
// \inst_seg|Add0~15  = CARRY((!\inst_seg|Add0~13 ) # (!\inst_seg|cnt_data [7]))

	.dataa(gnd),
	.datab(\inst_seg|cnt_data [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_seg|Add0~13 ),
	.combout(\inst_seg|Add0~14_combout ),
	.cout(\inst_seg|Add0~15 ));
// synopsys translate_off
defparam \inst_seg|Add0~14 .lut_mask = 16'h3C3F;
defparam \inst_seg|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y10_N15
dffeas \inst_seg|cnt_data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_seg|Add0~14_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_seg|cnt_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_seg|cnt_data[7] .is_wysiwyg = "true";
defparam \inst_seg|cnt_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N16
cycloneive_lcell_comb \inst_seg|Add0~16 (
// Equation(s):
// \inst_seg|Add0~16_combout  = (\inst_seg|cnt_data [8] & (\inst_seg|Add0~15  $ (GND))) # (!\inst_seg|cnt_data [8] & (!\inst_seg|Add0~15  & VCC))
// \inst_seg|Add0~17  = CARRY((\inst_seg|cnt_data [8] & !\inst_seg|Add0~15 ))

	.dataa(gnd),
	.datab(\inst_seg|cnt_data [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_seg|Add0~15 ),
	.combout(\inst_seg|Add0~16_combout ),
	.cout(\inst_seg|Add0~17 ));
// synopsys translate_off
defparam \inst_seg|Add0~16 .lut_mask = 16'hC30C;
defparam \inst_seg|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N28
cycloneive_lcell_comb \inst_seg|cnt_data~3 (
// Equation(s):
// \inst_seg|cnt_data~3_combout  = (\inst_seg|Add0~16_combout  & ((!\inst_seg|Equal0~4_combout ) # (!\inst_seg|Equal0~9_combout )))

	.dataa(gnd),
	.datab(\inst_seg|Equal0~9_combout ),
	.datac(\inst_seg|Add0~16_combout ),
	.datad(\inst_seg|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst_seg|cnt_data~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst_seg|cnt_data~3 .lut_mask = 16'h30F0;
defparam \inst_seg|cnt_data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N29
dffeas \inst_seg|cnt_data[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_seg|cnt_data~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_seg|cnt_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_seg|cnt_data[8] .is_wysiwyg = "true";
defparam \inst_seg|cnt_data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N18
cycloneive_lcell_comb \inst_seg|Add0~18 (
// Equation(s):
// \inst_seg|Add0~18_combout  = (\inst_seg|cnt_data [9] & (!\inst_seg|Add0~17 )) # (!\inst_seg|cnt_data [9] & ((\inst_seg|Add0~17 ) # (GND)))
// \inst_seg|Add0~19  = CARRY((!\inst_seg|Add0~17 ) # (!\inst_seg|cnt_data [9]))

	.dataa(gnd),
	.datab(\inst_seg|cnt_data [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_seg|Add0~17 ),
	.combout(\inst_seg|Add0~18_combout ),
	.cout(\inst_seg|Add0~19 ));
// synopsys translate_off
defparam \inst_seg|Add0~18 .lut_mask = 16'h3C3F;
defparam \inst_seg|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N22
cycloneive_lcell_comb \inst_seg|cnt_data~2 (
// Equation(s):
// \inst_seg|cnt_data~2_combout  = (\inst_seg|Add0~18_combout  & ((!\inst_seg|Equal0~9_combout ) # (!\inst_seg|Equal0~4_combout )))

	.dataa(\inst_seg|Equal0~4_combout ),
	.datab(gnd),
	.datac(\inst_seg|Equal0~9_combout ),
	.datad(\inst_seg|Add0~18_combout ),
	.cin(gnd),
	.combout(\inst_seg|cnt_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_seg|cnt_data~2 .lut_mask = 16'h5F00;
defparam \inst_seg|cnt_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N23
dffeas \inst_seg|cnt_data[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_seg|cnt_data~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_seg|cnt_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_seg|cnt_data[9] .is_wysiwyg = "true";
defparam \inst_seg|cnt_data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N20
cycloneive_lcell_comb \inst_seg|Add0~20 (
// Equation(s):
// \inst_seg|Add0~20_combout  = (\inst_seg|cnt_data [10] & (\inst_seg|Add0~19  $ (GND))) # (!\inst_seg|cnt_data [10] & (!\inst_seg|Add0~19  & VCC))
// \inst_seg|Add0~21  = CARRY((\inst_seg|cnt_data [10] & !\inst_seg|Add0~19 ))

	.dataa(gnd),
	.datab(\inst_seg|cnt_data [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_seg|Add0~19 ),
	.combout(\inst_seg|Add0~20_combout ),
	.cout(\inst_seg|Add0~21 ));
// synopsys translate_off
defparam \inst_seg|Add0~20 .lut_mask = 16'hC30C;
defparam \inst_seg|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y10_N21
dffeas \inst_seg|cnt_data[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_seg|Add0~20_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_seg|cnt_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_seg|cnt_data[10] .is_wysiwyg = "true";
defparam \inst_seg|cnt_data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N22
cycloneive_lcell_comb \inst_seg|Add0~22 (
// Equation(s):
// \inst_seg|Add0~22_combout  = (\inst_seg|cnt_data [11] & (!\inst_seg|Add0~21 )) # (!\inst_seg|cnt_data [11] & ((\inst_seg|Add0~21 ) # (GND)))
// \inst_seg|Add0~23  = CARRY((!\inst_seg|Add0~21 ) # (!\inst_seg|cnt_data [11]))

	.dataa(\inst_seg|cnt_data [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_seg|Add0~21 ),
	.combout(\inst_seg|Add0~22_combout ),
	.cout(\inst_seg|Add0~23 ));
// synopsys translate_off
defparam \inst_seg|Add0~22 .lut_mask = 16'h5A5F;
defparam \inst_seg|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y10_N23
dffeas \inst_seg|cnt_data[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_seg|Add0~22_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_seg|cnt_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_seg|cnt_data[11] .is_wysiwyg = "true";
defparam \inst_seg|cnt_data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N24
cycloneive_lcell_comb \inst_seg|Add0~24 (
// Equation(s):
// \inst_seg|Add0~24_combout  = (\inst_seg|cnt_data [12] & (\inst_seg|Add0~23  $ (GND))) # (!\inst_seg|cnt_data [12] & (!\inst_seg|Add0~23  & VCC))
// \inst_seg|Add0~25  = CARRY((\inst_seg|cnt_data [12] & !\inst_seg|Add0~23 ))

	.dataa(gnd),
	.datab(\inst_seg|cnt_data [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_seg|Add0~23 ),
	.combout(\inst_seg|Add0~24_combout ),
	.cout(\inst_seg|Add0~25 ));
// synopsys translate_off
defparam \inst_seg|Add0~24 .lut_mask = 16'hC30C;
defparam \inst_seg|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y10_N25
dffeas \inst_seg|cnt_data[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_seg|Add0~24_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_seg|cnt_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_seg|cnt_data[12] .is_wysiwyg = "true";
defparam \inst_seg|cnt_data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N26
cycloneive_lcell_comb \inst_seg|Add0~26 (
// Equation(s):
// \inst_seg|Add0~26_combout  = (\inst_seg|cnt_data [13] & (!\inst_seg|Add0~25 )) # (!\inst_seg|cnt_data [13] & ((\inst_seg|Add0~25 ) # (GND)))
// \inst_seg|Add0~27  = CARRY((!\inst_seg|Add0~25 ) # (!\inst_seg|cnt_data [13]))

	.dataa(\inst_seg|cnt_data [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_seg|Add0~25 ),
	.combout(\inst_seg|Add0~26_combout ),
	.cout(\inst_seg|Add0~27 ));
// synopsys translate_off
defparam \inst_seg|Add0~26 .lut_mask = 16'h5A5F;
defparam \inst_seg|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y10_N27
dffeas \inst_seg|cnt_data[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_seg|Add0~26_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_seg|cnt_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_seg|cnt_data[13] .is_wysiwyg = "true";
defparam \inst_seg|cnt_data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N28
cycloneive_lcell_comb \inst_seg|Add0~28 (
// Equation(s):
// \inst_seg|Add0~28_combout  = (\inst_seg|cnt_data [14] & (\inst_seg|Add0~27  $ (GND))) # (!\inst_seg|cnt_data [14] & (!\inst_seg|Add0~27  & VCC))
// \inst_seg|Add0~29  = CARRY((\inst_seg|cnt_data [14] & !\inst_seg|Add0~27 ))

	.dataa(\inst_seg|cnt_data [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_seg|Add0~27 ),
	.combout(\inst_seg|Add0~28_combout ),
	.cout(\inst_seg|Add0~29 ));
// synopsys translate_off
defparam \inst_seg|Add0~28 .lut_mask = 16'hA50A;
defparam \inst_seg|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N2
cycloneive_lcell_comb \inst_seg|cnt_data~1 (
// Equation(s):
// \inst_seg|cnt_data~1_combout  = (\inst_seg|Add0~28_combout  & ((!\inst_seg|Equal0~9_combout ) # (!\inst_seg|Equal0~4_combout )))

	.dataa(\inst_seg|Equal0~4_combout ),
	.datab(gnd),
	.datac(\inst_seg|Equal0~9_combout ),
	.datad(\inst_seg|Add0~28_combout ),
	.cin(gnd),
	.combout(\inst_seg|cnt_data~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_seg|cnt_data~1 .lut_mask = 16'h5F00;
defparam \inst_seg|cnt_data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N3
dffeas \inst_seg|cnt_data[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_seg|cnt_data~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_seg|cnt_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_seg|cnt_data[14] .is_wysiwyg = "true";
defparam \inst_seg|cnt_data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N30
cycloneive_lcell_comb \inst_seg|Add0~30 (
// Equation(s):
// \inst_seg|Add0~30_combout  = (\inst_seg|cnt_data [15] & (!\inst_seg|Add0~29 )) # (!\inst_seg|cnt_data [15] & ((\inst_seg|Add0~29 ) # (GND)))
// \inst_seg|Add0~31  = CARRY((!\inst_seg|Add0~29 ) # (!\inst_seg|cnt_data [15]))

	.dataa(\inst_seg|cnt_data [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_seg|Add0~29 ),
	.combout(\inst_seg|Add0~30_combout ),
	.cout(\inst_seg|Add0~31 ));
// synopsys translate_off
defparam \inst_seg|Add0~30 .lut_mask = 16'h5A5F;
defparam \inst_seg|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N4
cycloneive_lcell_comb \inst_seg|cnt_data~0 (
// Equation(s):
// \inst_seg|cnt_data~0_combout  = (\inst_seg|Add0~30_combout  & ((!\inst_seg|Equal0~9_combout ) # (!\inst_seg|Equal0~4_combout )))

	.dataa(\inst_seg|Equal0~4_combout ),
	.datab(gnd),
	.datac(\inst_seg|Equal0~9_combout ),
	.datad(\inst_seg|Add0~30_combout ),
	.cin(gnd),
	.combout(\inst_seg|cnt_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_seg|cnt_data~0 .lut_mask = 16'h5F00;
defparam \inst_seg|cnt_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N5
dffeas \inst_seg|cnt_data[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_seg|cnt_data~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_seg|cnt_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_seg|cnt_data[15] .is_wysiwyg = "true";
defparam \inst_seg|cnt_data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N0
cycloneive_lcell_comb \inst_seg|Add0~32 (
// Equation(s):
// \inst_seg|Add0~32_combout  = (\inst_seg|cnt_data [16] & (\inst_seg|Add0~31  $ (GND))) # (!\inst_seg|cnt_data [16] & (!\inst_seg|Add0~31  & VCC))
// \inst_seg|Add0~33  = CARRY((\inst_seg|cnt_data [16] & !\inst_seg|Add0~31 ))

	.dataa(gnd),
	.datab(\inst_seg|cnt_data [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_seg|Add0~31 ),
	.combout(\inst_seg|Add0~32_combout ),
	.cout(\inst_seg|Add0~33 ));
// synopsys translate_off
defparam \inst_seg|Add0~32 .lut_mask = 16'hC30C;
defparam \inst_seg|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y9_N1
dffeas \inst_seg|cnt_data[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_seg|Add0~32_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_seg|cnt_data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_seg|cnt_data[16] .is_wysiwyg = "true";
defparam \inst_seg|cnt_data[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N2
cycloneive_lcell_comb \inst_seg|Add0~34 (
// Equation(s):
// \inst_seg|Add0~34_combout  = (\inst_seg|cnt_data [17] & (!\inst_seg|Add0~33 )) # (!\inst_seg|cnt_data [17] & ((\inst_seg|Add0~33 ) # (GND)))
// \inst_seg|Add0~35  = CARRY((!\inst_seg|Add0~33 ) # (!\inst_seg|cnt_data [17]))

	.dataa(gnd),
	.datab(\inst_seg|cnt_data [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_seg|Add0~33 ),
	.combout(\inst_seg|Add0~34_combout ),
	.cout(\inst_seg|Add0~35 ));
// synopsys translate_off
defparam \inst_seg|Add0~34 .lut_mask = 16'h3C3F;
defparam \inst_seg|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y9_N3
dffeas \inst_seg|cnt_data[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_seg|Add0~34_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_seg|cnt_data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_seg|cnt_data[17] .is_wysiwyg = "true";
defparam \inst_seg|cnt_data[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N4
cycloneive_lcell_comb \inst_seg|Add0~36 (
// Equation(s):
// \inst_seg|Add0~36_combout  = (\inst_seg|cnt_data [18] & (\inst_seg|Add0~35  $ (GND))) # (!\inst_seg|cnt_data [18] & (!\inst_seg|Add0~35  & VCC))
// \inst_seg|Add0~37  = CARRY((\inst_seg|cnt_data [18] & !\inst_seg|Add0~35 ))

	.dataa(gnd),
	.datab(\inst_seg|cnt_data [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_seg|Add0~35 ),
	.combout(\inst_seg|Add0~36_combout ),
	.cout(\inst_seg|Add0~37 ));
// synopsys translate_off
defparam \inst_seg|Add0~36 .lut_mask = 16'hC30C;
defparam \inst_seg|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y9_N5
dffeas \inst_seg|cnt_data[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_seg|Add0~36_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_seg|cnt_data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_seg|cnt_data[18] .is_wysiwyg = "true";
defparam \inst_seg|cnt_data[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N6
cycloneive_lcell_comb \inst_seg|Add0~38 (
// Equation(s):
// \inst_seg|Add0~38_combout  = (\inst_seg|cnt_data [19] & (!\inst_seg|Add0~37 )) # (!\inst_seg|cnt_data [19] & ((\inst_seg|Add0~37 ) # (GND)))
// \inst_seg|Add0~39  = CARRY((!\inst_seg|Add0~37 ) # (!\inst_seg|cnt_data [19]))

	.dataa(\inst_seg|cnt_data [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_seg|Add0~37 ),
	.combout(\inst_seg|Add0~38_combout ),
	.cout(\inst_seg|Add0~39 ));
// synopsys translate_off
defparam \inst_seg|Add0~38 .lut_mask = 16'h5A5F;
defparam \inst_seg|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y9_N7
dffeas \inst_seg|cnt_data[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_seg|Add0~38_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_seg|cnt_data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_seg|cnt_data[19] .is_wysiwyg = "true";
defparam \inst_seg|cnt_data[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N8
cycloneive_lcell_comb \inst_seg|Add0~40 (
// Equation(s):
// \inst_seg|Add0~40_combout  = (\inst_seg|cnt_data [20] & (\inst_seg|Add0~39  $ (GND))) # (!\inst_seg|cnt_data [20] & (!\inst_seg|Add0~39  & VCC))
// \inst_seg|Add0~41  = CARRY((\inst_seg|cnt_data [20] & !\inst_seg|Add0~39 ))

	.dataa(gnd),
	.datab(\inst_seg|cnt_data [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_seg|Add0~39 ),
	.combout(\inst_seg|Add0~40_combout ),
	.cout(\inst_seg|Add0~41 ));
// synopsys translate_off
defparam \inst_seg|Add0~40 .lut_mask = 16'hC30C;
defparam \inst_seg|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y9_N9
dffeas \inst_seg|cnt_data[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_seg|Add0~40_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_seg|cnt_data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_seg|cnt_data[20] .is_wysiwyg = "true";
defparam \inst_seg|cnt_data[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N10
cycloneive_lcell_comb \inst_seg|Add0~42 (
// Equation(s):
// \inst_seg|Add0~42_combout  = (\inst_seg|cnt_data [21] & (!\inst_seg|Add0~41 )) # (!\inst_seg|cnt_data [21] & ((\inst_seg|Add0~41 ) # (GND)))
// \inst_seg|Add0~43  = CARRY((!\inst_seg|Add0~41 ) # (!\inst_seg|cnt_data [21]))

	.dataa(\inst_seg|cnt_data [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_seg|Add0~41 ),
	.combout(\inst_seg|Add0~42_combout ),
	.cout(\inst_seg|Add0~43 ));
// synopsys translate_off
defparam \inst_seg|Add0~42 .lut_mask = 16'h5A5F;
defparam \inst_seg|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y9_N11
dffeas \inst_seg|cnt_data[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_seg|Add0~42_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_seg|cnt_data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_seg|cnt_data[21] .is_wysiwyg = "true";
defparam \inst_seg|cnt_data[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N12
cycloneive_lcell_comb \inst_seg|Add0~44 (
// Equation(s):
// \inst_seg|Add0~44_combout  = (\inst_seg|cnt_data [22] & (\inst_seg|Add0~43  $ (GND))) # (!\inst_seg|cnt_data [22] & (!\inst_seg|Add0~43  & VCC))
// \inst_seg|Add0~45  = CARRY((\inst_seg|cnt_data [22] & !\inst_seg|Add0~43 ))

	.dataa(\inst_seg|cnt_data [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_seg|Add0~43 ),
	.combout(\inst_seg|Add0~44_combout ),
	.cout(\inst_seg|Add0~45 ));
// synopsys translate_off
defparam \inst_seg|Add0~44 .lut_mask = 16'hA50A;
defparam \inst_seg|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y9_N13
dffeas \inst_seg|cnt_data[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_seg|Add0~44_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_seg|cnt_data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_seg|cnt_data[22] .is_wysiwyg = "true";
defparam \inst_seg|cnt_data[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N14
cycloneive_lcell_comb \inst_seg|Add0~46 (
// Equation(s):
// \inst_seg|Add0~46_combout  = (\inst_seg|cnt_data [23] & (!\inst_seg|Add0~45 )) # (!\inst_seg|cnt_data [23] & ((\inst_seg|Add0~45 ) # (GND)))
// \inst_seg|Add0~47  = CARRY((!\inst_seg|Add0~45 ) # (!\inst_seg|cnt_data [23]))

	.dataa(gnd),
	.datab(\inst_seg|cnt_data [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_seg|Add0~45 ),
	.combout(\inst_seg|Add0~46_combout ),
	.cout(\inst_seg|Add0~47 ));
// synopsys translate_off
defparam \inst_seg|Add0~46 .lut_mask = 16'h3C3F;
defparam \inst_seg|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y9_N15
dffeas \inst_seg|cnt_data[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_seg|Add0~46_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_seg|cnt_data [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_seg|cnt_data[23] .is_wysiwyg = "true";
defparam \inst_seg|cnt_data[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N16
cycloneive_lcell_comb \inst_seg|Add0~48 (
// Equation(s):
// \inst_seg|Add0~48_combout  = (\inst_seg|cnt_data [24] & (\inst_seg|Add0~47  $ (GND))) # (!\inst_seg|cnt_data [24] & (!\inst_seg|Add0~47  & VCC))
// \inst_seg|Add0~49  = CARRY((\inst_seg|cnt_data [24] & !\inst_seg|Add0~47 ))

	.dataa(gnd),
	.datab(\inst_seg|cnt_data [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_seg|Add0~47 ),
	.combout(\inst_seg|Add0~48_combout ),
	.cout(\inst_seg|Add0~49 ));
// synopsys translate_off
defparam \inst_seg|Add0~48 .lut_mask = 16'hC30C;
defparam \inst_seg|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y9_N17
dffeas \inst_seg|cnt_data[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_seg|Add0~48_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_seg|cnt_data [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_seg|cnt_data[24] .is_wysiwyg = "true";
defparam \inst_seg|cnt_data[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N18
cycloneive_lcell_comb \inst_seg|Add0~50 (
// Equation(s):
// \inst_seg|Add0~50_combout  = (\inst_seg|cnt_data [25] & (!\inst_seg|Add0~49 )) # (!\inst_seg|cnt_data [25] & ((\inst_seg|Add0~49 ) # (GND)))
// \inst_seg|Add0~51  = CARRY((!\inst_seg|Add0~49 ) # (!\inst_seg|cnt_data [25]))

	.dataa(gnd),
	.datab(\inst_seg|cnt_data [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_seg|Add0~49 ),
	.combout(\inst_seg|Add0~50_combout ),
	.cout(\inst_seg|Add0~51 ));
// synopsys translate_off
defparam \inst_seg|Add0~50 .lut_mask = 16'h3C3F;
defparam \inst_seg|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y9_N19
dffeas \inst_seg|cnt_data[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_seg|Add0~50_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_seg|cnt_data [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_seg|cnt_data[25] .is_wysiwyg = "true";
defparam \inst_seg|cnt_data[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N20
cycloneive_lcell_comb \inst_seg|Add0~52 (
// Equation(s):
// \inst_seg|Add0~52_combout  = (\inst_seg|cnt_data [26] & (\inst_seg|Add0~51  $ (GND))) # (!\inst_seg|cnt_data [26] & (!\inst_seg|Add0~51  & VCC))
// \inst_seg|Add0~53  = CARRY((\inst_seg|cnt_data [26] & !\inst_seg|Add0~51 ))

	.dataa(gnd),
	.datab(\inst_seg|cnt_data [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_seg|Add0~51 ),
	.combout(\inst_seg|Add0~52_combout ),
	.cout(\inst_seg|Add0~53 ));
// synopsys translate_off
defparam \inst_seg|Add0~52 .lut_mask = 16'hC30C;
defparam \inst_seg|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y9_N21
dffeas \inst_seg|cnt_data[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_seg|Add0~52_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_seg|cnt_data [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_seg|cnt_data[26] .is_wysiwyg = "true";
defparam \inst_seg|cnt_data[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N22
cycloneive_lcell_comb \inst_seg|Add0~54 (
// Equation(s):
// \inst_seg|Add0~54_combout  = (\inst_seg|cnt_data [27] & (!\inst_seg|Add0~53 )) # (!\inst_seg|cnt_data [27] & ((\inst_seg|Add0~53 ) # (GND)))
// \inst_seg|Add0~55  = CARRY((!\inst_seg|Add0~53 ) # (!\inst_seg|cnt_data [27]))

	.dataa(\inst_seg|cnt_data [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_seg|Add0~53 ),
	.combout(\inst_seg|Add0~54_combout ),
	.cout(\inst_seg|Add0~55 ));
// synopsys translate_off
defparam \inst_seg|Add0~54 .lut_mask = 16'h5A5F;
defparam \inst_seg|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y9_N23
dffeas \inst_seg|cnt_data[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_seg|Add0~54_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_seg|cnt_data [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_seg|cnt_data[27] .is_wysiwyg = "true";
defparam \inst_seg|cnt_data[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N24
cycloneive_lcell_comb \inst_seg|Add0~56 (
// Equation(s):
// \inst_seg|Add0~56_combout  = (\inst_seg|cnt_data [28] & (\inst_seg|Add0~55  $ (GND))) # (!\inst_seg|cnt_data [28] & (!\inst_seg|Add0~55  & VCC))
// \inst_seg|Add0~57  = CARRY((\inst_seg|cnt_data [28] & !\inst_seg|Add0~55 ))

	.dataa(gnd),
	.datab(\inst_seg|cnt_data [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_seg|Add0~55 ),
	.combout(\inst_seg|Add0~56_combout ),
	.cout(\inst_seg|Add0~57 ));
// synopsys translate_off
defparam \inst_seg|Add0~56 .lut_mask = 16'hC30C;
defparam \inst_seg|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y9_N25
dffeas \inst_seg|cnt_data[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_seg|Add0~56_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_seg|cnt_data [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_seg|cnt_data[28] .is_wysiwyg = "true";
defparam \inst_seg|cnt_data[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N26
cycloneive_lcell_comb \inst_seg|Add0~58 (
// Equation(s):
// \inst_seg|Add0~58_combout  = (\inst_seg|cnt_data [29] & (!\inst_seg|Add0~57 )) # (!\inst_seg|cnt_data [29] & ((\inst_seg|Add0~57 ) # (GND)))
// \inst_seg|Add0~59  = CARRY((!\inst_seg|Add0~57 ) # (!\inst_seg|cnt_data [29]))

	.dataa(\inst_seg|cnt_data [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_seg|Add0~57 ),
	.combout(\inst_seg|Add0~58_combout ),
	.cout(\inst_seg|Add0~59 ));
// synopsys translate_off
defparam \inst_seg|Add0~58 .lut_mask = 16'h5A5F;
defparam \inst_seg|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y9_N27
dffeas \inst_seg|cnt_data[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_seg|Add0~58_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_seg|cnt_data [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_seg|cnt_data[29] .is_wysiwyg = "true";
defparam \inst_seg|cnt_data[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N28
cycloneive_lcell_comb \inst_seg|Add0~60 (
// Equation(s):
// \inst_seg|Add0~60_combout  = (\inst_seg|cnt_data [30] & (\inst_seg|Add0~59  $ (GND))) # (!\inst_seg|cnt_data [30] & (!\inst_seg|Add0~59  & VCC))
// \inst_seg|Add0~61  = CARRY((\inst_seg|cnt_data [30] & !\inst_seg|Add0~59 ))

	.dataa(gnd),
	.datab(\inst_seg|cnt_data [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_seg|Add0~59 ),
	.combout(\inst_seg|Add0~60_combout ),
	.cout(\inst_seg|Add0~61 ));
// synopsys translate_off
defparam \inst_seg|Add0~60 .lut_mask = 16'hC30C;
defparam \inst_seg|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y9_N29
dffeas \inst_seg|cnt_data[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_seg|Add0~60_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_seg|cnt_data [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_seg|cnt_data[30] .is_wysiwyg = "true";
defparam \inst_seg|cnt_data[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N30
cycloneive_lcell_comb \inst_seg|Add0~62 (
// Equation(s):
// \inst_seg|Add0~62_combout  = \inst_seg|cnt_data [31] $ (\inst_seg|Add0~61 )

	.dataa(\inst_seg|cnt_data [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst_seg|Add0~61 ),
	.combout(\inst_seg|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst_seg|Add0~62 .lut_mask = 16'h5A5A;
defparam \inst_seg|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y9_N31
dffeas \inst_seg|cnt_data[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_seg|Add0~62_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_seg|cnt_data [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_seg|cnt_data[31] .is_wysiwyg = "true";
defparam \inst_seg|cnt_data[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N0
cycloneive_lcell_comb \inst_seg|Equal0~0 (
// Equation(s):
// \inst_seg|Equal0~0_combout  = (!\inst_seg|cnt_data [29] & (!\inst_seg|cnt_data [30] & (!\inst_seg|cnt_data [28] & !\inst_seg|cnt_data [31])))

	.dataa(\inst_seg|cnt_data [29]),
	.datab(\inst_seg|cnt_data [30]),
	.datac(\inst_seg|cnt_data [28]),
	.datad(\inst_seg|cnt_data [31]),
	.cin(gnd),
	.combout(\inst_seg|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_seg|Equal0~0 .lut_mask = 16'h0001;
defparam \inst_seg|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N2
cycloneive_lcell_comb \inst_seg|Equal0~1 (
// Equation(s):
// \inst_seg|Equal0~1_combout  = (!\inst_seg|cnt_data [24] & (!\inst_seg|cnt_data [27] & (!\inst_seg|cnt_data [26] & !\inst_seg|cnt_data [25])))

	.dataa(\inst_seg|cnt_data [24]),
	.datab(\inst_seg|cnt_data [27]),
	.datac(\inst_seg|cnt_data [26]),
	.datad(\inst_seg|cnt_data [25]),
	.cin(gnd),
	.combout(\inst_seg|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_seg|Equal0~1 .lut_mask = 16'h0001;
defparam \inst_seg|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N10
cycloneive_lcell_comb \inst_seg|Equal0~3 (
// Equation(s):
// \inst_seg|Equal0~3_combout  = (!\inst_seg|cnt_data [16] & (!\inst_seg|cnt_data [19] & (!\inst_seg|cnt_data [18] & !\inst_seg|cnt_data [17])))

	.dataa(\inst_seg|cnt_data [16]),
	.datab(\inst_seg|cnt_data [19]),
	.datac(\inst_seg|cnt_data [18]),
	.datad(\inst_seg|cnt_data [17]),
	.cin(gnd),
	.combout(\inst_seg|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst_seg|Equal0~3 .lut_mask = 16'h0001;
defparam \inst_seg|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N28
cycloneive_lcell_comb \inst_seg|Equal0~2 (
// Equation(s):
// \inst_seg|Equal0~2_combout  = (!\inst_seg|cnt_data [23] & (!\inst_seg|cnt_data [22] & (!\inst_seg|cnt_data [21] & !\inst_seg|cnt_data [20])))

	.dataa(\inst_seg|cnt_data [23]),
	.datab(\inst_seg|cnt_data [22]),
	.datac(\inst_seg|cnt_data [21]),
	.datad(\inst_seg|cnt_data [20]),
	.cin(gnd),
	.combout(\inst_seg|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_seg|Equal0~2 .lut_mask = 16'h0001;
defparam \inst_seg|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N6
cycloneive_lcell_comb \inst_seg|Equal0~4 (
// Equation(s):
// \inst_seg|Equal0~4_combout  = (\inst_seg|Equal0~0_combout  & (\inst_seg|Equal0~1_combout  & (\inst_seg|Equal0~3_combout  & \inst_seg|Equal0~2_combout )))

	.dataa(\inst_seg|Equal0~0_combout ),
	.datab(\inst_seg|Equal0~1_combout ),
	.datac(\inst_seg|Equal0~3_combout ),
	.datad(\inst_seg|Equal0~2_combout ),
	.cin(gnd),
	.combout(\inst_seg|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst_seg|Equal0~4 .lut_mask = 16'h8000;
defparam \inst_seg|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N30
cycloneive_lcell_comb \inst_seg|cnt_data~8 (
// Equation(s):
// \inst_seg|cnt_data~8_combout  = (\inst_seg|Add0~0_combout  & ((!\inst_seg|Equal0~4_combout ) # (!\inst_seg|Equal0~9_combout )))

	.dataa(\inst_seg|Add0~0_combout ),
	.datab(gnd),
	.datac(\inst_seg|Equal0~9_combout ),
	.datad(\inst_seg|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst_seg|cnt_data~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst_seg|cnt_data~8 .lut_mask = 16'h0AAA;
defparam \inst_seg|cnt_data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N29
dffeas \inst_seg|cnt_data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_seg|cnt_data~8_combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_seg|cnt_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_seg|cnt_data[0] .is_wysiwyg = "true";
defparam \inst_seg|cnt_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N2
cycloneive_lcell_comb \inst_seg|Add0~2 (
// Equation(s):
// \inst_seg|Add0~2_combout  = (\inst_seg|cnt_data [1] & (!\inst_seg|Add0~1 )) # (!\inst_seg|cnt_data [1] & ((\inst_seg|Add0~1 ) # (GND)))
// \inst_seg|Add0~3  = CARRY((!\inst_seg|Add0~1 ) # (!\inst_seg|cnt_data [1]))

	.dataa(gnd),
	.datab(\inst_seg|cnt_data [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_seg|Add0~1 ),
	.combout(\inst_seg|Add0~2_combout ),
	.cout(\inst_seg|Add0~3 ));
// synopsys translate_off
defparam \inst_seg|Add0~2 .lut_mask = 16'h3C3F;
defparam \inst_seg|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N0
cycloneive_lcell_comb \inst_seg|cnt_data~7 (
// Equation(s):
// \inst_seg|cnt_data~7_combout  = (\inst_seg|Add0~2_combout  & ((!\inst_seg|Equal0~4_combout ) # (!\inst_seg|Equal0~9_combout )))

	.dataa(\inst_seg|Add0~2_combout ),
	.datab(gnd),
	.datac(\inst_seg|Equal0~9_combout ),
	.datad(\inst_seg|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst_seg|cnt_data~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst_seg|cnt_data~7 .lut_mask = 16'h0AAA;
defparam \inst_seg|cnt_data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N17
dffeas \inst_seg|cnt_data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_seg|cnt_data~7_combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_seg|cnt_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_seg|cnt_data[1] .is_wysiwyg = "true";
defparam \inst_seg|cnt_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N4
cycloneive_lcell_comb \inst_seg|Add0~4 (
// Equation(s):
// \inst_seg|Add0~4_combout  = (\inst_seg|cnt_data [2] & (\inst_seg|Add0~3  $ (GND))) # (!\inst_seg|cnt_data [2] & (!\inst_seg|Add0~3  & VCC))
// \inst_seg|Add0~5  = CARRY((\inst_seg|cnt_data [2] & !\inst_seg|Add0~3 ))

	.dataa(\inst_seg|cnt_data [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_seg|Add0~3 ),
	.combout(\inst_seg|Add0~4_combout ),
	.cout(\inst_seg|Add0~5 ));
// synopsys translate_off
defparam \inst_seg|Add0~4 .lut_mask = 16'hA50A;
defparam \inst_seg|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N20
cycloneive_lcell_comb \inst_seg|cnt_data~6 (
// Equation(s):
// \inst_seg|cnt_data~6_combout  = (\inst_seg|Add0~4_combout  & ((!\inst_seg|Equal0~4_combout ) # (!\inst_seg|Equal0~9_combout )))

	.dataa(gnd),
	.datab(\inst_seg|Equal0~9_combout ),
	.datac(\inst_seg|Add0~4_combout ),
	.datad(\inst_seg|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst_seg|cnt_data~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst_seg|cnt_data~6 .lut_mask = 16'h30F0;
defparam \inst_seg|cnt_data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N21
dffeas \inst_seg|cnt_data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_seg|cnt_data~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_seg|cnt_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_seg|cnt_data[2] .is_wysiwyg = "true";
defparam \inst_seg|cnt_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N6
cycloneive_lcell_comb \inst_seg|Add0~6 (
// Equation(s):
// \inst_seg|Add0~6_combout  = (\inst_seg|cnt_data [3] & (!\inst_seg|Add0~5 )) # (!\inst_seg|cnt_data [3] & ((\inst_seg|Add0~5 ) # (GND)))
// \inst_seg|Add0~7  = CARRY((!\inst_seg|Add0~5 ) # (!\inst_seg|cnt_data [3]))

	.dataa(gnd),
	.datab(\inst_seg|cnt_data [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_seg|Add0~5 ),
	.combout(\inst_seg|Add0~6_combout ),
	.cout(\inst_seg|Add0~7 ));
// synopsys translate_off
defparam \inst_seg|Add0~6 .lut_mask = 16'h3C3F;
defparam \inst_seg|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N10
cycloneive_lcell_comb \inst_seg|cnt_data~5 (
// Equation(s):
// \inst_seg|cnt_data~5_combout  = (\inst_seg|Add0~6_combout  & ((!\inst_seg|Equal0~4_combout ) # (!\inst_seg|Equal0~9_combout )))

	.dataa(gnd),
	.datab(\inst_seg|Equal0~9_combout ),
	.datac(\inst_seg|Add0~6_combout ),
	.datad(\inst_seg|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst_seg|cnt_data~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst_seg|cnt_data~5 .lut_mask = 16'h30F0;
defparam \inst_seg|cnt_data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N5
dffeas \inst_seg|cnt_data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_seg|cnt_data~5_combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_seg|cnt_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_seg|cnt_data[3] .is_wysiwyg = "true";
defparam \inst_seg|cnt_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N8
cycloneive_lcell_comb \inst_seg|Add0~8 (
// Equation(s):
// \inst_seg|Add0~8_combout  = (\inst_seg|cnt_data [4] & (\inst_seg|Add0~7  $ (GND))) # (!\inst_seg|cnt_data [4] & (!\inst_seg|Add0~7  & VCC))
// \inst_seg|Add0~9  = CARRY((\inst_seg|cnt_data [4] & !\inst_seg|Add0~7 ))

	.dataa(gnd),
	.datab(\inst_seg|cnt_data [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_seg|Add0~7 ),
	.combout(\inst_seg|Add0~8_combout ),
	.cout(\inst_seg|Add0~9 ));
// synopsys translate_off
defparam \inst_seg|Add0~8 .lut_mask = 16'hC30C;
defparam \inst_seg|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y10_N9
dffeas \inst_seg|cnt_data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_seg|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_seg|cnt_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_seg|cnt_data[4] .is_wysiwyg = "true";
defparam \inst_seg|cnt_data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N11
dffeas \inst_seg|cnt_data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_seg|Add0~10_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_seg|cnt_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_seg|cnt_data[5] .is_wysiwyg = "true";
defparam \inst_seg|cnt_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N26
cycloneive_lcell_comb \inst_seg|Equal0~7 (
// Equation(s):
// \inst_seg|Equal0~7_combout  = (!\inst_seg|cnt_data [5] & (\inst_seg|cnt_data [6] & (!\inst_seg|cnt_data [4] & !\inst_seg|cnt_data [7])))

	.dataa(\inst_seg|cnt_data [5]),
	.datab(\inst_seg|cnt_data [6]),
	.datac(\inst_seg|cnt_data [4]),
	.datad(\inst_seg|cnt_data [7]),
	.cin(gnd),
	.combout(\inst_seg|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst_seg|Equal0~7 .lut_mask = 16'h0004;
defparam \inst_seg|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N18
cycloneive_lcell_comb \inst_seg|Equal0~6 (
// Equation(s):
// \inst_seg|Equal0~6_combout  = (\inst_seg|cnt_data [8] & (!\inst_seg|cnt_data [10] & (\inst_seg|cnt_data [9] & !\inst_seg|cnt_data [11])))

	.dataa(\inst_seg|cnt_data [8]),
	.datab(\inst_seg|cnt_data [10]),
	.datac(\inst_seg|cnt_data [9]),
	.datad(\inst_seg|cnt_data [11]),
	.cin(gnd),
	.combout(\inst_seg|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst_seg|Equal0~6 .lut_mask = 16'h0020;
defparam \inst_seg|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N14
cycloneive_lcell_comb \inst_seg|Equal0~8 (
// Equation(s):
// \inst_seg|Equal0~8_combout  = (\inst_seg|cnt_data [3] & (\inst_seg|cnt_data [2] & (\inst_seg|cnt_data [1] & !\inst_seg|cnt_data [0])))

	.dataa(\inst_seg|cnt_data [3]),
	.datab(\inst_seg|cnt_data [2]),
	.datac(\inst_seg|cnt_data [1]),
	.datad(\inst_seg|cnt_data [0]),
	.cin(gnd),
	.combout(\inst_seg|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst_seg|Equal0~8 .lut_mask = 16'h0080;
defparam \inst_seg|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N12
cycloneive_lcell_comb \inst_seg|Equal0~5 (
// Equation(s):
// \inst_seg|Equal0~5_combout  = (!\inst_seg|cnt_data [13] & (\inst_seg|cnt_data [14] & (\inst_seg|cnt_data [15] & !\inst_seg|cnt_data [12])))

	.dataa(\inst_seg|cnt_data [13]),
	.datab(\inst_seg|cnt_data [14]),
	.datac(\inst_seg|cnt_data [15]),
	.datad(\inst_seg|cnt_data [12]),
	.cin(gnd),
	.combout(\inst_seg|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst_seg|Equal0~5 .lut_mask = 16'h0040;
defparam \inst_seg|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N8
cycloneive_lcell_comb \inst_seg|Equal0~9 (
// Equation(s):
// \inst_seg|Equal0~9_combout  = (\inst_seg|Equal0~7_combout  & (\inst_seg|Equal0~6_combout  & (\inst_seg|Equal0~8_combout  & \inst_seg|Equal0~5_combout )))

	.dataa(\inst_seg|Equal0~7_combout ),
	.datab(\inst_seg|Equal0~6_combout ),
	.datac(\inst_seg|Equal0~8_combout ),
	.datad(\inst_seg|Equal0~5_combout ),
	.cin(gnd),
	.combout(\inst_seg|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst_seg|Equal0~9 .lut_mask = 16'h8000;
defparam \inst_seg|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N24
cycloneive_lcell_comb \inst_seg|Equal0~10 (
// Equation(s):
// \inst_seg|Equal0~10_combout  = (\inst_seg|Equal0~9_combout  & \inst_seg|Equal0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst_seg|Equal0~9_combout ),
	.datad(\inst_seg|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst_seg|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst_seg|Equal0~10 .lut_mask = 16'hF000;
defparam \inst_seg|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N25
dffeas \inst_seg|cnt (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_seg|Equal0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_seg|cnt~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_seg|cnt .is_wysiwyg = "true";
defparam \inst_seg|cnt .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N28
cycloneive_lcell_comb \inst_seg|c_status[0]~2 (
// Equation(s):
// \inst_seg|c_status[0]~2_combout  = !\inst_seg|c_status [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst_seg|c_status [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst_seg|c_status[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_seg|c_status[0]~2 .lut_mask = 16'h0F0F;
defparam \inst_seg|c_status[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y4_N29
dffeas \inst_seg|c_status[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_seg|c_status[0]~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_seg|cnt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_seg|c_status [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_seg|c_status[0] .is_wysiwyg = "true";
defparam \inst_seg|c_status[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N30
cycloneive_lcell_comb \inst_seg|c_status[1]~1 (
// Equation(s):
// \inst_seg|c_status[1]~1_combout  = \inst_seg|c_status [1] $ (((\inst_seg|cnt~q  & \inst_seg|c_status [0])))

	.dataa(\inst_seg|cnt~q ),
	.datab(gnd),
	.datac(\inst_seg|c_status [1]),
	.datad(\inst_seg|c_status [0]),
	.cin(gnd),
	.combout(\inst_seg|c_status[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_seg|c_status[1]~1 .lut_mask = 16'h5AF0;
defparam \inst_seg|c_status[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y4_N31
dffeas \inst_seg|c_status[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_seg|c_status[1]~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_seg|c_status [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_seg|c_status[1] .is_wysiwyg = "true";
defparam \inst_seg|c_status[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N4
cycloneive_lcell_comb \inst_seg|c_status[2]~0 (
// Equation(s):
// \inst_seg|c_status[2]~0_combout  = \inst_seg|c_status [2] $ (((\inst_seg|c_status [1] & (\inst_seg|cnt~q  & \inst_seg|c_status [0]))))

	.dataa(\inst_seg|c_status [1]),
	.datab(\inst_seg|cnt~q ),
	.datac(\inst_seg|c_status [2]),
	.datad(\inst_seg|c_status [0]),
	.cin(gnd),
	.combout(\inst_seg|c_status[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_seg|c_status[2]~0 .lut_mask = 16'h78F0;
defparam \inst_seg|c_status[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y4_N5
dffeas \inst_seg|c_status[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_seg|c_status[2]~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_seg|c_status [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_seg|c_status[2] .is_wysiwyg = "true";
defparam \inst_seg|c_status[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y24_N8
cycloneive_io_ibuf \data[6]~input (
	.i(data[6]),
	.ibar(gnd),
	.o(\data[6]~input_o ));
// synopsys translate_off
defparam \data[6]~input .bus_hold = "false";
defparam \data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X23_Y4_N11
dffeas \u_sram_controller|rd_data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[6]~input_o ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_sram_controller|cstate.REA1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sram_controller|rd_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sram_controller|rd_data[6] .is_wysiwyg = "true";
defparam \u_sram_controller|rd_data[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X13_Y24_N22
cycloneive_io_ibuf \data[2]~input (
	.i(data[2]),
	.ibar(gnd),
	.o(\data[2]~input_o ));
// synopsys translate_off
defparam \data[2]~input .bus_hold = "false";
defparam \data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X23_Y4_N9
dffeas \u_sram_controller|rd_data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[2]~input_o ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_sram_controller|cstate.REA1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sram_controller|rd_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sram_controller|rd_data[2] .is_wysiwyg = "true";
defparam \u_sram_controller|rd_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N8
cycloneive_lcell_comb \inst_seg|Mux1~4 (
// Equation(s):
// \inst_seg|Mux1~4_combout  = (\inst_seg|c_status [0] & (\u_sram_controller|rd_data [6])) # (!\inst_seg|c_status [0] & ((\u_sram_controller|rd_data [2])))

	.dataa(\u_sram_controller|rd_data [6]),
	.datab(gnd),
	.datac(\u_sram_controller|rd_data [2]),
	.datad(\inst_seg|c_status [0]),
	.cin(gnd),
	.combout(\inst_seg|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst_seg|Mux1~4 .lut_mask = 16'hAAF0;
defparam \inst_seg|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N20
cycloneive_lcell_comb \inst_seg|Mux1~5 (
// Equation(s):
// \inst_seg|Mux1~5_combout  = (\inst_seg|c_status [2] & (\inst_seg|c_status [0] & (\inst_seg|c_status [1]))) # (!\inst_seg|c_status [2] & (((!\inst_seg|c_status [1] & \inst_seg|Mux1~4_combout ))))

	.dataa(\inst_seg|c_status [2]),
	.datab(\inst_seg|c_status [0]),
	.datac(\inst_seg|c_status [1]),
	.datad(\inst_seg|Mux1~4_combout ),
	.cin(gnd),
	.combout(\inst_seg|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst_seg|Mux1~5 .lut_mask = 16'h8580;
defparam \inst_seg|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N21
dffeas \inst_seg|num[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_seg|Mux1~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_seg|cnt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_seg|num [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_seg|num[2] .is_wysiwyg = "true";
defparam \inst_seg|num[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X9_Y24_N8
cycloneive_io_ibuf \data[4]~input (
	.i(data[4]),
	.ibar(gnd),
	.o(\data[4]~input_o ));
// synopsys translate_off
defparam \data[4]~input .bus_hold = "false";
defparam \data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N18
cycloneive_lcell_comb \u_sram_controller|rd_data[4]~feeder (
// Equation(s):
// \u_sram_controller|rd_data[4]~feeder_combout  = \data[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[4]~input_o ),
	.cin(gnd),
	.combout(\u_sram_controller|rd_data[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_sram_controller|rd_data[4]~feeder .lut_mask = 16'hFF00;
defparam \u_sram_controller|rd_data[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N19
dffeas \u_sram_controller|rd_data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_sram_controller|rd_data[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_sram_controller|cstate.REA1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sram_controller|rd_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sram_controller|rd_data[4] .is_wysiwyg = "true";
defparam \u_sram_controller|rd_data[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y24_N22
cycloneive_io_ibuf \data[0]~input (
	.i(data[0]),
	.ibar(gnd),
	.o(\data[0]~input_o ));
// synopsys translate_off
defparam \data[0]~input .bus_hold = "false";
defparam \data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X23_Y4_N25
dffeas \u_sram_controller|rd_data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[0]~input_o ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_sram_controller|cstate.REA1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sram_controller|rd_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sram_controller|rd_data[0] .is_wysiwyg = "true";
defparam \u_sram_controller|rd_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N24
cycloneive_lcell_comb \inst_seg|Mux3~4 (
// Equation(s):
// \inst_seg|Mux3~4_combout  = (\inst_seg|c_status [0] & (\u_sram_controller|rd_data [4])) # (!\inst_seg|c_status [0] & ((\u_sram_controller|rd_data [0])))

	.dataa(gnd),
	.datab(\u_sram_controller|rd_data [4]),
	.datac(\u_sram_controller|rd_data [0]),
	.datad(\inst_seg|c_status [0]),
	.cin(gnd),
	.combout(\inst_seg|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst_seg|Mux3~4 .lut_mask = 16'hCCF0;
defparam \inst_seg|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N28
cycloneive_lcell_comb \inst_seg|Mux3~5 (
// Equation(s):
// \inst_seg|Mux3~5_combout  = (\inst_seg|c_status [2] & (\inst_seg|c_status [0] & (\inst_seg|c_status [1]))) # (!\inst_seg|c_status [2] & (((!\inst_seg|c_status [1] & \inst_seg|Mux3~4_combout ))))

	.dataa(\inst_seg|c_status [2]),
	.datab(\inst_seg|c_status [0]),
	.datac(\inst_seg|c_status [1]),
	.datad(\inst_seg|Mux3~4_combout ),
	.cin(gnd),
	.combout(\inst_seg|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst_seg|Mux3~5 .lut_mask = 16'h8580;
defparam \inst_seg|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N29
dffeas \inst_seg|num[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_seg|Mux3~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_seg|cnt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_seg|num [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_seg|num[0] .is_wysiwyg = "true";
defparam \inst_seg|num[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N12
cycloneive_lcell_comb \inst_seg|Decoder0~8 (
// Equation(s):
// \inst_seg|Decoder0~8_combout  = (!\inst_seg|c_status [2] & !\inst_seg|c_status [1])

	.dataa(\inst_seg|c_status [2]),
	.datab(gnd),
	.datac(\inst_seg|c_status [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst_seg|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst_seg|Decoder0~8 .lut_mask = 16'h0505;
defparam \inst_seg|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X5_Y24_N8
cycloneive_io_ibuf \data[7]~input (
	.i(data[7]),
	.ibar(gnd),
	.o(\data[7]~input_o ));
// synopsys translate_off
defparam \data[7]~input .bus_hold = "false";
defparam \data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N14
cycloneive_lcell_comb \u_sram_controller|rd_data[7]~feeder (
// Equation(s):
// \u_sram_controller|rd_data[7]~feeder_combout  = \data[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[7]~input_o ),
	.cin(gnd),
	.combout(\u_sram_controller|rd_data[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_sram_controller|rd_data[7]~feeder .lut_mask = 16'hFF00;
defparam \u_sram_controller|rd_data[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N15
dffeas \u_sram_controller|rd_data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_sram_controller|rd_data[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_sram_controller|cstate.REA1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sram_controller|rd_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sram_controller|rd_data[7] .is_wysiwyg = "true";
defparam \u_sram_controller|rd_data[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y24_N15
cycloneive_io_ibuf \data[3]~input (
	.i(data[3]),
	.ibar(gnd),
	.o(\data[3]~input_o ));
// synopsys translate_off
defparam \data[3]~input .bus_hold = "false";
defparam \data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N4
cycloneive_lcell_comb \u_sram_controller|rd_data[3]~feeder (
// Equation(s):
// \u_sram_controller|rd_data[3]~feeder_combout  = \data[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[3]~input_o ),
	.cin(gnd),
	.combout(\u_sram_controller|rd_data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_sram_controller|rd_data[3]~feeder .lut_mask = 16'hFF00;
defparam \u_sram_controller|rd_data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N5
dffeas \u_sram_controller|rd_data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_sram_controller|rd_data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_sram_controller|cstate.REA1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sram_controller|rd_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sram_controller|rd_data[3] .is_wysiwyg = "true";
defparam \u_sram_controller|rd_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N30
cycloneive_lcell_comb \inst_seg|Mux0~0 (
// Equation(s):
// \inst_seg|Mux0~0_combout  = ((\inst_seg|c_status [0] & (\u_sram_controller|rd_data [7])) # (!\inst_seg|c_status [0] & ((\u_sram_controller|rd_data [3])))) # (!\inst_seg|Decoder0~8_combout )

	.dataa(\inst_seg|Decoder0~8_combout ),
	.datab(\inst_seg|c_status [0]),
	.datac(\u_sram_controller|rd_data [7]),
	.datad(\u_sram_controller|rd_data [3]),
	.cin(gnd),
	.combout(\inst_seg|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_seg|Mux0~0 .lut_mask = 16'hF7D5;
defparam \inst_seg|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N31
dffeas \inst_seg|num[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_seg|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_seg|cnt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_seg|num [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_seg|num[3] .is_wysiwyg = "true";
defparam \inst_seg|num[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X13_Y24_N15
cycloneive_io_ibuf \data[1]~input (
	.i(data[1]),
	.ibar(gnd),
	.o(\data[1]~input_o ));
// synopsys translate_off
defparam \data[1]~input .bus_hold = "false";
defparam \data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N16
cycloneive_lcell_comb \u_sram_controller|rd_data[1]~feeder (
// Equation(s):
// \u_sram_controller|rd_data[1]~feeder_combout  = \data[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[1]~input_o ),
	.cin(gnd),
	.combout(\u_sram_controller|rd_data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_sram_controller|rd_data[1]~feeder .lut_mask = 16'hFF00;
defparam \u_sram_controller|rd_data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N17
dffeas \u_sram_controller|rd_data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_sram_controller|rd_data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_sram_controller|cstate.REA1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sram_controller|rd_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sram_controller|rd_data[1] .is_wysiwyg = "true";
defparam \u_sram_controller|rd_data[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y24_N1
cycloneive_io_ibuf \data[5]~input (
	.i(data[5]),
	.ibar(gnd),
	.o(\data[5]~input_o ));
// synopsys translate_off
defparam \data[5]~input .bus_hold = "false";
defparam \data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X23_Y4_N23
dffeas \u_sram_controller|rd_data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[5]~input_o ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_sram_controller|cstate.REA1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sram_controller|rd_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sram_controller|rd_data[5] .is_wysiwyg = "true";
defparam \u_sram_controller|rd_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N22
cycloneive_lcell_comb \inst_seg|Mux2~0 (
// Equation(s):
// \inst_seg|Mux2~0_combout  = (\inst_seg|c_status [1] & (((!\inst_seg|c_status [2])) # (!\inst_seg|c_status [0]))) # (!\inst_seg|c_status [1] & ((\inst_seg|c_status [2]) # ((\inst_seg|c_status [0] & \u_sram_controller|rd_data [5]))))

	.dataa(\inst_seg|c_status [1]),
	.datab(\inst_seg|c_status [0]),
	.datac(\u_sram_controller|rd_data [5]),
	.datad(\inst_seg|c_status [2]),
	.cin(gnd),
	.combout(\inst_seg|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_seg|Mux2~0 .lut_mask = 16'h77EA;
defparam \inst_seg|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N26
cycloneive_lcell_comb \inst_seg|Mux2~1 (
// Equation(s):
// \inst_seg|Mux2~1_combout  = (\inst_seg|Mux2~0_combout ) # ((\u_sram_controller|rd_data [1] & !\inst_seg|c_status [0]))

	.dataa(gnd),
	.datab(\u_sram_controller|rd_data [1]),
	.datac(\inst_seg|Mux2~0_combout ),
	.datad(\inst_seg|c_status [0]),
	.cin(gnd),
	.combout(\inst_seg|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_seg|Mux2~1 .lut_mask = 16'hF0FC;
defparam \inst_seg|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N27
dffeas \inst_seg|num[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_seg|Mux2~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_seg|cnt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_seg|num [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_seg|num[1] .is_wysiwyg = "true";
defparam \inst_seg|num[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N16
cycloneive_lcell_comb \inst_seg|WideOr7~0 (
// Equation(s):
// \inst_seg|WideOr7~0_combout  = (\inst_seg|num [2] & ((\inst_seg|num [1]) # (\inst_seg|num [0] $ (\inst_seg|num [3])))) # (!\inst_seg|num [2] & ((\inst_seg|num [3] & ((!\inst_seg|num [1]))) # (!\inst_seg|num [3] & ((\inst_seg|num [1]) # (!\inst_seg|num 
// [0])))))

	.dataa(\inst_seg|num [2]),
	.datab(\inst_seg|num [0]),
	.datac(\inst_seg|num [3]),
	.datad(\inst_seg|num [1]),
	.cin(gnd),
	.combout(\inst_seg|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_seg|WideOr7~0 .lut_mask = 16'hAF79;
defparam \inst_seg|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y4_N17
dffeas \inst_seg|seg_data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_seg|WideOr7~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_seg|seg_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_seg|seg_data[0] .is_wysiwyg = "true";
defparam \inst_seg|seg_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N2
cycloneive_lcell_comb \inst_seg|WideOr6~0 (
// Equation(s):
// \inst_seg|WideOr6~0_combout  = (\inst_seg|num [3] & (!\inst_seg|num [1] & ((\inst_seg|num [0]) # (!\inst_seg|num [2])))) # (!\inst_seg|num [3] & ((\inst_seg|num [0] $ (!\inst_seg|num [1])) # (!\inst_seg|num [2])))

	.dataa(\inst_seg|num [2]),
	.datab(\inst_seg|num [0]),
	.datac(\inst_seg|num [3]),
	.datad(\inst_seg|num [1]),
	.cin(gnd),
	.combout(\inst_seg|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_seg|WideOr6~0 .lut_mask = 16'h0DD7;
defparam \inst_seg|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y4_N3
dffeas \inst_seg|seg_data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_seg|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_seg|seg_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_seg|seg_data[1] .is_wysiwyg = "true";
defparam \inst_seg|seg_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N12
cycloneive_lcell_comb \inst_seg|WideOr5~0 (
// Equation(s):
// \inst_seg|WideOr5~0_combout  = (\inst_seg|num [2] & (((\inst_seg|num [0] & !\inst_seg|num [1])) # (!\inst_seg|num [3]))) # (!\inst_seg|num [2] & ((\inst_seg|num [0]) # ((!\inst_seg|num [1]))))

	.dataa(\inst_seg|num [2]),
	.datab(\inst_seg|num [0]),
	.datac(\inst_seg|num [3]),
	.datad(\inst_seg|num [1]),
	.cin(gnd),
	.combout(\inst_seg|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_seg|WideOr5~0 .lut_mask = 16'h4EDF;
defparam \inst_seg|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y4_N13
dffeas \inst_seg|seg_data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_seg|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_seg|seg_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_seg|seg_data[2] .is_wysiwyg = "true";
defparam \inst_seg|seg_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N6
cycloneive_lcell_comb \inst_seg|WideOr4~0 (
// Equation(s):
// \inst_seg|WideOr4~0_combout  = (\inst_seg|num [1] & ((\inst_seg|num [2] & (!\inst_seg|num [0])) # (!\inst_seg|num [2] & ((\inst_seg|num [0]) # (!\inst_seg|num [3]))))) # (!\inst_seg|num [1] & ((\inst_seg|num [3]) # (\inst_seg|num [2] $ (!\inst_seg|num 
// [0]))))

	.dataa(\inst_seg|num [2]),
	.datab(\inst_seg|num [0]),
	.datac(\inst_seg|num [3]),
	.datad(\inst_seg|num [1]),
	.cin(gnd),
	.combout(\inst_seg|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_seg|WideOr4~0 .lut_mask = 16'h67F9;
defparam \inst_seg|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y4_N7
dffeas \inst_seg|seg_data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_seg|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_seg|seg_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_seg|seg_data[3] .is_wysiwyg = "true";
defparam \inst_seg|seg_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N28
cycloneive_lcell_comb \inst_seg|WideOr3~0 (
// Equation(s):
// \inst_seg|WideOr3~0_combout  = (\inst_seg|num [2] & ((\inst_seg|num [3]) # ((!\inst_seg|num [0] & \inst_seg|num [1])))) # (!\inst_seg|num [2] & (\inst_seg|num [0] $ (((!\inst_seg|num [1]) # (!\inst_seg|num [3])))))

	.dataa(\inst_seg|num [2]),
	.datab(\inst_seg|num [0]),
	.datac(\inst_seg|num [3]),
	.datad(\inst_seg|num [1]),
	.cin(gnd),
	.combout(\inst_seg|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_seg|WideOr3~0 .lut_mask = 16'hE3B1;
defparam \inst_seg|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y4_N29
dffeas \inst_seg|seg_data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_seg|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_seg|seg_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_seg|seg_data[4] .is_wysiwyg = "true";
defparam \inst_seg|seg_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N30
cycloneive_lcell_comb \inst_seg|WideOr2~0 (
// Equation(s):
// \inst_seg|WideOr2~0_combout  = (\inst_seg|num [0] & (\inst_seg|num [3] $ (((\inst_seg|num [2] & !\inst_seg|num [1]))))) # (!\inst_seg|num [0] & ((\inst_seg|num [2]) # ((!\inst_seg|num [1]))))

	.dataa(\inst_seg|num [2]),
	.datab(\inst_seg|num [0]),
	.datac(\inst_seg|num [3]),
	.datad(\inst_seg|num [1]),
	.cin(gnd),
	.combout(\inst_seg|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_seg|WideOr2~0 .lut_mask = 16'hE27B;
defparam \inst_seg|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y4_N31
dffeas \inst_seg|seg_data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_seg|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_seg|seg_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_seg|seg_data[5] .is_wysiwyg = "true";
defparam \inst_seg|seg_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N24
cycloneive_lcell_comb \inst_seg|WideOr1~0 (
// Equation(s):
// \inst_seg|WideOr1~0_combout  = (\inst_seg|num [3] & ((\inst_seg|num [0]) # (\inst_seg|num [2] $ (!\inst_seg|num [1])))) # (!\inst_seg|num [3] & ((\inst_seg|num [2] & ((!\inst_seg|num [1]) # (!\inst_seg|num [0]))) # (!\inst_seg|num [2] & ((\inst_seg|num 
// [1])))))

	.dataa(\inst_seg|num [2]),
	.datab(\inst_seg|num [0]),
	.datac(\inst_seg|num [3]),
	.datad(\inst_seg|num [1]),
	.cin(gnd),
	.combout(\inst_seg|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_seg|WideOr1~0 .lut_mask = 16'hE7DA;
defparam \inst_seg|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y4_N25
dffeas \inst_seg|seg_data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_seg|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_seg|seg_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_seg|seg_data[6] .is_wysiwyg = "true";
defparam \inst_seg|seg_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N20
cycloneive_lcell_comb \inst_seg|Decoder0~0 (
// Equation(s):
// \inst_seg|Decoder0~0_combout  = (\inst_seg|c_status [0] & (\inst_seg|c_status [1] & \inst_seg|c_status [2]))

	.dataa(gnd),
	.datab(\inst_seg|c_status [0]),
	.datac(\inst_seg|c_status [1]),
	.datad(\inst_seg|c_status [2]),
	.cin(gnd),
	.combout(\inst_seg|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_seg|Decoder0~0 .lut_mask = 16'hC000;
defparam \inst_seg|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y4_N21
dffeas \inst_seg|seg_a0[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_seg|Decoder0~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_seg|cnt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_seg|seg_a0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_seg|seg_a0[0] .is_wysiwyg = "true";
defparam \inst_seg|seg_a0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N22
cycloneive_lcell_comb \inst_seg|Decoder0~1 (
// Equation(s):
// \inst_seg|Decoder0~1_combout  = (\inst_seg|c_status [2] & (\inst_seg|c_status [1] & !\inst_seg|c_status [0]))

	.dataa(gnd),
	.datab(\inst_seg|c_status [2]),
	.datac(\inst_seg|c_status [1]),
	.datad(\inst_seg|c_status [0]),
	.cin(gnd),
	.combout(\inst_seg|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_seg|Decoder0~1 .lut_mask = 16'h00C0;
defparam \inst_seg|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y4_N23
dffeas \inst_seg|seg_a0[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_seg|Decoder0~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_seg|cnt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_seg|seg_a0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_seg|seg_a0[1] .is_wysiwyg = "true";
defparam \inst_seg|seg_a0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N16
cycloneive_lcell_comb \inst_seg|Decoder0~2 (
// Equation(s):
// \inst_seg|Decoder0~2_combout  = (\inst_seg|c_status [2] & (!\inst_seg|c_status [1] & \inst_seg|c_status [0]))

	.dataa(gnd),
	.datab(\inst_seg|c_status [2]),
	.datac(\inst_seg|c_status [1]),
	.datad(\inst_seg|c_status [0]),
	.cin(gnd),
	.combout(\inst_seg|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_seg|Decoder0~2 .lut_mask = 16'h0C00;
defparam \inst_seg|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y4_N17
dffeas \inst_seg|seg_a0[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_seg|Decoder0~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_seg|cnt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_seg|seg_a0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_seg|seg_a0[2] .is_wysiwyg = "true";
defparam \inst_seg|seg_a0[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N26
cycloneive_lcell_comb \inst_seg|Decoder0~3 (
// Equation(s):
// \inst_seg|Decoder0~3_combout  = (\inst_seg|c_status [2] & (!\inst_seg|c_status [1] & !\inst_seg|c_status [0]))

	.dataa(gnd),
	.datab(\inst_seg|c_status [2]),
	.datac(\inst_seg|c_status [1]),
	.datad(\inst_seg|c_status [0]),
	.cin(gnd),
	.combout(\inst_seg|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst_seg|Decoder0~3 .lut_mask = 16'h000C;
defparam \inst_seg|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y4_N27
dffeas \inst_seg|seg_a0[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_seg|Decoder0~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_seg|cnt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_seg|seg_a0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_seg|seg_a0[3] .is_wysiwyg = "true";
defparam \inst_seg|seg_a0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N12
cycloneive_lcell_comb \inst_seg|Decoder0~4 (
// Equation(s):
// \inst_seg|Decoder0~4_combout  = (!\inst_seg|c_status [2] & (\inst_seg|c_status [1] & \inst_seg|c_status [0]))

	.dataa(gnd),
	.datab(\inst_seg|c_status [2]),
	.datac(\inst_seg|c_status [1]),
	.datad(\inst_seg|c_status [0]),
	.cin(gnd),
	.combout(\inst_seg|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst_seg|Decoder0~4 .lut_mask = 16'h3000;
defparam \inst_seg|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y4_N13
dffeas \inst_seg|seg_a0[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_seg|Decoder0~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_seg|cnt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_seg|seg_a0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_seg|seg_a0[4] .is_wysiwyg = "true";
defparam \inst_seg|seg_a0[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N18
cycloneive_lcell_comb \inst_seg|Decoder0~5 (
// Equation(s):
// \inst_seg|Decoder0~5_combout  = (!\inst_seg|c_status [2] & (\inst_seg|c_status [1] & !\inst_seg|c_status [0]))

	.dataa(gnd),
	.datab(\inst_seg|c_status [2]),
	.datac(\inst_seg|c_status [1]),
	.datad(\inst_seg|c_status [0]),
	.cin(gnd),
	.combout(\inst_seg|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst_seg|Decoder0~5 .lut_mask = 16'h0030;
defparam \inst_seg|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y4_N19
dffeas \inst_seg|seg_a0[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_seg|Decoder0~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_seg|cnt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_seg|seg_a0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_seg|seg_a0[5] .is_wysiwyg = "true";
defparam \inst_seg|seg_a0[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N24
cycloneive_lcell_comb \inst_seg|Decoder0~6 (
// Equation(s):
// \inst_seg|Decoder0~6_combout  = (!\inst_seg|c_status [2] & (!\inst_seg|c_status [1] & \inst_seg|c_status [0]))

	.dataa(gnd),
	.datab(\inst_seg|c_status [2]),
	.datac(\inst_seg|c_status [1]),
	.datad(\inst_seg|c_status [0]),
	.cin(gnd),
	.combout(\inst_seg|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst_seg|Decoder0~6 .lut_mask = 16'h0300;
defparam \inst_seg|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y4_N25
dffeas \inst_seg|seg_a0[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_seg|Decoder0~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_seg|cnt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_seg|seg_a0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_seg|seg_a0[6] .is_wysiwyg = "true";
defparam \inst_seg|seg_a0[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N2
cycloneive_lcell_comb \inst_seg|Decoder0~7 (
// Equation(s):
// \inst_seg|Decoder0~7_combout  = (!\inst_seg|c_status [2] & (!\inst_seg|c_status [1] & !\inst_seg|c_status [0]))

	.dataa(gnd),
	.datab(\inst_seg|c_status [2]),
	.datac(\inst_seg|c_status [1]),
	.datad(\inst_seg|c_status [0]),
	.cin(gnd),
	.combout(\inst_seg|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst_seg|Decoder0~7 .lut_mask = 16'h0003;
defparam \inst_seg|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y4_N3
dffeas \inst_seg|seg_a0[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst_seg|Decoder0~7_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_seg|cnt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_seg|seg_a0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_seg|seg_a0[7] .is_wysiwyg = "true";
defparam \inst_seg|seg_a0[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N15
cycloneive_io_ibuf \key_in[1]~input (
	.i(key_in[1]),
	.ibar(gnd),
	.o(\key_in[1]~input_o ));
// synopsys translate_off
defparam \key_in[1]~input .bus_hold = "false";
defparam \key_in[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N8
cycloneive_io_ibuf \key_in[2]~input (
	.i(key_in[2]),
	.ibar(gnd),
	.o(\key_in[2]~input_o ));
// synopsys translate_off
defparam \key_in[2]~input .bus_hold = "false";
defparam \key_in[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N1
cycloneive_io_ibuf \key_in[3]~input (
	.i(key_in[3]),
	.ibar(gnd),
	.o(\key_in[3]~input_o ));
// synopsys translate_off
defparam \key_in[3]~input .bus_hold = "false";
defparam \key_in[3]~input .simulate_z_as = "z";
// synopsys translate_on

assign we = \we~output_o ;

assign oe = \oe~output_o ;

assign ce = \ce~output_o ;

assign addr[0] = \addr[0]~output_o ;

assign addr[1] = \addr[1]~output_o ;

assign addr[2] = \addr[2]~output_o ;

assign addr[3] = \addr[3]~output_o ;

assign addr[4] = \addr[4]~output_o ;

assign addr[5] = \addr[5]~output_o ;

assign addr[6] = \addr[6]~output_o ;

assign addr[7] = \addr[7]~output_o ;

assign addr[8] = \addr[8]~output_o ;

assign addr[9] = \addr[9]~output_o ;

assign addr[10] = \addr[10]~output_o ;

assign addr[11] = \addr[11]~output_o ;

assign addr[12] = \addr[12]~output_o ;

assign addr[13] = \addr[13]~output_o ;

assign addr[14] = \addr[14]~output_o ;

assign addr[15] = \addr[15]~output_o ;

assign addr[16] = \addr[16]~output_o ;

assign seg_number[0] = \seg_number[0]~output_o ;

assign seg_number[1] = \seg_number[1]~output_o ;

assign seg_number[2] = \seg_number[2]~output_o ;

assign seg_number[3] = \seg_number[3]~output_o ;

assign seg_number[4] = \seg_number[4]~output_o ;

assign seg_number[5] = \seg_number[5]~output_o ;

assign seg_number[6] = \seg_number[6]~output_o ;

assign seg_number[7] = \seg_number[7]~output_o ;

assign seg_choice[0] = \seg_choice[0]~output_o ;

assign seg_choice[1] = \seg_choice[1]~output_o ;

assign seg_choice[2] = \seg_choice[2]~output_o ;

assign seg_choice[3] = \seg_choice[3]~output_o ;

assign seg_choice[4] = \seg_choice[4]~output_o ;

assign seg_choice[5] = \seg_choice[5]~output_o ;

assign seg_choice[6] = \seg_choice[6]~output_o ;

assign seg_choice[7] = \seg_choice[7]~output_o ;

assign data[0] = \data[0]~output_o ;

assign data[1] = \data[1]~output_o ;

assign data[2] = \data[2]~output_o ;

assign data[3] = \data[3]~output_o ;

assign data[4] = \data[4]~output_o ;

assign data[5] = \data[5]~output_o ;

assign data[6] = \data[6]~output_o ;

assign data[7] = \data[7]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_101,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
