
firmware.elf:     file format elf32-littlearm


Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000043c 	.word	0x2000043c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080037b0 	.word	0x080037b0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000440 	.word	0x20000440
 800020c:	080037b0 	.word	0x080037b0

08000210 <__aeabi_drsub>:
 8000210:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000214:	e002      	b.n	800021c <__adddf3>
 8000216:	bf00      	nop

08000218 <__aeabi_dsub>:
 8000218:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800021c <__adddf3>:
 800021c:	b530      	push	{r4, r5, lr}
 800021e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000222:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000226:	ea94 0f05 	teq	r4, r5
 800022a:	bf08      	it	eq
 800022c:	ea90 0f02 	teqeq	r0, r2
 8000230:	bf1f      	itttt	ne
 8000232:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000236:	ea55 0c02 	orrsne.w	ip, r5, r2
 800023a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800023e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000242:	f000 80e2 	beq.w	800040a <__adddf3+0x1ee>
 8000246:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800024a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800024e:	bfb8      	it	lt
 8000250:	426d      	neglt	r5, r5
 8000252:	dd0c      	ble.n	800026e <__adddf3+0x52>
 8000254:	442c      	add	r4, r5
 8000256:	ea80 0202 	eor.w	r2, r0, r2
 800025a:	ea81 0303 	eor.w	r3, r1, r3
 800025e:	ea82 0000 	eor.w	r0, r2, r0
 8000262:	ea83 0101 	eor.w	r1, r3, r1
 8000266:	ea80 0202 	eor.w	r2, r0, r2
 800026a:	ea81 0303 	eor.w	r3, r1, r3
 800026e:	2d36      	cmp	r5, #54	; 0x36
 8000270:	bf88      	it	hi
 8000272:	bd30      	pophi	{r4, r5, pc}
 8000274:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000278:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800027c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000280:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000284:	d002      	beq.n	800028c <__adddf3+0x70>
 8000286:	4240      	negs	r0, r0
 8000288:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800028c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000290:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000294:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000298:	d002      	beq.n	80002a0 <__adddf3+0x84>
 800029a:	4252      	negs	r2, r2
 800029c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a0:	ea94 0f05 	teq	r4, r5
 80002a4:	f000 80a7 	beq.w	80003f6 <__adddf3+0x1da>
 80002a8:	f1a4 0401 	sub.w	r4, r4, #1
 80002ac:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b0:	db0d      	blt.n	80002ce <__adddf3+0xb2>
 80002b2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002b6:	fa22 f205 	lsr.w	r2, r2, r5
 80002ba:	1880      	adds	r0, r0, r2
 80002bc:	f141 0100 	adc.w	r1, r1, #0
 80002c0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002c4:	1880      	adds	r0, r0, r2
 80002c6:	fa43 f305 	asr.w	r3, r3, r5
 80002ca:	4159      	adcs	r1, r3
 80002cc:	e00e      	b.n	80002ec <__adddf3+0xd0>
 80002ce:	f1a5 0520 	sub.w	r5, r5, #32
 80002d2:	f10e 0e20 	add.w	lr, lr, #32
 80002d6:	2a01      	cmp	r2, #1
 80002d8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002dc:	bf28      	it	cs
 80002de:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002e2:	fa43 f305 	asr.w	r3, r3, r5
 80002e6:	18c0      	adds	r0, r0, r3
 80002e8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002ec:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002f0:	d507      	bpl.n	8000302 <__adddf3+0xe6>
 80002f2:	f04f 0e00 	mov.w	lr, #0
 80002f6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002fa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002fe:	eb6e 0101 	sbc.w	r1, lr, r1
 8000302:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000306:	d31b      	bcc.n	8000340 <__adddf3+0x124>
 8000308:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800030c:	d30c      	bcc.n	8000328 <__adddf3+0x10c>
 800030e:	0849      	lsrs	r1, r1, #1
 8000310:	ea5f 0030 	movs.w	r0, r0, rrx
 8000314:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000318:	f104 0401 	add.w	r4, r4, #1
 800031c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000320:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000324:	f080 809a 	bcs.w	800045c <__adddf3+0x240>
 8000328:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800032c:	bf08      	it	eq
 800032e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000332:	f150 0000 	adcs.w	r0, r0, #0
 8000336:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800033a:	ea41 0105 	orr.w	r1, r1, r5
 800033e:	bd30      	pop	{r4, r5, pc}
 8000340:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000344:	4140      	adcs	r0, r0
 8000346:	eb41 0101 	adc.w	r1, r1, r1
 800034a:	3c01      	subs	r4, #1
 800034c:	bf28      	it	cs
 800034e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000352:	d2e9      	bcs.n	8000328 <__adddf3+0x10c>
 8000354:	f091 0f00 	teq	r1, #0
 8000358:	bf04      	itt	eq
 800035a:	4601      	moveq	r1, r0
 800035c:	2000      	moveq	r0, #0
 800035e:	fab1 f381 	clz	r3, r1
 8000362:	bf08      	it	eq
 8000364:	3320      	addeq	r3, #32
 8000366:	f1a3 030b 	sub.w	r3, r3, #11
 800036a:	f1b3 0220 	subs.w	r2, r3, #32
 800036e:	da0c      	bge.n	800038a <__adddf3+0x16e>
 8000370:	320c      	adds	r2, #12
 8000372:	dd08      	ble.n	8000386 <__adddf3+0x16a>
 8000374:	f102 0c14 	add.w	ip, r2, #20
 8000378:	f1c2 020c 	rsb	r2, r2, #12
 800037c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000380:	fa21 f102 	lsr.w	r1, r1, r2
 8000384:	e00c      	b.n	80003a0 <__adddf3+0x184>
 8000386:	f102 0214 	add.w	r2, r2, #20
 800038a:	bfd8      	it	le
 800038c:	f1c2 0c20 	rsble	ip, r2, #32
 8000390:	fa01 f102 	lsl.w	r1, r1, r2
 8000394:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000398:	bfdc      	itt	le
 800039a:	ea41 010c 	orrle.w	r1, r1, ip
 800039e:	4090      	lslle	r0, r2
 80003a0:	1ae4      	subs	r4, r4, r3
 80003a2:	bfa2      	ittt	ge
 80003a4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003a8:	4329      	orrge	r1, r5
 80003aa:	bd30      	popge	{r4, r5, pc}
 80003ac:	ea6f 0404 	mvn.w	r4, r4
 80003b0:	3c1f      	subs	r4, #31
 80003b2:	da1c      	bge.n	80003ee <__adddf3+0x1d2>
 80003b4:	340c      	adds	r4, #12
 80003b6:	dc0e      	bgt.n	80003d6 <__adddf3+0x1ba>
 80003b8:	f104 0414 	add.w	r4, r4, #20
 80003bc:	f1c4 0220 	rsb	r2, r4, #32
 80003c0:	fa20 f004 	lsr.w	r0, r0, r4
 80003c4:	fa01 f302 	lsl.w	r3, r1, r2
 80003c8:	ea40 0003 	orr.w	r0, r0, r3
 80003cc:	fa21 f304 	lsr.w	r3, r1, r4
 80003d0:	ea45 0103 	orr.w	r1, r5, r3
 80003d4:	bd30      	pop	{r4, r5, pc}
 80003d6:	f1c4 040c 	rsb	r4, r4, #12
 80003da:	f1c4 0220 	rsb	r2, r4, #32
 80003de:	fa20 f002 	lsr.w	r0, r0, r2
 80003e2:	fa01 f304 	lsl.w	r3, r1, r4
 80003e6:	ea40 0003 	orr.w	r0, r0, r3
 80003ea:	4629      	mov	r1, r5
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	fa21 f004 	lsr.w	r0, r1, r4
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f094 0f00 	teq	r4, #0
 80003fa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003fe:	bf06      	itte	eq
 8000400:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000404:	3401      	addeq	r4, #1
 8000406:	3d01      	subne	r5, #1
 8000408:	e74e      	b.n	80002a8 <__adddf3+0x8c>
 800040a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800040e:	bf18      	it	ne
 8000410:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000414:	d029      	beq.n	800046a <__adddf3+0x24e>
 8000416:	ea94 0f05 	teq	r4, r5
 800041a:	bf08      	it	eq
 800041c:	ea90 0f02 	teqeq	r0, r2
 8000420:	d005      	beq.n	800042e <__adddf3+0x212>
 8000422:	ea54 0c00 	orrs.w	ip, r4, r0
 8000426:	bf04      	itt	eq
 8000428:	4619      	moveq	r1, r3
 800042a:	4610      	moveq	r0, r2
 800042c:	bd30      	pop	{r4, r5, pc}
 800042e:	ea91 0f03 	teq	r1, r3
 8000432:	bf1e      	ittt	ne
 8000434:	2100      	movne	r1, #0
 8000436:	2000      	movne	r0, #0
 8000438:	bd30      	popne	{r4, r5, pc}
 800043a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800043e:	d105      	bne.n	800044c <__adddf3+0x230>
 8000440:	0040      	lsls	r0, r0, #1
 8000442:	4149      	adcs	r1, r1
 8000444:	bf28      	it	cs
 8000446:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800044a:	bd30      	pop	{r4, r5, pc}
 800044c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000450:	bf3c      	itt	cc
 8000452:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000456:	bd30      	popcc	{r4, r5, pc}
 8000458:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800045c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000460:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000464:	f04f 0000 	mov.w	r0, #0
 8000468:	bd30      	pop	{r4, r5, pc}
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf1a      	itte	ne
 8000470:	4619      	movne	r1, r3
 8000472:	4610      	movne	r0, r2
 8000474:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000478:	bf1c      	itt	ne
 800047a:	460b      	movne	r3, r1
 800047c:	4602      	movne	r2, r0
 800047e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000482:	bf06      	itte	eq
 8000484:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000488:	ea91 0f03 	teqeq	r1, r3
 800048c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	bf00      	nop

08000494 <__aeabi_ui2d>:
 8000494:	f090 0f00 	teq	r0, #0
 8000498:	bf04      	itt	eq
 800049a:	2100      	moveq	r1, #0
 800049c:	4770      	bxeq	lr
 800049e:	b530      	push	{r4, r5, lr}
 80004a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a8:	f04f 0500 	mov.w	r5, #0
 80004ac:	f04f 0100 	mov.w	r1, #0
 80004b0:	e750      	b.n	8000354 <__adddf3+0x138>
 80004b2:	bf00      	nop

080004b4 <__aeabi_i2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004cc:	bf48      	it	mi
 80004ce:	4240      	negmi	r0, r0
 80004d0:	f04f 0100 	mov.w	r1, #0
 80004d4:	e73e      	b.n	8000354 <__adddf3+0x138>
 80004d6:	bf00      	nop

080004d8 <__aeabi_f2d>:
 80004d8:	0042      	lsls	r2, r0, #1
 80004da:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004de:	ea4f 0131 	mov.w	r1, r1, rrx
 80004e2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004e6:	bf1f      	itttt	ne
 80004e8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004ec:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004f0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004f4:	4770      	bxne	lr
 80004f6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004fa:	bf08      	it	eq
 80004fc:	4770      	bxeq	lr
 80004fe:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000502:	bf04      	itt	eq
 8000504:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000508:	4770      	bxeq	lr
 800050a:	b530      	push	{r4, r5, lr}
 800050c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000510:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000514:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000518:	e71c      	b.n	8000354 <__adddf3+0x138>
 800051a:	bf00      	nop

0800051c <__aeabi_ul2d>:
 800051c:	ea50 0201 	orrs.w	r2, r0, r1
 8000520:	bf08      	it	eq
 8000522:	4770      	bxeq	lr
 8000524:	b530      	push	{r4, r5, lr}
 8000526:	f04f 0500 	mov.w	r5, #0
 800052a:	e00a      	b.n	8000542 <__aeabi_l2d+0x16>

0800052c <__aeabi_l2d>:
 800052c:	ea50 0201 	orrs.w	r2, r0, r1
 8000530:	bf08      	it	eq
 8000532:	4770      	bxeq	lr
 8000534:	b530      	push	{r4, r5, lr}
 8000536:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800053a:	d502      	bpl.n	8000542 <__aeabi_l2d+0x16>
 800053c:	4240      	negs	r0, r0
 800053e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000542:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000546:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800054a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800054e:	f43f aed8 	beq.w	8000302 <__adddf3+0xe6>
 8000552:	f04f 0203 	mov.w	r2, #3
 8000556:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800055a:	bf18      	it	ne
 800055c:	3203      	addne	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800056a:	f1c2 0320 	rsb	r3, r2, #32
 800056e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000572:	fa20 f002 	lsr.w	r0, r0, r2
 8000576:	fa01 fe03 	lsl.w	lr, r1, r3
 800057a:	ea40 000e 	orr.w	r0, r0, lr
 800057e:	fa21 f102 	lsr.w	r1, r1, r2
 8000582:	4414      	add	r4, r2
 8000584:	e6bd      	b.n	8000302 <__adddf3+0xe6>
 8000586:	bf00      	nop

08000588 <__aeabi_dmul>:
 8000588:	b570      	push	{r4, r5, r6, lr}
 800058a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800058e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000592:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000596:	bf1d      	ittte	ne
 8000598:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800059c:	ea94 0f0c 	teqne	r4, ip
 80005a0:	ea95 0f0c 	teqne	r5, ip
 80005a4:	f000 f8de 	bleq	8000764 <__aeabi_dmul+0x1dc>
 80005a8:	442c      	add	r4, r5
 80005aa:	ea81 0603 	eor.w	r6, r1, r3
 80005ae:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005b2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005b6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005ba:	bf18      	it	ne
 80005bc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005c4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005c8:	d038      	beq.n	800063c <__aeabi_dmul+0xb4>
 80005ca:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ce:	f04f 0500 	mov.w	r5, #0
 80005d2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005d6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005da:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005de:	f04f 0600 	mov.w	r6, #0
 80005e2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005e6:	f09c 0f00 	teq	ip, #0
 80005ea:	bf18      	it	ne
 80005ec:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005f4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005f8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005fc:	d204      	bcs.n	8000608 <__aeabi_dmul+0x80>
 80005fe:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000602:	416d      	adcs	r5, r5
 8000604:	eb46 0606 	adc.w	r6, r6, r6
 8000608:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800060c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000610:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000614:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000618:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800061c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000620:	bf88      	it	hi
 8000622:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000626:	d81e      	bhi.n	8000666 <__aeabi_dmul+0xde>
 8000628:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800062c:	bf08      	it	eq
 800062e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000632:	f150 0000 	adcs.w	r0, r0, #0
 8000636:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000640:	ea46 0101 	orr.w	r1, r6, r1
 8000644:	ea40 0002 	orr.w	r0, r0, r2
 8000648:	ea81 0103 	eor.w	r1, r1, r3
 800064c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000650:	bfc2      	ittt	gt
 8000652:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000656:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800065a:	bd70      	popgt	{r4, r5, r6, pc}
 800065c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000660:	f04f 0e00 	mov.w	lr, #0
 8000664:	3c01      	subs	r4, #1
 8000666:	f300 80ab 	bgt.w	80007c0 <__aeabi_dmul+0x238>
 800066a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800066e:	bfde      	ittt	le
 8000670:	2000      	movle	r0, #0
 8000672:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000676:	bd70      	pople	{r4, r5, r6, pc}
 8000678:	f1c4 0400 	rsb	r4, r4, #0
 800067c:	3c20      	subs	r4, #32
 800067e:	da35      	bge.n	80006ec <__aeabi_dmul+0x164>
 8000680:	340c      	adds	r4, #12
 8000682:	dc1b      	bgt.n	80006bc <__aeabi_dmul+0x134>
 8000684:	f104 0414 	add.w	r4, r4, #20
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f305 	lsl.w	r3, r0, r5
 8000690:	fa20 f004 	lsr.w	r0, r0, r4
 8000694:	fa01 f205 	lsl.w	r2, r1, r5
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006a0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006a4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a8:	fa21 f604 	lsr.w	r6, r1, r4
 80006ac:	eb42 0106 	adc.w	r1, r2, r6
 80006b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006b4:	bf08      	it	eq
 80006b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f1c4 040c 	rsb	r4, r4, #12
 80006c0:	f1c4 0520 	rsb	r5, r4, #32
 80006c4:	fa00 f304 	lsl.w	r3, r0, r4
 80006c8:	fa20 f005 	lsr.w	r0, r0, r5
 80006cc:	fa01 f204 	lsl.w	r2, r1, r4
 80006d0:	ea40 0002 	orr.w	r0, r0, r2
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006dc:	f141 0100 	adc.w	r1, r1, #0
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f1c4 0520 	rsb	r5, r4, #32
 80006f0:	fa00 f205 	lsl.w	r2, r0, r5
 80006f4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006f8:	fa20 f304 	lsr.w	r3, r0, r4
 80006fc:	fa01 f205 	lsl.w	r2, r1, r5
 8000700:	ea43 0302 	orr.w	r3, r3, r2
 8000704:	fa21 f004 	lsr.w	r0, r1, r4
 8000708:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800070c:	fa21 f204 	lsr.w	r2, r1, r4
 8000710:	ea20 0002 	bic.w	r0, r0, r2
 8000714:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000718:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800071c:	bf08      	it	eq
 800071e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000722:	bd70      	pop	{r4, r5, r6, pc}
 8000724:	f094 0f00 	teq	r4, #0
 8000728:	d10f      	bne.n	800074a <__aeabi_dmul+0x1c2>
 800072a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800072e:	0040      	lsls	r0, r0, #1
 8000730:	eb41 0101 	adc.w	r1, r1, r1
 8000734:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000738:	bf08      	it	eq
 800073a:	3c01      	subeq	r4, #1
 800073c:	d0f7      	beq.n	800072e <__aeabi_dmul+0x1a6>
 800073e:	ea41 0106 	orr.w	r1, r1, r6
 8000742:	f095 0f00 	teq	r5, #0
 8000746:	bf18      	it	ne
 8000748:	4770      	bxne	lr
 800074a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800074e:	0052      	lsls	r2, r2, #1
 8000750:	eb43 0303 	adc.w	r3, r3, r3
 8000754:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000758:	bf08      	it	eq
 800075a:	3d01      	subeq	r5, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1c6>
 800075e:	ea43 0306 	orr.w	r3, r3, r6
 8000762:	4770      	bx	lr
 8000764:	ea94 0f0c 	teq	r4, ip
 8000768:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800076c:	bf18      	it	ne
 800076e:	ea95 0f0c 	teqne	r5, ip
 8000772:	d00c      	beq.n	800078e <__aeabi_dmul+0x206>
 8000774:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000778:	bf18      	it	ne
 800077a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800077e:	d1d1      	bne.n	8000724 <__aeabi_dmul+0x19c>
 8000780:	ea81 0103 	eor.w	r1, r1, r3
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	f04f 0000 	mov.w	r0, #0
 800078c:	bd70      	pop	{r4, r5, r6, pc}
 800078e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000792:	bf06      	itte	eq
 8000794:	4610      	moveq	r0, r2
 8000796:	4619      	moveq	r1, r3
 8000798:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079c:	d019      	beq.n	80007d2 <__aeabi_dmul+0x24a>
 800079e:	ea94 0f0c 	teq	r4, ip
 80007a2:	d102      	bne.n	80007aa <__aeabi_dmul+0x222>
 80007a4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007a8:	d113      	bne.n	80007d2 <__aeabi_dmul+0x24a>
 80007aa:	ea95 0f0c 	teq	r5, ip
 80007ae:	d105      	bne.n	80007bc <__aeabi_dmul+0x234>
 80007b0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007b4:	bf1c      	itt	ne
 80007b6:	4610      	movne	r0, r2
 80007b8:	4619      	movne	r1, r3
 80007ba:	d10a      	bne.n	80007d2 <__aeabi_dmul+0x24a>
 80007bc:	ea81 0103 	eor.w	r1, r1, r3
 80007c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007c4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007c8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007cc:	f04f 0000 	mov.w	r0, #0
 80007d0:	bd70      	pop	{r4, r5, r6, pc}
 80007d2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007d6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007da:	bd70      	pop	{r4, r5, r6, pc}

080007dc <__aeabi_ddiv>:
 80007dc:	b570      	push	{r4, r5, r6, lr}
 80007de:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007e2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007e6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007ea:	bf1d      	ittte	ne
 80007ec:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f0:	ea94 0f0c 	teqne	r4, ip
 80007f4:	ea95 0f0c 	teqne	r5, ip
 80007f8:	f000 f8a7 	bleq	800094a <__aeabi_ddiv+0x16e>
 80007fc:	eba4 0405 	sub.w	r4, r4, r5
 8000800:	ea81 0e03 	eor.w	lr, r1, r3
 8000804:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000808:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800080c:	f000 8088 	beq.w	8000920 <__aeabi_ddiv+0x144>
 8000810:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000814:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000818:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800081c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000820:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000824:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000828:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800082c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000830:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000834:	429d      	cmp	r5, r3
 8000836:	bf08      	it	eq
 8000838:	4296      	cmpeq	r6, r2
 800083a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800083e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000842:	d202      	bcs.n	800084a <__aeabi_ddiv+0x6e>
 8000844:	085b      	lsrs	r3, r3, #1
 8000846:	ea4f 0232 	mov.w	r2, r2, rrx
 800084a:	1ab6      	subs	r6, r6, r2
 800084c:	eb65 0503 	sbc.w	r5, r5, r3
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800085a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	ebb6 0e02 	subs.w	lr, r6, r2
 800087a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800087e:	bf22      	ittt	cs
 8000880:	1ab6      	subcs	r6, r6, r2
 8000882:	4675      	movcs	r5, lr
 8000884:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000888:	085b      	lsrs	r3, r3, #1
 800088a:	ea4f 0232 	mov.w	r2, r2, rrx
 800088e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000892:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000896:	bf22      	ittt	cs
 8000898:	1ab6      	subcs	r6, r6, r2
 800089a:	4675      	movcs	r5, lr
 800089c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a0:	085b      	lsrs	r3, r3, #1
 80008a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ae:	bf22      	ittt	cs
 80008b0:	1ab6      	subcs	r6, r6, r2
 80008b2:	4675      	movcs	r5, lr
 80008b4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008b8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008bc:	d018      	beq.n	80008f0 <__aeabi_ddiv+0x114>
 80008be:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008c2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008c6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ca:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ce:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008d2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008d6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008da:	d1c0      	bne.n	800085e <__aeabi_ddiv+0x82>
 80008dc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008e0:	d10b      	bne.n	80008fa <__aeabi_ddiv+0x11e>
 80008e2:	ea41 0100 	orr.w	r1, r1, r0
 80008e6:	f04f 0000 	mov.w	r0, #0
 80008ea:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008ee:	e7b6      	b.n	800085e <__aeabi_ddiv+0x82>
 80008f0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008f4:	bf04      	itt	eq
 80008f6:	4301      	orreq	r1, r0
 80008f8:	2000      	moveq	r0, #0
 80008fa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008fe:	bf88      	it	hi
 8000900:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000904:	f63f aeaf 	bhi.w	8000666 <__aeabi_dmul+0xde>
 8000908:	ebb5 0c03 	subs.w	ip, r5, r3
 800090c:	bf04      	itt	eq
 800090e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000912:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000916:	f150 0000 	adcs.w	r0, r0, #0
 800091a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800091e:	bd70      	pop	{r4, r5, r6, pc}
 8000920:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000924:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000928:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800092c:	bfc2      	ittt	gt
 800092e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000932:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000936:	bd70      	popgt	{r4, r5, r6, pc}
 8000938:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800093c:	f04f 0e00 	mov.w	lr, #0
 8000940:	3c01      	subs	r4, #1
 8000942:	e690      	b.n	8000666 <__aeabi_dmul+0xde>
 8000944:	ea45 0e06 	orr.w	lr, r5, r6
 8000948:	e68d      	b.n	8000666 <__aeabi_dmul+0xde>
 800094a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800094e:	ea94 0f0c 	teq	r4, ip
 8000952:	bf08      	it	eq
 8000954:	ea95 0f0c 	teqeq	r5, ip
 8000958:	f43f af3b 	beq.w	80007d2 <__aeabi_dmul+0x24a>
 800095c:	ea94 0f0c 	teq	r4, ip
 8000960:	d10a      	bne.n	8000978 <__aeabi_ddiv+0x19c>
 8000962:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000966:	f47f af34 	bne.w	80007d2 <__aeabi_dmul+0x24a>
 800096a:	ea95 0f0c 	teq	r5, ip
 800096e:	f47f af25 	bne.w	80007bc <__aeabi_dmul+0x234>
 8000972:	4610      	mov	r0, r2
 8000974:	4619      	mov	r1, r3
 8000976:	e72c      	b.n	80007d2 <__aeabi_dmul+0x24a>
 8000978:	ea95 0f0c 	teq	r5, ip
 800097c:	d106      	bne.n	800098c <__aeabi_ddiv+0x1b0>
 800097e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000982:	f43f aefd 	beq.w	8000780 <__aeabi_dmul+0x1f8>
 8000986:	4610      	mov	r0, r2
 8000988:	4619      	mov	r1, r3
 800098a:	e722      	b.n	80007d2 <__aeabi_dmul+0x24a>
 800098c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000990:	bf18      	it	ne
 8000992:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000996:	f47f aec5 	bne.w	8000724 <__aeabi_dmul+0x19c>
 800099a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800099e:	f47f af0d 	bne.w	80007bc <__aeabi_dmul+0x234>
 80009a2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009a6:	f47f aeeb 	bne.w	8000780 <__aeabi_dmul+0x1f8>
 80009aa:	e712      	b.n	80007d2 <__aeabi_dmul+0x24a>

080009ac <__gedf2>:
 80009ac:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 80009b0:	e006      	b.n	80009c0 <__cmpdf2+0x4>
 80009b2:	bf00      	nop

080009b4 <__ledf2>:
 80009b4:	f04f 0c01 	mov.w	ip, #1
 80009b8:	e002      	b.n	80009c0 <__cmpdf2+0x4>
 80009ba:	bf00      	nop

080009bc <__cmpdf2>:
 80009bc:	f04f 0c01 	mov.w	ip, #1
 80009c0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009c4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009c8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009cc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009d0:	bf18      	it	ne
 80009d2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009d6:	d01b      	beq.n	8000a10 <__cmpdf2+0x54>
 80009d8:	b001      	add	sp, #4
 80009da:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009de:	bf0c      	ite	eq
 80009e0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009e4:	ea91 0f03 	teqne	r1, r3
 80009e8:	bf02      	ittt	eq
 80009ea:	ea90 0f02 	teqeq	r0, r2
 80009ee:	2000      	moveq	r0, #0
 80009f0:	4770      	bxeq	lr
 80009f2:	f110 0f00 	cmn.w	r0, #0
 80009f6:	ea91 0f03 	teq	r1, r3
 80009fa:	bf58      	it	pl
 80009fc:	4299      	cmppl	r1, r3
 80009fe:	bf08      	it	eq
 8000a00:	4290      	cmpeq	r0, r2
 8000a02:	bf2c      	ite	cs
 8000a04:	17d8      	asrcs	r0, r3, #31
 8000a06:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a0a:	f040 0001 	orr.w	r0, r0, #1
 8000a0e:	4770      	bx	lr
 8000a10:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a14:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a18:	d102      	bne.n	8000a20 <__cmpdf2+0x64>
 8000a1a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1e:	d107      	bne.n	8000a30 <__cmpdf2+0x74>
 8000a20:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a28:	d1d6      	bne.n	80009d8 <__cmpdf2+0x1c>
 8000a2a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2e:	d0d3      	beq.n	80009d8 <__cmpdf2+0x1c>
 8000a30:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a34:	4770      	bx	lr
 8000a36:	bf00      	nop

08000a38 <__aeabi_cdrcmple>:
 8000a38:	4684      	mov	ip, r0
 8000a3a:	4610      	mov	r0, r2
 8000a3c:	4662      	mov	r2, ip
 8000a3e:	468c      	mov	ip, r1
 8000a40:	4619      	mov	r1, r3
 8000a42:	4663      	mov	r3, ip
 8000a44:	e000      	b.n	8000a48 <__aeabi_cdcmpeq>
 8000a46:	bf00      	nop

08000a48 <__aeabi_cdcmpeq>:
 8000a48:	b501      	push	{r0, lr}
 8000a4a:	f7ff ffb7 	bl	80009bc <__cmpdf2>
 8000a4e:	2800      	cmp	r0, #0
 8000a50:	bf48      	it	mi
 8000a52:	f110 0f00 	cmnmi.w	r0, #0
 8000a56:	bd01      	pop	{r0, pc}

08000a58 <__aeabi_dcmpeq>:
 8000a58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a5c:	f7ff fff4 	bl	8000a48 <__aeabi_cdcmpeq>
 8000a60:	bf0c      	ite	eq
 8000a62:	2001      	moveq	r0, #1
 8000a64:	2000      	movne	r0, #0
 8000a66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6a:	bf00      	nop

08000a6c <__aeabi_dcmplt>:
 8000a6c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a70:	f7ff ffea 	bl	8000a48 <__aeabi_cdcmpeq>
 8000a74:	bf34      	ite	cc
 8000a76:	2001      	movcc	r0, #1
 8000a78:	2000      	movcs	r0, #0
 8000a7a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a7e:	bf00      	nop

08000a80 <__aeabi_dcmple>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff ffe0 	bl	8000a48 <__aeabi_cdcmpeq>
 8000a88:	bf94      	ite	ls
 8000a8a:	2001      	movls	r0, #1
 8000a8c:	2000      	movhi	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmpge>:
 8000a94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a98:	f7ff ffce 	bl	8000a38 <__aeabi_cdrcmple>
 8000a9c:	bf94      	ite	ls
 8000a9e:	2001      	movls	r0, #1
 8000aa0:	2000      	movhi	r0, #0
 8000aa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_dcmpgt>:
 8000aa8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aac:	f7ff ffc4 	bl	8000a38 <__aeabi_cdrcmple>
 8000ab0:	bf34      	ite	cc
 8000ab2:	2001      	movcc	r0, #1
 8000ab4:	2000      	movcs	r0, #0
 8000ab6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aba:	bf00      	nop

08000abc <__aeabi_d2iz>:
 8000abc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ac0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ac4:	d215      	bcs.n	8000af2 <__aeabi_d2iz+0x36>
 8000ac6:	d511      	bpl.n	8000aec <__aeabi_d2iz+0x30>
 8000ac8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000acc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ad0:	d912      	bls.n	8000af8 <__aeabi_d2iz+0x3c>
 8000ad2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ad6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ada:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ade:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ae2:	fa23 f002 	lsr.w	r0, r3, r2
 8000ae6:	bf18      	it	ne
 8000ae8:	4240      	negne	r0, r0
 8000aea:	4770      	bx	lr
 8000aec:	f04f 0000 	mov.w	r0, #0
 8000af0:	4770      	bx	lr
 8000af2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000af6:	d105      	bne.n	8000b04 <__aeabi_d2iz+0x48>
 8000af8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000afc:	bf08      	it	eq
 8000afe:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b02:	4770      	bx	lr
 8000b04:	f04f 0000 	mov.w	r0, #0
 8000b08:	4770      	bx	lr
 8000b0a:	bf00      	nop

08000b0c <__aeabi_ldivmod>:
 8000b0c:	b97b      	cbnz	r3, 8000b2e <__aeabi_ldivmod+0x22>
 8000b0e:	b972      	cbnz	r2, 8000b2e <__aeabi_ldivmod+0x22>
 8000b10:	2900      	cmp	r1, #0
 8000b12:	bfbe      	ittt	lt
 8000b14:	2000      	movlt	r0, #0
 8000b16:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000b1a:	e006      	blt.n	8000b2a <__aeabi_ldivmod+0x1e>
 8000b1c:	bf08      	it	eq
 8000b1e:	2800      	cmpeq	r0, #0
 8000b20:	bf1c      	itt	ne
 8000b22:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000b26:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000b2a:	f000 b9f9 	b.w	8000f20 <__aeabi_idiv0>
 8000b2e:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b32:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b36:	2900      	cmp	r1, #0
 8000b38:	db09      	blt.n	8000b4e <__aeabi_ldivmod+0x42>
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	db1a      	blt.n	8000b74 <__aeabi_ldivmod+0x68>
 8000b3e:	f000 f885 	bl	8000c4c <__udivmoddi4>
 8000b42:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b46:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b4a:	b004      	add	sp, #16
 8000b4c:	4770      	bx	lr
 8000b4e:	4240      	negs	r0, r0
 8000b50:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	db1b      	blt.n	8000b90 <__aeabi_ldivmod+0x84>
 8000b58:	f000 f878 	bl	8000c4c <__udivmoddi4>
 8000b5c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b60:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b64:	b004      	add	sp, #16
 8000b66:	4240      	negs	r0, r0
 8000b68:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b6c:	4252      	negs	r2, r2
 8000b6e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b72:	4770      	bx	lr
 8000b74:	4252      	negs	r2, r2
 8000b76:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b7a:	f000 f867 	bl	8000c4c <__udivmoddi4>
 8000b7e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b82:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b86:	b004      	add	sp, #16
 8000b88:	4240      	negs	r0, r0
 8000b8a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b8e:	4770      	bx	lr
 8000b90:	4252      	negs	r2, r2
 8000b92:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b96:	f000 f859 	bl	8000c4c <__udivmoddi4>
 8000b9a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b9e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ba2:	b004      	add	sp, #16
 8000ba4:	4252      	negs	r2, r2
 8000ba6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000baa:	4770      	bx	lr

08000bac <__aeabi_uldivmod>:
 8000bac:	b953      	cbnz	r3, 8000bc4 <__aeabi_uldivmod+0x18>
 8000bae:	b94a      	cbnz	r2, 8000bc4 <__aeabi_uldivmod+0x18>
 8000bb0:	2900      	cmp	r1, #0
 8000bb2:	bf08      	it	eq
 8000bb4:	2800      	cmpeq	r0, #0
 8000bb6:	bf1c      	itt	ne
 8000bb8:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000bbc:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000bc0:	f000 b9ae 	b.w	8000f20 <__aeabi_idiv0>
 8000bc4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bcc:	f000 f83e 	bl	8000c4c <__udivmoddi4>
 8000bd0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd8:	b004      	add	sp, #16
 8000bda:	4770      	bx	lr

08000bdc <__aeabi_d2lz>:
 8000bdc:	b538      	push	{r3, r4, r5, lr}
 8000bde:	4605      	mov	r5, r0
 8000be0:	460c      	mov	r4, r1
 8000be2:	2200      	movs	r2, #0
 8000be4:	2300      	movs	r3, #0
 8000be6:	4628      	mov	r0, r5
 8000be8:	4621      	mov	r1, r4
 8000bea:	f7ff ff3f 	bl	8000a6c <__aeabi_dcmplt>
 8000bee:	b928      	cbnz	r0, 8000bfc <__aeabi_d2lz+0x20>
 8000bf0:	4628      	mov	r0, r5
 8000bf2:	4621      	mov	r1, r4
 8000bf4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000bf8:	f000 b80a 	b.w	8000c10 <__aeabi_d2ulz>
 8000bfc:	4628      	mov	r0, r5
 8000bfe:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 8000c02:	f000 f805 	bl	8000c10 <__aeabi_d2ulz>
 8000c06:	4240      	negs	r0, r0
 8000c08:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c0c:	bd38      	pop	{r3, r4, r5, pc}
 8000c0e:	bf00      	nop

08000c10 <__aeabi_d2ulz>:
 8000c10:	b5d0      	push	{r4, r6, r7, lr}
 8000c12:	2200      	movs	r2, #0
 8000c14:	4b0b      	ldr	r3, [pc, #44]	; (8000c44 <__aeabi_d2ulz+0x34>)
 8000c16:	4606      	mov	r6, r0
 8000c18:	460f      	mov	r7, r1
 8000c1a:	f7ff fcb5 	bl	8000588 <__aeabi_dmul>
 8000c1e:	f000 f981 	bl	8000f24 <__aeabi_d2uiz>
 8000c22:	4604      	mov	r4, r0
 8000c24:	f7ff fc36 	bl	8000494 <__aeabi_ui2d>
 8000c28:	2200      	movs	r2, #0
 8000c2a:	4b07      	ldr	r3, [pc, #28]	; (8000c48 <__aeabi_d2ulz+0x38>)
 8000c2c:	f7ff fcac 	bl	8000588 <__aeabi_dmul>
 8000c30:	4602      	mov	r2, r0
 8000c32:	460b      	mov	r3, r1
 8000c34:	4630      	mov	r0, r6
 8000c36:	4639      	mov	r1, r7
 8000c38:	f7ff faee 	bl	8000218 <__aeabi_dsub>
 8000c3c:	f000 f972 	bl	8000f24 <__aeabi_d2uiz>
 8000c40:	4621      	mov	r1, r4
 8000c42:	bdd0      	pop	{r4, r6, r7, pc}
 8000c44:	3df00000 	.word	0x3df00000
 8000c48:	41f00000 	.word	0x41f00000

08000c4c <__udivmoddi4>:
 8000c4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c50:	9e08      	ldr	r6, [sp, #32]
 8000c52:	460d      	mov	r5, r1
 8000c54:	4604      	mov	r4, r0
 8000c56:	4688      	mov	r8, r1
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d14d      	bne.n	8000cf8 <__udivmoddi4+0xac>
 8000c5c:	428a      	cmp	r2, r1
 8000c5e:	4694      	mov	ip, r2
 8000c60:	d968      	bls.n	8000d34 <__udivmoddi4+0xe8>
 8000c62:	fab2 f282 	clz	r2, r2
 8000c66:	b152      	cbz	r2, 8000c7e <__udivmoddi4+0x32>
 8000c68:	fa01 f302 	lsl.w	r3, r1, r2
 8000c6c:	f1c2 0120 	rsb	r1, r2, #32
 8000c70:	fa20 f101 	lsr.w	r1, r0, r1
 8000c74:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c78:	ea41 0803 	orr.w	r8, r1, r3
 8000c7c:	4094      	lsls	r4, r2
 8000c7e:	ea4f 411c 	mov.w	r1, ip, lsr #16
 8000c82:	fbb8 f7f1 	udiv	r7, r8, r1
 8000c86:	fa1f fe8c 	uxth.w	lr, ip
 8000c8a:	fb01 8817 	mls	r8, r1, r7, r8
 8000c8e:	fb07 f00e 	mul.w	r0, r7, lr
 8000c92:	0c23      	lsrs	r3, r4, #16
 8000c94:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c98:	4298      	cmp	r0, r3
 8000c9a:	d90a      	bls.n	8000cb2 <__udivmoddi4+0x66>
 8000c9c:	eb1c 0303 	adds.w	r3, ip, r3
 8000ca0:	f107 35ff 	add.w	r5, r7, #4294967295	; 0xffffffff
 8000ca4:	f080 811e 	bcs.w	8000ee4 <__udivmoddi4+0x298>
 8000ca8:	4298      	cmp	r0, r3
 8000caa:	f240 811b 	bls.w	8000ee4 <__udivmoddi4+0x298>
 8000cae:	3f02      	subs	r7, #2
 8000cb0:	4463      	add	r3, ip
 8000cb2:	1a1b      	subs	r3, r3, r0
 8000cb4:	fbb3 f0f1 	udiv	r0, r3, r1
 8000cb8:	fb01 3310 	mls	r3, r1, r0, r3
 8000cbc:	fb00 fe0e 	mul.w	lr, r0, lr
 8000cc0:	b2a4      	uxth	r4, r4
 8000cc2:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cc6:	45a6      	cmp	lr, r4
 8000cc8:	d90a      	bls.n	8000ce0 <__udivmoddi4+0x94>
 8000cca:	eb1c 0404 	adds.w	r4, ip, r4
 8000cce:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000cd2:	f080 8109 	bcs.w	8000ee8 <__udivmoddi4+0x29c>
 8000cd6:	45a6      	cmp	lr, r4
 8000cd8:	f240 8106 	bls.w	8000ee8 <__udivmoddi4+0x29c>
 8000cdc:	4464      	add	r4, ip
 8000cde:	3802      	subs	r0, #2
 8000ce0:	2100      	movs	r1, #0
 8000ce2:	eba4 040e 	sub.w	r4, r4, lr
 8000ce6:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000cea:	b11e      	cbz	r6, 8000cf4 <__udivmoddi4+0xa8>
 8000cec:	2300      	movs	r3, #0
 8000cee:	40d4      	lsrs	r4, r2
 8000cf0:	e9c6 4300 	strd	r4, r3, [r6]
 8000cf4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cf8:	428b      	cmp	r3, r1
 8000cfa:	d908      	bls.n	8000d0e <__udivmoddi4+0xc2>
 8000cfc:	2e00      	cmp	r6, #0
 8000cfe:	f000 80ee 	beq.w	8000ede <__udivmoddi4+0x292>
 8000d02:	2100      	movs	r1, #0
 8000d04:	e9c6 0500 	strd	r0, r5, [r6]
 8000d08:	4608      	mov	r0, r1
 8000d0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d0e:	fab3 f183 	clz	r1, r3
 8000d12:	2900      	cmp	r1, #0
 8000d14:	d14a      	bne.n	8000dac <__udivmoddi4+0x160>
 8000d16:	42ab      	cmp	r3, r5
 8000d18:	d302      	bcc.n	8000d20 <__udivmoddi4+0xd4>
 8000d1a:	4282      	cmp	r2, r0
 8000d1c:	f200 80fc 	bhi.w	8000f18 <__udivmoddi4+0x2cc>
 8000d20:	1a84      	subs	r4, r0, r2
 8000d22:	eb65 0303 	sbc.w	r3, r5, r3
 8000d26:	2001      	movs	r0, #1
 8000d28:	4698      	mov	r8, r3
 8000d2a:	2e00      	cmp	r6, #0
 8000d2c:	d0e2      	beq.n	8000cf4 <__udivmoddi4+0xa8>
 8000d2e:	e9c6 4800 	strd	r4, r8, [r6]
 8000d32:	e7df      	b.n	8000cf4 <__udivmoddi4+0xa8>
 8000d34:	b902      	cbnz	r2, 8000d38 <__udivmoddi4+0xec>
 8000d36:	deff      	udf	#255	; 0xff
 8000d38:	fab2 f282 	clz	r2, r2
 8000d3c:	2a00      	cmp	r2, #0
 8000d3e:	f040 8091 	bne.w	8000e64 <__udivmoddi4+0x218>
 8000d42:	eba1 000c 	sub.w	r0, r1, ip
 8000d46:	2101      	movs	r1, #1
 8000d48:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d4c:	fa1f fe8c 	uxth.w	lr, ip
 8000d50:	fbb0 f3f7 	udiv	r3, r0, r7
 8000d54:	fb07 0013 	mls	r0, r7, r3, r0
 8000d58:	0c25      	lsrs	r5, r4, #16
 8000d5a:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8000d5e:	fb0e f003 	mul.w	r0, lr, r3
 8000d62:	42a8      	cmp	r0, r5
 8000d64:	d908      	bls.n	8000d78 <__udivmoddi4+0x12c>
 8000d66:	eb1c 0505 	adds.w	r5, ip, r5
 8000d6a:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000d6e:	d202      	bcs.n	8000d76 <__udivmoddi4+0x12a>
 8000d70:	42a8      	cmp	r0, r5
 8000d72:	f200 80ce 	bhi.w	8000f12 <__udivmoddi4+0x2c6>
 8000d76:	4643      	mov	r3, r8
 8000d78:	1a2d      	subs	r5, r5, r0
 8000d7a:	fbb5 f0f7 	udiv	r0, r5, r7
 8000d7e:	fb07 5510 	mls	r5, r7, r0, r5
 8000d82:	fb0e fe00 	mul.w	lr, lr, r0
 8000d86:	b2a4      	uxth	r4, r4
 8000d88:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d8c:	45a6      	cmp	lr, r4
 8000d8e:	d908      	bls.n	8000da2 <__udivmoddi4+0x156>
 8000d90:	eb1c 0404 	adds.w	r4, ip, r4
 8000d94:	f100 35ff 	add.w	r5, r0, #4294967295	; 0xffffffff
 8000d98:	d202      	bcs.n	8000da0 <__udivmoddi4+0x154>
 8000d9a:	45a6      	cmp	lr, r4
 8000d9c:	f200 80b6 	bhi.w	8000f0c <__udivmoddi4+0x2c0>
 8000da0:	4628      	mov	r0, r5
 8000da2:	eba4 040e 	sub.w	r4, r4, lr
 8000da6:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000daa:	e79e      	b.n	8000cea <__udivmoddi4+0x9e>
 8000dac:	f1c1 0720 	rsb	r7, r1, #32
 8000db0:	408b      	lsls	r3, r1
 8000db2:	fa22 fc07 	lsr.w	ip, r2, r7
 8000db6:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dba:	fa25 fa07 	lsr.w	sl, r5, r7
 8000dbe:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000dc2:	fbba f8f9 	udiv	r8, sl, r9
 8000dc6:	fa20 f307 	lsr.w	r3, r0, r7
 8000dca:	fb09 aa18 	mls	sl, r9, r8, sl
 8000dce:	408d      	lsls	r5, r1
 8000dd0:	fa1f fe8c 	uxth.w	lr, ip
 8000dd4:	431d      	orrs	r5, r3
 8000dd6:	fa00 f301 	lsl.w	r3, r0, r1
 8000dda:	fb08 f00e 	mul.w	r0, r8, lr
 8000dde:	0c2c      	lsrs	r4, r5, #16
 8000de0:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8000de4:	42a0      	cmp	r0, r4
 8000de6:	fa02 f201 	lsl.w	r2, r2, r1
 8000dea:	d90b      	bls.n	8000e04 <__udivmoddi4+0x1b8>
 8000dec:	eb1c 0404 	adds.w	r4, ip, r4
 8000df0:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000df4:	f080 8088 	bcs.w	8000f08 <__udivmoddi4+0x2bc>
 8000df8:	42a0      	cmp	r0, r4
 8000dfa:	f240 8085 	bls.w	8000f08 <__udivmoddi4+0x2bc>
 8000dfe:	f1a8 0802 	sub.w	r8, r8, #2
 8000e02:	4464      	add	r4, ip
 8000e04:	1a24      	subs	r4, r4, r0
 8000e06:	fbb4 f0f9 	udiv	r0, r4, r9
 8000e0a:	fb09 4410 	mls	r4, r9, r0, r4
 8000e0e:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e12:	b2ad      	uxth	r5, r5
 8000e14:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e18:	45a6      	cmp	lr, r4
 8000e1a:	d908      	bls.n	8000e2e <__udivmoddi4+0x1e2>
 8000e1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e20:	f100 35ff 	add.w	r5, r0, #4294967295	; 0xffffffff
 8000e24:	d26c      	bcs.n	8000f00 <__udivmoddi4+0x2b4>
 8000e26:	45a6      	cmp	lr, r4
 8000e28:	d96a      	bls.n	8000f00 <__udivmoddi4+0x2b4>
 8000e2a:	3802      	subs	r0, #2
 8000e2c:	4464      	add	r4, ip
 8000e2e:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e32:	fba0 9502 	umull	r9, r5, r0, r2
 8000e36:	eba4 040e 	sub.w	r4, r4, lr
 8000e3a:	42ac      	cmp	r4, r5
 8000e3c:	46c8      	mov	r8, r9
 8000e3e:	46ae      	mov	lr, r5
 8000e40:	d356      	bcc.n	8000ef0 <__udivmoddi4+0x2a4>
 8000e42:	d053      	beq.n	8000eec <__udivmoddi4+0x2a0>
 8000e44:	2e00      	cmp	r6, #0
 8000e46:	d069      	beq.n	8000f1c <__udivmoddi4+0x2d0>
 8000e48:	ebb3 0208 	subs.w	r2, r3, r8
 8000e4c:	eb64 040e 	sbc.w	r4, r4, lr
 8000e50:	fa22 f301 	lsr.w	r3, r2, r1
 8000e54:	fa04 f707 	lsl.w	r7, r4, r7
 8000e58:	431f      	orrs	r7, r3
 8000e5a:	40cc      	lsrs	r4, r1
 8000e5c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e60:	2100      	movs	r1, #0
 8000e62:	e747      	b.n	8000cf4 <__udivmoddi4+0xa8>
 8000e64:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e68:	f1c2 0120 	rsb	r1, r2, #32
 8000e6c:	fa25 f301 	lsr.w	r3, r5, r1
 8000e70:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e74:	fa20 f101 	lsr.w	r1, r0, r1
 8000e78:	4095      	lsls	r5, r2
 8000e7a:	430d      	orrs	r5, r1
 8000e7c:	fbb3 f1f7 	udiv	r1, r3, r7
 8000e80:	fb07 3311 	mls	r3, r7, r1, r3
 8000e84:	fa1f fe8c 	uxth.w	lr, ip
 8000e88:	0c28      	lsrs	r0, r5, #16
 8000e8a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e8e:	fb01 f30e 	mul.w	r3, r1, lr
 8000e92:	4283      	cmp	r3, r0
 8000e94:	fa04 f402 	lsl.w	r4, r4, r2
 8000e98:	d908      	bls.n	8000eac <__udivmoddi4+0x260>
 8000e9a:	eb1c 0000 	adds.w	r0, ip, r0
 8000e9e:	f101 38ff 	add.w	r8, r1, #4294967295	; 0xffffffff
 8000ea2:	d22f      	bcs.n	8000f04 <__udivmoddi4+0x2b8>
 8000ea4:	4283      	cmp	r3, r0
 8000ea6:	d92d      	bls.n	8000f04 <__udivmoddi4+0x2b8>
 8000ea8:	3902      	subs	r1, #2
 8000eaa:	4460      	add	r0, ip
 8000eac:	1ac0      	subs	r0, r0, r3
 8000eae:	fbb0 f3f7 	udiv	r3, r0, r7
 8000eb2:	fb07 0013 	mls	r0, r7, r3, r0
 8000eb6:	b2ad      	uxth	r5, r5
 8000eb8:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8000ebc:	fb03 f00e 	mul.w	r0, r3, lr
 8000ec0:	42a8      	cmp	r0, r5
 8000ec2:	d908      	bls.n	8000ed6 <__udivmoddi4+0x28a>
 8000ec4:	eb1c 0505 	adds.w	r5, ip, r5
 8000ec8:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000ecc:	d216      	bcs.n	8000efc <__udivmoddi4+0x2b0>
 8000ece:	42a8      	cmp	r0, r5
 8000ed0:	d914      	bls.n	8000efc <__udivmoddi4+0x2b0>
 8000ed2:	3b02      	subs	r3, #2
 8000ed4:	4465      	add	r5, ip
 8000ed6:	1a28      	subs	r0, r5, r0
 8000ed8:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000edc:	e738      	b.n	8000d50 <__udivmoddi4+0x104>
 8000ede:	4631      	mov	r1, r6
 8000ee0:	4630      	mov	r0, r6
 8000ee2:	e707      	b.n	8000cf4 <__udivmoddi4+0xa8>
 8000ee4:	462f      	mov	r7, r5
 8000ee6:	e6e4      	b.n	8000cb2 <__udivmoddi4+0x66>
 8000ee8:	4618      	mov	r0, r3
 8000eea:	e6f9      	b.n	8000ce0 <__udivmoddi4+0x94>
 8000eec:	454b      	cmp	r3, r9
 8000eee:	d2a9      	bcs.n	8000e44 <__udivmoddi4+0x1f8>
 8000ef0:	ebb9 0802 	subs.w	r8, r9, r2
 8000ef4:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000ef8:	3801      	subs	r0, #1
 8000efa:	e7a3      	b.n	8000e44 <__udivmoddi4+0x1f8>
 8000efc:	4643      	mov	r3, r8
 8000efe:	e7ea      	b.n	8000ed6 <__udivmoddi4+0x28a>
 8000f00:	4628      	mov	r0, r5
 8000f02:	e794      	b.n	8000e2e <__udivmoddi4+0x1e2>
 8000f04:	4641      	mov	r1, r8
 8000f06:	e7d1      	b.n	8000eac <__udivmoddi4+0x260>
 8000f08:	46d0      	mov	r8, sl
 8000f0a:	e77b      	b.n	8000e04 <__udivmoddi4+0x1b8>
 8000f0c:	4464      	add	r4, ip
 8000f0e:	3802      	subs	r0, #2
 8000f10:	e747      	b.n	8000da2 <__udivmoddi4+0x156>
 8000f12:	3b02      	subs	r3, #2
 8000f14:	4465      	add	r5, ip
 8000f16:	e72f      	b.n	8000d78 <__udivmoddi4+0x12c>
 8000f18:	4608      	mov	r0, r1
 8000f1a:	e706      	b.n	8000d2a <__udivmoddi4+0xde>
 8000f1c:	4631      	mov	r1, r6
 8000f1e:	e6e9      	b.n	8000cf4 <__udivmoddi4+0xa8>

08000f20 <__aeabi_idiv0>:
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop

08000f24 <__aeabi_d2uiz>:
 8000f24:	004a      	lsls	r2, r1, #1
 8000f26:	d211      	bcs.n	8000f4c <__aeabi_d2uiz+0x28>
 8000f28:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000f2c:	d211      	bcs.n	8000f52 <__aeabi_d2uiz+0x2e>
 8000f2e:	d50d      	bpl.n	8000f4c <__aeabi_d2uiz+0x28>
 8000f30:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000f34:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000f38:	d40e      	bmi.n	8000f58 <__aeabi_d2uiz+0x34>
 8000f3a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000f3e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000f42:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000f46:	fa23 f002 	lsr.w	r0, r3, r2
 8000f4a:	4770      	bx	lr
 8000f4c:	f04f 0000 	mov.w	r0, #0
 8000f50:	4770      	bx	lr
 8000f52:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000f56:	d102      	bne.n	8000f5e <__aeabi_d2uiz+0x3a>
 8000f58:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000f5c:	4770      	bx	lr
 8000f5e:	f04f 0000 	mov.w	r0, #0
 8000f62:	4770      	bx	lr

08000f64 <USER_LED1_Toggle>:
#endif
}
void USER_LED1_Toggle()
{
#ifdef QEMU_DEBUG
		qemu_printf("[LED1] TOGGLE\r\n");
 8000f64:	4801      	ldr	r0, [pc, #4]	; (8000f6c <USER_LED1_Toggle+0x8>)
 8000f66:	f000 b809 	b.w	8000f7c <rt_kprintf>
 8000f6a:	bf00      	nop
 8000f6c:	080037c8 	.word	0x080037c8

08000f70 <USER_LED2_Toggle>:
#endif
}
void USER_LED2_Toggle()
{
#ifdef QEMU_DEBUG
	qemu_printf("[LED2] TOGGLE\r\n");
 8000f70:	4801      	ldr	r0, [pc, #4]	; (8000f78 <USER_LED2_Toggle+0x8>)
 8000f72:	f000 b803 	b.w	8000f7c <rt_kprintf>
 8000f76:	bf00      	nop
 8000f78:	080037d8 	.word	0x080037d8

08000f7c <rt_kprintf>:
 * @param fmt is the format parameters.
 *
 * @return The number of characters actually written to buffer.
 */
rt_weak int rt_kprintf(const char *fmt, ...)
{
 8000f7c:	b40f      	push	{r0, r1, r2, r3}
 8000f7e:	b530      	push	{r4, r5, lr}
 8000f80:	b083      	sub	sp, #12
 8000f82:	ab06      	add	r3, sp, #24
    /* the return value of vsnprintf is the number of bytes that would be
     * written to buffer had if the size of the buffer been sufficiently
     * large excluding the terminating null byte. If the output string
     * would be larger than the rt_log_buf, we have to adjust the output
     * length. */
    length = rt_vsnprintf(rt_log_buf, sizeof(rt_log_buf) - 1, fmt, args);
 8000f84:	4d0a      	ldr	r5, [pc, #40]	; (8000fb0 <rt_kprintf+0x34>)
{
 8000f86:	f853 2b04 	ldr.w	r2, [r3], #4
    length = rt_vsnprintf(rt_log_buf, sizeof(rt_log_buf) - 1, fmt, args);
 8000f8a:	217f      	movs	r1, #127	; 0x7f
 8000f8c:	4628      	mov	r0, r5
    va_start(args, fmt);
 8000f8e:	9301      	str	r3, [sp, #4]
    length = rt_vsnprintf(rt_log_buf, sizeof(rt_log_buf) - 1, fmt, args);
 8000f90:	f001 f800 	bl	8001f94 <rt_vsnprintf>
 8000f94:	4604      	mov	r4, r0
    if (length > RT_CONSOLEBUF_SIZE - 1)
    {
        length = RT_CONSOLEBUF_SIZE - 1;
    }

    rt_hw_console_output(rt_log_buf);
 8000f96:	4628      	mov	r0, r5
 8000f98:	f000 f80c 	bl	8000fb4 <rt_hw_console_output>

    va_end(args);

    return length;
}
 8000f9c:	2c7f      	cmp	r4, #127	; 0x7f
 8000f9e:	4620      	mov	r0, r4
 8000fa0:	bf28      	it	cs
 8000fa2:	207f      	movcs	r0, #127	; 0x7f
 8000fa4:	b003      	add	sp, #12
 8000fa6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8000faa:	b004      	add	sp, #16
 8000fac:	4770      	bx	lr
 8000fae:	bf00      	nop
 8000fb0:	200004e8 	.word	0x200004e8

08000fb4 <rt_hw_console_output>:
    USART1_DR = c;
}

void rt_hw_console_output(const char *str)
{
    while (*str)
 8000fb4:	7803      	ldrb	r3, [r0, #0]
 8000fb6:	b1c3      	cbz	r3, 8000fea <rt_hw_console_output+0x36>
{
 8000fb8:	b410      	push	{r4}
    USART1_DR = c;
 8000fba:	240d      	movs	r4, #13
    while (!(USART1_SR & (1 << 7)));  // TXE
 8000fbc:	4a0b      	ldr	r2, [pc, #44]	; (8000fec <rt_hw_console_output+0x38>)
    {
        if (*str == '\n') uart_putc('\r');
 8000fbe:	2b0a      	cmp	r3, #10
 8000fc0:	d00c      	beq.n	8000fdc <rt_hw_console_output+0x28>
        uart_putc(*str++);
 8000fc2:	f810 1b01 	ldrb.w	r1, [r0], #1
    while (!(USART1_SR & (1 << 7)));  // TXE
 8000fc6:	f8d2 3800 	ldr.w	r3, [r2, #2048]	; 0x800
 8000fca:	061b      	lsls	r3, r3, #24
 8000fcc:	d5fb      	bpl.n	8000fc6 <rt_hw_console_output+0x12>
    USART1_DR = c;
 8000fce:	f8c2 1804 	str.w	r1, [r2, #2052]	; 0x804
    while (*str)
 8000fd2:	7803      	ldrb	r3, [r0, #0]
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d1f2      	bne.n	8000fbe <rt_hw_console_output+0xa>
    }
}
 8000fd8:	bc10      	pop	{r4}
 8000fda:	4770      	bx	lr
    while (!(USART1_SR & (1 << 7)));  // TXE
 8000fdc:	f8d2 3800 	ldr.w	r3, [r2, #2048]	; 0x800
 8000fe0:	0619      	lsls	r1, r3, #24
 8000fe2:	d5fb      	bpl.n	8000fdc <rt_hw_console_output+0x28>
    USART1_DR = c;
 8000fe4:	f8c2 4804 	str.w	r4, [r2, #2052]	; 0x804
}
 8000fe8:	e7eb      	b.n	8000fc2 <rt_hw_console_output+0xe>
 8000fea:	4770      	bx	lr
 8000fec:	40013000 	.word	0x40013000

08000ff0 <SystemClock_Config>:
  * @param  None
  * @retval None
  */
  #if 1
void SystemClock_Config(void)
{
 8000ff0:	b510      	push	{r4, lr}
 8000ff2:	b090      	sub	sp, #64	; 0x40
 RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ff4:	2220      	movs	r2, #32
 8000ff6:	2100      	movs	r1, #0
 8000ff8:	a807      	add	r0, sp, #28
 8000ffa:	f002 fb17 	bl	800362c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ffe:	2001      	movs	r0, #1
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001000:	2300      	movs	r3, #0
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001002:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001004:	2110      	movs	r1, #16
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8001006:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800100a:	900a      	str	r0, [sp, #40]	; 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800100c:	a806      	add	r0, sp, #24
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800100e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8001012:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8001016:	9301      	str	r3, [sp, #4]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001018:	9406      	str	r4, [sp, #24]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800101a:	910b      	str	r1, [sp, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800101c:	940d      	str	r4, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 800101e:	920f      	str	r2, [sp, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001020:	f001 fc36 	bl	8002890 <HAL_RCC_OscConfig>
 8001024:	b108      	cbz	r0, 800102a <SystemClock_Config+0x3a>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001026:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001028:	e7fe      	b.n	8001028 <SystemClock_Config+0x38>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800102a:	4601      	mov	r1, r0
 800102c:	230f      	movs	r3, #15
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800102e:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001030:	e9cd 4102 	strd	r4, r1, [sp, #8]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001034:	e9cd 1104 	strd	r1, r1, [sp, #16]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001038:	9301      	str	r3, [sp, #4]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800103a:	f001 fe41 	bl	8002cc0 <HAL_RCC_ClockConfig>
 800103e:	b108      	cbz	r0, 8001044 <SystemClock_Config+0x54>
 8001040:	b672      	cpsid	i
  while (1)
 8001042:	e7fe      	b.n	8001042 <SystemClock_Config+0x52>
}
 8001044:	b010      	add	sp, #64	; 0x40
 8001046:	bd10      	pop	{r4, pc}

08001048 <main>:
    USART1_BRR = 0x1D4C;          // 72MHz / 115200
 8001048:	f641 554c 	movw	r5, #7500	; 0x1d4c
    USART1_CR1 = 0x200C;          // UE + TE + RE
 800104c:	f242 040c 	movw	r4, #8204	; 0x200c
{
 8001050:	b508      	push	{r3, lr}
  HAL_Init();
 8001052:	f001 fb0d 	bl	8002670 <HAL_Init>
  SystemClock_Config();
 8001056:	f7ff ffcb 	bl	8000ff0 <SystemClock_Config>
    RCC_APB2ENR |= (1 << 14);     // USART1EN
 800105a:	490f      	ldr	r1, [pc, #60]	; (8001098 <main+0x50>)
    USART1_BRR = 0x1D4C;          // 72MHz / 115200
 800105c:	4a0f      	ldr	r2, [pc, #60]	; (800109c <main+0x54>)
    RCC_APB2ENR |= (1 << 14);     // USART1EN
 800105e:	698b      	ldr	r3, [r1, #24]
  rt_hw_console_output("Hello QEMU UART!\n");
 8001060:	480f      	ldr	r0, [pc, #60]	; (80010a0 <main+0x58>)
    RCC_APB2ENR |= (1 << 14);     // USART1EN
 8001062:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001066:	618b      	str	r3, [r1, #24]
    USART1_BRR = 0x1D4C;          // 72MHz / 115200
 8001068:	f8c2 5808 	str.w	r5, [r2, #2056]	; 0x808
    USART1_CR1 = 0x200C;          // UE + TE + RE
 800106c:	f8c2 480c 	str.w	r4, [r2, #2060]	; 0x80c
  rt_hw_console_output("Hello QEMU UART!\n");
 8001070:	4e0c      	ldr	r6, [pc, #48]	; (80010a4 <main+0x5c>)
 8001072:	f7ff ff9f 	bl	8000fb4 <rt_hw_console_output>
	USER_LED1_Toggle();
 8001076:	f7ff ff75 	bl	8000f64 <USER_LED1_Toggle>
	USER_LED2_Toggle();
 800107a:	f7ff ff79 	bl	8000f70 <USER_LED2_Toggle>
    }
}
/* 原来的多延迟了1ms */
void HAL_Delay(uint32_t Delay)
{
  uint32_t tickstart = HAL_GetTick();
 800107e:	f001 fb0f 	bl	80026a0 <HAL_GetTick>
 8001082:	4604      	mov	r4, r0
  uint32_t wait = Delay - 1;	//减掉原来多延迟的1ms

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
  {
    wait += (uint32_t)(uwTickFreq);
 8001084:	7835      	ldrb	r5, [r6, #0]
 8001086:	f205 15f3 	addw	r5, r5, #499	; 0x1f3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800108a:	f001 fb09 	bl	80026a0 <HAL_GetTick>
 800108e:	1b00      	subs	r0, r0, r4
 8001090:	4285      	cmp	r5, r0
 8001092:	d8fa      	bhi.n	800108a <main+0x42>
 8001094:	e7ef      	b.n	8001076 <main+0x2e>
 8001096:	bf00      	nop
 8001098:	40021000 	.word	0x40021000
 800109c:	40013000 	.word	0x40013000
 80010a0:	080037e8 	.word	0x080037e8
 80010a4:	20000000 	.word	0x20000000

080010a8 <HAL_TIM_PeriodElapsedCallback>:
    if(htim->Instance == TIM7)
 80010a8:	4b03      	ldr	r3, [pc, #12]	; (80010b8 <HAL_TIM_PeriodElapsedCallback+0x10>)
 80010aa:	6802      	ldr	r2, [r0, #0]
 80010ac:	429a      	cmp	r2, r3
 80010ae:	d000      	beq.n	80010b2 <HAL_TIM_PeriodElapsedCallback+0xa>
}
 80010b0:	4770      	bx	lr
        HAL_IncTick();   // 可以用来替代 SysTick
 80010b2:	f001 bae9 	b.w	8002688 <HAL_IncTick>
 80010b6:	bf00      	nop
 80010b8:	40001400 	.word	0x40001400

080010bc <out_buffer>:


// internal buffer output
static inline void out_buffer(char character, void* buffer, size_t idx, size_t maxlen)
{
  if (idx < maxlen) {
 80010bc:	429a      	cmp	r2, r3
    ((char*)buffer)[idx] = character;
 80010be:	bf38      	it	cc
 80010c0:	5488      	strbcc	r0, [r1, r2]
  }
}
 80010c2:	4770      	bx	lr

080010c4 <out_discard>:

// internal null output
static inline void out_discard(char character, void* buffer, size_t idx, size_t maxlen)
{
  (void)character; (void)buffer; (void)idx; (void)maxlen;
}
 80010c4:	4770      	bx	lr
 80010c6:	bf00      	nop

080010c8 <out_rev_>:
}


// output the specified string in reverse, taking care of any zero-padding
static size_t out_rev_(out_fct_type out, char* buffer, size_t idx, size_t maxlen, const char* buf, size_t len, unsigned int width, unsigned int flags)
{
 80010c8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80010cc:	469a      	mov	sl, r3
  const size_t start_idx = idx;

  // pad spaces up to given width
  if (!(flags & FLAGS_LEFT) && !(flags & FLAGS_ZEROPAD)) {
 80010ce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
{
 80010d0:	4617      	mov	r7, r2
  if (!(flags & FLAGS_LEFT) && !(flags & FLAGS_ZEROPAD)) {
 80010d2:	079a      	lsls	r2, r3, #30
{
 80010d4:	4606      	mov	r6, r0
 80010d6:	468b      	mov	fp, r1
 80010d8:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  if (!(flags & FLAGS_LEFT) && !(flags & FLAGS_ZEROPAD)) {
 80010dc:	d111      	bne.n	8001102 <out_rev_+0x3a>
    for (size_t i = len; i < width; i++) {
 80010de:	e9dd 320b 	ldrd	r3, r2, [sp, #44]	; 0x2c
 80010e2:	4293      	cmp	r3, r2
 80010e4:	d20d      	bcs.n	8001102 <out_rev_+0x3a>
 80010e6:	4613      	mov	r3, r2
 80010e8:	463c      	mov	r4, r7
 80010ea:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80010ec:	1a9d      	subs	r5, r3, r2
 80010ee:	443d      	add	r5, r7
      out(' ', buffer, idx++, maxlen);
 80010f0:	4622      	mov	r2, r4
 80010f2:	4653      	mov	r3, sl
 80010f4:	4659      	mov	r1, fp
 80010f6:	2020      	movs	r0, #32
 80010f8:	3401      	adds	r4, #1
 80010fa:	47b0      	blx	r6
    for (size_t i = len; i < width; i++) {
 80010fc:	42ac      	cmp	r4, r5
 80010fe:	d1f7      	bne.n	80010f0 <out_rev_+0x28>
 8001100:	e000      	b.n	8001104 <out_rev_+0x3c>
 8001102:	463d      	mov	r5, r7
    }
  }

  // reverse string
  while (len) {
 8001104:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8001106:	b173      	cbz	r3, 8001126 <out_rev_+0x5e>
 8001108:	eb08 0403 	add.w	r4, r8, r3
 800110c:	eb04 0905 	add.w	r9, r4, r5
 8001110:	eba9 0204 	sub.w	r2, r9, r4
    out(buf[--len], buffer, idx++, maxlen);
 8001114:	f814 0d01 	ldrb.w	r0, [r4, #-1]!
 8001118:	4653      	mov	r3, sl
 800111a:	4659      	mov	r1, fp
 800111c:	47b0      	blx	r6
  while (len) {
 800111e:	4544      	cmp	r4, r8
 8001120:	d1f6      	bne.n	8001110 <out_rev_+0x48>
    out(buf[--len], buffer, idx++, maxlen);
 8001122:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8001124:	441d      	add	r5, r3
  }

  // append pad spaces up to given width
  if (flags & FLAGS_LEFT) {
 8001126:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8001128:	079b      	lsls	r3, r3, #30
 800112a:	d50e      	bpl.n	800114a <out_rev_+0x82>
    while (idx - start_idx < width) {
 800112c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800112e:	1bef      	subs	r7, r5, r7
 8001130:	42bb      	cmp	r3, r7
 8001132:	d90a      	bls.n	800114a <out_rev_+0x82>
 8001134:	461c      	mov	r4, r3
      out(' ', buffer, idx++, maxlen);
 8001136:	462a      	mov	r2, r5
 8001138:	4653      	mov	r3, sl
 800113a:	4659      	mov	r1, fp
 800113c:	2020      	movs	r0, #32
    while (idx - start_idx < width) {
 800113e:	3701      	adds	r7, #1
      out(' ', buffer, idx++, maxlen);
 8001140:	47b0      	blx	r6
    while (idx - start_idx < width) {
 8001142:	42a7      	cmp	r7, r4
      out(' ', buffer, idx++, maxlen);
 8001144:	f105 0501 	add.w	r5, r5, #1
    while (idx - start_idx < width) {
 8001148:	d3f5      	bcc.n	8001136 <out_rev_+0x6e>
    }
  }

  return idx;
}
 800114a:	4628      	mov	r0, r5
 800114c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08001150 <print_integer>:
  return out_rev_(out, buffer, idx, maxlen, buf, len, width, flags);
}

// An internal itoa-like function
static size_t print_integer(out_fct_type out, char* buffer, size_t idx, size_t maxlen, printf_unsigned_value_t value, bool negative, numeric_base_t base, unsigned int precision, unsigned int width, unsigned int flags)
{
 8001150:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001154:	b093      	sub	sp, #76	; 0x4c
 8001156:	f89d 4078 	ldrb.w	r4, [sp, #120]	; 0x78
 800115a:	e9cd 2307 	strd	r2, r3, [sp, #28]
 800115e:	e9dd 561c 	ldrd	r5, r6, [sp, #112]	; 0x70
 8001162:	e9dd 9a20 	ldrd	r9, sl, [sp, #128]	; 0x80
  char buf[PRINTF_INTEGER_BUFFER_SIZE];
  size_t len = 0U;

  if (!value) {
 8001166:	ea55 0306 	orrs.w	r3, r5, r6
{
 800116a:	e9cd 0105 	strd	r0, r1, [sp, #20]
 800116e:	f89d 707c 	ldrb.w	r7, [sp, #124]	; 0x7c
 8001172:	f8dd b088 	ldr.w	fp, [sp, #136]	; 0x88
 8001176:	9409      	str	r4, [sp, #36]	; 0x24
  if (!value) {
 8001178:	d157      	bne.n	800122a <print_integer+0xda>
    if ( !(flags & FLAGS_PRECISION) ) {
 800117a:	f41b 6f80 	tst.w	fp, #1024	; 0x400
 800117e:	f040 80ab 	bne.w	80012d8 <print_integer+0x188>
      buf[len++] = '0';
 8001182:	2330      	movs	r3, #48	; 0x30
      flags &= ~FLAGS_HASH;
 8001184:	f02b 0b10 	bic.w	fp, fp, #16
      buf[len++] = '0';
 8001188:	f88d 3028 	strb.w	r3, [sp, #40]	; 0x28
    if (!(flags & FLAGS_LEFT)) {
 800118c:	f01b 0f02 	tst.w	fp, #2
 8001190:	ab0a      	add	r3, sp, #40	; 0x28
      buf[len++] = '0';
 8001192:	f04f 0401 	mov.w	r4, #1
 8001196:	9304      	str	r3, [sp, #16]
    if (!(flags & FLAGS_LEFT)) {
 8001198:	d074      	beq.n	8001284 <print_integer+0x134>
 800119a:	4623      	mov	r3, r4
    while ((len < precision) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 800119c:	4599      	cmp	r9, r3
 800119e:	d90d      	bls.n	80011bc <print_integer+0x6c>
 80011a0:	2b20      	cmp	r3, #32
 80011a2:	d00b      	beq.n	80011bc <print_integer+0x6c>
 80011a4:	9804      	ldr	r0, [sp, #16]
 80011a6:	1e5a      	subs	r2, r3, #1
      buf[len++] = '0';
 80011a8:	2130      	movs	r1, #48	; 0x30
 80011aa:	4402      	add	r2, r0
 80011ac:	e001      	b.n	80011b2 <print_integer+0x62>
    while ((len < precision) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 80011ae:	2b20      	cmp	r3, #32
 80011b0:	d004      	beq.n	80011bc <print_integer+0x6c>
      buf[len++] = '0';
 80011b2:	3301      	adds	r3, #1
    while ((len < precision) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 80011b4:	4599      	cmp	r9, r3
      buf[len++] = '0';
 80011b6:	f802 1f01 	strb.w	r1, [r2, #1]!
    while ((len < precision) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 80011ba:	d1f8      	bne.n	80011ae <print_integer+0x5e>
    if (base == BASE_OCTAL && (len > unpadded_len)) {
 80011bc:	2f08      	cmp	r7, #8
 80011be:	d103      	bne.n	80011c8 <print_integer+0x78>
 80011c0:	429c      	cmp	r4, r3
      flags &= ~FLAGS_HASH;
 80011c2:	bf38      	it	cc
 80011c4:	f02b 0b10 	biccc.w	fp, fp, #16
  if (flags & (FLAGS_HASH | FLAGS_POINTER)) {
 80011c8:	f241 0210 	movw	r2, #4112	; 0x1010
 80011cc:	ea1b 0f02 	tst.w	fp, r2
 80011d0:	d011      	beq.n	80011f6 <print_integer+0xa6>
    if (!(flags & FLAGS_PRECISION) && len && ((len == precision) || (len == width))) {
 80011d2:	f41b 6f80 	tst.w	fp, #1024	; 0x400
 80011d6:	d075      	beq.n	80012c4 <print_integer+0x174>
    if ((base == BASE_HEX) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 80011d8:	2f10      	cmp	r7, #16
 80011da:	f000 80b4 	beq.w	8001346 <print_integer+0x1f6>
    else if ((base == BASE_BINARY) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 80011de:	2f02      	cmp	r7, #2
 80011e0:	f000 809a 	beq.w	8001318 <print_integer+0x1c8>
    if (len < PRINTF_INTEGER_BUFFER_SIZE) {
 80011e4:	2b20      	cmp	r3, #32
 80011e6:	d012      	beq.n	800120e <print_integer+0xbe>
      buf[len++] = '0';
 80011e8:	2130      	movs	r1, #48	; 0x30
 80011ea:	185a      	adds	r2, r3, r1
 80011ec:	3218      	adds	r2, #24
 80011ee:	446a      	add	r2, sp
 80011f0:	f802 1c20 	strb.w	r1, [r2, #-32]
 80011f4:	3301      	adds	r3, #1
  if (len < PRINTF_INTEGER_BUFFER_SIZE) {
 80011f6:	2b20      	cmp	r3, #32
 80011f8:	d009      	beq.n	800120e <print_integer+0xbe>
    if (negative) {
 80011fa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80011fc:	2a00      	cmp	r2, #0
 80011fe:	d071      	beq.n	80012e4 <print_integer+0x194>
      buf[len++] = '-';
 8001200:	212d      	movs	r1, #45	; 0x2d
      buf[len++] = ' ';
 8001202:	f103 0248 	add.w	r2, r3, #72	; 0x48
 8001206:	446a      	add	r2, sp
 8001208:	f802 1c20 	strb.w	r1, [r2, #-32]
 800120c:	3301      	adds	r3, #1
  return out_rev_(out, buffer, idx, maxlen, buf, len, width, flags);
 800120e:	9c04      	ldr	r4, [sp, #16]
 8001210:	9301      	str	r3, [sp, #4]
 8001212:	e9cd ab02 	strd	sl, fp, [sp, #8]
 8001216:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800121a:	e9dd 0105 	ldrd	r0, r1, [sp, #20]
 800121e:	9400      	str	r4, [sp, #0]
 8001220:	f7ff ff52 	bl	80010c8 <out_rev_>
      value /= base;
    } while (value && (len < PRINTF_INTEGER_BUFFER_SIZE));
  }

  return print_integer_finalization(out, buffer, idx, maxlen, buf, len, negative, base, precision, width, flags);
}
 8001224:	b013      	add	sp, #76	; 0x4c
 8001226:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800122a:	f01b 0f20 	tst.w	fp, #32
 800122e:	bf14      	ite	ne
 8001230:	2341      	movne	r3, #65	; 0x41
 8001232:	2361      	moveq	r3, #97	; 0x61
 8001234:	aa0a      	add	r2, sp, #40	; 0x28
      buf[len++] = (char)(digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10);
 8001236:	3b0a      	subs	r3, #10
 8001238:	f8cd 9080 	str.w	r9, [sp, #128]	; 0x80
 800123c:	4690      	mov	r8, r2
  size_t len = 0U;
 800123e:	2400      	movs	r4, #0
 8001240:	4699      	mov	r9, r3
 8001242:	9204      	str	r2, [sp, #16]
 8001244:	e003      	b.n	800124e <print_integer+0xfe>
    } while (value && (len < PRINTF_INTEGER_BUFFER_SIZE));
 8001246:	2c20      	cmp	r4, #32
 8001248:	d017      	beq.n	800127a <print_integer+0x12a>
      value /= base;
 800124a:	4605      	mov	r5, r0
 800124c:	460e      	mov	r6, r1
      const char digit = (char)(value % base);
 800124e:	4628      	mov	r0, r5
 8001250:	4631      	mov	r1, r6
 8001252:	463a      	mov	r2, r7
 8001254:	2300      	movs	r3, #0
 8001256:	f7ff fca9 	bl	8000bac <__aeabi_uldivmod>
 800125a:	b2d2      	uxtb	r2, r2
      buf[len++] = (char)(digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10);
 800125c:	2a09      	cmp	r2, #9
 800125e:	f102 0330 	add.w	r3, r2, #48	; 0x30
 8001262:	bf8a      	itet	hi
 8001264:	444a      	addhi	r2, r9
 8001266:	b2da      	uxtbls	r2, r3
 8001268:	b2d2      	uxtbhi	r2, r2
    } while (value && (len < PRINTF_INTEGER_BUFFER_SIZE));
 800126a:	42bd      	cmp	r5, r7
 800126c:	f176 0300 	sbcs.w	r3, r6, #0
      buf[len++] = (char)(digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10);
 8001270:	f808 2b01 	strb.w	r2, [r8], #1
 8001274:	f104 0401 	add.w	r4, r4, #1
    } while (value && (len < PRINTF_INTEGER_BUFFER_SIZE));
 8001278:	d2e5      	bcs.n	8001246 <print_integer+0xf6>
 800127a:	f8dd 9080 	ldr.w	r9, [sp, #128]	; 0x80
    if (!(flags & FLAGS_LEFT)) {
 800127e:	f01b 0f02 	tst.w	fp, #2
 8001282:	d18a      	bne.n	800119a <print_integer+0x4a>
      if (width && (flags & FLAGS_ZEROPAD) && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 8001284:	f1ba 0f00 	cmp.w	sl, #0
 8001288:	d087      	beq.n	800119a <print_integer+0x4a>
 800128a:	f01b 0f01 	tst.w	fp, #1
 800128e:	d084      	beq.n	800119a <print_integer+0x4a>
 8001290:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001292:	2b00      	cmp	r3, #0
 8001294:	d152      	bne.n	800133c <print_integer+0x1ec>
 8001296:	f01b 0f0c 	tst.w	fp, #12
 800129a:	d14f      	bne.n	800133c <print_integer+0x1ec>
      while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 800129c:	4554      	cmp	r4, sl
 800129e:	f4bf af7c 	bcs.w	800119a <print_integer+0x4a>
 80012a2:	2c1f      	cmp	r4, #31
 80012a4:	d84d      	bhi.n	8001342 <print_integer+0x1f2>
 80012a6:	9804      	ldr	r0, [sp, #16]
 80012a8:	1e62      	subs	r2, r4, #1
 80012aa:	4623      	mov	r3, r4
        buf[len++] = '0';
 80012ac:	2130      	movs	r1, #48	; 0x30
 80012ae:	4402      	add	r2, r0
 80012b0:	e001      	b.n	80012b6 <print_integer+0x166>
      while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 80012b2:	2b20      	cmp	r3, #32
 80012b4:	d045      	beq.n	8001342 <print_integer+0x1f2>
        buf[len++] = '0';
 80012b6:	3301      	adds	r3, #1
      while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 80012b8:	4553      	cmp	r3, sl
        buf[len++] = '0';
 80012ba:	f802 1f01 	strb.w	r1, [r2, #1]!
      while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 80012be:	d1f8      	bne.n	80012b2 <print_integer+0x162>
 80012c0:	4653      	mov	r3, sl
 80012c2:	e76b      	b.n	800119c <print_integer+0x4c>
    if (!(flags & FLAGS_PRECISION) && len && ((len == precision) || (len == width))) {
 80012c4:	b9c3      	cbnz	r3, 80012f8 <print_integer+0x1a8>
    if ((base == BASE_HEX) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 80012c6:	2f10      	cmp	r7, #16
 80012c8:	d055      	beq.n	8001376 <print_integer+0x226>
    else if ((base == BASE_BINARY) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 80012ca:	2f02      	cmp	r7, #2
 80012cc:	d060      	beq.n	8001390 <print_integer+0x240>
      buf[len++] = '0';
 80012ce:	2330      	movs	r3, #48	; 0x30
 80012d0:	f88d 3028 	strb.w	r3, [sp, #40]	; 0x28
 80012d4:	2301      	movs	r3, #1
 80012d6:	e790      	b.n	80011fa <print_integer+0xaa>
    else if (base == BASE_HEX) {
 80012d8:	2f10      	cmp	r7, #16
 80012da:	d029      	beq.n	8001330 <print_integer+0x1e0>
 80012dc:	ab0a      	add	r3, sp, #40	; 0x28
  size_t len = 0U;
 80012de:	2400      	movs	r4, #0
 80012e0:	9304      	str	r3, [sp, #16]
 80012e2:	e7cc      	b.n	800127e <print_integer+0x12e>
    else if (flags & FLAGS_PLUS) {
 80012e4:	f01b 0f04 	tst.w	fp, #4
 80012e8:	d104      	bne.n	80012f4 <print_integer+0x1a4>
    else if (flags & FLAGS_SPACE) {
 80012ea:	f01b 0f08 	tst.w	fp, #8
 80012ee:	d08e      	beq.n	800120e <print_integer+0xbe>
      buf[len++] = ' ';
 80012f0:	2120      	movs	r1, #32
 80012f2:	e786      	b.n	8001202 <print_integer+0xb2>
      buf[len++] = '+';  // ignore the space if the '+' exists
 80012f4:	212b      	movs	r1, #43	; 0x2b
 80012f6:	e784      	b.n	8001202 <print_integer+0xb2>
    if (!(flags & FLAGS_PRECISION) && len && ((len == precision) || (len == width))) {
 80012f8:	4599      	cmp	r9, r3
 80012fa:	d002      	beq.n	8001302 <print_integer+0x1b2>
 80012fc:	459a      	cmp	sl, r3
 80012fe:	f47f af6b 	bne.w	80011d8 <print_integer+0x88>
      if (unpadded_len < len) {
 8001302:	429c      	cmp	r4, r3
 8001304:	f4bf af68 	bcs.w	80011d8 <print_integer+0x88>
      if (len && (base == BASE_HEX)) {
 8001308:	1e5a      	subs	r2, r3, #1
 800130a:	d0dc      	beq.n	80012c6 <print_integer+0x176>
 800130c:	2f10      	cmp	r7, #16
 800130e:	d044      	beq.n	800139a <print_integer+0x24a>
    else if ((base == BASE_BINARY) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 8001310:	2f02      	cmp	r7, #2
 8001312:	d005      	beq.n	8001320 <print_integer+0x1d0>
        len--;
 8001314:	4613      	mov	r3, r2
 8001316:	e767      	b.n	80011e8 <print_integer+0x98>
    else if ((base == BASE_BINARY) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 8001318:	2b20      	cmp	r3, #32
 800131a:	f43f af78 	beq.w	800120e <print_integer+0xbe>
 800131e:	461a      	mov	r2, r3
      buf[len++] = 'b';
 8001320:	2162      	movs	r1, #98	; 0x62
 8001322:	f102 0348 	add.w	r3, r2, #72	; 0x48
 8001326:	446b      	add	r3, sp
 8001328:	f803 1c20 	strb.w	r1, [r3, #-32]
 800132c:	1c53      	adds	r3, r2, #1
 800132e:	e759      	b.n	80011e4 <print_integer+0x94>
      flags &= ~FLAGS_HASH;
 8001330:	ab0a      	add	r3, sp, #40	; 0x28
  size_t len = 0U;
 8001332:	2400      	movs	r4, #0
      flags &= ~FLAGS_HASH;
 8001334:	f02b 0b10 	bic.w	fp, fp, #16
 8001338:	9304      	str	r3, [sp, #16]
 800133a:	e7a0      	b.n	800127e <print_integer+0x12e>
        width--;
 800133c:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8001340:	e7ac      	b.n	800129c <print_integer+0x14c>
      while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 8001342:	2320      	movs	r3, #32
 8001344:	e73a      	b.n	80011bc <print_integer+0x6c>
    if ((base == BASE_HEX) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 8001346:	f01b 0f20 	tst.w	fp, #32
 800134a:	d00b      	beq.n	8001364 <print_integer+0x214>
    else if ((base == BASE_HEX) && (flags & FLAGS_UPPERCASE) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 800134c:	2b20      	cmp	r3, #32
 800134e:	f43f af5e 	beq.w	800120e <print_integer+0xbe>
        len--;
 8001352:	4619      	mov	r1, r3
      buf[len++] = 'X';
 8001354:	2258      	movs	r2, #88	; 0x58
 8001356:	f101 0348 	add.w	r3, r1, #72	; 0x48
 800135a:	446b      	add	r3, sp
 800135c:	f803 2c20 	strb.w	r2, [r3, #-32]
 8001360:	1c4b      	adds	r3, r1, #1
 8001362:	e73f      	b.n	80011e4 <print_integer+0x94>
    if ((base == BASE_HEX) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 8001364:	2b20      	cmp	r3, #32
 8001366:	f43f af52 	beq.w	800120e <print_integer+0xbe>
      buf[len++] = 'x';
 800136a:	9a04      	ldr	r2, [sp, #16]
 800136c:	18d1      	adds	r1, r2, r3
 800136e:	3301      	adds	r3, #1
 8001370:	2278      	movs	r2, #120	; 0x78
 8001372:	700a      	strb	r2, [r1, #0]
 8001374:	e736      	b.n	80011e4 <print_integer+0x94>
    if ((base == BASE_HEX) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 8001376:	f01b 0f20 	tst.w	fp, #32
 800137a:	d104      	bne.n	8001386 <print_integer+0x236>
      buf[len++] = 'x';
 800137c:	2378      	movs	r3, #120	; 0x78
 800137e:	f88d 3028 	strb.w	r3, [sp, #40]	; 0x28
 8001382:	2301      	movs	r3, #1
 8001384:	e730      	b.n	80011e8 <print_integer+0x98>
      buf[len++] = 'X';
 8001386:	2358      	movs	r3, #88	; 0x58
 8001388:	f88d 3028 	strb.w	r3, [sp, #40]	; 0x28
 800138c:	2301      	movs	r3, #1
 800138e:	e72b      	b.n	80011e8 <print_integer+0x98>
      buf[len++] = 'b';
 8001390:	2362      	movs	r3, #98	; 0x62
 8001392:	f88d 3028 	strb.w	r3, [sp, #40]	; 0x28
 8001396:	2301      	movs	r3, #1
 8001398:	e726      	b.n	80011e8 <print_integer+0x98>
        if (unpadded_len < len) {
 800139a:	4294      	cmp	r4, r2
 800139c:	d208      	bcs.n	80013b0 <print_integer+0x260>
    if ((base == BASE_HEX) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 800139e:	f01b 0f20 	tst.w	fp, #32
          len--;
 80013a2:	f1a3 0102 	sub.w	r1, r3, #2
    if ((base == BASE_HEX) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 80013a6:	d1d5      	bne.n	8001354 <print_integer+0x204>
      buf[len++] = 'x';
 80013a8:	4613      	mov	r3, r2
 80013aa:	9a04      	ldr	r2, [sp, #16]
 80013ac:	4411      	add	r1, r2
 80013ae:	e7df      	b.n	8001370 <print_integer+0x220>
    if ((base == BASE_HEX) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 80013b0:	f01b 0f20 	tst.w	fp, #32
        len--;
 80013b4:	4613      	mov	r3, r2
    if ((base == BASE_HEX) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 80013b6:	d0d8      	beq.n	800136a <print_integer+0x21a>
 80013b8:	e7cb      	b.n	8001352 <print_integer+0x202>
 80013ba:	bf00      	nop

080013bc <get_components>:

// Break up a double number - which is known to be a finite non-negative number -
// into its base-10 parts: integral - before the decimal point, and fractional - after it.
// Taken the precision into account, but does not change it even internally.
static struct double_components get_components(double number, unsigned int precision)
{
 80013bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80013c0:	461e      	mov	r6, r3
  struct double_components number_;
  number_.is_negative = get_sign(number);
  double abs_number = (number_.is_negative) ? -number : number;
 80013c2:	0fdb      	lsrs	r3, r3, #31
 80013c4:	bf18      	it	ne
 80013c6:	f106 4600 	addne.w	r6, r6, #2147483648	; 0x80000000
{
 80013ca:	b087      	sub	sp, #28
 80013cc:	4605      	mov	r5, r0
  number_.integral = (int_fast64_t)abs_number;
 80013ce:	4631      	mov	r1, r6
 80013d0:	4610      	mov	r0, r2
{
 80013d2:	4690      	mov	r8, r2
  double abs_number = (number_.is_negative) ? -number : number;
 80013d4:	9303      	str	r3, [sp, #12]
  number_.integral = (int_fast64_t)abs_number;
 80013d6:	f7ff fc01 	bl	8000bdc <__aeabi_d2lz>
{
 80013da:	f8dd 9040 	ldr.w	r9, [sp, #64]	; 0x40
  double remainder = (abs_number - number_.integral) * powers_of_10[precision];
 80013de:	4b3f      	ldr	r3, [pc, #252]	; (80014dc <get_components+0x120>)
  number_.integral = (int_fast64_t)abs_number;
 80013e0:	4607      	mov	r7, r0
  double remainder = (abs_number - number_.integral) * powers_of_10[precision];
 80013e2:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 80013e6:	cb18      	ldmia	r3, {r3, r4}
  number_.integral = (int_fast64_t)abs_number;
 80013e8:	468b      	mov	fp, r1
  double remainder = (abs_number - number_.integral) * powers_of_10[precision];
 80013ea:	e9cd 3400 	strd	r3, r4, [sp]
 80013ee:	f7ff f89d 	bl	800052c <__aeabi_l2d>
 80013f2:	4602      	mov	r2, r0
 80013f4:	460b      	mov	r3, r1
 80013f6:	4640      	mov	r0, r8
 80013f8:	4631      	mov	r1, r6
 80013fa:	f7fe ff0d 	bl	8000218 <__aeabi_dsub>
 80013fe:	e9dd 2300 	ldrd	r2, r3, [sp]
 8001402:	f7ff f8c1 	bl	8000588 <__aeabi_dmul>
 8001406:	4602      	mov	r2, r0
 8001408:	460b      	mov	r3, r1
 800140a:	e9cd 2304 	strd	r2, r3, [sp, #16]
  number_.fractional = (int_fast64_t)remainder;
 800140e:	f7ff fbe5 	bl	8000bdc <__aeabi_d2lz>
 8001412:	4604      	mov	r4, r0
 8001414:	468a      	mov	sl, r1

  remainder -= (double) number_.fractional;
 8001416:	f7ff f889 	bl	800052c <__aeabi_l2d>
 800141a:	4602      	mov	r2, r0
 800141c:	460b      	mov	r3, r1
 800141e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8001422:	f7fe fef9 	bl	8000218 <__aeabi_dsub>
 8001426:	4602      	mov	r2, r0
 8001428:	460b      	mov	r3, r1
 800142a:	e9cd 2304 	strd	r2, r3, [sp, #16]

  if (remainder > 0.5) {
 800142e:	2200      	movs	r2, #0
 8001430:	4b2b      	ldr	r3, [pc, #172]	; (80014e0 <get_components+0x124>)
 8001432:	f7ff fb39 	bl	8000aa8 <__aeabi_dcmpgt>
 8001436:	2800      	cmp	r0, #0
 8001438:	d038      	beq.n	80014ac <get_components+0xf0>
    ++number_.fractional;
 800143a:	3401      	adds	r4, #1
 800143c:	f14a 0a00 	adc.w	sl, sl, #0
    // handle rollover, e.g. case 0.99 with precision 1 is 1.0
    if ((double) number_.fractional >= powers_of_10[precision]) {
 8001440:	4651      	mov	r1, sl
 8001442:	4620      	mov	r0, r4
 8001444:	f7ff f872 	bl	800052c <__aeabi_l2d>
 8001448:	4602      	mov	r2, r0
 800144a:	460b      	mov	r3, r1
 800144c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8001450:	f7ff fb16 	bl	8000a80 <__aeabi_dcmple>
 8001454:	2800      	cmp	r0, #0
 8001456:	d138      	bne.n	80014ca <get_components+0x10e>
      // if halfway, round up if odd OR if last digit is 0
      ++number_.fractional;
    }
  }

  if (precision == 0U) {
 8001458:	f1b9 0f00 	cmp.w	r9, #0
 800145c:	d11c      	bne.n	8001498 <get_components+0xdc>
    remainder = abs_number - (double) number_.integral;
 800145e:	4638      	mov	r0, r7
 8001460:	4659      	mov	r1, fp
 8001462:	f7ff f863 	bl	800052c <__aeabi_l2d>
 8001466:	4602      	mov	r2, r0
 8001468:	460b      	mov	r3, r1
 800146a:	4640      	mov	r0, r8
 800146c:	4631      	mov	r1, r6
 800146e:	f7fe fed3 	bl	8000218 <__aeabi_dsub>
    if ((!(remainder < 0.5) || (remainder > 0.5)) && (number_.integral & 1)) {
 8001472:	2200      	movs	r2, #0
 8001474:	4b1a      	ldr	r3, [pc, #104]	; (80014e0 <get_components+0x124>)
    remainder = abs_number - (double) number_.integral;
 8001476:	4680      	mov	r8, r0
 8001478:	4689      	mov	r9, r1
    if ((!(remainder < 0.5) || (remainder > 0.5)) && (number_.integral & 1)) {
 800147a:	f7ff faf7 	bl	8000a6c <__aeabi_dcmplt>
 800147e:	b130      	cbz	r0, 800148e <get_components+0xd2>
 8001480:	4640      	mov	r0, r8
 8001482:	4649      	mov	r1, r9
 8001484:	2200      	movs	r2, #0
 8001486:	4b16      	ldr	r3, [pc, #88]	; (80014e0 <get_components+0x124>)
 8001488:	f7ff fb0e 	bl	8000aa8 <__aeabi_dcmpgt>
 800148c:	b120      	cbz	r0, 8001498 <get_components+0xdc>
 800148e:	07fb      	lsls	r3, r7, #31
 8001490:	d502      	bpl.n	8001498 <get_components+0xdc>
      // exactly 0.5 and ODD, then round up
      // 1.5 -> 2, but 2.5 -> 2
      ++number_.integral;
 8001492:	3701      	adds	r7, #1
 8001494:	f14b 0b00 	adc.w	fp, fp, #0
    }
  }
  return number_;
}
 8001498:	4628      	mov	r0, r5
  return number_;
 800149a:	9b03      	ldr	r3, [sp, #12]
 800149c:	e9c5 7b00 	strd	r7, fp, [r5]
 80014a0:	e9c5 4a02 	strd	r4, sl, [r5, #8]
 80014a4:	742b      	strb	r3, [r5, #16]
}
 80014a6:	b007      	add	sp, #28
 80014a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  else if (remainder == 0.5) {
 80014ac:	2200      	movs	r2, #0
 80014ae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80014b2:	4b0b      	ldr	r3, [pc, #44]	; (80014e0 <get_components+0x124>)
 80014b4:	f7ff fad0 	bl	8000a58 <__aeabi_dcmpeq>
 80014b8:	2800      	cmp	r0, #0
 80014ba:	d0cd      	beq.n	8001458 <get_components+0x9c>
    if ((number_.fractional == 0U) || (number_.fractional & 1U)) {
 80014bc:	ea54 030a 	orrs.w	r3, r4, sl
 80014c0:	d109      	bne.n	80014d6 <get_components+0x11a>
      ++number_.fractional;
 80014c2:	3401      	adds	r4, #1
 80014c4:	f14a 0a00 	adc.w	sl, sl, #0
 80014c8:	e7c6      	b.n	8001458 <get_components+0x9c>
      number_.fractional = 0;
 80014ca:	2400      	movs	r4, #0
      ++number_.integral;
 80014cc:	3701      	adds	r7, #1
      number_.fractional = 0;
 80014ce:	46a2      	mov	sl, r4
      ++number_.integral;
 80014d0:	f14b 0b00 	adc.w	fp, fp, #0
 80014d4:	e7c0      	b.n	8001458 <get_components+0x9c>
    if ((number_.fractional == 0U) || (number_.fractional & 1U)) {
 80014d6:	07e2      	lsls	r2, r4, #31
 80014d8:	d5be      	bpl.n	8001458 <get_components+0x9c>
 80014da:	e7f2      	b.n	80014c2 <get_components+0x106>
 80014dc:	08003828 	.word	0x08003828
 80014e0:	3fe00000 	.word	0x3fe00000

080014e4 <print_broken_up_decimal.isra.0>:
  }
  return components;
}
#endif

static size_t print_broken_up_decimal(
 80014e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80014e8:	b08b      	sub	sp, #44	; 0x2c
 80014ea:	f89d 4050 	ldrb.w	r4, [sp, #80]	; 0x50
 80014ee:	f8dd c06c 	ldr.w	ip, [sp, #108]	; 0x6c
 80014f2:	9408      	str	r4, [sp, #32]
 80014f4:	9c15      	ldr	r4, [sp, #84]	; 0x54
 80014f6:	f8dd 9064 	ldr.w	r9, [sp, #100]	; 0x64
 80014fa:	9404      	str	r4, [sp, #16]
 80014fc:	9c16      	ldr	r4, [sp, #88]	; 0x58
 80014fe:	460d      	mov	r5, r1
 8001500:	9405      	str	r4, [sp, #20]
 8001502:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 8001504:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8001506:	9406      	str	r4, [sp, #24]
 8001508:	9c18      	ldr	r4, [sp, #96]	; 0x60
 800150a:	f8cd c008 	str.w	ip, [sp, #8]
 800150e:	9407      	str	r4, [sp, #28]
 8001510:	9c1a      	ldr	r4, [sp, #104]	; 0x68
 8001512:	9403      	str	r4, [sp, #12]
 8001514:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 8001516:	9401      	str	r4, [sp, #4]
 8001518:	4604      	mov	r4, r0
  struct double_components number_, out_fct_type out, char *buffer, size_t idx, size_t maxlen, unsigned int precision,
  unsigned int width, unsigned int flags, char *buf, size_t len)
{
  if (precision != 0U) {
 800151a:	f1b9 0f00 	cmp.w	r9, #0
 800151e:	d042      	beq.n	80015a6 <print_broken_up_decimal.isra.0+0xc2>
 8001520:	4698      	mov	r8, r3
    // do fractional part, as an unsigned number

    unsigned int count = precision;

    if (flags & FLAGS_ADAPT_EXP && !(flags & FLAGS_HASH)) {
 8001522:	f40c 6301 	and.w	r3, ip, #2064	; 0x810
 8001526:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800152a:	4617      	mov	r7, r2
 800152c:	f000 8093 	beq.w	8001656 <print_broken_up_decimal.isra.0+0x172>
 8001530:	9a01      	ldr	r2, [sp, #4]
 8001532:	1e73      	subs	r3, r6, #1
 8001534:	eb02 0b03 	add.w	fp, r2, r3
 8001538:	9409      	str	r4, [sp, #36]	; 0x24
 800153a:	e017      	b.n	800156c <print_broken_up_decimal.isra.0+0x88>
    }

    if (number_.fractional > 0 || !(flags & FLAGS_ADAPT_EXP) || (flags & FLAGS_HASH) ) {
      while (len < PRINTF_FTOA_BUFFER_SIZE) {
        --count;
        buf[len++] = (char)('0' + number_.fractional % 10U);
 800153c:	4638      	mov	r0, r7
 800153e:	4641      	mov	r1, r8
 8001540:	220a      	movs	r2, #10
 8001542:	2300      	movs	r3, #0
 8001544:	f7ff fae2 	bl	8000b0c <__aeabi_ldivmod>
 8001548:	4694      	mov	ip, r2
        if (!(number_.fractional /= 10U)) {
 800154a:	4638      	mov	r0, r7
        buf[len++] = (char)('0' + number_.fractional % 10U);
 800154c:	f10c 0730 	add.w	r7, ip, #48	; 0x30
        if (!(number_.fractional /= 10U)) {
 8001550:	4641      	mov	r1, r8
 8001552:	2300      	movs	r3, #0
        buf[len++] = (char)('0' + number_.fractional % 10U);
 8001554:	f80b 7f01 	strb.w	r7, [fp, #1]!
        if (!(number_.fractional /= 10U)) {
 8001558:	220a      	movs	r2, #10
 800155a:	f7ff fad7 	bl	8000b0c <__aeabi_ldivmod>
 800155e:	ea51 0300 	orrs.w	r3, r1, r0
 8001562:	4607      	mov	r7, r0
 8001564:	4688      	mov	r8, r1
 8001566:	d060      	beq.n	800162a <print_broken_up_decimal.isra.0+0x146>
        --count;
 8001568:	46a1      	mov	r9, r4
        buf[len++] = (char)('0' + number_.fractional % 10U);
 800156a:	4656      	mov	r6, sl
      while (len < PRINTF_FTOA_BUFFER_SIZE) {
 800156c:	2e20      	cmp	r6, #32
        --count;
 800156e:	f109 34ff 	add.w	r4, r9, #4294967295	; 0xffffffff
        buf[len++] = (char)('0' + number_.fractional % 10U);
 8001572:	f106 0a01 	add.w	sl, r6, #1
      while (len < PRINTF_FTOA_BUFFER_SIZE) {
 8001576:	d1e1      	bne.n	800153c <print_broken_up_decimal.isra.0+0x58>
      break;
    }
  }

  // pad leading zeros
  if (!(flags & FLAGS_LEFT) && (flags & FLAGS_ZEROPAD)) {
 8001578:	9b02      	ldr	r3, [sp, #8]
 800157a:	f003 0303 	and.w	r3, r3, #3
 800157e:	2b01      	cmp	r3, #1
 8001580:	f000 8094 	beq.w	80016ac <print_broken_up_decimal.isra.0+0x1c8>
    if (width && (number_.is_negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 8001584:	2720      	movs	r7, #32
    else if (flags & FLAGS_SPACE) {
      buf[len++] = ' ';
    }
  }

  return out_rev_(out, buffer, idx, maxlen, buf, len, width, flags);
 8001586:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800158a:	9b02      	ldr	r3, [sp, #8]
 800158c:	9c01      	ldr	r4, [sp, #4]
 800158e:	9317      	str	r3, [sp, #92]	; 0x5c
 8001590:	9b03      	ldr	r3, [sp, #12]
 8001592:	9414      	str	r4, [sp, #80]	; 0x50
 8001594:	e9cd 7315 	strd	r7, r3, [sp, #84]	; 0x54
 8001598:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
}
 800159c:	b00b      	add	sp, #44	; 0x2c
 800159e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  return out_rev_(out, buffer, idx, maxlen, buf, len, width, flags);
 80015a2:	f7ff bd91 	b.w	80010c8 <out_rev_>
    if (flags & FLAGS_HASH) {
 80015a6:	9b02      	ldr	r3, [sp, #8]
 80015a8:	06d9      	lsls	r1, r3, #27
 80015aa:	d505      	bpl.n	80015b8 <print_broken_up_decimal.isra.0+0xd4>
      if (len < PRINTF_FTOA_BUFFER_SIZE) {
 80015ac:	2e20      	cmp	r6, #32
 80015ae:	d0e3      	beq.n	8001578 <print_broken_up_decimal.isra.0+0x94>
        buf[len++] = '.';
 80015b0:	232e      	movs	r3, #46	; 0x2e
 80015b2:	9a01      	ldr	r2, [sp, #4]
 80015b4:	5593      	strb	r3, [r2, r6]
 80015b6:	3601      	adds	r6, #1
 80015b8:	9b01      	ldr	r3, [sp, #4]
 80015ba:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 80015be:	4498      	add	r8, r3
 80015c0:	e000      	b.n	80015c4 <print_broken_up_decimal.isra.0+0xe0>
    buf[len++] = (char)('0' + (number_.integral % 10));
 80015c2:	463e      	mov	r6, r7
  while (len < PRINTF_FTOA_BUFFER_SIZE) {
 80015c4:	2e20      	cmp	r6, #32
    buf[len++] = (char)('0' + (number_.integral % 10));
 80015c6:	f106 0701 	add.w	r7, r6, #1
  while (len < PRINTF_FTOA_BUFFER_SIZE) {
 80015ca:	d0d5      	beq.n	8001578 <print_broken_up_decimal.isra.0+0x94>
    buf[len++] = (char)('0' + (number_.integral % 10));
 80015cc:	4620      	mov	r0, r4
 80015ce:	4629      	mov	r1, r5
 80015d0:	220a      	movs	r2, #10
 80015d2:	2300      	movs	r3, #0
 80015d4:	f7ff fa9a 	bl	8000b0c <__aeabi_ldivmod>
 80015d8:	4694      	mov	ip, r2
    if (!(number_.integral /= 10)) {
 80015da:	4620      	mov	r0, r4
    buf[len++] = (char)('0' + (number_.integral % 10));
 80015dc:	f10c 0430 	add.w	r4, ip, #48	; 0x30
    if (!(number_.integral /= 10)) {
 80015e0:	2300      	movs	r3, #0
 80015e2:	4629      	mov	r1, r5
    buf[len++] = (char)('0' + (number_.integral % 10));
 80015e4:	f808 4f01 	strb.w	r4, [r8, #1]!
    if (!(number_.integral /= 10)) {
 80015e8:	220a      	movs	r2, #10
 80015ea:	f7ff fa8f 	bl	8000b0c <__aeabi_ldivmod>
 80015ee:	ea51 0300 	orrs.w	r3, r1, r0
 80015f2:	4604      	mov	r4, r0
 80015f4:	460d      	mov	r5, r1
 80015f6:	d1e4      	bne.n	80015c2 <print_broken_up_decimal.isra.0+0xde>
  if (!(flags & FLAGS_LEFT) && (flags & FLAGS_ZEROPAD)) {
 80015f8:	9b02      	ldr	r3, [sp, #8]
 80015fa:	f003 0303 	and.w	r3, r3, #3
 80015fe:	2b01      	cmp	r3, #1
 8001600:	d062      	beq.n	80016c8 <print_broken_up_decimal.isra.0+0x1e4>
  if (len < PRINTF_FTOA_BUFFER_SIZE) {
 8001602:	2f20      	cmp	r7, #32
 8001604:	d0be      	beq.n	8001584 <print_broken_up_decimal.isra.0+0xa0>
    if (number_.is_negative) {
 8001606:	9b08      	ldr	r3, [sp, #32]
 8001608:	b123      	cbz	r3, 8001614 <print_broken_up_decimal.isra.0+0x130>
      buf[len++] = '-';
 800160a:	232d      	movs	r3, #45	; 0x2d
 800160c:	9a01      	ldr	r2, [sp, #4]
 800160e:	55d3      	strb	r3, [r2, r7]
 8001610:	3701      	adds	r7, #1
 8001612:	e7b8      	b.n	8001586 <print_broken_up_decimal.isra.0+0xa2>
    else if (flags & FLAGS_PLUS) {
 8001614:	9b02      	ldr	r3, [sp, #8]
 8001616:	075a      	lsls	r2, r3, #29
 8001618:	d443      	bmi.n	80016a2 <print_broken_up_decimal.isra.0+0x1be>
    else if (flags & FLAGS_SPACE) {
 800161a:	9b02      	ldr	r3, [sp, #8]
 800161c:	071b      	lsls	r3, r3, #28
 800161e:	d5b2      	bpl.n	8001586 <print_broken_up_decimal.isra.0+0xa2>
      buf[len++] = ' ';
 8001620:	2320      	movs	r3, #32
 8001622:	9a01      	ldr	r2, [sp, #4]
 8001624:	55d3      	strb	r3, [r2, r7]
 8001626:	3701      	adds	r7, #1
 8001628:	e7ad      	b.n	8001586 <print_broken_up_decimal.isra.0+0xa2>
      while ((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 800162a:	f1ba 0f20 	cmp.w	sl, #32
 800162e:	4623      	mov	r3, r4
 8001630:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8001632:	d0a1      	beq.n	8001578 <print_broken_up_decimal.isra.0+0x94>
 8001634:	2b00      	cmp	r3, #0
 8001636:	d068      	beq.n	800170a <print_broken_up_decimal.isra.0+0x226>
 8001638:	9b01      	ldr	r3, [sp, #4]
        buf[len++] = '0';
 800163a:	2130      	movs	r1, #48	; 0x30
 800163c:	199a      	adds	r2, r3, r6
      while ((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 800163e:	4656      	mov	r6, sl
        buf[len++] = '0';
 8001640:	3601      	adds	r6, #1
      while ((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 8001642:	2e20      	cmp	r6, #32
        buf[len++] = '0';
 8001644:	f802 1f01 	strb.w	r1, [r2, #1]!
      while ((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 8001648:	d096      	beq.n	8001578 <print_broken_up_decimal.isra.0+0x94>
 800164a:	43f3      	mvns	r3, r6
 800164c:	444b      	add	r3, r9
 800164e:	eb1a 0f03 	cmn.w	sl, r3
 8001652:	d1f5      	bne.n	8001640 <print_broken_up_decimal.isra.0+0x15c>
 8001654:	e7ac      	b.n	80015b0 <print_broken_up_decimal.isra.0+0xcc>
      if (number_.fractional > 0) {
 8001656:	2a01      	cmp	r2, #1
 8001658:	f178 0300 	sbcs.w	r3, r8, #0
 800165c:	dbac      	blt.n	80015b8 <print_broken_up_decimal.isra.0+0xd4>
          if (digit != 0) {
 800165e:	4610      	mov	r0, r2
 8001660:	4641      	mov	r1, r8
 8001662:	220a      	movs	r2, #10
 8001664:	2300      	movs	r3, #0
 8001666:	f7ff fa51 	bl	8000b0c <__aeabi_ldivmod>
 800166a:	4313      	orrs	r3, r2
 800166c:	f47f af60 	bne.w	8001530 <print_broken_up_decimal.isra.0+0x4c>
          number_.fractional /= 10U;
 8001670:	4638      	mov	r0, r7
 8001672:	4641      	mov	r1, r8
 8001674:	220a      	movs	r2, #10
 8001676:	2300      	movs	r3, #0
 8001678:	f7ff fa48 	bl	8000b0c <__aeabi_ldivmod>
 800167c:	220a      	movs	r2, #10
 800167e:	2300      	movs	r3, #0
 8001680:	46bb      	mov	fp, r7
 8001682:	46c2      	mov	sl, r8
 8001684:	4607      	mov	r7, r0
 8001686:	4688      	mov	r8, r1
 8001688:	f7ff fa40 	bl	8000b0c <__aeabi_ldivmod>
          if (digit != 0) {
 800168c:	4313      	orrs	r3, r2
          --count;
 800168e:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
          if (digit != 0) {
 8001692:	d0ed      	beq.n	8001670 <print_broken_up_decimal.isra.0+0x18c>
    if (number_.fractional > 0 || !(flags & FLAGS_ADAPT_EXP) || (flags & FLAGS_HASH) ) {
 8001694:	f1bb 0f0a 	cmp.w	fp, #10
 8001698:	f17a 0300 	sbcs.w	r3, sl, #0
 800169c:	f6bf af48 	bge.w	8001530 <print_broken_up_decimal.isra.0+0x4c>
 80016a0:	e78a      	b.n	80015b8 <print_broken_up_decimal.isra.0+0xd4>
      buf[len++] = '+';  // ignore the space if the '+' exists
 80016a2:	232b      	movs	r3, #43	; 0x2b
 80016a4:	9a01      	ldr	r2, [sp, #4]
 80016a6:	55d3      	strb	r3, [r2, r7]
 80016a8:	3701      	adds	r7, #1
 80016aa:	e76c      	b.n	8001586 <print_broken_up_decimal.isra.0+0xa2>
    if (width && (number_.is_negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 80016ac:	9b03      	ldr	r3, [sp, #12]
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	f43f af68 	beq.w	8001584 <print_broken_up_decimal.isra.0+0xa0>
 80016b4:	9a08      	ldr	r2, [sp, #32]
 80016b6:	bb0a      	cbnz	r2, 80016fc <print_broken_up_decimal.isra.0+0x218>
 80016b8:	9a02      	ldr	r2, [sp, #8]
 80016ba:	f012 0f0c 	tst.w	r2, #12
 80016be:	f43f af61 	beq.w	8001584 <print_broken_up_decimal.isra.0+0xa0>
      width--;
 80016c2:	3b01      	subs	r3, #1
 80016c4:	9303      	str	r3, [sp, #12]
    while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 80016c6:	e75d      	b.n	8001584 <print_broken_up_decimal.isra.0+0xa0>
    if (width && (number_.is_negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 80016c8:	9b03      	ldr	r3, [sp, #12]
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d099      	beq.n	8001602 <print_broken_up_decimal.isra.0+0x11e>
 80016ce:	9b08      	ldr	r3, [sp, #32]
 80016d0:	b1b3      	cbz	r3, 8001700 <print_broken_up_decimal.isra.0+0x21c>
      width--;
 80016d2:	9b03      	ldr	r3, [sp, #12]
 80016d4:	3b01      	subs	r3, #1
 80016d6:	9303      	str	r3, [sp, #12]
    while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 80016d8:	9b03      	ldr	r3, [sp, #12]
 80016da:	429f      	cmp	r7, r3
 80016dc:	d291      	bcs.n	8001602 <print_broken_up_decimal.isra.0+0x11e>
 80016de:	2f1f      	cmp	r7, #31
 80016e0:	f63f af50 	bhi.w	8001584 <print_broken_up_decimal.isra.0+0xa0>
 80016e4:	9b01      	ldr	r3, [sp, #4]
      buf[len++] = '0';
 80016e6:	9a03      	ldr	r2, [sp, #12]
 80016e8:	441e      	add	r6, r3
 80016ea:	2330      	movs	r3, #48	; 0x30
 80016ec:	3701      	adds	r7, #1
    while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 80016ee:	4297      	cmp	r7, r2
      buf[len++] = '0';
 80016f0:	f806 3f01 	strb.w	r3, [r6, #1]!
    while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 80016f4:	d085      	beq.n	8001602 <print_broken_up_decimal.isra.0+0x11e>
 80016f6:	2f20      	cmp	r7, #32
 80016f8:	d1f8      	bne.n	80016ec <print_broken_up_decimal.isra.0+0x208>
 80016fa:	e743      	b.n	8001584 <print_broken_up_decimal.isra.0+0xa0>
      width--;
 80016fc:	9b03      	ldr	r3, [sp, #12]
 80016fe:	e7e0      	b.n	80016c2 <print_broken_up_decimal.isra.0+0x1de>
    if (width && (number_.is_negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 8001700:	9b02      	ldr	r3, [sp, #8]
 8001702:	f013 0f0c 	tst.w	r3, #12
 8001706:	d0e7      	beq.n	80016d8 <print_broken_up_decimal.isra.0+0x1f4>
 8001708:	e7e3      	b.n	80016d2 <print_broken_up_decimal.isra.0+0x1ee>
      while ((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 800170a:	4656      	mov	r6, sl
 800170c:	e750      	b.n	80015b0 <print_broken_up_decimal.isra.0+0xcc>
 800170e:	bf00      	nop

08001710 <print_exponential_number>:
}

#if PRINTF_SUPPORT_EXPONENTIAL_SPECIFIERS
// internal ftoa variant for exponential floating-point type, contributed by Martijn Jasperse <m.jasperse@gmail.com>
static size_t print_exponential_number(out_fct_type out, char* buffer, size_t idx, size_t maxlen, double number, unsigned int precision, unsigned int width, unsigned int flags, char* buf, size_t len)
{
 8001710:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001714:	b09b      	sub	sp, #108	; 0x6c
 8001716:	e9dd 4524 	ldrd	r4, r5, [sp, #144]	; 0x90
  return get_bit_access(x).U >> (DOUBLE_SIZE_IN_BITS - 1);
 800171a:	0fee      	lsrs	r6, r5, #31
{
 800171c:	f04f 0800 	mov.w	r8, #0
 8001720:	468a      	mov	sl, r1
 8001722:	469b      	mov	fp, r3
  return get_bit_access(x).U >> (DOUBLE_SIZE_IN_BITS - 1);
 8001724:	960e      	str	r6, [sp, #56]	; 0x38
  const bool negative = get_sign(number);
 8001726:	9610      	str	r6, [sp, #64]	; 0x40
{
 8001728:	900c      	str	r0, [sp, #48]	; 0x30
 800172a:	920d      	str	r2, [sp, #52]	; 0x34
  // This number will decrease gradually (by factors of 10) as we "extract" the exponent out of it
  double abs_number =  negative ? -number : number;
 800172c:	b116      	cbz	r6, 8001734 <print_exponential_number+0x24>
 800172e:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8001732:	461d      	mov	r5, r3
  bool abs_exp10_covered_by_powers_table;
  struct scaling_factor normalization;


  // Determine the decimal exponent
  if (abs_number == 0.0) {
 8001734:	4620      	mov	r0, r4
 8001736:	4629      	mov	r1, r5
 8001738:	2200      	movs	r2, #0
 800173a:	2300      	movs	r3, #0
 800173c:	f7ff f98c 	bl	8000a58 <__aeabi_dcmpeq>
 8001740:	900f      	str	r0, [sp, #60]	; 0x3c
 8001742:	2800      	cmp	r0, #0
 8001744:	d054      	beq.n	80017f0 <print_exponential_number+0xe0>
  // For both of these, the value of 0 has a special meaning, but not the same one:
  // a 0 exponent-part width means "don't print the exponent"; a 0 decimal-part width
  // means "use as many characters as necessary".

  bool fall_back_to_decimal_only_mode = false;
  if (flags & FLAGS_ADAPT_EXP) {
 8001746:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8001748:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
 800174c:	f040 81c8 	bne.w	8001ae0 <print_exponential_number+0x3d0>
 8001750:	4698      	mov	r8, r3
  bool fall_back_to_decimal_only_mode = false;
 8001752:	930b      	str	r3, [sp, #44]	; 0x2c

  normalization.multiply = (exp10 < 0 && abs_exp10_covered_by_powers_table);
  bool should_skip_normalization = (fall_back_to_decimal_only_mode || exp10 == 0);
  struct double_components decimal_part_components =
    should_skip_normalization ?
    get_components(negative ? -abs_number : abs_number, precision) :
 8001754:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8001756:	b113      	cbz	r3, 800175e <print_exponential_number+0x4e>
 8001758:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800175c:	461d      	mov	r5, r3
 800175e:	9926      	ldr	r1, [sp, #152]	; 0x98
 8001760:	462b      	mov	r3, r5
 8001762:	4622      	mov	r2, r4
 8001764:	9100      	str	r1, [sp, #0]
 8001766:	a814      	add	r0, sp, #80	; 0x50
 8001768:	f7ff fe28 	bl	80013bc <get_components>
 800176c:	e9dd 5416 	ldrd	r5, r4, [sp, #88]	; 0x58
 8001770:	e9dd 6714 	ldrd	r6, r7, [sp, #80]	; 0x50
 8001774:	f89d 3060 	ldrb.w	r3, [sp, #96]	; 0x60
 8001778:	930e      	str	r3, [sp, #56]	; 0x38
    get_normalized_components(negative, precision, abs_number, normalization);

  // Account for roll-over, e.g. rounding from 9.99 to 100.0 - which effects
  // the exponent and may require additional tweaking of the parts
  if (fall_back_to_decimal_only_mode) {
 800177a:	f1b8 0f00 	cmp.w	r8, #0
 800177e:	f000 818b 	beq.w	8001a98 <print_exponential_number+0x388>
    if ( (flags & FLAGS_ADAPT_EXP) && exp10 >= -1 && decimal_part_components.integral == powers_of_10[exp10 + 1]) {
 8001782:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8001784:	051b      	lsls	r3, r3, #20
 8001786:	d513      	bpl.n	80017b0 <print_exponential_number+0xa0>
 8001788:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 800178c:	f1b8 3fff 	cmp.w	r8, #4294967295	; 0xffffffff
 8001790:	db0e      	blt.n	80017b0 <print_exponential_number+0xa0>
 8001792:	4630      	mov	r0, r6
 8001794:	4639      	mov	r1, r7
 8001796:	f7fe fec9 	bl	800052c <__aeabi_l2d>
 800179a:	4b14      	ldr	r3, [pc, #80]	; (80017ec <print_exponential_number+0xdc>)
 800179c:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80017a0:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80017a4:	f7ff f958 	bl	8000a58 <__aeabi_dcmpeq>
 80017a8:	b110      	cbz	r0, 80017b0 <print_exponential_number+0xa0>
      exp10++; // Not strictly necessary, since exp10 is no longer really used
      precision--;
 80017aa:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80017ac:	3b01      	subs	r3, #1
 80017ae:	9326      	str	r3, [sp, #152]	; 0x98
        // No; we just give up on any restriction on the decimal part and use as many
        // characters as we need
        0U);

  const size_t start_idx = idx;
  idx = print_broken_up_decimal(decimal_part_components, out, buffer, idx, maxlen, precision, decimal_part_width, flags, buf, len);
 80017b0:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 80017b2:	462a      	mov	r2, r5
 80017b4:	9309      	str	r3, [sp, #36]	; 0x24
 80017b6:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 80017b8:	4630      	mov	r0, r6
 80017ba:	9308      	str	r3, [sp, #32]
 80017bc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80017be:	4639      	mov	r1, r7
 80017c0:	9307      	str	r3, [sp, #28]
 80017c2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80017c4:	9306      	str	r3, [sp, #24]
 80017c6:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80017c8:	e9cd b304 	strd	fp, r3, [sp, #16]
 80017cc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80017ce:	e9cd a302 	strd	sl, r3, [sp, #8]
 80017d2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80017d4:	9301      	str	r3, [sp, #4]
 80017d6:	4623      	mov	r3, r4
 80017d8:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 80017da:	9400      	str	r4, [sp, #0]
 80017dc:	f7ff fe82 	bl	80014e4 <print_broken_up_decimal.isra.0>
 80017e0:	4604      	mov	r4, r0
      // We need to right-pad with spaces to meet the width requirement
      while (idx - start_idx < width) out(' ', buffer, idx++, maxlen);
    }
  }
  return idx;
}
 80017e2:	4620      	mov	r0, r4
 80017e4:	b01b      	add	sp, #108	; 0x6c
 80017e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80017ea:	bf00      	nop
 80017ec:	08003828 	.word	0x08003828
  return (int)((x.U >> DOUBLE_STORED_MANTISSA_BITS ) & DOUBLE_EXPONENT_MASK) - DOUBLE_BASE_EXPONENT;
 80017f0:	f3c5 500a 	ubfx	r0, r5, #20, #11
      exp10 = (int)(0.1760912590558 + exp2 * 0.301029995663981 + (conv.F - 1.5) * 0.289529654602168);
 80017f4:	f2a0 30ff 	subw	r0, r0, #1023	; 0x3ff
 80017f8:	f7fe fe5c 	bl	80004b4 <__aeabi_i2d>
 80017fc:	a3c4      	add	r3, pc, #784	; (adr r3, 8001b10 <print_exponential_number+0x400>)
 80017fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001802:	f7fe fec1 	bl	8000588 <__aeabi_dmul>
 8001806:	a3c4      	add	r3, pc, #784	; (adr r3, 8001b18 <print_exponential_number+0x408>)
 8001808:	e9d3 2300 	ldrd	r2, r3, [r3]
 800180c:	f7fe fd06 	bl	800021c <__adddf3>
      conv.U = (conv.U & (( (double_uint_t)(1) << DOUBLE_STORED_MANTISSA_BITS) - 1U)) | ((double_uint_t) DOUBLE_BASE_EXPONENT << DOUBLE_STORED_MANTISSA_BITS);
 8001810:	f3c5 0313 	ubfx	r3, r5, #0, #20
      exp10 = (int)(0.1760912590558 + exp2 * 0.301029995663981 + (conv.F - 1.5) * 0.289529654602168);
 8001814:	460f      	mov	r7, r1
      conv.U = (conv.U & (( (double_uint_t)(1) << DOUBLE_STORED_MANTISSA_BITS) - 1U)) | ((double_uint_t) DOUBLE_BASE_EXPONENT << DOUBLE_STORED_MANTISSA_BITS);
 8001816:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
      exp10 = (int)(0.1760912590558 + exp2 * 0.301029995663981 + (conv.F - 1.5) * 0.289529654602168);
 800181a:	4606      	mov	r6, r0
 800181c:	2200      	movs	r2, #0
 800181e:	4bc8      	ldr	r3, [pc, #800]	; (8001b40 <print_exponential_number+0x430>)
      conv.U = (conv.U & (( (double_uint_t)(1) << DOUBLE_STORED_MANTISSA_BITS) - 1U)) | ((double_uint_t) DOUBLE_BASE_EXPONENT << DOUBLE_STORED_MANTISSA_BITS);
 8001820:	4620      	mov	r0, r4
 8001822:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
      exp10 = (int)(0.1760912590558 + exp2 * 0.301029995663981 + (conv.F - 1.5) * 0.289529654602168);
 8001826:	f7fe fcf7 	bl	8000218 <__aeabi_dsub>
 800182a:	a3bd      	add	r3, pc, #756	; (adr r3, 8001b20 <print_exponential_number+0x410>)
 800182c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001830:	f7fe feaa 	bl	8000588 <__aeabi_dmul>
 8001834:	4602      	mov	r2, r0
 8001836:	460b      	mov	r3, r1
 8001838:	4630      	mov	r0, r6
 800183a:	4639      	mov	r1, r7
 800183c:	f7fe fcee 	bl	800021c <__adddf3>
 8001840:	f7ff f93c 	bl	8000abc <__aeabi_d2iz>
 8001844:	900b      	str	r0, [sp, #44]	; 0x2c
      exp2 = (int)(exp10 * 3.321928094887362 + 0.5);
 8001846:	f7fe fe35 	bl	80004b4 <__aeabi_i2d>
 800184a:	a3b7      	add	r3, pc, #732	; (adr r3, 8001b28 <print_exponential_number+0x418>)
 800184c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001850:	4606      	mov	r6, r0
 8001852:	460f      	mov	r7, r1
 8001854:	f7fe fe98 	bl	8000588 <__aeabi_dmul>
 8001858:	2200      	movs	r2, #0
 800185a:	4bba      	ldr	r3, [pc, #744]	; (8001b44 <print_exponential_number+0x434>)
 800185c:	f7fe fcde 	bl	800021c <__adddf3>
 8001860:	f7ff f92c 	bl	8000abc <__aeabi_d2iz>
 8001864:	4603      	mov	r3, r0
      const double z  = exp10 * 2.302585092994046 - exp2 * 0.6931471805599453;
 8001866:	4639      	mov	r1, r7
      exp2 = (int)(exp10 * 3.321928094887362 + 0.5);
 8001868:	4698      	mov	r8, r3
      const double z  = exp10 * 2.302585092994046 - exp2 * 0.6931471805599453;
 800186a:	a3b1      	add	r3, pc, #708	; (adr r3, 8001b30 <print_exponential_number+0x420>)
 800186c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001870:	4630      	mov	r0, r6
 8001872:	f7fe fe89 	bl	8000588 <__aeabi_dmul>
 8001876:	4606      	mov	r6, r0
 8001878:	4640      	mov	r0, r8
 800187a:	460f      	mov	r7, r1
 800187c:	f8cd 8044 	str.w	r8, [sp, #68]	; 0x44
 8001880:	f7fe fe18 	bl	80004b4 <__aeabi_i2d>
 8001884:	a3ac      	add	r3, pc, #688	; (adr r3, 8001b38 <print_exponential_number+0x428>)
 8001886:	e9d3 2300 	ldrd	r2, r3, [r3]
 800188a:	f7fe fe7d 	bl	8000588 <__aeabi_dmul>
 800188e:	4602      	mov	r2, r0
 8001890:	460b      	mov	r3, r1
 8001892:	4630      	mov	r0, r6
 8001894:	4639      	mov	r1, r7
 8001896:	f7fe fcbf 	bl	8000218 <__aeabi_dsub>
      const double z2 = z * z;
 800189a:	4602      	mov	r2, r0
 800189c:	460b      	mov	r3, r1
      const double z  = exp10 * 2.302585092994046 - exp2 * 0.6931471805599453;
 800189e:	4606      	mov	r6, r0
 80018a0:	460f      	mov	r7, r1
      const double z2 = z * z;
 80018a2:	f7fe fe71 	bl	8000588 <__aeabi_dmul>
      conv.F *= 1 + 2 * z / (2 - z + (z2 / (6 + (z2 / (10 + z2 / 14)))));
 80018a6:	4632      	mov	r2, r6
      const double z2 = z * z;
 80018a8:	4680      	mov	r8, r0
 80018aa:	4689      	mov	r9, r1
      conv.F *= 1 + 2 * z / (2 - z + (z2 / (6 + (z2 / (10 + z2 / 14)))));
 80018ac:	463b      	mov	r3, r7
 80018ae:	4630      	mov	r0, r6
 80018b0:	4639      	mov	r1, r7
 80018b2:	f7fe fcb3 	bl	800021c <__adddf3>
 80018b6:	2200      	movs	r2, #0
 80018b8:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
 80018bc:	4ba2      	ldr	r3, [pc, #648]	; (8001b48 <print_exponential_number+0x438>)
 80018be:	4640      	mov	r0, r8
 80018c0:	4649      	mov	r1, r9
 80018c2:	f7fe ff8b 	bl	80007dc <__aeabi_ddiv>
 80018c6:	2200      	movs	r2, #0
 80018c8:	4ba0      	ldr	r3, [pc, #640]	; (8001b4c <print_exponential_number+0x43c>)
 80018ca:	f7fe fca7 	bl	800021c <__adddf3>
 80018ce:	4602      	mov	r2, r0
 80018d0:	460b      	mov	r3, r1
 80018d2:	4640      	mov	r0, r8
 80018d4:	4649      	mov	r1, r9
 80018d6:	f7fe ff81 	bl	80007dc <__aeabi_ddiv>
 80018da:	2200      	movs	r2, #0
 80018dc:	4b9c      	ldr	r3, [pc, #624]	; (8001b50 <print_exponential_number+0x440>)
 80018de:	f7fe fc9d 	bl	800021c <__adddf3>
 80018e2:	4602      	mov	r2, r0
 80018e4:	460b      	mov	r3, r1
 80018e6:	4640      	mov	r0, r8
 80018e8:	4649      	mov	r1, r9
 80018ea:	f7fe ff77 	bl	80007dc <__aeabi_ddiv>
 80018ee:	4632      	mov	r2, r6
 80018f0:	463b      	mov	r3, r7
 80018f2:	4606      	mov	r6, r0
 80018f4:	460f      	mov	r7, r1
 80018f6:	2000      	movs	r0, #0
 80018f8:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80018fc:	f7fe fc8c 	bl	8000218 <__aeabi_dsub>
 8001900:	4602      	mov	r2, r0
 8001902:	460b      	mov	r3, r1
 8001904:	4630      	mov	r0, r6
 8001906:	4639      	mov	r1, r7
 8001908:	f7fe fc88 	bl	800021c <__adddf3>
 800190c:	4602      	mov	r2, r0
 800190e:	460b      	mov	r3, r1
 8001910:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8001914:	f7fe ff62 	bl	80007dc <__aeabi_ddiv>
 8001918:	2200      	movs	r2, #0
 800191a:	4b8e      	ldr	r3, [pc, #568]	; (8001b54 <print_exponential_number+0x444>)
 800191c:	f7fe fc7e 	bl	800021c <__adddf3>
      conv.U = ((double_uint_t)(exp2) + DOUBLE_BASE_EXPONENT) << DOUBLE_STORED_MANTISSA_BITS;
 8001920:	f8dd 8044 	ldr.w	r8, [sp, #68]	; 0x44
 8001924:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8001926:	f208 36ff 	addw	r6, r8, #1023	; 0x3ff
 800192a:	0533      	lsls	r3, r6, #20
      conv.F *= 1 + 2 * z / (2 - z + (z2 / (6 + (z2 / (10 + z2 / 14)))));
 800192c:	f7fe fe2c 	bl	8000588 <__aeabi_dmul>
      if (abs_number < conv.F) {
 8001930:	4622      	mov	r2, r4
 8001932:	462b      	mov	r3, r5
      conv.F *= 1 + 2 * z / (2 - z + (z2 / (6 + (z2 / (10 + z2 / 14)))));
 8001934:	4606      	mov	r6, r0
 8001936:	460f      	mov	r7, r1
      if (abs_number < conv.F) {
 8001938:	f7ff f8b6 	bl	8000aa8 <__aeabi_dcmpgt>
 800193c:	2800      	cmp	r0, #0
 800193e:	f040 80c3 	bne.w	8001ac8 <print_exponential_number+0x3b8>
      conv.F *= 1 + 2 * z / (2 - z + (z2 / (6 + (z2 / (10 + z2 / 14)))));
 8001942:	4632      	mov	r2, r6
 8001944:	46b9      	mov	r9, r7
    abs_exp10_covered_by_powers_table = PRINTF_ABS(exp10) < PRINTF_MAX_PRECOMPUTED_POWER_OF_10;
 8001946:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8001948:	f101 0311 	add.w	r3, r1, #17
 800194c:	2b22      	cmp	r3, #34	; 0x22
 800194e:	bf94      	ite	ls
 8001950:	f04f 0801 	movls.w	r8, #1
 8001954:	f04f 0800 	movhi.w	r8, #0
    normalization.raw_factor = abs_exp10_covered_by_powers_table ? powers_of_10[PRINTF_ABS(exp10)] : conv.F;
 8001958:	f200 815d 	bhi.w	8001c16 <print_exponential_number+0x506>
 800195c:	460a      	mov	r2, r1
 800195e:	ea81 71e1 	eor.w	r1, r1, r1, asr #31
 8001962:	eba1 71e2 	sub.w	r1, r1, r2, asr #31
 8001966:	4a7c      	ldr	r2, [pc, #496]	; (8001b58 <print_exponential_number+0x448>)
 8001968:	eb02 00c1 	add.w	r0, r2, r1, lsl #3
 800196c:	f852 2031 	ldr.w	r2, [r2, r1, lsl #3]
 8001970:	f8d0 9004 	ldr.w	r9, [r0, #4]
 8001974:	9211      	str	r2, [sp, #68]	; 0x44
  if (flags & FLAGS_ADAPT_EXP) {
 8001976:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 8001978:	0512      	lsls	r2, r2, #20
 800197a:	f140 80ef 	bpl.w	8001b5c <print_exponential_number+0x44c>
    fall_back_to_decimal_only_mode = (exp10 >= -4 && exp10 < required_significant_digits);
 800197e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8001980:	3304      	adds	r3, #4
 8001982:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8001984:	f280 81fc 	bge.w	8001d80 <print_exponential_number+0x670>
        (int) precision - 1 - exp10 :
 8001988:	3b01      	subs	r3, #1
    precision = (precision_ > 0 ? (unsigned) precision_ : 0U);
 800198a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800198e:	9326      	str	r3, [sp, #152]	; 0x98
    flags |= FLAGS_PRECISION;   // make sure print_broken_up_decimal respects our choice above
 8001990:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8001992:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001996:	9328      	str	r3, [sp, #160]	; 0xa0
  normalization.multiply = (exp10 < 0 && abs_exp10_covered_by_powers_table);
 8001998:	f1b8 0f00 	cmp.w	r8, #0
 800199c:	f040 80e5 	bne.w	8001b6a <print_exponential_number+0x45a>
  return normalization.multiply ? num * normalization.raw_factor : num / normalization.raw_factor;
 80019a0:	f8dd 8044 	ldr.w	r8, [sp, #68]	; 0x44
  components.is_negative = negative;
 80019a4:	9e10      	ldr	r6, [sp, #64]	; 0x40
  return normalization.multiply ? num * normalization.raw_factor : num / normalization.raw_factor;
 80019a6:	4642      	mov	r2, r8
 80019a8:	464b      	mov	r3, r9
 80019aa:	4620      	mov	r0, r4
 80019ac:	4629      	mov	r1, r5
  components.is_negative = negative;
 80019ae:	960e      	str	r6, [sp, #56]	; 0x38
  return normalization.multiply ? num * normalization.raw_factor : num / normalization.raw_factor;
 80019b0:	f7fe ff14 	bl	80007dc <__aeabi_ddiv>
  components.integral = (int_fast64_t) apply_scaling(non_normalized, normalization);
 80019b4:	f7ff f912 	bl	8000bdc <__aeabi_d2lz>
 80019b8:	4606      	mov	r6, r0
 80019ba:	460f      	mov	r7, r1
  double remainder = non_normalized - unapply_scaling((double) components.integral, normalization);
 80019bc:	f7fe fdb6 	bl	800052c <__aeabi_l2d>
  return normalization.multiply ? normalized / normalization.raw_factor : normalized * normalization.raw_factor;
 80019c0:	4642      	mov	r2, r8
 80019c2:	464b      	mov	r3, r9
 80019c4:	f7fe fde0 	bl	8000588 <__aeabi_dmul>
 80019c8:	4602      	mov	r2, r0
 80019ca:	460b      	mov	r3, r1
  double remainder = non_normalized - unapply_scaling((double) components.integral, normalization);
 80019cc:	4620      	mov	r0, r4
 80019ce:	4629      	mov	r1, r5
 80019d0:	f7fe fc22 	bl	8000218 <__aeabi_dsub>
  double prec_power_of_10 = powers_of_10[precision];
 80019d4:	4b60      	ldr	r3, [pc, #384]	; (8001b58 <print_exponential_number+0x448>)
 80019d6:	9c26      	ldr	r4, [sp, #152]	; 0x98
 80019d8:	9d26      	ldr	r5, [sp, #152]	; 0x98
 80019da:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 80019de:	6864      	ldr	r4, [r4, #4]
 80019e0:	f853 3035 	ldr.w	r3, [r3, r5, lsl #3]
  return (int)((x.U >> DOUBLE_STORED_MANTISSA_BITS ) & DOUBLE_EXPONENT_MASK) - DOUBLE_BASE_EXPONENT;
 80019e4:	f3c9 520a 	ubfx	r2, r9, #20, #11
 80019e8:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
  double prec_power_of_10 = powers_of_10[precision];
 80019ec:	930f      	str	r3, [sp, #60]	; 0x3c
  return (int)((x.U >> DOUBLE_STORED_MANTISSA_BITS ) & DOUBLE_EXPONENT_MASK) - DOUBLE_BASE_EXPONENT;
 80019ee:	f3c4 530a 	ubfx	r3, r4, #20, #11
 80019f2:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
    if (PRINTF_ABS(factor_exp2) > PRINTF_ABS(extra_factor_exp2)) {
 80019f6:	2a00      	cmp	r2, #0
 80019f8:	bfb8      	it	lt
 80019fa:	4252      	neglt	r2, r2
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	bfb8      	it	lt
 8001a00:	425b      	neglt	r3, r3
 8001a02:	429a      	cmp	r2, r3
  double prec_power_of_10 = powers_of_10[precision];
 8001a04:	9410      	str	r4, [sp, #64]	; 0x40
  double remainder = non_normalized - unapply_scaling((double) components.integral, normalization);
 8001a06:	460d      	mov	r5, r1
 8001a08:	4604      	mov	r4, r0
    if (PRINTF_ABS(factor_exp2) > PRINTF_ABS(extra_factor_exp2)) {
 8001a0a:	f340 81a3 	ble.w	8001d54 <print_exponential_number+0x644>
      result.raw_factor = sf.raw_factor / extra_multiplicative_factor;
 8001a0e:	4649      	mov	r1, r9
 8001a10:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8001a12:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8001a14:	9811      	ldr	r0, [sp, #68]	; 0x44
 8001a16:	f7fe fee1 	bl	80007dc <__aeabi_ddiv>
 8001a1a:	460b      	mov	r3, r1
 8001a1c:	4602      	mov	r2, r0
  return normalization.multiply ? num * normalization.raw_factor : num / normalization.raw_factor;
 8001a1e:	4629      	mov	r1, r5
 8001a20:	4620      	mov	r0, r4
 8001a22:	f7fe fedb 	bl	80007dc <__aeabi_ddiv>
  if (precision == 0U) {
 8001a26:	9b26      	ldr	r3, [sp, #152]	; 0x98
  return normalization.multiply ? num * normalization.raw_factor : num / normalization.raw_factor;
 8001a28:	4680      	mov	r8, r0
 8001a2a:	4689      	mov	r9, r1
  if (precision == 0U) {
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	f000 80d6 	beq.w	8001bde <print_exponential_number+0x4ce>
    components.fractional = (int_fast64_t) scaled_remainder;
 8001a32:	4640      	mov	r0, r8
 8001a34:	4649      	mov	r1, r9
 8001a36:	f7ff f8d1 	bl	8000bdc <__aeabi_d2lz>
 8001a3a:	4605      	mov	r5, r0
 8001a3c:	460c      	mov	r4, r1
    scaled_remainder -= components.fractional;
 8001a3e:	f7fe fd75 	bl	800052c <__aeabi_l2d>
 8001a42:	4602      	mov	r2, r0
 8001a44:	460b      	mov	r3, r1
 8001a46:	4640      	mov	r0, r8
 8001a48:	4649      	mov	r1, r9
 8001a4a:	f7fe fbe5 	bl	8000218 <__aeabi_dsub>
    components.fractional += (scaled_remainder >= rounding_threshold);
 8001a4e:	2200      	movs	r2, #0
 8001a50:	4b3c      	ldr	r3, [pc, #240]	; (8001b44 <print_exponential_number+0x434>)
    scaled_remainder -= components.fractional;
 8001a52:	4680      	mov	r8, r0
 8001a54:	4689      	mov	r9, r1
    components.fractional += (scaled_remainder >= rounding_threshold);
 8001a56:	f7ff f81d 	bl	8000a94 <__aeabi_dcmpge>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	3b00      	subs	r3, #0
 8001a5e:	bf18      	it	ne
 8001a60:	2301      	movne	r3, #1
    if (scaled_remainder == rounding_threshold) {
 8001a62:	4640      	mov	r0, r8
    components.fractional += (scaled_remainder >= rounding_threshold);
 8001a64:	195d      	adds	r5, r3, r5
    if (scaled_remainder == rounding_threshold) {
 8001a66:	4649      	mov	r1, r9
 8001a68:	f04f 0200 	mov.w	r2, #0
 8001a6c:	4b35      	ldr	r3, [pc, #212]	; (8001b44 <print_exponential_number+0x434>)
    components.fractional += (scaled_remainder >= rounding_threshold);
 8001a6e:	f144 0400 	adc.w	r4, r4, #0
    if (scaled_remainder == rounding_threshold) {
 8001a72:	f7fe fff1 	bl	8000a58 <__aeabi_dcmpeq>
 8001a76:	b108      	cbz	r0, 8001a7c <print_exponential_number+0x36c>
      components.fractional &= ~((int_fast64_t) 0x1);
 8001a78:	f025 0501 	bic.w	r5, r5, #1
    if ((double) components.fractional >= prec_power_of_10) {
 8001a7c:	4628      	mov	r0, r5
 8001a7e:	4621      	mov	r1, r4
 8001a80:	f7fe fd54 	bl	800052c <__aeabi_l2d>
 8001a84:	e9dd 230f 	ldrd	r2, r3, [sp, #60]	; 0x3c
 8001a88:	f7ff f804 	bl	8000a94 <__aeabi_dcmpge>
 8001a8c:	b120      	cbz	r0, 8001a98 <print_exponential_number+0x388>
      ++components.integral;
 8001a8e:	3601      	adds	r6, #1
 8001a90:	f147 0700 	adc.w	r7, r7, #0
      components.fractional = 0;
 8001a94:	2500      	movs	r5, #0
 8001a96:	462c      	mov	r4, r5
    if (decimal_part_components.integral >= 10) {
 8001a98:	2e0a      	cmp	r6, #10
 8001a9a:	f177 0300 	sbcs.w	r3, r7, #0
 8001a9e:	db06      	blt.n	8001aae <print_exponential_number+0x39e>
      decimal_part_components.fractional = 0;
 8001aa0:	2500      	movs	r5, #0
      decimal_part_components.integral = 1;
 8001aa2:	2601      	movs	r6, #1
      decimal_part_components.fractional = 0;
 8001aa4:	462c      	mov	r4, r5
      decimal_part_components.integral = 1;
 8001aa6:	462f      	mov	r7, r5
      exp10++;
 8001aa8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8001aaa:	3301      	adds	r3, #1
 8001aac:	930b      	str	r3, [sp, #44]	; 0x2c
  unsigned int exp10_part_width = fall_back_to_decimal_only_mode ? 0U : (PRINTF_ABS(exp10) < 100) ? 4U : 5U;
 8001aae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8001ab0:	3363      	adds	r3, #99	; 0x63
 8001ab2:	2bc6      	cmp	r3, #198	; 0xc6
 8001ab4:	f200 80b1 	bhi.w	8001c1a <print_exponential_number+0x50a>
      0U :
 8001ab8:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8001aba:	f013 0902 	ands.w	r9, r3, #2
 8001abe:	f040 8130 	bne.w	8001d22 <print_exponential_number+0x612>
  unsigned int exp10_part_width = fall_back_to_decimal_only_mode ? 0U : (PRINTF_ABS(exp10) < 100) ? 4U : 5U;
 8001ac2:	f04f 0804 	mov.w	r8, #4
 8001ac6:	e108      	b.n	8001cda <print_exponential_number+0x5ca>
        exp10--;
 8001ac8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
        conv.F /= 10;
 8001aca:	2200      	movs	r2, #0
        exp10--;
 8001acc:	3b01      	subs	r3, #1
 8001ace:	930b      	str	r3, [sp, #44]	; 0x2c
        conv.F /= 10;
 8001ad0:	4630      	mov	r0, r6
 8001ad2:	4639      	mov	r1, r7
 8001ad4:	4b1d      	ldr	r3, [pc, #116]	; (8001b4c <print_exponential_number+0x43c>)
 8001ad6:	f7fe fe81 	bl	80007dc <__aeabi_ddiv>
 8001ada:	4602      	mov	r2, r0
 8001adc:	4689      	mov	r9, r1
 8001ade:	e732      	b.n	8001946 <print_exponential_number+0x236>
    fall_back_to_decimal_only_mode = (exp10 >= -4 && exp10 < required_significant_digits);
 8001ae0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8001ae2:	2b01      	cmp	r3, #1
 8001ae4:	bf38      	it	cc
 8001ae6:	2301      	movcc	r3, #1
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	f340 811d 	ble.w	8001d28 <print_exponential_number+0x618>
        (int) precision - 1 - exp10 :
 8001aee:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8001af0:	3b01      	subs	r3, #1
    precision = (precision_ > 0 ? (unsigned) precision_ : 0U);
 8001af2:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8001af6:	9326      	str	r3, [sp, #152]	; 0x98
    flags |= FLAGS_PRECISION;   // make sure print_broken_up_decimal respects our choice above
 8001af8:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8001afa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001afe:	9328      	str	r3, [sp, #160]	; 0xa0
    exp10 = 0; // ... and no need to set a normalization factor or check the powers table
 8001b00:	2300      	movs	r3, #0
 8001b02:	930b      	str	r3, [sp, #44]	; 0x2c
  normalization.multiply = (exp10 < 0 && abs_exp10_covered_by_powers_table);
 8001b04:	f04f 0801 	mov.w	r8, #1
 8001b08:	e624      	b.n	8001754 <print_exponential_number+0x44>
 8001b0a:	bf00      	nop
 8001b0c:	f3af 8000 	nop.w
 8001b10:	509f79fb 	.word	0x509f79fb
 8001b14:	3fd34413 	.word	0x3fd34413
 8001b18:	8b60c8b3 	.word	0x8b60c8b3
 8001b1c:	3fc68a28 	.word	0x3fc68a28
 8001b20:	636f4361 	.word	0x636f4361
 8001b24:	3fd287a7 	.word	0x3fd287a7
 8001b28:	0979a371 	.word	0x0979a371
 8001b2c:	400a934f 	.word	0x400a934f
 8001b30:	bbb55516 	.word	0xbbb55516
 8001b34:	40026bb1 	.word	0x40026bb1
 8001b38:	fefa39ef 	.word	0xfefa39ef
 8001b3c:	3fe62e42 	.word	0x3fe62e42
 8001b40:	3ff80000 	.word	0x3ff80000
 8001b44:	3fe00000 	.word	0x3fe00000
 8001b48:	402c0000 	.word	0x402c0000
 8001b4c:	40240000 	.word	0x40240000
 8001b50:	40180000 	.word	0x40180000
 8001b54:	3ff00000 	.word	0x3ff00000
 8001b58:	08003828 	.word	0x08003828
 8001b5c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8001b5e:	2a00      	cmp	r2, #0
 8001b60:	f280 80f1 	bge.w	8001d46 <print_exponential_number+0x636>
 8001b64:	2b22      	cmp	r3, #34	; 0x22
 8001b66:	f63f af1b 	bhi.w	80019a0 <print_exponential_number+0x290>
  return normalization.multiply ? num * normalization.raw_factor : num / normalization.raw_factor;
 8001b6a:	f8dd 8044 	ldr.w	r8, [sp, #68]	; 0x44
  components.is_negative = negative;
 8001b6e:	9e10      	ldr	r6, [sp, #64]	; 0x40
  return normalization.multiply ? num * normalization.raw_factor : num / normalization.raw_factor;
 8001b70:	4642      	mov	r2, r8
 8001b72:	464b      	mov	r3, r9
 8001b74:	4620      	mov	r0, r4
 8001b76:	4629      	mov	r1, r5
  components.is_negative = negative;
 8001b78:	960e      	str	r6, [sp, #56]	; 0x38
  return normalization.multiply ? num * normalization.raw_factor : num / normalization.raw_factor;
 8001b7a:	f7fe fd05 	bl	8000588 <__aeabi_dmul>
  components.integral = (int_fast64_t) apply_scaling(non_normalized, normalization);
 8001b7e:	f7ff f82d 	bl	8000bdc <__aeabi_d2lz>
 8001b82:	4606      	mov	r6, r0
 8001b84:	460f      	mov	r7, r1
  double remainder = non_normalized - unapply_scaling((double) components.integral, normalization);
 8001b86:	f7fe fcd1 	bl	800052c <__aeabi_l2d>
  return normalization.multiply ? normalized / normalization.raw_factor : normalized * normalization.raw_factor;
 8001b8a:	4642      	mov	r2, r8
 8001b8c:	464b      	mov	r3, r9
 8001b8e:	f7fe fe25 	bl	80007dc <__aeabi_ddiv>
 8001b92:	4602      	mov	r2, r0
 8001b94:	460b      	mov	r3, r1
  double remainder = non_normalized - unapply_scaling((double) components.integral, normalization);
 8001b96:	4620      	mov	r0, r4
 8001b98:	4629      	mov	r1, r5
 8001b9a:	f7fe fb3d 	bl	8000218 <__aeabi_dsub>
  double prec_power_of_10 = powers_of_10[precision];
 8001b9e:	f8df c204 	ldr.w	ip, [pc, #516]	; 8001da4 <print_exponential_number+0x694>
  double remainder = non_normalized - unapply_scaling((double) components.integral, normalization);
 8001ba2:	460d      	mov	r5, r1
  double prec_power_of_10 = powers_of_10[precision];
 8001ba4:	f8dd e098 	ldr.w	lr, [sp, #152]	; 0x98
 8001ba8:	9926      	ldr	r1, [sp, #152]	; 0x98
  double remainder = non_normalized - unapply_scaling((double) components.integral, normalization);
 8001baa:	4604      	mov	r4, r0
  double prec_power_of_10 = powers_of_10[precision];
 8001bac:	f85c 1031 	ldr.w	r1, [ip, r1, lsl #3]
 8001bb0:	eb0c 0cce 	add.w	ip, ip, lr, lsl #3
 8001bb4:	f8dc c004 	ldr.w	ip, [ip, #4]
    result.raw_factor = sf.raw_factor * extra_multiplicative_factor;
 8001bb8:	4608      	mov	r0, r1
  double prec_power_of_10 = powers_of_10[precision];
 8001bba:	910f      	str	r1, [sp, #60]	; 0x3c
    result.raw_factor = sf.raw_factor * extra_multiplicative_factor;
 8001bbc:	4642      	mov	r2, r8
 8001bbe:	464b      	mov	r3, r9
 8001bc0:	4661      	mov	r1, ip
  double prec_power_of_10 = powers_of_10[precision];
 8001bc2:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    result.raw_factor = sf.raw_factor * extra_multiplicative_factor;
 8001bc6:	f7fe fcdf 	bl	8000588 <__aeabi_dmul>
  return normalization.multiply ? num * normalization.raw_factor : num / normalization.raw_factor;
 8001bca:	462b      	mov	r3, r5
 8001bcc:	4622      	mov	r2, r4
 8001bce:	f7fe fcdb 	bl	8000588 <__aeabi_dmul>
  if (precision == 0U) {
 8001bd2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  return normalization.multiply ? num * normalization.raw_factor : num / normalization.raw_factor;
 8001bd4:	4680      	mov	r8, r0
 8001bd6:	4689      	mov	r9, r1
  if (precision == 0U) {
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	f47f af2a 	bne.w	8001a32 <print_exponential_number+0x322>
    components.integral += (scaled_remainder >= rounding_threshold);
 8001bde:	2200      	movs	r2, #0
 8001be0:	4649      	mov	r1, r9
 8001be2:	4b71      	ldr	r3, [pc, #452]	; (8001da8 <print_exponential_number+0x698>)
 8001be4:	4640      	mov	r0, r8
 8001be6:	f7fe ff55 	bl	8000a94 <__aeabi_dcmpge>
 8001bea:	4603      	mov	r3, r0
 8001bec:	3b00      	subs	r3, #0
 8001bee:	bf18      	it	ne
 8001bf0:	2301      	movne	r3, #1
    if (scaled_remainder == rounding_threshold) {
 8001bf2:	4640      	mov	r0, r8
    components.integral += (scaled_remainder >= rounding_threshold);
 8001bf4:	199e      	adds	r6, r3, r6
    if (scaled_remainder == rounding_threshold) {
 8001bf6:	4649      	mov	r1, r9
 8001bf8:	f04f 0200 	mov.w	r2, #0
 8001bfc:	4b6a      	ldr	r3, [pc, #424]	; (8001da8 <print_exponential_number+0x698>)
    components.integral += (scaled_remainder >= rounding_threshold);
 8001bfe:	f147 0700 	adc.w	r7, r7, #0
    if (scaled_remainder == rounding_threshold) {
 8001c02:	f7fe ff29 	bl	8000a58 <__aeabi_dcmpeq>
 8001c06:	2800      	cmp	r0, #0
 8001c08:	f43f af44 	beq.w	8001a94 <print_exponential_number+0x384>
    components.fractional = 0;
 8001c0c:	9d26      	ldr	r5, [sp, #152]	; 0x98
      components.integral &= ~((int_fast64_t) 0x1);
 8001c0e:	f026 0601 	bic.w	r6, r6, #1
    components.fractional = 0;
 8001c12:	462c      	mov	r4, r5
 8001c14:	e740      	b.n	8001a98 <print_exponential_number+0x388>
    normalization.raw_factor = abs_exp10_covered_by_powers_table ? powers_of_10[PRINTF_ABS(exp10)] : conv.F;
 8001c16:	9211      	str	r2, [sp, #68]	; 0x44
 8001c18:	e6ad      	b.n	8001976 <print_exponential_number+0x266>
      0U :
 8001c1a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8001c1c:	f013 0902 	ands.w	r9, r3, #2
 8001c20:	d059      	beq.n	8001cd6 <print_exponential_number+0x5c6>
 8001c22:	f04f 0804 	mov.w	r8, #4
  idx = print_broken_up_decimal(decimal_part_components, out, buffer, idx, maxlen, precision, decimal_part_width, flags, buf, len);
 8001c26:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8001c28:	462a      	mov	r2, r5
 8001c2a:	9309      	str	r3, [sp, #36]	; 0x24
 8001c2c:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8001c2e:	4630      	mov	r0, r6
 8001c30:	9308      	str	r3, [sp, #32]
 8001c32:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8001c34:	4639      	mov	r1, r7
 8001c36:	9305      	str	r3, [sp, #20]
 8001c38:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8001c3a:	f8cd b010 	str.w	fp, [sp, #16]
 8001c3e:	9300      	str	r3, [sp, #0]
 8001c40:	4623      	mov	r3, r4
 8001c42:	9c28      	ldr	r4, [sp, #160]	; 0xa0
 8001c44:	9407      	str	r4, [sp, #28]
 8001c46:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 8001c48:	e9cd a402 	strd	sl, r4, [sp, #8]
 8001c4c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8001c4e:	9401      	str	r4, [sp, #4]
 8001c50:	2400      	movs	r4, #0
 8001c52:	9406      	str	r4, [sp, #24]
 8001c54:	f7ff fc46 	bl	80014e4 <print_broken_up_decimal.isra.0>
 8001c58:	4602      	mov	r2, r0
    out((flags & FLAGS_UPPERCASE) ? 'E' : 'e', buffer, idx++, maxlen);
 8001c5a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8001c5c:	4651      	mov	r1, sl
 8001c5e:	f013 0f20 	tst.w	r3, #32
 8001c62:	bf14      	ite	ne
 8001c64:	2045      	movne	r0, #69	; 0x45
 8001c66:	2065      	moveq	r0, #101	; 0x65
 8001c68:	465b      	mov	r3, fp
 8001c6a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8001c6c:	1c54      	adds	r4, r2, #1
 8001c6e:	47a8      	blx	r5
    idx = print_integer(out, buffer, idx, maxlen,
 8001c70:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	dd75      	ble.n	8001d62 <print_exponential_number+0x652>
 8001c76:	461a      	mov	r2, r3
 8001c78:	17db      	asrs	r3, r3, #31
 8001c7a:	e9cd 2300 	strd	r2, r3, [sp]
 8001c7e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8001c80:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8001c82:	0fd8      	lsrs	r0, r3, #31
 8001c84:	2305      	movs	r3, #5
 8001c86:	9002      	str	r0, [sp, #8]
 8001c88:	9306      	str	r3, [sp, #24]
 8001c8a:	2000      	movs	r0, #0
 8001c8c:	230a      	movs	r3, #10
 8001c8e:	4622      	mov	r2, r4
 8001c90:	e9cd 3003 	strd	r3, r0, [sp, #12]
 8001c94:	4651      	mov	r1, sl
 8001c96:	465b      	mov	r3, fp
 8001c98:	4630      	mov	r0, r6
 8001c9a:	f8cd 8014 	str.w	r8, [sp, #20]
 8001c9e:	f7ff fa57 	bl	8001150 <print_integer>
 8001ca2:	4604      	mov	r4, r0
    if (flags & FLAGS_LEFT) {
 8001ca4:	f1b9 0f00 	cmp.w	r9, #0
 8001ca8:	f43f ad9b 	beq.w	80017e2 <print_exponential_number+0xd2>
      while (idx - start_idx < width) out(' ', buffer, idx++, maxlen);
 8001cac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8001cae:	1ac5      	subs	r5, r0, r3
 8001cb0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8001cb2:	42ab      	cmp	r3, r5
 8001cb4:	f67f ad95 	bls.w	80017e2 <print_exponential_number+0xd2>
 8001cb8:	461f      	mov	r7, r3
 8001cba:	4622      	mov	r2, r4
 8001cbc:	465b      	mov	r3, fp
 8001cbe:	4651      	mov	r1, sl
 8001cc0:	2020      	movs	r0, #32
 8001cc2:	3501      	adds	r5, #1
 8001cc4:	47b0      	blx	r6
 8001cc6:	42af      	cmp	r7, r5
 8001cc8:	f104 0401 	add.w	r4, r4, #1
 8001ccc:	d8f5      	bhi.n	8001cba <print_exponential_number+0x5aa>
}
 8001cce:	4620      	mov	r0, r4
 8001cd0:	b01b      	add	sp, #108	; 0x6c
 8001cd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  unsigned int exp10_part_width = fall_back_to_decimal_only_mode ? 0U : (PRINTF_ABS(exp10) < 100) ? 4U : 5U;
 8001cd6:	f04f 0805 	mov.w	r8, #5
        width - exp10_part_width :
 8001cda:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  idx = print_broken_up_decimal(decimal_part_components, out, buffer, idx, maxlen, precision, decimal_part_width, flags, buf, len);
 8001cdc:	462a      	mov	r2, r5
        width - exp10_part_width :
 8001cde:	4598      	cmp	r8, r3
  idx = print_broken_up_decimal(decimal_part_components, out, buffer, idx, maxlen, precision, decimal_part_width, flags, buf, len);
 8001ce0:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8001ce2:	4630      	mov	r0, r6
 8001ce4:	9309      	str	r3, [sp, #36]	; 0x24
 8001ce6:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8001ce8:	4639      	mov	r1, r7
 8001cea:	9308      	str	r3, [sp, #32]
 8001cec:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8001cee:	f8cd b010 	str.w	fp, [sp, #16]
 8001cf2:	9305      	str	r3, [sp, #20]
 8001cf4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8001cf6:	9300      	str	r3, [sp, #0]
 8001cf8:	4623      	mov	r3, r4
 8001cfa:	9c28      	ldr	r4, [sp, #160]	; 0xa0
 8001cfc:	9407      	str	r4, [sp, #28]
 8001cfe:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 8001d00:	e9cd a402 	strd	sl, r4, [sp, #8]
 8001d04:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8001d06:	9401      	str	r4, [sp, #4]
        width - exp10_part_width :
 8001d08:	d231      	bcs.n	8001d6e <print_exponential_number+0x65e>
 8001d0a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
    idx = print_integer(out, buffer, idx, maxlen,
 8001d0c:	f04f 0900 	mov.w	r9, #0
        width - exp10_part_width :
 8001d10:	eba4 0408 	sub.w	r4, r4, r8
  idx = print_broken_up_decimal(decimal_part_components, out, buffer, idx, maxlen, precision, decimal_part_width, flags, buf, len);
 8001d14:	9406      	str	r4, [sp, #24]
 8001d16:	f7ff fbe5 	bl	80014e4 <print_broken_up_decimal.isra.0>
    idx = print_integer(out, buffer, idx, maxlen,
 8001d1a:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
  idx = print_broken_up_decimal(decimal_part_components, out, buffer, idx, maxlen, precision, decimal_part_width, flags, buf, len);
 8001d1e:	4602      	mov	r2, r0
  if (! fall_back_to_decimal_only_mode) {
 8001d20:	e79b      	b.n	8001c5a <print_exponential_number+0x54a>
      0U :
 8001d22:	f04f 0803 	mov.w	r8, #3
 8001d26:	e77e      	b.n	8001c26 <print_exponential_number+0x516>
    exp10 = 0; // ... and no need to set a normalization factor or check the powers table
 8001d28:	2300      	movs	r3, #0
 8001d2a:	930b      	str	r3, [sp, #44]	; 0x2c
        (int) precision - 1 - exp10 :
 8001d2c:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8001d2e:	3b01      	subs	r3, #1
    precision = (precision_ > 0 ? (unsigned) precision_ : 0U);
 8001d30:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8001d34:	9326      	str	r3, [sp, #152]	; 0x98
    flags |= FLAGS_PRECISION;   // make sure print_broken_up_decimal respects our choice above
 8001d36:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8001d38:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001d3c:	9328      	str	r3, [sp, #160]	; 0xa0
  normalization.multiply = (exp10 < 0 && abs_exp10_covered_by_powers_table);
 8001d3e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	f6ff ae29 	blt.w	8001998 <print_exponential_number+0x288>
  bool should_skip_normalization = (fall_back_to_decimal_only_mode || exp10 == 0);
 8001d46:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	f47f ae29 	bne.w	80019a0 <print_exponential_number+0x290>
 8001d4e:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 8001d52:	e4ff      	b.n	8001754 <print_exponential_number+0x44>
      result.raw_factor = extra_multiplicative_factor / sf.raw_factor;
 8001d54:	464b      	mov	r3, r9
 8001d56:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8001d58:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8001d5a:	9910      	ldr	r1, [sp, #64]	; 0x40
 8001d5c:	f7fe fd3e 	bl	80007dc <__aeabi_ddiv>
 8001d60:	e733      	b.n	8001bca <print_exponential_number+0x4ba>
                ABS_FOR_PRINTING(exp10),
 8001d62:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8001d64:	17d3      	asrs	r3, r2, #31
 8001d66:	4252      	negs	r2, r2
 8001d68:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8001d6c:	e785      	b.n	8001c7a <print_exponential_number+0x56a>
  idx = print_broken_up_decimal(decimal_part_components, out, buffer, idx, maxlen, precision, decimal_part_width, flags, buf, len);
 8001d6e:	2500      	movs	r5, #0
 8001d70:	9506      	str	r5, [sp, #24]
 8001d72:	f7ff fbb7 	bl	80014e4 <print_broken_up_decimal.isra.0>
    idx = print_integer(out, buffer, idx, maxlen,
 8001d76:	46a9      	mov	r9, r5
  idx = print_broken_up_decimal(decimal_part_components, out, buffer, idx, maxlen, precision, decimal_part_width, flags, buf, len);
 8001d78:	4602      	mov	r2, r0
    idx = print_integer(out, buffer, idx, maxlen,
 8001d7a:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8001d7e:	e76c      	b.n	8001c5a <print_exponential_number+0x54a>
    fall_back_to_decimal_only_mode = (exp10 >= -4 && exp10 < required_significant_digits);
 8001d80:	2b01      	cmp	r3, #1
 8001d82:	bf38      	it	cc
 8001d84:	2301      	movcc	r3, #1
 8001d86:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8001d88:	429a      	cmp	r2, r3
 8001d8a:	dacf      	bge.n	8001d2c <print_exponential_number+0x61c>
        (int) precision - 1 - exp10 :
 8001d8c:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8001d8e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8001d90:	3b01      	subs	r3, #1
 8001d92:	1a9b      	subs	r3, r3, r2
    precision = (precision_ > 0 ? (unsigned) precision_ : 0U);
 8001d94:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8001d98:	9326      	str	r3, [sp, #152]	; 0x98
    flags |= FLAGS_PRECISION;   // make sure print_broken_up_decimal respects our choice above
 8001d9a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8001d9c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001da0:	9328      	str	r3, [sp, #160]	; 0xa0
  normalization.multiply = (exp10 < 0 && abs_exp10_covered_by_powers_table);
 8001da2:	e6af      	b.n	8001b04 <print_exponential_number+0x3f4>
 8001da4:	08003828 	.word	0x08003828
 8001da8:	3fe00000 	.word	0x3fe00000
 8001dac:	00000000 	.word	0x00000000

08001db0 <print_floating_point>:
#endif  // PRINTF_SUPPORT_EXPONENTIAL_SPECIFIERS


static size_t print_floating_point(out_fct_type out, char* buffer, size_t idx, size_t maxlen, double value, unsigned int precision, unsigned int width, unsigned int flags, bool prefer_exponential)
{
 8001db0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001db4:	b09d      	sub	sp, #116	; 0x74
 8001db6:	e9dd 5428 	ldrd	r5, r4, [sp, #160]	; 0xa0
 8001dba:	940c      	str	r4, [sp, #48]	; 0x30
 8001dbc:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
 8001dbe:	e9dd ab26 	ldrd	sl, fp, [sp, #152]	; 0x98
 8001dc2:	940b      	str	r4, [sp, #44]	; 0x2c
 8001dc4:	f89d 40ac 	ldrb.w	r4, [sp, #172]	; 0xac
 8001dc8:	4606      	mov	r6, r0
 8001dca:	460f      	mov	r7, r1
 8001dcc:	4690      	mov	r8, r2
 8001dce:	4699      	mov	r9, r3
  char buf[PRINTF_FTOA_BUFFER_SIZE];
  size_t len  = 0U;

  // test for special values
  if (value != value)
 8001dd0:	4652      	mov	r2, sl
 8001dd2:	465b      	mov	r3, fp
 8001dd4:	4650      	mov	r0, sl
 8001dd6:	4659      	mov	r1, fp
{
 8001dd8:	940d      	str	r4, [sp, #52]	; 0x34
  if (value != value)
 8001dda:	f7fe fe3d 	bl	8000a58 <__aeabi_dcmpeq>
 8001dde:	2800      	cmp	r0, #0
 8001de0:	d07d      	beq.n	8001ede <print_floating_point+0x12e>
    return out_rev_(out, buffer, idx, maxlen, "nan", 3, width, flags);
  if (value < -DBL_MAX)
 8001de2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001de6:	f46f 1380 	mvn.w	r3, #1048576	; 0x100000
 8001dea:	4650      	mov	r0, sl
 8001dec:	4659      	mov	r1, fp
 8001dee:	f7fe fe3d 	bl	8000a6c <__aeabi_dcmplt>
 8001df2:	2800      	cmp	r0, #0
 8001df4:	f040 80a4 	bne.w	8001f40 <print_floating_point+0x190>
    return out_rev_(out, buffer, idx, maxlen, "fni-", 4, width, flags);
  if (value > DBL_MAX)
 8001df8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001dfc:	4650      	mov	r0, sl
 8001dfe:	4659      	mov	r1, fp
 8001e00:	4b5f      	ldr	r3, [pc, #380]	; (8001f80 <print_floating_point+0x1d0>)
 8001e02:	f7fe fe51 	bl	8000aa8 <__aeabi_dcmpgt>
 8001e06:	bb38      	cbnz	r0, 8001e58 <print_floating_point+0xa8>
    return out_rev_(out, buffer, idx, maxlen, (flags & FLAGS_PLUS) ? "fni+" : "fni", (flags & FLAGS_PLUS) ? 4U : 3U, width, flags);

  if (!prefer_exponential && ((value > PRINTF_FLOAT_NOTATION_THRESHOLD) || (value < -PRINTF_FLOAT_NOTATION_THRESHOLD))) {
 8001e08:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d13e      	bne.n	8001e8c <print_floating_point+0xdc>
 8001e0e:	a358      	add	r3, pc, #352	; (adr r3, 8001f70 <print_floating_point+0x1c0>)
 8001e10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e14:	4650      	mov	r0, sl
 8001e16:	4659      	mov	r1, fp
 8001e18:	f7fe fe46 	bl	8000aa8 <__aeabi_dcmpgt>
 8001e1c:	b940      	cbnz	r0, 8001e30 <print_floating_point+0x80>
 8001e1e:	a356      	add	r3, pc, #344	; (adr r3, 8001f78 <print_floating_point+0x1c8>)
 8001e20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e24:	4650      	mov	r0, sl
 8001e26:	4659      	mov	r1, fp
 8001e28:	f7fe fe20 	bl	8000a6c <__aeabi_dcmplt>
 8001e2c:	2800      	cmp	r0, #0
 8001e2e:	d02d      	beq.n	8001e8c <print_floating_point+0xdc>
    // The required behavior of standard printf is to print _every_ integral-part digit -- which could mean
    // printing hundreds of characters, overflowing any fixed internal buffer and necessitating a more complicated
    // implementation.
#if PRINTF_SUPPORT_EXPONENTIAL_SPECIFIERS
    return print_exponential_number(out, buffer, idx, maxlen, value, precision, width, flags, buf, len);
 8001e30:	2400      	movs	r4, #0
 8001e32:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8001e34:	9502      	str	r5, [sp, #8]
 8001e36:	9304      	str	r3, [sp, #16]
 8001e38:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8001e3a:	ad14      	add	r5, sp, #80	; 0x50
 8001e3c:	9303      	str	r3, [sp, #12]
 8001e3e:	4642      	mov	r2, r8
 8001e40:	464b      	mov	r3, r9
 8001e42:	4639      	mov	r1, r7
 8001e44:	4630      	mov	r0, r6
 8001e46:	e9cd ab00 	strd	sl, fp, [sp]
 8001e4a:	e9cd 5405 	strd	r5, r4, [sp, #20]
 8001e4e:	f7ff fc5f 	bl	8001710 <print_exponential_number>
#if PRINTF_SUPPORT_EXPONENTIAL_SPECIFIERS
    prefer_exponential ?
      print_exponential_number(out, buffer, idx, maxlen, value, precision, width, flags, buf, len) :
#endif
      print_decimal_number(out, buffer, idx, maxlen, value, precision, width, flags, buf, len);
}
 8001e52:	b01d      	add	sp, #116	; 0x74
 8001e54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return out_rev_(out, buffer, idx, maxlen, (flags & FLAGS_PLUS) ? "fni+" : "fni", (flags & FLAGS_PLUS) ? 4U : 3U, width, flags);
 8001e58:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8001e5a:	4d4a      	ldr	r5, [pc, #296]	; (8001f84 <print_floating_point+0x1d4>)
 8001e5c:	f004 0a04 	and.w	sl, r4, #4
 8001e60:	f1ba 0f00 	cmp.w	sl, #0
 8001e64:	9429      	str	r4, [sp, #164]	; 0xa4
 8001e66:	4c48      	ldr	r4, [pc, #288]	; (8001f88 <print_floating_point+0x1d8>)
 8001e68:	bf18      	it	ne
 8001e6a:	462c      	movne	r4, r5
 8001e6c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8001e6e:	9426      	str	r4, [sp, #152]	; 0x98
 8001e70:	9328      	str	r3, [sp, #160]	; 0xa0
 8001e72:	bf0c      	ite	eq
 8001e74:	2403      	moveq	r4, #3
 8001e76:	2404      	movne	r4, #4
 8001e78:	464b      	mov	r3, r9
 8001e7a:	4642      	mov	r2, r8
 8001e7c:	4639      	mov	r1, r7
 8001e7e:	4630      	mov	r0, r6
 8001e80:	9427      	str	r4, [sp, #156]	; 0x9c
}
 8001e82:	b01d      	add	sp, #116	; 0x74
 8001e84:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    return out_rev_(out, buffer, idx, maxlen, (flags & FLAGS_PLUS) ? "fni+" : "fni", (flags & FLAGS_PLUS) ? 4U : 3U, width, flags);
 8001e88:	f7ff b91e 	b.w	80010c8 <out_rev_>
    precision = PRINTF_DEFAULT_FLOAT_PRECISION;
 8001e8c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    buf[len++] = '0'; // This respects the precision in terms of result length only
 8001e8e:	2030      	movs	r0, #48	; 0x30
    precision = PRINTF_DEFAULT_FLOAT_PRECISION;
 8001e90:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8001e94:	bf08      	it	eq
 8001e96:	2506      	moveq	r5, #6
 8001e98:	ab14      	add	r3, sp, #80	; 0x50
 8001e9a:	462c      	mov	r4, r5
 8001e9c:	f1a5 0220 	sub.w	r2, r5, #32
 8001ea0:	e004      	b.n	8001eac <print_floating_point+0xfc>
    precision--;
 8001ea2:	3c01      	subs	r4, #1
  while ((len < PRINTF_FTOA_BUFFER_SIZE) && (precision > PRINTF_MAX_SUPPORTED_PRECISION)) {
 8001ea4:	4294      	cmp	r4, r2
    buf[len++] = '0'; // This respects the precision in terms of result length only
 8001ea6:	f803 0b01 	strb.w	r0, [r3], #1
  while ((len < PRINTF_FTOA_BUFFER_SIZE) && (precision > PRINTF_MAX_SUPPORTED_PRECISION)) {
 8001eaa:	d05a      	beq.n	8001f62 <print_floating_point+0x1b2>
 8001eac:	2c11      	cmp	r4, #17
 8001eae:	eba5 0104 	sub.w	r1, r5, r4
 8001eb2:	d8f6      	bhi.n	8001ea2 <print_floating_point+0xf2>
      print_exponential_number(out, buffer, idx, maxlen, value, precision, width, flags, buf, len) :
 8001eb4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8001eb6:	b31b      	cbz	r3, 8001f00 <print_floating_point+0x150>
 8001eb8:	ab14      	add	r3, sp, #80	; 0x50
 8001eba:	9305      	str	r3, [sp, #20]
 8001ebc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8001ebe:	9106      	str	r1, [sp, #24]
 8001ec0:	9304      	str	r3, [sp, #16]
 8001ec2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8001ec4:	4642      	mov	r2, r8
 8001ec6:	9303      	str	r3, [sp, #12]
 8001ec8:	4639      	mov	r1, r7
 8001eca:	464b      	mov	r3, r9
 8001ecc:	4630      	mov	r0, r6
 8001ece:	e9cd ab00 	strd	sl, fp, [sp]
 8001ed2:	9402      	str	r4, [sp, #8]
 8001ed4:	f7ff fc1c 	bl	8001710 <print_exponential_number>
}
 8001ed8:	b01d      	add	sp, #116	; 0x74
 8001eda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return out_rev_(out, buffer, idx, maxlen, "nan", 3, width, flags);
 8001ede:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8001ee0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8001ee2:	9329      	str	r3, [sp, #164]	; 0xa4
 8001ee4:	9428      	str	r4, [sp, #160]	; 0xa0
 8001ee6:	464b      	mov	r3, r9
 8001ee8:	2403      	movs	r4, #3
 8001eea:	4642      	mov	r2, r8
 8001eec:	4639      	mov	r1, r7
 8001eee:	4630      	mov	r0, r6
 8001ef0:	4d26      	ldr	r5, [pc, #152]	; (8001f8c <print_floating_point+0x1dc>)
    return out_rev_(out, buffer, idx, maxlen, (flags & FLAGS_PLUS) ? "fni+" : "fni", (flags & FLAGS_PLUS) ? 4U : 3U, width, flags);
 8001ef2:	9427      	str	r4, [sp, #156]	; 0x9c
    return out_rev_(out, buffer, idx, maxlen, "nan", 3, width, flags);
 8001ef4:	9526      	str	r5, [sp, #152]	; 0x98
}
 8001ef6:	b01d      	add	sp, #116	; 0x74
 8001ef8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    return out_rev_(out, buffer, idx, maxlen, (flags & FLAGS_PLUS) ? "fni+" : "fni", (flags & FLAGS_PLUS) ? 4U : 3U, width, flags);
 8001efc:	f7ff b8e4 	b.w	80010c8 <out_rev_>
  struct double_components value_ = get_components(number, precision);
 8001f00:	4652      	mov	r2, sl
 8001f02:	465b      	mov	r3, fp
 8001f04:	a80e      	add	r0, sp, #56	; 0x38
 8001f06:	9400      	str	r4, [sp, #0]
 8001f08:	910d      	str	r1, [sp, #52]	; 0x34
 8001f0a:	f7ff fa57 	bl	80013bc <get_components>
  return print_broken_up_decimal(value_, out, buffer, idx, maxlen, precision, width, flags, buf, len);
 8001f0e:	ab14      	add	r3, sp, #80	; 0x50
 8001f10:	9308      	str	r3, [sp, #32]
 8001f12:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8001f14:	990d      	ldr	r1, [sp, #52]	; 0x34
 8001f16:	9307      	str	r3, [sp, #28]
 8001f18:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8001f1a:	9109      	str	r1, [sp, #36]	; 0x24
 8001f1c:	e9cd 4305 	strd	r4, r3, [sp, #20]
 8001f20:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8001f24:	f89d 3048 	ldrb.w	r3, [sp, #72]	; 0x48
 8001f28:	e9cd 8903 	strd	r8, r9, [sp, #12]
 8001f2c:	9300      	str	r3, [sp, #0]
 8001f2e:	e9cd 6701 	strd	r6, r7, [sp, #4]
 8001f32:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8001f36:	f7ff fad5 	bl	80014e4 <print_broken_up_decimal.isra.0>
}
 8001f3a:	b01d      	add	sp, #116	; 0x74
 8001f3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return out_rev_(out, buffer, idx, maxlen, "fni-", 4, width, flags);
 8001f40:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8001f42:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8001f44:	9329      	str	r3, [sp, #164]	; 0xa4
 8001f46:	9428      	str	r4, [sp, #160]	; 0xa0
 8001f48:	464b      	mov	r3, r9
 8001f4a:	2404      	movs	r4, #4
 8001f4c:	4642      	mov	r2, r8
 8001f4e:	4639      	mov	r1, r7
 8001f50:	4630      	mov	r0, r6
 8001f52:	4d0f      	ldr	r5, [pc, #60]	; (8001f90 <print_floating_point+0x1e0>)
    return out_rev_(out, buffer, idx, maxlen, (flags & FLAGS_PLUS) ? "fni+" : "fni", (flags & FLAGS_PLUS) ? 4U : 3U, width, flags);
 8001f54:	9427      	str	r4, [sp, #156]	; 0x9c
    return out_rev_(out, buffer, idx, maxlen, "fni-", 4, width, flags);
 8001f56:	9526      	str	r5, [sp, #152]	; 0x98
}
 8001f58:	b01d      	add	sp, #116	; 0x74
 8001f5a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    return out_rev_(out, buffer, idx, maxlen, (flags & FLAGS_PLUS) ? "fni+" : "fni", (flags & FLAGS_PLUS) ? 4U : 3U, width, flags);
 8001f5e:	f7ff b8b3 	b.w	80010c8 <out_rev_>
      print_exponential_number(out, buffer, idx, maxlen, value, precision, width, flags, buf, len) :
 8001f62:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8001f64:	2120      	movs	r1, #32
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d0ca      	beq.n	8001f00 <print_floating_point+0x150>
 8001f6a:	e7a5      	b.n	8001eb8 <print_floating_point+0x108>
 8001f6c:	f3af 8000 	nop.w
 8001f70:	00000000 	.word	0x00000000
 8001f74:	41cdcd65 	.word	0x41cdcd65
 8001f78:	00000000 	.word	0x00000000
 8001f7c:	c1cdcd65 	.word	0xc1cdcd65
 8001f80:	7fefffff 	.word	0x7fefffff
 8001f84:	08003800 	.word	0x08003800
 8001f88:	080037fc 	.word	0x080037fc
 8001f8c:	08003808 	.word	0x08003808
 8001f90:	0800380c 	.word	0x0800380c

08001f94 <rt_vsnprintf>:
#if (RTTHREAD_VERSION >= 40100) || (RTTHREAD_VERSION < 40000 && RTTHREAD_VERSION >= 30106)
int rt_vsnprintf(char *buf, rt_size_t size, const char *fmt, va_list args)
#else
rt_int32_t rt_vsnprintf(char *buf, rt_size_t size, const char *fmt, va_list args)
#endif
{
 8001f94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    out = out_discard;
 8001f98:	f1b0 0a00 	subs.w	sl, r0, #0
{
 8001f9c:	461f      	mov	r7, r3
    out = out_discard;
 8001f9e:	4e82      	ldr	r6, [pc, #520]	; (80021a8 <rt_vsnprintf+0x214>)
 8001fa0:	4b82      	ldr	r3, [pc, #520]	; (80021ac <rt_vsnprintf+0x218>)
  while (*format)
 8001fa2:	7810      	ldrb	r0, [r2, #0]
    out = out_discard;
 8001fa4:	bf14      	ite	ne
 8001fa6:	46b3      	movne	fp, r6
 8001fa8:	469b      	moveq	fp, r3
{
 8001faa:	4689      	mov	r9, r1
 8001fac:	b08f      	sub	sp, #60	; 0x3c
  while (*format)
 8001fae:	2800      	cmp	r0, #0
 8001fb0:	f000 828a 	beq.w	80024c8 <rt_vsnprintf+0x534>
 8001fb4:	4614      	mov	r4, r2
 8001fb6:	2500      	movs	r5, #0
          idx = out_rev_(out, buffer, idx, maxlen, ")llun(", 6, width, flags);
 8001fb8:	460e      	mov	r6, r1
 8001fba:	e009      	b.n	8001fd0 <rt_vsnprintf+0x3c>
      out(*format, buffer, idx++, maxlen);
 8001fbc:	462a      	mov	r2, r5
 8001fbe:	4633      	mov	r3, r6
 8001fc0:	4651      	mov	r1, sl
 8001fc2:	47d8      	blx	fp
 8001fc4:	3501      	adds	r5, #1
      format++;
 8001fc6:	3401      	adds	r4, #1
  while (*format)
 8001fc8:	7820      	ldrb	r0, [r4, #0]
 8001fca:	2800      	cmp	r0, #0
 8001fcc:	f000 80ac 	beq.w	8002128 <rt_vsnprintf+0x194>
    if (*format != '%') {
 8001fd0:	2825      	cmp	r0, #37	; 0x25
 8001fd2:	d1f3      	bne.n	8001fbc <rt_vsnprintf+0x28>
    flags = 0U;
 8001fd4:	2100      	movs	r1, #0
      format++;
 8001fd6:	1c63      	adds	r3, r4, #1
 8001fd8:	461c      	mov	r4, r3
      switch (*format) {
 8001fda:	f813 0b01 	ldrb.w	r0, [r3], #1
 8001fde:	f1a0 0220 	sub.w	r2, r0, #32
 8001fe2:	2a10      	cmp	r2, #16
 8001fe4:	d80a      	bhi.n	8001ffc <rt_vsnprintf+0x68>
 8001fe6:	e8df f002 	tbb	[pc, r2]
 8001fea:	099c      	.short	0x099c
 8001fec:	09099909 	.word	0x09099909
 8001ff0:	09090909 	.word	0x09090909
 8001ff4:	93099609 	.word	0x93099609
 8001ff8:	0909      	.short	0x0909
 8001ffa:	90          	.byte	0x90
 8001ffb:	00          	.byte	0x00
    if (is_digit_(*format)) {
 8001ffc:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8002000:	2b09      	cmp	r3, #9
 8002002:	f240 80af 	bls.w	8002164 <rt_vsnprintf+0x1d0>
    else if (*format == '*') {
 8002006:	282a      	cmp	r0, #42	; 0x2a
 8002008:	f000 80bb 	beq.w	8002182 <rt_vsnprintf+0x1ee>
    width = 0U;
 800200c:	f04f 0800 	mov.w	r8, #0
    if (*format == '.') {
 8002010:	282e      	cmp	r0, #46	; 0x2e
 8002012:	f000 8098 	beq.w	8002146 <rt_vsnprintf+0x1b2>
    precision = 0U;
 8002016:	f04f 0900 	mov.w	r9, #0
    switch (*format) {
 800201a:	f1a0 0368 	sub.w	r3, r0, #104	; 0x68
 800201e:	2b12      	cmp	r3, #18
 8002020:	d818      	bhi.n	8002054 <rt_vsnprintf+0xc0>
 8002022:	e8df f013 	tbh	[pc, r3, lsl #1]
 8002026:	0101      	.short	0x0101
 8002028:	00fc0017 	.word	0x00fc0017
 800202c:	01090017 	.word	0x01090017
 8002030:	00170017 	.word	0x00170017
 8002034:	00170017 	.word	0x00170017
 8002038:	00170017 	.word	0x00170017
 800203c:	00130017 	.word	0x00130017
 8002040:	00170017 	.word	0x00170017
 8002044:	00170017 	.word	0x00170017
 8002048:	00130017 	.word	0x00130017
    switch (*format) {
 800204c:	7860      	ldrb	r0, [r4, #1]
        flags |= (sizeof(size_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 800204e:	f441 7180 	orr.w	r1, r1, #256	; 0x100
        format++;
 8002052:	3401      	adds	r4, #1
    switch (*format) {
 8002054:	f1a0 0325 	sub.w	r3, r0, #37	; 0x25
 8002058:	2b53      	cmp	r3, #83	; 0x53
 800205a:	f200 809e 	bhi.w	800219a <rt_vsnprintf+0x206>
 800205e:	e8df f013 	tbh	[pc, r3, lsl #1]
 8002062:	0190      	.short	0x0190
 8002064:	009c009c 	.word	0x009c009c
 8002068:	009c009c 	.word	0x009c009c
 800206c:	009c009c 	.word	0x009c009c
 8002070:	009c009c 	.word	0x009c009c
 8002074:	009c009c 	.word	0x009c009c
 8002078:	009c009c 	.word	0x009c009c
 800207c:	009c009c 	.word	0x009c009c
 8002080:	009c009c 	.word	0x009c009c
 8002084:	009c009c 	.word	0x009c009c
 8002088:	009c009c 	.word	0x009c009c
 800208c:	009c009c 	.word	0x009c009c
 8002090:	009c009c 	.word	0x009c009c
 8002094:	009c009c 	.word	0x009c009c
 8002098:	009c009c 	.word	0x009c009c
 800209c:	009c009c 	.word	0x009c009c
 80020a0:	01a9009c 	.word	0x01a9009c
 80020a4:	01a900f3 	.word	0x01a900f3
 80020a8:	009c009c 	.word	0x009c009c
 80020ac:	009c009c 	.word	0x009c009c
 80020b0:	009c009c 	.word	0x009c009c
 80020b4:	009c009c 	.word	0x009c009c
 80020b8:	009c009c 	.word	0x009c009c
 80020bc:	009c009c 	.word	0x009c009c
 80020c0:	009c009c 	.word	0x009c009c
 80020c4:	009c009c 	.word	0x009c009c
 80020c8:	009c00a7 	.word	0x009c00a7
 80020cc:	009c009c 	.word	0x009c009c
 80020d0:	009c009c 	.word	0x009c009c
 80020d4:	009c009c 	.word	0x009c009c
 80020d8:	009c009c 	.word	0x009c009c
 80020dc:	012a00a7 	.word	0x012a00a7
 80020e0:	01a900a7 	.word	0x01a900a7
 80020e4:	01a900f3 	.word	0x01a900f3
 80020e8:	00a7009c 	.word	0x00a7009c
 80020ec:	009c009c 	.word	0x009c009c
 80020f0:	009c009c 	.word	0x009c009c
 80020f4:	00a7009c 	.word	0x00a7009c
 80020f8:	009c010d 	.word	0x009c010d
 80020fc:	0146009c 	.word	0x0146009c
 8002100:	00a7009c 	.word	0x00a7009c
 8002104:	009c009c 	.word	0x009c009c
 8002108:	00a7      	.short	0x00a7
        case '0': flags |= FLAGS_ZEROPAD; format++; n = 1U; break;
 800210a:	f041 0101 	orr.w	r1, r1, #1
    } while (n);
 800210e:	e763      	b.n	8001fd8 <rt_vsnprintf+0x44>
        case '-': flags |= FLAGS_LEFT;    format++; n = 1U; break;
 8002110:	f041 0102 	orr.w	r1, r1, #2
    } while (n);
 8002114:	e760      	b.n	8001fd8 <rt_vsnprintf+0x44>
        case '+': flags |= FLAGS_PLUS;    format++; n = 1U; break;
 8002116:	f041 0104 	orr.w	r1, r1, #4
    } while (n);
 800211a:	e75d      	b.n	8001fd8 <rt_vsnprintf+0x44>
        case '#': flags |= FLAGS_HASH;    format++; n = 1U; break;
 800211c:	f041 0110 	orr.w	r1, r1, #16
    } while (n);
 8002120:	e75a      	b.n	8001fd8 <rt_vsnprintf+0x44>
        case ' ': flags |= FLAGS_SPACE;   format++; n = 1U; break;
 8002122:	f041 0108 	orr.w	r1, r1, #8
    } while (n);
 8002126:	e757      	b.n	8001fd8 <rt_vsnprintf+0x44>
  return (int)idx;
 8002128:	46b1      	mov	r9, r6
 800212a:	462c      	mov	r4, r5
  out((char)0, buffer, idx < maxlen ? idx : maxlen - 1U, maxlen);
 800212c:	45a9      	cmp	r9, r5
 800212e:	d801      	bhi.n	8002134 <rt_vsnprintf+0x1a0>
 8002130:	f109 35ff 	add.w	r5, r9, #4294967295	; 0xffffffff
 8002134:	464b      	mov	r3, r9
 8002136:	462a      	mov	r2, r5
 8002138:	4651      	mov	r1, sl
 800213a:	2000      	movs	r0, #0
 800213c:	47d8      	blx	fp
  return __vsnprintf(out_buffer, buf, size, fmt, args);
}
 800213e:	4620      	mov	r0, r4
 8002140:	b00f      	add	sp, #60	; 0x3c
 8002142:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (is_digit_(*format)) {
 8002146:	7860      	ldrb	r0, [r4, #1]
      flags |= FLAGS_PRECISION;
 8002148:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
      if (is_digit_(*format)) {
 800214c:	f1a0 0230 	sub.w	r2, r0, #48	; 0x30
 8002150:	2a09      	cmp	r2, #9
      format++;
 8002152:	f104 0301 	add.w	r3, r4, #1
      if (is_digit_(*format)) {
 8002156:	f240 811d 	bls.w	8002394 <rt_vsnprintf+0x400>
      else if (*format == '*') {
 800215a:	282a      	cmp	r0, #42	; 0x2a
 800215c:	f000 8141 	beq.w	80023e2 <rt_vsnprintf+0x44e>
      format++;
 8002160:	461c      	mov	r4, r3
 8002162:	e758      	b.n	8002016 <rt_vsnprintf+0x82>
  unsigned int i = 0U;
 8002164:	f04f 0800 	mov.w	r8, #0
    i = i * 10U + (unsigned int)(*((*str)++) - '0');
 8002168:	eb08 0888 	add.w	r8, r8, r8, lsl #2
 800216c:	eb00 0848 	add.w	r8, r0, r8, lsl #1
  while (is_digit_(**str)) {
 8002170:	f814 0f01 	ldrb.w	r0, [r4, #1]!
    i = i * 10U + (unsigned int)(*((*str)++) - '0');
 8002174:	f1a8 0830 	sub.w	r8, r8, #48	; 0x30
  while (is_digit_(**str)) {
 8002178:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800217c:	2b09      	cmp	r3, #9
 800217e:	d9f3      	bls.n	8002168 <rt_vsnprintf+0x1d4>
 8002180:	e746      	b.n	8002010 <rt_vsnprintf+0x7c>
      const int w = va_arg(va, int);
 8002182:	f857 3b04 	ldr.w	r3, [r7], #4
    if (*format == '.') {
 8002186:	7860      	ldrb	r0, [r4, #1]
      if (w < 0) {
 8002188:	2b00      	cmp	r3, #0
        width = (unsigned int)w;
 800218a:	bfae      	itee	ge
 800218c:	4698      	movge	r8, r3
        flags |= FLAGS_LEFT;    // reverse padding
 800218e:	f041 0102 	orrlt.w	r1, r1, #2
        width = (unsigned int)-w;
 8002192:	f1c3 0800 	rsblt	r8, r3, #0
      format++;
 8002196:	3401      	adds	r4, #1
 8002198:	e73a      	b.n	8002010 <rt_vsnprintf+0x7c>
        out(*format, buffer, idx++, maxlen);
 800219a:	462a      	mov	r2, r5
 800219c:	4633      	mov	r3, r6
 800219e:	4651      	mov	r1, sl
        format++;
 80021a0:	3401      	adds	r4, #1
        out(*format, buffer, idx++, maxlen);
 80021a2:	3501      	adds	r5, #1
 80021a4:	47d8      	blx	fp
        break;
 80021a6:	e70f      	b.n	8001fc8 <rt_vsnprintf+0x34>
 80021a8:	080010bd 	.word	0x080010bd
 80021ac:	080010c5 	.word	0x080010c5
        if (*format == 'x' || *format == 'X') {
 80021b0:	2878      	cmp	r0, #120	; 0x78
 80021b2:	f000 812d 	beq.w	8002410 <rt_vsnprintf+0x47c>
 80021b6:	2858      	cmp	r0, #88	; 0x58
 80021b8:	f000 8189 	beq.w	80024ce <rt_vsnprintf+0x53a>
        else if (*format == 'o') {
 80021bc:	286f      	cmp	r0, #111	; 0x6f
 80021be:	f000 81ad 	beq.w	800251c <rt_vsnprintf+0x588>
        else if (*format == 'b') {
 80021c2:	2862      	cmp	r0, #98	; 0x62
 80021c4:	f000 8208 	beq.w	80025d8 <rt_vsnprintf+0x644>
        if ((*format != 'i') && (*format != 'd')) {
 80021c8:	2869      	cmp	r0, #105	; 0x69
          base = BASE_DECIMAL;
 80021ca:	f04f 020a 	mov.w	r2, #10
          flags &= ~FLAGS_HASH;   // no hash for dec format
 80021ce:	f021 0310 	bic.w	r3, r1, #16
        if ((*format != 'i') && (*format != 'd')) {
 80021d2:	f040 81a5 	bne.w	8002520 <rt_vsnprintf+0x58c>
        if (flags & FLAGS_PRECISION) {
 80021d6:	0549      	lsls	r1, r1, #21
 80021d8:	f100 811f 	bmi.w	800241a <rt_vsnprintf+0x486>
          if (flags & FLAGS_LONG_LONG) {
 80021dc:	0599      	lsls	r1, r3, #22
 80021de:	f100 81a8 	bmi.w	8002532 <rt_vsnprintf+0x59e>
          else if (flags & FLAGS_LONG) {
 80021e2:	05d8      	lsls	r0, r3, #23
            const long value = va_arg(va, long);
 80021e4:	f857 1b04 	ldr.w	r1, [r7], #4
          else if (flags & FLAGS_LONG) {
 80021e8:	d403      	bmi.n	80021f2 <rt_vsnprintf+0x25e>
            const int value = (flags & FLAGS_CHAR) ? (signed char)va_arg(va, int) : (flags & FLAGS_SHORT) ? (short int)va_arg(va, int) : va_arg(va, int);
 80021ea:	0658      	lsls	r0, r3, #25
 80021ec:	f140 81b7 	bpl.w	800255e <rt_vsnprintf+0x5ca>
 80021f0:	b249      	sxtb	r1, r1
            idx = print_integer(out, buffer, idx, maxlen, ABS_FOR_PRINTING(value), value < 0, base, precision, width, flags);
 80021f2:	2900      	cmp	r1, #0
 80021f4:	f340 81d5 	ble.w	80025a2 <rt_vsnprintf+0x60e>
 80021f8:	468c      	mov	ip, r1
 80021fa:	17c8      	asrs	r0, r1, #31
            idx = print_integer(out, buffer, idx, maxlen, ABS_FOR_PRINTING(value), value < 0, base, precision, width, flags);
 80021fc:	e9cd 2903 	strd	r2, r9, [sp, #12]
 8002200:	462a      	mov	r2, r5
 8002202:	e9cd 8305 	strd	r8, r3, [sp, #20]
 8002206:	e9cd c000 	strd	ip, r0, [sp]
 800220a:	0fc9      	lsrs	r1, r1, #31
 800220c:	9102      	str	r1, [sp, #8]
          print_integer(out, buffer, idx, maxlen, (printf_unsigned_value_t) value, false, BASE_HEX, precision, width, flags);
 800220e:	4633      	mov	r3, r6
 8002210:	4651      	mov	r1, sl
 8002212:	4658      	mov	r0, fp
 8002214:	f7fe ff9c 	bl	8001150 <print_integer>
 8002218:	4605      	mov	r5, r0
        format++;
 800221a:	3401      	adds	r4, #1
        break;
 800221c:	e6d4      	b.n	8001fc8 <rt_vsnprintf+0x34>
    switch (*format) {
 800221e:	7860      	ldrb	r0, [r4, #1]
        flags |= (sizeof(intmax_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 8002220:	f441 7100 	orr.w	r1, r1, #512	; 0x200
        format++;
 8002224:	3401      	adds	r4, #1
        break;
 8002226:	e715      	b.n	8002054 <rt_vsnprintf+0xc0>
        if (*format == 'h') {
 8002228:	7860      	ldrb	r0, [r4, #1]
 800222a:	2868      	cmp	r0, #104	; 0x68
 800222c:	f000 8142 	beq.w	80024b4 <rt_vsnprintf+0x520>
        flags |= FLAGS_SHORT;
 8002230:	f041 0180 	orr.w	r1, r1, #128	; 0x80
        format++;
 8002234:	3401      	adds	r4, #1
 8002236:	e70d      	b.n	8002054 <rt_vsnprintf+0xc0>
        if (*format == 'l') {
 8002238:	7860      	ldrb	r0, [r4, #1]
 800223a:	286c      	cmp	r0, #108	; 0x6c
 800223c:	f000 813f 	beq.w	80024be <rt_vsnprintf+0x52a>
        flags |= FLAGS_LONG;
 8002240:	f441 7180 	orr.w	r1, r1, #256	; 0x100
        format++;
 8002244:	3401      	adds	r4, #1
 8002246:	e705      	b.n	8002054 <rt_vsnprintf+0xc0>
        idx = print_floating_point(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags, PRINTF_PREFER_DECIMAL);
 8002248:	462a      	mov	r2, r5
 800224a:	2300      	movs	r3, #0
        if (*format == 'F') flags |= FLAGS_UPPERCASE;
 800224c:	2846      	cmp	r0, #70	; 0x46
 800224e:	bf08      	it	eq
 8002250:	f041 0120 	orreq.w	r1, r1, #32
        idx = print_floating_point(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags, PRINTF_PREFER_DECIMAL);
 8002254:	e9cd 8103 	strd	r8, r1, [sp, #12]
 8002258:	3707      	adds	r7, #7
 800225a:	f8cd 9008 	str.w	r9, [sp, #8]
 800225e:	f027 0707 	bic.w	r7, r7, #7
        format++;
 8002262:	3401      	adds	r4, #1
        idx = print_floating_point(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags, PRINTF_PREFER_EXPONENTIAL);
 8002264:	9305      	str	r3, [sp, #20]
 8002266:	e8f7 8902 	ldrd	r8, r9, [r7], #8
 800226a:	4633      	mov	r3, r6
 800226c:	4651      	mov	r1, sl
 800226e:	4658      	mov	r0, fp
 8002270:	e9cd 8900 	strd	r8, r9, [sp]
 8002274:	f7ff fd9c 	bl	8001db0 <print_floating_point>
 8002278:	4605      	mov	r5, r0
        break;
 800227a:	e6a5      	b.n	8001fc8 <rt_vsnprintf+0x34>
        uintptr_t value = (uintptr_t)va_arg(va, void*);
 800227c:	f857 3b04 	ldr.w	r3, [r7], #4
        flags |= FLAGS_ZEROPAD | FLAGS_POINTER;
 8002280:	f441 5180 	orr.w	r1, r1, #4096	; 0x1000
 8002284:	f041 0101 	orr.w	r1, r1, #1
          out_rev_(out, buffer, idx, maxlen, ")lin(", 5, width, flags) :
 8002288:	2b00      	cmp	r3, #0
 800228a:	f000 80ed 	beq.w	8002468 <rt_vsnprintf+0x4d4>
          print_integer(out, buffer, idx, maxlen, (printf_unsigned_value_t) value, false, BASE_HEX, precision, width, flags);
 800228e:	9300      	str	r3, [sp, #0]
 8002290:	2300      	movs	r3, #0
 8002292:	9106      	str	r1, [sp, #24]
 8002294:	e9cd 3301 	strd	r3, r3, [sp, #4]
 8002298:	210a      	movs	r1, #10
 800229a:	2310      	movs	r3, #16
 800229c:	462a      	mov	r2, r5
 800229e:	9105      	str	r1, [sp, #20]
 80022a0:	9303      	str	r3, [sp, #12]
 80022a2:	4651      	mov	r1, sl
 80022a4:	4633      	mov	r3, r6
 80022a6:	4658      	mov	r0, fp
 80022a8:	f8cd 9010 	str.w	r9, [sp, #16]
 80022ac:	f7fe ff50 	bl	8001150 <print_integer>
        format++;
 80022b0:	3401      	adds	r4, #1
          print_integer(out, buffer, idx, maxlen, (printf_unsigned_value_t) value, false, BASE_HEX, precision, width, flags);
 80022b2:	4605      	mov	r5, r0
        break;
 80022b4:	e688      	b.n	8001fc8 <rt_vsnprintf+0x34>
        if (!(flags & FLAGS_LEFT)) {
 80022b6:	078b      	lsls	r3, r1, #30
 80022b8:	f140 8118 	bpl.w	80024ec <rt_vsnprintf+0x558>
        out((char)va_arg(va, int), buffer, idx++, maxlen);
 80022bc:	f857 0b04 	ldr.w	r0, [r7], #4
 80022c0:	462a      	mov	r2, r5
 80022c2:	4633      	mov	r3, r6
 80022c4:	4651      	mov	r1, sl
 80022c6:	b2c0      	uxtb	r0, r0
 80022c8:	47d8      	blx	fp
 80022ca:	f105 0901 	add.w	r9, r5, #1
          while (l++ < width) {
 80022ce:	f1b8 0f01 	cmp.w	r8, #1
 80022d2:	bf98      	it	ls
 80022d4:	464d      	movls	r5, r9
 80022d6:	d9a0      	bls.n	800221a <rt_vsnprintf+0x286>
 80022d8:	4445      	add	r5, r8
            out(' ', buffer, idx++, maxlen);
 80022da:	464a      	mov	r2, r9
 80022dc:	4633      	mov	r3, r6
 80022de:	4651      	mov	r1, sl
 80022e0:	2020      	movs	r0, #32
 80022e2:	f109 0901 	add.w	r9, r9, #1
 80022e6:	47d8      	blx	fp
          while (l++ < width) {
 80022e8:	45a9      	cmp	r9, r5
 80022ea:	d1f6      	bne.n	80022da <rt_vsnprintf+0x346>
 80022ec:	e795      	b.n	800221a <rt_vsnprintf+0x286>
        const char* p = va_arg(va, char*);
 80022ee:	463a      	mov	r2, r7
 80022f0:	f852 3b04 	ldr.w	r3, [r2], #4
 80022f4:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
        if (p == NULL) {
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d079      	beq.n	80023f0 <rt_vsnprintf+0x45c>
  for (s = str; *s && maxsize--; ++s);
 80022fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80022fe:	7818      	ldrb	r0, [r3, #0]
          unsigned int l = strnlen_s_(p, precision ? precision : (size_t)-1);
 8002300:	f1b9 0f00 	cmp.w	r9, #0
 8002304:	f040 80ec 	bne.w	80024e0 <rt_vsnprintf+0x54c>
  for (s = str; *s && maxsize--; ++s);
 8002308:	f06f 0301 	mvn.w	r3, #1
 800230c:	2800      	cmp	r0, #0
 800230e:	f000 817a 	beq.w	8002606 <rt_vsnprintf+0x672>
 8002312:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8002314:	3301      	adds	r3, #1
 8002316:	18fa      	adds	r2, r7, r3
 8002318:	e001      	b.n	800231e <rt_vsnprintf+0x38a>
 800231a:	4297      	cmp	r7, r2
 800231c:	d003      	beq.n	8002326 <rt_vsnprintf+0x392>
 800231e:	f817 3f01 	ldrb.w	r3, [r7, #1]!
 8002322:	2b00      	cmp	r3, #0
 8002324:	d1f9      	bne.n	800231a <rt_vsnprintf+0x386>
  return (unsigned int)(s - str);
 8002326:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002328:	1afb      	subs	r3, r7, r3
 800232a:	930b      	str	r3, [sp, #44]	; 0x2c
          if (flags & FLAGS_PRECISION) {
 800232c:	f411 6380 	ands.w	r3, r1, #1024	; 0x400
 8002330:	930c      	str	r3, [sp, #48]	; 0x30
 8002332:	d004      	beq.n	800233e <rt_vsnprintf+0x3aa>
            l = (l < precision ? l : precision);
 8002334:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8002336:	454b      	cmp	r3, r9
 8002338:	bf28      	it	cs
 800233a:	464b      	movcs	r3, r9
 800233c:	930b      	str	r3, [sp, #44]	; 0x2c
          if (!(flags & FLAGS_LEFT)) {
 800233e:	f011 0302 	ands.w	r3, r1, #2
 8002342:	930d      	str	r3, [sp, #52]	; 0x34
 8002344:	f000 8114 	beq.w	8002570 <rt_vsnprintf+0x5dc>
          while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 8002348:	2800      	cmp	r0, #0
 800234a:	f000 80a3 	beq.w	8002494 <rt_vsnprintf+0x500>
 800234e:	4623      	mov	r3, r4
 8002350:	462a      	mov	r2, r5
 8002352:	464c      	mov	r4, r9
 8002354:	4699      	mov	r9, r3
 8002356:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8002358:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
 800235c:	46b0      	mov	r8, r6
 800235e:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8002360:	b126      	cbz	r6, 800236c <rt_vsnprintf+0x3d8>
 8002362:	1e61      	subs	r1, r4, #1
 8002364:	2c00      	cmp	r4, #0
 8002366:	f000 808e 	beq.w	8002486 <rt_vsnprintf+0x4f2>
 800236a:	460c      	mov	r4, r1
            out(*(p++), buffer, idx++, maxlen);
 800236c:	4643      	mov	r3, r8
 800236e:	4651      	mov	r1, sl
 8002370:	47d8      	blx	fp
          while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 8002372:	f817 0f01 	ldrb.w	r0, [r7, #1]!
            out(*(p++), buffer, idx++, maxlen);
 8002376:	3501      	adds	r5, #1
          while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 8002378:	2800      	cmp	r0, #0
 800237a:	f000 8084 	beq.w	8002486 <rt_vsnprintf+0x4f2>
            out(*(p++), buffer, idx++, maxlen);
 800237e:	462a      	mov	r2, r5
 8002380:	e7ee      	b.n	8002360 <rt_vsnprintf+0x3cc>
        out('%', buffer, idx++, maxlen);
 8002382:	1c68      	adds	r0, r5, #1
 8002384:	462a      	mov	r2, r5
 8002386:	4633      	mov	r3, r6
 8002388:	4605      	mov	r5, r0
 800238a:	4651      	mov	r1, sl
 800238c:	2025      	movs	r0, #37	; 0x25
        format++;
 800238e:	3401      	adds	r4, #1
        out('%', buffer, idx++, maxlen);
 8002390:	47d8      	blx	fp
        break;
 8002392:	e619      	b.n	8001fc8 <rt_vsnprintf+0x34>
  unsigned int i = 0U;
 8002394:	f04f 0900 	mov.w	r9, #0
    i = i * 10U + (unsigned int)(*((*str)++) - '0');
 8002398:	eb09 0989 	add.w	r9, r9, r9, lsl #2
 800239c:	eb00 0949 	add.w	r9, r0, r9, lsl #1
  while (is_digit_(**str)) {
 80023a0:	f813 0f01 	ldrb.w	r0, [r3, #1]!
    i = i * 10U + (unsigned int)(*((*str)++) - '0');
 80023a4:	f1a9 0930 	sub.w	r9, r9, #48	; 0x30
  while (is_digit_(**str)) {
 80023a8:	f1a0 0230 	sub.w	r2, r0, #48	; 0x30
 80023ac:	2a09      	cmp	r2, #9
 80023ae:	d9f3      	bls.n	8002398 <rt_vsnprintf+0x404>
 80023b0:	461c      	mov	r4, r3
 80023b2:	e632      	b.n	800201a <rt_vsnprintf+0x86>
        if ((*format == 'g')||(*format == 'G')) flags |= FLAGS_ADAPT_EXP;
 80023b4:	f000 03df 	and.w	r3, r0, #223	; 0xdf
 80023b8:	2b47      	cmp	r3, #71	; 0x47
        if ((*format == 'E')||(*format == 'G')) flags |= FLAGS_UPPERCASE;
 80023ba:	bf04      	itt	eq
 80023bc:	f000 00fd 	andeq.w	r0, r0, #253	; 0xfd
        if ((*format == 'g')||(*format == 'G')) flags |= FLAGS_ADAPT_EXP;
 80023c0:	f441 6100 	orreq.w	r1, r1, #2048	; 0x800
        if ((*format == 'E')||(*format == 'G')) flags |= FLAGS_UPPERCASE;
 80023c4:	2845      	cmp	r0, #69	; 0x45
 80023c6:	bf08      	it	eq
 80023c8:	f041 0120 	orreq.w	r1, r1, #32
        idx = print_floating_point(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags, PRINTF_PREFER_EXPONENTIAL);
 80023cc:	3707      	adds	r7, #7
 80023ce:	462a      	mov	r2, r5
 80023d0:	2301      	movs	r3, #1
 80023d2:	e9cd 8103 	strd	r8, r1, [sp, #12]
 80023d6:	f8cd 9008 	str.w	r9, [sp, #8]
 80023da:	f027 0707 	bic.w	r7, r7, #7
        format++;
 80023de:	3401      	adds	r4, #1
 80023e0:	e740      	b.n	8002264 <rt_vsnprintf+0x2d0>
        precision = precision_ > 0 ? (unsigned int)precision_ : 0U;
 80023e2:	f857 3b04 	ldr.w	r3, [r7], #4
    switch (*format) {
 80023e6:	78a0      	ldrb	r0, [r4, #2]
        precision = precision_ > 0 ? (unsigned int)precision_ : 0U;
 80023e8:	ea23 79e3 	bic.w	r9, r3, r3, asr #31
        format++;
 80023ec:	3402      	adds	r4, #2
 80023ee:	e614      	b.n	800201a <rt_vsnprintf+0x86>
          idx = out_rev_(out, buffer, idx, maxlen, ")llun(", 6, width, flags);
 80023f0:	4b8a      	ldr	r3, [pc, #552]	; (800261c <rt_vsnprintf+0x688>)
 80023f2:	462a      	mov	r2, r5
 80023f4:	9300      	str	r3, [sp, #0]
 80023f6:	2306      	movs	r3, #6
 80023f8:	e9cd 8102 	strd	r8, r1, [sp, #8]
 80023fc:	9301      	str	r3, [sp, #4]
 80023fe:	4651      	mov	r1, sl
 8002400:	4633      	mov	r3, r6
 8002402:	4658      	mov	r0, fp
 8002404:	f7fe fe60 	bl	80010c8 <out_rev_>
 8002408:	4605      	mov	r5, r0
        const char* p = va_arg(va, char*);
 800240a:	9f0a      	ldr	r7, [sp, #40]	; 0x28
        format++;
 800240c:	3401      	adds	r4, #1
        break;
 800240e:	e5db      	b.n	8001fc8 <rt_vsnprintf+0x34>
          base = BASE_HEX;
 8002410:	2210      	movs	r2, #16
          flags &= ~(FLAGS_PLUS | FLAGS_SPACE);
 8002412:	f021 030c 	bic.w	r3, r1, #12
        if (flags & FLAGS_PRECISION) {
 8002416:	0549      	lsls	r1, r1, #21
 8002418:	d501      	bpl.n	800241e <rt_vsnprintf+0x48a>
          flags &= ~FLAGS_ZEROPAD;
 800241a:	f023 0301 	bic.w	r3, r3, #1
        if ((*format == 'i') || (*format == 'd')) {
 800241e:	2869      	cmp	r0, #105	; 0x69
 8002420:	f43f aedc 	beq.w	80021dc <rt_vsnprintf+0x248>
 8002424:	2864      	cmp	r0, #100	; 0x64
 8002426:	f43f aed9 	beq.w	80021dc <rt_vsnprintf+0x248>
          if (flags & FLAGS_LONG_LONG) {
 800242a:	f413 7c00 	ands.w	ip, r3, #512	; 0x200
 800242e:	f040 80be 	bne.w	80025ae <rt_vsnprintf+0x61a>
          else if (flags & FLAGS_LONG) {
 8002432:	05d9      	lsls	r1, r3, #23
 8002434:	f100 80d3 	bmi.w	80025de <rt_vsnprintf+0x64a>
            const unsigned int value = (flags & FLAGS_CHAR) ? (unsigned char)va_arg(va, unsigned int) : (flags & FLAGS_SHORT) ? (unsigned short int)va_arg(va, unsigned int) : va_arg(va, unsigned int);
 8002438:	0658      	lsls	r0, r3, #25
 800243a:	f857 1b04 	ldr.w	r1, [r7], #4
 800243e:	f100 808c 	bmi.w	800255a <rt_vsnprintf+0x5c6>
 8002442:	0618      	lsls	r0, r3, #24
 8002444:	bf48      	it	mi
 8002446:	b289      	uxthmi	r1, r1
            idx = print_integer(out, buffer, idx, maxlen, (printf_unsigned_value_t) value, false, base, precision, width, flags);
 8002448:	e9cd 2903 	strd	r2, r9, [sp, #12]
 800244c:	462a      	mov	r2, r5
 800244e:	2500      	movs	r5, #0
 8002450:	e9cd 8305 	strd	r8, r3, [sp, #20]
 8002454:	e9cd 5501 	strd	r5, r5, [sp, #4]
 8002458:	9100      	str	r1, [sp, #0]
 800245a:	4633      	mov	r3, r6
 800245c:	4651      	mov	r1, sl
 800245e:	4658      	mov	r0, fp
 8002460:	f7fe fe76 	bl	8001150 <print_integer>
 8002464:	4605      	mov	r5, r0
        format++;
 8002466:	e6d8      	b.n	800221a <rt_vsnprintf+0x286>
          out_rev_(out, buffer, idx, maxlen, ")lin(", 5, width, flags) :
 8002468:	4b6d      	ldr	r3, [pc, #436]	; (8002620 <rt_vsnprintf+0x68c>)
 800246a:	200a      	movs	r0, #10
 800246c:	9300      	str	r3, [sp, #0]
 800246e:	2305      	movs	r3, #5
 8002470:	462a      	mov	r2, r5
 8002472:	e9cd 3001 	strd	r3, r0, [sp, #4]
 8002476:	9103      	str	r1, [sp, #12]
 8002478:	4633      	mov	r3, r6
 800247a:	4651      	mov	r1, sl
 800247c:	4658      	mov	r0, fp
 800247e:	f7fe fe23 	bl	80010c8 <out_rev_>
 8002482:	4605      	mov	r5, r0
 8002484:	e6c9      	b.n	800221a <rt_vsnprintf+0x286>
          if (flags & FLAGS_LEFT) {
 8002486:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002488:	4646      	mov	r6, r8
 800248a:	464c      	mov	r4, r9
 800248c:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
 8002490:	2b00      	cmp	r3, #0
 8002492:	d0ba      	beq.n	800240a <rt_vsnprintf+0x476>
            while (l++ < width) {
 8002494:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8002496:	462f      	mov	r7, r5
 8002498:	4598      	cmp	r8, r3
 800249a:	d9b6      	bls.n	800240a <rt_vsnprintf+0x476>
 800249c:	eb08 0005 	add.w	r0, r8, r5
 80024a0:	1ac5      	subs	r5, r0, r3
              out(' ', buffer, idx++, maxlen);
 80024a2:	463a      	mov	r2, r7
 80024a4:	4633      	mov	r3, r6
 80024a6:	4651      	mov	r1, sl
 80024a8:	2020      	movs	r0, #32
 80024aa:	3701      	adds	r7, #1
 80024ac:	47d8      	blx	fp
            while (l++ < width) {
 80024ae:	42af      	cmp	r7, r5
 80024b0:	d1f7      	bne.n	80024a2 <rt_vsnprintf+0x50e>
 80024b2:	e7aa      	b.n	800240a <rt_vsnprintf+0x476>
    switch (*format) {
 80024b4:	78a0      	ldrb	r0, [r4, #2]
          flags |= FLAGS_CHAR;
 80024b6:	f041 01c0 	orr.w	r1, r1, #192	; 0xc0
          format++;
 80024ba:	3402      	adds	r4, #2
 80024bc:	e5ca      	b.n	8002054 <rt_vsnprintf+0xc0>
    switch (*format) {
 80024be:	78a0      	ldrb	r0, [r4, #2]
          flags |= FLAGS_LONG_LONG;
 80024c0:	f441 7140 	orr.w	r1, r1, #768	; 0x300
          format++;
 80024c4:	3402      	adds	r4, #2
 80024c6:	e5c5      	b.n	8002054 <rt_vsnprintf+0xc0>
  while (*format)
 80024c8:	4604      	mov	r4, r0
 80024ca:	4605      	mov	r5, r0
 80024cc:	e62e      	b.n	800212c <rt_vsnprintf+0x198>
          flags &= ~(FLAGS_PLUS | FLAGS_SPACE);
 80024ce:	f021 030c 	bic.w	r3, r1, #12
        if (flags & FLAGS_PRECISION) {
 80024d2:	0549      	lsls	r1, r1, #21
          base = BASE_HEX;
 80024d4:	f04f 0210 	mov.w	r2, #16
          flags &= ~(FLAGS_PLUS | FLAGS_SPACE);
 80024d8:	f043 0320 	orr.w	r3, r3, #32
        if (flags & FLAGS_PRECISION) {
 80024dc:	d49d      	bmi.n	800241a <rt_vsnprintf+0x486>
 80024de:	e7a4      	b.n	800242a <rt_vsnprintf+0x496>
  for (s = str; *s && maxsize--; ++s);
 80024e0:	2800      	cmp	r0, #0
 80024e2:	f000 8098 	beq.w	8002616 <rt_vsnprintf+0x682>
 80024e6:	f109 33ff 	add.w	r3, r9, #4294967295	; 0xffffffff
 80024ea:	e712      	b.n	8002312 <rt_vsnprintf+0x37e>
          while (l++ < width) {
 80024ec:	f1b8 0f01 	cmp.w	r8, #1
 80024f0:	f240 8087 	bls.w	8002602 <rt_vsnprintf+0x66e>
 80024f4:	1e6b      	subs	r3, r5, #1
 80024f6:	4498      	add	r8, r3
            out(' ', buffer, idx++, maxlen);
 80024f8:	462a      	mov	r2, r5
 80024fa:	4633      	mov	r3, r6
 80024fc:	4651      	mov	r1, sl
 80024fe:	2020      	movs	r0, #32
 8002500:	3501      	adds	r5, #1
 8002502:	47d8      	blx	fp
          while (l++ < width) {
 8002504:	4545      	cmp	r5, r8
 8002506:	d1f7      	bne.n	80024f8 <rt_vsnprintf+0x564>
        out((char)va_arg(va, int), buffer, idx++, maxlen);
 8002508:	f857 0b04 	ldr.w	r0, [r7], #4
 800250c:	4633      	mov	r3, r6
 800250e:	4642      	mov	r2, r8
 8002510:	4651      	mov	r1, sl
 8002512:	b2c0      	uxtb	r0, r0
 8002514:	f108 0501 	add.w	r5, r8, #1
 8002518:	47d8      	blx	fp
        if (flags & FLAGS_LEFT) {
 800251a:	e67e      	b.n	800221a <rt_vsnprintf+0x286>
          base =  BASE_OCTAL;
 800251c:	2208      	movs	r2, #8
          format++;
 800251e:	460b      	mov	r3, r1
        if ((*format != 'i') && (*format != 'd')) {
 8002520:	2864      	cmp	r0, #100	; 0x64
 8002522:	bf18      	it	ne
 8002524:	4619      	movne	r1, r3
 8002526:	f47f af74 	bne.w	8002412 <rt_vsnprintf+0x47e>
        if (flags & FLAGS_PRECISION) {
 800252a:	0559      	lsls	r1, r3, #21
 800252c:	f53f af75 	bmi.w	800241a <rt_vsnprintf+0x486>
 8002530:	e654      	b.n	80021dc <rt_vsnprintf+0x248>
            const long long value = va_arg(va, long long);
 8002532:	3707      	adds	r7, #7
 8002534:	f027 0707 	bic.w	r7, r7, #7
 8002538:	6879      	ldr	r1, [r7, #4]
 800253a:	f857 0b08 	ldr.w	r0, [r7], #8
            idx = print_integer(out, buffer, idx, maxlen, ABS_FOR_PRINTING(value), value < 0, base, precision, width, flags);
 800253e:	ea4f 7cd1 	mov.w	ip, r1, lsr #31
 8002542:	2900      	cmp	r1, #0
 8002544:	e9cd 8305 	strd	r8, r3, [sp, #20]
 8002548:	e9cd 2903 	strd	r2, r9, [sp, #12]
 800254c:	f8cd c008 	str.w	ip, [sp, #8]
 8002550:	db09      	blt.n	8002566 <rt_vsnprintf+0x5d2>
            idx = print_integer(out, buffer, idx, maxlen, ABS_FOR_PRINTING(value), value < 0, base, precision, width, flags);
 8002552:	462a      	mov	r2, r5
            idx = print_integer(out, buffer, idx, maxlen, ABS_FOR_PRINTING(value), value < 0, base, precision, width, flags);
 8002554:	e9cd 0100 	strd	r0, r1, [sp]
 8002558:	e659      	b.n	800220e <rt_vsnprintf+0x27a>
 800255a:	b2c9      	uxtb	r1, r1
 800255c:	e774      	b.n	8002448 <rt_vsnprintf+0x4b4>
            const int value = (flags & FLAGS_CHAR) ? (signed char)va_arg(va, int) : (flags & FLAGS_SHORT) ? (short int)va_arg(va, int) : va_arg(va, int);
 800255e:	0618      	lsls	r0, r3, #24
 8002560:	bf48      	it	mi
 8002562:	b209      	sxthmi	r1, r1
 8002564:	e645      	b.n	80021f2 <rt_vsnprintf+0x25e>
            idx = print_integer(out, buffer, idx, maxlen, ABS_FOR_PRINTING(value), value < 0, base, precision, width, flags);
 8002566:	4243      	negs	r3, r0
 8002568:	4618      	mov	r0, r3
 800256a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800256e:	e7f0      	b.n	8002552 <rt_vsnprintf+0x5be>
            while (l++ < width) {
 8002570:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8002572:	4590      	cmp	r8, r2
 8002574:	f102 0301 	add.w	r3, r2, #1
 8002578:	d948      	bls.n	800260c <rt_vsnprintf+0x678>
 800257a:	eb08 0705 	add.w	r7, r8, r5
 800257e:	1abf      	subs	r7, r7, r2
              out(' ', buffer, idx++, maxlen);
 8002580:	462a      	mov	r2, r5
 8002582:	4633      	mov	r3, r6
 8002584:	4651      	mov	r1, sl
 8002586:	2020      	movs	r0, #32
 8002588:	3501      	adds	r5, #1
 800258a:	47d8      	blx	fp
            while (l++ < width) {
 800258c:	42bd      	cmp	r5, r7
 800258e:	d1f7      	bne.n	8002580 <rt_vsnprintf+0x5ec>
 8002590:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002592:	7818      	ldrb	r0, [r3, #0]
 8002594:	f108 0301 	add.w	r3, r8, #1
 8002598:	930b      	str	r3, [sp, #44]	; 0x2c
          while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 800259a:	2800      	cmp	r0, #0
 800259c:	f47f aed7 	bne.w	800234e <rt_vsnprintf+0x3ba>
 80025a0:	e733      	b.n	800240a <rt_vsnprintf+0x476>
            idx = print_integer(out, buffer, idx, maxlen, ABS_FOR_PRINTING(value), value < 0, base, precision, width, flags);
 80025a2:	17c8      	asrs	r0, r1, #31
 80025a4:	f1d1 0c00 	rsbs	ip, r1, #0
 80025a8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80025ac:	e626      	b.n	80021fc <rt_vsnprintf+0x268>
            idx = print_integer(out, buffer, idx, maxlen, (printf_unsigned_value_t) va_arg(va, unsigned long long), false, base, precision, width, flags);
 80025ae:	e9cd 8305 	strd	r8, r3, [sp, #20]
 80025b2:	2300      	movs	r3, #0
 80025b4:	e9cd 2903 	strd	r2, r9, [sp, #12]
 80025b8:	3707      	adds	r7, #7
 80025ba:	9302      	str	r3, [sp, #8]
 80025bc:	f027 0707 	bic.w	r7, r7, #7
 80025c0:	462a      	mov	r2, r5
 80025c2:	e8f7 8902 	ldrd	r8, r9, [r7], #8
 80025c6:	4633      	mov	r3, r6
 80025c8:	4651      	mov	r1, sl
 80025ca:	4658      	mov	r0, fp
 80025cc:	e9cd 8900 	strd	r8, r9, [sp]
 80025d0:	f7fe fdbe 	bl	8001150 <print_integer>
 80025d4:	4605      	mov	r5, r0
 80025d6:	e620      	b.n	800221a <rt_vsnprintf+0x286>
          base =  BASE_BINARY;
 80025d8:	2202      	movs	r2, #2
          format++;
 80025da:	460b      	mov	r3, r1
 80025dc:	e7a0      	b.n	8002520 <rt_vsnprintf+0x58c>
            idx = print_integer(out, buffer, idx, maxlen, (printf_unsigned_value_t) va_arg(va, unsigned long), false, base, precision, width, flags);
 80025de:	e9cd 8305 	strd	r8, r3, [sp, #20]
 80025e2:	e9cd 2903 	strd	r2, r9, [sp, #12]
 80025e6:	f8cd c008 	str.w	ip, [sp, #8]
 80025ea:	462a      	mov	r2, r5
 80025ec:	f857 5b04 	ldr.w	r5, [r7], #4
 80025f0:	4633      	mov	r3, r6
 80025f2:	e9cd 5c00 	strd	r5, ip, [sp]
 80025f6:	4651      	mov	r1, sl
 80025f8:	4658      	mov	r0, fp
 80025fa:	f7fe fda9 	bl	8001150 <print_integer>
 80025fe:	4605      	mov	r5, r0
 8002600:	e60b      	b.n	800221a <rt_vsnprintf+0x286>
          while (l++ < width) {
 8002602:	46a8      	mov	r8, r5
 8002604:	e780      	b.n	8002508 <rt_vsnprintf+0x574>
  for (s = str; *s && maxsize--; ++s);
 8002606:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
 800260a:	e68f      	b.n	800232c <rt_vsnprintf+0x398>
            while (l++ < width) {
 800260c:	930b      	str	r3, [sp, #44]	; 0x2c
          while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 800260e:	2800      	cmp	r0, #0
 8002610:	f47f ae9d 	bne.w	800234e <rt_vsnprintf+0x3ba>
 8002614:	e6f9      	b.n	800240a <rt_vsnprintf+0x476>
  for (s = str; *s && maxsize--; ++s);
 8002616:	900b      	str	r0, [sp, #44]	; 0x2c
 8002618:	e688      	b.n	800232c <rt_vsnprintf+0x398>
 800261a:	bf00      	nop
 800261c:	08003814 	.word	0x08003814
 8002620:	0800381c 	.word	0x0800381c

08002624 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002624:	f000 ffdc 	bl	80035e0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002628:	480b      	ldr	r0, [pc, #44]	; (8002658 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800262a:	490c      	ldr	r1, [pc, #48]	; (800265c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800262c:	4a0c      	ldr	r2, [pc, #48]	; (8002660 <LoopFillZerobss+0x16>)
  movs r3, #0
 800262e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002630:	e002      	b.n	8002638 <LoopCopyDataInit>

08002632 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002632:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002634:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002636:	3304      	adds	r3, #4

08002638 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002638:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800263a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800263c:	d3f9      	bcc.n	8002632 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800263e:	4a09      	ldr	r2, [pc, #36]	; (8002664 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002640:	4c09      	ldr	r4, [pc, #36]	; (8002668 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002642:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002644:	e001      	b.n	800264a <LoopFillZerobss>

08002646 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002646:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002648:	3204      	adds	r2, #4

0800264a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800264a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800264c:	d3fb      	bcc.n	8002646 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800264e:	f000 ffc9 	bl	80035e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002652:	f7fe fcf9 	bl	8001048 <main>
  bx lr
 8002656:	4770      	bx	lr
  ldr r0, =_sdata
 8002658:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800265c:	2000043c 	.word	0x2000043c
  ldr r2, =_sidata
 8002660:	08003908 	.word	0x08003908
  ldr r2, =_sbss
 8002664:	2000043c 	.word	0x2000043c
  ldr r4, =_ebss
 8002668:	200005b8 	.word	0x200005b8

0800266c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800266c:	e7fe      	b.n	800266c <ADC1_IRQHandler>
	...

08002670 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002670:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002672:	2003      	movs	r0, #3
 8002674:	f000 f81a 	bl	80026ac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002678:	200f      	movs	r0, #15
 800267a:	f000 fd23 	bl	80030c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800267e:	f000 f8e5 	bl	800284c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 8002682:	2000      	movs	r0, #0
 8002684:	bd08      	pop	{r3, pc}
 8002686:	bf00      	nop

08002688 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8002688:	4a03      	ldr	r2, [pc, #12]	; (8002698 <HAL_IncTick+0x10>)
 800268a:	4b04      	ldr	r3, [pc, #16]	; (800269c <HAL_IncTick+0x14>)
 800268c:	6811      	ldr	r1, [r2, #0]
 800268e:	781b      	ldrb	r3, [r3, #0]
 8002690:	440b      	add	r3, r1
 8002692:	6013      	str	r3, [r2, #0]
}
 8002694:	4770      	bx	lr
 8002696:	bf00      	nop
 8002698:	20000568 	.word	0x20000568
 800269c:	20000000 	.word	0x20000000

080026a0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80026a0:	4b01      	ldr	r3, [pc, #4]	; (80026a8 <HAL_GetTick+0x8>)
 80026a2:	6818      	ldr	r0, [r3, #0]
}
 80026a4:	4770      	bx	lr
 80026a6:	bf00      	nop
 80026a8:	20000568 	.word	0x20000568

080026ac <HAL_NVIC_SetPriorityGrouping>:
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80026ac:	f64f 0cff 	movw	ip, #63743	; 0xf8ff
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80026b0:	4906      	ldr	r1, [pc, #24]	; (80026cc <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80026b2:	0203      	lsls	r3, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80026b4:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80026b6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80026ba:	ea02 020c 	and.w	r2, r2, ip
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80026be:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80026c0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80026c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 80026c8:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80026ca:	4770      	bx	lr
 80026cc:	e000ed00 	.word	0xe000ed00

080026d0 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80026d0:	4b1c      	ldr	r3, [pc, #112]	; (8002744 <HAL_NVIC_SetPriority+0x74>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80026d2:	b500      	push	{lr}
 80026d4:	68db      	ldr	r3, [r3, #12]
 80026d6:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026da:	f1c3 0e07 	rsb	lr, r3, #7
 80026de:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026e2:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026e6:	bf28      	it	cs
 80026e8:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026ec:	f1bc 0f06 	cmp.w	ip, #6
 80026f0:	d91b      	bls.n	800272a <HAL_NVIC_SetPriority+0x5a>

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80026f2:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026f6:	3b03      	subs	r3, #3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80026f8:	fa0c fc03 	lsl.w	ip, ip, r3
 80026fc:	ea22 020c 	bic.w	r2, r2, ip
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002700:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8002704:	fa0c fc0e 	lsl.w	ip, ip, lr
 8002708:	ea21 010c 	bic.w	r1, r1, ip
 800270c:	4099      	lsls	r1, r3
  if ((int32_t)(IRQn) >= 0)
 800270e:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002710:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 8002714:	db0c      	blt.n	8002730 <HAL_NVIC_SetPriority+0x60>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002716:	0109      	lsls	r1, r1, #4
 8002718:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 800271c:	b2c9      	uxtb	r1, r1
 800271e:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8002722:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8002726:	f85d fb04 	ldr.w	pc, [sp], #4
 800272a:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800272c:	4613      	mov	r3, r2
 800272e:	e7e7      	b.n	8002700 <HAL_NVIC_SetPriority+0x30>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002730:	4b05      	ldr	r3, [pc, #20]	; (8002748 <HAL_NVIC_SetPriority+0x78>)
 8002732:	f000 000f 	and.w	r0, r0, #15
 8002736:	0109      	lsls	r1, r1, #4
 8002738:	b2c9      	uxtb	r1, r1
 800273a:	4403      	add	r3, r0
 800273c:	7619      	strb	r1, [r3, #24]
 800273e:	f85d fb04 	ldr.w	pc, [sp], #4
 8002742:	bf00      	nop
 8002744:	e000ed00 	.word	0xe000ed00
 8002748:	e000ecfc 	.word	0xe000ecfc

0800274c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800274c:	2800      	cmp	r0, #0
 800274e:	db07      	blt.n	8002760 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002750:	2301      	movs	r3, #1
 8002752:	f000 011f 	and.w	r1, r0, #31
 8002756:	4a03      	ldr	r2, [pc, #12]	; (8002764 <HAL_NVIC_EnableIRQ+0x18>)
 8002758:	0940      	lsrs	r0, r0, #5
 800275a:	408b      	lsls	r3, r1
 800275c:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8002760:	4770      	bx	lr
 8002762:	bf00      	nop
 8002764:	e000e100 	.word	0xe000e100

08002768 <HAL_DMA_Abort>:
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002768:	f890 2021 	ldrb.w	r2, [r0, #33]	; 0x21
{
 800276c:	4603      	mov	r3, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800276e:	2a02      	cmp	r2, #2
 8002770:	d006      	beq.n	8002780 <HAL_DMA_Abort+0x18>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002772:	2104      	movs	r1, #4
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002774:	2200      	movs	r2, #0
    
    return HAL_ERROR;
 8002776:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002778:	6399      	str	r1, [r3, #56]	; 0x38
    __HAL_UNLOCK(hdma);
 800277a:	f883 2020 	strb.w	r2, [r3, #32]

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
  
  return status; 
}
 800277e:	4770      	bx	lr
{
 8002780:	b500      	push	{lr}
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002782:	f04f 0e01 	mov.w	lr, #1
  __HAL_UNLOCK(hdma);      
 8002786:	f04f 0c00 	mov.w	ip, #0
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800278a:	6802      	ldr	r2, [r0, #0]
 800278c:	6811      	ldr	r1, [r2, #0]
 800278e:	f021 010e 	bic.w	r1, r1, #14
 8002792:	6011      	str	r1, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8002794:	6811      	ldr	r1, [r2, #0]
 8002796:	f021 0101 	bic.w	r1, r1, #1
 800279a:	6011      	str	r1, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800279c:	e9d0 120f 	ldrd	r1, r2, [r0, #60]	; 0x3c
 80027a0:	fa0e f202 	lsl.w	r2, lr, r2
 80027a4:	604a      	str	r2, [r1, #4]
  hdma->State = HAL_DMA_STATE_READY;
 80027a6:	f883 e021 	strb.w	lr, [r3, #33]	; 0x21
  __HAL_UNLOCK(hdma);      
 80027aa:	f883 c020 	strb.w	ip, [r3, #32]
  return status; 
 80027ae:	4660      	mov	r0, ip
}
 80027b0:	f85d fb04 	ldr.w	pc, [sp], #4

080027b4 <HAL_DMA_Abort_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
  HAL_StatusTypeDef status = HAL_OK;
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80027b4:	f890 2021 	ldrb.w	r2, [r0, #33]	; 0x21
{  
 80027b8:	4603      	mov	r3, r0
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80027ba:	2a02      	cmp	r2, #2
 80027bc:	d003      	beq.n	80027c6 <HAL_DMA_Abort_IT+0x12>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80027be:	2204      	movs	r2, #4
        
    status = HAL_ERROR;
 80027c0:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80027c2:	639a      	str	r2, [r3, #56]	; 0x38
    {
      hdma->XferAbortCallback(hdma);
    } 
  }
  return status;
}
 80027c4:	4770      	bx	lr
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80027c6:	6802      	ldr	r2, [r0, #0]
{  
 80027c8:	b510      	push	{r4, lr}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80027ca:	6811      	ldr	r1, [r2, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80027cc:	481c      	ldr	r0, [pc, #112]	; (8002840 <HAL_DMA_Abort_IT+0x8c>)
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80027ce:	f021 010e 	bic.w	r1, r1, #14
 80027d2:	6011      	str	r1, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 80027d4:	6811      	ldr	r1, [r2, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80027d6:	4282      	cmp	r2, r0
    __HAL_DMA_DISABLE(hdma);
 80027d8:	f021 0101 	bic.w	r1, r1, #1
 80027dc:	6011      	str	r1, [r2, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80027de:	d024      	beq.n	800282a <HAL_DMA_Abort_IT+0x76>
 80027e0:	4918      	ldr	r1, [pc, #96]	; (8002844 <HAL_DMA_Abort_IT+0x90>)
 80027e2:	428a      	cmp	r2, r1
 80027e4:	d01d      	beq.n	8002822 <HAL_DMA_Abort_IT+0x6e>
 80027e6:	3114      	adds	r1, #20
 80027e8:	428a      	cmp	r2, r1
 80027ea:	d020      	beq.n	800282e <HAL_DMA_Abort_IT+0x7a>
 80027ec:	3114      	adds	r1, #20
 80027ee:	428a      	cmp	r2, r1
 80027f0:	d020      	beq.n	8002834 <HAL_DMA_Abort_IT+0x80>
 80027f2:	3114      	adds	r1, #20
 80027f4:	428a      	cmp	r2, r1
 80027f6:	d020      	beq.n	800283a <HAL_DMA_Abort_IT+0x86>
 80027f8:	3114      	adds	r1, #20
 80027fa:	428a      	cmp	r2, r1
 80027fc:	bf0c      	ite	eq
 80027fe:	f44f 1280 	moveq.w	r2, #1048576	; 0x100000
 8002802:	f04f 7280 	movne.w	r2, #16777216	; 0x1000000
    hdma->State = HAL_DMA_STATE_READY;
 8002806:	2101      	movs	r1, #1
    __HAL_UNLOCK(hdma);
 8002808:	2400      	movs	r4, #0
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800280a:	480f      	ldr	r0, [pc, #60]	; (8002848 <HAL_DMA_Abort_IT+0x94>)
 800280c:	6042      	str	r2, [r0, #4]
    if(hdma->XferAbortCallback != NULL)
 800280e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
    hdma->State = HAL_DMA_STATE_READY;
 8002810:	f883 1021 	strb.w	r1, [r3, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 8002814:	f883 4020 	strb.w	r4, [r3, #32]
    if(hdma->XferAbortCallback != NULL)
 8002818:	b12a      	cbz	r2, 8002826 <HAL_DMA_Abort_IT+0x72>
      hdma->XferAbortCallback(hdma);
 800281a:	4618      	mov	r0, r3
 800281c:	4790      	blx	r2
  HAL_StatusTypeDef status = HAL_OK;
 800281e:	4620      	mov	r0, r4
}
 8002820:	bd10      	pop	{r4, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002822:	2210      	movs	r2, #16
 8002824:	e7ef      	b.n	8002806 <HAL_DMA_Abort_IT+0x52>
  HAL_StatusTypeDef status = HAL_OK;
 8002826:	4610      	mov	r0, r2
}
 8002828:	bd10      	pop	{r4, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800282a:	2201      	movs	r2, #1
 800282c:	e7eb      	b.n	8002806 <HAL_DMA_Abort_IT+0x52>
 800282e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002832:	e7e8      	b.n	8002806 <HAL_DMA_Abort_IT+0x52>
 8002834:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002838:	e7e5      	b.n	8002806 <HAL_DMA_Abort_IT+0x52>
 800283a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800283e:	e7e2      	b.n	8002806 <HAL_DMA_Abort_IT+0x52>
 8002840:	40020008 	.word	0x40020008
 8002844:	4002001c 	.word	0x4002001c
 8002848:	40020000 	.word	0x40020000

0800284c <HAL_MspInit>:
  * @param  None
  * @retval None
  */
void HAL_MspInit(void)
{ 
	__HAL_RCC_AFIO_CLK_ENABLE();
 800284c:	4b0e      	ldr	r3, [pc, #56]	; (8002888 <HAL_MspInit+0x3c>)
{ 
 800284e:	b082      	sub	sp, #8
	__HAL_RCC_AFIO_CLK_ENABLE();
 8002850:	699a      	ldr	r2, [r3, #24]
	  __HAL_RCC_PWR_CLK_ENABLE();
	__HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002852:	490e      	ldr	r1, [pc, #56]	; (800288c <HAL_MspInit+0x40>)
	__HAL_RCC_AFIO_CLK_ENABLE();
 8002854:	f042 0201 	orr.w	r2, r2, #1
 8002858:	619a      	str	r2, [r3, #24]
 800285a:	699a      	ldr	r2, [r3, #24]
 800285c:	f002 0201 	and.w	r2, r2, #1
 8002860:	9200      	str	r2, [sp, #0]
 8002862:	9a00      	ldr	r2, [sp, #0]
	  __HAL_RCC_PWR_CLK_ENABLE();
 8002864:	69da      	ldr	r2, [r3, #28]
 8002866:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800286a:	61da      	str	r2, [r3, #28]
 800286c:	69db      	ldr	r3, [r3, #28]
 800286e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002872:	9301      	str	r3, [sp, #4]
 8002874:	9b01      	ldr	r3, [sp, #4]
	__HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002876:	684b      	ldr	r3, [r1, #4]
 8002878:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800287c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002880:	604b      	str	r3, [r1, #4]

}
 8002882:	b002      	add	sp, #8
 8002884:	4770      	bx	lr
 8002886:	bf00      	nop
 8002888:	40021000 	.word	0x40021000
 800288c:	40010000 	.word	0x40010000

08002890 <HAL_RCC_OscConfig>:
{
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002890:	2800      	cmp	r0, #0
 8002892:	f000 81b6 	beq.w	8002c02 <HAL_RCC_OscConfig+0x372>
{
 8002896:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800289a:	6803      	ldr	r3, [r0, #0]
 800289c:	4604      	mov	r4, r0
 800289e:	07dd      	lsls	r5, r3, #31
{
 80028a0:	b082      	sub	sp, #8
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80028a2:	d535      	bpl.n	8002910 <HAL_RCC_OscConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80028a4:	499a      	ldr	r1, [pc, #616]	; (8002b10 <HAL_RCC_OscConfig+0x280>)
 80028a6:	684a      	ldr	r2, [r1, #4]
 80028a8:	f002 020c 	and.w	r2, r2, #12
 80028ac:	2a04      	cmp	r2, #4
 80028ae:	f000 80ef 	beq.w	8002a90 <HAL_RCC_OscConfig+0x200>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80028b2:	684a      	ldr	r2, [r1, #4]
 80028b4:	f002 020c 	and.w	r2, r2, #12
 80028b8:	2a08      	cmp	r2, #8
 80028ba:	f000 80e5 	beq.w	8002a88 <HAL_RCC_OscConfig+0x1f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80028be:	6863      	ldr	r3, [r4, #4]
 80028c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80028c4:	d010      	beq.n	80028e8 <HAL_RCC_OscConfig+0x58>
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	f000 810c 	beq.w	8002ae4 <HAL_RCC_OscConfig+0x254>
 80028cc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80028d0:	f000 8182 	beq.w	8002bd8 <HAL_RCC_OscConfig+0x348>
 80028d4:	4b8e      	ldr	r3, [pc, #568]	; (8002b10 <HAL_RCC_OscConfig+0x280>)
 80028d6:	681a      	ldr	r2, [r3, #0]
 80028d8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80028dc:	601a      	str	r2, [r3, #0]
 80028de:	681a      	ldr	r2, [r3, #0]
 80028e0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80028e4:	601a      	str	r2, [r3, #0]
 80028e6:	e004      	b.n	80028f2 <HAL_RCC_OscConfig+0x62>
 80028e8:	4a89      	ldr	r2, [pc, #548]	; (8002b10 <HAL_RCC_OscConfig+0x280>)
 80028ea:	6813      	ldr	r3, [r2, #0]
 80028ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028f0:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028f2:	f7ff fed5 	bl	80026a0 <HAL_GetTick>

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028f6:	4e86      	ldr	r6, [pc, #536]	; (8002b10 <HAL_RCC_OscConfig+0x280>)
        tickstart = HAL_GetTick();
 80028f8:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028fa:	e005      	b.n	8002908 <HAL_RCC_OscConfig+0x78>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028fc:	f7ff fed0 	bl	80026a0 <HAL_GetTick>
 8002900:	1b40      	subs	r0, r0, r5
 8002902:	2864      	cmp	r0, #100	; 0x64
 8002904:	f200 80ea 	bhi.w	8002adc <HAL_RCC_OscConfig+0x24c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002908:	6833      	ldr	r3, [r6, #0]
 800290a:	039a      	lsls	r2, r3, #14
 800290c:	d5f6      	bpl.n	80028fc <HAL_RCC_OscConfig+0x6c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800290e:	6823      	ldr	r3, [r4, #0]
 8002910:	079f      	lsls	r7, r3, #30
 8002912:	d528      	bpl.n	8002966 <HAL_RCC_OscConfig+0xd6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002914:	4a7e      	ldr	r2, [pc, #504]	; (8002b10 <HAL_RCC_OscConfig+0x280>)
 8002916:	6851      	ldr	r1, [r2, #4]
 8002918:	f011 0f0c 	tst.w	r1, #12
 800291c:	f000 808d 	beq.w	8002a3a <HAL_RCC_OscConfig+0x1aa>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002920:	6851      	ldr	r1, [r2, #4]
 8002922:	f001 010c 	and.w	r1, r1, #12
 8002926:	2908      	cmp	r1, #8
 8002928:	f000 8083 	beq.w	8002a32 <HAL_RCC_OscConfig+0x1a2>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800292c:	6923      	ldr	r3, [r4, #16]
 800292e:	2b00      	cmp	r3, #0
 8002930:	f000 8118 	beq.w	8002b64 <HAL_RCC_OscConfig+0x2d4>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002934:	2201      	movs	r2, #1
 8002936:	4b77      	ldr	r3, [pc, #476]	; (8002b14 <HAL_RCC_OscConfig+0x284>)

        /* Get Start Tick */
        tickstart = HAL_GetTick();

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002938:	4e75      	ldr	r6, [pc, #468]	; (8002b10 <HAL_RCC_OscConfig+0x280>)
        __HAL_RCC_HSI_ENABLE();
 800293a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800293c:	f7ff feb0 	bl	80026a0 <HAL_GetTick>
 8002940:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002942:	e005      	b.n	8002950 <HAL_RCC_OscConfig+0xc0>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002944:	f7ff feac 	bl	80026a0 <HAL_GetTick>
 8002948:	1b40      	subs	r0, r0, r5
 800294a:	2802      	cmp	r0, #2
 800294c:	f200 80c6 	bhi.w	8002adc <HAL_RCC_OscConfig+0x24c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002950:	6833      	ldr	r3, [r6, #0]
 8002952:	0798      	lsls	r0, r3, #30
 8002954:	d5f6      	bpl.n	8002944 <HAL_RCC_OscConfig+0xb4>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002956:	6833      	ldr	r3, [r6, #0]
 8002958:	6962      	ldr	r2, [r4, #20]
 800295a:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800295e:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8002962:	6033      	str	r3, [r6, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002964:	6823      	ldr	r3, [r4, #0]
 8002966:	071a      	lsls	r2, r3, #28
 8002968:	d41f      	bmi.n	80029aa <HAL_RCC_OscConfig+0x11a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800296a:	075d      	lsls	r5, r3, #29
 800296c:	d542      	bpl.n	80029f4 <HAL_RCC_OscConfig+0x164>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800296e:	4b68      	ldr	r3, [pc, #416]	; (8002b10 <HAL_RCC_OscConfig+0x280>)
 8002970:	69da      	ldr	r2, [r3, #28]
 8002972:	00d0      	lsls	r0, r2, #3
 8002974:	d57d      	bpl.n	8002a72 <HAL_RCC_OscConfig+0x1e2>
    FlagStatus       pwrclkchanged = RESET;
 8002976:	2500      	movs	r5, #0
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002978:	4e67      	ldr	r6, [pc, #412]	; (8002b18 <HAL_RCC_OscConfig+0x288>)
 800297a:	6833      	ldr	r3, [r6, #0]
 800297c:	05d9      	lsls	r1, r3, #23
 800297e:	f140 809d 	bpl.w	8002abc <HAL_RCC_OscConfig+0x22c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002982:	68e3      	ldr	r3, [r4, #12]
 8002984:	2b01      	cmp	r3, #1
 8002986:	f000 80fe 	beq.w	8002b86 <HAL_RCC_OscConfig+0x2f6>
 800298a:	2b00      	cmp	r3, #0
 800298c:	f000 80ca 	beq.w	8002b24 <HAL_RCC_OscConfig+0x294>
 8002990:	2b05      	cmp	r3, #5
 8002992:	4b5f      	ldr	r3, [pc, #380]	; (8002b10 <HAL_RCC_OscConfig+0x280>)
 8002994:	6a1a      	ldr	r2, [r3, #32]
 8002996:	f000 812c 	beq.w	8002bf2 <HAL_RCC_OscConfig+0x362>
 800299a:	f022 0201 	bic.w	r2, r2, #1
 800299e:	621a      	str	r2, [r3, #32]
 80029a0:	6a1a      	ldr	r2, [r3, #32]
 80029a2:	f022 0204 	bic.w	r2, r2, #4
 80029a6:	621a      	str	r2, [r3, #32]
 80029a8:	e0f2      	b.n	8002b90 <HAL_RCC_OscConfig+0x300>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80029aa:	69a3      	ldr	r3, [r4, #24]
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d04f      	beq.n	8002a50 <HAL_RCC_OscConfig+0x1c0>
      __HAL_RCC_LSI_ENABLE();
 80029b0:	2201      	movs	r2, #1
 80029b2:	4b58      	ldr	r3, [pc, #352]	; (8002b14 <HAL_RCC_OscConfig+0x284>)
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029b4:	4e56      	ldr	r6, [pc, #344]	; (8002b10 <HAL_RCC_OscConfig+0x280>)
      __HAL_RCC_LSI_ENABLE();
 80029b6:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
      tickstart = HAL_GetTick();
 80029ba:	f7ff fe71 	bl	80026a0 <HAL_GetTick>
 80029be:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029c0:	e005      	b.n	80029ce <HAL_RCC_OscConfig+0x13e>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029c2:	f7ff fe6d 	bl	80026a0 <HAL_GetTick>
 80029c6:	1b40      	subs	r0, r0, r5
 80029c8:	2802      	cmp	r0, #2
 80029ca:	f200 8087 	bhi.w	8002adc <HAL_RCC_OscConfig+0x24c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029ce:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80029d0:	079b      	lsls	r3, r3, #30
 80029d2:	d5f6      	bpl.n	80029c2 <HAL_RCC_OscConfig+0x132>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80029d4:	4b51      	ldr	r3, [pc, #324]	; (8002b1c <HAL_RCC_OscConfig+0x28c>)
 80029d6:	4a52      	ldr	r2, [pc, #328]	; (8002b20 <HAL_RCC_OscConfig+0x290>)
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	fba2 2303 	umull	r2, r3, r2, r3
 80029de:	0a5b      	lsrs	r3, r3, #9
 80029e0:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 80029e2:	bf00      	nop
  }
  while (Delay --);
 80029e4:	9b01      	ldr	r3, [sp, #4]
 80029e6:	1e5a      	subs	r2, r3, #1
 80029e8:	9201      	str	r2, [sp, #4]
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d1f9      	bne.n	80029e2 <HAL_RCC_OscConfig+0x152>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80029ee:	6823      	ldr	r3, [r4, #0]
 80029f0:	075d      	lsls	r5, r3, #29
 80029f2:	d4bc      	bmi.n	800296e <HAL_RCC_OscConfig+0xde>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80029f4:	69e0      	ldr	r0, [r4, #28]
 80029f6:	b1c0      	cbz	r0, 8002a2a <HAL_RCC_OscConfig+0x19a>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80029f8:	4d45      	ldr	r5, [pc, #276]	; (8002b10 <HAL_RCC_OscConfig+0x280>)
 80029fa:	686b      	ldr	r3, [r5, #4]
 80029fc:	f003 030c 	and.w	r3, r3, #12
 8002a00:	2b08      	cmp	r3, #8
 8002a02:	f000 80d8 	beq.w	8002bb6 <HAL_RCC_OscConfig+0x326>
        __HAL_RCC_PLL_DISABLE();
 8002a06:	2200      	movs	r2, #0
 8002a08:	4b42      	ldr	r3, [pc, #264]	; (8002b14 <HAL_RCC_OscConfig+0x284>)
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a0a:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8002a0c:	661a      	str	r2, [r3, #96]	; 0x60
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a0e:	f000 80fa 	beq.w	8002c06 <HAL_RCC_OscConfig+0x376>
        tickstart = HAL_GetTick();
 8002a12:	f7ff fe45 	bl	80026a0 <HAL_GetTick>
 8002a16:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a18:	e004      	b.n	8002a24 <HAL_RCC_OscConfig+0x194>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a1a:	f7ff fe41 	bl	80026a0 <HAL_GetTick>
 8002a1e:	1b00      	subs	r0, r0, r4
 8002a20:	2802      	cmp	r0, #2
 8002a22:	d85b      	bhi.n	8002adc <HAL_RCC_OscConfig+0x24c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a24:	682b      	ldr	r3, [r5, #0]
 8002a26:	019b      	lsls	r3, r3, #6
 8002a28:	d4f7      	bmi.n	8002a1a <HAL_RCC_OscConfig+0x18a>
  return HAL_OK;
 8002a2a:	2000      	movs	r0, #0
}
 8002a2c:	b002      	add	sp, #8
 8002a2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002a32:	6852      	ldr	r2, [r2, #4]
 8002a34:	03d6      	lsls	r6, r2, #15
 8002a36:	f53f af79 	bmi.w	800292c <HAL_RCC_OscConfig+0x9c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a3a:	4a35      	ldr	r2, [pc, #212]	; (8002b10 <HAL_RCC_OscConfig+0x280>)
 8002a3c:	6812      	ldr	r2, [r2, #0]
 8002a3e:	0795      	lsls	r5, r2, #30
 8002a40:	d530      	bpl.n	8002aa4 <HAL_RCC_OscConfig+0x214>
 8002a42:	6922      	ldr	r2, [r4, #16]
 8002a44:	2a01      	cmp	r2, #1
 8002a46:	d02d      	beq.n	8002aa4 <HAL_RCC_OscConfig+0x214>
        return HAL_ERROR;
 8002a48:	2001      	movs	r0, #1
}
 8002a4a:	b002      	add	sp, #8
 8002a4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_LSI_DISABLE();
 8002a50:	4a30      	ldr	r2, [pc, #192]	; (8002b14 <HAL_RCC_OscConfig+0x284>)
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a52:	4e2f      	ldr	r6, [pc, #188]	; (8002b10 <HAL_RCC_OscConfig+0x280>)
      __HAL_RCC_LSI_DISABLE();
 8002a54:	f8c2 3480 	str.w	r3, [r2, #1152]	; 0x480
      tickstart = HAL_GetTick();
 8002a58:	f7ff fe22 	bl	80026a0 <HAL_GetTick>
 8002a5c:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a5e:	e004      	b.n	8002a6a <HAL_RCC_OscConfig+0x1da>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a60:	f7ff fe1e 	bl	80026a0 <HAL_GetTick>
 8002a64:	1b40      	subs	r0, r0, r5
 8002a66:	2802      	cmp	r0, #2
 8002a68:	d838      	bhi.n	8002adc <HAL_RCC_OscConfig+0x24c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a6a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8002a6c:	079f      	lsls	r7, r3, #30
 8002a6e:	d4f7      	bmi.n	8002a60 <HAL_RCC_OscConfig+0x1d0>
 8002a70:	e7bd      	b.n	80029ee <HAL_RCC_OscConfig+0x15e>
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a72:	69da      	ldr	r2, [r3, #28]
      pwrclkchanged = SET;
 8002a74:	2501      	movs	r5, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a76:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002a7a:	61da      	str	r2, [r3, #28]
 8002a7c:	69db      	ldr	r3, [r3, #28]
 8002a7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a82:	9300      	str	r3, [sp, #0]
 8002a84:	9b00      	ldr	r3, [sp, #0]
      pwrclkchanged = SET;
 8002a86:	e777      	b.n	8002978 <HAL_RCC_OscConfig+0xe8>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002a88:	684a      	ldr	r2, [r1, #4]
 8002a8a:	03d0      	lsls	r0, r2, #15
 8002a8c:	f57f af17 	bpl.w	80028be <HAL_RCC_OscConfig+0x2e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a90:	4a1f      	ldr	r2, [pc, #124]	; (8002b10 <HAL_RCC_OscConfig+0x280>)
 8002a92:	6812      	ldr	r2, [r2, #0]
 8002a94:	0391      	lsls	r1, r2, #14
 8002a96:	f57f af3b 	bpl.w	8002910 <HAL_RCC_OscConfig+0x80>
 8002a9a:	6862      	ldr	r2, [r4, #4]
 8002a9c:	2a00      	cmp	r2, #0
 8002a9e:	f47f af37 	bne.w	8002910 <HAL_RCC_OscConfig+0x80>
 8002aa2:	e7d1      	b.n	8002a48 <HAL_RCC_OscConfig+0x1b8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002aa4:	491a      	ldr	r1, [pc, #104]	; (8002b10 <HAL_RCC_OscConfig+0x280>)
 8002aa6:	6960      	ldr	r0, [r4, #20]
 8002aa8:	680a      	ldr	r2, [r1, #0]
 8002aaa:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8002aae:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
 8002ab2:	600a      	str	r2, [r1, #0]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002ab4:	071a      	lsls	r2, r3, #28
 8002ab6:	f57f af58 	bpl.w	800296a <HAL_RCC_OscConfig+0xda>
 8002aba:	e776      	b.n	80029aa <HAL_RCC_OscConfig+0x11a>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002abc:	6833      	ldr	r3, [r6, #0]
 8002abe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ac2:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8002ac4:	f7ff fdec 	bl	80026a0 <HAL_GetTick>
 8002ac8:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002aca:	6833      	ldr	r3, [r6, #0]
 8002acc:	05da      	lsls	r2, r3, #23
 8002ace:	f53f af58 	bmi.w	8002982 <HAL_RCC_OscConfig+0xf2>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ad2:	f7ff fde5 	bl	80026a0 <HAL_GetTick>
 8002ad6:	1bc0      	subs	r0, r0, r7
 8002ad8:	2864      	cmp	r0, #100	; 0x64
 8002ada:	d9f6      	bls.n	8002aca <HAL_RCC_OscConfig+0x23a>
            return HAL_TIMEOUT;
 8002adc:	2003      	movs	r0, #3
}
 8002ade:	b002      	add	sp, #8
 8002ae0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ae4:	4d0a      	ldr	r5, [pc, #40]	; (8002b10 <HAL_RCC_OscConfig+0x280>)
 8002ae6:	682b      	ldr	r3, [r5, #0]
 8002ae8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002aec:	602b      	str	r3, [r5, #0]
 8002aee:	682b      	ldr	r3, [r5, #0]
 8002af0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002af4:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8002af6:	f7ff fdd3 	bl	80026a0 <HAL_GetTick>
 8002afa:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002afc:	e004      	b.n	8002b08 <HAL_RCC_OscConfig+0x278>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002afe:	f7ff fdcf 	bl	80026a0 <HAL_GetTick>
 8002b02:	1b80      	subs	r0, r0, r6
 8002b04:	2864      	cmp	r0, #100	; 0x64
 8002b06:	d8e9      	bhi.n	8002adc <HAL_RCC_OscConfig+0x24c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b08:	682b      	ldr	r3, [r5, #0]
 8002b0a:	039b      	lsls	r3, r3, #14
 8002b0c:	d4f7      	bmi.n	8002afe <HAL_RCC_OscConfig+0x26e>
 8002b0e:	e6fe      	b.n	800290e <HAL_RCC_OscConfig+0x7e>
 8002b10:	40021000 	.word	0x40021000
 8002b14:	42420000 	.word	0x42420000
 8002b18:	40007000 	.word	0x40007000
 8002b1c:	20000008 	.word	0x20000008
 8002b20:	10624dd3 	.word	0x10624dd3
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b24:	4e50      	ldr	r6, [pc, #320]	; (8002c68 <HAL_RCC_OscConfig+0x3d8>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b26:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b2a:	6a33      	ldr	r3, [r6, #32]
 8002b2c:	f023 0301 	bic.w	r3, r3, #1
 8002b30:	6233      	str	r3, [r6, #32]
 8002b32:	6a33      	ldr	r3, [r6, #32]
 8002b34:	f023 0304 	bic.w	r3, r3, #4
 8002b38:	6233      	str	r3, [r6, #32]
      tickstart = HAL_GetTick();
 8002b3a:	f7ff fdb1 	bl	80026a0 <HAL_GetTick>
 8002b3e:	4607      	mov	r7, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b40:	e004      	b.n	8002b4c <HAL_RCC_OscConfig+0x2bc>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b42:	f7ff fdad 	bl	80026a0 <HAL_GetTick>
 8002b46:	1bc0      	subs	r0, r0, r7
 8002b48:	4540      	cmp	r0, r8
 8002b4a:	d8c7      	bhi.n	8002adc <HAL_RCC_OscConfig+0x24c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b4c:	6a33      	ldr	r3, [r6, #32]
 8002b4e:	0798      	lsls	r0, r3, #30
 8002b50:	d4f7      	bmi.n	8002b42 <HAL_RCC_OscConfig+0x2b2>
    if (pwrclkchanged == SET)
 8002b52:	2d00      	cmp	r5, #0
 8002b54:	f43f af4e 	beq.w	80029f4 <HAL_RCC_OscConfig+0x164>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b58:	4a43      	ldr	r2, [pc, #268]	; (8002c68 <HAL_RCC_OscConfig+0x3d8>)
 8002b5a:	69d3      	ldr	r3, [r2, #28]
 8002b5c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002b60:	61d3      	str	r3, [r2, #28]
 8002b62:	e747      	b.n	80029f4 <HAL_RCC_OscConfig+0x164>
        __HAL_RCC_HSI_DISABLE();
 8002b64:	4a41      	ldr	r2, [pc, #260]	; (8002c6c <HAL_RCC_OscConfig+0x3dc>)
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b66:	4e40      	ldr	r6, [pc, #256]	; (8002c68 <HAL_RCC_OscConfig+0x3d8>)
        __HAL_RCC_HSI_DISABLE();
 8002b68:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002b6a:	f7ff fd99 	bl	80026a0 <HAL_GetTick>
 8002b6e:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b70:	e004      	b.n	8002b7c <HAL_RCC_OscConfig+0x2ec>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b72:	f7ff fd95 	bl	80026a0 <HAL_GetTick>
 8002b76:	1b40      	subs	r0, r0, r5
 8002b78:	2802      	cmp	r0, #2
 8002b7a:	d8af      	bhi.n	8002adc <HAL_RCC_OscConfig+0x24c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b7c:	6833      	ldr	r3, [r6, #0]
 8002b7e:	0799      	lsls	r1, r3, #30
 8002b80:	d4f7      	bmi.n	8002b72 <HAL_RCC_OscConfig+0x2e2>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b82:	6823      	ldr	r3, [r4, #0]
 8002b84:	e6ef      	b.n	8002966 <HAL_RCC_OscConfig+0xd6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b86:	4a38      	ldr	r2, [pc, #224]	; (8002c68 <HAL_RCC_OscConfig+0x3d8>)
 8002b88:	6a13      	ldr	r3, [r2, #32]
 8002b8a:	f043 0301 	orr.w	r3, r3, #1
 8002b8e:	6213      	str	r3, [r2, #32]
      tickstart = HAL_GetTick();
 8002b90:	f7ff fd86 	bl	80026a0 <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b94:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8002b98:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b9a:	4f33      	ldr	r7, [pc, #204]	; (8002c68 <HAL_RCC_OscConfig+0x3d8>)
 8002b9c:	e004      	b.n	8002ba8 <HAL_RCC_OscConfig+0x318>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b9e:	f7ff fd7f 	bl	80026a0 <HAL_GetTick>
 8002ba2:	1b80      	subs	r0, r0, r6
 8002ba4:	4540      	cmp	r0, r8
 8002ba6:	d899      	bhi.n	8002adc <HAL_RCC_OscConfig+0x24c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ba8:	6a3b      	ldr	r3, [r7, #32]
 8002baa:	079b      	lsls	r3, r3, #30
 8002bac:	d5f7      	bpl.n	8002b9e <HAL_RCC_OscConfig+0x30e>
    if (pwrclkchanged == SET)
 8002bae:	2d00      	cmp	r5, #0
 8002bb0:	f43f af20 	beq.w	80029f4 <HAL_RCC_OscConfig+0x164>
 8002bb4:	e7d0      	b.n	8002b58 <HAL_RCC_OscConfig+0x2c8>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002bb6:	2801      	cmp	r0, #1
 8002bb8:	f43f af38 	beq.w	8002a2c <HAL_RCC_OscConfig+0x19c>
        pll_config = RCC->CFGR;
 8002bbc:	686b      	ldr	r3, [r5, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002bbe:	6a22      	ldr	r2, [r4, #32]
 8002bc0:	f403 3180 	and.w	r1, r3, #65536	; 0x10000
 8002bc4:	4291      	cmp	r1, r2
 8002bc6:	f47f af3f 	bne.w	8002a48 <HAL_RCC_OscConfig+0x1b8>
 8002bca:	6a60      	ldr	r0, [r4, #36]	; 0x24
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002bcc:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
  return HAL_OK;
 8002bd0:	1a18      	subs	r0, r3, r0
 8002bd2:	bf18      	it	ne
 8002bd4:	2001      	movne	r0, #1
 8002bd6:	e729      	b.n	8002a2c <HAL_RCC_OscConfig+0x19c>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002bd8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002bdc:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 8002be0:	681a      	ldr	r2, [r3, #0]
 8002be2:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8002be6:	601a      	str	r2, [r3, #0]
 8002be8:	681a      	ldr	r2, [r3, #0]
 8002bea:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002bee:	601a      	str	r2, [r3, #0]
 8002bf0:	e67f      	b.n	80028f2 <HAL_RCC_OscConfig+0x62>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002bf2:	f042 0204 	orr.w	r2, r2, #4
 8002bf6:	621a      	str	r2, [r3, #32]
 8002bf8:	6a1a      	ldr	r2, [r3, #32]
 8002bfa:	f042 0201 	orr.w	r2, r2, #1
 8002bfe:	621a      	str	r2, [r3, #32]
 8002c00:	e7c6      	b.n	8002b90 <HAL_RCC_OscConfig+0x300>
    return HAL_ERROR;
 8002c02:	2001      	movs	r0, #1
}
 8002c04:	4770      	bx	lr
        tickstart = HAL_GetTick();
 8002c06:	f7ff fd4b 	bl	80026a0 <HAL_GetTick>
 8002c0a:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c0c:	e005      	b.n	8002c1a <HAL_RCC_OscConfig+0x38a>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c0e:	f7ff fd47 	bl	80026a0 <HAL_GetTick>
 8002c12:	1b80      	subs	r0, r0, r6
 8002c14:	2802      	cmp	r0, #2
 8002c16:	f63f af61 	bhi.w	8002adc <HAL_RCC_OscConfig+0x24c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c1a:	682b      	ldr	r3, [r5, #0]
 8002c1c:	0199      	lsls	r1, r3, #6
 8002c1e:	d4f6      	bmi.n	8002c0e <HAL_RCC_OscConfig+0x37e>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002c20:	6a23      	ldr	r3, [r4, #32]
 8002c22:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c26:	d105      	bne.n	8002c34 <HAL_RCC_OscConfig+0x3a4>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002c28:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 8002c2a:	68a1      	ldr	r1, [r4, #8]
 8002c2c:	f022 020f 	bic.w	r2, r2, #15
 8002c30:	430a      	orrs	r2, r1
 8002c32:	62ea      	str	r2, [r5, #44]	; 0x2c
        __HAL_RCC_PLL_ENABLE();
 8002c34:	2001      	movs	r0, #1
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002c36:	4d0c      	ldr	r5, [pc, #48]	; (8002c68 <HAL_RCC_OscConfig+0x3d8>)
 8002c38:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8002c3a:	686a      	ldr	r2, [r5, #4]
 8002c3c:	430b      	orrs	r3, r1
 8002c3e:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
        __HAL_RCC_PLL_ENABLE();
 8002c42:	490a      	ldr	r1, [pc, #40]	; (8002c6c <HAL_RCC_OscConfig+0x3dc>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002c44:	4313      	orrs	r3, r2
 8002c46:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8002c48:	6608      	str	r0, [r1, #96]	; 0x60
        tickstart = HAL_GetTick();
 8002c4a:	f7ff fd29 	bl	80026a0 <HAL_GetTick>
 8002c4e:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002c50:	e005      	b.n	8002c5e <HAL_RCC_OscConfig+0x3ce>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c52:	f7ff fd25 	bl	80026a0 <HAL_GetTick>
 8002c56:	1b00      	subs	r0, r0, r4
 8002c58:	2802      	cmp	r0, #2
 8002c5a:	f63f af3f 	bhi.w	8002adc <HAL_RCC_OscConfig+0x24c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002c5e:	682b      	ldr	r3, [r5, #0]
 8002c60:	019a      	lsls	r2, r3, #6
 8002c62:	d5f6      	bpl.n	8002c52 <HAL_RCC_OscConfig+0x3c2>
 8002c64:	e6e1      	b.n	8002a2a <HAL_RCC_OscConfig+0x19a>
 8002c66:	bf00      	nop
 8002c68:	40021000 	.word	0x40021000
 8002c6c:	42420000 	.word	0x42420000

08002c70 <HAL_RCC_GetSysClockFreq>:
  tmpreg = RCC->CFGR;
 8002c70:	4a0e      	ldr	r2, [pc, #56]	; (8002cac <HAL_RCC_GetSysClockFreq+0x3c>)
 8002c72:	6853      	ldr	r3, [r2, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8002c74:	f003 010c 	and.w	r1, r3, #12
 8002c78:	2908      	cmp	r1, #8
 8002c7a:	d001      	beq.n	8002c80 <HAL_RCC_GetSysClockFreq+0x10>
      sysclockfreq = HSE_VALUE;
 8002c7c:	480c      	ldr	r0, [pc, #48]	; (8002cb0 <HAL_RCC_GetSysClockFreq+0x40>)
}
 8002c7e:	4770      	bx	lr
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002c80:	480c      	ldr	r0, [pc, #48]	; (8002cb4 <HAL_RCC_GetSysClockFreq+0x44>)
 8002c82:	f3c3 4183 	ubfx	r1, r3, #18, #4
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002c86:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002c88:	5c40      	ldrb	r0, [r0, r1]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002c8a:	d50a      	bpl.n	8002ca2 <HAL_RCC_GetSysClockFreq+0x32>
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002c8c:	4908      	ldr	r1, [pc, #32]	; (8002cb0 <HAL_RCC_GetSysClockFreq+0x40>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
 8002c8e:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002c90:	fb01 f000 	mul.w	r0, r1, r0
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
 8002c94:	4a08      	ldr	r2, [pc, #32]	; (8002cb8 <HAL_RCC_GetSysClockFreq+0x48>)
 8002c96:	f003 030f 	and.w	r3, r3, #15
 8002c9a:	5cd3      	ldrb	r3, [r2, r3]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002c9c:	fbb0 f0f3 	udiv	r0, r0, r3
 8002ca0:	4770      	bx	lr
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002ca2:	4b06      	ldr	r3, [pc, #24]	; (8002cbc <HAL_RCC_GetSysClockFreq+0x4c>)
 8002ca4:	fb03 f000 	mul.w	r0, r3, r0
 8002ca8:	4770      	bx	lr
 8002caa:	bf00      	nop
 8002cac:	40021000 	.word	0x40021000
 8002cb0:	007a1200 	.word	0x007a1200
 8002cb4:	080038b8 	.word	0x080038b8
 8002cb8:	080038c8 	.word	0x080038c8
 8002cbc:	003d0900 	.word	0x003d0900

08002cc0 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8002cc0:	2800      	cmp	r0, #0
 8002cc2:	d06b      	beq.n	8002d9c <HAL_RCC_ClockConfig+0xdc>
{
 8002cc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002cc6:	6803      	ldr	r3, [r0, #0]
 8002cc8:	4604      	mov	r4, r0
 8002cca:	0799      	lsls	r1, r3, #30
 8002ccc:	d514      	bpl.n	8002cf8 <HAL_RCC_ClockConfig+0x38>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002cce:	075a      	lsls	r2, r3, #29
 8002cd0:	d504      	bpl.n	8002cdc <HAL_RCC_ClockConfig+0x1c>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002cd2:	4933      	ldr	r1, [pc, #204]	; (8002da0 <HAL_RCC_ClockConfig+0xe0>)
 8002cd4:	684a      	ldr	r2, [r1, #4]
 8002cd6:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8002cda:	604a      	str	r2, [r1, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002cdc:	071f      	lsls	r7, r3, #28
 8002cde:	d504      	bpl.n	8002cea <HAL_RCC_ClockConfig+0x2a>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002ce0:	492f      	ldr	r1, [pc, #188]	; (8002da0 <HAL_RCC_ClockConfig+0xe0>)
 8002ce2:	684a      	ldr	r2, [r1, #4]
 8002ce4:	f442 5260 	orr.w	r2, r2, #14336	; 0x3800
 8002ce8:	604a      	str	r2, [r1, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002cea:	492d      	ldr	r1, [pc, #180]	; (8002da0 <HAL_RCC_ClockConfig+0xe0>)
 8002cec:	68a0      	ldr	r0, [r4, #8]
 8002cee:	684a      	ldr	r2, [r1, #4]
 8002cf0:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002cf4:	4302      	orrs	r2, r0
 8002cf6:	604a      	str	r2, [r1, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002cf8:	07de      	lsls	r6, r3, #31
 8002cfa:	d521      	bpl.n	8002d40 <HAL_RCC_ClockConfig+0x80>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002cfc:	6862      	ldr	r2, [r4, #4]
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002cfe:	4b28      	ldr	r3, [pc, #160]	; (8002da0 <HAL_RCC_ClockConfig+0xe0>)
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d00:	2a01      	cmp	r2, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d02:	681b      	ldr	r3, [r3, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d04:	d045      	beq.n	8002d92 <HAL_RCC_ClockConfig+0xd2>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002d06:	2a02      	cmp	r2, #2
 8002d08:	d03f      	beq.n	8002d8a <HAL_RCC_ClockConfig+0xca>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d0a:	0799      	lsls	r1, r3, #30
 8002d0c:	d53f      	bpl.n	8002d8e <HAL_RCC_ClockConfig+0xce>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002d0e:	4d24      	ldr	r5, [pc, #144]	; (8002da0 <HAL_RCC_ClockConfig+0xe0>)
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d10:	f241 3788 	movw	r7, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002d14:	686b      	ldr	r3, [r5, #4]
 8002d16:	f023 0303 	bic.w	r3, r3, #3
 8002d1a:	4313      	orrs	r3, r2
 8002d1c:	606b      	str	r3, [r5, #4]
    tickstart = HAL_GetTick();
 8002d1e:	f7ff fcbf 	bl	80026a0 <HAL_GetTick>
 8002d22:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d24:	e004      	b.n	8002d30 <HAL_RCC_ClockConfig+0x70>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d26:	f7ff fcbb 	bl	80026a0 <HAL_GetTick>
 8002d2a:	1b83      	subs	r3, r0, r6
 8002d2c:	42bb      	cmp	r3, r7
 8002d2e:	d833      	bhi.n	8002d98 <HAL_RCC_ClockConfig+0xd8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d30:	686b      	ldr	r3, [r5, #4]
 8002d32:	6862      	ldr	r2, [r4, #4]
 8002d34:	f003 030c 	and.w	r3, r3, #12
 8002d38:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002d3c:	d1f3      	bne.n	8002d26 <HAL_RCC_ClockConfig+0x66>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d3e:	6823      	ldr	r3, [r4, #0]
 8002d40:	075a      	lsls	r2, r3, #29
 8002d42:	d506      	bpl.n	8002d52 <HAL_RCC_ClockConfig+0x92>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002d44:	4916      	ldr	r1, [pc, #88]	; (8002da0 <HAL_RCC_ClockConfig+0xe0>)
 8002d46:	68e0      	ldr	r0, [r4, #12]
 8002d48:	684a      	ldr	r2, [r1, #4]
 8002d4a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002d4e:	4302      	orrs	r2, r0
 8002d50:	604a      	str	r2, [r1, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d52:	071b      	lsls	r3, r3, #28
 8002d54:	d507      	bpl.n	8002d66 <HAL_RCC_ClockConfig+0xa6>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002d56:	4a12      	ldr	r2, [pc, #72]	; (8002da0 <HAL_RCC_ClockConfig+0xe0>)
 8002d58:	6921      	ldr	r1, [r4, #16]
 8002d5a:	6853      	ldr	r3, [r2, #4]
 8002d5c:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8002d60:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002d64:	6053      	str	r3, [r2, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002d66:	f7ff ff83 	bl	8002c70 <HAL_RCC_GetSysClockFreq>
 8002d6a:	4603      	mov	r3, r0
 8002d6c:	4a0c      	ldr	r2, [pc, #48]	; (8002da0 <HAL_RCC_ClockConfig+0xe0>)
 8002d6e:	490d      	ldr	r1, [pc, #52]	; (8002da4 <HAL_RCC_ClockConfig+0xe4>)
 8002d70:	6852      	ldr	r2, [r2, #4]
  HAL_InitTick(uwTickPrio);
 8002d72:	480d      	ldr	r0, [pc, #52]	; (8002da8 <HAL_RCC_ClockConfig+0xe8>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002d74:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8002d78:	5c89      	ldrb	r1, [r1, r2]
 8002d7a:	4a0c      	ldr	r2, [pc, #48]	; (8002dac <HAL_RCC_ClockConfig+0xec>)
 8002d7c:	40cb      	lsrs	r3, r1
  HAL_InitTick(uwTickPrio);
 8002d7e:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002d80:	6013      	str	r3, [r2, #0]
  HAL_InitTick(uwTickPrio);
 8002d82:	f000 f99f 	bl	80030c4 <HAL_InitTick>
  return HAL_OK;
 8002d86:	2000      	movs	r0, #0
}
 8002d88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d8a:	0198      	lsls	r0, r3, #6
 8002d8c:	d4bf      	bmi.n	8002d0e <HAL_RCC_ClockConfig+0x4e>
    return HAL_ERROR;
 8002d8e:	2001      	movs	r0, #1
}
 8002d90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d92:	039d      	lsls	r5, r3, #14
 8002d94:	d4bb      	bmi.n	8002d0e <HAL_RCC_ClockConfig+0x4e>
 8002d96:	e7fa      	b.n	8002d8e <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 8002d98:	2003      	movs	r0, #3
}
 8002d9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8002d9c:	2001      	movs	r0, #1
}
 8002d9e:	4770      	bx	lr
 8002da0:	40021000 	.word	0x40021000
 8002da4:	080038d8 	.word	0x080038d8
 8002da8:	20000004 	.word	0x20000004
 8002dac:	20000008 	.word	0x20000008

08002db0 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002db0:	4b04      	ldr	r3, [pc, #16]	; (8002dc4 <HAL_RCC_GetPCLK1Freq+0x14>)
  return SystemCoreClock;
 8002db2:	4a05      	ldr	r2, [pc, #20]	; (8002dc8 <HAL_RCC_GetPCLK1Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002db4:	685b      	ldr	r3, [r3, #4]
 8002db6:	4905      	ldr	r1, [pc, #20]	; (8002dcc <HAL_RCC_GetPCLK1Freq+0x1c>)
 8002db8:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8002dbc:	5ccb      	ldrb	r3, [r1, r3]
 8002dbe:	6810      	ldr	r0, [r2, #0]
}
 8002dc0:	40d8      	lsrs	r0, r3
 8002dc2:	4770      	bx	lr
 8002dc4:	40021000 	.word	0x40021000
 8002dc8:	20000008 	.word	0x20000008
 8002dcc:	080038e8 	.word	0x080038e8

08002dd0 <HAL_RCC_GetClockConfig>:
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002dd0:	220f      	movs	r2, #15
{
 8002dd2:	b410      	push	{r4}
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
 8002dd4:	2400      	movs	r4, #0
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002dd6:	4b0b      	ldr	r3, [pc, #44]	; (8002e04 <HAL_RCC_GetClockConfig+0x34>)
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002dd8:	6002      	str	r2, [r0, #0]
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002dda:	685a      	ldr	r2, [r3, #4]
 8002ddc:	f002 0203 	and.w	r2, r2, #3
 8002de0:	6042      	str	r2, [r0, #4]
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002de2:	685a      	ldr	r2, [r3, #4]
 8002de4:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 8002de8:	6082      	str	r2, [r0, #8]
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002dea:	685a      	ldr	r2, [r3, #4]
 8002dec:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8002df0:	60c2      	str	r2, [r0, #12]
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8002df2:	685b      	ldr	r3, [r3, #4]
 8002df4:	08db      	lsrs	r3, r3, #3
 8002df6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002dfa:	6103      	str	r3, [r0, #16]
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
 8002dfc:	600c      	str	r4, [r1, #0]
}
 8002dfe:	bc10      	pop	{r4}
 8002e00:	4770      	bx	lr
 8002e02:	bf00      	nop
 8002e04:	40021000 	.word	0x40021000

08002e08 <HAL_TIM_Base_MspInit>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002e08:	4770      	bx	lr
 8002e0a:	bf00      	nop

08002e0c <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002e0c:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002e10:	2b01      	cmp	r3, #1
 8002e12:	d123      	bne.n	8002e5c <HAL_TIM_Base_Start_IT+0x50>
  {
    return HAL_ERROR;
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e14:	2202      	movs	r2, #2

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002e16:	6803      	ldr	r3, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8002e18:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002e1c:	68da      	ldr	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002e1e:	4911      	ldr	r1, [pc, #68]	; (8002e64 <HAL_TIM_Base_Start_IT+0x58>)
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002e20:	f042 0201 	orr.w	r2, r2, #1
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002e24:	428b      	cmp	r3, r1
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002e26:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002e28:	d00d      	beq.n	8002e46 <HAL_TIM_Base_Start_IT+0x3a>
 8002e2a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e2e:	d00a      	beq.n	8002e46 <HAL_TIM_Base_Start_IT+0x3a>
 8002e30:	4a0d      	ldr	r2, [pc, #52]	; (8002e68 <HAL_TIM_Base_Start_IT+0x5c>)
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d007      	beq.n	8002e46 <HAL_TIM_Base_Start_IT+0x3a>
 8002e36:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002e3a:	4293      	cmp	r3, r2
 8002e3c:	d003      	beq.n	8002e46 <HAL_TIM_Base_Start_IT+0x3a>
 8002e3e:	f502 329c 	add.w	r2, r2, #79872	; 0x13800
 8002e42:	4293      	cmp	r3, r2
 8002e44:	d104      	bne.n	8002e50 <HAL_TIM_Base_Start_IT+0x44>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002e46:	689a      	ldr	r2, [r3, #8]
 8002e48:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e4c:	2a06      	cmp	r2, #6
 8002e4e:	d007      	beq.n	8002e60 <HAL_TIM_Base_Start_IT+0x54>
      __HAL_TIM_ENABLE(htim);
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002e50:	681a      	ldr	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002e52:	2000      	movs	r0, #0
    __HAL_TIM_ENABLE(htim);
 8002e54:	f042 0201 	orr.w	r2, r2, #1
 8002e58:	601a      	str	r2, [r3, #0]
 8002e5a:	4770      	bx	lr
    return HAL_ERROR;
 8002e5c:	2001      	movs	r0, #1
 8002e5e:	4770      	bx	lr
  return HAL_OK;
 8002e60:	2000      	movs	r0, #0
}
 8002e62:	4770      	bx	lr
 8002e64:	40012c00 	.word	0x40012c00
 8002e68:	40000400 	.word	0x40000400

08002e6c <HAL_TIM_OC_DelayElapsedCallback>:
 8002e6c:	4770      	bx	lr
 8002e6e:	bf00      	nop

08002e70 <HAL_TIM_IC_CaptureCallback>:
 8002e70:	4770      	bx	lr
 8002e72:	bf00      	nop

08002e74 <HAL_TIM_PWM_PulseFinishedCallback>:
 8002e74:	4770      	bx	lr
 8002e76:	bf00      	nop

08002e78 <HAL_TIM_TriggerCallback>:
 8002e78:	4770      	bx	lr
 8002e7a:	bf00      	nop

08002e7c <HAL_TIM_IRQHandler>:
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  uint32_t itsource = htim->Instance->DIER;
 8002e7c:	6803      	ldr	r3, [r0, #0]
{
 8002e7e:	b570      	push	{r4, r5, r6, lr}
  uint32_t itsource = htim->Instance->DIER;
 8002e80:	68de      	ldr	r6, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002e82:	691d      	ldr	r5, [r3, #16]
{
 8002e84:	4604      	mov	r4, r0

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002e86:	07a9      	lsls	r1, r5, #30
 8002e88:	d501      	bpl.n	8002e8e <HAL_TIM_IRQHandler+0x12>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002e8a:	07b2      	lsls	r2, r6, #30
 8002e8c:	d451      	bmi.n	8002f32 <HAL_TIM_IRQHandler+0xb6>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002e8e:	0769      	lsls	r1, r5, #29
 8002e90:	d501      	bpl.n	8002e96 <HAL_TIM_IRQHandler+0x1a>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002e92:	0772      	lsls	r2, r6, #29
 8002e94:	d43a      	bmi.n	8002f0c <HAL_TIM_IRQHandler+0x90>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002e96:	072b      	lsls	r3, r5, #28
 8002e98:	d501      	bpl.n	8002e9e <HAL_TIM_IRQHandler+0x22>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002e9a:	0730      	lsls	r0, r6, #28
 8002e9c:	d424      	bmi.n	8002ee8 <HAL_TIM_IRQHandler+0x6c>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002e9e:	06ea      	lsls	r2, r5, #27
 8002ea0:	d501      	bpl.n	8002ea6 <HAL_TIM_IRQHandler+0x2a>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002ea2:	06f3      	lsls	r3, r6, #27
 8002ea4:	d410      	bmi.n	8002ec8 <HAL_TIM_IRQHandler+0x4c>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002ea6:	07e8      	lsls	r0, r5, #31
 8002ea8:	d501      	bpl.n	8002eae <HAL_TIM_IRQHandler+0x32>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002eaa:	07f1      	lsls	r1, r6, #31
 8002eac:	d457      	bmi.n	8002f5e <HAL_TIM_IRQHandler+0xe2>
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002eae:	062a      	lsls	r2, r5, #24
 8002eb0:	d501      	bpl.n	8002eb6 <HAL_TIM_IRQHandler+0x3a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002eb2:	0633      	lsls	r3, r6, #24
 8002eb4:	d45b      	bmi.n	8002f6e <HAL_TIM_IRQHandler+0xf2>
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002eb6:	0668      	lsls	r0, r5, #25
 8002eb8:	d501      	bpl.n	8002ebe <HAL_TIM_IRQHandler+0x42>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002eba:	0671      	lsls	r1, r6, #25
 8002ebc:	d45f      	bmi.n	8002f7e <HAL_TIM_IRQHandler+0x102>
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002ebe:	06aa      	lsls	r2, r5, #26
 8002ec0:	d501      	bpl.n	8002ec6 <HAL_TIM_IRQHandler+0x4a>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002ec2:	06b3      	lsls	r3, r6, #26
 8002ec4:	d442      	bmi.n	8002f4c <HAL_TIM_IRQHandler+0xd0>
#else
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002ec6:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002ec8:	f06f 0110 	mvn.w	r1, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002ecc:	2208      	movs	r2, #8
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002ece:	6823      	ldr	r3, [r4, #0]
        HAL_TIM_IC_CaptureCallback(htim);
 8002ed0:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002ed2:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002ed4:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002ed6:	69db      	ldr	r3, [r3, #28]
 8002ed8:	f413 7f40 	tst.w	r3, #768	; 0x300
 8002edc:	d063      	beq.n	8002fa6 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8002ede:	f7ff ffc7 	bl	8002e70 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	7723      	strb	r3, [r4, #28]
 8002ee6:	e7de      	b.n	8002ea6 <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002ee8:	f06f 0108 	mvn.w	r1, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002eec:	2204      	movs	r2, #4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002eee:	6823      	ldr	r3, [r4, #0]
        HAL_TIM_IC_CaptureCallback(htim);
 8002ef0:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002ef2:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002ef4:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002ef6:	69db      	ldr	r3, [r3, #28]
 8002ef8:	0799      	lsls	r1, r3, #30
 8002efa:	d151      	bne.n	8002fa0 <HAL_TIM_IRQHandler+0x124>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002efc:	f7ff ffb6 	bl	8002e6c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f00:	4620      	mov	r0, r4
 8002f02:	f7ff ffb7 	bl	8002e74 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f06:	2300      	movs	r3, #0
 8002f08:	7723      	strb	r3, [r4, #28]
 8002f0a:	e7c8      	b.n	8002e9e <HAL_TIM_IRQHandler+0x22>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002f0c:	f06f 0104 	mvn.w	r1, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002f10:	2202      	movs	r2, #2
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002f12:	6823      	ldr	r3, [r4, #0]
        HAL_TIM_IC_CaptureCallback(htim);
 8002f14:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002f16:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002f18:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002f1a:	699b      	ldr	r3, [r3, #24]
 8002f1c:	f413 7f40 	tst.w	r3, #768	; 0x300
 8002f20:	d13b      	bne.n	8002f9a <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f22:	f7ff ffa3 	bl	8002e6c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f26:	4620      	mov	r0, r4
 8002f28:	f7ff ffa4 	bl	8002e74 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f2c:	2300      	movs	r3, #0
 8002f2e:	7723      	strb	r3, [r4, #28]
 8002f30:	e7b1      	b.n	8002e96 <HAL_TIM_IRQHandler+0x1a>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002f32:	f06f 0202 	mvn.w	r2, #2
 8002f36:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002f38:	2201      	movs	r2, #1
 8002f3a:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002f3c:	699b      	ldr	r3, [r3, #24]
 8002f3e:	079b      	lsls	r3, r3, #30
 8002f40:	d025      	beq.n	8002f8e <HAL_TIM_IRQHandler+0x112>
          HAL_TIM_IC_CaptureCallback(htim);
 8002f42:	f7ff ff95 	bl	8002e70 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f46:	2300      	movs	r3, #0
 8002f48:	7723      	strb	r3, [r4, #28]
 8002f4a:	e7a0      	b.n	8002e8e <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002f4c:	f06f 0220 	mvn.w	r2, #32
 8002f50:	6823      	ldr	r3, [r4, #0]
      HAL_TIMEx_CommutCallback(htim);
 8002f52:	4620      	mov	r0, r4
}
 8002f54:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002f58:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8002f5a:	f000 b8af 	b.w	80030bc <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002f5e:	f06f 0201 	mvn.w	r2, #1
 8002f62:	6823      	ldr	r3, [r4, #0]
      HAL_TIM_PeriodElapsedCallback(htim);
 8002f64:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002f66:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8002f68:	f7fe f89e 	bl	80010a8 <HAL_TIM_PeriodElapsedCallback>
 8002f6c:	e79f      	b.n	8002eae <HAL_TIM_IRQHandler+0x32>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002f6e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002f72:	6823      	ldr	r3, [r4, #0]
      HAL_TIMEx_BreakCallback(htim);
 8002f74:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002f76:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8002f78:	f000 f8a2 	bl	80030c0 <HAL_TIMEx_BreakCallback>
 8002f7c:	e79b      	b.n	8002eb6 <HAL_TIM_IRQHandler+0x3a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002f7e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002f82:	6823      	ldr	r3, [r4, #0]
      HAL_TIM_TriggerCallback(htim);
 8002f84:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002f86:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8002f88:	f7ff ff76 	bl	8002e78 <HAL_TIM_TriggerCallback>
 8002f8c:	e797      	b.n	8002ebe <HAL_TIM_IRQHandler+0x42>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f8e:	f7ff ff6d 	bl	8002e6c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f92:	4620      	mov	r0, r4
 8002f94:	f7ff ff6e 	bl	8002e74 <HAL_TIM_PWM_PulseFinishedCallback>
 8002f98:	e7d5      	b.n	8002f46 <HAL_TIM_IRQHandler+0xca>
        HAL_TIM_IC_CaptureCallback(htim);
 8002f9a:	f7ff ff69 	bl	8002e70 <HAL_TIM_IC_CaptureCallback>
 8002f9e:	e7c5      	b.n	8002f2c <HAL_TIM_IRQHandler+0xb0>
        HAL_TIM_IC_CaptureCallback(htim);
 8002fa0:	f7ff ff66 	bl	8002e70 <HAL_TIM_IC_CaptureCallback>
 8002fa4:	e7af      	b.n	8002f06 <HAL_TIM_IRQHandler+0x8a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002fa6:	f7ff ff61 	bl	8002e6c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002faa:	4620      	mov	r0, r4
 8002fac:	f7ff ff62 	bl	8002e74 <HAL_TIM_PWM_PulseFinishedCallback>
 8002fb0:	e797      	b.n	8002ee2 <HAL_TIM_IRQHandler+0x66>
 8002fb2:	bf00      	nop

08002fb4 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002fb4:	4a29      	ldr	r2, [pc, #164]	; (800305c <TIM_Base_SetConfig+0xa8>)
{
 8002fb6:	b430      	push	{r4, r5}
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002fb8:	4290      	cmp	r0, r2
  tmpcr1 = TIMx->CR1;
 8002fba:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002fbc:	d038      	beq.n	8003030 <TIM_Base_SetConfig+0x7c>
 8002fbe:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002fc2:	d01c      	beq.n	8002ffe <TIM_Base_SetConfig+0x4a>
 8002fc4:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8002fc8:	4290      	cmp	r0, r2
 8002fca:	d018      	beq.n	8002ffe <TIM_Base_SetConfig+0x4a>
 8002fcc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002fd0:	4290      	cmp	r0, r2
 8002fd2:	d014      	beq.n	8002ffe <TIM_Base_SetConfig+0x4a>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002fd4:	f502 329c 	add.w	r2, r2, #79872	; 0x13800
 8002fd8:	4290      	cmp	r0, r2
 8002fda:	d03c      	beq.n	8003056 <TIM_Base_SetConfig+0xa2>
 8002fdc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002fe0:	4290      	cmp	r0, r2
 8002fe2:	d038      	beq.n	8003056 <TIM_Base_SetConfig+0xa2>
 8002fe4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002fe8:	4290      	cmp	r0, r2
 8002fea:	d034      	beq.n	8003056 <TIM_Base_SetConfig+0xa2>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002fec:	694c      	ldr	r4, [r1, #20]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002fee:	688d      	ldr	r5, [r1, #8]

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002ff0:	680a      	ldr	r2, [r1, #0]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002ff2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002ff6:	62c5      	str	r5, [r0, #44]	; 0x2c
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002ff8:	4323      	orrs	r3, r4
  TIMx->PSC = Structure->Prescaler;
 8002ffa:	6282      	str	r2, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002ffc:	e00f      	b.n	800301e <TIM_Base_SetConfig+0x6a>
    tmpcr1 |= Structure->CounterMode;
 8002ffe:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003000:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003004:	68cc      	ldr	r4, [r1, #12]
    tmpcr1 |= Structure->CounterMode;
 8003006:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 8003008:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800300c:	694a      	ldr	r2, [r1, #20]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800300e:	4323      	orrs	r3, r4
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003010:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003014:	688c      	ldr	r4, [r1, #8]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003016:	4313      	orrs	r3, r2
  TIMx->PSC = Structure->Prescaler;
 8003018:	680a      	ldr	r2, [r1, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800301a:	62c4      	str	r4, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800301c:	6282      	str	r2, [r0, #40]	; 0x28
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800301e:	2101      	movs	r1, #1

  TIMx->CR1 = tmpcr1;
}
 8003020:	bc30      	pop	{r4, r5}
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003022:	6802      	ldr	r2, [r0, #0]
 8003024:	f042 0204 	orr.w	r2, r2, #4
 8003028:	6002      	str	r2, [r0, #0]
  TIMx->EGR = TIM_EGR_UG;
 800302a:	6141      	str	r1, [r0, #20]
  TIMx->CR1 = tmpcr1;
 800302c:	6003      	str	r3, [r0, #0]
}
 800302e:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 8003030:	684d      	ldr	r5, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003032:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003036:	688a      	ldr	r2, [r1, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003038:	68cc      	ldr	r4, [r1, #12]
    tmpcr1 |= Structure->CounterMode;
 800303a:	432b      	orrs	r3, r5
    tmpcr1 &= ~TIM_CR1_CKD;
 800303c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003040:	4323      	orrs	r3, r4
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003042:	694c      	ldr	r4, [r1, #20]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003044:	62c2      	str	r2, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003046:	680a      	ldr	r2, [r1, #0]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003048:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  TIMx->PSC = Structure->Prescaler;
 800304c:	6282      	str	r2, [r0, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 800304e:	690a      	ldr	r2, [r1, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003050:	4323      	orrs	r3, r4
    TIMx->RCR = Structure->RepetitionCounter;
 8003052:	6302      	str	r2, [r0, #48]	; 0x30
 8003054:	e7e3      	b.n	800301e <TIM_Base_SetConfig+0x6a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003056:	e9d1 2402 	ldrd	r2, r4, [r1, #8]
 800305a:	e7ef      	b.n	800303c <TIM_Base_SetConfig+0x88>
 800305c:	40012c00 	.word	0x40012c00

08003060 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8003060:	b350      	cbz	r0, 80030b8 <HAL_TIM_Base_Init+0x58>
{
 8003062:	b510      	push	{r4, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8003064:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003068:	4604      	mov	r4, r0
 800306a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800306e:	b1f3      	cbz	r3, 80030ae <HAL_TIM_Base_Init+0x4e>
  htim->State = HAL_TIM_STATE_BUSY;
 8003070:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003072:	4621      	mov	r1, r4
  htim->State = HAL_TIM_STATE_BUSY;
 8003074:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003078:	f851 0b04 	ldr.w	r0, [r1], #4
 800307c:	f7ff ff9a 	bl	8002fb4 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003080:	2301      	movs	r3, #1
 8003082:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003086:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 800308a:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 800308e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8003092:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003096:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800309a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800309e:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 80030a2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 80030a6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80030aa:	2000      	movs	r0, #0
}
 80030ac:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80030ae:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 80030b2:	f7ff fea9 	bl	8002e08 <HAL_TIM_Base_MspInit>
 80030b6:	e7db      	b.n	8003070 <HAL_TIM_Base_Init+0x10>
    return HAL_ERROR;
 80030b8:	2001      	movs	r0, #1
}
 80030ba:	4770      	bx	lr

080030bc <HAL_TIMEx_CommutCallback>:
 80030bc:	4770      	bx	lr
 80030be:	bf00      	nop

080030c0 <HAL_TIMEx_BreakCallback>:
 80030c0:	4770      	bx	lr
 80030c2:	bf00      	nop

080030c4 <HAL_InitTick>:
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 80030c4:	4b23      	ldr	r3, [pc, #140]	; (8003154 <HAL_InitTick+0x90>)
{
 80030c6:	b570      	push	{r4, r5, r6, lr}
  __HAL_RCC_TIM7_CLK_ENABLE();
 80030c8:	69da      	ldr	r2, [r3, #28]
{
 80030ca:	b088      	sub	sp, #32
  __HAL_RCC_TIM7_CLK_ENABLE();
 80030cc:	f042 0220 	orr.w	r2, r2, #32
 80030d0:	61da      	str	r2, [r3, #28]
 80030d2:	69db      	ldr	r3, [r3, #28]
{
 80030d4:	4605      	mov	r5, r0
  __HAL_RCC_TIM7_CLK_ENABLE();
 80030d6:	f003 0320 	and.w	r3, r3, #32
 80030da:	9302      	str	r3, [sp, #8]

/* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80030dc:	a901      	add	r1, sp, #4
 80030de:	a803      	add	r0, sp, #12
  __HAL_RCC_TIM7_CLK_ENABLE();
 80030e0:	9b02      	ldr	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80030e2:	f7ff fe75 	bl	8002dd0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
  /* Compute TIM7 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80030e6:	9b06      	ldr	r3, [sp, #24]
 80030e8:	b9d3      	cbnz	r3, 8003120 <HAL_InitTick+0x5c>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80030ea:	f7ff fe61 	bl	8002db0 <HAL_RCC_GetPCLK1Freq>
 80030ee:	4603      	mov	r3, r0
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
  htim7.Init.Prescaler = uwPrescalerValue;
  htim7.Init.ClockDivision = 0;
 80030f0:	2200      	movs	r2, #0
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 80030f2:	f240 31e7 	movw	r1, #999	; 0x3e7
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80030f6:	4818      	ldr	r0, [pc, #96]	; (8003158 <HAL_InitTick+0x94>)
  htim7.Instance = TIM7;
 80030f8:	4c18      	ldr	r4, [pc, #96]	; (800315c <HAL_InitTick+0x98>)
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80030fa:	fba0 0303 	umull	r0, r3, r0, r3
 80030fe:	0c9b      	lsrs	r3, r3, #18
 8003100:	3b01      	subs	r3, #1
  htim7.Init.Prescaler = uwPrescalerValue;
 8003102:	6063      	str	r3, [r4, #4]
  htim7.Instance = TIM7;
 8003104:	4b16      	ldr	r3, [pc, #88]	; (8003160 <HAL_InitTick+0x9c>)
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;

  status = HAL_TIM_Base_Init(&htim7);
 8003106:	4620      	mov	r0, r4
  htim7.Init.ClockDivision = 0;
 8003108:	e9c4 1203 	strd	r1, r2, [r4, #12]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800310c:	60a2      	str	r2, [r4, #8]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800310e:	61a2      	str	r2, [r4, #24]
  htim7.Instance = TIM7;
 8003110:	6023      	str	r3, [r4, #0]
  status = HAL_TIM_Base_Init(&htim7);
 8003112:	f7ff ffa5 	bl	8003060 <HAL_TIM_Base_Init>
  if (status == HAL_OK)
 8003116:	4606      	mov	r6, r0
 8003118:	b130      	cbz	r0, 8003128 <HAL_InitTick+0x64>
    }
  }

 /* Return function status */
  return status;
}
 800311a:	4630      	mov	r0, r6
 800311c:	b008      	add	sp, #32
 800311e:	bd70      	pop	{r4, r5, r6, pc}
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8003120:	f7ff fe46 	bl	8002db0 <HAL_RCC_GetPCLK1Freq>
 8003124:	0043      	lsls	r3, r0, #1
 8003126:	e7e3      	b.n	80030f0 <HAL_InitTick+0x2c>
    status = HAL_TIM_Base_Start_IT(&htim7);
 8003128:	4620      	mov	r0, r4
 800312a:	f7ff fe6f 	bl	8002e0c <HAL_TIM_Base_Start_IT>
    if (status == HAL_OK)
 800312e:	4606      	mov	r6, r0
 8003130:	2800      	cmp	r0, #0
 8003132:	d1f2      	bne.n	800311a <HAL_InitTick+0x56>
        HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8003134:	2037      	movs	r0, #55	; 0x37
 8003136:	f7ff fb09 	bl	800274c <HAL_NVIC_EnableIRQ>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800313a:	2d0f      	cmp	r5, #15
 800313c:	d901      	bls.n	8003142 <HAL_InitTick+0x7e>
        status = HAL_ERROR;
 800313e:	2601      	movs	r6, #1
 8003140:	e7eb      	b.n	800311a <HAL_InitTick+0x56>
        HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority, 0U);
 8003142:	4632      	mov	r2, r6
 8003144:	4629      	mov	r1, r5
 8003146:	2037      	movs	r0, #55	; 0x37
 8003148:	f7ff fac2 	bl	80026d0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800314c:	4b05      	ldr	r3, [pc, #20]	; (8003164 <HAL_InitTick+0xa0>)
 800314e:	601d      	str	r5, [r3, #0]
 8003150:	e7e3      	b.n	800311a <HAL_InitTick+0x56>
 8003152:	bf00      	nop
 8003154:	40021000 	.word	0x40021000
 8003158:	431bde83 	.word	0x431bde83
 800315c:	2000056c 	.word	0x2000056c
 8003160:	40001400 	.word	0x40001400
 8003164:	20000004 	.word	0x20000004

08003168 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003168:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800316a:	f102 030c 	add.w	r3, r2, #12
 800316e:	e853 3f00 	ldrex	r3, [r3]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003172:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003176:	f102 0c0c 	add.w	ip, r2, #12
 800317a:	e84c 3100 	strex	r1, r3, [ip]
 800317e:	2900      	cmp	r1, #0
 8003180:	d1f3      	bne.n	800316a <UART_EndRxTransfer+0x2>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003182:	f102 0314 	add.w	r3, r2, #20
 8003186:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800318a:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800318e:	f102 0c14 	add.w	ip, r2, #20
 8003192:	e84c 3100 	strex	r1, r3, [ip]
 8003196:	2900      	cmp	r1, #0
 8003198:	d1f3      	bne.n	8003182 <UART_EndRxTransfer+0x1a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800319a:	6b03      	ldr	r3, [r0, #48]	; 0x30
 800319c:	2b01      	cmp	r3, #1
 800319e:	d005      	beq.n	80031ac <UART_EndRxTransfer+0x44>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80031a0:	2220      	movs	r2, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80031a2:	2300      	movs	r3, #0
  huart->RxState = HAL_UART_STATE_READY;
 80031a4:	f880 2042 	strb.w	r2, [r0, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80031a8:	6303      	str	r3, [r0, #48]	; 0x30
}
 80031aa:	4770      	bx	lr
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031ac:	f102 030c 	add.w	r3, r2, #12
 80031b0:	e853 3f00 	ldrex	r3, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80031b4:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031b8:	f102 0c0c 	add.w	ip, r2, #12
 80031bc:	e84c 3100 	strex	r1, r3, [ip]
 80031c0:	2900      	cmp	r1, #0
 80031c2:	d1f3      	bne.n	80031ac <UART_EndRxTransfer+0x44>
 80031c4:	e7ec      	b.n	80031a0 <UART_EndRxTransfer+0x38>
 80031c6:	bf00      	nop

080031c8 <HAL_UART_TxCpltCallback>:
 80031c8:	4770      	bx	lr
 80031ca:	bf00      	nop

080031cc <HAL_UART_RxCpltCallback>:
 80031cc:	4770      	bx	lr
 80031ce:	bf00      	nop

080031d0 <HAL_UART_ErrorCallback>:
 80031d0:	4770      	bx	lr
 80031d2:	bf00      	nop

080031d4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80031d4:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
  huart->RxXferCount = 0x00U;
 80031d6:	2300      	movs	r3, #0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80031d8:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0x00U;
 80031da:	85c3      	strh	r3, [r0, #46]	; 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80031dc:	f7ff fff8 	bl	80031d0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80031e0:	bd08      	pop	{r3, pc}
 80031e2:	bf00      	nop

080031e4 <HAL_UARTEx_RxEventCallback>:
}
 80031e4:	4770      	bx	lr
 80031e6:	bf00      	nop

080031e8 <UART_Receive_IT.part.0.isra.0>:
  uint16_t *pdata16bits = NULL;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80031e8:	6883      	ldr	r3, [r0, #8]
 80031ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80031ee:	d045      	beq.n	800327c <UART_Receive_IT.part.0.isra.0+0x94>
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
      huart->pRxBuffPtr += 2U;
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80031f0:	6a82      	ldr	r2, [r0, #40]	; 0x28
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d03a      	beq.n	800326c <UART_Receive_IT.part.0.isra.0+0x84>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80031f6:	6803      	ldr	r3, [r0, #0]
 80031f8:	685b      	ldr	r3, [r3, #4]
 80031fa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80031fe:	7013      	strb	r3, [r2, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003200:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8003202:	3301      	adds	r3, #1
 8003204:	6283      	str	r3, [r0, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003206:	8dc3      	ldrh	r3, [r0, #46]	; 0x2e
 8003208:	3b01      	subs	r3, #1
 800320a:	b29b      	uxth	r3, r3
 800320c:	85c3      	strh	r3, [r0, #46]	; 0x2e
 800320e:	2b00      	cmp	r3, #0
 8003210:	d133      	bne.n	800327a <UART_Receive_IT.part.0.isra.0+0x92>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003212:	f04f 0c20 	mov.w	ip, #32
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003216:	6802      	ldr	r2, [r0, #0]
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
 8003218:	b500      	push	{lr}
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800321a:	68d1      	ldr	r1, [r2, #12]
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
 800321c:	b083      	sub	sp, #12
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800321e:	f021 0120 	bic.w	r1, r1, #32
 8003222:	60d1      	str	r1, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003224:	68d1      	ldr	r1, [r2, #12]
 8003226:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 800322a:	60d1      	str	r1, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800322c:	6951      	ldr	r1, [r2, #20]
 800322e:	f021 0101 	bic.w	r1, r1, #1
 8003232:	6151      	str	r1, [r2, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8003234:	f880 c042 	strb.w	ip, [r0, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003238:	6343      	str	r3, [r0, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800323a:	6b01      	ldr	r1, [r0, #48]	; 0x30
 800323c:	2901      	cmp	r1, #1
 800323e:	d128      	bne.n	8003292 <UART_Receive_IT.part.0.isra.0+0xaa>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003240:	6303      	str	r3, [r0, #48]	; 0x30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003242:	f102 030c 	add.w	r3, r2, #12
 8003246:	e853 3f00 	ldrex	r3, [r3]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800324a:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800324e:	f102 0c0c 	add.w	ip, r2, #12
 8003252:	e84c 3100 	strex	r1, r3, [ip]
 8003256:	2900      	cmp	r1, #0
 8003258:	d1f3      	bne.n	8003242 <UART_Receive_IT.part.0.isra.0+0x5a>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800325a:	6813      	ldr	r3, [r2, #0]
 800325c:	06db      	lsls	r3, r3, #27
 800325e:	d422      	bmi.n	80032a6 <UART_Receive_IT.part.0.isra.0+0xbe>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003260:	8d81      	ldrh	r1, [r0, #44]	; 0x2c
 8003262:	f7ff ffbf 	bl	80031e4 <HAL_UARTEx_RxEventCallback>
  }
  else
  {
    return HAL_BUSY;
  }
}
 8003266:	b003      	add	sp, #12
 8003268:	f85d fb04 	ldr.w	pc, [sp], #4
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800326c:	6903      	ldr	r3, [r0, #16]
 800326e:	2b00      	cmp	r3, #0
 8003270:	d1c1      	bne.n	80031f6 <UART_Receive_IT.part.0.isra.0+0xe>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003272:	6803      	ldr	r3, [r0, #0]
 8003274:	685b      	ldr	r3, [r3, #4]
 8003276:	7013      	strb	r3, [r2, #0]
 8003278:	e7c2      	b.n	8003200 <UART_Receive_IT.part.0.isra.0+0x18>
 800327a:	4770      	bx	lr
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800327c:	6903      	ldr	r3, [r0, #16]
 800327e:	b96b      	cbnz	r3, 800329c <UART_Receive_IT.part.0.isra.0+0xb4>
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003280:	6802      	ldr	r2, [r0, #0]
 8003282:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8003284:	6852      	ldr	r2, [r2, #4]
 8003286:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800328a:	f823 2b02 	strh.w	r2, [r3], #2
      huart->pRxBuffPtr += 2U;
 800328e:	6283      	str	r3, [r0, #40]	; 0x28
 8003290:	e7b9      	b.n	8003206 <UART_Receive_IT.part.0.isra.0+0x1e>
        HAL_UART_RxCpltCallback(huart);
 8003292:	f7ff ff9b 	bl	80031cc <HAL_UART_RxCpltCallback>
}
 8003296:	b003      	add	sp, #12
 8003298:	f85d fb04 	ldr.w	pc, [sp], #4
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800329c:	6803      	ldr	r3, [r0, #0]
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800329e:	6a82      	ldr	r2, [r0, #40]	; 0x28
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80032a0:	685b      	ldr	r3, [r3, #4]
 80032a2:	7013      	strb	r3, [r2, #0]
 80032a4:	e7ac      	b.n	8003200 <UART_Receive_IT.part.0.isra.0+0x18>
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80032a6:	9101      	str	r1, [sp, #4]
 80032a8:	6813      	ldr	r3, [r2, #0]
 80032aa:	9301      	str	r3, [sp, #4]
 80032ac:	6853      	ldr	r3, [r2, #4]
 80032ae:	9301      	str	r3, [sp, #4]
 80032b0:	9b01      	ldr	r3, [sp, #4]
 80032b2:	e7d5      	b.n	8003260 <UART_Receive_IT.part.0.isra.0+0x78>

080032b4 <HAL_UART_IRQHandler>:
{
 80032b4:	b570      	push	{r4, r5, r6, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80032b6:	6803      	ldr	r3, [r0, #0]
{
 80032b8:	4604      	mov	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80032ba:	681a      	ldr	r2, [r3, #0]
 80032bc:	461d      	mov	r5, r3
  if (errorflags == RESET)
 80032be:	f012 0f0f 	tst.w	r2, #15
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80032c2:	68d9      	ldr	r1, [r3, #12]
{
 80032c4:	b082      	sub	sp, #8
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80032c6:	695e      	ldr	r6, [r3, #20]
  if (errorflags == RESET)
 80032c8:	d171      	bne.n	80033ae <HAL_UART_IRQHandler+0xfa>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80032ca:	0693      	lsls	r3, r2, #26
 80032cc:	d502      	bpl.n	80032d4 <HAL_UART_IRQHandler+0x20>
 80032ce:	068e      	lsls	r6, r1, #26
 80032d0:	f100 80d7 	bmi.w	8003482 <HAL_UART_IRQHandler+0x1ce>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80032d4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80032d6:	2b01      	cmp	r3, #1
 80032d8:	d00b      	beq.n	80032f2 <HAL_UART_IRQHandler+0x3e>
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80032da:	0616      	lsls	r6, r2, #24
 80032dc:	d502      	bpl.n	80032e4 <HAL_UART_IRQHandler+0x30>
 80032de:	0608      	lsls	r0, r1, #24
 80032e0:	f100 80a5 	bmi.w	800342e <HAL_UART_IRQHandler+0x17a>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80032e4:	0652      	lsls	r2, r2, #25
 80032e6:	d502      	bpl.n	80032ee <HAL_UART_IRQHandler+0x3a>
 80032e8:	064b      	lsls	r3, r1, #25
 80032ea:	f100 80bf 	bmi.w	800346c <HAL_UART_IRQHandler+0x1b8>
}
 80032ee:	b002      	add	sp, #8
 80032f0:	bd70      	pop	{r4, r5, r6, pc}
      && ((isrflags & USART_SR_IDLE) != 0U)
 80032f2:	06d6      	lsls	r6, r2, #27
 80032f4:	d5f1      	bpl.n	80032da <HAL_UART_IRQHandler+0x26>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80032f6:	06c8      	lsls	r0, r1, #27
 80032f8:	d5ef      	bpl.n	80032da <HAL_UART_IRQHandler+0x26>
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80032fa:	2300      	movs	r3, #0
 80032fc:	9301      	str	r3, [sp, #4]
 80032fe:	682b      	ldr	r3, [r5, #0]
 8003300:	9301      	str	r3, [sp, #4]
 8003302:	686b      	ldr	r3, [r5, #4]
 8003304:	9301      	str	r3, [sp, #4]
 8003306:	9b01      	ldr	r3, [sp, #4]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003308:	696b      	ldr	r3, [r5, #20]
 800330a:	065b      	lsls	r3, r3, #25
 800330c:	f140 80e8 	bpl.w	80034e0 <HAL_UART_IRQHandler+0x22c>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003310:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8003312:	6803      	ldr	r3, [r0, #0]
 8003314:	6859      	ldr	r1, [r3, #4]
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003316:	8da3      	ldrh	r3, [r4, #44]	; 0x2c
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003318:	b289      	uxth	r1, r1
      if ((nb_remaining_rx_data > 0U)
 800331a:	2900      	cmp	r1, #0
 800331c:	f000 8125 	beq.w	800356a <HAL_UART_IRQHandler+0x2b6>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003320:	428b      	cmp	r3, r1
 8003322:	f240 8122 	bls.w	800356a <HAL_UART_IRQHandler+0x2b6>
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003326:	6982      	ldr	r2, [r0, #24]
        huart->RxXferCount = nb_remaining_rx_data;
 8003328:	85e1      	strh	r1, [r4, #46]	; 0x2e
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800332a:	2a20      	cmp	r2, #32
 800332c:	d036      	beq.n	800339c <HAL_UART_IRQHandler+0xe8>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800332e:	f105 030c 	add.w	r3, r5, #12
 8003332:	e853 3f00 	ldrex	r3, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003336:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800333a:	f105 010c 	add.w	r1, r5, #12
 800333e:	e841 3200 	strex	r2, r3, [r1]
 8003342:	2a00      	cmp	r2, #0
 8003344:	d1f3      	bne.n	800332e <HAL_UART_IRQHandler+0x7a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003346:	f105 0314 	add.w	r3, r5, #20
 800334a:	e853 3f00 	ldrex	r3, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800334e:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003352:	f105 0114 	add.w	r1, r5, #20
 8003356:	e841 3200 	strex	r2, r3, [r1]
 800335a:	2a00      	cmp	r2, #0
 800335c:	d1f3      	bne.n	8003346 <HAL_UART_IRQHandler+0x92>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800335e:	f105 0314 	add.w	r3, r5, #20
 8003362:	e853 3f00 	ldrex	r3, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003366:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800336a:	f105 0114 	add.w	r1, r5, #20
 800336e:	e841 3200 	strex	r2, r3, [r1]
 8003372:	2a00      	cmp	r2, #0
 8003374:	d1f3      	bne.n	800335e <HAL_UART_IRQHandler+0xaa>
          huart->RxState = HAL_UART_STATE_READY;
 8003376:	2320      	movs	r3, #32
 8003378:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800337c:	6322      	str	r2, [r4, #48]	; 0x30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800337e:	f105 030c 	add.w	r3, r5, #12
 8003382:	e853 3f00 	ldrex	r3, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003386:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800338a:	f105 010c 	add.w	r1, r5, #12
 800338e:	e841 3200 	strex	r2, r3, [r1]
 8003392:	2a00      	cmp	r2, #0
 8003394:	d1f3      	bne.n	800337e <HAL_UART_IRQHandler+0xca>
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003396:	f7ff f9e7 	bl	8002768 <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800339a:	8da3      	ldrh	r3, [r4, #44]	; 0x2c
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800339c:	2202      	movs	r2, #2
 800339e:	6362      	str	r2, [r4, #52]	; 0x34
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80033a0:	8de2      	ldrh	r2, [r4, #46]	; 0x2e
 80033a2:	4620      	mov	r0, r4
 80033a4:	1a9b      	subs	r3, r3, r2
 80033a6:	b299      	uxth	r1, r3
 80033a8:	f7ff ff1c 	bl	80031e4 <HAL_UARTEx_RxEventCallback>
 80033ac:	e79f      	b.n	80032ee <HAL_UART_IRQHandler+0x3a>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80033ae:	f006 0601 	and.w	r6, r6, #1
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80033b2:	f401 7090 	and.w	r0, r1, #288	; 0x120
 80033b6:	4330      	orrs	r0, r6
 80033b8:	d08c      	beq.n	80032d4 <HAL_UART_IRQHandler+0x20>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80033ba:	07d0      	lsls	r0, r2, #31
 80033bc:	d505      	bpl.n	80033ca <HAL_UART_IRQHandler+0x116>
 80033be:	05cd      	lsls	r5, r1, #23
 80033c0:	d503      	bpl.n	80033ca <HAL_UART_IRQHandler+0x116>
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80033c2:	6c60      	ldr	r0, [r4, #68]	; 0x44
 80033c4:	f040 0001 	orr.w	r0, r0, #1
 80033c8:	6460      	str	r0, [r4, #68]	; 0x44
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80033ca:	0750      	lsls	r0, r2, #29
 80033cc:	d526      	bpl.n	800341c <HAL_UART_IRQHandler+0x168>
 80033ce:	b12e      	cbz	r6, 80033dc <HAL_UART_IRQHandler+0x128>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80033d0:	6c60      	ldr	r0, [r4, #68]	; 0x44
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80033d2:	0795      	lsls	r5, r2, #30
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80033d4:	f040 0002 	orr.w	r0, r0, #2
 80033d8:	6460      	str	r0, [r4, #68]	; 0x44
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80033da:	d423      	bmi.n	8003424 <HAL_UART_IRQHandler+0x170>
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80033dc:	0715      	lsls	r5, r2, #28
 80033de:	d507      	bpl.n	80033f0 <HAL_UART_IRQHandler+0x13c>
 80033e0:	f001 0020 	and.w	r0, r1, #32
 80033e4:	4330      	orrs	r0, r6
 80033e6:	d003      	beq.n	80033f0 <HAL_UART_IRQHandler+0x13c>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80033e8:	6c60      	ldr	r0, [r4, #68]	; 0x44
 80033ea:	f040 0008 	orr.w	r0, r0, #8
 80033ee:	6460      	str	r0, [r4, #68]	; 0x44
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80033f0:	6c60      	ldr	r0, [r4, #68]	; 0x44
 80033f2:	2800      	cmp	r0, #0
 80033f4:	f43f af7b 	beq.w	80032ee <HAL_UART_IRQHandler+0x3a>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80033f8:	0690      	lsls	r0, r2, #26
 80033fa:	d502      	bpl.n	8003402 <HAL_UART_IRQHandler+0x14e>
 80033fc:	068a      	lsls	r2, r1, #26
 80033fe:	f100 80aa 	bmi.w	8003556 <HAL_UART_IRQHandler+0x2a2>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003402:	695b      	ldr	r3, [r3, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003404:	6c65      	ldr	r5, [r4, #68]	; 0x44
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003406:	f003 0340 	and.w	r3, r3, #64	; 0x40
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800340a:	f005 0508 	and.w	r5, r5, #8
 800340e:	431d      	orrs	r5, r3
        UART_EndRxTransfer(huart);
 8003410:	4620      	mov	r0, r4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003412:	d140      	bne.n	8003496 <HAL_UART_IRQHandler+0x1e2>
        HAL_UART_ErrorCallback(huart);
 8003414:	f7ff fedc 	bl	80031d0 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003418:	6465      	str	r5, [r4, #68]	; 0x44
 800341a:	e768      	b.n	80032ee <HAL_UART_IRQHandler+0x3a>
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800341c:	0790      	lsls	r0, r2, #30
 800341e:	d5dd      	bpl.n	80033dc <HAL_UART_IRQHandler+0x128>
 8003420:	2e00      	cmp	r6, #0
 8003422:	d0db      	beq.n	80033dc <HAL_UART_IRQHandler+0x128>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003424:	6c60      	ldr	r0, [r4, #68]	; 0x44
 8003426:	f040 0004 	orr.w	r0, r0, #4
 800342a:	6460      	str	r0, [r4, #68]	; 0x44
 800342c:	e7d6      	b.n	80033dc <HAL_UART_IRQHandler+0x128>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800342e:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8003432:	2b21      	cmp	r3, #33	; 0x21
 8003434:	f47f af5b 	bne.w	80032ee <HAL_UART_IRQHandler+0x3a>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003438:	68a3      	ldr	r3, [r4, #8]
 800343a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800343e:	f000 809c 	beq.w	800357a <HAL_UART_IRQHandler+0x2c6>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003442:	6a23      	ldr	r3, [r4, #32]
 8003444:	1c5a      	adds	r2, r3, #1
 8003446:	6222      	str	r2, [r4, #32]
 8003448:	781b      	ldrb	r3, [r3, #0]
 800344a:	606b      	str	r3, [r5, #4]
    if (--huart->TxXferCount == 0U)
 800344c:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 800344e:	3b01      	subs	r3, #1
 8003450:	b29b      	uxth	r3, r3
 8003452:	84e3      	strh	r3, [r4, #38]	; 0x26
 8003454:	2b00      	cmp	r3, #0
 8003456:	f47f af4a 	bne.w	80032ee <HAL_UART_IRQHandler+0x3a>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800345a:	68eb      	ldr	r3, [r5, #12]
 800345c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003460:	60eb      	str	r3, [r5, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003462:	68eb      	ldr	r3, [r5, #12]
 8003464:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003468:	60eb      	str	r3, [r5, #12]
 800346a:	e740      	b.n	80032ee <HAL_UART_IRQHandler+0x3a>
  huart->gState = HAL_UART_STATE_READY;
 800346c:	2220      	movs	r2, #32
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800346e:	68eb      	ldr	r3, [r5, #12]
  HAL_UART_TxCpltCallback(huart);
 8003470:	4620      	mov	r0, r4
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003472:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003476:	60eb      	str	r3, [r5, #12]
  huart->gState = HAL_UART_STATE_READY;
 8003478:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
  HAL_UART_TxCpltCallback(huart);
 800347c:	f7ff fea4 	bl	80031c8 <HAL_UART_TxCpltCallback>
  return HAL_OK;
 8003480:	e735      	b.n	80032ee <HAL_UART_IRQHandler+0x3a>
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003482:	f890 3042 	ldrb.w	r3, [r0, #66]	; 0x42
 8003486:	2b22      	cmp	r3, #34	; 0x22
 8003488:	f47f af31 	bne.w	80032ee <HAL_UART_IRQHandler+0x3a>
}
 800348c:	b002      	add	sp, #8
 800348e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8003492:	f7ff bea9 	b.w	80031e8 <UART_Receive_IT.part.0.isra.0>
        UART_EndRxTransfer(huart);
 8003496:	f7ff fe67 	bl	8003168 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800349a:	6825      	ldr	r5, [r4, #0]
 800349c:	696b      	ldr	r3, [r5, #20]
 800349e:	065b      	lsls	r3, r3, #25
 80034a0:	d51a      	bpl.n	80034d8 <HAL_UART_IRQHandler+0x224>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034a2:	f105 0314 	add.w	r3, r5, #20
 80034a6:	e853 3f00 	ldrex	r3, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80034aa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034ae:	f105 0114 	add.w	r1, r5, #20
 80034b2:	e841 3200 	strex	r2, r3, [r1]
 80034b6:	2a00      	cmp	r2, #0
 80034b8:	d1f3      	bne.n	80034a2 <HAL_UART_IRQHandler+0x1ee>
          if (huart->hdmarx != NULL)
 80034ba:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 80034bc:	b160      	cbz	r0, 80034d8 <HAL_UART_IRQHandler+0x224>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80034be:	4b35      	ldr	r3, [pc, #212]	; (8003594 <HAL_UART_IRQHandler+0x2e0>)
 80034c0:	6343      	str	r3, [r0, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80034c2:	f7ff f977 	bl	80027b4 <HAL_DMA_Abort_IT>
 80034c6:	2800      	cmp	r0, #0
 80034c8:	f43f af11 	beq.w	80032ee <HAL_UART_IRQHandler+0x3a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80034cc:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 80034ce:	6b43      	ldr	r3, [r0, #52]	; 0x34
}
 80034d0:	b002      	add	sp, #8
 80034d2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80034d6:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 80034d8:	4620      	mov	r0, r4
 80034da:	f7ff fe79 	bl	80031d0 <HAL_UART_ErrorCallback>
 80034de:	e706      	b.n	80032ee <HAL_UART_IRQHandler+0x3a>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80034e0:	8de2      	ldrh	r2, [r4, #46]	; 0x2e
      if ((huart->RxXferCount > 0U)
 80034e2:	8de3      	ldrh	r3, [r4, #46]	; 0x2e
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80034e4:	b292      	uxth	r2, r2
      if ((huart->RxXferCount > 0U)
 80034e6:	b29b      	uxth	r3, r3
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	f43f af00 	beq.w	80032ee <HAL_UART_IRQHandler+0x3a>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80034ee:	8da1      	ldrh	r1, [r4, #44]	; 0x2c
 80034f0:	1a8a      	subs	r2, r1, r2
 80034f2:	b291      	uxth	r1, r2
          && (nb_rx_data > 0U))
 80034f4:	2900      	cmp	r1, #0
 80034f6:	f43f aefa 	beq.w	80032ee <HAL_UART_IRQHandler+0x3a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034fa:	f105 030c 	add.w	r3, r5, #12
 80034fe:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003502:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003506:	f105 000c 	add.w	r0, r5, #12
 800350a:	e840 3200 	strex	r2, r3, [r0]
 800350e:	2a00      	cmp	r2, #0
 8003510:	d1f3      	bne.n	80034fa <HAL_UART_IRQHandler+0x246>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003512:	f105 0314 	add.w	r3, r5, #20
 8003516:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800351a:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800351e:	f105 0014 	add.w	r0, r5, #20
 8003522:	e840 3200 	strex	r2, r3, [r0]
 8003526:	2a00      	cmp	r2, #0
 8003528:	d1f3      	bne.n	8003512 <HAL_UART_IRQHandler+0x25e>
        huart->RxState = HAL_UART_STATE_READY;
 800352a:	2320      	movs	r3, #32
 800352c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003530:	6322      	str	r2, [r4, #48]	; 0x30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003532:	f105 030c 	add.w	r3, r5, #12
 8003536:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800353a:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800353e:	f105 000c 	add.w	r0, r5, #12
 8003542:	e840 3200 	strex	r2, r3, [r0]
 8003546:	2a00      	cmp	r2, #0
 8003548:	d1f3      	bne.n	8003532 <HAL_UART_IRQHandler+0x27e>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800354a:	2302      	movs	r3, #2
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800354c:	4620      	mov	r0, r4
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800354e:	6363      	str	r3, [r4, #52]	; 0x34
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003550:	f7ff fe48 	bl	80031e4 <HAL_UARTEx_RxEventCallback>
 8003554:	e6cb      	b.n	80032ee <HAL_UART_IRQHandler+0x3a>
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003556:	f894 2042 	ldrb.w	r2, [r4, #66]	; 0x42
 800355a:	2a22      	cmp	r2, #34	; 0x22
 800355c:	f47f af51 	bne.w	8003402 <HAL_UART_IRQHandler+0x14e>
 8003560:	4620      	mov	r0, r4
 8003562:	f7ff fe41 	bl	80031e8 <UART_Receive_IT.part.0.isra.0>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003566:	6823      	ldr	r3, [r4, #0]
 8003568:	e74b      	b.n	8003402 <HAL_UART_IRQHandler+0x14e>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800356a:	4299      	cmp	r1, r3
 800356c:	f47f aebf 	bne.w	80032ee <HAL_UART_IRQHandler+0x3a>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8003570:	6983      	ldr	r3, [r0, #24]
 8003572:	2b20      	cmp	r3, #32
 8003574:	f47f aebb 	bne.w	80032ee <HAL_UART_IRQHandler+0x3a>
 8003578:	e7e7      	b.n	800354a <HAL_UART_IRQHandler+0x296>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800357a:	6923      	ldr	r3, [r4, #16]
 800357c:	2b00      	cmp	r3, #0
 800357e:	f47f af60 	bne.w	8003442 <HAL_UART_IRQHandler+0x18e>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003582:	6a23      	ldr	r3, [r4, #32]
 8003584:	f833 2b02 	ldrh.w	r2, [r3], #2
 8003588:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800358c:	606a      	str	r2, [r5, #4]
      huart->pTxBuffPtr += 2U;
 800358e:	6223      	str	r3, [r4, #32]
 8003590:	e75c      	b.n	800344c <HAL_UART_IRQHandler+0x198>
 8003592:	bf00      	nop
 8003594:	080031d5 	.word	0x080031d5

08003598 <NMI_Handler>:
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
}
 8003598:	4770      	bx	lr
 800359a:	bf00      	nop

0800359c <HardFault_Handler>:
  * @retval None
  */
void HardFault_Handler(void)
{
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 800359c:	e7fe      	b.n	800359c <HardFault_Handler>
 800359e:	bf00      	nop

080035a0 <MemManage_Handler>:
  * @retval None
  */
void MemManage_Handler(void)
{
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 80035a0:	e7fe      	b.n	80035a0 <MemManage_Handler>
 80035a2:	bf00      	nop

080035a4 <BusFault_Handler>:
  * @retval None
  */
void BusFault_Handler(void)
{
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 80035a4:	e7fe      	b.n	80035a4 <BusFault_Handler>
 80035a6:	bf00      	nop

080035a8 <UsageFault_Handler>:
  * @retval None
  */
void UsageFault_Handler(void)
{
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 80035a8:	e7fe      	b.n	80035a8 <UsageFault_Handler>
 80035aa:	bf00      	nop

080035ac <SVC_Handler>:
 80035ac:	4770      	bx	lr
 80035ae:	bf00      	nop

080035b0 <DebugMon_Handler>:
 80035b0:	4770      	bx	lr
 80035b2:	bf00      	nop

080035b4 <PendSV_Handler>:
 80035b4:	4770      	bx	lr
 80035b6:	bf00      	nop

080035b8 <SysTick_Handler>:
 80035b8:	4770      	bx	lr
 80035ba:	bf00      	nop

080035bc <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80035bc:	4801      	ldr	r0, [pc, #4]	; (80035c4 <USART1_IRQHandler+0x8>)
 80035be:	f7ff be79 	b.w	80032b4 <HAL_UART_IRQHandler>
 80035c2:	bf00      	nop
 80035c4:	20000458 	.word	0x20000458

080035c8 <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80035c8:	4801      	ldr	r0, [pc, #4]	; (80035d0 <USART2_IRQHandler+0x8>)
 80035ca:	f7ff be73 	b.w	80032b4 <HAL_UART_IRQHandler>
 80035ce:	bf00      	nop
 80035d0:	200004a0 	.word	0x200004a0

080035d4 <TIM7_IRQHandler>:
void TIM7_IRQHandler(void)
{
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80035d4:	4801      	ldr	r0, [pc, #4]	; (80035dc <TIM7_IRQHandler+0x8>)
 80035d6:	f7ff bc51 	b.w	8002e7c <HAL_TIM_IRQHandler>
 80035da:	bf00      	nop
 80035dc:	2000056c 	.word	0x2000056c

080035e0 <SystemInit>:

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80035e0:	4770      	bx	lr
 80035e2:	bf00      	nop

080035e4 <__libc_init_array>:
 80035e4:	b570      	push	{r4, r5, r6, lr}
 80035e6:	4e0d      	ldr	r6, [pc, #52]	; (800361c <__libc_init_array+0x38>)
 80035e8:	4d0d      	ldr	r5, [pc, #52]	; (8003620 <__libc_init_array+0x3c>)
 80035ea:	1b76      	subs	r6, r6, r5
 80035ec:	10b6      	asrs	r6, r6, #2
 80035ee:	d006      	beq.n	80035fe <__libc_init_array+0x1a>
 80035f0:	2400      	movs	r4, #0
 80035f2:	f855 3b04 	ldr.w	r3, [r5], #4
 80035f6:	3401      	adds	r4, #1
 80035f8:	4798      	blx	r3
 80035fa:	42a6      	cmp	r6, r4
 80035fc:	d1f9      	bne.n	80035f2 <__libc_init_array+0xe>
 80035fe:	4e09      	ldr	r6, [pc, #36]	; (8003624 <__libc_init_array+0x40>)
 8003600:	4d09      	ldr	r5, [pc, #36]	; (8003628 <__libc_init_array+0x44>)
 8003602:	f000 f8d5 	bl	80037b0 <_init>
 8003606:	1b76      	subs	r6, r6, r5
 8003608:	10b6      	asrs	r6, r6, #2
 800360a:	d006      	beq.n	800361a <__libc_init_array+0x36>
 800360c:	2400      	movs	r4, #0
 800360e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003612:	3401      	adds	r4, #1
 8003614:	4798      	blx	r3
 8003616:	42a6      	cmp	r6, r4
 8003618:	d1f9      	bne.n	800360e <__libc_init_array+0x2a>
 800361a:	bd70      	pop	{r4, r5, r6, pc}
 800361c:	080038fc 	.word	0x080038fc
 8003620:	080038fc 	.word	0x080038fc
 8003624:	08003904 	.word	0x08003904
 8003628:	080038fc 	.word	0x080038fc

0800362c <memset>:
 800362c:	0783      	lsls	r3, r0, #30
 800362e:	b530      	push	{r4, r5, lr}
 8003630:	d048      	beq.n	80036c4 <memset+0x98>
 8003632:	1e54      	subs	r4, r2, #1
 8003634:	2a00      	cmp	r2, #0
 8003636:	d03f      	beq.n	80036b8 <memset+0x8c>
 8003638:	4603      	mov	r3, r0
 800363a:	b2ca      	uxtb	r2, r1
 800363c:	e001      	b.n	8003642 <memset+0x16>
 800363e:	3c01      	subs	r4, #1
 8003640:	d33a      	bcc.n	80036b8 <memset+0x8c>
 8003642:	f803 2b01 	strb.w	r2, [r3], #1
 8003646:	079d      	lsls	r5, r3, #30
 8003648:	d1f9      	bne.n	800363e <memset+0x12>
 800364a:	2c03      	cmp	r4, #3
 800364c:	d92d      	bls.n	80036aa <memset+0x7e>
 800364e:	b2cd      	uxtb	r5, r1
 8003650:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 8003654:	2c0f      	cmp	r4, #15
 8003656:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 800365a:	d936      	bls.n	80036ca <memset+0x9e>
 800365c:	f1a4 0210 	sub.w	r2, r4, #16
 8003660:	f022 0c0f 	bic.w	ip, r2, #15
 8003664:	f103 0e20 	add.w	lr, r3, #32
 8003668:	44e6      	add	lr, ip
 800366a:	ea4f 1c12 	mov.w	ip, r2, lsr #4
 800366e:	f103 0210 	add.w	r2, r3, #16
 8003672:	e942 5504 	strd	r5, r5, [r2, #-16]
 8003676:	e942 5502 	strd	r5, r5, [r2, #-8]
 800367a:	3210      	adds	r2, #16
 800367c:	4572      	cmp	r2, lr
 800367e:	d1f8      	bne.n	8003672 <memset+0x46>
 8003680:	f10c 0201 	add.w	r2, ip, #1
 8003684:	f014 0f0c 	tst.w	r4, #12
 8003688:	eb03 1202 	add.w	r2, r3, r2, lsl #4
 800368c:	f004 0c0f 	and.w	ip, r4, #15
 8003690:	d013      	beq.n	80036ba <memset+0x8e>
 8003692:	f1ac 0304 	sub.w	r3, ip, #4
 8003696:	f023 0303 	bic.w	r3, r3, #3
 800369a:	3304      	adds	r3, #4
 800369c:	4413      	add	r3, r2
 800369e:	f842 5b04 	str.w	r5, [r2], #4
 80036a2:	4293      	cmp	r3, r2
 80036a4:	d1fb      	bne.n	800369e <memset+0x72>
 80036a6:	f00c 0403 	and.w	r4, ip, #3
 80036aa:	b12c      	cbz	r4, 80036b8 <memset+0x8c>
 80036ac:	b2ca      	uxtb	r2, r1
 80036ae:	441c      	add	r4, r3
 80036b0:	f803 2b01 	strb.w	r2, [r3], #1
 80036b4:	429c      	cmp	r4, r3
 80036b6:	d1fb      	bne.n	80036b0 <memset+0x84>
 80036b8:	bd30      	pop	{r4, r5, pc}
 80036ba:	4664      	mov	r4, ip
 80036bc:	4613      	mov	r3, r2
 80036be:	2c00      	cmp	r4, #0
 80036c0:	d1f4      	bne.n	80036ac <memset+0x80>
 80036c2:	e7f9      	b.n	80036b8 <memset+0x8c>
 80036c4:	4603      	mov	r3, r0
 80036c6:	4614      	mov	r4, r2
 80036c8:	e7bf      	b.n	800364a <memset+0x1e>
 80036ca:	461a      	mov	r2, r3
 80036cc:	46a4      	mov	ip, r4
 80036ce:	e7e0      	b.n	8003692 <memset+0x66>

080036d0 <register_fini>:
 80036d0:	4b02      	ldr	r3, [pc, #8]	; (80036dc <register_fini+0xc>)
 80036d2:	b113      	cbz	r3, 80036da <register_fini+0xa>
 80036d4:	4802      	ldr	r0, [pc, #8]	; (80036e0 <register_fini+0x10>)
 80036d6:	f000 b805 	b.w	80036e4 <atexit>
 80036da:	4770      	bx	lr
 80036dc:	00000000 	.word	0x00000000
 80036e0:	080036f1 	.word	0x080036f1

080036e4 <atexit>:
 80036e4:	2300      	movs	r3, #0
 80036e6:	4601      	mov	r1, r0
 80036e8:	461a      	mov	r2, r3
 80036ea:	4618      	mov	r0, r3
 80036ec:	f000 b81a 	b.w	8003724 <__register_exitproc>

080036f0 <__libc_fini_array>:
 80036f0:	b538      	push	{r3, r4, r5, lr}
 80036f2:	4b08      	ldr	r3, [pc, #32]	; (8003714 <__libc_fini_array+0x24>)
 80036f4:	4d08      	ldr	r5, [pc, #32]	; (8003718 <__libc_fini_array+0x28>)
 80036f6:	1b5b      	subs	r3, r3, r5
 80036f8:	109c      	asrs	r4, r3, #2
 80036fa:	d007      	beq.n	800370c <__libc_fini_array+0x1c>
 80036fc:	3b04      	subs	r3, #4
 80036fe:	441d      	add	r5, r3
 8003700:	3c01      	subs	r4, #1
 8003702:	f855 3904 	ldr.w	r3, [r5], #-4
 8003706:	4798      	blx	r3
 8003708:	2c00      	cmp	r4, #0
 800370a:	d1f9      	bne.n	8003700 <__libc_fini_array+0x10>
 800370c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003710:	f000 b854 	b.w	80037bc <_fini>
 8003714:	08003908 	.word	0x08003908
 8003718:	08003904 	.word	0x08003904

0800371c <__retarget_lock_acquire_recursive>:
 800371c:	4770      	bx	lr
 800371e:	bf00      	nop

08003720 <__retarget_lock_release_recursive>:
 8003720:	4770      	bx	lr
 8003722:	bf00      	nop

08003724 <__register_exitproc>:
 8003724:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003728:	f8df a07c 	ldr.w	sl, [pc, #124]	; 80037a8 <__register_exitproc+0x84>
 800372c:	4606      	mov	r6, r0
 800372e:	f8da 0000 	ldr.w	r0, [sl]
 8003732:	4698      	mov	r8, r3
 8003734:	460f      	mov	r7, r1
 8003736:	4691      	mov	r9, r2
 8003738:	f7ff fff0 	bl	800371c <__retarget_lock_acquire_recursive>
 800373c:	4b1b      	ldr	r3, [pc, #108]	; (80037ac <__register_exitproc+0x88>)
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f8d3 4148 	ldr.w	r4, [r3, #328]	; 0x148
 8003744:	b324      	cbz	r4, 8003790 <__register_exitproc+0x6c>
 8003746:	6865      	ldr	r5, [r4, #4]
 8003748:	2d1f      	cmp	r5, #31
 800374a:	dc26      	bgt.n	800379a <__register_exitproc+0x76>
 800374c:	b95e      	cbnz	r6, 8003766 <__register_exitproc+0x42>
 800374e:	1c6b      	adds	r3, r5, #1
 8003750:	3502      	adds	r5, #2
 8003752:	f8da 0000 	ldr.w	r0, [sl]
 8003756:	6063      	str	r3, [r4, #4]
 8003758:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 800375c:	f7ff ffe0 	bl	8003720 <__retarget_lock_release_recursive>
 8003760:	2000      	movs	r0, #0
 8003762:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003766:	2301      	movs	r3, #1
 8003768:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 800376c:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
 8003770:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
 8003774:	40ab      	lsls	r3, r5
 8003776:	431a      	orrs	r2, r3
 8003778:	2e02      	cmp	r6, #2
 800377a:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
 800377e:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
 8003782:	d1e4      	bne.n	800374e <__register_exitproc+0x2a>
 8003784:	f8d4 218c 	ldr.w	r2, [r4, #396]	; 0x18c
 8003788:	4313      	orrs	r3, r2
 800378a:	f8c4 318c 	str.w	r3, [r4, #396]	; 0x18c
 800378e:	e7de      	b.n	800374e <__register_exitproc+0x2a>
 8003790:	f503 74a6 	add.w	r4, r3, #332	; 0x14c
 8003794:	f8c3 4148 	str.w	r4, [r3, #328]	; 0x148
 8003798:	e7d5      	b.n	8003746 <__register_exitproc+0x22>
 800379a:	f8da 0000 	ldr.w	r0, [sl]
 800379e:	f7ff ffbf 	bl	8003720 <__retarget_lock_release_recursive>
 80037a2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80037a6:	e7dc      	b.n	8003762 <__register_exitproc+0x3e>
 80037a8:	20000438 	.word	0x20000438
 80037ac:	080038f0 	.word	0x080038f0

080037b0 <_init>:
 80037b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037b2:	bf00      	nop
 80037b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80037b6:	bc08      	pop	{r3}
 80037b8:	469e      	mov	lr, r3
 80037ba:	4770      	bx	lr

080037bc <_fini>:
 80037bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037be:	bf00      	nop
 80037c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80037c2:	bc08      	pop	{r3}
 80037c4:	469e      	mov	lr, r3
 80037c6:	4770      	bx	lr
