# Reading D:/altera/12.0/modelsim_ase/tcl/vsim/pref.tcl 
# do signalg_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying D:\altera\12.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:\altera\12.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+E:/EDA/signalg {E:/EDA/signalg/mem.v}
# Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
# -- Compiling module mem
# -- Compiling module wave_rom
# 
# Top level modules:
# 	mem
# vlog -vlog01compat -work work +incdir+E:/EDA/signalg {E:/EDA/signalg/dds.v}
# Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
# -- Compiling module dds
# 
# Top level modules:
# 	dds
# 
# vlog -vlog01compat -work work +incdir+E:/EDA/signalg/simulation/modelsim {E:/EDA/signalg/simulation/modelsim/dds.vt}
# Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
# -- Compiling module test
# 
# Top level modules:
# 	test
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs="+acc"  test
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps test 
# Loading work.test
# Loading work.dds
# Loading work.mem
# Loading work.wave_rom
# ** Warning: (vsim-3015) E:/EDA/signalg/simulation/modelsim/dds.vt(57): [PCDPC] - Port size (10 or 10) does not match connection size (1) for port 'dout_en'. The port definition is at: E:/EDA/signalg/dds.v(1).
#         Region: /test/u_dds
# ** Warning: (vsim-3015) E:/EDA/signalg/dds.v(51): [PCDPC] - Port size (1 or 1) does not match connection size (10) for port 'dout_en'. The port definition is at: E:/EDA/signalg/mem.v(1).
#         Region: /test/u_dds/uut
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : E:/EDA/signalg/simulation/modelsim/dds.vt(62)
#    Time: 100 us  Iteration: 0  Instance: /test
# 1
# Break in Module test at E:/EDA/signalg/simulation/modelsim/dds.vt line 62
# Simulation Breakpoint: 1
# Break in Module test at E:/EDA/signalg/simulation/modelsim/dds.vt line 62
# MACRO ./signalg_run_msim_rtl_verilog.do PAUSED at line 18
