Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/erick/Sync/UFBA/ENGG52-Lab_1/Projetos/Quartus/AcumuladorNIOS/SistemaEmbarcadoAcumulador.qsys --block-symbol-file --output-directory=/home/erick/Sync/UFBA/ENGG52-Lab_1/Projetos/Quartus/AcumuladorNIOS/SistemaEmbarcadoAcumulador --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading AcumuladorNIOS/SistemaEmbarcadoAcumulador.qsys
Progress: Reading input file
Progress: Adding Acumulador [Acumulador 1.0]
Progress: Parameterizing module Acumulador
Progress: Adding Clock [clock_source 18.1]
Progress: Parameterizing module Clock
Progress: Adding MedidorDeClock [MedidorDeClock 1.0]
Progress: Parameterizing module MedidorDeClock
Progress: Adding MemoriaDeDados [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module MemoriaDeDados
Progress: Adding MemoriaDePrograma [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module MemoriaDePrograma
Progress: Adding Processador [altera_nios2_gen2 18.1]
Progress: Parameterizing module Processador
Progress: Adding jtag_UART [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_UART
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SistemaEmbarcadoAcumulador.jtag_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/erick/Sync/UFBA/ENGG52-Lab_1/Projetos/Quartus/AcumuladorNIOS/SistemaEmbarcadoAcumulador.qsys --synthesis=VERILOG --output-directory=/home/erick/Sync/UFBA/ENGG52-Lab_1/Projetos/Quartus/AcumuladorNIOS/SistemaEmbarcadoAcumulador/synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading AcumuladorNIOS/SistemaEmbarcadoAcumulador.qsys
Progress: Reading input file
Progress: Adding Acumulador [Acumulador 1.0]
Progress: Parameterizing module Acumulador
Progress: Adding Clock [clock_source 18.1]
Progress: Parameterizing module Clock
Progress: Adding MedidorDeClock [MedidorDeClock 1.0]
Progress: Parameterizing module MedidorDeClock
Progress: Adding MemoriaDeDados [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module MemoriaDeDados
Progress: Adding MemoriaDePrograma [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module MemoriaDePrograma
Progress: Adding Processador [altera_nios2_gen2 18.1]
Progress: Parameterizing module Processador
Progress: Adding jtag_UART [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_UART
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SistemaEmbarcadoAcumulador.jtag_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: SistemaEmbarcadoAcumulador: Generating SistemaEmbarcadoAcumulador "SistemaEmbarcadoAcumulador" for QUARTUS_SYNTH
Info: Acumulador: "SistemaEmbarcadoAcumulador" instantiated Acumulador "Acumulador"
Info: MedidorDeClock: "SistemaEmbarcadoAcumulador" instantiated MedidorDeClock "MedidorDeClock"
Info: MemoriaDeDados: Starting RTL generation for module 'SistemaEmbarcadoAcumulador_MemoriaDeDados'
Info: MemoriaDeDados:   Generation command is [exec /home/erick/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/erick/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/erick/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/erick/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/erick/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/erick/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/erick/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/erick/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=SistemaEmbarcadoAcumulador_MemoriaDeDados --dir=/tmp/alt9468_3324806198163550369.dir/0035_MemoriaDeDados_gen/ --quartus_dir=/home/erick/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9468_3324806198163550369.dir/0035_MemoriaDeDados_gen//SistemaEmbarcadoAcumulador_MemoriaDeDados_component_configuration.pl  --do_build_sim=0  ]
Info: MemoriaDeDados: Done RTL generation for module 'SistemaEmbarcadoAcumulador_MemoriaDeDados'
Info: MemoriaDeDados: "SistemaEmbarcadoAcumulador" instantiated altera_avalon_onchip_memory2 "MemoriaDeDados"
Info: MemoriaDePrograma: Starting RTL generation for module 'SistemaEmbarcadoAcumulador_MemoriaDePrograma'
Info: MemoriaDePrograma:   Generation command is [exec /home/erick/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/erick/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/erick/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/erick/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/erick/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/erick/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/erick/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/erick/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=SistemaEmbarcadoAcumulador_MemoriaDePrograma --dir=/tmp/alt9468_3324806198163550369.dir/0036_MemoriaDePrograma_gen/ --quartus_dir=/home/erick/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9468_3324806198163550369.dir/0036_MemoriaDePrograma_gen//SistemaEmbarcadoAcumulador_MemoriaDePrograma_component_configuration.pl  --do_build_sim=0  ]
Info: MemoriaDePrograma: Done RTL generation for module 'SistemaEmbarcadoAcumulador_MemoriaDePrograma'
Info: MemoriaDePrograma: "SistemaEmbarcadoAcumulador" instantiated altera_avalon_onchip_memory2 "MemoriaDePrograma"
Info: Processador: "SistemaEmbarcadoAcumulador" instantiated altera_nios2_gen2 "Processador"
Info: jtag_UART: Starting RTL generation for module 'SistemaEmbarcadoAcumulador_jtag_UART'
Info: jtag_UART:   Generation command is [exec /home/erick/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/erick/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/erick/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/erick/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/erick/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/erick/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/erick/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/erick/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=SistemaEmbarcadoAcumulador_jtag_UART --dir=/tmp/alt9468_3324806198163550369.dir/0037_jtag_UART_gen/ --quartus_dir=/home/erick/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9468_3324806198163550369.dir/0037_jtag_UART_gen//SistemaEmbarcadoAcumulador_jtag_UART_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_UART: Done RTL generation for module 'SistemaEmbarcadoAcumulador_jtag_UART'
Info: jtag_UART: "SistemaEmbarcadoAcumulador" instantiated altera_avalon_jtag_uart "jtag_UART"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "SistemaEmbarcadoAcumulador" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "SistemaEmbarcadoAcumulador" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "SistemaEmbarcadoAcumulador" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'SistemaEmbarcadoAcumulador_Processador_cpu'
Info: cpu:   Generation command is [exec /home/erick/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /home/erick/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/erick/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/erick/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/erick/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/erick/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/erick/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/erick/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/erick/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/erick/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=SistemaEmbarcadoAcumulador_Processador_cpu --dir=/tmp/alt9468_3324806198163550369.dir/0040_cpu_gen/ --quartus_bindir=/home/erick/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt9468_3324806198163550369.dir/0040_cpu_gen//SistemaEmbarcadoAcumulador_Processador_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2023.04.21 20:53:02 (*) Starting Nios II generation
Info: cpu: # 2023.04.21 20:53:02 (*)   Checking for plaintext license.
Info: cpu: # 2023.04.21 20:53:04 (*)   Couldn't query license setup in Quartus directory /home/erick/intelFPGA_lite/18.1/quartus/linux64/
Info: cpu: # 2023.04.21 20:53:04 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2023.04.21 20:53:04 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2023.04.21 20:53:04 (*)   Plaintext license not found.
Info: cpu: # 2023.04.21 20:53:04 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2023.04.21 20:53:04 (*)   Elaborating CPU configuration settings
Info: cpu: # 2023.04.21 20:53:04 (*)   Creating all objects for CPU
Info: cpu: # 2023.04.21 20:53:06 (*)   Generating RTL from CPU objects
Info: cpu: # 2023.04.21 20:53:06 (*)   Creating plain-text RTL
Info: cpu: # 2023.04.21 20:53:07 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'SistemaEmbarcadoAcumulador_Processador_cpu'
Info: cpu: "Processador" instantiated altera_nios2_gen2_unit "cpu"
Info: Processador_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "Processador_data_master_translator"
Info: MedidorDeClock_Escrita_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "MedidorDeClock_Escrita_translator"
Info: Processador_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "Processador_data_master_agent"
Info: MedidorDeClock_Escrita_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "MedidorDeClock_Escrita_agent"
Info: MedidorDeClock_Escrita_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "MedidorDeClock_Escrita_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info: Reusing file /home/erick/Sync/UFBA/ENGG52-Lab_1/Projetos/Quartus/AcumuladorNIOS/SistemaEmbarcadoAcumulador/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/erick/Sync/UFBA/ENGG52-Lab_1/Projetos/Quartus/AcumuladorNIOS/SistemaEmbarcadoAcumulador/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/erick/Sync/UFBA/ENGG52-Lab_1/Projetos/Quartus/AcumuladorNIOS/SistemaEmbarcadoAcumulador/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: SistemaEmbarcadoAcumulador: Done "SistemaEmbarcadoAcumulador" with 29 modules, 44 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
