set tool_name "ModelSim (Verilog)"
set corner_file_list {
	{{"Slow Model"} {Test.vo Test_v.sdo}}
	{{"Fast Model"} {Test_fast.vo Test_v_fast.sdo}}
}
