// Seed: 52328836
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_9;
  assign id_3 = 1;
  assign id_3 = 1;
  wire id_10;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    input tri id_2,
    input wire id_3,
    input supply0 id_4,
    input wor id_5,
    output tri0 id_6,
    input tri1 id_7,
    input wor id_8,
    output supply1 id_9,
    output wor id_10,
    input tri id_11,
    output uwire id_12
);
  wire id_14;
  module_0(
      id_14, id_14, id_14, id_14, id_14, id_14, id_14, id_14
  );
endmodule
