# 1 "arch/arm/boot/dts/sun7i-a20-lamobo-r1.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/sun7i-a20-lamobo-r1.dts"
# 43 "arch/arm/boot/dts/sun7i-a20-lamobo-r1.dts"
/dts-v1/;
# 1 "arch/arm/boot/dts/sun7i-a20.dtsi" 1
# 45 "arch/arm/boot/dts/sun7i-a20.dtsi"
# 1 "arch/arm/boot/dts/skeleton.dtsi" 1
# 12 "arch/arm/boot/dts/skeleton.dtsi"
/ {
 #address-cells = <1>;
 #size-cells = <1>;
 chosen { };
 aliases { };
 memory { device_type = "memory"; reg = <0 0>; };
};
# 46 "arch/arm/boot/dts/sun7i-a20.dtsi" 2

# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 48 "arch/arm/boot/dts/sun7i-a20.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/thermal/thermal.h" 1
# 49 "arch/arm/boot/dts/sun7i-a20.dtsi" 2

# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/sun4i-a10-pll2.h" 1
# 51 "arch/arm/boot/dts/sun7i-a20.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/dma/sun4i-a10.h" 1
# 52 "arch/arm/boot/dts/sun7i-a20.dtsi" 2

/ {
 interrupt-parent = <&gic>;

 aliases {
  ethernet0 = &gmac;
 };

 chosen {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  framebuffer@0 {
   compatible = "allwinner,simple-framebuffer",
         "simple-framebuffer";
   allwinner,pipeline = "de_be0-lcd0-hdmi";
   clocks = <&ahb_gates 36>, <&ahb_gates 43>,
     <&ahb_gates 44>, <&de_be0_clk>,
     <&tcon0_ch1_clk>, <&dram_gates 26>;
   status = "disabled";
  };

  framebuffer@1 {
   compatible = "allwinner,simple-framebuffer",
         "simple-framebuffer";
   allwinner,pipeline = "de_be0-lcd0";
   clocks = <&ahb_gates 36>, <&ahb_gates 44>,
     <&de_be0_clk>, <&tcon0_ch0_clk>,
     <&dram_gates 26>;
   status = "disabled";
  };

  framebuffer@2 {
   compatible = "allwinner,simple-framebuffer",
         "simple-framebuffer";
   allwinner,pipeline = "de_be0-lcd0-tve0";
   clocks = <&ahb_gates 34>, <&ahb_gates 36>,
     <&ahb_gates 44>,
     <&de_be0_clk>, <&tcon0_ch1_clk>,
     <&dram_gates 5>, <&dram_gates 26>;
   status = "disabled";
  };
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu0: cpu@0 {
   compatible = "arm,cortex-a7";
   device_type = "cpu";
   reg = <0>;
   clocks = <&cpu>;
   clock-latency = <244144>;
   operating-points = <

    960000 1400000
    912000 1400000
    864000 1300000
    720000 1200000
    528000 1100000
    312000 1000000
    144000 1000000
    >;
   #cooling-cells = <2>;
   cooling-min-level = <0>;
   cooling-max-level = <6>;
  };

  cpu@1 {
   compatible = "arm,cortex-a7";
   device_type = "cpu";
   reg = <1>;
  };
 };

 thermal-zones {
  cpu_thermal {

   polling-delay-passive = <250>;
   polling-delay = <1000>;
   thermal-sensors = <&rtp>;

   cooling-maps {
    map0 {
     trip = <&cpu_alert0>;
     cooling-device = <&cpu0 (~0) (~0)>;
    };
   };

   trips {
    cpu_alert0: cpu_alert0 {

     temperature = <75000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu_crit: cpu_crit {

     temperature = <100000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };
 };

 memory {
  reg = <0x40000000 0x80000000>;
 };

 timer {
  compatible = "arm,armv7-timer";
  interrupts = <1 13 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 14 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 11 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 10 ((((1 << (4)) - 1) << 8) | 8)>;
 };

 pmu {
  compatible = "arm,cortex-a7-pmu", "arm,cortex-a15-pmu";
  interrupts = <0 120 4>,
        <0 121 4>;
 };

 clocks {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  osc24M: clk@01c20050 {
   #clock-cells = <0>;
   compatible = "allwinner,sun4i-a10-osc-clk";
   reg = <0x01c20050 0x4>;
   clock-frequency = <24000000>;
   clock-output-names = "osc24M";
  };

  osc3M: osc3M_clk {
   #clock-cells = <0>;
   compatible = "fixed-factor-clock";
   clock-div = <8>;
   clock-mult = <1>;
   clocks = <&osc24M>;
   clock-output-names = "osc3M";
  };

  osc32k: clk@0 {
   #clock-cells = <0>;
   compatible = "fixed-clock";
   clock-frequency = <32768>;
   clock-output-names = "osc32k";
  };

  pll1: clk@01c20000 {
   #clock-cells = <0>;
   compatible = "allwinner,sun4i-a10-pll1-clk";
   reg = <0x01c20000 0x4>;
   clocks = <&osc24M>;
   clock-output-names = "pll1";
  };

  pll2: clk@01c20008 {
   #clock-cells = <1>;
   compatible = "allwinner,sun4i-a10-pll2-clk";
   reg = <0x01c20008 0x8>;
   clocks = <&osc24M>;
   clock-output-names = "pll2-1x", "pll2-2x",
          "pll2-4x", "pll2-8x";
  };

  pll3: clk@01c20010 {
   #clock-cells = <0>;
   compatible = "allwinner,sun4i-a10-pll3-clk";
   reg = <0x01c20010 0x4>;
   clocks = <&osc3M>;
   clock-output-names = "pll3";
  };

  pll3x2: pll3x2_clk {
   #clock-cells = <0>;
   compatible = "fixed-factor-clock";
   clocks = <&pll3>;
   clock-div = <1>;
   clock-mult = <2>;
   clock-output-names = "pll3-2x";
  };

  pll4: clk@01c20018 {
   #clock-cells = <0>;
   compatible = "allwinner,sun7i-a20-pll4-clk";
   reg = <0x01c20018 0x4>;
   clocks = <&osc24M>;
   clock-output-names = "pll4";
  };

  pll5: clk@01c20020 {
   #clock-cells = <1>;
   compatible = "allwinner,sun4i-a10-pll5-clk";
   reg = <0x01c20020 0x4>;
   clocks = <&osc24M>;
   clock-output-names = "pll5_ddr", "pll5_other";
  };

  pll6: clk@01c20028 {
   #clock-cells = <1>;
   compatible = "allwinner,sun4i-a10-pll6-clk";
   reg = <0x01c20028 0x4>;
   clocks = <&osc24M>;
   clock-output-names = "pll6_sata", "pll6_other", "pll6",
          "pll6_div_4";
  };

  pll7: clk@01c20030 {
   #clock-cells = <0>;
   compatible = "allwinner,sun4i-a10-pll3-clk";
   reg = <0x01c20030 0x4>;
   clocks = <&osc3M>;
   clock-output-names = "pll7";
  };

  pll7x2: pll7x2_clk {
   #clock-cells = <0>;
   compatible = "fixed-factor-clock";
   clocks = <&pll7>;
   clock-div = <1>;
   clock-mult = <2>;
   clock-output-names = "pll7-2x";
  };

  pll8: clk@01c20040 {
   #clock-cells = <0>;
   compatible = "allwinner,sun7i-a20-pll4-clk";
   reg = <0x01c20040 0x4>;
   clocks = <&osc24M>;
   clock-output-names = "pll8";
  };

  cpu: cpu@01c20054 {
   #clock-cells = <0>;
   compatible = "allwinner,sun4i-a10-cpu-clk";
   reg = <0x01c20054 0x4>;
   clocks = <&osc32k>, <&osc24M>, <&pll1>, <&pll6 1>;
   clock-output-names = "cpu";
  };

  axi: axi@01c20054 {
   #clock-cells = <0>;
   compatible = "allwinner,sun4i-a10-axi-clk";
   reg = <0x01c20054 0x4>;
   clocks = <&cpu>;
   clock-output-names = "axi";
  };

  ahb: ahb@01c20054 {
   #clock-cells = <0>;
   compatible = "allwinner,sun5i-a13-ahb-clk";
   reg = <0x01c20054 0x4>;
   clocks = <&axi>, <&pll6 3>, <&pll6 1>;
   clock-output-names = "ahb";




   assigned-clocks = <&ahb>;
   assigned-clock-parents = <&pll6 3>;
  };

  ahb_gates: clk@01c20060 {
   #clock-cells = <1>;
   compatible = "allwinner,sun7i-a20-ahb-gates-clk";
   reg = <0x01c20060 0x8>;
   clocks = <&ahb>;
   clock-indices = <0>, <1>,
     <2>, <3>, <4>,
     <5>, <6>, <7>, <8>,
     <9>, <10>, <11>, <12>,
     <13>, <14>, <16>,
     <17>, <18>, <20>, <21>,
     <22>, <23>, <25>,
     <28>, <32>, <33>, <34>,
     <35>, <36>, <37>, <40>,
     <41>, <42>, <43>,
     <44>, <45>, <46>,
     <47>, <49>, <50>,
     <52>;
   clock-output-names = "ahb_usb0", "ahb_ehci0",
    "ahb_ohci0", "ahb_ehci1", "ahb_ohci1",
    "ahb_ss", "ahb_dma", "ahb_bist", "ahb_mmc0",
    "ahb_mmc1", "ahb_mmc2", "ahb_mmc3", "ahb_ms",
    "ahb_nand", "ahb_sdram", "ahb_ace",
    "ahb_emac", "ahb_ts", "ahb_spi0", "ahb_spi1",
    "ahb_spi2", "ahb_spi3", "ahb_sata",
    "ahb_hstimer", "ahb_ve", "ahb_tvd", "ahb_tve0",
    "ahb_tve1", "ahb_lcd0", "ahb_lcd1", "ahb_csi0",
    "ahb_csi1", "ahb_hdmi1", "ahb_hdmi0",
    "ahb_de_be0", "ahb_de_be1", "ahb_de_fe0",
    "ahb_de_fe1", "ahb_gmac", "ahb_mp",
    "ahb_mali";
  };

  apb0: apb0@01c20054 {
   #clock-cells = <0>;
   compatible = "allwinner,sun4i-a10-apb0-clk";
   reg = <0x01c20054 0x4>;
   clocks = <&ahb>;
   clock-output-names = "apb0";
  };

  apb0_gates: clk@01c20068 {
   #clock-cells = <1>;
   compatible = "allwinner,sun7i-a20-apb0-gates-clk";
   reg = <0x01c20068 0x4>;
   clocks = <&apb0>;
   clock-indices = <0>, <1>,
     <2>, <3>, <4>,
     <5>, <6>, <7>,
     <8>, <10>;
   clock-output-names = "apb0_codec", "apb0_spdif",
    "apb0_ac97", "apb0_i2s0", "apb0_i2s1",
    "apb0_pio", "apb0_ir0", "apb0_ir1",
    "apb0_i2s2", "apb0_keypad";
  };

  apb1: clk@01c20058 {
   #clock-cells = <0>;
   compatible = "allwinner,sun4i-a10-apb1-clk";
   reg = <0x01c20058 0x4>;
   clocks = <&osc24M>, <&pll6 1>, <&osc32k>;
   clock-output-names = "apb1";
  };

  apb1_gates: clk@01c2006c {
   #clock-cells = <1>;
   compatible = "allwinner,sun7i-a20-apb1-gates-clk";
   reg = <0x01c2006c 0x4>;
   clocks = <&apb1>;
   clock-indices = <0>, <1>,
     <2>, <3>, <4>,
     <5>, <6>, <7>,
     <15>, <16>, <17>,
     <18>, <19>, <20>,
     <21>, <22>, <23>;
   clock-output-names = "apb1_i2c0", "apb1_i2c1",
    "apb1_i2c2", "apb1_i2c3", "apb1_can",
    "apb1_scr", "apb1_ps20", "apb1_ps21",
    "apb1_i2c4", "apb1_uart0", "apb1_uart1",
    "apb1_uart2", "apb1_uart3", "apb1_uart4",
    "apb1_uart5", "apb1_uart6", "apb1_uart7";
  };

  nand_clk: clk@01c20080 {
   #clock-cells = <0>;
   compatible = "allwinner,sun4i-a10-mod0-clk";
   reg = <0x01c20080 0x4>;
   clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
   clock-output-names = "nand";
  };

  ms_clk: clk@01c20084 {
   #clock-cells = <0>;
   compatible = "allwinner,sun4i-a10-mod0-clk";
   reg = <0x01c20084 0x4>;
   clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
   clock-output-names = "ms";
  };

  mmc0_clk: clk@01c20088 {
   #clock-cells = <1>;
   compatible = "allwinner,sun4i-a10-mmc-clk";
   reg = <0x01c20088 0x4>;
   clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
   clock-output-names = "mmc0",
          "mmc0_output",
          "mmc0_sample";
  };

  mmc1_clk: clk@01c2008c {
   #clock-cells = <1>;
   compatible = "allwinner,sun4i-a10-mmc-clk";
   reg = <0x01c2008c 0x4>;
   clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
   clock-output-names = "mmc1",
          "mmc1_output",
          "mmc1_sample";
  };

  mmc2_clk: clk@01c20090 {
   #clock-cells = <1>;
   compatible = "allwinner,sun4i-a10-mmc-clk";
   reg = <0x01c20090 0x4>;
   clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
   clock-output-names = "mmc2",
          "mmc2_output",
          "mmc2_sample";
  };

  mmc3_clk: clk@01c20094 {
   #clock-cells = <1>;
   compatible = "allwinner,sun4i-a10-mmc-clk";
   reg = <0x01c20094 0x4>;
   clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
   clock-output-names = "mmc3",
          "mmc3_output",
          "mmc3_sample";
  };

  ts_clk: clk@01c20098 {
   #clock-cells = <0>;
   compatible = "allwinner,sun4i-a10-mod0-clk";
   reg = <0x01c20098 0x4>;
   clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
   clock-output-names = "ts";
  };

  ss_clk: clk@01c2009c {
   #clock-cells = <0>;
   compatible = "allwinner,sun4i-a10-mod0-clk";
   reg = <0x01c2009c 0x4>;
   clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
   clock-output-names = "ss";
  };

  spi0_clk: clk@01c200a0 {
   #clock-cells = <0>;
   compatible = "allwinner,sun4i-a10-mod0-clk";
   reg = <0x01c200a0 0x4>;
   clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
   clock-output-names = "spi0";
  };

  spi1_clk: clk@01c200a4 {
   #clock-cells = <0>;
   compatible = "allwinner,sun4i-a10-mod0-clk";
   reg = <0x01c200a4 0x4>;
   clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
   clock-output-names = "spi1";
  };

  spi2_clk: clk@01c200a8 {
   #clock-cells = <0>;
   compatible = "allwinner,sun4i-a10-mod0-clk";
   reg = <0x01c200a8 0x4>;
   clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
   clock-output-names = "spi2";
  };

  pata_clk: clk@01c200ac {
   #clock-cells = <0>;
   compatible = "allwinner,sun4i-a10-mod0-clk";
   reg = <0x01c200ac 0x4>;
   clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
   clock-output-names = "pata";
  };

  ir0_clk: clk@01c200b0 {
   #clock-cells = <0>;
   compatible = "allwinner,sun4i-a10-mod0-clk";
   reg = <0x01c200b0 0x4>;
   clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
   clock-output-names = "ir0";
  };

  ir1_clk: clk@01c200b4 {
   #clock-cells = <0>;
   compatible = "allwinner,sun4i-a10-mod0-clk";
   reg = <0x01c200b4 0x4>;
   clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
   clock-output-names = "ir1";
  };

  i2s0_clk: clk@01c200b8 {
   #clock-cells = <0>;
   compatible = "allwinner,sun4i-a10-mod1-clk";
   reg = <0x01c200b8 0x4>;
   clocks = <&pll2 3>,
     <&pll2 2>,
     <&pll2 1>,
     <&pll2 0>;
   clock-output-names = "i2s0";
  };

  ac97_clk: clk@01c200bc {
   #clock-cells = <0>;
   compatible = "allwinner,sun4i-a10-mod1-clk";
   reg = <0x01c200bc 0x4>;
   clocks = <&pll2 3>,
     <&pll2 2>,
     <&pll2 1>,
     <&pll2 0>;
   clock-output-names = "ac97";
  };

  spdif_clk: clk@01c200c0 {
   #clock-cells = <0>;
   compatible = "allwinner,sun4i-a10-mod1-clk";
   reg = <0x01c200c0 0x4>;
   clocks = <&pll2 3>,
     <&pll2 2>,
     <&pll2 1>,
     <&pll2 0>;
   clock-output-names = "spdif";
  };

  keypad_clk: clk@01c200c4 {
   #clock-cells = <0>;
   compatible = "allwinner,sun4i-a10-mod0-clk";
   reg = <0x01c200c4 0x4>;
   clocks = <&osc24M>;
   clock-output-names = "keypad";
  };

  usb_clk: clk@01c200cc {
   #clock-cells = <1>;
   #reset-cells = <1>;
   compatible = "allwinner,sun4i-a10-usb-clk";
   reg = <0x01c200cc 0x4>;
   clocks = <&pll6 1>;
   clock-output-names = "usb_ohci0", "usb_ohci1",
          "usb_phy";
  };

  spi3_clk: clk@01c200d4 {
   #clock-cells = <0>;
   compatible = "allwinner,sun4i-a10-mod0-clk";
   reg = <0x01c200d4 0x4>;
   clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
   clock-output-names = "spi3";
  };

  i2s1_clk: clk@01c200d8 {
   #clock-cells = <0>;
   compatible = "allwinner,sun4i-a10-mod1-clk";
   reg = <0x01c200d8 0x4>;
   clocks = <&pll2 3>,
     <&pll2 2>,
     <&pll2 1>,
     <&pll2 0>;
   clock-output-names = "i2s1";
  };

  i2s2_clk: clk@01c200dc {
   #clock-cells = <0>;
   compatible = "allwinner,sun4i-a10-mod1-clk";
   reg = <0x01c200dc 0x4>;
   clocks = <&pll2 3>,
     <&pll2 2>,
     <&pll2 1>,
     <&pll2 0>;
   clock-output-names = "i2s2";
  };

  dram_gates: clk@01c20100 {
   #clock-cells = <1>;
   compatible = "allwinner,sun4i-a10-dram-gates-clk";
   reg = <0x01c20100 0x4>;
   clocks = <&pll5 0>;
   clock-indices = <0>,
     <1>, <2>,
     <3>,
     <4>,
     <5>, <6>,
     <15>,
     <24>, <25>,
     <26>, <27>,
     <28>, <29>;
   clock-output-names = "dram_ve",
          "dram_csi0", "dram_csi1",
          "dram_ts",
          "dram_tvd",
          "dram_tve0", "dram_tve1",
          "dram_output",
          "dram_de_fe1", "dram_de_fe0",
          "dram_de_be0", "dram_de_be1",
          "dram_de_mp", "dram_ace";
  };

  de_be0_clk: clk@01c20104 {
   #clock-cells = <0>;
   #reset-cells = <0>;
   compatible = "allwinner,sun4i-a10-display-clk";
   reg = <0x01c20104 0x4>;
   clocks = <&pll3>, <&pll7>, <&pll5 1>;
   clock-output-names = "de-be0";
  };

  de_be1_clk: clk@01c20108 {
   #clock-cells = <0>;
   #reset-cells = <0>;
   compatible = "allwinner,sun4i-a10-display-clk";
   reg = <0x01c20108 0x4>;
   clocks = <&pll3>, <&pll7>, <&pll5 1>;
   clock-output-names = "de-be1";
  };

  de_fe0_clk: clk@01c2010c {
   #clock-cells = <0>;
   #reset-cells = <0>;
   compatible = "allwinner,sun4i-a10-display-clk";
   reg = <0x01c2010c 0x4>;
   clocks = <&pll3>, <&pll7>, <&pll5 1>;
   clock-output-names = "de-fe0";
  };

  de_fe1_clk: clk@01c20110 {
   #clock-cells = <0>;
   #reset-cells = <0>;
   compatible = "allwinner,sun4i-a10-display-clk";
   reg = <0x01c20110 0x4>;
   clocks = <&pll3>, <&pll7>, <&pll5 1>;
   clock-output-names = "de-fe1";
  };

  tcon0_ch0_clk: clk@01c20118 {
   #clock-cells = <0>;
   #reset-cells = <1>;
   compatible = "allwinner,sun4i-a10-tcon-ch0-clk";
   reg = <0x01c20118 0x4>;
   clocks = <&pll3>, <&pll7>, <&pll3x2>, <&pll7x2>;
   clock-output-names = "tcon0-ch0-sclk";

  };

  tcon1_ch0_clk: clk@01c2011c {
   #clock-cells = <0>;
   #reset-cells = <1>;
   compatible = "allwinner,sun4i-a10-tcon-ch1-clk";
   reg = <0x01c2011c 0x4>;
   clocks = <&pll3>, <&pll7>, <&pll3x2>, <&pll7x2>;
   clock-output-names = "tcon1-ch0-sclk";

  };

  tcon0_ch1_clk: clk@01c2012c {
   #clock-cells = <0>;
   compatible = "allwinner,sun4i-a10-tcon-ch0-clk";
   reg = <0x01c2012c 0x4>;
   clocks = <&pll3>, <&pll7>, <&pll3x2>, <&pll7x2>;
   clock-output-names = "tcon0-ch1-sclk";

  };

  tcon1_ch1_clk: clk@01c20130 {
   #clock-cells = <0>;
   compatible = "allwinner,sun4i-a10-tcon-ch1-clk";
   reg = <0x01c20130 0x4>;
   clocks = <&pll3>, <&pll7>, <&pll3x2>, <&pll7x2>;
   clock-output-names = "tcon1-ch1-sclk";

  };

  ve_clk: clk@01c2013c {
   #clock-cells = <0>;
   #reset-cells = <0>;
   compatible = "allwinner,sun4i-a10-ve-clk";
   reg = <0x01c2013c 0x4>;
   clocks = <&pll4>;
   clock-output-names = "ve";
  };

  codec_clk: clk@01c20140 {
   #clock-cells = <0>;
   compatible = "allwinner,sun4i-a10-codec-clk";
   reg = <0x01c20140 0x4>;
   clocks = <&pll2 0>;
   clock-output-names = "codec";
  };

  mbus_clk: clk@01c2015c {
   #clock-cells = <0>;
   compatible = "allwinner,sun5i-a13-mbus-clk";
   reg = <0x01c2015c 0x4>;
   clocks = <&osc24M>, <&pll6 2>, <&pll5 1>;
   clock-output-names = "mbus";
  };
# 739 "arch/arm/boot/dts/sun7i-a20.dtsi"
  mii_phy_tx_clk: clk@2 {
   #clock-cells = <0>;
   compatible = "fixed-clock";
   clock-frequency = <25000000>;
   clock-output-names = "mii_phy_tx";
  };

  gmac_int_tx_clk: clk@3 {
   #clock-cells = <0>;
   compatible = "fixed-clock";
   clock-frequency = <125000000>;
   clock-output-names = "gmac_int_tx";
  };

  gmac_tx_clk: clk@01c20164 {
   #clock-cells = <0>;
   compatible = "allwinner,sun7i-a20-gmac-clk";
   reg = <0x01c20164 0x4>;
   clocks = <&mii_phy_tx_clk>, <&gmac_int_tx_clk>;
   clock-output-names = "gmac_tx";
  };




  osc24M_32k: clk@1 {
   #clock-cells = <0>;
   compatible = "fixed-factor-clock";
   clock-div = <750>;
   clock-mult = <1>;
   clocks = <&osc24M>;
   clock-output-names = "osc24M_32k";
  };

  clk_out_a: clk@01c201f0 {
   #clock-cells = <0>;
   compatible = "allwinner,sun7i-a20-out-clk";
   reg = <0x01c201f0 0x4>;
   clocks = <&osc24M_32k>, <&osc32k>, <&osc24M>;
   clock-output-names = "clk_out_a";
  };

  clk_out_b: clk@01c201f4 {
   #clock-cells = <0>;
   compatible = "allwinner,sun7i-a20-out-clk";
   reg = <0x01c201f4 0x4>;
   clocks = <&osc24M_32k>, <&osc32k>, <&osc24M>;
   clock-output-names = "clk_out_b";
  };
 };

 soc@01c00000 {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  sram-controller@01c00000 {
   compatible = "allwinner,sun4i-a10-sram-controller";
   reg = <0x01c00000 0x30>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   sram_a: sram@00000000 {
    compatible = "mmio-sram";
    reg = <0x00000000 0xc000>;
    #address-cells = <1>;
    #size-cells = <1>;
    ranges = <0 0x00000000 0xc000>;

    emac_sram: sram-section@8000 {
     compatible = "allwinner,sun4i-a10-sram-a3-a4";
     reg = <0x8000 0x4000>;
     status = "disabled";
    };
   };

   sram_d: sram@00010000 {
    compatible = "mmio-sram";
    reg = <0x00010000 0x1000>;
    #address-cells = <1>;
    #size-cells = <1>;
    ranges = <0 0x00010000 0x1000>;

    otg_sram: sram-section@0000 {
     compatible = "allwinner,sun4i-a10-sram-d";
     reg = <0x0000 0x1000>;
     status = "disabled";
    };
   };
  };

  nmi_intc: interrupt-controller@01c00030 {
   compatible = "allwinner,sun7i-a20-sc-nmi";
   interrupt-controller;
   #interrupt-cells = <2>;
   reg = <0x01c00030 0x0c>;
   interrupts = <0 0 4>;
  };

  dma: dma-controller@01c02000 {
   compatible = "allwinner,sun4i-a10-dma";
   reg = <0x01c02000 0x1000>;
   interrupts = <0 27 4>;
   clocks = <&ahb_gates 6>;
   #dma-cells = <2>;
  };

  nfc: nand@01c03000 {
   compatible = "allwinner,sun4i-a10-nand";
   reg = <0x01c03000 0x1000>;
   interrupts = <0 37 4>;
   clocks = <&ahb_gates 13>, <&nand_clk>;
   clock-names = "ahb", "mod";
   dmas = <&dma 1 3>;
   dma-names = "rxtx";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  spi0: spi@01c05000 {
   compatible = "allwinner,sun4i-a10-spi";
   reg = <0x01c05000 0x1000>;
   interrupts = <0 10 4>;
   clocks = <&ahb_gates 20>, <&spi0_clk>;
   clock-names = "ahb", "mod";
   dmas = <&dma 1 27>,
          <&dma 1 26>;
   dma-names = "rx", "tx";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
   num-cs = <4>;
  };

  spi1: spi@01c06000 {
   compatible = "allwinner,sun4i-a10-spi";
   reg = <0x01c06000 0x1000>;
   interrupts = <0 11 4>;
   clocks = <&ahb_gates 21>, <&spi1_clk>;
   clock-names = "ahb", "mod";
   dmas = <&dma 1 9>,
          <&dma 1 8>;
   dma-names = "rx", "tx";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
   num-cs = <1>;
  };

  emac: ethernet@01c0b000 {
   compatible = "allwinner,sun4i-a10-emac";
   reg = <0x01c0b000 0x1000>;
   interrupts = <0 55 4>;
   clocks = <&ahb_gates 17>;
   allwinner,sram = <&emac_sram 1>;
   status = "disabled";
  };

  mdio: mdio@01c0b080 {
   compatible = "allwinner,sun4i-a10-mdio";
   reg = <0x01c0b080 0x14>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  mmc0: mmc@01c0f000 {
   compatible = "allwinner,sun7i-a20-mmc";
   reg = <0x01c0f000 0x1000>;
   clocks = <&ahb_gates 8>,
     <&mmc0_clk 0>,
     <&mmc0_clk 1>,
     <&mmc0_clk 2>;
   clock-names = "ahb",
          "mmc",
          "output",
          "sample";
   interrupts = <0 32 4>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  mmc1: mmc@01c10000 {
   compatible = "allwinner,sun7i-a20-mmc";
   reg = <0x01c10000 0x1000>;
   clocks = <&ahb_gates 9>,
     <&mmc1_clk 0>,
     <&mmc1_clk 1>,
     <&mmc1_clk 2>;
   clock-names = "ahb",
          "mmc",
          "output",
          "sample";
   interrupts = <0 33 4>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  mmc2: mmc@01c11000 {
   compatible = "allwinner,sun7i-a20-mmc";
   reg = <0x01c11000 0x1000>;
   clocks = <&ahb_gates 10>,
     <&mmc2_clk 0>,
     <&mmc2_clk 1>,
     <&mmc2_clk 2>;
   clock-names = "ahb",
          "mmc",
          "output",
          "sample";
   interrupts = <0 34 4>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  mmc3: mmc@01c12000 {
   compatible = "allwinner,sun7i-a20-mmc";
   reg = <0x01c12000 0x1000>;
   clocks = <&ahb_gates 11>,
     <&mmc3_clk 0>,
     <&mmc3_clk 1>,
     <&mmc3_clk 2>;
   clock-names = "ahb",
          "mmc",
          "output",
          "sample";
   interrupts = <0 35 4>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  usb_otg: usb@01c13000 {
   compatible = "allwinner,sun4i-a10-musb";
   reg = <0x01c13000 0x0400>;
   clocks = <&ahb_gates 0>;
   interrupts = <0 38 4>;
   interrupt-names = "mc";
   phys = <&usbphy 0>;
   phy-names = "usb";
   extcon = <&usbphy 0>;
   allwinner,sram = <&otg_sram 1>;
   status = "disabled";
  };

  usbphy: phy@01c13400 {
   #phy-cells = <1>;
   compatible = "allwinner,sun7i-a20-usb-phy";
   reg = <0x01c13400 0x10 0x01c14800 0x4 0x01c1c800 0x4>;
   reg-names = "phy_ctrl", "pmu1", "pmu2";
   clocks = <&usb_clk 8>;
   clock-names = "usb_phy";
   resets = <&usb_clk 0>, <&usb_clk 1>, <&usb_clk 2>;
   reset-names = "usb0_reset", "usb1_reset", "usb2_reset";
   status = "disabled";
  };

  ehci0: usb@01c14000 {
   compatible = "allwinner,sun7i-a20-ehci", "generic-ehci";
   reg = <0x01c14000 0x100>;
   interrupts = <0 39 4>;
   clocks = <&ahb_gates 1>;
   phys = <&usbphy 1>;
   phy-names = "usb";
   status = "disabled";
  };

  ohci0: usb@01c14400 {
   compatible = "allwinner,sun7i-a20-ohci", "generic-ohci";
   reg = <0x01c14400 0x100>;
   interrupts = <0 64 4>;
   clocks = <&usb_clk 6>, <&ahb_gates 2>;
   phys = <&usbphy 1>;
   phy-names = "usb";
   status = "disabled";
  };

  crypto: crypto-engine@01c15000 {
   compatible = "allwinner,sun7i-a20-crypto",
         "allwinner,sun4i-a10-crypto";
   reg = <0x01c15000 0x1000>;
   interrupts = <0 86 4>;
   clocks = <&ahb_gates 5>, <&ss_clk>;
   clock-names = "ahb", "mod";
  };

  spi2: spi@01c17000 {
   compatible = "allwinner,sun4i-a10-spi";
   reg = <0x01c17000 0x1000>;
   interrupts = <0 12 4>;
   clocks = <&ahb_gates 22>, <&spi2_clk>;
   clock-names = "ahb", "mod";
   dmas = <&dma 1 29>,
          <&dma 1 28>;
   dma-names = "rx", "tx";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
   num-cs = <1>;
  };

  ahci: sata@01c18000 {
   compatible = "allwinner,sun4i-a10-ahci";
   reg = <0x01c18000 0x1000>;
   interrupts = <0 56 4>;
   clocks = <&pll6 0>, <&ahb_gates 25>;
   status = "disabled";
  };

  ehci1: usb@01c1c000 {
   compatible = "allwinner,sun7i-a20-ehci", "generic-ehci";
   reg = <0x01c1c000 0x100>;
   interrupts = <0 40 4>;
   clocks = <&ahb_gates 3>;
   phys = <&usbphy 2>;
   phy-names = "usb";
   status = "disabled";
  };

  ohci1: usb@01c1c400 {
   compatible = "allwinner,sun7i-a20-ohci", "generic-ohci";
   reg = <0x01c1c400 0x100>;
   interrupts = <0 65 4>;
   clocks = <&usb_clk 7>, <&ahb_gates 4>;
   phys = <&usbphy 2>;
   phy-names = "usb";
   status = "disabled";
  };

  spi3: spi@01c1f000 {
   compatible = "allwinner,sun4i-a10-spi";
   reg = <0x01c1f000 0x1000>;
   interrupts = <0 50 4>;
   clocks = <&ahb_gates 23>, <&spi3_clk>;
   clock-names = "ahb", "mod";
   dmas = <&dma 1 31>,
          <&dma 1 30>;
   dma-names = "rx", "tx";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
   num-cs = <1>;
  };

  pio: pinctrl@01c20800 {
   compatible = "allwinner,sun7i-a20-pinctrl";
   reg = <0x01c20800 0x400>;
   interrupts = <0 28 4>;
   clocks = <&apb0_gates 5>, <&osc24M>, <&osc32k>;
   clock-names = "apb", "hosc", "losc";
   gpio-controller;
   interrupt-controller;
   #interrupt-cells = <3>;
   #gpio-cells = <3>;

   can0_pins_a: can0@0 {
    pins = "PH20", "PH21";
    function = "can";
   };

   clk_out_a_pins_a: clk_out_a@0 {
    pins = "PI12";
    function = "clk_out_a";
   };

   clk_out_b_pins_a: clk_out_b@0 {
    pins = "PI13";
    function = "clk_out_b";
   };

   emac_pins_a: emac0@0 {
    pins = "PA0", "PA1", "PA2",
           "PA3", "PA4", "PA5", "PA6",
           "PA7", "PA8", "PA9", "PA10",
           "PA11", "PA12", "PA13", "PA14",
           "PA15", "PA16";
    function = "emac";
   };

   gmac_pins_mii_a: gmac_mii@0 {
    pins = "PA0", "PA1", "PA2",
           "PA3", "PA4", "PA5", "PA6",
           "PA7", "PA8", "PA9", "PA10",
           "PA11", "PA12", "PA13", "PA14",
           "PA15", "PA16";
    function = "gmac";
   };

   gmac_pins_rgmii_a: gmac_rgmii@0 {
    pins = "PA0", "PA1", "PA2",
           "PA3", "PA4", "PA5", "PA6",
            "PA7", "PA8", "PA10",
           "PA11", "PA12", "PA13",
           "PA15", "PA16";
    function = "gmac";




    drive-strength = <40>;
   };

   i2c0_pins_a: i2c0@0 {
    pins = "PB0", "PB1";
    function = "i2c0";
   };

   i2c1_pins_a: i2c1@0 {
    pins = "PB18", "PB19";
    function = "i2c1";
   };

   i2c2_pins_a: i2c2@0 {
    pins = "PB20", "PB21";
    function = "i2c2";
   };

   i2c3_pins_a: i2c3@0 {
    pins = "PI0", "PI1";
    function = "i2c3";
   };

   ir0_rx_pins_a: ir0@0 {
    pins = "PB4";
    function = "ir0";
   };

   ir0_tx_pins_a: ir0@1 {
    pins = "PB3";
    function = "ir0";
   };

   ir1_rx_pins_a: ir1@0 {
    pins = "PB23";
    function = "ir1";
   };

   ir1_tx_pins_a: ir1@1 {
    pins = "PB22";
    function = "ir1";
   };

   mmc0_pins_a: mmc0@0 {
    pins = "PF0", "PF1", "PF2",
           "PF3", "PF4", "PF5";
    function = "mmc0";
    drive-strength = <30>;
    bias-pull-up;
   };

   mmc2_pins_a: mmc2@0 {
    pins = "PC6", "PC7", "PC8",
           "PC9", "PC10", "PC11";
    function = "mmc2";
    drive-strength = <30>;
    bias-pull-up;
   };

   mmc3_pins_a: mmc3@0 {
    pins = "PI4", "PI5", "PI6",
           "PI7", "PI8", "PI9";
    function = "mmc3";
    drive-strength = <30>;
    bias-pull-up;
   };

   ps20_pins_a: ps20@0 {
    pins = "PI20", "PI21";
    function = "ps2";
   };

   ps21_pins_a: ps21@0 {
    pins = "PH12", "PH13";
    function = "ps2";
   };

   pwm0_pins_a: pwm0@0 {
    pins = "PB2";
    function = "pwm";
   };

   pwm1_pins_a: pwm1@0 {
    pins = "PI3";
    function = "pwm";
   };

   spdif_tx_pins_a: spdif@0 {
    pins = "PB13";
    function = "spdif";
    bias-pull-up;
   };

   spi0_pins_a: spi0@0 {
    pins = "PI11", "PI12", "PI13";
    function = "spi0";
   };

   spi0_cs0_pins_a: spi0_cs0@0 {
    pins = "PI10";
    function = "spi0";
   };

   spi0_cs1_pins_a: spi0_cs1@0 {
    pins = "PI14";
    function = "spi0";
   };

   spi1_pins_a: spi1@0 {
    pins = "PI17", "PI18", "PI19";
    function = "spi1";
   };

   spi1_cs0_pins_a: spi1_cs0@0 {
    pins = "PI16";
    function = "spi1";
   };

   spi2_pins_a: spi2@0 {
    pins = "PC20", "PC21", "PC22";
    function = "spi2";
   };

   spi2_pins_b: spi2@1 {
    pins = "PB15", "PB16", "PB17";
    function = "spi2";
   };

   spi2_cs0_pins_a: spi2_cs0@0 {
    pins = "PC19";
    function = "spi2";
   };

   spi2_cs0_pins_b: spi2_cs0@1 {
    pins = "PB14";
    function = "spi2";
   };

   uart0_pins_a: uart0@0 {
    pins = "PB22", "PB23";
    function = "uart0";
   };

   uart2_pins_a: uart2@0 {
    pins = "PI16", "PI17", "PI18", "PI19";
    function = "uart2";
   };

   uart3_pins_a: uart3@0 {
    pins = "PG6", "PG7", "PG8", "PG9";
    function = "uart3";
   };

   uart3_pins_b: uart3@1 {
    pins = "PH0", "PH1";
    function = "uart3";
   };

   uart4_pins_a: uart4@0 {
    pins = "PG10", "PG11";
    function = "uart4";
   };

   uart4_pins_b: uart4@1 {
    pins = "PH4", "PH5";
    function = "uart4";
   };

   uart5_pins_a: uart5@0 {
    pins = "PI10", "PI11";
    function = "uart5";
   };

   uart6_pins_a: uart6@0 {
    pins = "PI12", "PI13";
    function = "uart6";
   };

   uart7_pins_a: uart7@0 {
    pins = "PI20", "PI21";
    function = "uart7";
   };
  };

  timer@01c20c00 {
   compatible = "allwinner,sun4i-a10-timer";
   reg = <0x01c20c00 0x90>;
   interrupts = <0 22 4>,
         <0 23 4>,
         <0 24 4>,
         <0 25 4>,
         <0 67 4>,
         <0 68 4>;
   clocks = <&osc24M>;
  };

  wdt: watchdog@01c20c90 {
   compatible = "allwinner,sun4i-a10-wdt";
   reg = <0x01c20c90 0x10>;
  };

  rtc: rtc@01c20d00 {
   compatible = "allwinner,sun7i-a20-rtc";
   reg = <0x01c20d00 0x20>;
   interrupts = <0 24 4>;
  };

  pwm: pwm@01c20e00 {
   compatible = "allwinner,sun7i-a20-pwm";
   reg = <0x01c20e00 0xc>;
   clocks = <&osc24M>;
   #pwm-cells = <3>;
   status = "disabled";
  };

  spdif: spdif@01c21000 {
   #sound-dai-cells = <0>;
   compatible = "allwinner,sun4i-a10-spdif";
   reg = <0x01c21000 0x400>;
   interrupts = <0 13 4>;
   clocks = <&apb0_gates 1>, <&spdif_clk>;
   clock-names = "apb", "spdif";
   dmas = <&dma 0 2>,
          <&dma 0 2>;
   dma-names = "rx", "tx";
   status = "disabled";
  };

  ir0: ir@01c21800 {
   compatible = "allwinner,sun4i-a10-ir";
   clocks = <&apb0_gates 6>, <&ir0_clk>;
   clock-names = "apb", "ir";
   interrupts = <0 5 4>;
   reg = <0x01c21800 0x40>;
   status = "disabled";
  };

  ir1: ir@01c21c00 {
   compatible = "allwinner,sun4i-a10-ir";
   clocks = <&apb0_gates 7>, <&ir1_clk>;
   clock-names = "apb", "ir";
   interrupts = <0 6 4>;
   reg = <0x01c21c00 0x40>;
   status = "disabled";
  };

  i2s1: i2s@01c22000 {
   #sound-dai-cells = <0>;
   compatible = "allwinner,sun4i-a10-i2s";
   reg = <0x01c22000 0x400>;
   interrupts = <0 87 4>;
   clocks = <&apb0_gates 4>, <&i2s1_clk>;
   clock-names = "apb", "mod";
   dmas = <&dma 0 4>,
          <&dma 0 4>;
   dma-names = "rx", "tx";
   status = "disabled";
  };

  i2s0: i2s@01c22400 {
   #sound-dai-cells = <0>;
   compatible = "allwinner,sun4i-a10-i2s";
   reg = <0x01c22400 0x400>;
   interrupts = <0 16 4>;
   clocks = <&apb0_gates 3>, <&i2s0_clk>;
   clock-names = "apb", "mod";
   dmas = <&dma 0 3>,
          <&dma 0 3>;
   dma-names = "rx", "tx";
   status = "disabled";
  };

  lradc: lradc@01c22800 {
   compatible = "allwinner,sun4i-a10-lradc-keys";
   reg = <0x01c22800 0x100>;
   interrupts = <0 31 4>;
   status = "disabled";
  };

  codec: codec@01c22c00 {
   #sound-dai-cells = <0>;
   compatible = "allwinner,sun7i-a20-codec";
   reg = <0x01c22c00 0x40>;
   interrupts = <0 30 4>;
   clocks = <&apb0_gates 0>, <&codec_clk>;
   clock-names = "apb", "codec";
   dmas = <&dma 0 19>,
          <&dma 0 19>;
   dma-names = "rx", "tx";
   status = "disabled";
  };

  sid: eeprom@01c23800 {
   compatible = "allwinner,sun7i-a20-sid";
   reg = <0x01c23800 0x200>;
  };

  i2s2: i2s@01c24400 {
   #sound-dai-cells = <0>;
   compatible = "allwinner,sun4i-a10-i2s";
   reg = <0x01c24400 0x400>;
   interrupts = <0 90 4>;
   clocks = <&apb0_gates 8>, <&i2s2_clk>;
   clock-names = "apb", "mod";
   dmas = <&dma 0 6>,
          <&dma 0 6>;
   dma-names = "rx", "tx";
   status = "disabled";
  };

  rtp: rtp@01c25000 {
   compatible = "allwinner,sun5i-a13-ts";
   reg = <0x01c25000 0x100>;
   interrupts = <0 29 4>;
   #thermal-sensor-cells = <0>;
  };

  uart0: serial@01c28000 {
   compatible = "snps,dw-apb-uart";
   reg = <0x01c28000 0x400>;
   interrupts = <0 1 4>;
   reg-shift = <2>;
   reg-io-width = <4>;
   clocks = <&apb1_gates 16>;
   status = "disabled";
  };

  uart1: serial@01c28400 {
   compatible = "snps,dw-apb-uart";
   reg = <0x01c28400 0x400>;
   interrupts = <0 2 4>;
   reg-shift = <2>;
   reg-io-width = <4>;
   clocks = <&apb1_gates 17>;
   status = "disabled";
  };

  uart2: serial@01c28800 {
   compatible = "snps,dw-apb-uart";
   reg = <0x01c28800 0x400>;
   interrupts = <0 3 4>;
   reg-shift = <2>;
   reg-io-width = <4>;
   clocks = <&apb1_gates 18>;
   status = "disabled";
  };

  uart3: serial@01c28c00 {
   compatible = "snps,dw-apb-uart";
   reg = <0x01c28c00 0x400>;
   interrupts = <0 4 4>;
   reg-shift = <2>;
   reg-io-width = <4>;
   clocks = <&apb1_gates 19>;
   status = "disabled";
  };

  uart4: serial@01c29000 {
   compatible = "snps,dw-apb-uart";
   reg = <0x01c29000 0x400>;
   interrupts = <0 17 4>;
   reg-shift = <2>;
   reg-io-width = <4>;
   clocks = <&apb1_gates 20>;
   status = "disabled";
  };

  uart5: serial@01c29400 {
   compatible = "snps,dw-apb-uart";
   reg = <0x01c29400 0x400>;
   interrupts = <0 18 4>;
   reg-shift = <2>;
   reg-io-width = <4>;
   clocks = <&apb1_gates 21>;
   status = "disabled";
  };

  uart6: serial@01c29800 {
   compatible = "snps,dw-apb-uart";
   reg = <0x01c29800 0x400>;
   interrupts = <0 19 4>;
   reg-shift = <2>;
   reg-io-width = <4>;
   clocks = <&apb1_gates 22>;
   status = "disabled";
  };

  uart7: serial@01c29c00 {
   compatible = "snps,dw-apb-uart";
   reg = <0x01c29c00 0x400>;
   interrupts = <0 20 4>;
   reg-shift = <2>;
   reg-io-width = <4>;
   clocks = <&apb1_gates 23>;
   status = "disabled";
  };

  ps20: ps2@01c2a000 {
   compatible = "allwinner,sun4i-a10-ps2";
   reg = <0x01c2a000 0x400>;
   interrupts = <0 62 4>;
   clocks = <&apb1_gates 6>;
   status = "disabled";
  };

  ps21: ps2@01c2a400 {
   compatible = "allwinner,sun4i-a10-ps2";
   reg = <0x01c2a400 0x400>;
   interrupts = <0 63 4>;
   clocks = <&apb1_gates 7>;
   status = "disabled";
  };

  i2c0: i2c@01c2ac00 {
   compatible = "allwinner,sun7i-a20-i2c",
         "allwinner,sun4i-a10-i2c";
   reg = <0x01c2ac00 0x400>;
   interrupts = <0 7 4>;
   clocks = <&apb1_gates 0>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  i2c1: i2c@01c2b000 {
   compatible = "allwinner,sun7i-a20-i2c",
         "allwinner,sun4i-a10-i2c";
   reg = <0x01c2b000 0x400>;
   interrupts = <0 8 4>;
   clocks = <&apb1_gates 1>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  i2c2: i2c@01c2b400 {
   compatible = "allwinner,sun7i-a20-i2c",
         "allwinner,sun4i-a10-i2c";
   reg = <0x01c2b400 0x400>;
   interrupts = <0 9 4>;
   clocks = <&apb1_gates 2>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  i2c3: i2c@01c2b800 {
   compatible = "allwinner,sun7i-a20-i2c",
         "allwinner,sun4i-a10-i2c";
   reg = <0x01c2b800 0x400>;
   interrupts = <0 88 4>;
   clocks = <&apb1_gates 3>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  can0: can@01c2bc00 {
   compatible = "allwinner,sun7i-a20-can",
         "allwinner,sun4i-a10-can";
   reg = <0x01c2bc00 0x400>;
   interrupts = <0 26 4>;
   clocks = <&apb1_gates 4>;
   status = "disabled";
  };

  i2c4: i2c@01c2c000 {
   compatible = "allwinner,sun7i-a20-i2c",
         "allwinner,sun4i-a10-i2c";
   reg = <0x01c2c000 0x400>;
   interrupts = <0 89 4>;
   clocks = <&apb1_gates 15>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  gmac: ethernet@01c50000 {
   compatible = "allwinner,sun7i-a20-gmac";
   reg = <0x01c50000 0x10000>;
   interrupts = <0 85 4>;
   interrupt-names = "macirq";
   clocks = <&ahb_gates 49>, <&gmac_tx_clk>;
   clock-names = "stmmaceth", "allwinner_gmac_tx";
   snps,pbl = <2>;
   snps,fixed-burst;
   snps,force_sf_dma_mode;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  hstimer@01c60000 {
   compatible = "allwinner,sun7i-a20-hstimer";
   reg = <0x01c60000 0x1000>;
   interrupts = <0 81 4>,
         <0 82 4>,
         <0 83 4>,
         <0 84 4>;
   clocks = <&ahb_gates 28>;
  };

  gic: interrupt-controller@01c81000 {
   compatible = "arm,gic-400", "arm,cortex-a7-gic", "arm,cortex-a15-gic";
   reg = <0x01c81000 0x1000>,
         <0x01c82000 0x2000>,
         <0x01c84000 0x2000>,
         <0x01c86000 0x2000>;
   interrupt-controller;
   #interrupt-cells = <3>;
   interrupts = <1 9 ((((1 << (4)) - 1) << 8) | 4)>;
  };

 };
};
# 45 "arch/arm/boot/dts/sun7i-a20-lamobo-r1.dts" 2
# 1 "arch/arm/boot/dts/sunxi-common-regulators.dtsi" 1
# 45 "arch/arm/boot/dts/sunxi-common-regulators.dtsi"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 46 "arch/arm/boot/dts/sunxi-common-regulators.dtsi" 2

/ {
 reg_ahci_5v: ahci-5v {
  compatible = "regulator-fixed";
  regulator-name = "ahci-5v";
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
  regulator-boot-on;
  enable-active-high;
  gpio = <&pio 1 8 0>;
  status = "disabled";
 };

 reg_usb0_vbus: usb0-vbus {
  compatible = "regulator-fixed";
  regulator-name = "usb0-vbus";
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
  enable-active-high;
  gpio = <&pio 1 9 0>;
  status = "disabled";
 };

 reg_usb1_vbus: usb1-vbus {
  compatible = "regulator-fixed";
  regulator-name = "usb1-vbus";
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
  regulator-boot-on;
  enable-active-high;
  gpio = <&pio 7 6 0>;
  status = "disabled";
 };

 reg_usb2_vbus: usb2-vbus {
  compatible = "regulator-fixed";
  regulator-name = "usb2-vbus";
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
  regulator-boot-on;
  enable-active-high;
  gpio = <&pio 7 3 0>;
  status = "disabled";
 };

 reg_vcc3v0: vcc3v0 {
  compatible = "regulator-fixed";
  regulator-name = "vcc3v0";
  regulator-min-microvolt = <3000000>;
  regulator-max-microvolt = <3000000>;
 };

 reg_vcc3v3: vcc3v3 {
  compatible = "regulator-fixed";
  regulator-name = "vcc3v3";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
 };

 reg_vcc5v0: vcc5v0 {
  compatible = "regulator-fixed";
  regulator-name = "vcc5v0";
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
 };
};
# 46 "arch/arm/boot/dts/sun7i-a20-lamobo-r1.dts" 2




/ {
 model = "Lamobo R1";
 compatible = "lamobo,lamobo-r1", "allwinner,sun7i-a20";

 aliases {
  serial0 = &uart0;
  serial1 = &uart3;
  serial2 = &uart7;
 };

 chosen {
  stdout-path = "serial0:115200n8";
 };

 leds {
  compatible = "gpio-leds";
  pinctrl-names = "default";
  pinctrl-0 = <&led_pins_lamobo_r1>;

  green {
   label = "lamobo_r1:green:usr";
   gpios = <&pio 7 24 0>;
  };
 };

 reg_gmac_3v3: gmac-3v3 {
  compatible = "regulator-fixed";
  pinctrl-names = "default";
  pinctrl-0 = <&gmac_power_pin_lamobo_r1>;
  regulator-name = "gmac-3v3";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  startup-delay-us = <100000>;
  enable-active-high;
  gpio = <&pio 7 23 0>;
 };
};

&ahci {
 target-supply = <&reg_ahci_5v>;
 status = "okay";
};

&codec {
 status = "okay";
};

&cpu0 {
 cpu-supply = <&reg_dcdc2>;
};

&ehci0 {
 status = "okay";
};

&ehci1 {
 status = "okay";
};

&gmac {
 pinctrl-names = "default";
 pinctrl-0 = <&gmac_pins_rgmii_a>;
 phy-mode = "rgmii";
 phy-supply = <&reg_gmac_3v3>;
 status = "okay";

 fixed-link {
  speed = <1000>;
  full-duplex;
 };

 mdio {
  compatible = "snps,dwmac-mdio";
  #address-cells = <1>;
  #size-cells = <0>;

  switch: ethernet-switch@1e {
   compatible = "brcm,bcm53125";
   reg = <30>;
   #address-cells = <1>;
   #size-cells = <0>;

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port0: port@0 {
     reg = <0>;
     label = "lan2";
    };

    port1: port@1 {
     reg = <1>;
     label = "lan3";
    };

    port2: port@2 {
     reg = <2>;
     label = "lan4";
    };

    port3: port@3 {
     reg = <3>;
     label = "wan";
    };

    port4: port@4 {
     reg = <4>;
     label = "lan1";
    };

    port8: port@8 {
     reg = <8>;
     label = "cpu";
     ethernet = <&gmac>;
     phy-mode = "rgmii-txid";
     fixed-link {
      speed = <1000>;
      full-duplex;
     };
    };
   };
  };
 };
};

&i2c0 {
 pinctrl-names = "default";
 pinctrl-0 = <&i2c0_pins_a>;
 status = "okay";

 axp209: pmic@34 {
  reg = <0x34>;
  interrupt-parent = <&nmi_intc>;
  interrupts = <0 8>;
 };
};

&i2c2 {
 pinctrl-names = "default";
 pinctrl-0 = <&i2c2_pins_a>;
 status = "okay";
};

&ir0 {
 pinctrl-names = "default";
 pinctrl-0 = <&ir0_rx_pins_a>;
 status = "okay";
};

&mmc0 {
 pinctrl-names = "default";
 pinctrl-0 = <&mmc0_pins_a>, <&mmc0_cd_pin_lamobo_r1>;
 vmmc-supply = <&reg_vcc3v3>;
 bus-width = <4>;
 cd-gpios = <&pio 7 10 0>;
 cd-inverted;
 status = "okay";
};

&ohci0 {
 status = "okay";
};

&otg_sram {
 status = "okay";
};

&pio {
 usb0_id_detect_pin: usb0_id_detect_pin@0 {
  pins = "PH4";
  function = "gpio_in";
  bias-pull-up;
 };

 mmc0_cd_pin_lamobo_r1: mmc0_cd_pin@0 {
  pins = "PH10";
  function = "gpio_in";
  bias-pull-up;
 };

 gmac_power_pin_lamobo_r1: gmac_power_pin@0 {
  pins = "PH23";
  function = "gpio_out";
 };

 led_pins_lamobo_r1: led_pins@0 {
  pins = "PH24";
  function = "gpio_out";
 };
};

# 1 "arch/arm/boot/dts/axp209.dtsi" 1
# 51 "arch/arm/boot/dts/axp209.dtsi"
&axp209 {
 compatible = "x-powers,axp209";
 interrupt-controller;
 #interrupt-cells = <1>;

 ac_power_supply: ac-power-supply {
  compatible = "x-powers,axp202-ac-power-supply";
  status = "disabled";
 };

 axp_gpio: gpio {
  compatible = "x-powers,axp209-gpio";
  gpio-controller;
  #gpio-cells = <2>;
 };

 battery_power_supply: battery-power-supply {
  compatible = "x-powers,axp209-battery-power-supply";
  status = "disabled";
 };

 regulators {

  x-powers,dcdc-freq = <1500>;

  reg_dcdc2: dcdc2 {
   regulator-name = "dcdc2";
  };

  reg_dcdc3: dcdc3 {
   regulator-name = "dcdc3";
  };

  reg_ldo1: ldo1 {

   regulator-always-on;
   regulator-min-microvolt = <1300000>;
   regulator-max-microvolt = <1300000>;
   regulator-name = "ldo1";
  };

  reg_ldo2: ldo2 {
   regulator-name = "ldo2";
  };

  reg_ldo3: ldo3 {
   regulator-name = "ldo3";
  };

  reg_ldo4: ldo4 {
   regulator-name = "ldo4";
  };

  reg_ldo5: ldo5 {
   regulator-name = "ldo5";
   status = "disabled";
  };
 };

 usb_power_supply: usb_power_supply {
  compatible = "x-powers,axp202-usb-power-supply";
  status = "disabled";
 };
};
# 243 "arch/arm/boot/dts/sun7i-a20-lamobo-r1.dts" 2

&reg_ahci_5v {
 gpio = <&pio 1 3 0>;
 status = "okay";
};

&reg_dcdc2 {
 regulator-always-on;
 regulator-min-microvolt = <1000000>;
 regulator-max-microvolt = <1400000>;
 regulator-name = "vdd-cpu";
};

&reg_dcdc3 {
 regulator-always-on;
 regulator-min-microvolt = <1000000>;
 regulator-max-microvolt = <1400000>;
 regulator-name = "vdd-int-dll";
};

&reg_ldo1 {
 regulator-name = "vdd-rtc";
};

&reg_ldo2 {
 regulator-always-on;
 regulator-min-microvolt = <3000000>;
 regulator-max-microvolt = <3000000>;
 regulator-name = "avcc";
};

&reg_usb0_vbus {
 status = "okay";
};

&reg_usb2_vbus {
 gpio = <&pio 7 12 0>;
 status = "okay";
};

&spi0 {
 pinctrl-names = "default";
 pinctrl-0 = <&spi0_pins_a>,
      <&spi0_cs0_pins_a>,
      <&spi0_cs1_pins_a>;
 status = "okay";
};

&uart0 {
 pinctrl-names = "default";
 pinctrl-0 = <&uart0_pins_a>;
 status = "okay";
};

&uart3 {
 pinctrl-names = "default";
 pinctrl-0 = <&uart3_pins_b>;
 status = "okay";
};

&uart7 {
 pinctrl-names = "default";
 pinctrl-0 = <&uart7_pins_a>;
 status = "okay";
};

&usb_otg {
 dr_mode = "otg";
 status = "okay";
};

&usb_power_supply {
 status = "okay";
};

&usbphy {
 pinctrl-names = "default";
 pinctrl-0 = <&usb0_id_detect_pin>;
 usb0_id_det-gpio = <&pio 7 4 0>;
 usb0_vbus_power-supply = <&usb_power_supply>;
 usb0_vbus-supply = <&reg_usb0_vbus>;
 usb2_vbus-supply = <&reg_usb2_vbus>;
 status = "okay";
};
