
GPIOA_Led_Toggle.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000001d8  08000198  08000198  00001198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000370  08000378  00001378  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000370  08000370  00001378  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08000370  08000370  00001378  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08000370  08000378  00001378  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000370  08000370  00001370  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000374  08000374  00001374  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  00001378  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000378  00002000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000378  0000201c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00001378  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000048c  00000000  00000000  000013a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000001c6  00000000  00000000  00001834  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000068  00000000  00000000  00001a00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000040  00000000  00000000  00001a68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000dd8a  00000000  00000000  00001aa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00000b68  00000000  00000000  0000f832  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0004feef  00000000  00000000  0001039a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00060289  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000008c  00000000  00000000  000602cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000072  00000000  00000000  00060358  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000000 	.word	0x20000000
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08000358 	.word	0x08000358

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000004 	.word	0x20000004
 80001d4:	08000358 	.word	0x08000358

080001d8 <GPIOA_Init>:

#define RCC_PLLCFGR_PLLN_2EN    (1U << 7)

#define RCC_PLLCFGR_PLLPEN      (1U << 0)

void GPIOA_Init(void) {
 80001d8:	b480      	push	{r7}
 80001da:	af00      	add	r7, sp, #0

	// Configure PLL as clock source

	// Enable HSI ( = 16 MHZ) as PLL clock source

	 RCC->CR |= RCC_CR_HSIONEN;
 80001dc:	4b20      	ldr	r3, [pc, #128]	@ (8000260 <GPIOA_Init+0x88>)
 80001de:	681b      	ldr	r3, [r3, #0]
 80001e0:	4a1f      	ldr	r2, [pc, #124]	@ (8000260 <GPIOA_Init+0x88>)
 80001e2:	f043 0301 	orr.w	r3, r3, #1
 80001e6:	6013      	str	r3, [r2, #0]

	// Configure PLLM and so  VCO input frequency  = PLL input clock frequency / PLLM with 2 ≤ PLLM ≤ 63


	 RCC->PLLCFGR |= RCC_PLLCFGR_PLLMEN ; // VCO input frequency = 2 Mhz
 80001e8:	4b1d      	ldr	r3, [pc, #116]	@ (8000260 <GPIOA_Init+0x88>)
 80001ea:	685b      	ldr	r3, [r3, #4]
 80001ec:	4a1c      	ldr	r2, [pc, #112]	@ (8000260 <GPIOA_Init+0x88>)
 80001ee:	f043 0308 	orr.w	r3, r3, #8
 80001f2:	6053      	str	r3, [r2, #4]

	// Configure PLLIN and so  VCO output frequency = VCO input frequency × PLLIN  with  50 ≤ PLLIN ≤ 432

	// set PLLIN to 96 , VCO output frequency = 2 * 96 = 192 Mhz

	 RCC->PLLCFGR |= RCC_PLLCFGR_PLLN_1EN ;
 80001f4:	4b1a      	ldr	r3, [pc, #104]	@ (8000260 <GPIOA_Init+0x88>)
 80001f6:	685b      	ldr	r3, [r3, #4]
 80001f8:	4a19      	ldr	r2, [pc, #100]	@ (8000260 <GPIOA_Init+0x88>)
 80001fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80001fe:	6053      	str	r3, [r2, #4]
	 RCC->PLLCFGR |= RCC_PLLCFGR_PLLN_2EN ;
 8000200:	4b17      	ldr	r3, [pc, #92]	@ (8000260 <GPIOA_Init+0x88>)
 8000202:	685b      	ldr	r3, [r3, #4]
 8000204:	4a16      	ldr	r2, [pc, #88]	@ (8000260 <GPIOA_Init+0x88>)
 8000206:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800020a:	6053      	str	r3, [r2, #4]

    // Configure PLLP:  PLL output clock frequency = VCO frequency(192 Mhz) / PLLP (!!not to exceed 100MHz !!)


	RCC->PLLCFGR |= RCC_PLLCFGR_PLLPEN ;  // 192 /4 = 48 Mhz
 800020c:	4b14      	ldr	r3, [pc, #80]	@ (8000260 <GPIOA_Init+0x88>)
 800020e:	685b      	ldr	r3, [r3, #4]
 8000210:	4a13      	ldr	r2, [pc, #76]	@ (8000260 <GPIOA_Init+0x88>)
 8000212:	f043 0301 	orr.w	r3, r3, #1
 8000216:	6053      	str	r3, [r2, #4]

	// Configure PLLQ (  USB OTG FS Fclock = 48 MHz)

	 RCC->PLLCFGR |= RCC_PLLCFGR_PLLQEN;
 8000218:	4b11      	ldr	r3, [pc, #68]	@ (8000260 <GPIOA_Init+0x88>)
 800021a:	685b      	ldr	r3, [r3, #4]
 800021c:	4a10      	ldr	r2, [pc, #64]	@ (8000260 <GPIOA_Init+0x88>)
 800021e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000222:	6053      	str	r3, [r2, #4]

	 // enable PLL

	  RCC->CR |= RCC_CR_PLLONEN;
 8000224:	4b0e      	ldr	r3, [pc, #56]	@ (8000260 <GPIOA_Init+0x88>)
 8000226:	681b      	ldr	r3, [r3, #0]
 8000228:	4a0d      	ldr	r2, [pc, #52]	@ (8000260 <GPIOA_Init+0x88>)
 800022a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800022e:	6013      	str	r3, [r2, #0]

	// enable clock access for port A ( PA1)

    RCC->AHB1ENR |= RCC_GPIOAEN ;
 8000230:	4b0b      	ldr	r3, [pc, #44]	@ (8000260 <GPIOA_Init+0x88>)
 8000232:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000234:	4a0a      	ldr	r2, [pc, #40]	@ (8000260 <GPIOA_Init+0x88>)
 8000236:	f043 0301 	orr.w	r3, r3, #1
 800023a:	6313      	str	r3, [r2, #48]	@ 0x30

	// set PA5 mode to output (0x1 = 10:11)

	GPIOA->MODER |= (1U << 10);
 800023c:	4b09      	ldr	r3, [pc, #36]	@ (8000264 <GPIOA_Init+0x8c>)
 800023e:	681b      	ldr	r3, [r3, #0]
 8000240:	4a08      	ldr	r2, [pc, #32]	@ (8000264 <GPIOA_Init+0x8c>)
 8000242:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000246:	6013      	str	r3, [r2, #0]

	GPIOA->MODER &= ~(1U << 11);
 8000248:	4b06      	ldr	r3, [pc, #24]	@ (8000264 <GPIOA_Init+0x8c>)
 800024a:	681b      	ldr	r3, [r3, #0]
 800024c:	4a05      	ldr	r2, [pc, #20]	@ (8000264 <GPIOA_Init+0x8c>)
 800024e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8000252:	6013      	str	r3, [r2, #0]


}
 8000254:	bf00      	nop
 8000256:	46bd      	mov	sp, r7
 8000258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800025c:	4770      	bx	lr
 800025e:	bf00      	nop
 8000260:	40023800 	.word	0x40023800
 8000264:	40020000 	.word	0x40020000

08000268 <main>:

#include <Init.h>
#include "stm32f4xx.h"


int main (void) {
 8000268:	b580      	push	{r7, lr}
 800026a:	b082      	sub	sp, #8
 800026c:	af00      	add	r7, sp, #0


	 GPIOA_Init();
 800026e:	f7ff ffb3 	bl	80001d8 <GPIOA_Init>

	while (1) {

		// set PA5 high

		GPIOA->ODR |= (1U << 5) ;
 8000272:	4b10      	ldr	r3, [pc, #64]	@ (80002b4 <main+0x4c>)
 8000274:	695b      	ldr	r3, [r3, #20]
 8000276:	4a0f      	ldr	r2, [pc, #60]	@ (80002b4 <main+0x4c>)
 8000278:	f043 0320 	orr.w	r3, r3, #32
 800027c:	6153      	str	r3, [r2, #20]

		// simple delay

		for (volatile uint32_t i = 0; i < 500000; i++) {};
 800027e:	2300      	movs	r3, #0
 8000280:	607b      	str	r3, [r7, #4]
 8000282:	e002      	b.n	800028a <main+0x22>
 8000284:	687b      	ldr	r3, [r7, #4]
 8000286:	3301      	adds	r3, #1
 8000288:	607b      	str	r3, [r7, #4]
 800028a:	687b      	ldr	r3, [r7, #4]
 800028c:	4a0a      	ldr	r2, [pc, #40]	@ (80002b8 <main+0x50>)
 800028e:	4293      	cmp	r3, r2
 8000290:	d9f8      	bls.n	8000284 <main+0x1c>

		// set PA5 low

		GPIOA->ODR &= ~(1U << 5) ;
 8000292:	4b08      	ldr	r3, [pc, #32]	@ (80002b4 <main+0x4c>)
 8000294:	695b      	ldr	r3, [r3, #20]
 8000296:	4a07      	ldr	r2, [pc, #28]	@ (80002b4 <main+0x4c>)
 8000298:	f023 0320 	bic.w	r3, r3, #32
 800029c:	6153      	str	r3, [r2, #20]

		// simple delay

		for (volatile uint32_t i = 0; i < 500000; i++) {};
 800029e:	2300      	movs	r3, #0
 80002a0:	603b      	str	r3, [r7, #0]
 80002a2:	e002      	b.n	80002aa <main+0x42>
 80002a4:	683b      	ldr	r3, [r7, #0]
 80002a6:	3301      	adds	r3, #1
 80002a8:	603b      	str	r3, [r7, #0]
 80002aa:	683b      	ldr	r3, [r7, #0]
 80002ac:	4a02      	ldr	r2, [pc, #8]	@ (80002b8 <main+0x50>)
 80002ae:	4293      	cmp	r3, r2
 80002b0:	d9f8      	bls.n	80002a4 <main+0x3c>
		GPIOA->ODR |= (1U << 5) ;
 80002b2:	e7de      	b.n	8000272 <main+0xa>
 80002b4:	40020000 	.word	0x40020000
 80002b8:	0007a11f 	.word	0x0007a11f

080002bc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80002bc:	480d      	ldr	r0, [pc, #52]	@ (80002f4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80002be:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80002c0:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80002c4:	480c      	ldr	r0, [pc, #48]	@ (80002f8 <LoopForever+0x6>)
  ldr r1, =_edata
 80002c6:	490d      	ldr	r1, [pc, #52]	@ (80002fc <LoopForever+0xa>)
  ldr r2, =_sidata
 80002c8:	4a0d      	ldr	r2, [pc, #52]	@ (8000300 <LoopForever+0xe>)
  movs r3, #0
 80002ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80002cc:	e002      	b.n	80002d4 <LoopCopyDataInit>

080002ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80002ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80002d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80002d2:	3304      	adds	r3, #4

080002d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80002d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80002d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80002d8:	d3f9      	bcc.n	80002ce <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80002da:	4a0a      	ldr	r2, [pc, #40]	@ (8000304 <LoopForever+0x12>)
  ldr r4, =_ebss
 80002dc:	4c0a      	ldr	r4, [pc, #40]	@ (8000308 <LoopForever+0x16>)
  movs r3, #0
 80002de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80002e0:	e001      	b.n	80002e6 <LoopFillZerobss>

080002e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80002e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80002e4:	3204      	adds	r2, #4

080002e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80002e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80002e8:	d3fb      	bcc.n	80002e2 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 80002ea:	f000 f811 	bl	8000310 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 80002ee:	f7ff ffbb 	bl	8000268 <main>

080002f2 <LoopForever>:

LoopForever:
  b LoopForever
 80002f2:	e7fe      	b.n	80002f2 <LoopForever>
  ldr   r0, =_estack
 80002f4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80002f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80002fc:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000300:	08000378 	.word	0x08000378
  ldr r2, =_sbss
 8000304:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000308:	2000001c 	.word	0x2000001c

0800030c <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800030c:	e7fe      	b.n	800030c <ADC_IRQHandler>
	...

08000310 <__libc_init_array>:
 8000310:	b570      	push	{r4, r5, r6, lr}
 8000312:	4d0d      	ldr	r5, [pc, #52]	@ (8000348 <__libc_init_array+0x38>)
 8000314:	4c0d      	ldr	r4, [pc, #52]	@ (800034c <__libc_init_array+0x3c>)
 8000316:	1b64      	subs	r4, r4, r5
 8000318:	10a4      	asrs	r4, r4, #2
 800031a:	2600      	movs	r6, #0
 800031c:	42a6      	cmp	r6, r4
 800031e:	d109      	bne.n	8000334 <__libc_init_array+0x24>
 8000320:	4d0b      	ldr	r5, [pc, #44]	@ (8000350 <__libc_init_array+0x40>)
 8000322:	4c0c      	ldr	r4, [pc, #48]	@ (8000354 <__libc_init_array+0x44>)
 8000324:	f000 f818 	bl	8000358 <_init>
 8000328:	1b64      	subs	r4, r4, r5
 800032a:	10a4      	asrs	r4, r4, #2
 800032c:	2600      	movs	r6, #0
 800032e:	42a6      	cmp	r6, r4
 8000330:	d105      	bne.n	800033e <__libc_init_array+0x2e>
 8000332:	bd70      	pop	{r4, r5, r6, pc}
 8000334:	f855 3b04 	ldr.w	r3, [r5], #4
 8000338:	4798      	blx	r3
 800033a:	3601      	adds	r6, #1
 800033c:	e7ee      	b.n	800031c <__libc_init_array+0xc>
 800033e:	f855 3b04 	ldr.w	r3, [r5], #4
 8000342:	4798      	blx	r3
 8000344:	3601      	adds	r6, #1
 8000346:	e7f2      	b.n	800032e <__libc_init_array+0x1e>
 8000348:	08000370 	.word	0x08000370
 800034c:	08000370 	.word	0x08000370
 8000350:	08000370 	.word	0x08000370
 8000354:	08000374 	.word	0x08000374

08000358 <_init>:
 8000358:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800035a:	bf00      	nop
 800035c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800035e:	bc08      	pop	{r3}
 8000360:	469e      	mov	lr, r3
 8000362:	4770      	bx	lr

08000364 <_fini>:
 8000364:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000366:	bf00      	nop
 8000368:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800036a:	bc08      	pop	{r3}
 800036c:	469e      	mov	lr, r3
 800036e:	4770      	bx	lr
