TimeQuest Timing Analyzer report for skeleton
Tue Nov 15 14:29:06 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'div|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'div|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'div|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 0C Model Hold: 'div|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'div|altpll_component|auto_generated|pll1|clk[0]'
 30. Fast 1200mV 0C Model Hold: 'div|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; skeleton                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.30        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  30.3%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------+-----------------------------------------------------+
; Clock Name                                      ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                            ; Targets                                             ;
+-------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------+-----------------------------------------------------+
; div|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; inclock ; div|altpll_component|auto_generated|pll1|inclk[0] ; { div|altpll_component|auto_generated|pll1|clk[0] } ;
; inclock                                         ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                   ; { inclock }                                         ;
+-------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                   ;
+-----------+-----------------+-------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                      ; Note ;
+-----------+-----------------+-------------------------------------------------+------+
; 15.15 MHz ; 15.15 MHz       ; div|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                      ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; div|altpll_component|auto_generated|pll1|clk[0] ; 16.999 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; div|altpll_component|auto_generated|pll1|clk[0] ; 0.362 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                        ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; inclock                                         ; 9.819  ; 0.000         ;
; div|altpll_component|auto_generated|pll1|clk[0] ; 49.708 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                 ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 16.999 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a22~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:6:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.464     ; 32.535     ;
; 17.219 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:6:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.471     ; 32.308     ;
; 17.261 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a22~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:5:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.464     ; 32.273     ;
; 17.274 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a22~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:4:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.471     ; 32.253     ;
; 17.290 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:6:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.487     ; 32.221     ;
; 17.297 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a22~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:1:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.472     ; 32.229     ;
; 17.305 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:6:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.461     ; 32.232     ;
; 17.407 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:6:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.486     ; 32.105     ;
; 17.466 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a22~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:9:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.465     ; 32.067     ;
; 17.471 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a22~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:10:r                                                                                        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.465     ; 32.062     ;
; 17.481 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:5:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.471     ; 32.046     ;
; 17.494 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:4:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.478     ; 32.026     ;
; 17.517 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:1:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.479     ; 32.002     ;
; 17.552 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:5:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.487     ; 31.959     ;
; 17.565 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:4:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.494     ; 31.939     ;
; 17.567 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:5:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.461     ; 31.970     ;
; 17.580 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:4:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.468     ; 31.950     ;
; 17.584 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a22~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:3:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.471     ; 31.943     ;
; 17.588 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:1:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.495     ; 31.915     ;
; 17.594 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a22~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:7:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.464     ; 31.940     ;
; 17.595 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a22~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:8:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.464     ; 31.939     ;
; 17.595 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a22~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:0:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.472     ; 31.931     ;
; 17.599 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a22~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:2:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.472     ; 31.927     ;
; 17.603 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:1:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.469     ; 31.926     ;
; 17.626 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a22~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:11:r                                                                                        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.465     ; 31.907     ;
; 17.669 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:5:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.486     ; 31.843     ;
; 17.682 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:4:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.493     ; 31.823     ;
; 17.686 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:9:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.472     ; 31.840     ;
; 17.691 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:10:r                                                                                        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.472     ; 31.835     ;
; 17.705 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:1:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.494     ; 31.799     ;
; 17.757 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:9:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.488     ; 31.753     ;
; 17.762 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:10:r                                                                                        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.488     ; 31.748     ;
; 17.772 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:9:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.462     ; 31.764     ;
; 17.777 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:10:r                                                                                        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.462     ; 31.759     ;
; 17.804 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:3:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.478     ; 31.716     ;
; 17.809 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:6:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.487     ; 31.702     ;
; 17.814 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:7:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.471     ; 31.713     ;
; 17.815 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:8:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.471     ; 31.712     ;
; 17.815 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:0:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.479     ; 31.704     ;
; 17.819 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:2:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.479     ; 31.700     ;
; 17.846 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:11:r                                                                                        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.472     ; 31.680     ;
; 17.874 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:9:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.487     ; 31.637     ;
; 17.875 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:3:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.494     ; 31.629     ;
; 17.879 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:10:r                                                                                        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.487     ; 31.632     ;
; 17.885 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:7:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.487     ; 31.626     ;
; 17.886 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:8:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.487     ; 31.625     ;
; 17.886 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:0:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.495     ; 31.617     ;
; 17.890 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:3:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.468     ; 31.640     ;
; 17.890 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:2:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.495     ; 31.613     ;
; 17.900 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:7:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.461     ; 31.637     ;
; 17.901 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:8:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.461     ; 31.636     ;
; 17.901 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:0:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.469     ; 31.628     ;
; 17.905 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:2:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.469     ; 31.624     ;
; 17.917 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:11:r                                                                                        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.488     ; 31.593     ;
; 17.932 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:11:r                                                                                        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.462     ; 31.604     ;
; 17.992 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:3:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.493     ; 31.513     ;
; 18.002 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:7:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.486     ; 31.510     ;
; 18.003 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:8:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.486     ; 31.509     ;
; 18.003 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:0:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.494     ; 31.501     ;
; 18.007 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:2:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.494     ; 31.497     ;
; 18.034 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:11:r                                                                                        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.487     ; 31.477     ;
; 18.071 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:5:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.487     ; 31.440     ;
; 18.084 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:4:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.494     ; 31.420     ;
; 18.107 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:1:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.495     ; 31.396     ;
; 18.276 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:9:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.488     ; 31.234     ;
; 18.281 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:10:r                                                                                        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.488     ; 31.229     ;
; 18.394 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:3:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.494     ; 31.110     ;
; 18.404 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:7:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.487     ; 31.107     ;
; 18.405 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:8:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.487     ; 31.106     ;
; 18.405 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:0:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.495     ; 31.098     ;
; 18.409 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:2:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.495     ; 31.094     ;
; 18.436 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:11:r                                                                                        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.488     ; 31.074     ;
; 21.231 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a22~porta_address_reg0 ; processor:myprocessor|dmem:DMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.153     ; 28.654     ;
; 21.234 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a22~porta_address_reg0 ; processor:myprocessor|dmem:DMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.118     ; 28.686     ;
; 21.257 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:6:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.471     ; 28.270     ;
; 21.290 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a22~porta_address_reg0 ; processor:myprocessor|dmem:DMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.153     ; 28.595     ;
; 21.458 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|dmem:DMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.160     ; 28.420     ;
; 21.461 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|dmem:DMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.125     ; 28.452     ;
; 21.517 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|dmem:DMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.160     ; 28.361     ;
; 21.519 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:5:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.471     ; 28.008     ;
; 21.525 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.141     ; 28.372     ;
; 21.532 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:4:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.478     ; 27.988     ;
; 21.537 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.150     ; 28.351     ;
; 21.540 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.115     ; 28.383     ;
; 21.547 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.151     ; 28.340     ;
; 21.555 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:1:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.479     ; 27.964     ;
; 21.576 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a22~porta_address_reg0 ; processor:myprocessor|dmem:DMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.155     ; 28.307     ;
; 21.577 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a22~porta_address_reg0 ; processor:myprocessor|dmem:DMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.154     ; 28.307     ;
; 21.583 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a22~porta_address_reg0 ; processor:myprocessor|dmem:DMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.158     ; 28.297     ;
; 21.590 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a22~porta_address_reg0 ; processor:myprocessor|dmem:DMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.160     ; 28.288     ;
; 21.596 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.150     ; 28.292     ;
; 21.606 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.151     ; 28.281     ;
; 21.642 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.140     ; 28.256     ;
; 21.664 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.150     ; 28.224     ;
; 21.690 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a22~porta_address_reg0 ; processor:myprocessor|dmem:DMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.162     ; 28.186     ;
; 21.723 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.150     ; 28.165     ;
; 21.724 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:9:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.472     ; 27.802     ;
; 21.729 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:10:r                                                                                        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.472     ; 27.797     ;
; 21.803 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|dmem:DMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.162     ; 28.073     ;
; 21.804 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|dmem:DMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.161     ; 28.073     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                      ;
+-------+------------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                                                                                        ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.362 ; ps2:myps2|tail[1]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.019      ;
; 0.397 ; ps2:myps2|tail[4]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.054      ;
; 0.402 ; lcd:mylcd|line2[13][5]       ; lcd:mylcd|line2[13][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|line2[15][5]       ; lcd:mylcd|line2[15][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|line2[11][5]       ; lcd:mylcd|line2[11][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|line2[9][5]        ; lcd:mylcd|line2[9][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|line2[10][5]       ; lcd:mylcd|line2[10][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|line2[14][5]       ; lcd:mylcd|line2[14][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|line2[8][5]        ; lcd:mylcd|line2[8][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|line2[12][5]       ; lcd:mylcd|line2[12][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|line2[6][5]        ; lcd:mylcd|line2[6][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|line2[2][5]        ; lcd:mylcd|line2[2][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|line2[0][5]        ; lcd:mylcd|line2[0][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|line2[4][5]        ; lcd:mylcd|line2[4][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ps2:myps2|fifo_write         ; ps2:myps2|fifo_write                                                                           ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ps2:myps2|shift              ; ps2:myps2|shift                                                                                ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ps2:myps2|break_code         ; ps2:myps2|break_code                                                                           ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ps2:myps2|bcount[2]          ; ps2:myps2|bcount[2]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ps2:myps2|bcount[1]          ; ps2:myps2|bcount[1]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ps2:myps2|bcount[3]          ; ps2:myps2|bcount[3]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ps2:myps2|bcount[0]          ; ps2:myps2|bcount[0]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ps2:myps2|reading_key        ; ps2:myps2|reading_key                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; lcd:mylcd|lcd_en             ; lcd:mylcd|lcd_en                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|line2[7][5]        ; lcd:mylcd|line2[7][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|line2[3][5]        ; lcd:mylcd|line2[3][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|line2[5][5]        ; lcd:mylcd|line2[5][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|line2[1][5]        ; lcd:mylcd|line2[1][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|ptr[3]             ; lcd:mylcd|ptr[3]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|ptr[2]             ; lcd:mylcd|ptr[2]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|ptr[1]             ; lcd:mylcd|ptr[1]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|ptr[0]             ; lcd:mylcd|ptr[0]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|printed_crlf       ; lcd:mylcd|printed_crlf                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|state1.A           ; lcd:mylcd|state1.A                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|index[0]           ; lcd:mylcd|index[0]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|index[2]           ; lcd:mylcd|index[2]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|index[3]           ; lcd:mylcd|index[3]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|index[4]           ; lcd:mylcd|index[4]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|index[5]           ; lcd:mylcd|index[5]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|index[1]           ; lcd:mylcd|index[1]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|cstart             ; lcd:mylcd|cstart                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|state1.B           ; lcd:mylcd|state1.B                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|state1.C           ; lcd:mylcd|state1.C                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|count[0]           ; lcd:mylcd|count[0]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|count[1]           ; lcd:mylcd|count[1]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|count[2]           ; lcd:mylcd|count[2]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|count[3]           ; lcd:mylcd|count[3]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|state2.C           ; lcd:mylcd|state2.C                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|buf_changed_ack    ; lcd:mylcd|buf_changed_ack                                                                      ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|buf_changed        ; lcd:mylcd|buf_changed                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ps2:myps2|ps2_clock_filtered ; ps2:myps2|ps2_clock_filtered                                                                   ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; lcd:mylcd|cdone              ; lcd:mylcd|cdone                                                                                ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lcd:mylcd|mstart             ; lcd:mylcd|mstart                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.407 ; ps2:myps2|tail[3]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.064      ;
; 0.428 ; lcd:mylcd|delay[17]          ; lcd:mylcd|delay[17]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; ps2:myps2|fcount[4]          ; ps2:myps2|fcount[4]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.694      ;
; 0.436 ; lcd:mylcd|line2[9][5]        ; lcd:mylcd|line1[9][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; lcd:mylcd|line2[8][5]        ; lcd:mylcd|line1[8][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; lcd:mylcd|line2[2][5]        ; lcd:mylcd|line1[2][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.703      ;
; 0.443 ; lcd:mylcd|state2.A           ; lcd:mylcd|state2.B                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.709      ;
; 0.444 ; lcd:mylcd|state1.B           ; lcd:mylcd|cstart                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.710      ;
; 0.450 ; ps2:myps2|prev_clock         ; ps2:myps2|reading_key                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.717      ;
; 0.457 ; lcd:mylcd|state1.D           ; lcd:mylcd|state1.A                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.723      ;
; 0.458 ; ps2:myps2|tail[4]            ; ps2:myps2|tail[4]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.724      ;
; 0.458 ; lcd:mylcd|state1.D           ; lcd:mylcd|state1.B                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.724      ;
; 0.465 ; lcd:mylcd|state2.C           ; lcd:mylcd|lcd_en                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.731      ;
; 0.467 ; ps2:myps2|tail[4]            ; ps2:myps2|fifo_rtl_0_bypass[9]                                                                 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.733      ;
; 0.468 ; lcd:mylcd|count[4]           ; lcd:mylcd|state2.D                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.734      ;
; 0.484 ; lcd:mylcd|index[5]           ; lcd:mylcd|buf_changed_ack                                                                      ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.750      ;
; 0.498 ; ps2:myps2|reading_key        ; ps2:myps2|bcount[3]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.765      ;
; 0.499 ; ps2:myps2|reading_key        ; ps2:myps2|bcount[0]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.766      ;
; 0.500 ; ps2:myps2|reading_key        ; ps2:myps2|bcount[1]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.767      ;
; 0.500 ; ps2:myps2|reading_key        ; ps2:myps2|bcount[2]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.767      ;
; 0.603 ; ps2:myps2|head[1]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~portb_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.274      ;
; 0.605 ; ps2:myps2|head[3]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~portb_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.276      ;
; 0.607 ; lcd:mylcd|line2[11][5]       ; lcd:mylcd|line1[11][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.874      ;
; 0.607 ; ps2:myps2|tail[2]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.264      ;
; 0.608 ; lcd:mylcd|line2[10][5]       ; lcd:mylcd|line1[10][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.875      ;
; 0.610 ; lcd:mylcd|line2[13][5]       ; lcd:mylcd|line1[13][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.877      ;
; 0.610 ; lcd:mylcd|line2[0][5]        ; lcd:mylcd|line1[0][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.877      ;
; 0.621 ; ps2:myps2|head[4]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~portb_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.292      ;
; 0.622 ; lcd:mylcd|line2[15][5]       ; lcd:mylcd|line1[15][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.889      ;
; 0.622 ; ps2:myps2|head[0]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~portb_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.293      ;
; 0.624 ; ps2:myps2|shift_reg[7]       ; ps2:myps2|shift_reg[6]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.890      ;
; 0.625 ; lcd:mylcd|line2[8][0]        ; lcd:mylcd|line1[8][0]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.892      ;
; 0.625 ; ps2:myps2|shift_reg[4]       ; ps2:myps2|shift_reg[3]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.891      ;
; 0.637 ; ps2:myps2|head[4]            ; ps2:myps2|head[4]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.903      ;
; 0.637 ; ps2:myps2|head[3]            ; ps2:myps2|head[3]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.903      ;
; 0.637 ; ps2:myps2|head[1]            ; ps2:myps2|head[1]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.903      ;
; 0.642 ; lcd:mylcd|line2[12][5]       ; lcd:mylcd|line1[12][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.909      ;
; 0.642 ; lcd:mylcd|delay[9]           ; lcd:mylcd|delay[9]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.908      ;
; 0.643 ; lcd:mylcd|delay[6]           ; lcd:mylcd|delay[6]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.908      ;
; 0.643 ; lcd:mylcd|delay[7]           ; lcd:mylcd|delay[7]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.908      ;
; 0.643 ; lcd:mylcd|delay[8]           ; lcd:mylcd|delay[8]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.908      ;
; 0.643 ; lcd:mylcd|delay[11]          ; lcd:mylcd|delay[11]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; lcd:mylcd|delay[12]          ; lcd:mylcd|delay[12]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; lcd:mylcd|delay[15]          ; lcd:mylcd|delay[15]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.909      ;
; 0.644 ; lcd:mylcd|delay[4]           ; lcd:mylcd|delay[4]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.909      ;
; 0.644 ; lcd:mylcd|delay[5]           ; lcd:mylcd|delay[5]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.909      ;
; 0.644 ; lcd:mylcd|delay[13]          ; lcd:mylcd|delay[13]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; lcd:mylcd|delay[14]          ; lcd:mylcd|delay[14]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.910      ;
+-------+------------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 194.525 ns




+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                    ;
+-----------+-----------------+-------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                      ; Note ;
+-----------+-----------------+-------------------------------------------------+------+
; 16.35 MHz ; 16.35 MHz       ; div|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; div|altpll_component|auto_generated|pll1|clk[0] ; 19.413 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; div|altpll_component|auto_generated|pll1|clk[0] ; 0.354 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; inclock                                         ; 9.799  ; 0.000         ;
; div|altpll_component|auto_generated|pll1|clk[0] ; 49.709 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                 ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 19.413 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a22~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:6:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.423     ; 30.163     ;
; 19.642 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:6:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.431     ; 29.926     ;
; 19.663 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:6:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.445     ; 29.891     ;
; 19.670 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a22~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:5:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.423     ; 29.906     ;
; 19.673 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a22~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:4:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.430     ; 29.896     ;
; 19.693 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a22~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:1:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.431     ; 29.875     ;
; 19.769 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:6:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.419     ; 29.811     ;
; 19.847 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a22~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:9:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.424     ; 29.728     ;
; 19.852 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a22~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:10:r                                                                                        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.424     ; 29.723     ;
; 19.899 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:5:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.431     ; 29.669     ;
; 19.902 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:4:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.438     ; 29.659     ;
; 19.920 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:5:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.445     ; 29.634     ;
; 19.920 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:6:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.444     ; 29.635     ;
; 19.922 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:1:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.439     ; 29.638     ;
; 19.923 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:4:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.452     ; 29.624     ;
; 19.943 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:1:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.453     ; 29.603     ;
; 19.948 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a22~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:3:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.430     ; 29.621     ;
; 19.951 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a22~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:7:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.423     ; 29.625     ;
; 19.952 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a22~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:8:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.423     ; 29.624     ;
; 19.960 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a22~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:0:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.431     ; 29.608     ;
; 19.962 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a22~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:2:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.431     ; 29.606     ;
; 19.979 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a22~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:11:r                                                                                        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.424     ; 29.596     ;
; 20.026 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:5:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.419     ; 29.554     ;
; 20.029 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:4:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.426     ; 29.544     ;
; 20.049 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:1:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.427     ; 29.523     ;
; 20.076 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:9:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.432     ; 29.491     ;
; 20.081 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:10:r                                                                                        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.432     ; 29.486     ;
; 20.097 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:9:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.446     ; 29.456     ;
; 20.102 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:10:r                                                                                        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.446     ; 29.451     ;
; 20.177 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:3:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.438     ; 29.384     ;
; 20.177 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:5:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.444     ; 29.378     ;
; 20.180 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:7:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.431     ; 29.388     ;
; 20.180 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:4:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.451     ; 29.368     ;
; 20.181 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:8:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.431     ; 29.387     ;
; 20.189 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:0:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.439     ; 29.371     ;
; 20.191 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:2:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.439     ; 29.369     ;
; 20.198 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:3:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.452     ; 29.349     ;
; 20.200 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:1:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.452     ; 29.347     ;
; 20.201 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:7:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.445     ; 29.353     ;
; 20.202 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:8:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.445     ; 29.352     ;
; 20.203 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:9:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.420     ; 29.376     ;
; 20.208 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:10:r                                                                                        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.420     ; 29.371     ;
; 20.208 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:11:r                                                                                        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.432     ; 29.359     ;
; 20.210 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:0:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.453     ; 29.336     ;
; 20.212 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:2:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.453     ; 29.334     ;
; 20.229 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:11:r                                                                                        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.446     ; 29.324     ;
; 20.276 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:6:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.443     ; 29.280     ;
; 20.304 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:3:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.426     ; 29.269     ;
; 20.307 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:7:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.419     ; 29.273     ;
; 20.308 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:8:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.419     ; 29.272     ;
; 20.316 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:0:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.427     ; 29.256     ;
; 20.318 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:2:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.427     ; 29.254     ;
; 20.335 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:11:r                                                                                        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.420     ; 29.244     ;
; 20.354 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:9:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.445     ; 29.200     ;
; 20.359 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:10:r                                                                                        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.445     ; 29.195     ;
; 20.455 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:3:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.451     ; 29.093     ;
; 20.458 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:7:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.444     ; 29.097     ;
; 20.459 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:8:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.444     ; 29.096     ;
; 20.467 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:0:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.452     ; 29.080     ;
; 20.469 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:2:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.452     ; 29.078     ;
; 20.486 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:11:r                                                                                        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.445     ; 29.068     ;
; 20.533 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:5:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.443     ; 29.023     ;
; 20.536 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:4:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.450     ; 29.013     ;
; 20.556 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:1:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.451     ; 28.992     ;
; 20.710 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:9:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.444     ; 28.845     ;
; 20.715 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:10:r                                                                                        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.444     ; 28.840     ;
; 20.811 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:3:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.450     ; 28.738     ;
; 20.814 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:7:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.443     ; 28.742     ;
; 20.815 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:8:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.443     ; 28.741     ;
; 20.823 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:0:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.451     ; 28.725     ;
; 20.825 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:2:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.451     ; 28.723     ;
; 20.842 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:11:r                                                                                        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.444     ; 28.713     ;
; 23.312 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:6:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.430     ; 26.257     ;
; 23.482 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a22~porta_address_reg0 ; processor:myprocessor|dmem:DMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.136     ; 26.412     ;
; 23.486 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a22~porta_address_reg0 ; processor:myprocessor|dmem:DMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.103     ; 26.441     ;
; 23.532 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a22~porta_address_reg0 ; processor:myprocessor|dmem:DMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.137     ; 26.361     ;
; 23.569 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:5:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.430     ; 26.000     ;
; 23.572 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:4:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.437     ; 25.990     ;
; 23.592 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:1:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.438     ; 25.969     ;
; 23.711 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|dmem:DMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.144     ; 26.175     ;
; 23.715 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|dmem:DMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.111     ; 26.204     ;
; 23.736 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.125     ; 26.169     ;
; 23.746 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:9:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.431     ; 25.822     ;
; 23.751 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:10:r                                                                                        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.431     ; 25.817     ;
; 23.754 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.136     ; 26.140     ;
; 23.761 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|dmem:DMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.145     ; 26.124     ;
; 23.801 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a22~porta_address_reg0 ; processor:myprocessor|dmem:DMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.139     ; 26.090     ;
; 23.802 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a22~porta_address_reg0 ; processor:myprocessor|dmem:DMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.137     ; 26.091     ;
; 23.804 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.137     ; 26.089     ;
; 23.808 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a22~porta_address_reg0 ; processor:myprocessor|dmem:DMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.140     ; 26.082     ;
; 23.816 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a22~porta_address_reg0 ; processor:myprocessor|dmem:DMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.142     ; 26.072     ;
; 23.838 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.132     ; 26.060     ;
; 23.842 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.099     ; 26.089     ;
; 23.847 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:3:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.437     ; 25.715     ;
; 23.850 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:7:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.430     ; 25.719     ;
; 23.851 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:8:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.430     ; 25.718     ;
; 23.859 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:0:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.438     ; 25.702     ;
; 23.861 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:2:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.438     ; 25.700     ;
; 23.878 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:11:r                                                                                        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.431     ; 25.690     ;
; 23.888 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a22~porta_address_reg0 ; processor:myprocessor|dmem:DMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.144     ; 25.998     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                       ;
+-------+------------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                                                                                        ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.354 ; lcd:mylcd|line2[13][5]       ; lcd:mylcd|line2[13][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[15][5]       ; lcd:mylcd|line2[15][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[11][5]       ; lcd:mylcd|line2[11][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[9][5]        ; lcd:mylcd|line2[9][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[7][5]        ; lcd:mylcd|line2[7][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[3][5]        ; lcd:mylcd|line2[3][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[5][5]        ; lcd:mylcd|line2[5][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[1][5]        ; lcd:mylcd|line2[1][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[10][5]       ; lcd:mylcd|line2[10][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[14][5]       ; lcd:mylcd|line2[14][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[8][5]        ; lcd:mylcd|line2[8][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[12][5]       ; lcd:mylcd|line2[12][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[6][5]        ; lcd:mylcd|line2[6][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[2][5]        ; lcd:mylcd|line2[2][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[0][5]        ; lcd:mylcd|line2[0][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[4][5]        ; lcd:mylcd|line2[4][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|ptr[3]             ; lcd:mylcd|ptr[3]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|ptr[2]             ; lcd:mylcd|ptr[2]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|ptr[1]             ; lcd:mylcd|ptr[1]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|ptr[0]             ; lcd:mylcd|ptr[0]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|printed_crlf       ; lcd:mylcd|printed_crlf                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|state1.A           ; lcd:mylcd|state1.A                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|index[0]           ; lcd:mylcd|index[0]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|index[5]           ; lcd:mylcd|index[5]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|cstart             ; lcd:mylcd|cstart                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|state1.B           ; lcd:mylcd|state1.B                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|state1.C           ; lcd:mylcd|state1.C                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|buf_changed_ack    ; lcd:mylcd|buf_changed_ack                                                                      ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|buf_changed        ; lcd:mylcd|buf_changed                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ps2:myps2|fifo_write         ; ps2:myps2|fifo_write                                                                           ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ps2:myps2|shift              ; ps2:myps2|shift                                                                                ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ps2:myps2|break_code         ; ps2:myps2|break_code                                                                           ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ps2:myps2|bcount[2]          ; ps2:myps2|bcount[2]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ps2:myps2|bcount[1]          ; ps2:myps2|bcount[1]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ps2:myps2|bcount[3]          ; ps2:myps2|bcount[3]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ps2:myps2|bcount[0]          ; ps2:myps2|bcount[0]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ps2:myps2|reading_key        ; ps2:myps2|reading_key                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; lcd:mylcd|lcd_en             ; lcd:mylcd|lcd_en                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lcd:mylcd|index[2]           ; lcd:mylcd|index[2]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lcd:mylcd|index[3]           ; lcd:mylcd|index[3]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lcd:mylcd|index[4]           ; lcd:mylcd|index[4]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lcd:mylcd|index[1]           ; lcd:mylcd|index[1]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lcd:mylcd|cdone              ; lcd:mylcd|cdone                                                                                ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lcd:mylcd|mstart             ; lcd:mylcd|mstart                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lcd:mylcd|count[0]           ; lcd:mylcd|count[0]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lcd:mylcd|count[1]           ; lcd:mylcd|count[1]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lcd:mylcd|count[2]           ; lcd:mylcd|count[2]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lcd:mylcd|count[3]           ; lcd:mylcd|count[3]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lcd:mylcd|state2.C           ; lcd:mylcd|state2.C                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ps2:myps2|ps2_clock_filtered ; ps2:myps2|ps2_clock_filtered                                                                   ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.361 ; ps2:myps2|tail[1]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 0.950      ;
; 0.388 ; lcd:mylcd|delay[17]          ; lcd:mylcd|delay[17]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.630      ;
; 0.388 ; ps2:myps2|fcount[4]          ; ps2:myps2|fcount[4]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.630      ;
; 0.393 ; ps2:myps2|tail[4]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 0.982      ;
; 0.400 ; ps2:myps2|tail[3]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 0.989      ;
; 0.401 ; lcd:mylcd|state2.A           ; lcd:mylcd|state2.B                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.643      ;
; 0.401 ; lcd:mylcd|state1.B           ; lcd:mylcd|cstart                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.644      ;
; 0.402 ; lcd:mylcd|line2[9][5]        ; lcd:mylcd|line1[9][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.645      ;
; 0.403 ; lcd:mylcd|line2[8][5]        ; lcd:mylcd|line1[8][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; lcd:mylcd|line2[2][5]        ; lcd:mylcd|line1[2][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.646      ;
; 0.410 ; ps2:myps2|prev_clock         ; ps2:myps2|reading_key                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.653      ;
; 0.413 ; ps2:myps2|tail[4]            ; ps2:myps2|tail[4]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.656      ;
; 0.413 ; lcd:mylcd|state1.D           ; lcd:mylcd|state1.A                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.656      ;
; 0.415 ; lcd:mylcd|state1.D           ; lcd:mylcd|state1.B                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.658      ;
; 0.428 ; lcd:mylcd|state2.C           ; lcd:mylcd|lcd_en                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.670      ;
; 0.430 ; ps2:myps2|tail[4]            ; ps2:myps2|fifo_rtl_0_bypass[9]                                                                 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.673      ;
; 0.435 ; lcd:mylcd|count[4]           ; lcd:mylcd|state2.D                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.677      ;
; 0.445 ; lcd:mylcd|index[5]           ; lcd:mylcd|buf_changed_ack                                                                      ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.688      ;
; 0.460 ; ps2:myps2|reading_key        ; ps2:myps2|bcount[0]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.703      ;
; 0.460 ; ps2:myps2|reading_key        ; ps2:myps2|bcount[3]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.703      ;
; 0.461 ; ps2:myps2|reading_key        ; ps2:myps2|bcount[2]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.704      ;
; 0.462 ; ps2:myps2|reading_key        ; ps2:myps2|bcount[1]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.705      ;
; 0.554 ; lcd:mylcd|line2[11][5]       ; lcd:mylcd|line1[11][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.797      ;
; 0.556 ; lcd:mylcd|line2[10][5]       ; lcd:mylcd|line1[10][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.799      ;
; 0.557 ; lcd:mylcd|line2[0][5]        ; lcd:mylcd|line1[0][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.800      ;
; 0.559 ; lcd:mylcd|line2[13][5]       ; lcd:mylcd|line1[13][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.802      ;
; 0.568 ; lcd:mylcd|line2[15][5]       ; lcd:mylcd|line1[15][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.811      ;
; 0.569 ; ps2:myps2|tail[2]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 1.158      ;
; 0.569 ; ps2:myps2|shift_reg[7]       ; ps2:myps2|shift_reg[6]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.812      ;
; 0.570 ; ps2:myps2|shift_reg[4]       ; ps2:myps2|shift_reg[3]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.813      ;
; 0.577 ; lcd:mylcd|line2[8][0]        ; lcd:mylcd|line1[8][0]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.821      ;
; 0.579 ; ps2:myps2|head[1]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~portb_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 1.182      ;
; 0.580 ; ps2:myps2|head[3]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~portb_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 1.183      ;
; 0.582 ; ps2:myps2|head[4]            ; ps2:myps2|head[4]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.824      ;
; 0.584 ; ps2:myps2|head[3]            ; ps2:myps2|head[3]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.826      ;
; 0.584 ; ps2:myps2|head[1]            ; ps2:myps2|head[1]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.826      ;
; 0.586 ; lcd:mylcd|delay[6]           ; lcd:mylcd|delay[6]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.828      ;
; 0.587 ; lcd:mylcd|delay[4]           ; lcd:mylcd|delay[4]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.829      ;
; 0.587 ; lcd:mylcd|delay[8]           ; lcd:mylcd|delay[8]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.829      ;
; 0.588 ; lcd:mylcd|delay[7]           ; lcd:mylcd|delay[7]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.830      ;
; 0.588 ; lcd:mylcd|delay[9]           ; lcd:mylcd|delay[9]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.830      ;
; 0.588 ; lcd:mylcd|delay[12]          ; lcd:mylcd|delay[12]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.830      ;
; 0.588 ; lcd:mylcd|delay[15]          ; lcd:mylcd|delay[15]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.830      ;
; 0.589 ; lcd:mylcd|delay[5]           ; lcd:mylcd|delay[5]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.831      ;
; 0.589 ; lcd:mylcd|delay[11]          ; lcd:mylcd|delay[11]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.831      ;
; 0.589 ; lcd:mylcd|delay[14]          ; lcd:mylcd|delay[14]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.831      ;
; 0.590 ; lcd:mylcd|delay[1]           ; lcd:mylcd|delay[1]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.832      ;
; 0.590 ; lcd:mylcd|delay[3]           ; lcd:mylcd|delay[3]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.832      ;
; 0.590 ; lcd:mylcd|delay[10]          ; lcd:mylcd|delay[10]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.832      ;
; 0.590 ; lcd:mylcd|delay[13]          ; lcd:mylcd|delay[13]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.832      ;
+-------+------------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 194.984 ns




+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; div|altpll_component|auto_generated|pll1|clk[0] ; 33.328 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; div|altpll_component|auto_generated|pll1|clk[0] ; 0.153 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; inclock                                         ; 9.400  ; 0.000         ;
; div|altpll_component|auto_generated|pll1|clk[0] ; 49.753 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                 ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 33.328 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a22~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:6:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.202     ; 16.457     ;
; 33.403 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:6:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.220     ; 16.364     ;
; 33.442 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a22~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:5:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.202     ; 16.343     ;
; 33.449 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a22~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:4:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.206     ; 16.332     ;
; 33.458 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a22~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:1:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.206     ; 16.323     ;
; 33.517 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:5:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.220     ; 16.250     ;
; 33.524 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:4:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.224     ; 16.239     ;
; 33.533 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:1:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.224     ; 16.230     ;
; 33.538 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:6:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.211     ; 16.238     ;
; 33.553 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a22~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:9:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.203     ; 16.231     ;
; 33.559 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a22~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:10:r                                                                                        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.203     ; 16.225     ;
; 33.571 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:6:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.200     ; 16.216     ;
; 33.592 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:6:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.219     ; 16.176     ;
; 33.610 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a22~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:7:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.202     ; 16.175     ;
; 33.611 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a22~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:8:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.202     ; 16.174     ;
; 33.619 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a22~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:3:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.206     ; 16.162     ;
; 33.622 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a22~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:0:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.206     ; 16.159     ;
; 33.626 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a22~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:2:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.206     ; 16.155     ;
; 33.628 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:9:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.221     ; 16.138     ;
; 33.634 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:10:r                                                                                        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.221     ; 16.132     ;
; 33.635 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a22~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:11:r                                                                                        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.203     ; 16.149     ;
; 33.652 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:5:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.211     ; 16.124     ;
; 33.659 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:4:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.215     ; 16.113     ;
; 33.668 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:1:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.215     ; 16.104     ;
; 33.685 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:5:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.200     ; 16.102     ;
; 33.685 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:7:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.220     ; 16.082     ;
; 33.686 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:8:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.220     ; 16.081     ;
; 33.692 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:4:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.204     ; 16.091     ;
; 33.694 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:3:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.224     ; 16.069     ;
; 33.697 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:0:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.224     ; 16.066     ;
; 33.701 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:1:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.204     ; 16.082     ;
; 33.701 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:2:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.224     ; 16.062     ;
; 33.706 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:5:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.219     ; 16.062     ;
; 33.710 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:11:r                                                                                        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.221     ; 16.056     ;
; 33.713 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:4:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.223     ; 16.051     ;
; 33.722 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:1:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.223     ; 16.042     ;
; 33.763 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:9:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.212     ; 16.012     ;
; 33.769 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:10:r                                                                                        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.212     ; 16.006     ;
; 33.796 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:9:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.201     ; 15.990     ;
; 33.802 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:10:r                                                                                        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.201     ; 15.984     ;
; 33.817 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:9:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.220     ; 15.950     ;
; 33.820 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:7:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.211     ; 15.956     ;
; 33.821 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:8:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.211     ; 15.955     ;
; 33.823 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:10:r                                                                                        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.220     ; 15.944     ;
; 33.826 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:6:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.218     ; 15.943     ;
; 33.829 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:3:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.215     ; 15.943     ;
; 33.832 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:0:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.215     ; 15.940     ;
; 33.836 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:2:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.215     ; 15.936     ;
; 33.845 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:11:r                                                                                        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.212     ; 15.930     ;
; 33.853 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:7:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.200     ; 15.934     ;
; 33.854 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:8:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.200     ; 15.933     ;
; 33.862 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:3:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.204     ; 15.921     ;
; 33.865 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:0:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.204     ; 15.918     ;
; 33.869 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:2:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.204     ; 15.914     ;
; 33.874 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:7:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.219     ; 15.894     ;
; 33.875 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:8:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.219     ; 15.893     ;
; 33.878 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:11:r                                                                                        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.201     ; 15.908     ;
; 33.883 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:3:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.223     ; 15.881     ;
; 33.886 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:0:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.223     ; 15.878     ;
; 33.890 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:2:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.223     ; 15.874     ;
; 33.899 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:11:r                                                                                        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.220     ; 15.868     ;
; 33.940 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:5:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.218     ; 15.829     ;
; 33.947 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:4:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.222     ; 15.818     ;
; 33.956 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:1:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.222     ; 15.809     ;
; 34.051 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:9:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.219     ; 15.717     ;
; 34.057 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:10:r                                                                                        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.219     ; 15.711     ;
; 34.108 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:7:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.218     ; 15.661     ;
; 34.109 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:8:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.218     ; 15.660     ;
; 34.117 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:3:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.222     ; 15.648     ;
; 34.120 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:0:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.222     ; 15.645     ;
; 34.124 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:2:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.222     ; 15.641     ;
; 34.133 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:11:r                                                                                        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.219     ; 15.635     ;
; 35.384 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a22~porta_address_reg0 ; processor:myprocessor|dmem:DMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.068     ; 14.557     ;
; 35.390 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a22~porta_address_reg0 ; processor:myprocessor|dmem:DMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 14.574     ;
; 35.430 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a22~porta_address_reg0 ; processor:myprocessor|dmem:DMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.068     ; 14.511     ;
; 35.465 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.063     ; 14.481     ;
; 35.474 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.071     ; 14.464     ;
; 35.520 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.071     ; 14.418     ;
; 35.568 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:6:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.210     ; 14.209     ;
; 35.587 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a22~porta_address_reg0 ; processor:myprocessor|dmem:DMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.069     ; 14.353     ;
; 35.588 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a22~porta_address_reg0 ; processor:myprocessor|dmem:DMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.069     ; 14.352     ;
; 35.594 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|dmem:DMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.077     ; 14.338     ;
; 35.597 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a22~porta_address_reg0 ; processor:myprocessor|dmem:DMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.069     ; 14.343     ;
; 35.600 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|dmem:DMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.054     ; 14.355     ;
; 35.605 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a22~porta_address_reg0 ; processor:myprocessor|dmem:DMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.070     ; 14.334     ;
; 35.627 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.066     ; 14.316     ;
; 35.633 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.043     ; 14.333     ;
; 35.640 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a29~porta_address_reg0 ; processor:myprocessor|dmem:DMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.077     ; 14.292     ;
; 35.654 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.062     ; 14.293     ;
; 35.663 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.070     ; 14.276     ;
; 35.667 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a22~porta_address_reg0 ; processor:myprocessor|dmem:DMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 14.268     ;
; 35.673 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.066     ; 14.270     ;
; 35.677 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 14.260     ;
; 35.678 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 14.259     ;
; 35.682 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:5:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.210     ; 14.095     ;
; 35.687 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 14.250     ;
; 35.689 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:4:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.214     ; 14.084     ;
; 35.695 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 14.241     ;
; 35.698 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|reg:PC_NEXT_REG|\bits:1:r                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.214     ; 14.075     ;
; 35.709 ; processor:myprocessor|imem:IMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DMEM_STORAGE|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.070     ; 14.230     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                       ;
+-------+------------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                                                                                        ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.153 ; ps2:myps2|tail[1]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.480      ;
; 0.165 ; ps2:myps2|tail[4]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.492      ;
; 0.173 ; ps2:myps2|tail[3]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.500      ;
; 0.181 ; lcd:mylcd|line2[13][5]       ; lcd:mylcd|line2[13][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[15][5]       ; lcd:mylcd|line2[15][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[11][5]       ; lcd:mylcd|line2[11][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[9][5]        ; lcd:mylcd|line2[9][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[10][5]       ; lcd:mylcd|line2[10][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[14][5]       ; lcd:mylcd|line2[14][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[8][5]        ; lcd:mylcd|line2[8][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[12][5]       ; lcd:mylcd|line2[12][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[6][5]        ; lcd:mylcd|line2[6][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[2][5]        ; lcd:mylcd|line2[2][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[0][5]        ; lcd:mylcd|line2[0][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[4][5]        ; lcd:mylcd|line2[4][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|ptr[3]             ; lcd:mylcd|ptr[3]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|ptr[2]             ; lcd:mylcd|ptr[2]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|ptr[1]             ; lcd:mylcd|ptr[1]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|ptr[0]             ; lcd:mylcd|ptr[0]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|printed_crlf       ; lcd:mylcd|printed_crlf                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ps2:myps2|fifo_write         ; ps2:myps2|fifo_write                                                                           ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; lcd:mylcd|lcd_en             ; lcd:mylcd|lcd_en                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|line2[7][5]        ; lcd:mylcd|line2[7][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|line2[3][5]        ; lcd:mylcd|line2[3][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|line2[5][5]        ; lcd:mylcd|line2[5][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|line2[1][5]        ; lcd:mylcd|line2[1][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|state1.A           ; lcd:mylcd|state1.A                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|index[0]           ; lcd:mylcd|index[0]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|index[2]           ; lcd:mylcd|index[2]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|index[3]           ; lcd:mylcd|index[3]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|index[4]           ; lcd:mylcd|index[4]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|index[5]           ; lcd:mylcd|index[5]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|index[1]           ; lcd:mylcd|index[1]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|cstart             ; lcd:mylcd|cstart                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|state1.B           ; lcd:mylcd|state1.B                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|state1.C           ; lcd:mylcd|state1.C                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|cdone              ; lcd:mylcd|cdone                                                                                ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|mstart             ; lcd:mylcd|mstart                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|count[0]           ; lcd:mylcd|count[0]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|count[1]           ; lcd:mylcd|count[1]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|count[2]           ; lcd:mylcd|count[2]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|count[3]           ; lcd:mylcd|count[3]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|state2.C           ; lcd:mylcd|state2.C                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|buf_changed_ack    ; lcd:mylcd|buf_changed_ack                                                                      ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|buf_changed        ; lcd:mylcd|buf_changed                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ps2:myps2|shift              ; ps2:myps2|shift                                                                                ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ps2:myps2|break_code         ; ps2:myps2|break_code                                                                           ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ps2:myps2|bcount[2]          ; ps2:myps2|bcount[2]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ps2:myps2|bcount[1]          ; ps2:myps2|bcount[1]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ps2:myps2|bcount[3]          ; ps2:myps2|bcount[3]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ps2:myps2|bcount[0]          ; ps2:myps2|bcount[0]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ps2:myps2|reading_key        ; ps2:myps2|reading_key                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ps2:myps2|ps2_clock_filtered ; ps2:myps2|ps2_clock_filtered                                                                   ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.192 ; lcd:mylcd|line2[9][5]        ; lcd:mylcd|line1[9][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; lcd:mylcd|delay[17]          ; lcd:mylcd|delay[17]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.317      ;
; 0.193 ; lcd:mylcd|line2[8][5]        ; lcd:mylcd|line1[8][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; lcd:mylcd|line2[2][5]        ; lcd:mylcd|line1[2][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; ps2:myps2|fcount[4]          ; ps2:myps2|fcount[4]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.318      ;
; 0.204 ; lcd:mylcd|state2.A           ; lcd:mylcd|state2.B                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.329      ;
; 0.207 ; ps2:myps2|tail[4]            ; ps2:myps2|tail[4]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.332      ;
; 0.207 ; ps2:myps2|prev_clock         ; ps2:myps2|reading_key                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.332      ;
; 0.207 ; lcd:mylcd|state1.B           ; lcd:mylcd|cstart                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.332      ;
; 0.208 ; lcd:mylcd|state2.C           ; lcd:mylcd|lcd_en                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.333      ;
; 0.209 ; ps2:myps2|tail[4]            ; ps2:myps2|fifo_rtl_0_bypass[9]                                                                 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.334      ;
; 0.211 ; lcd:mylcd|count[4]           ; lcd:mylcd|state2.D                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.336      ;
; 0.212 ; lcd:mylcd|state1.D           ; lcd:mylcd|state1.A                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.337      ;
; 0.213 ; lcd:mylcd|state1.D           ; lcd:mylcd|state1.B                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.338      ;
; 0.219 ; lcd:mylcd|index[5]           ; lcd:mylcd|buf_changed_ack                                                                      ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.344      ;
; 0.227 ; ps2:myps2|reading_key        ; ps2:myps2|bcount[3]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.352      ;
; 0.227 ; ps2:myps2|reading_key        ; ps2:myps2|bcount[0]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.352      ;
; 0.228 ; ps2:myps2|reading_key        ; ps2:myps2|bcount[2]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.353      ;
; 0.229 ; ps2:myps2|reading_key        ; ps2:myps2|bcount[1]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.354      ;
; 0.243 ; ps2:myps2|head[1]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~portb_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.584      ;
; 0.245 ; ps2:myps2|head[3]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~portb_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.586      ;
; 0.249 ; ps2:myps2|head[0]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~portb_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.590      ;
; 0.253 ; ps2:myps2|head[4]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~portb_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.594      ;
; 0.260 ; ps2:myps2|tail[2]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.587      ;
; 0.266 ; lcd:mylcd|line2[11][5]       ; lcd:mylcd|line1[11][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.392      ;
; 0.267 ; lcd:mylcd|line2[10][5]       ; lcd:mylcd|line1[10][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.393      ;
; 0.269 ; lcd:mylcd|line2[13][5]       ; lcd:mylcd|line1[13][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.395      ;
; 0.269 ; lcd:mylcd|line2[0][5]        ; lcd:mylcd|line1[0][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.395      ;
; 0.271 ; lcd:mylcd|line2[8][0]        ; lcd:mylcd|line1[8][0]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.398      ;
; 0.273 ; lcd:mylcd|line2[15][5]       ; lcd:mylcd|line1[15][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.399      ;
; 0.275 ; ps2:myps2|shift_reg[7]       ; ps2:myps2|shift_reg[6]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.400      ;
; 0.276 ; lcd:mylcd|line2[12][5]       ; lcd:mylcd|line1[12][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.403      ;
; 0.276 ; ps2:myps2|shift_reg[4]       ; ps2:myps2|shift_reg[3]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.401      ;
; 0.280 ; lcd:mylcd|line2[6][5]        ; lcd:mylcd|line1[6][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.407      ;
; 0.290 ; ps2:myps2|head[1]            ; ps2:myps2|head[1]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.414      ;
; 0.291 ; ps2:myps2|head[4]            ; ps2:myps2|head[4]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.415      ;
; 0.291 ; ps2:myps2|head[3]            ; ps2:myps2|head[3]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.415      ;
; 0.292 ; lcd:mylcd|delay[7]           ; lcd:mylcd|delay[7]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.417      ;
; 0.292 ; lcd:mylcd|delay[8]           ; lcd:mylcd|delay[8]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.417      ;
; 0.292 ; lcd:mylcd|delay[9]           ; lcd:mylcd|delay[9]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.417      ;
; 0.293 ; lcd:mylcd|delay[1]           ; lcd:mylcd|delay[1]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; lcd:mylcd|delay[6]           ; lcd:mylcd|delay[6]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; lcd:mylcd|delay[15]          ; lcd:mylcd|delay[15]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; ps2:myps2|size[1]            ; ps2:myps2|size[1]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.419      ;
; 0.294 ; lcd:mylcd|delay[3]           ; lcd:mylcd|delay[3]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; lcd:mylcd|delay[4]           ; lcd:mylcd|delay[4]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; lcd:mylcd|delay[5]           ; lcd:mylcd|delay[5]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.419      ;
+-------+------------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 197.271 ns




+--------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                          ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                 ; 16.999 ; 0.153 ; N/A      ; N/A     ; 9.400               ;
;  div|altpll_component|auto_generated|pll1|clk[0] ; 16.999 ; 0.153 ; N/A      ; N/A     ; 49.708              ;
;  inclock                                         ; N/A    ; N/A   ; N/A      ; N/A     ; 9.400               ;
; Design-wide TNS                                  ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  div|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  inclock                                         ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; lcd_data[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[4]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[5]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[6]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[7]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rw        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_en        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rs        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_on        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_blon      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; resetn                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; inclock                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ps2_clock               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ps2_data                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; lcd_data[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_data[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_data[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_data[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_data[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_data[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_data[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_data[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; leds[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; leds[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; leds[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; leds[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; leds[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; leds[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; leds[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; leds[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; lcd_rw        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_en        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_rs        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_on        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; lcd_blon      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; lcd_data[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_data[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_data[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_data[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_data[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_data[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_data[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_data[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; leds[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; leds[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; leds[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; leds[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; leds[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; leds[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; leds[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; leds[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; lcd_rw        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_en        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_rs        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_on        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; lcd_blon      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; lcd_data[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_data[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_data[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_data[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_data[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_data[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_data[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_data[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; leds[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; leds[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; leds[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; leds[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; leds[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; leds[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; leds[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; leds[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcd_rw        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_en        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_rs        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_on        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; lcd_blon      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                               ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 66215708 ; 1196     ; 11561827 ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 66215708 ; 1196     ; 11561827 ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 1362  ; 1362 ;
; Unconstrained Output Ports      ; 11    ; 11   ;
; Unconstrained Output Port Paths ; 13    ; 13   ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                        ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+
; Target                                          ; Clock                                           ; Type      ; Status      ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+
; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; inclock                                         ; inclock                                         ; Base      ; Constrained ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; ps2_clock  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2_data   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; resetn     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; lcd_data[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_en      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rs      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; leds[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; ps2_clock  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2_data   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; resetn     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; lcd_data[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_en      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rs      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; leds[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Tue Nov 15 14:28:58 2016
Info: Command: quartus_sta cpu550-2016fa -c skeleton
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'skeleton.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name inclock inclock
    Info (332110): create_generated_clock -source {div|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {div|altpll_component|auto_generated|pll1|clk[0]} {div|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 16.999
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.999               0.000 div|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.362
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.362               0.000 div|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.819
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.819               0.000 inclock 
    Info (332119):    49.708               0.000 div|altpll_component|auto_generated|pll1|clk[0] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 194.525 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 19.413
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    19.413               0.000 div|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.354
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.354               0.000 div|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.799
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.799               0.000 inclock 
    Info (332119):    49.709               0.000 div|altpll_component|auto_generated|pll1|clk[0] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 194.984 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 33.328
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    33.328               0.000 div|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.153
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.153               0.000 div|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.400               0.000 inclock 
    Info (332119):    49.753               0.000 div|altpll_component|auto_generated|pll1|clk[0] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 197.271 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 977 megabytes
    Info: Processing ended: Tue Nov 15 14:29:06 2016
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:07


