#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Jan 22 14:09:40 2025
# Process ID: 12648
# Current directory: D:/FPGA_Learning_Journey/Pro/SPI/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3168 D:\FPGA_Learning_Journey\Pro\SPI\project\project.xpr
# Log file: D:/FPGA_Learning_Journey/Pro/SPI/project/vivado.log
# Journal file: D:/FPGA_Learning_Journey/Pro/SPI/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA_Learning_Journey/Pro/SPI/project/project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 945.703 ; gain = 246.098
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Jan 22 14:49:05 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/SPI/project/project.runs/synth_1/runme.log
[Wed Jan 22 14:49:05 2025] Launched impl_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/SPI/project/project.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1040.699 ; gain = 0.000
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210299847714
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/SPI/project/project.runs/impl_1/oled_display.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {D:/FPGA_Learning_Journey/Pro/SPI/project/project.runs/impl_1/oled_display.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/FPGA_Learning_Journey/Pro/SPI/project/project.runs/impl_1/oled_display.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'ila_0_ins' at location 'uuid_3EA958DA98075EF69F99818A61421A31' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7z010_1 and the probes file(s) D:/FPGA_Learning_Journey/Pro/SPI/project/project.runs/impl_1/oled_display.ltx.
The device design has 1 ILA core(s) and 0 VIO core(s). 0 ILA core(s) and 0 VIO core(s) are matched in the probes file(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
set_property PROBES.FILE {D:/FPGA_Learning_Journey/Pro/SPI/project/project.runs/impl_1/oled_display.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/FPGA_Learning_Journey/Pro/SPI/project/project.runs/impl_1/oled_display.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/SPI/project/project.runs/impl_1/oled_display.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_ins"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_ins"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Jan-22 14:53:23
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_ins"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_ins"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Jan-22 14:53:23
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA_Learning_Journey/Pro/SPI/project/project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_ins"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Jan-22 14:53:38
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_ins"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_ins"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Jan-22 14:53:38
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA_Learning_Journey/Pro/SPI/project/project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_ins"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Jan-22 14:54:05
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_ins"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_ins"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Jan-22 14:54:05
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA_Learning_Journey/Pro/SPI/project/project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_ins"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Jan-22 14:54:07
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_ins"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_ins"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Jan-22 14:54:07
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA_Learning_Journey/Pro/SPI/project/project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan 22 15:18:13 2025...
