

================================================================
== Vitis HLS Report for 'fft_8pt_Pipeline_VITIS_LOOP_36_1'
================================================================
* Date:           Sat May 31 09:38:50 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        fft_8pt
* Solution:       pynq (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       21|       21|  0.210 us|  0.210 us|   21|   21|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_36_1  |       19|       19|        17|          1|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     26|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   10|     696|   1462|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|     749|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   10|    1445|   1620|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    4|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fmul_32ns_32ns_32_4_max_dsp_1_U40   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U41   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U36  |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U37  |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |mux_42_32_1_1_U42                   |mux_42_32_1_1                   |        0|   0|    0|   20|    0|
    |mux_42_32_1_1_U43                   |mux_42_32_1_1                   |        0|   0|    0|   20|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|  10|  696| 1462|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln36_fu_202_p2   |         +|   0|  0|  11|           3|           1|
    |icmp_ln36_fu_196_p2  |      icmp|   0|  0|   9|           3|           4|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    |xor_ln38_fu_208_p2   |       xor|   0|  0|   4|           3|           4|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  26|          10|          11|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3     |   9|          2|    3|          6|
    |i_fu_44                  |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|    8|         16|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |i_3_reg_268                        |   3|   0|    3|          0|
    |i_fu_44                            |   3|   0|    3|          0|
    |mul_ac_i_i_i_reg_318               |  32|   0|   32|          0|
    |mul_ad_i_i_i_reg_328               |  32|   0|   32|          0|
    |mul_bc_i_i_i_reg_333               |  32|   0|   32|          0|
    |mul_bd_i_i_i_reg_323               |  32|   0|   32|          0|
    |p_r_M_value_1_reg_300              |  32|   0|   32|          0|
    |p_r_M_value_2_reg_354              |  32|   0|   32|          0|
    |p_r_M_value_3_reg_360              |  32|   0|   32|          0|
    |p_r_M_value_4_reg_366              |  32|   0|   32|          0|
    |p_r_M_value_5_reg_372              |  32|   0|   32|          0|
    |p_r_M_value_6_reg_378              |  32|   0|   32|          0|
    |p_r_M_value_7_reg_383              |  32|   0|   32|          0|
    |p_r_M_value_8_reg_388              |  32|   0|   32|          0|
    |p_r_M_value_9_reg_393              |  32|   0|   32|          0|
    |p_r_M_value_reg_294                |  32|   0|   32|          0|
    |p_t_1_reg_312                      |  32|   0|   32|          0|
    |p_t_reg_306                        |  32|   0|   32|          0|
    |zext_ln36_reg_338                  |   3|   0|   64|         61|
    |zext_ln38_reg_278                  |   3|   0|   64|         61|
    |i_3_reg_268                        |  64|  32|    3|          0|
    |zext_ln36_reg_338                  |  64|  32|   64|         61|
    |zext_ln38_reg_278                  |  64|  32|   64|         61|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 749|  96|  810|        244|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+-----------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_36_1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_36_1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_36_1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_36_1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_36_1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_36_1|  return value|
|grp_fu_162_p_din0      |  out|   32|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_36_1|  return value|
|grp_fu_162_p_din1      |  out|   32|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_36_1|  return value|
|grp_fu_162_p_opcode    |  out|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_36_1|  return value|
|grp_fu_162_p_dout0     |   in|   32|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_36_1|  return value|
|grp_fu_162_p_ce        |  out|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_36_1|  return value|
|grp_fu_166_p_din0      |  out|   32|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_36_1|  return value|
|grp_fu_166_p_din1      |  out|   32|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_36_1|  return value|
|grp_fu_166_p_opcode    |  out|    2|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_36_1|  return value|
|grp_fu_166_p_dout0     |   in|   32|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_36_1|  return value|
|grp_fu_166_p_ce        |  out|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_36_1|  return value|
|grp_fu_170_p_din0      |  out|   32|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_36_1|  return value|
|grp_fu_170_p_din1      |  out|   32|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_36_1|  return value|
|grp_fu_170_p_opcode    |  out|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_36_1|  return value|
|grp_fu_170_p_dout0     |   in|   32|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_36_1|  return value|
|grp_fu_170_p_ce        |  out|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_36_1|  return value|
|grp_fu_174_p_din0      |  out|   32|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_36_1|  return value|
|grp_fu_174_p_din1      |  out|   32|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_36_1|  return value|
|grp_fu_174_p_opcode    |  out|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_36_1|  return value|
|grp_fu_174_p_dout0     |   in|   32|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_36_1|  return value|
|grp_fu_174_p_ce        |  out|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_36_1|  return value|
|grp_fu_178_p_din0      |  out|   32|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_36_1|  return value|
|grp_fu_178_p_din1      |  out|   32|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_36_1|  return value|
|grp_fu_178_p_dout0     |   in|   32|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_36_1|  return value|
|grp_fu_178_p_ce        |  out|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_36_1|  return value|
|grp_fu_182_p_din0      |  out|   32|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_36_1|  return value|
|grp_fu_182_p_din1      |  out|   32|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_36_1|  return value|
|grp_fu_182_p_dout0     |   in|   32|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_36_1|  return value|
|grp_fu_182_p_ce        |  out|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_36_1|  return value|
|temp2_0_address0       |  out|    3|   ap_memory|                           temp2_0|         array|
|temp2_0_ce0            |  out|    1|   ap_memory|                           temp2_0|         array|
|temp2_0_q0             |   in|   32|   ap_memory|                           temp2_0|         array|
|temp2_0_address1       |  out|    3|   ap_memory|                           temp2_0|         array|
|temp2_0_ce1            |  out|    1|   ap_memory|                           temp2_0|         array|
|temp2_0_q1             |   in|   32|   ap_memory|                           temp2_0|         array|
|temp2_1_address0       |  out|    3|   ap_memory|                           temp2_1|         array|
|temp2_1_ce0            |  out|    1|   ap_memory|                           temp2_1|         array|
|temp2_1_q0             |   in|   32|   ap_memory|                           temp2_1|         array|
|temp2_1_address1       |  out|    3|   ap_memory|                           temp2_1|         array|
|temp2_1_ce1            |  out|    1|   ap_memory|                           temp2_1|         array|
|temp2_1_q1             |   in|   32|   ap_memory|                           temp2_1|         array|
|FFT_output_0_address0  |  out|    3|   ap_memory|                      FFT_output_0|         array|
|FFT_output_0_ce0       |  out|    1|   ap_memory|                      FFT_output_0|         array|
|FFT_output_0_we0       |  out|    1|   ap_memory|                      FFT_output_0|         array|
|FFT_output_0_d0        |  out|   32|   ap_memory|                      FFT_output_0|         array|
|FFT_output_0_address1  |  out|    3|   ap_memory|                      FFT_output_0|         array|
|FFT_output_0_ce1       |  out|    1|   ap_memory|                      FFT_output_0|         array|
|FFT_output_0_we1       |  out|    1|   ap_memory|                      FFT_output_0|         array|
|FFT_output_0_d1        |  out|   32|   ap_memory|                      FFT_output_0|         array|
|FFT_output_1_address0  |  out|    3|   ap_memory|                      FFT_output_1|         array|
|FFT_output_1_ce0       |  out|    1|   ap_memory|                      FFT_output_1|         array|
|FFT_output_1_we0       |  out|    1|   ap_memory|                      FFT_output_1|         array|
|FFT_output_1_d0        |  out|   32|   ap_memory|                      FFT_output_1|         array|
|FFT_output_1_address1  |  out|    3|   ap_memory|                      FFT_output_1|         array|
|FFT_output_1_ce1       |  out|    1|   ap_memory|                      FFT_output_1|         array|
|FFT_output_1_we1       |  out|    1|   ap_memory|                      FFT_output_1|         array|
|FFT_output_1_d1        |  out|   32|   ap_memory|                      FFT_output_1|         array|
+-----------------------+-----+-----+------------+----------------------------------+--------------+

