// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "11/11/2021 18:41:56"

// 
// Device: Altera EP4CE6E22C6 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ns/ 1 ps

module LED (
	clk,
	sout,
	dout,
	synced);
input 	clk;
output 	[3:0] sout;
output 	[7:0] dout;
output 	synced;

// Design Ports Information
// sout[0]	=>  Location: PIN_50,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sout[1]	=>  Location: PIN_46,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sout[2]	=>  Location: PIN_132,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sout[3]	=>  Location: PIN_49,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout[0]	=>  Location: PIN_128,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout[1]	=>  Location: PIN_129,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout[2]	=>  Location: PIN_53,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout[3]	=>  Location: PIN_51,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout[4]	=>  Location: PIN_52,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout[5]	=>  Location: PIN_126,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout[6]	=>  Location: PIN_54,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout[7]	=>  Location: PIN_28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// synced	=>  Location: PIN_133,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \sout[0]~output_o ;
wire \sout[1]~output_o ;
wire \sout[2]~output_o ;
wire \sout[3]~output_o ;
wire \dout[0]~output_o ;
wire \dout[1]~output_o ;
wire \dout[2]~output_o ;
wire \dout[3]~output_o ;
wire \dout[4]~output_o ;
wire \dout[5]~output_o ;
wire \dout[6]~output_o ;
wire \dout[7]~output_o ;
wire \synced~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \WideOr0~1_combout ;
wire \clk2~q ;
wire \clk2~clkctrl_outclk ;
wire \prog2|ram_addr0[3]~6_combout ;
wire \prog2|state.0000~0_combout ;
wire \Selector41~0_combout ;
wire \rst2~feeder_combout ;
wire \rst2~q ;
wire \prog2|state.0000~q ;
wire \prog2|state.0001~0_combout ;
wire \prog2|state.0001~q ;
wire \prog2|state.0010~feeder_combout ;
wire \prog2|state.0010~q ;
wire \prog2|state.0011~feeder_combout ;
wire \prog2|state.0011~q ;
wire \prog2|state.0100~q ;
wire \prog2|ram_addr0[3]~7 ;
wire \prog2|ram_addr0[4]~9_combout ;
wire \prog2|Add1~7 ;
wire \prog2|Add1~8_combout ;
wire \prog2|Add1~0_combout ;
wire \prog2|ram_addr0[0]~17_combout ;
wire \prog2|Equal0~0_combout ;
wire \prog2|ram_addr0[4]~10 ;
wire \prog2|ram_addr0[5]~11_combout ;
wire \prog2|Add1~9 ;
wire \prog2|Add1~10_combout ;
wire \prog2|ram_addr0[5]~12 ;
wire \prog2|ram_addr0[6]~13_combout ;
wire \prog2|Add1~11 ;
wire \prog2|Add1~12_combout ;
wire \prog2|ram_addr0[6]~14 ;
wire \prog2|ram_addr0[7]~15_combout ;
wire \prog2|Add1~13 ;
wire \prog2|Add1~14_combout ;
wire \prog2|done~0_combout ;
wire \prog2|ram_addr0[3]~8_combout ;
wire \prog2|Add1~1 ;
wire \prog2|Add1~2_combout ;
wire \prog2|ram_addr0[1]~18_combout ;
wire \prog2|Add1~3 ;
wire \prog2|Add1~4_combout ;
wire \prog2|ram_addr0[2]~19_combout ;
wire \prog2|ram_addr0[2]~20_combout ;
wire \prog2|Add1~5 ;
wire \prog2|Add1~6_combout ;
wire \prog2|ram_addr0[2]~5_combout ;
wire \prog2|done~1_combout ;
wire \prog2|done~q ;
wire \Selector34~0_combout ;
wire \state.1011~q ;
wire \state.0000~feeder_combout ;
wire \state.0000~q ;
wire \state.0001~0_combout ;
wire \state.0001~q ;
wire \Selector25~0_combout ;
wire \state.0010~q ;
wire \Selector26~0_combout ;
wire \state.0011~q ;
wire \shift_cnt[0]~4_combout ;
wire \shift_cnt[0]~12_combout ;
wire \shift_cnt[0]~5 ;
wire \shift_cnt[1]~6_combout ;
wire \shift_cnt[1]~7 ;
wire \shift_cnt[2]~8_combout ;
wire \shift_cnt[2]~9 ;
wire \shift_cnt[3]~10_combout ;
wire \Equal0~0_combout ;
wire \Selector27~0_combout ;
wire \state.0100~q ;
wire \Selector28~0_combout ;
wire \state.0101~q ;
wire \Selector19~0_combout ;
wire \Selector29~1_combout ;
wire \Selector19~1_combout ;
wire \clk1~feeder_combout ;
wire \clk1~q ;
wire \clk1~clkctrl_outclk ;
wire \Selector18~3_combout ;
wire \Selector18~2_combout ;
wire \rst1~feeder_combout ;
wire \rst1~q ;
wire \mode1~0_combout ;
wire \mode1~q ;
wire \prog1|ram_addr[7]~1_combout ;
wire \prog1|Equal1~0_combout ;
wire \prog1|state.000~0_combout ;
wire \prog1|state.000~q ;
wire \prog1|state.001~0_combout ;
wire \prog1|state.001~q ;
wire \prog1|state.010~feeder_combout ;
wire \prog1|state.010~q ;
wire \prog1|state.011~feeder_combout ;
wire \prog1|state.011~q ;
wire \prog1|ram_addr[0]~5_combout ;
wire \prog1|Add1~0_combout ;
wire \prog1|ram_addr[0]~6_combout ;
wire \prog1|ram_addr[0]~7_combout ;
wire \prog1|Add1~1 ;
wire \prog1|Add1~2_combout ;
wire \prog1|Add1~3 ;
wire \prog1|Add1~4_combout ;
wire \prog1|Add1~5 ;
wire \prog1|Add1~6_combout ;
wire \prog1|Add1~7 ;
wire \prog1|Add1~8_combout ;
wire \prog1|Add1~9 ;
wire \prog1|Add1~10_combout ;
wire \prog1|Add1~11 ;
wire \prog1|Add1~12_combout ;
wire \prog1|ram_addr[7]~3_combout ;
wire \prog1|ram_addr[7]~_emulated_q ;
wire \prog1|ram_addr[7]~2_combout ;
wire \prog1|Equal1~1_combout ;
wire \prog1|done~0_combout ;
wire \prog1|done~q ;
wire \state.1001~0_combout ;
wire \state.1001~1_combout ;
wire \Selector29~0_combout ;
wire \state.0110~q ;
wire \Selector40~0_combout ;
wire \clk3~q ;
wire \clk3~clkctrl_outclk ;
wire \display|state~0_combout ;
wire \state.0111~q ;
wire \Selector39~0_combout ;
wire \rst3~q ;
wire \display|state~q ;
wire \display|Equal0~0_combout ;
wire \display|ram_addr[0]~7_combout ;
wire \display|ram_addr[1]~8_combout ;
wire \display|ram_addr[7]~10_combout ;
wire \display|ram_addr[1]~9 ;
wire \display|ram_addr[2]~11_combout ;
wire \display|ram_addr[2]~12 ;
wire \display|ram_addr[3]~13_combout ;
wire \display|ram_addr[3]~14 ;
wire \display|ram_addr[4]~15_combout ;
wire \display|ram_addr[4]~16 ;
wire \display|ram_addr[5]~17_combout ;
wire \display|ram_addr[5]~18 ;
wire \display|ram_addr[6]~19_combout ;
wire \display|ram_addr[6]~20 ;
wire \display|ram_addr[7]~21_combout ;
wire \display|Equal0~1_combout ;
wire \display|done~0_combout ;
wire \display|done~q ;
wire \Selector31~0_combout ;
wire \state.1000~q ;
wire \state.1001~2_combout ;
wire \state.1001~q ;
wire \state.1010~feeder_combout ;
wire \state.1010~q ;
wire \WideOr2~0_combout ;
wire \WideOr3~combout ;
wire \WideOr2~combout ;
wire \WideOr1~0_combout ;
wire \WideOr0~0_combout ;
wire \Selector22~0_combout ;
wire \Selector22~1_combout ;
wire \prog.010~q ;
wire \Selector20~0_combout ;
wire \Selector20~1_combout ;
wire \prog.000~q ;
wire \prog1|Selector1~0_combout ;
wire \prog1|ram_we~q ;
wire \prog2|Selector2~0_combout ;
wire \prog2|ram_we~q ;
wire \Selector1~0_combout ;
wire \display|ram_clk~0_combout ;
wire \display|ram_clk~q ;
wire \Selector21~0_combout ;
wire \Selector21~1_combout ;
wire \prog.001~q ;
wire \prog1|Selector2~0_combout ;
wire \prog1|ram_clk~q ;
wire \prog2|Selector0~0_combout ;
wire \prog2|ram_clk~q ;
wire \Selector0~0_combout ;
wire \Selector0~combout ;
wire \Selector0~clkctrl_outclk ;
wire \Selector9~0_combout ;
wire \Selector9~1_combout ;
wire \Selector8~0_combout ;
wire \Selector8~1_combout ;
wire \Selector7~0_combout ;
wire \Selector7~1_combout ;
wire \Selector6~0_combout ;
wire \Selector6~1_combout ;
wire \Selector5~0_combout ;
wire \Selector5~1_combout ;
wire \Selector4~0_combout ;
wire \Selector4~1_combout ;
wire \Selector3~0_combout ;
wire \Selector3~1_combout ;
wire \Selector2~0_combout ;
wire \Selector2~1_combout ;
wire \prog2|ram_din[0]~0_combout ;
wire \prog1|Selector0~0_combout ;
wire \prog1|rom_clk~feeder_combout ;
wire \prog1|rom_clk~q ;
wire \prog1|rom_clk~clkctrl_outclk ;
wire \prog1|Add0~0_combout ;
wire \prog1|rom_addr[0]~0_combout ;
wire \prog1|Add0~1 ;
wire \prog1|Add0~2_combout ;
wire \prog1|Add0~3 ;
wire \prog1|Add0~4_combout ;
wire \prog1|Add0~5 ;
wire \prog1|Add0~6_combout ;
wire \prog1|Add0~7 ;
wire \prog1|Add0~8_combout ;
wire \prog1|Add0~9 ;
wire \prog1|Add0~10_combout ;
wire \prog1|Add0~11 ;
wire \prog1|Add0~12_combout ;
wire \prog1|Add0~13 ;
wire \prog1|Add0~14_combout ;
wire \prog1|Equal0~2_combout ;
wire \prog1|Equal0~1_combout ;
wire \prog1|Add0~15 ;
wire \prog1|Add0~16_combout ;
wire \prog1|Add0~17 ;
wire \prog1|Add0~18_combout ;
wire \prog1|rom_addr~2_combout ;
wire \prog1|Add0~19 ;
wire \prog1|Add0~20_combout ;
wire \prog1|Equal0~0_combout ;
wire \prog1|rom_addr~1_combout ;
wire \rom|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \Selector16~0_combout ;
wire \ram|mem_rtl_0|auto_generated|ram_block1a6 ;
wire \rom|mem_rtl_0|auto_generated|ram_block1a7 ;
wire \Selector10~0_combout ;
wire \ram|mem_rtl_0|auto_generated|ram_block1a5 ;
wire \rom|mem_rtl_0|auto_generated|ram_block1a6 ;
wire \Selector11~0_combout ;
wire \ram|mem_rtl_0|auto_generated|ram_block1a4 ;
wire \rom|mem_rtl_0|auto_generated|ram_block1a5 ;
wire \Selector12~0_combout ;
wire \ram|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \rom|mem_rtl_0|auto_generated|ram_block1a4 ;
wire \Selector13~0_combout ;
wire \ram|mem_rtl_0|auto_generated|ram_block1a2 ;
wire \rom|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \Selector14~0_combout ;
wire \ram|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \rom|mem_rtl_0|auto_generated|ram_block1a2 ;
wire \Selector15~0_combout ;
wire \ram|mem_rtl_0|auto_generated|ram_block1a7 ;
wire \prog2|cr~0_combout ;
wire \prog2|cr~1_combout ;
wire \prog2|cr~q ;
wire \rom|mem_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \Selector17~0_combout ;
wire \ram|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \display|synced~0_combout ;
wire \display|synced~q ;
wire [3:0] shift_cnt;
wire [7:0] \prog1|ram_addr ;
wire [7:0] \prog2|ram_addr0 ;
wire [7:0] \display|ram_addr ;
wire [10:0] \prog1|rom_addr ;
wire [7:0] \prog2|ram_din ;

wire [35:0] \ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [8:0] \rom|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \ram|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \ram|mem_rtl_0|auto_generated|ram_block1a1  = \ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \ram|mem_rtl_0|auto_generated|ram_block1a2  = \ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \ram|mem_rtl_0|auto_generated|ram_block1a3  = \ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \ram|mem_rtl_0|auto_generated|ram_block1a4  = \ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \ram|mem_rtl_0|auto_generated|ram_block1a5  = \ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \ram|mem_rtl_0|auto_generated|ram_block1a6  = \ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \ram|mem_rtl_0|auto_generated|ram_block1a7  = \ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

assign \rom|mem_rtl_0|auto_generated|ram_block1a0~portadataout  = \rom|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \rom|mem_rtl_0|auto_generated|ram_block1a1  = \rom|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \rom|mem_rtl_0|auto_generated|ram_block1a2  = \rom|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \rom|mem_rtl_0|auto_generated|ram_block1a3  = \rom|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \rom|mem_rtl_0|auto_generated|ram_block1a4  = \rom|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \rom|mem_rtl_0|auto_generated|ram_block1a5  = \rom|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \rom|mem_rtl_0|auto_generated|ram_block1a6  = \rom|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \rom|mem_rtl_0|auto_generated|ram_block1a7  = \rom|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X13_Y0_N2
cycloneive_io_obuf \sout[0]~output (
	.i(!\WideOr3~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sout[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \sout[0]~output .bus_hold = "false";
defparam \sout[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N2
cycloneive_io_obuf \sout[1]~output (
	.i(!\WideOr2~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sout[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \sout[1]~output .bus_hold = "false";
defparam \sout[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N16
cycloneive_io_obuf \sout[2]~output (
	.i(\WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sout[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \sout[2]~output .bus_hold = "false";
defparam \sout[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N16
cycloneive_io_obuf \sout[3]~output (
	.i(\WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sout[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \sout[3]~output .bus_hold = "false";
defparam \sout[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N16
cycloneive_io_obuf \dout[0]~output (
	.i(\ram|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout[0]~output .bus_hold = "false";
defparam \dout[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N23
cycloneive_io_obuf \dout[1]~output (
	.i(\ram|mem_rtl_0|auto_generated|ram_block1a1 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout[1]~output .bus_hold = "false";
defparam \dout[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \dout[2]~output (
	.i(\ram|mem_rtl_0|auto_generated|ram_block1a2 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout[2]~output .bus_hold = "false";
defparam \dout[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \dout[3]~output (
	.i(\ram|mem_rtl_0|auto_generated|ram_block1a3 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout[3]~output .bus_hold = "false";
defparam \dout[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \dout[4]~output (
	.i(\ram|mem_rtl_0|auto_generated|ram_block1a4 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout[4]~output .bus_hold = "false";
defparam \dout[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N2
cycloneive_io_obuf \dout[5]~output (
	.i(\ram|mem_rtl_0|auto_generated|ram_block1a5 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout[5]~output .bus_hold = "false";
defparam \dout[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \dout[6]~output (
	.i(\ram|mem_rtl_0|auto_generated|ram_block1a6 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout[6]~output .bus_hold = "false";
defparam \dout[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N9
cycloneive_io_obuf \dout[7]~output (
	.i(\ram|mem_rtl_0|auto_generated|ram_block1a7 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout[7]~output .bus_hold = "false";
defparam \dout[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N23
cycloneive_io_obuf \synced~output (
	.i(\display|synced~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\synced~output_o ),
	.obar());
// synopsys translate_off
defparam \synced~output .bus_hold = "false";
defparam \synced~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N18
cycloneive_lcell_comb \WideOr0~1 (
// Equation(s):
// \WideOr0~1_combout  = (!\state.1001~q  & !\state.1011~q )

	.dataa(gnd),
	.datab(\state.1001~q ),
	.datac(\state.1011~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr0~1 .lut_mask = 16'h0303;
defparam \WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N19
dffeas clk2(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\WideOr0~1_combout ),
	.asdata(\state.1011~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\clk2~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk2~q ),
	.prn(vcc));
// synopsys translate_off
defparam clk2.is_wysiwyg = "true";
defparam clk2.power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \clk2~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk2~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk2~clkctrl_outclk ));
// synopsys translate_off
defparam \clk2~clkctrl .clock_type = "global clock";
defparam \clk2~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N2
cycloneive_lcell_comb \prog2|ram_addr0[3]~6 (
// Equation(s):
// \prog2|ram_addr0[3]~6_combout  = \prog2|ram_addr0 [3] $ (VCC)
// \prog2|ram_addr0[3]~7  = CARRY(\prog2|ram_addr0 [3])

	.dataa(gnd),
	.datab(\prog2|ram_addr0 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\prog2|ram_addr0[3]~6_combout ),
	.cout(\prog2|ram_addr0[3]~7 ));
// synopsys translate_off
defparam \prog2|ram_addr0[3]~6 .lut_mask = 16'h33CC;
defparam \prog2|ram_addr0[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N12
cycloneive_lcell_comb \prog2|state.0000~0 (
// Equation(s):
// \prog2|state.0000~0_combout  = !\prog2|state.0100~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\prog2|state.0100~q ),
	.cin(gnd),
	.combout(\prog2|state.0000~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog2|state.0000~0 .lut_mask = 16'h00FF;
defparam \prog2|state.0000~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N4
cycloneive_lcell_comb \Selector41~0 (
// Equation(s):
// \Selector41~0_combout  = (!\state.1010~q  & ((\state.1001~q ) # (\rst2~q )))

	.dataa(\state.1001~q ),
	.datab(\rst2~q ),
	.datac(gnd),
	.datad(\state.1010~q ),
	.cin(gnd),
	.combout(\Selector41~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector41~0 .lut_mask = 16'h00EE;
defparam \Selector41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N0
cycloneive_lcell_comb \rst2~feeder (
// Equation(s):
// \rst2~feeder_combout  = \Selector41~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector41~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rst2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rst2~feeder .lut_mask = 16'hF0F0;
defparam \rst2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N1
dffeas rst2(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rst2~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst2~q ),
	.prn(vcc));
// synopsys translate_off
defparam rst2.is_wysiwyg = "true";
defparam rst2.power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N13
dffeas \prog2|state.0000 (
	.clk(\clk2~clkctrl_outclk ),
	.d(\prog2|state.0000~0_combout ),
	.asdata(vcc),
	.clrn(!\rst2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog2|state.0000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog2|state.0000 .is_wysiwyg = "true";
defparam \prog2|state.0000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N16
cycloneive_lcell_comb \prog2|state.0001~0 (
// Equation(s):
// \prog2|state.0001~0_combout  = !\prog2|state.0000~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\prog2|state.0000~q ),
	.cin(gnd),
	.combout(\prog2|state.0001~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog2|state.0001~0 .lut_mask = 16'h00FF;
defparam \prog2|state.0001~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N17
dffeas \prog2|state.0001 (
	.clk(\clk2~clkctrl_outclk ),
	.d(\prog2|state.0001~0_combout ),
	.asdata(vcc),
	.clrn(!\rst2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog2|state.0001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog2|state.0001 .is_wysiwyg = "true";
defparam \prog2|state.0001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N2
cycloneive_lcell_comb \prog2|state.0010~feeder (
// Equation(s):
// \prog2|state.0010~feeder_combout  = \prog2|state.0001~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\prog2|state.0001~q ),
	.cin(gnd),
	.combout(\prog2|state.0010~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \prog2|state.0010~feeder .lut_mask = 16'hFF00;
defparam \prog2|state.0010~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N3
dffeas \prog2|state.0010 (
	.clk(\clk2~clkctrl_outclk ),
	.d(\prog2|state.0010~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog2|state.0010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog2|state.0010 .is_wysiwyg = "true";
defparam \prog2|state.0010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N8
cycloneive_lcell_comb \prog2|state.0011~feeder (
// Equation(s):
// \prog2|state.0011~feeder_combout  = \prog2|state.0010~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\prog2|state.0010~q ),
	.cin(gnd),
	.combout(\prog2|state.0011~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \prog2|state.0011~feeder .lut_mask = 16'hFF00;
defparam \prog2|state.0011~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N9
dffeas \prog2|state.0011 (
	.clk(\clk2~clkctrl_outclk ),
	.d(\prog2|state.0011~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog2|state.0011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog2|state.0011 .is_wysiwyg = "true";
defparam \prog2|state.0011 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N1
dffeas \prog2|state.0100 (
	.clk(\clk2~clkctrl_outclk ),
	.d(gnd),
	.asdata(\prog2|state.0011~q ),
	.clrn(!\rst2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog2|state.0100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog2|state.0100 .is_wysiwyg = "true";
defparam \prog2|state.0100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N4
cycloneive_lcell_comb \prog2|ram_addr0[4]~9 (
// Equation(s):
// \prog2|ram_addr0[4]~9_combout  = (\prog2|ram_addr0 [4] & (!\prog2|ram_addr0[3]~7 )) # (!\prog2|ram_addr0 [4] & ((\prog2|ram_addr0[3]~7 ) # (GND)))
// \prog2|ram_addr0[4]~10  = CARRY((!\prog2|ram_addr0[3]~7 ) # (!\prog2|ram_addr0 [4]))

	.dataa(\prog2|ram_addr0 [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\prog2|ram_addr0[3]~7 ),
	.combout(\prog2|ram_addr0[4]~9_combout ),
	.cout(\prog2|ram_addr0[4]~10 ));
// synopsys translate_off
defparam \prog2|ram_addr0[4]~9 .lut_mask = 16'h5A5F;
defparam \prog2|ram_addr0[4]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N18
cycloneive_lcell_comb \prog2|Add1~6 (
// Equation(s):
// \prog2|Add1~6_combout  = (\prog2|ram_addr0 [3] & (!\prog2|Add1~5 )) # (!\prog2|ram_addr0 [3] & ((\prog2|Add1~5 ) # (GND)))
// \prog2|Add1~7  = CARRY((!\prog2|Add1~5 ) # (!\prog2|ram_addr0 [3]))

	.dataa(gnd),
	.datab(\prog2|ram_addr0 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\prog2|Add1~5 ),
	.combout(\prog2|Add1~6_combout ),
	.cout(\prog2|Add1~7 ));
// synopsys translate_off
defparam \prog2|Add1~6 .lut_mask = 16'h3C3F;
defparam \prog2|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N20
cycloneive_lcell_comb \prog2|Add1~8 (
// Equation(s):
// \prog2|Add1~8_combout  = (\prog2|ram_addr0 [4] & (\prog2|Add1~7  $ (GND))) # (!\prog2|ram_addr0 [4] & (!\prog2|Add1~7  & VCC))
// \prog2|Add1~9  = CARRY((\prog2|ram_addr0 [4] & !\prog2|Add1~7 ))

	.dataa(\prog2|ram_addr0 [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\prog2|Add1~7 ),
	.combout(\prog2|Add1~8_combout ),
	.cout(\prog2|Add1~9 ));
// synopsys translate_off
defparam \prog2|Add1~8 .lut_mask = 16'hA50A;
defparam \prog2|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N12
cycloneive_lcell_comb \prog2|Add1~0 (
// Equation(s):
// \prog2|Add1~0_combout  = \prog2|ram_addr0 [0] $ (GND)
// \prog2|Add1~1  = CARRY(!\prog2|ram_addr0 [0])

	.dataa(gnd),
	.datab(\prog2|ram_addr0 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\prog2|Add1~0_combout ),
	.cout(\prog2|Add1~1 ));
// synopsys translate_off
defparam \prog2|Add1~0 .lut_mask = 16'hCC33;
defparam \prog2|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N0
cycloneive_lcell_comb \prog2|ram_addr0[0]~17 (
// Equation(s):
// \prog2|ram_addr0[0]~17_combout  = (\prog2|ram_addr0[3]~8_combout  & (\prog2|Equal0~0_combout  $ (((\prog2|Add1~0_combout ))))) # (!\prog2|ram_addr0[3]~8_combout  & (((\prog2|ram_addr0 [0]))))

	.dataa(\prog2|ram_addr0[3]~8_combout ),
	.datab(\prog2|Equal0~0_combout ),
	.datac(\prog2|ram_addr0 [0]),
	.datad(\prog2|Add1~0_combout ),
	.cin(gnd),
	.combout(\prog2|ram_addr0[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \prog2|ram_addr0[0]~17 .lut_mask = 16'h72D8;
defparam \prog2|ram_addr0[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N1
dffeas \prog2|ram_addr0[0] (
	.clk(\clk2~clkctrl_outclk ),
	.d(\prog2|ram_addr0[0]~17_combout ),
	.asdata(vcc),
	.clrn(!\rst2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog2|ram_addr0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \prog2|ram_addr0[0] .is_wysiwyg = "true";
defparam \prog2|ram_addr0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N20
cycloneive_lcell_comb \prog2|Equal0~0 (
// Equation(s):
// \prog2|Equal0~0_combout  = ((\prog2|ram_addr0 [1]) # (\prog2|ram_addr0 [0])) # (!\prog2|ram_addr0 [2])

	.dataa(gnd),
	.datab(\prog2|ram_addr0 [2]),
	.datac(\prog2|ram_addr0 [1]),
	.datad(\prog2|ram_addr0 [0]),
	.cin(gnd),
	.combout(\prog2|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog2|Equal0~0 .lut_mask = 16'hFFF3;
defparam \prog2|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N5
dffeas \prog2|ram_addr0[4] (
	.clk(\clk2~clkctrl_outclk ),
	.d(\prog2|ram_addr0[4]~9_combout ),
	.asdata(\prog2|Add1~8_combout ),
	.clrn(!\rst2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\prog2|Equal0~0_combout ),
	.ena(\prog2|ram_addr0[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog2|ram_addr0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \prog2|ram_addr0[4] .is_wysiwyg = "true";
defparam \prog2|ram_addr0[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N6
cycloneive_lcell_comb \prog2|ram_addr0[5]~11 (
// Equation(s):
// \prog2|ram_addr0[5]~11_combout  = (\prog2|ram_addr0 [5] & (\prog2|ram_addr0[4]~10  $ (GND))) # (!\prog2|ram_addr0 [5] & (!\prog2|ram_addr0[4]~10  & VCC))
// \prog2|ram_addr0[5]~12  = CARRY((\prog2|ram_addr0 [5] & !\prog2|ram_addr0[4]~10 ))

	.dataa(gnd),
	.datab(\prog2|ram_addr0 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\prog2|ram_addr0[4]~10 ),
	.combout(\prog2|ram_addr0[5]~11_combout ),
	.cout(\prog2|ram_addr0[5]~12 ));
// synopsys translate_off
defparam \prog2|ram_addr0[5]~11 .lut_mask = 16'hC30C;
defparam \prog2|ram_addr0[5]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N22
cycloneive_lcell_comb \prog2|Add1~10 (
// Equation(s):
// \prog2|Add1~10_combout  = (\prog2|ram_addr0 [5] & (!\prog2|Add1~9 )) # (!\prog2|ram_addr0 [5] & ((\prog2|Add1~9 ) # (GND)))
// \prog2|Add1~11  = CARRY((!\prog2|Add1~9 ) # (!\prog2|ram_addr0 [5]))

	.dataa(gnd),
	.datab(\prog2|ram_addr0 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\prog2|Add1~9 ),
	.combout(\prog2|Add1~10_combout ),
	.cout(\prog2|Add1~11 ));
// synopsys translate_off
defparam \prog2|Add1~10 .lut_mask = 16'h3C3F;
defparam \prog2|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y10_N7
dffeas \prog2|ram_addr0[5] (
	.clk(\clk2~clkctrl_outclk ),
	.d(\prog2|ram_addr0[5]~11_combout ),
	.asdata(\prog2|Add1~10_combout ),
	.clrn(!\rst2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\prog2|Equal0~0_combout ),
	.ena(\prog2|ram_addr0[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog2|ram_addr0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \prog2|ram_addr0[5] .is_wysiwyg = "true";
defparam \prog2|ram_addr0[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N8
cycloneive_lcell_comb \prog2|ram_addr0[6]~13 (
// Equation(s):
// \prog2|ram_addr0[6]~13_combout  = (\prog2|ram_addr0 [6] & (!\prog2|ram_addr0[5]~12 )) # (!\prog2|ram_addr0 [6] & ((\prog2|ram_addr0[5]~12 ) # (GND)))
// \prog2|ram_addr0[6]~14  = CARRY((!\prog2|ram_addr0[5]~12 ) # (!\prog2|ram_addr0 [6]))

	.dataa(\prog2|ram_addr0 [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\prog2|ram_addr0[5]~12 ),
	.combout(\prog2|ram_addr0[6]~13_combout ),
	.cout(\prog2|ram_addr0[6]~14 ));
// synopsys translate_off
defparam \prog2|ram_addr0[6]~13 .lut_mask = 16'h5A5F;
defparam \prog2|ram_addr0[6]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N24
cycloneive_lcell_comb \prog2|Add1~12 (
// Equation(s):
// \prog2|Add1~12_combout  = (\prog2|ram_addr0 [6] & (\prog2|Add1~11  $ (GND))) # (!\prog2|ram_addr0 [6] & (!\prog2|Add1~11  & VCC))
// \prog2|Add1~13  = CARRY((\prog2|ram_addr0 [6] & !\prog2|Add1~11 ))

	.dataa(\prog2|ram_addr0 [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\prog2|Add1~11 ),
	.combout(\prog2|Add1~12_combout ),
	.cout(\prog2|Add1~13 ));
// synopsys translate_off
defparam \prog2|Add1~12 .lut_mask = 16'hA50A;
defparam \prog2|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y10_N9
dffeas \prog2|ram_addr0[6] (
	.clk(\clk2~clkctrl_outclk ),
	.d(\prog2|ram_addr0[6]~13_combout ),
	.asdata(\prog2|Add1~12_combout ),
	.clrn(!\rst2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\prog2|Equal0~0_combout ),
	.ena(\prog2|ram_addr0[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog2|ram_addr0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \prog2|ram_addr0[6] .is_wysiwyg = "true";
defparam \prog2|ram_addr0[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N10
cycloneive_lcell_comb \prog2|ram_addr0[7]~15 (
// Equation(s):
// \prog2|ram_addr0[7]~15_combout  = \prog2|ram_addr0 [7] $ (!\prog2|ram_addr0[6]~14 )

	.dataa(gnd),
	.datab(\prog2|ram_addr0 [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(\prog2|ram_addr0[6]~14 ),
	.combout(\prog2|ram_addr0[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \prog2|ram_addr0[7]~15 .lut_mask = 16'hC3C3;
defparam \prog2|ram_addr0[7]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N26
cycloneive_lcell_comb \prog2|Add1~14 (
// Equation(s):
// \prog2|Add1~14_combout  = \prog2|ram_addr0 [7] $ (\prog2|Add1~13 )

	.dataa(gnd),
	.datab(\prog2|ram_addr0 [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(\prog2|Add1~13 ),
	.combout(\prog2|Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \prog2|Add1~14 .lut_mask = 16'h3C3C;
defparam \prog2|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y10_N11
dffeas \prog2|ram_addr0[7] (
	.clk(\clk2~clkctrl_outclk ),
	.d(\prog2|ram_addr0[7]~15_combout ),
	.asdata(\prog2|Add1~14_combout ),
	.clrn(!\rst2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\prog2|Equal0~0_combout ),
	.ena(\prog2|ram_addr0[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog2|ram_addr0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \prog2|ram_addr0[7] .is_wysiwyg = "true";
defparam \prog2|ram_addr0[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N30
cycloneive_lcell_comb \prog2|done~0 (
// Equation(s):
// \prog2|done~0_combout  = (\prog2|ram_addr0 [7] & (\prog2|ram_addr0 [4] & (\prog2|ram_addr0 [6] & \prog2|ram_addr0 [5])))

	.dataa(\prog2|ram_addr0 [7]),
	.datab(\prog2|ram_addr0 [4]),
	.datac(\prog2|ram_addr0 [6]),
	.datad(\prog2|ram_addr0 [5]),
	.cin(gnd),
	.combout(\prog2|done~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog2|done~0 .lut_mask = 16'h8000;
defparam \prog2|done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N10
cycloneive_lcell_comb \prog2|ram_addr0[3]~8 (
// Equation(s):
// \prog2|ram_addr0[3]~8_combout  = (\prog2|state.0100~q  & (((\prog2|Equal0~0_combout ) # (!\prog2|done~0_combout )) # (!\prog2|ram_addr0 [3])))

	.dataa(\prog2|ram_addr0 [3]),
	.datab(\prog2|state.0100~q ),
	.datac(\prog2|done~0_combout ),
	.datad(\prog2|Equal0~0_combout ),
	.cin(gnd),
	.combout(\prog2|ram_addr0[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \prog2|ram_addr0[3]~8 .lut_mask = 16'hCC4C;
defparam \prog2|ram_addr0[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N14
cycloneive_lcell_comb \prog2|Add1~2 (
// Equation(s):
// \prog2|Add1~2_combout  = (\prog2|ram_addr0 [1] & ((\prog2|Add1~1 ) # (GND))) # (!\prog2|ram_addr0 [1] & (!\prog2|Add1~1 ))
// \prog2|Add1~3  = CARRY((\prog2|ram_addr0 [1]) # (!\prog2|Add1~1 ))

	.dataa(gnd),
	.datab(\prog2|ram_addr0 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\prog2|Add1~1 ),
	.combout(\prog2|Add1~2_combout ),
	.cout(\prog2|Add1~3 ));
// synopsys translate_off
defparam \prog2|Add1~2 .lut_mask = 16'hC3CF;
defparam \prog2|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N28
cycloneive_lcell_comb \prog2|ram_addr0[1]~18 (
// Equation(s):
// \prog2|ram_addr0[1]~18_combout  = (\prog2|ram_addr0[3]~8_combout  & (\prog2|Equal0~0_combout  $ (((\prog2|Add1~2_combout ))))) # (!\prog2|ram_addr0[3]~8_combout  & (((\prog2|ram_addr0 [1]))))

	.dataa(\prog2|ram_addr0[3]~8_combout ),
	.datab(\prog2|Equal0~0_combout ),
	.datac(\prog2|ram_addr0 [1]),
	.datad(\prog2|Add1~2_combout ),
	.cin(gnd),
	.combout(\prog2|ram_addr0[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \prog2|ram_addr0[1]~18 .lut_mask = 16'h72D8;
defparam \prog2|ram_addr0[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N29
dffeas \prog2|ram_addr0[1] (
	.clk(\clk2~clkctrl_outclk ),
	.d(\prog2|ram_addr0[1]~18_combout ),
	.asdata(vcc),
	.clrn(!\rst2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog2|ram_addr0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \prog2|ram_addr0[1] .is_wysiwyg = "true";
defparam \prog2|ram_addr0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N16
cycloneive_lcell_comb \prog2|Add1~4 (
// Equation(s):
// \prog2|Add1~4_combout  = (\prog2|ram_addr0 [2] & (\prog2|Add1~3  $ (GND))) # (!\prog2|ram_addr0 [2] & (!\prog2|Add1~3  & VCC))
// \prog2|Add1~5  = CARRY((\prog2|ram_addr0 [2] & !\prog2|Add1~3 ))

	.dataa(\prog2|ram_addr0 [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\prog2|Add1~3 ),
	.combout(\prog2|Add1~4_combout ),
	.cout(\prog2|Add1~5 ));
// synopsys translate_off
defparam \prog2|Add1~4 .lut_mask = 16'hA50A;
defparam \prog2|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N28
cycloneive_lcell_comb \prog2|ram_addr0[2]~19 (
// Equation(s):
// \prog2|ram_addr0[2]~19_combout  = (\prog2|state.0100~q  & (\prog2|Add1~4_combout  & \prog2|Equal0~0_combout ))

	.dataa(gnd),
	.datab(\prog2|state.0100~q ),
	.datac(\prog2|Add1~4_combout ),
	.datad(\prog2|Equal0~0_combout ),
	.cin(gnd),
	.combout(\prog2|ram_addr0[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \prog2|ram_addr0[2]~19 .lut_mask = 16'hC000;
defparam \prog2|ram_addr0[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N4
cycloneive_lcell_comb \prog2|ram_addr0[2]~20 (
// Equation(s):
// \prog2|ram_addr0[2]~20_combout  = (\prog2|ram_addr0[2]~5_combout ) # ((\prog2|ram_addr0[2]~19_combout ) # ((!\prog2|state.0100~q  & \prog2|ram_addr0 [2])))

	.dataa(\prog2|ram_addr0[2]~5_combout ),
	.datab(\prog2|state.0100~q ),
	.datac(\prog2|ram_addr0 [2]),
	.datad(\prog2|ram_addr0[2]~19_combout ),
	.cin(gnd),
	.combout(\prog2|ram_addr0[2]~20_combout ),
	.cout());
// synopsys translate_off
defparam \prog2|ram_addr0[2]~20 .lut_mask = 16'hFFBA;
defparam \prog2|ram_addr0[2]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N5
dffeas \prog2|ram_addr0[2] (
	.clk(\clk2~clkctrl_outclk ),
	.d(\prog2|ram_addr0[2]~20_combout ),
	.asdata(vcc),
	.clrn(!\rst2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog2|ram_addr0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \prog2|ram_addr0[2] .is_wysiwyg = "true";
defparam \prog2|ram_addr0[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N3
dffeas \prog2|ram_addr0[3] (
	.clk(\clk2~clkctrl_outclk ),
	.d(\prog2|ram_addr0[3]~6_combout ),
	.asdata(\prog2|Add1~6_combout ),
	.clrn(!\rst2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\prog2|Equal0~0_combout ),
	.ena(\prog2|ram_addr0[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog2|ram_addr0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \prog2|ram_addr0[3] .is_wysiwyg = "true";
defparam \prog2|ram_addr0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N26
cycloneive_lcell_comb \prog2|ram_addr0[2]~5 (
// Equation(s):
// \prog2|ram_addr0[2]~5_combout  = (\prog2|ram_addr0 [3] & (\prog2|state.0100~q  & (\prog2|done~0_combout  & !\prog2|Equal0~0_combout )))

	.dataa(\prog2|ram_addr0 [3]),
	.datab(\prog2|state.0100~q ),
	.datac(\prog2|done~0_combout ),
	.datad(\prog2|Equal0~0_combout ),
	.cin(gnd),
	.combout(\prog2|ram_addr0[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \prog2|ram_addr0[2]~5 .lut_mask = 16'h0080;
defparam \prog2|ram_addr0[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N18
cycloneive_lcell_comb \prog2|done~1 (
// Equation(s):
// \prog2|done~1_combout  = (\prog2|ram_addr0[2]~5_combout ) # (\prog2|done~q )

	.dataa(\prog2|ram_addr0[2]~5_combout ),
	.datab(gnd),
	.datac(\prog2|done~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\prog2|done~1_combout ),
	.cout());
// synopsys translate_off
defparam \prog2|done~1 .lut_mask = 16'hFAFA;
defparam \prog2|done~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N19
dffeas \prog2|done (
	.clk(\clk2~clkctrl_outclk ),
	.d(\prog2|done~1_combout ),
	.asdata(vcc),
	.clrn(!\rst2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog2|done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog2|done .is_wysiwyg = "true";
defparam \prog2|done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N8
cycloneive_lcell_comb \Selector34~0 (
// Equation(s):
// \Selector34~0_combout  = (\state.1010~q ) # ((\state.1011~q  & !\prog2|done~q ))

	.dataa(\state.1010~q ),
	.datab(gnd),
	.datac(\state.1011~q ),
	.datad(\prog2|done~q ),
	.cin(gnd),
	.combout(\Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector34~0 .lut_mask = 16'hAAFA;
defparam \Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N9
dffeas \state.1011 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector34~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.1011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.1011 .is_wysiwyg = "true";
defparam \state.1011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N16
cycloneive_lcell_comb \state.0000~feeder (
// Equation(s):
// \state.0000~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\state.0000~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \state.0000~feeder .lut_mask = 16'hFFFF;
defparam \state.0000~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N17
dffeas \state.0000 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state.0000~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.0000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.0000 .is_wysiwyg = "true";
defparam \state.0000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N6
cycloneive_lcell_comb \state.0001~0 (
// Equation(s):
// \state.0001~0_combout  = !\state.0000~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\state.0000~q ),
	.cin(gnd),
	.combout(\state.0001~0_combout ),
	.cout());
// synopsys translate_off
defparam \state.0001~0 .lut_mask = 16'h00FF;
defparam \state.0001~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N7
dffeas \state.0001 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state.0001~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.0001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.0001 .is_wysiwyg = "true";
defparam \state.0001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N14
cycloneive_lcell_comb \Selector25~0 (
// Equation(s):
// \Selector25~0_combout  = (\state.0001~q ) # ((\state.0010~q  & !\prog1|done~q ))

	.dataa(\state.0001~q ),
	.datab(\state.0010~q ),
	.datac(gnd),
	.datad(\prog1|done~q ),
	.cin(gnd),
	.combout(\Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector25~0 .lut_mask = 16'hAAEE;
defparam \Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N1
dffeas \state.0010 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.0010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.0010 .is_wysiwyg = "true";
defparam \state.0010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N10
cycloneive_lcell_comb \Selector26~0 (
// Equation(s):
// \Selector26~0_combout  = (\prog2|done~q  & ((\state.1011~q ) # ((\state.0010~q  & \prog1|done~q )))) # (!\prog2|done~q  & (\state.0010~q  & ((\prog1|done~q ))))

	.dataa(\prog2|done~q ),
	.datab(\state.0010~q ),
	.datac(\state.1011~q ),
	.datad(\prog1|done~q ),
	.cin(gnd),
	.combout(\Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector26~0 .lut_mask = 16'hECA0;
defparam \Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N15
dffeas \state.0011 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.0011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.0011 .is_wysiwyg = "true";
defparam \state.0011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N4
cycloneive_lcell_comb \shift_cnt[0]~4 (
// Equation(s):
// \shift_cnt[0]~4_combout  = (\prog2|done~q  & (shift_cnt[0] $ (VCC))) # (!\prog2|done~q  & (shift_cnt[0] & VCC))
// \shift_cnt[0]~5  = CARRY((\prog2|done~q  & shift_cnt[0]))

	.dataa(\prog2|done~q ),
	.datab(shift_cnt[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\shift_cnt[0]~4_combout ),
	.cout(\shift_cnt[0]~5 ));
// synopsys translate_off
defparam \shift_cnt[0]~4 .lut_mask = 16'h6688;
defparam \shift_cnt[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N14
cycloneive_lcell_comb \shift_cnt[0]~12 (
// Equation(s):
// \shift_cnt[0]~12_combout  = (\state.0011~q  & ((\Equal0~0_combout ))) # (!\state.0011~q  & (\state.1011~q ))

	.dataa(gnd),
	.datab(\state.1011~q ),
	.datac(\state.0011~q ),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\shift_cnt[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \shift_cnt[0]~12 .lut_mask = 16'hFC0C;
defparam \shift_cnt[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N5
dffeas \shift_cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\shift_cnt[0]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.1011~q ),
	.sload(gnd),
	.ena(\shift_cnt[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(shift_cnt[0]),
	.prn(vcc));
// synopsys translate_off
defparam \shift_cnt[0] .is_wysiwyg = "true";
defparam \shift_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N6
cycloneive_lcell_comb \shift_cnt[1]~6 (
// Equation(s):
// \shift_cnt[1]~6_combout  = (shift_cnt[1] & (!\shift_cnt[0]~5 )) # (!shift_cnt[1] & ((\shift_cnt[0]~5 ) # (GND)))
// \shift_cnt[1]~7  = CARRY((!\shift_cnt[0]~5 ) # (!shift_cnt[1]))

	.dataa(shift_cnt[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\shift_cnt[0]~5 ),
	.combout(\shift_cnt[1]~6_combout ),
	.cout(\shift_cnt[1]~7 ));
// synopsys translate_off
defparam \shift_cnt[1]~6 .lut_mask = 16'h5A5F;
defparam \shift_cnt[1]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y11_N7
dffeas \shift_cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\shift_cnt[1]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.1011~q ),
	.sload(gnd),
	.ena(\shift_cnt[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(shift_cnt[1]),
	.prn(vcc));
// synopsys translate_off
defparam \shift_cnt[1] .is_wysiwyg = "true";
defparam \shift_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N8
cycloneive_lcell_comb \shift_cnt[2]~8 (
// Equation(s):
// \shift_cnt[2]~8_combout  = (shift_cnt[2] & (\shift_cnt[1]~7  $ (GND))) # (!shift_cnt[2] & (!\shift_cnt[1]~7  & VCC))
// \shift_cnt[2]~9  = CARRY((shift_cnt[2] & !\shift_cnt[1]~7 ))

	.dataa(gnd),
	.datab(shift_cnt[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\shift_cnt[1]~7 ),
	.combout(\shift_cnt[2]~8_combout ),
	.cout(\shift_cnt[2]~9 ));
// synopsys translate_off
defparam \shift_cnt[2]~8 .lut_mask = 16'hC30C;
defparam \shift_cnt[2]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y11_N9
dffeas \shift_cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\shift_cnt[2]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.1011~q ),
	.sload(gnd),
	.ena(\shift_cnt[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(shift_cnt[2]),
	.prn(vcc));
// synopsys translate_off
defparam \shift_cnt[2] .is_wysiwyg = "true";
defparam \shift_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N10
cycloneive_lcell_comb \shift_cnt[3]~10 (
// Equation(s):
// \shift_cnt[3]~10_combout  = \shift_cnt[2]~9  $ (shift_cnt[3])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(shift_cnt[3]),
	.cin(\shift_cnt[2]~9 ),
	.combout(\shift_cnt[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \shift_cnt[3]~10 .lut_mask = 16'h0FF0;
defparam \shift_cnt[3]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y11_N11
dffeas \shift_cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\shift_cnt[3]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.1011~q ),
	.sload(gnd),
	.ena(\shift_cnt[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(shift_cnt[3]),
	.prn(vcc));
// synopsys translate_off
defparam \shift_cnt[3] .is_wysiwyg = "true";
defparam \shift_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N20
cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (!shift_cnt[1] & (!shift_cnt[0] & (!shift_cnt[2] & shift_cnt[3])))

	.dataa(shift_cnt[1]),
	.datab(shift_cnt[0]),
	.datac(shift_cnt[2]),
	.datad(shift_cnt[3]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0100;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N18
cycloneive_lcell_comb \Selector27~0 (
// Equation(s):
// \Selector27~0_combout  = (\state.0011~q  & \Equal0~0_combout )

	.dataa(\state.0011~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector27~0 .lut_mask = 16'hAA00;
defparam \Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N19
dffeas \state.0100 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector27~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.0100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.0100 .is_wysiwyg = "true";
defparam \state.0100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N0
cycloneive_lcell_comb \Selector28~0 (
// Equation(s):
// \Selector28~0_combout  = (\state.0100~q ) # ((\state.0101~q  & !\prog1|done~q ))

	.dataa(\state.0100~q ),
	.datab(\state.0101~q ),
	.datac(gnd),
	.datad(\prog1|done~q ),
	.cin(gnd),
	.combout(\Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector28~0 .lut_mask = 16'hAAEE;
defparam \Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N5
dffeas \state.0101 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector28~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.0101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.0101 .is_wysiwyg = "true";
defparam \state.0101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N2
cycloneive_lcell_comb \Selector19~0 (
// Equation(s):
// \Selector19~0_combout  = (\clk1~q  & (!\state.0011~q  & (!\state.0010~q  & \state.0000~q ))) # (!\clk1~q  & (((\state.0010~q ))))

	.dataa(\clk1~q ),
	.datab(\state.0011~q ),
	.datac(\state.0010~q ),
	.datad(\state.0000~q ),
	.cin(gnd),
	.combout(\Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector19~0 .lut_mask = 16'h5250;
defparam \Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N18
cycloneive_lcell_comb \Selector29~1 (
// Equation(s):
// \Selector29~1_combout  = (\state.0011~q  & !\Equal0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.0011~q ),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\Selector29~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector29~1 .lut_mask = 16'h00F0;
defparam \Selector29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N12
cycloneive_lcell_comb \Selector19~1 (
// Equation(s):
// \Selector19~1_combout  = (\clk1~q  & ((\Selector29~1_combout ) # ((!\state.0101~q  & \Selector19~0_combout )))) # (!\clk1~q  & ((\state.0101~q ) # ((\Selector19~0_combout ))))

	.dataa(\clk1~q ),
	.datab(\state.0101~q ),
	.datac(\Selector19~0_combout ),
	.datad(\Selector29~1_combout ),
	.cin(gnd),
	.combout(\Selector19~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector19~1 .lut_mask = 16'hFE74;
defparam \Selector19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N30
cycloneive_lcell_comb \clk1~feeder (
// Equation(s):
// \clk1~feeder_combout  = \Selector19~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector19~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\clk1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \clk1~feeder .lut_mask = 16'hF0F0;
defparam \clk1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N31
dffeas clk1(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk1~q ),
	.prn(vcc));
// synopsys translate_off
defparam clk1.is_wysiwyg = "true";
defparam clk1.power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \clk1~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk1~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk1~clkctrl_outclk ));
// synopsys translate_off
defparam \clk1~clkctrl .clock_type = "global clock";
defparam \clk1~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N4
cycloneive_lcell_comb \Selector18~3 (
// Equation(s):
// \Selector18~3_combout  = (\state.0011~q  & ((!\Equal0~0_combout ))) # (!\state.0011~q  & (\state.0000~q ))

	.dataa(\state.0011~q ),
	.datab(\state.0000~q ),
	.datac(gnd),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\Selector18~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector18~3 .lut_mask = 16'h44EE;
defparam \Selector18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N22
cycloneive_lcell_comb \Selector18~2 (
// Equation(s):
// \Selector18~2_combout  = (!\state.0100~q  & (!\state.0001~q  & ((\rst1~q ) # (!\Selector18~3_combout ))))

	.dataa(\rst1~q ),
	.datab(\state.0100~q ),
	.datac(\Selector18~3_combout ),
	.datad(\state.0001~q ),
	.cin(gnd),
	.combout(\Selector18~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector18~2 .lut_mask = 16'h0023;
defparam \Selector18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N30
cycloneive_lcell_comb \rst1~feeder (
// Equation(s):
// \rst1~feeder_combout  = \Selector18~2_combout 

	.dataa(gnd),
	.datab(\Selector18~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\rst1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rst1~feeder .lut_mask = 16'hCCCC;
defparam \rst1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N31
dffeas rst1(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rst1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst1~q ),
	.prn(vcc));
// synopsys translate_off
defparam rst1.is_wysiwyg = "true";
defparam rst1.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N28
cycloneive_lcell_comb \mode1~0 (
// Equation(s):
// \mode1~0_combout  = (\state.0010~q ) # (\mode1~q )

	.dataa(\state.0010~q ),
	.datab(gnd),
	.datac(\mode1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mode1~0_combout ),
	.cout());
// synopsys translate_off
defparam \mode1~0 .lut_mask = 16'hFAFA;
defparam \mode1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N29
dffeas mode1(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mode1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mode1~q ),
	.prn(vcc));
// synopsys translate_off
defparam mode1.is_wysiwyg = "true";
defparam mode1.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N30
cycloneive_lcell_comb \prog1|ram_addr[7]~1 (
// Equation(s):
// \prog1|ram_addr[7]~1_combout  = (\rst1~q  & ((\mode1~q ))) # (!\rst1~q  & (\prog1|ram_addr[7]~1_combout ))

	.dataa(\prog1|ram_addr[7]~1_combout ),
	.datab(gnd),
	.datac(\rst1~q ),
	.datad(\mode1~q ),
	.cin(gnd),
	.combout(\prog1|ram_addr[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \prog1|ram_addr[7]~1 .lut_mask = 16'hFA0A;
defparam \prog1|ram_addr[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N18
cycloneive_lcell_comb \prog1|Equal1~0 (
// Equation(s):
// \prog1|Equal1~0_combout  = (!\prog1|ram_addr [6] & (\prog1|ram_addr [4] & (!\prog1|ram_addr [5] & \prog1|ram_addr [3])))

	.dataa(\prog1|ram_addr [6]),
	.datab(\prog1|ram_addr [4]),
	.datac(\prog1|ram_addr [5]),
	.datad(\prog1|ram_addr [3]),
	.cin(gnd),
	.combout(\prog1|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog1|Equal1~0 .lut_mask = 16'h0400;
defparam \prog1|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N10
cycloneive_lcell_comb \prog1|state.000~0 (
// Equation(s):
// \prog1|state.000~0_combout  = !\prog1|state.011~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\prog1|state.011~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\prog1|state.000~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog1|state.000~0 .lut_mask = 16'h0F0F;
defparam \prog1|state.000~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N11
dffeas \prog1|state.000 (
	.clk(\clk1~clkctrl_outclk ),
	.d(\prog1|state.000~0_combout ),
	.asdata(vcc),
	.clrn(!\rst1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog1|state.000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog1|state.000 .is_wysiwyg = "true";
defparam \prog1|state.000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N12
cycloneive_lcell_comb \prog1|state.001~0 (
// Equation(s):
// \prog1|state.001~0_combout  = !\prog1|state.000~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\prog1|state.000~q ),
	.cin(gnd),
	.combout(\prog1|state.001~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog1|state.001~0 .lut_mask = 16'h00FF;
defparam \prog1|state.001~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N13
dffeas \prog1|state.001 (
	.clk(\clk1~clkctrl_outclk ),
	.d(\prog1|state.001~0_combout ),
	.asdata(vcc),
	.clrn(!\rst1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog1|state.001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog1|state.001 .is_wysiwyg = "true";
defparam \prog1|state.001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N24
cycloneive_lcell_comb \prog1|state.010~feeder (
// Equation(s):
// \prog1|state.010~feeder_combout  = \prog1|state.001~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\prog1|state.001~q ),
	.cin(gnd),
	.combout(\prog1|state.010~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \prog1|state.010~feeder .lut_mask = 16'hFF00;
defparam \prog1|state.010~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N25
dffeas \prog1|state.010 (
	.clk(\clk1~clkctrl_outclk ),
	.d(\prog1|state.010~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog1|state.010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog1|state.010 .is_wysiwyg = "true";
defparam \prog1|state.010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N0
cycloneive_lcell_comb \prog1|state.011~feeder (
// Equation(s):
// \prog1|state.011~feeder_combout  = \prog1|state.010~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\prog1|state.010~q ),
	.cin(gnd),
	.combout(\prog1|state.011~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \prog1|state.011~feeder .lut_mask = 16'hFF00;
defparam \prog1|state.011~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N1
dffeas \prog1|state.011 (
	.clk(\clk1~clkctrl_outclk ),
	.d(\prog1|state.011~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog1|state.011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog1|state.011 .is_wysiwyg = "true";
defparam \prog1|state.011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N24
cycloneive_lcell_comb \prog1|ram_addr[0]~5 (
// Equation(s):
// \prog1|ram_addr[0]~5_combout  = \prog1|ram_addr [0] $ (((\prog1|state.011~q  & ((!\prog1|Equal1~1_combout ) # (!\prog1|Equal1~0_combout )))))

	.dataa(\prog1|Equal1~0_combout ),
	.datab(\prog1|Equal1~1_combout ),
	.datac(\prog1|ram_addr [0]),
	.datad(\prog1|state.011~q ),
	.cin(gnd),
	.combout(\prog1|ram_addr[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \prog1|ram_addr[0]~5 .lut_mask = 16'h87F0;
defparam \prog1|ram_addr[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N25
dffeas \prog1|ram_addr[0] (
	.clk(\clk1~clkctrl_outclk ),
	.d(\prog1|ram_addr[0]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog1|ram_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \prog1|ram_addr[0] .is_wysiwyg = "true";
defparam \prog1|ram_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N2
cycloneive_lcell_comb \prog1|Add1~0 (
// Equation(s):
// \prog1|Add1~0_combout  = (\prog1|ram_addr [1] & (\prog1|ram_addr [0] $ (VCC))) # (!\prog1|ram_addr [1] & (\prog1|ram_addr [0] & VCC))
// \prog1|Add1~1  = CARRY((\prog1|ram_addr [1] & \prog1|ram_addr [0]))

	.dataa(\prog1|ram_addr [1]),
	.datab(\prog1|ram_addr [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\prog1|Add1~0_combout ),
	.cout(\prog1|Add1~1 ));
// synopsys translate_off
defparam \prog1|Add1~0 .lut_mask = 16'h6688;
defparam \prog1|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N26
cycloneive_lcell_comb \prog1|ram_addr[0]~6 (
// Equation(s):
// \prog1|ram_addr[0]~6_combout  = ((!\prog1|ram_addr [0]) # (!\prog1|ram_addr [2])) # (!\prog1|ram_addr [1])

	.dataa(gnd),
	.datab(\prog1|ram_addr [1]),
	.datac(\prog1|ram_addr [2]),
	.datad(\prog1|ram_addr [0]),
	.cin(gnd),
	.combout(\prog1|ram_addr[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \prog1|ram_addr[0]~6 .lut_mask = 16'h3FFF;
defparam \prog1|ram_addr[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N28
cycloneive_lcell_comb \prog1|ram_addr[0]~7 (
// Equation(s):
// \prog1|ram_addr[0]~7_combout  = (\prog1|state.011~q  & ((\prog1|ram_addr[0]~6_combout ) # ((!\prog1|Equal1~0_combout ) # (!\prog1|ram_addr[7]~2_combout ))))

	.dataa(\prog1|ram_addr[0]~6_combout ),
	.datab(\prog1|ram_addr[7]~2_combout ),
	.datac(\prog1|Equal1~0_combout ),
	.datad(\prog1|state.011~q ),
	.cin(gnd),
	.combout(\prog1|ram_addr[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \prog1|ram_addr[0]~7 .lut_mask = 16'hBF00;
defparam \prog1|ram_addr[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N3
dffeas \prog1|ram_addr[1] (
	.clk(\clk1~clkctrl_outclk ),
	.d(\prog1|Add1~0_combout ),
	.asdata(vcc),
	.clrn(!\rst1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\prog1|ram_addr[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog1|ram_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \prog1|ram_addr[1] .is_wysiwyg = "true";
defparam \prog1|ram_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N4
cycloneive_lcell_comb \prog1|Add1~2 (
// Equation(s):
// \prog1|Add1~2_combout  = (\prog1|ram_addr [2] & (!\prog1|Add1~1 )) # (!\prog1|ram_addr [2] & ((\prog1|Add1~1 ) # (GND)))
// \prog1|Add1~3  = CARRY((!\prog1|Add1~1 ) # (!\prog1|ram_addr [2]))

	.dataa(gnd),
	.datab(\prog1|ram_addr [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\prog1|Add1~1 ),
	.combout(\prog1|Add1~2_combout ),
	.cout(\prog1|Add1~3 ));
// synopsys translate_off
defparam \prog1|Add1~2 .lut_mask = 16'h3C3F;
defparam \prog1|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N5
dffeas \prog1|ram_addr[2] (
	.clk(\clk1~clkctrl_outclk ),
	.d(\prog1|Add1~2_combout ),
	.asdata(vcc),
	.clrn(!\rst1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\prog1|ram_addr[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog1|ram_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \prog1|ram_addr[2] .is_wysiwyg = "true";
defparam \prog1|ram_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N6
cycloneive_lcell_comb \prog1|Add1~4 (
// Equation(s):
// \prog1|Add1~4_combout  = (\prog1|ram_addr [3] & (\prog1|Add1~3  $ (GND))) # (!\prog1|ram_addr [3] & (!\prog1|Add1~3  & VCC))
// \prog1|Add1~5  = CARRY((\prog1|ram_addr [3] & !\prog1|Add1~3 ))

	.dataa(\prog1|ram_addr [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\prog1|Add1~3 ),
	.combout(\prog1|Add1~4_combout ),
	.cout(\prog1|Add1~5 ));
// synopsys translate_off
defparam \prog1|Add1~4 .lut_mask = 16'hA50A;
defparam \prog1|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N7
dffeas \prog1|ram_addr[3] (
	.clk(\clk1~clkctrl_outclk ),
	.d(\prog1|Add1~4_combout ),
	.asdata(vcc),
	.clrn(!\rst1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\prog1|ram_addr[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog1|ram_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \prog1|ram_addr[3] .is_wysiwyg = "true";
defparam \prog1|ram_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N8
cycloneive_lcell_comb \prog1|Add1~6 (
// Equation(s):
// \prog1|Add1~6_combout  = (\prog1|ram_addr [4] & (!\prog1|Add1~5 )) # (!\prog1|ram_addr [4] & ((\prog1|Add1~5 ) # (GND)))
// \prog1|Add1~7  = CARRY((!\prog1|Add1~5 ) # (!\prog1|ram_addr [4]))

	.dataa(gnd),
	.datab(\prog1|ram_addr [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\prog1|Add1~5 ),
	.combout(\prog1|Add1~6_combout ),
	.cout(\prog1|Add1~7 ));
// synopsys translate_off
defparam \prog1|Add1~6 .lut_mask = 16'h3C3F;
defparam \prog1|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N9
dffeas \prog1|ram_addr[4] (
	.clk(\clk1~clkctrl_outclk ),
	.d(\prog1|Add1~6_combout ),
	.asdata(vcc),
	.clrn(!\rst1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\prog1|ram_addr[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog1|ram_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \prog1|ram_addr[4] .is_wysiwyg = "true";
defparam \prog1|ram_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N10
cycloneive_lcell_comb \prog1|Add1~8 (
// Equation(s):
// \prog1|Add1~8_combout  = (\prog1|ram_addr [5] & (\prog1|Add1~7  $ (GND))) # (!\prog1|ram_addr [5] & (!\prog1|Add1~7  & VCC))
// \prog1|Add1~9  = CARRY((\prog1|ram_addr [5] & !\prog1|Add1~7 ))

	.dataa(\prog1|ram_addr [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\prog1|Add1~7 ),
	.combout(\prog1|Add1~8_combout ),
	.cout(\prog1|Add1~9 ));
// synopsys translate_off
defparam \prog1|Add1~8 .lut_mask = 16'hA50A;
defparam \prog1|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N11
dffeas \prog1|ram_addr[5] (
	.clk(\clk1~clkctrl_outclk ),
	.d(\prog1|Add1~8_combout ),
	.asdata(vcc),
	.clrn(!\rst1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\prog1|ram_addr[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog1|ram_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \prog1|ram_addr[5] .is_wysiwyg = "true";
defparam \prog1|ram_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N12
cycloneive_lcell_comb \prog1|Add1~10 (
// Equation(s):
// \prog1|Add1~10_combout  = (\prog1|ram_addr [6] & (!\prog1|Add1~9 )) # (!\prog1|ram_addr [6] & ((\prog1|Add1~9 ) # (GND)))
// \prog1|Add1~11  = CARRY((!\prog1|Add1~9 ) # (!\prog1|ram_addr [6]))

	.dataa(\prog1|ram_addr [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\prog1|Add1~9 ),
	.combout(\prog1|Add1~10_combout ),
	.cout(\prog1|Add1~11 ));
// synopsys translate_off
defparam \prog1|Add1~10 .lut_mask = 16'h5A5F;
defparam \prog1|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N13
dffeas \prog1|ram_addr[6] (
	.clk(\clk1~clkctrl_outclk ),
	.d(\prog1|Add1~10_combout ),
	.asdata(vcc),
	.clrn(!\rst1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\prog1|ram_addr[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog1|ram_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \prog1|ram_addr[6] .is_wysiwyg = "true";
defparam \prog1|ram_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N14
cycloneive_lcell_comb \prog1|Add1~12 (
// Equation(s):
// \prog1|Add1~12_combout  = \prog1|ram_addr[7]~2_combout  $ (!\prog1|Add1~11 )

	.dataa(gnd),
	.datab(\prog1|ram_addr[7]~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\prog1|Add1~11 ),
	.combout(\prog1|Add1~12_combout ),
	.cout());
// synopsys translate_off
defparam \prog1|Add1~12 .lut_mask = 16'hC3C3;
defparam \prog1|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N22
cycloneive_lcell_comb \prog1|ram_addr[7]~3 (
// Equation(s):
// \prog1|ram_addr[7]~3_combout  = \prog1|ram_addr[7]~1_combout  $ (\prog1|Add1~12_combout )

	.dataa(\prog1|ram_addr[7]~1_combout ),
	.datab(\prog1|Add1~12_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\prog1|ram_addr[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \prog1|ram_addr[7]~3 .lut_mask = 16'h6666;
defparam \prog1|ram_addr[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N23
dffeas \prog1|ram_addr[7]~_emulated (
	.clk(\clk1~clkctrl_outclk ),
	.d(\prog1|ram_addr[7]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\prog1|ram_addr[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog1|ram_addr[7]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog1|ram_addr[7]~_emulated .is_wysiwyg = "true";
defparam \prog1|ram_addr[7]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N20
cycloneive_lcell_comb \prog1|ram_addr[7]~2 (
// Equation(s):
// \prog1|ram_addr[7]~2_combout  = (\rst1~q  & (((\mode1~q )))) # (!\rst1~q  & (\prog1|ram_addr[7]~1_combout  $ ((\prog1|ram_addr[7]~_emulated_q ))))

	.dataa(\prog1|ram_addr[7]~1_combout ),
	.datab(\rst1~q ),
	.datac(\prog1|ram_addr[7]~_emulated_q ),
	.datad(\mode1~q ),
	.cin(gnd),
	.combout(\prog1|ram_addr[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \prog1|ram_addr[7]~2 .lut_mask = 16'hDE12;
defparam \prog1|ram_addr[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N16
cycloneive_lcell_comb \prog1|Equal1~1 (
// Equation(s):
// \prog1|Equal1~1_combout  = (\prog1|ram_addr[7]~2_combout  & (\prog1|ram_addr [1] & (\prog1|ram_addr [2] & \prog1|ram_addr [0])))

	.dataa(\prog1|ram_addr[7]~2_combout ),
	.datab(\prog1|ram_addr [1]),
	.datac(\prog1|ram_addr [2]),
	.datad(\prog1|ram_addr [0]),
	.cin(gnd),
	.combout(\prog1|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \prog1|Equal1~1 .lut_mask = 16'h8000;
defparam \prog1|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N0
cycloneive_lcell_comb \prog1|done~0 (
// Equation(s):
// \prog1|done~0_combout  = (\prog1|done~q ) # ((\prog1|Equal1~1_combout  & (\prog1|state.011~q  & \prog1|Equal1~0_combout )))

	.dataa(\prog1|Equal1~1_combout ),
	.datab(\prog1|state.011~q ),
	.datac(\prog1|done~q ),
	.datad(\prog1|Equal1~0_combout ),
	.cin(gnd),
	.combout(\prog1|done~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog1|done~0 .lut_mask = 16'hF8F0;
defparam \prog1|done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N1
dffeas \prog1|done (
	.clk(\clk1~clkctrl_outclk ),
	.d(\prog1|done~0_combout ),
	.asdata(vcc),
	.clrn(!\rst1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog1|done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog1|done .is_wysiwyg = "true";
defparam \prog1|done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N12
cycloneive_lcell_comb \state.1001~0 (
// Equation(s):
// \state.1001~0_combout  = (\state.0101~q ) # (\state.0010~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.0101~q ),
	.datad(\state.0010~q ),
	.cin(gnd),
	.combout(\state.1001~0_combout ),
	.cout());
// synopsys translate_off
defparam \state.1001~0 .lut_mask = 16'hFFF0;
defparam \state.1001~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N30
cycloneive_lcell_comb \state.1001~1 (
// Equation(s):
// \state.1001~1_combout  = (\state.1011~q  & (!\prog2|done~q )) # (!\state.1011~q  & (((!\prog1|done~q  & \state.1001~0_combout ))))

	.dataa(\state.1011~q ),
	.datab(\prog2|done~q ),
	.datac(\prog1|done~q ),
	.datad(\state.1001~0_combout ),
	.cin(gnd),
	.combout(\state.1001~1_combout ),
	.cout());
// synopsys translate_off
defparam \state.1001~1 .lut_mask = 16'h2722;
defparam \state.1001~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N26
cycloneive_lcell_comb \Selector29~0 (
// Equation(s):
// \Selector29~0_combout  = (\Equal0~0_combout  & (((\state.0101~q  & \prog1|done~q )))) # (!\Equal0~0_combout  & ((\state.0011~q ) # ((\state.0101~q  & \prog1|done~q ))))

	.dataa(\Equal0~0_combout ),
	.datab(\state.0011~q ),
	.datac(\state.0101~q ),
	.datad(\prog1|done~q ),
	.cin(gnd),
	.combout(\Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector29~0 .lut_mask = 16'hF444;
defparam \Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N27
dffeas \state.0110 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector29~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.0110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.0110 .is_wysiwyg = "true";
defparam \state.0110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N12
cycloneive_lcell_comb \Selector40~0 (
// Equation(s):
// \Selector40~0_combout  = (\clk3~q  & (!\state.1000~q  & !\state.0110~q )) # (!\clk3~q  & (\state.1000~q ))

	.dataa(\clk3~q ),
	.datab(\state.1000~q ),
	.datac(gnd),
	.datad(\state.0110~q ),
	.cin(gnd),
	.combout(\Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector40~0 .lut_mask = 16'h4466;
defparam \Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N17
dffeas clk3(
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector40~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk3~q ),
	.prn(vcc));
// synopsys translate_off
defparam clk3.is_wysiwyg = "true";
defparam clk3.power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneive_clkctrl \clk3~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk3~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk3~clkctrl_outclk ));
// synopsys translate_off
defparam \clk3~clkctrl .clock_type = "global clock";
defparam \clk3~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N2
cycloneive_lcell_comb \display|state~0 (
// Equation(s):
// \display|state~0_combout  = !\display|state~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\display|state~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\display|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \display|state~0 .lut_mask = 16'h0F0F;
defparam \display|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N19
dffeas \state.0111 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\state.0110~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.0111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.0111 .is_wysiwyg = "true";
defparam \state.0111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N16
cycloneive_lcell_comb \Selector39~0 (
// Equation(s):
// \Selector39~0_combout  = (!\state.0111~q  & ((\rst3~q ) # (\state.0110~q )))

	.dataa(\rst3~q ),
	.datab(\state.0111~q ),
	.datac(gnd),
	.datad(\state.0110~q ),
	.cin(gnd),
	.combout(\Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector39~0 .lut_mask = 16'h3322;
defparam \Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N13
dffeas rst3(
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector39~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst3~q ),
	.prn(vcc));
// synopsys translate_off
defparam rst3.is_wysiwyg = "true";
defparam rst3.power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N3
dffeas \display|state (
	.clk(\clk3~clkctrl_outclk ),
	.d(\display|state~0_combout ),
	.asdata(vcc),
	.clrn(!\rst3~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \display|state .is_wysiwyg = "true";
defparam \display|state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N30
cycloneive_lcell_comb \display|Equal0~0 (
// Equation(s):
// \display|Equal0~0_combout  = (\display|ram_addr [1] & (\display|ram_addr [2] & (\display|ram_addr [0] & \display|ram_addr [3])))

	.dataa(\display|ram_addr [1]),
	.datab(\display|ram_addr [2]),
	.datac(\display|ram_addr [0]),
	.datad(\display|ram_addr [3]),
	.cin(gnd),
	.combout(\display|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \display|Equal0~0 .lut_mask = 16'h8000;
defparam \display|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N26
cycloneive_lcell_comb \display|ram_addr[0]~7 (
// Equation(s):
// \display|ram_addr[0]~7_combout  = \display|ram_addr [0] $ (((\display|state~q  & ((!\display|Equal0~0_combout ) # (!\display|Equal0~1_combout )))))

	.dataa(\display|state~q ),
	.datab(\display|Equal0~1_combout ),
	.datac(\display|ram_addr [0]),
	.datad(\display|Equal0~0_combout ),
	.cin(gnd),
	.combout(\display|ram_addr[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \display|ram_addr[0]~7 .lut_mask = 16'hD25A;
defparam \display|ram_addr[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N27
dffeas \display|ram_addr[0] (
	.clk(\clk3~clkctrl_outclk ),
	.d(\display|ram_addr[0]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst3~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|ram_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \display|ram_addr[0] .is_wysiwyg = "true";
defparam \display|ram_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N12
cycloneive_lcell_comb \display|ram_addr[1]~8 (
// Equation(s):
// \display|ram_addr[1]~8_combout  = (\display|ram_addr [1] & (\display|ram_addr [0] $ (VCC))) # (!\display|ram_addr [1] & (\display|ram_addr [0] & VCC))
// \display|ram_addr[1]~9  = CARRY((\display|ram_addr [1] & \display|ram_addr [0]))

	.dataa(\display|ram_addr [1]),
	.datab(\display|ram_addr [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\display|ram_addr[1]~8_combout ),
	.cout(\display|ram_addr[1]~9 ));
// synopsys translate_off
defparam \display|ram_addr[1]~8 .lut_mask = 16'h6688;
defparam \display|ram_addr[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N0
cycloneive_lcell_comb \display|ram_addr[7]~10 (
// Equation(s):
// \display|ram_addr[7]~10_combout  = (\display|state~q  & ((!\display|Equal0~1_combout ) # (!\display|Equal0~0_combout )))

	.dataa(\display|state~q ),
	.datab(gnd),
	.datac(\display|Equal0~0_combout ),
	.datad(\display|Equal0~1_combout ),
	.cin(gnd),
	.combout(\display|ram_addr[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \display|ram_addr[7]~10 .lut_mask = 16'h0AAA;
defparam \display|ram_addr[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N13
dffeas \display|ram_addr[1] (
	.clk(\clk3~clkctrl_outclk ),
	.d(\display|ram_addr[1]~8_combout ),
	.asdata(vcc),
	.clrn(!\rst3~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\display|ram_addr[7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|ram_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \display|ram_addr[1] .is_wysiwyg = "true";
defparam \display|ram_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N14
cycloneive_lcell_comb \display|ram_addr[2]~11 (
// Equation(s):
// \display|ram_addr[2]~11_combout  = (\display|ram_addr [2] & (!\display|ram_addr[1]~9 )) # (!\display|ram_addr [2] & ((\display|ram_addr[1]~9 ) # (GND)))
// \display|ram_addr[2]~12  = CARRY((!\display|ram_addr[1]~9 ) # (!\display|ram_addr [2]))

	.dataa(gnd),
	.datab(\display|ram_addr [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\display|ram_addr[1]~9 ),
	.combout(\display|ram_addr[2]~11_combout ),
	.cout(\display|ram_addr[2]~12 ));
// synopsys translate_off
defparam \display|ram_addr[2]~11 .lut_mask = 16'h3C3F;
defparam \display|ram_addr[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y10_N15
dffeas \display|ram_addr[2] (
	.clk(\clk3~clkctrl_outclk ),
	.d(\display|ram_addr[2]~11_combout ),
	.asdata(vcc),
	.clrn(!\rst3~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\display|ram_addr[7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|ram_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \display|ram_addr[2] .is_wysiwyg = "true";
defparam \display|ram_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N16
cycloneive_lcell_comb \display|ram_addr[3]~13 (
// Equation(s):
// \display|ram_addr[3]~13_combout  = (\display|ram_addr [3] & (\display|ram_addr[2]~12  $ (GND))) # (!\display|ram_addr [3] & (!\display|ram_addr[2]~12  & VCC))
// \display|ram_addr[3]~14  = CARRY((\display|ram_addr [3] & !\display|ram_addr[2]~12 ))

	.dataa(gnd),
	.datab(\display|ram_addr [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\display|ram_addr[2]~12 ),
	.combout(\display|ram_addr[3]~13_combout ),
	.cout(\display|ram_addr[3]~14 ));
// synopsys translate_off
defparam \display|ram_addr[3]~13 .lut_mask = 16'hC30C;
defparam \display|ram_addr[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y10_N17
dffeas \display|ram_addr[3] (
	.clk(\clk3~clkctrl_outclk ),
	.d(\display|ram_addr[3]~13_combout ),
	.asdata(vcc),
	.clrn(!\rst3~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\display|ram_addr[7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|ram_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \display|ram_addr[3] .is_wysiwyg = "true";
defparam \display|ram_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N18
cycloneive_lcell_comb \display|ram_addr[4]~15 (
// Equation(s):
// \display|ram_addr[4]~15_combout  = (\display|ram_addr [4] & (!\display|ram_addr[3]~14 )) # (!\display|ram_addr [4] & ((\display|ram_addr[3]~14 ) # (GND)))
// \display|ram_addr[4]~16  = CARRY((!\display|ram_addr[3]~14 ) # (!\display|ram_addr [4]))

	.dataa(gnd),
	.datab(\display|ram_addr [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\display|ram_addr[3]~14 ),
	.combout(\display|ram_addr[4]~15_combout ),
	.cout(\display|ram_addr[4]~16 ));
// synopsys translate_off
defparam \display|ram_addr[4]~15 .lut_mask = 16'h3C3F;
defparam \display|ram_addr[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y10_N19
dffeas \display|ram_addr[4] (
	.clk(\clk3~clkctrl_outclk ),
	.d(\display|ram_addr[4]~15_combout ),
	.asdata(vcc),
	.clrn(!\rst3~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\display|ram_addr[7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|ram_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \display|ram_addr[4] .is_wysiwyg = "true";
defparam \display|ram_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N20
cycloneive_lcell_comb \display|ram_addr[5]~17 (
// Equation(s):
// \display|ram_addr[5]~17_combout  = (\display|ram_addr [5] & (\display|ram_addr[4]~16  $ (GND))) # (!\display|ram_addr [5] & (!\display|ram_addr[4]~16  & VCC))
// \display|ram_addr[5]~18  = CARRY((\display|ram_addr [5] & !\display|ram_addr[4]~16 ))

	.dataa(gnd),
	.datab(\display|ram_addr [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\display|ram_addr[4]~16 ),
	.combout(\display|ram_addr[5]~17_combout ),
	.cout(\display|ram_addr[5]~18 ));
// synopsys translate_off
defparam \display|ram_addr[5]~17 .lut_mask = 16'hC30C;
defparam \display|ram_addr[5]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y10_N21
dffeas \display|ram_addr[5] (
	.clk(\clk3~clkctrl_outclk ),
	.d(\display|ram_addr[5]~17_combout ),
	.asdata(vcc),
	.clrn(!\rst3~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\display|ram_addr[7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|ram_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \display|ram_addr[5] .is_wysiwyg = "true";
defparam \display|ram_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N22
cycloneive_lcell_comb \display|ram_addr[6]~19 (
// Equation(s):
// \display|ram_addr[6]~19_combout  = (\display|ram_addr [6] & (!\display|ram_addr[5]~18 )) # (!\display|ram_addr [6] & ((\display|ram_addr[5]~18 ) # (GND)))
// \display|ram_addr[6]~20  = CARRY((!\display|ram_addr[5]~18 ) # (!\display|ram_addr [6]))

	.dataa(\display|ram_addr [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\display|ram_addr[5]~18 ),
	.combout(\display|ram_addr[6]~19_combout ),
	.cout(\display|ram_addr[6]~20 ));
// synopsys translate_off
defparam \display|ram_addr[6]~19 .lut_mask = 16'h5A5F;
defparam \display|ram_addr[6]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y10_N23
dffeas \display|ram_addr[6] (
	.clk(\clk3~clkctrl_outclk ),
	.d(\display|ram_addr[6]~19_combout ),
	.asdata(vcc),
	.clrn(!\rst3~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\display|ram_addr[7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|ram_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \display|ram_addr[6] .is_wysiwyg = "true";
defparam \display|ram_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N24
cycloneive_lcell_comb \display|ram_addr[7]~21 (
// Equation(s):
// \display|ram_addr[7]~21_combout  = \display|ram_addr [7] $ (!\display|ram_addr[6]~20 )

	.dataa(\display|ram_addr [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\display|ram_addr[6]~20 ),
	.combout(\display|ram_addr[7]~21_combout ),
	.cout());
// synopsys translate_off
defparam \display|ram_addr[7]~21 .lut_mask = 16'hA5A5;
defparam \display|ram_addr[7]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y10_N25
dffeas \display|ram_addr[7] (
	.clk(\clk3~clkctrl_outclk ),
	.d(\display|ram_addr[7]~21_combout ),
	.asdata(vcc),
	.clrn(!\rst3~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\display|ram_addr[7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|ram_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \display|ram_addr[7] .is_wysiwyg = "true";
defparam \display|ram_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N6
cycloneive_lcell_comb \display|Equal0~1 (
// Equation(s):
// \display|Equal0~1_combout  = (\display|ram_addr [4] & (\display|ram_addr [5] & (\display|ram_addr [6] & !\display|ram_addr [7])))

	.dataa(\display|ram_addr [4]),
	.datab(\display|ram_addr [5]),
	.datac(\display|ram_addr [6]),
	.datad(\display|ram_addr [7]),
	.cin(gnd),
	.combout(\display|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \display|Equal0~1 .lut_mask = 16'h0080;
defparam \display|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N22
cycloneive_lcell_comb \display|done~0 (
// Equation(s):
// \display|done~0_combout  = (\display|done~q ) # ((\display|state~q  & (\display|Equal0~1_combout  & \display|Equal0~0_combout )))

	.dataa(\display|state~q ),
	.datab(\display|Equal0~1_combout ),
	.datac(\display|done~q ),
	.datad(\display|Equal0~0_combout ),
	.cin(gnd),
	.combout(\display|done~0_combout ),
	.cout());
// synopsys translate_off
defparam \display|done~0 .lut_mask = 16'hF8F0;
defparam \display|done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N23
dffeas \display|done (
	.clk(\clk3~clkctrl_outclk ),
	.d(\display|done~0_combout ),
	.asdata(vcc),
	.clrn(!\rst3~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \display|done .is_wysiwyg = "true";
defparam \display|done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N14
cycloneive_lcell_comb \Selector31~0 (
// Equation(s):
// \Selector31~0_combout  = (\state.0111~q ) # ((\state.1000~q  & !\display|done~q ))

	.dataa(gnd),
	.datab(\state.1000~q ),
	.datac(\display|done~q ),
	.datad(\state.0111~q ),
	.cin(gnd),
	.combout(\Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector31~0 .lut_mask = 16'hFF0C;
defparam \Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N29
dffeas \state.1000 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector31~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.1000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.1000 .is_wysiwyg = "true";
defparam \state.1000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N10
cycloneive_lcell_comb \state.1001~2 (
// Equation(s):
// \state.1001~2_combout  = (\state.1000~q  & (((\state.1001~q ) # (\display|done~q )))) # (!\state.1000~q  & (\state.1001~1_combout  & (\state.1001~q )))

	.dataa(\state.1001~1_combout ),
	.datab(\state.1000~q ),
	.datac(\state.1001~q ),
	.datad(\display|done~q ),
	.cin(gnd),
	.combout(\state.1001~2_combout ),
	.cout());
// synopsys translate_off
defparam \state.1001~2 .lut_mask = 16'hECE0;
defparam \state.1001~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N11
dffeas \state.1001 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state.1001~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.1001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.1001 .is_wysiwyg = "true";
defparam \state.1001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N12
cycloneive_lcell_comb \state.1010~feeder (
// Equation(s):
// \state.1010~feeder_combout  = \state.1001~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\state.1001~q ),
	.cin(gnd),
	.combout(\state.1010~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \state.1010~feeder .lut_mask = 16'hFF00;
defparam \state.1010~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N13
dffeas \state.1010 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state.1010~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.1010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.1010 .is_wysiwyg = "true";
defparam \state.1010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N16
cycloneive_lcell_comb \WideOr2~0 (
// Equation(s):
// \WideOr2~0_combout  = (\state.0000~q  & (!\state.0100~q  & !\state.1000~q ))

	.dataa(gnd),
	.datab(\state.0000~q ),
	.datac(\state.0100~q ),
	.datad(\state.1000~q ),
	.cin(gnd),
	.combout(\WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr2~0 .lut_mask = 16'h000C;
defparam \WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N28
cycloneive_lcell_comb WideOr3(
// Equation(s):
// \WideOr3~combout  = (\state.1010~q ) # ((\state.0110~q ) # ((\state.0010~q ) # (!\WideOr2~0_combout )))

	.dataa(\state.1010~q ),
	.datab(\state.0110~q ),
	.datac(\state.0010~q ),
	.datad(\WideOr2~0_combout ),
	.cin(gnd),
	.combout(\WideOr3~combout ),
	.cout());
// synopsys translate_off
defparam WideOr3.lut_mask = 16'hFEFF;
defparam WideOr3.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N24
cycloneive_lcell_comb WideOr2(
// Equation(s):
// \WideOr2~combout  = (\state.1001~q ) # ((\state.0101~q ) # ((\state.0001~q ) # (!\WideOr2~0_combout )))

	.dataa(\state.1001~q ),
	.datab(\state.0101~q ),
	.datac(\state.0001~q ),
	.datad(\WideOr2~0_combout ),
	.cin(gnd),
	.combout(\WideOr2~combout ),
	.cout());
// synopsys translate_off
defparam WideOr2.lut_mask = 16'hFEFF;
defparam WideOr2.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N8
cycloneive_lcell_comb \WideOr1~0 (
// Equation(s):
// \WideOr1~0_combout  = (\state.0110~q ) # ((\state.0100~q ) # ((\state.0101~q ) # (\state.0111~q )))

	.dataa(\state.0110~q ),
	.datab(\state.0100~q ),
	.datac(\state.0101~q ),
	.datad(\state.0111~q ),
	.cin(gnd),
	.combout(\WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr1~0 .lut_mask = 16'hFFFE;
defparam \WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N26
cycloneive_lcell_comb \WideOr0~0 (
// Equation(s):
// \WideOr0~0_combout  = (\state.1011~q ) # ((\state.1001~q ) # ((\state.1000~q ) # (\state.1010~q )))

	.dataa(\state.1011~q ),
	.datab(\state.1001~q ),
	.datac(\state.1000~q ),
	.datad(\state.1010~q ),
	.cin(gnd),
	.combout(\WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr0~0 .lut_mask = 16'hFFFE;
defparam \WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N0
cycloneive_lcell_comb \Selector22~0 (
// Equation(s):
// \Selector22~0_combout  = (\prog.010~q  & (!\state.0110~q  & (!\state.0011~q  & \state.0000~q )))

	.dataa(\prog.010~q ),
	.datab(\state.0110~q ),
	.datac(\state.0011~q ),
	.datad(\state.0000~q ),
	.cin(gnd),
	.combout(\Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector22~0 .lut_mask = 16'h0200;
defparam \Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N26
cycloneive_lcell_comb \Selector22~1 (
// Equation(s):
// \Selector22~1_combout  = (\Selector22~0_combout ) # ((\state.1001~q ) # ((\prog.010~q  & \Selector29~1_combout )))

	.dataa(\Selector22~0_combout ),
	.datab(\state.1001~q ),
	.datac(\prog.010~q ),
	.datad(\Selector29~1_combout ),
	.cin(gnd),
	.combout(\Selector22~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector22~1 .lut_mask = 16'hFEEE;
defparam \Selector22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N27
dffeas \prog.010 (
	.clk(\clk~input_o ),
	.d(\Selector22~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog.010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog.010 .is_wysiwyg = "true";
defparam \prog.010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N28
cycloneive_lcell_comb \Selector20~0 (
// Equation(s):
// \Selector20~0_combout  = ((!\state.0110~q  & (!\state.1001~q  & !\prog.000~q ))) # (!\state.0000~q )

	.dataa(\state.0110~q ),
	.datab(\state.0000~q ),
	.datac(\state.1001~q ),
	.datad(\prog.000~q ),
	.cin(gnd),
	.combout(\Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector20~0 .lut_mask = 16'h3337;
defparam \Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N24
cycloneive_lcell_comb \Selector20~1 (
// Equation(s):
// \Selector20~1_combout  = (!\Selector20~0_combout  & (((!\Equal0~0_combout  & \prog.000~q )) # (!\state.0011~q )))

	.dataa(\Equal0~0_combout ),
	.datab(\state.0011~q ),
	.datac(\prog.000~q ),
	.datad(\Selector20~0_combout ),
	.cin(gnd),
	.combout(\Selector20~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector20~1 .lut_mask = 16'h0073;
defparam \Selector20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N25
dffeas \prog.000 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector20~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog.000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog.000 .is_wysiwyg = "true";
defparam \prog.000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N2
cycloneive_lcell_comb \prog1|Selector1~0 (
// Equation(s):
// \prog1|Selector1~0_combout  = (\prog1|state.001~q ) # ((\prog1|ram_we~q  & ((\prog1|state.010~q ) # (!\prog1|state.000~q ))))

	.dataa(\prog1|state.000~q ),
	.datab(\prog1|state.010~q ),
	.datac(\prog1|ram_we~q ),
	.datad(\prog1|state.001~q ),
	.cin(gnd),
	.combout(\prog1|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog1|Selector1~0 .lut_mask = 16'hFFD0;
defparam \prog1|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N3
dffeas \prog1|ram_we (
	.clk(\clk1~clkctrl_outclk ),
	.d(\prog1|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog1|ram_we~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog1|ram_we .is_wysiwyg = "true";
defparam \prog1|ram_we .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N14
cycloneive_lcell_comb \prog2|Selector2~0 (
// Equation(s):
// \prog2|Selector2~0_combout  = (\prog2|state.0010~q ) # ((!\prog2|state.0100~q  & \prog2|ram_we~q ))

	.dataa(gnd),
	.datab(\prog2|state.0100~q ),
	.datac(\prog2|ram_we~q ),
	.datad(\prog2|state.0010~q ),
	.cin(gnd),
	.combout(\prog2|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog2|Selector2~0 .lut_mask = 16'hFF30;
defparam \prog2|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N15
dffeas \prog2|ram_we (
	.clk(\clk2~clkctrl_outclk ),
	.d(\prog2|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(!\rst2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog2|ram_we~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog2|ram_we .is_wysiwyg = "true";
defparam \prog2|ram_we .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N20
cycloneive_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = (\prog.010~q  & ((\prog2|ram_we~q ) # ((!\prog.000~q  & \prog1|ram_we~q )))) # (!\prog.010~q  & (!\prog.000~q  & (\prog1|ram_we~q )))

	.dataa(\prog.010~q ),
	.datab(\prog.000~q ),
	.datac(\prog1|ram_we~q ),
	.datad(\prog2|ram_we~q ),
	.cin(gnd),
	.combout(\Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~0 .lut_mask = 16'hBA30;
defparam \Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N0
cycloneive_lcell_comb \display|ram_clk~0 (
// Equation(s):
// \display|ram_clk~0_combout  = !\display|state~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\display|state~q ),
	.cin(gnd),
	.combout(\display|ram_clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \display|ram_clk~0 .lut_mask = 16'h00FF;
defparam \display|ram_clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N1
dffeas \display|ram_clk (
	.clk(\clk3~clkctrl_outclk ),
	.d(\display|ram_clk~0_combout ),
	.asdata(vcc),
	.clrn(!\rst3~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|ram_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \display|ram_clk .is_wysiwyg = "true";
defparam \display|ram_clk .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N30
cycloneive_lcell_comb \Selector21~0 (
// Equation(s):
// \Selector21~0_combout  = (\prog.001~q  & (\state.0000~q  & (!\state.0011~q  & !\state.1001~q )))

	.dataa(\prog.001~q ),
	.datab(\state.0000~q ),
	.datac(\state.0011~q ),
	.datad(\state.1001~q ),
	.cin(gnd),
	.combout(\Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector21~0 .lut_mask = 16'h0008;
defparam \Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N22
cycloneive_lcell_comb \Selector21~1 (
// Equation(s):
// \Selector21~1_combout  = (\state.0110~q ) # ((\Selector21~0_combout ) # ((\Selector29~1_combout  & \prog.001~q )))

	.dataa(\state.0110~q ),
	.datab(\Selector29~1_combout ),
	.datac(\prog.001~q ),
	.datad(\Selector21~0_combout ),
	.cin(gnd),
	.combout(\Selector21~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector21~1 .lut_mask = 16'hFFEA;
defparam \Selector21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N23
dffeas \prog.001 (
	.clk(\clk~input_o ),
	.d(\Selector21~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog.001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog.001 .is_wysiwyg = "true";
defparam \prog.001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N14
cycloneive_lcell_comb \prog1|Selector2~0 (
// Equation(s):
// \prog1|Selector2~0_combout  = (\prog1|state.010~q ) # ((\prog1|ram_clk~q  & ((\prog1|state.001~q ) # (!\prog1|state.000~q ))))

	.dataa(\prog1|state.000~q ),
	.datab(\prog1|state.010~q ),
	.datac(\prog1|ram_clk~q ),
	.datad(\prog1|state.001~q ),
	.cin(gnd),
	.combout(\prog1|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog1|Selector2~0 .lut_mask = 16'hFCDC;
defparam \prog1|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N15
dffeas \prog1|ram_clk (
	.clk(\clk1~q ),
	.d(\prog1|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(!\rst1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog1|ram_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog1|ram_clk .is_wysiwyg = "true";
defparam \prog1|ram_clk .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N24
cycloneive_lcell_comb \prog2|Selector0~0 (
// Equation(s):
// \prog2|Selector0~0_combout  = ((\prog2|state.0011~q ) # ((\prog2|ram_clk~q  & \prog2|state.0010~q ))) # (!\prog2|state.0000~q )

	.dataa(\prog2|state.0000~q ),
	.datab(\prog2|state.0011~q ),
	.datac(\prog2|ram_clk~q ),
	.datad(\prog2|state.0010~q ),
	.cin(gnd),
	.combout(\prog2|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog2|Selector0~0 .lut_mask = 16'hFDDD;
defparam \prog2|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N25
dffeas \prog2|ram_clk (
	.clk(\clk2~q ),
	.d(\prog2|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(!\rst2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog2|ram_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog2|ram_clk .is_wysiwyg = "true";
defparam \prog2|ram_clk .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N16
cycloneive_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = (!\prog.001~q  & ((\prog.010~q  & ((\prog2|ram_clk~q ))) # (!\prog.010~q  & (\prog1|ram_clk~q ))))

	.dataa(\prog.010~q ),
	.datab(\prog1|ram_clk~q ),
	.datac(\prog2|ram_clk~q ),
	.datad(\prog.001~q ),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = 16'h00E4;
defparam \Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N28
cycloneive_lcell_comb Selector0(
// Equation(s):
// \Selector0~combout  = LCELL((\Selector0~0_combout ) # ((\display|ram_clk~q  & \prog.001~q )))

	.dataa(\display|ram_clk~q ),
	.datab(\prog.001~q ),
	.datac(gnd),
	.datad(\Selector0~0_combout ),
	.cin(gnd),
	.combout(\Selector0~combout ),
	.cout());
// synopsys translate_off
defparam Selector0.lut_mask = 16'hFF88;
defparam Selector0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneive_clkctrl \Selector0~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Selector0~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Selector0~clkctrl_outclk ));
// synopsys translate_off
defparam \Selector0~clkctrl .clock_type = "global clock";
defparam \Selector0~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N8
cycloneive_lcell_comb \Selector9~0 (
// Equation(s):
// \Selector9~0_combout  = (!\prog.001~q  & ((\prog.010~q  & (\prog2|ram_addr0 [3])) # (!\prog.010~q  & ((\prog1|ram_addr [0])))))

	.dataa(\prog.010~q ),
	.datab(\prog.001~q ),
	.datac(\prog2|ram_addr0 [3]),
	.datad(\prog1|ram_addr [0]),
	.cin(gnd),
	.combout(\Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~0 .lut_mask = 16'h3120;
defparam \Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N6
cycloneive_lcell_comb \Selector9~1 (
// Equation(s):
// \Selector9~1_combout  = (\Selector9~0_combout ) # ((\display|ram_addr [0] & \prog.001~q ))

	.dataa(\display|ram_addr [0]),
	.datab(\prog.001~q ),
	.datac(\Selector9~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~1 .lut_mask = 16'hF8F8;
defparam \Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N26
cycloneive_lcell_comb \Selector8~0 (
// Equation(s):
// \Selector8~0_combout  = (!\prog.001~q  & ((\prog.010~q  & (\prog2|ram_addr0 [4])) # (!\prog.010~q  & ((\prog1|ram_addr [1])))))

	.dataa(\prog.010~q ),
	.datab(\prog2|ram_addr0 [4]),
	.datac(\prog.001~q ),
	.datad(\prog1|ram_addr [1]),
	.cin(gnd),
	.combout(\Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~0 .lut_mask = 16'h0D08;
defparam \Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N20
cycloneive_lcell_comb \Selector8~1 (
// Equation(s):
// \Selector8~1_combout  = (\Selector8~0_combout ) # ((\prog.001~q  & \display|ram_addr [1]))

	.dataa(gnd),
	.datab(\prog.001~q ),
	.datac(\Selector8~0_combout ),
	.datad(\display|ram_addr [1]),
	.cin(gnd),
	.combout(\Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~1 .lut_mask = 16'hFCF0;
defparam \Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N30
cycloneive_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = (!\prog.001~q  & ((\prog.010~q  & (\prog2|ram_addr0 [5])) # (!\prog.010~q  & ((\prog1|ram_addr [2])))))

	.dataa(\prog.010~q ),
	.datab(\prog2|ram_addr0 [5]),
	.datac(\prog.001~q ),
	.datad(\prog1|ram_addr [2]),
	.cin(gnd),
	.combout(\Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~0 .lut_mask = 16'h0D08;
defparam \Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N10
cycloneive_lcell_comb \Selector7~1 (
// Equation(s):
// \Selector7~1_combout  = (\Selector7~0_combout ) # ((\display|ram_addr [2] & \prog.001~q ))

	.dataa(\display|ram_addr [2]),
	.datab(\prog.001~q ),
	.datac(\Selector7~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~1 .lut_mask = 16'hF8F8;
defparam \Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N4
cycloneive_lcell_comb \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = (!\prog.001~q  & ((\prog.010~q  & (\prog2|ram_addr0 [6])) # (!\prog.010~q  & ((\prog1|ram_addr [3])))))

	.dataa(\prog2|ram_addr0 [6]),
	.datab(\prog.010~q ),
	.datac(\prog.001~q ),
	.datad(\prog1|ram_addr [3]),
	.cin(gnd),
	.combout(\Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~0 .lut_mask = 16'h0B08;
defparam \Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N10
cycloneive_lcell_comb \Selector6~1 (
// Equation(s):
// \Selector6~1_combout  = (\Selector6~0_combout ) # ((\prog.001~q  & \display|ram_addr [3]))

	.dataa(\prog.001~q ),
	.datab(\display|ram_addr [3]),
	.datac(\Selector6~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~1 .lut_mask = 16'hF8F8;
defparam \Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N4
cycloneive_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = (!\prog.001~q  & ((\prog.010~q  & ((\prog2|ram_addr0 [7]))) # (!\prog.010~q  & (\prog1|ram_addr [4]))))

	.dataa(\prog.010~q ),
	.datab(\prog.001~q ),
	.datac(\prog1|ram_addr [4]),
	.datad(\prog2|ram_addr0 [7]),
	.cin(gnd),
	.combout(\Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~0 .lut_mask = 16'h3210;
defparam \Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N28
cycloneive_lcell_comb \Selector5~1 (
// Equation(s):
// \Selector5~1_combout  = (\Selector5~0_combout ) # ((\prog.001~q  & \display|ram_addr [4]))

	.dataa(\prog.001~q ),
	.datab(\display|ram_addr [4]),
	.datac(gnd),
	.datad(\Selector5~0_combout ),
	.cin(gnd),
	.combout(\Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~1 .lut_mask = 16'hFF88;
defparam \Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N14
cycloneive_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = (!\prog.001~q  & ((\prog.010~q  & (\prog2|ram_addr0 [0])) # (!\prog.010~q  & ((\prog1|ram_addr [5])))))

	.dataa(\prog.001~q ),
	.datab(\prog2|ram_addr0 [0]),
	.datac(\prog.010~q ),
	.datad(\prog1|ram_addr [5]),
	.cin(gnd),
	.combout(\Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~0 .lut_mask = 16'h4540;
defparam \Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N24
cycloneive_lcell_comb \Selector4~1 (
// Equation(s):
// \Selector4~1_combout  = (\Selector4~0_combout ) # ((\prog.001~q  & \display|ram_addr [5]))

	.dataa(\prog.001~q ),
	.datab(gnd),
	.datac(\display|ram_addr [5]),
	.datad(\Selector4~0_combout ),
	.cin(gnd),
	.combout(\Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~1 .lut_mask = 16'hFFA0;
defparam \Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N28
cycloneive_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = (!\prog.001~q  & ((\prog.010~q  & (\prog2|ram_addr0 [1])) # (!\prog.010~q  & ((\prog1|ram_addr [6])))))

	.dataa(\prog.001~q ),
	.datab(\prog.010~q ),
	.datac(\prog2|ram_addr0 [1]),
	.datad(\prog1|ram_addr [6]),
	.cin(gnd),
	.combout(\Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~0 .lut_mask = 16'h5140;
defparam \Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N18
cycloneive_lcell_comb \Selector3~1 (
// Equation(s):
// \Selector3~1_combout  = (\Selector3~0_combout ) # ((\prog.001~q  & \display|ram_addr [6]))

	.dataa(\prog.001~q ),
	.datab(\display|ram_addr [6]),
	.datac(gnd),
	.datad(\Selector3~0_combout ),
	.cin(gnd),
	.combout(\Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~1 .lut_mask = 16'hFF88;
defparam \Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N20
cycloneive_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = (\prog.001~q  & (((\display|ram_addr [7])))) # (!\prog.001~q  & (\prog1|ram_addr[7]~2_combout  & (!\prog.010~q )))

	.dataa(\prog1|ram_addr[7]~2_combout ),
	.datab(\prog.010~q ),
	.datac(\prog.001~q ),
	.datad(\display|ram_addr [7]),
	.cin(gnd),
	.combout(\Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~0 .lut_mask = 16'hF202;
defparam \Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N26
cycloneive_lcell_comb \Selector2~1 (
// Equation(s):
// \Selector2~1_combout  = (\Selector2~0_combout ) # ((\prog.010~q  & (!\prog2|ram_addr0 [2] & !\prog.001~q )))

	.dataa(\Selector2~0_combout ),
	.datab(\prog.010~q ),
	.datac(\prog2|ram_addr0 [2]),
	.datad(\prog.001~q ),
	.cin(gnd),
	.combout(\Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~1 .lut_mask = 16'hAAAE;
defparam \Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N18
cycloneive_lcell_comb \prog2|ram_din[0]~0 (
// Equation(s):
// \prog2|ram_din[0]~0_combout  = (\prog2|state.0001~q  & !\rst2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\prog2|state.0001~q ),
	.datad(\rst2~q ),
	.cin(gnd),
	.combout(\prog2|ram_din[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog2|ram_din[0]~0 .lut_mask = 16'h00F0;
defparam \prog2|ram_din[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N7
dffeas \prog2|ram_din[1] (
	.clk(\clk2~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prog2|ram_din[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog2|ram_din [1]),
	.prn(vcc));
// synopsys translate_off
defparam \prog2|ram_din[1] .is_wysiwyg = "true";
defparam \prog2|ram_din[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N30
cycloneive_lcell_comb \prog1|Selector0~0 (
// Equation(s):
// \prog1|Selector0~0_combout  = ((\prog1|rom_clk~q  & ((\prog1|state.010~q ) # (\prog1|state.011~q )))) # (!\prog1|state.000~q )

	.dataa(\prog1|rom_clk~q ),
	.datab(\prog1|state.010~q ),
	.datac(\prog1|state.011~q ),
	.datad(\prog1|state.000~q ),
	.cin(gnd),
	.combout(\prog1|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog1|Selector0~0 .lut_mask = 16'hA8FF;
defparam \prog1|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N22
cycloneive_lcell_comb \prog1|rom_clk~feeder (
// Equation(s):
// \prog1|rom_clk~feeder_combout  = \prog1|Selector0~0_combout 

	.dataa(\prog1|Selector0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\prog1|rom_clk~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \prog1|rom_clk~feeder .lut_mask = 16'hAAAA;
defparam \prog1|rom_clk~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N23
dffeas \prog1|rom_clk (
	.clk(\clk1~clkctrl_outclk ),
	.d(\prog1|rom_clk~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog1|rom_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog1|rom_clk .is_wysiwyg = "true";
defparam \prog1|rom_clk .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneive_clkctrl \prog1|rom_clk~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\prog1|rom_clk~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\prog1|rom_clk~clkctrl_outclk ));
// synopsys translate_off
defparam \prog1|rom_clk~clkctrl .clock_type = "global clock";
defparam \prog1|rom_clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N6
cycloneive_lcell_comb \prog1|Add0~0 (
// Equation(s):
// \prog1|Add0~0_combout  = \prog1|rom_addr [0] $ (VCC)
// \prog1|Add0~1  = CARRY(\prog1|rom_addr [0])

	.dataa(\prog1|rom_addr [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\prog1|Add0~0_combout ),
	.cout(\prog1|Add0~1 ));
// synopsys translate_off
defparam \prog1|Add0~0 .lut_mask = 16'h55AA;
defparam \prog1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N30
cycloneive_lcell_comb \prog1|rom_addr[0]~0 (
// Equation(s):
// \prog1|rom_addr[0]~0_combout  = (!\rst1~q  & \prog1|state.011~q )

	.dataa(\rst1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\prog1|state.011~q ),
	.cin(gnd),
	.combout(\prog1|rom_addr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog1|rom_addr[0]~0 .lut_mask = 16'h5500;
defparam \prog1|rom_addr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N7
dffeas \prog1|rom_addr[0] (
	.clk(\clk1~clkctrl_outclk ),
	.d(\prog1|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\prog1|rom_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog1|rom_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \prog1|rom_addr[0] .is_wysiwyg = "true";
defparam \prog1|rom_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N8
cycloneive_lcell_comb \prog1|Add0~2 (
// Equation(s):
// \prog1|Add0~2_combout  = (\prog1|rom_addr [1] & (!\prog1|Add0~1 )) # (!\prog1|rom_addr [1] & ((\prog1|Add0~1 ) # (GND)))
// \prog1|Add0~3  = CARRY((!\prog1|Add0~1 ) # (!\prog1|rom_addr [1]))

	.dataa(gnd),
	.datab(\prog1|rom_addr [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\prog1|Add0~1 ),
	.combout(\prog1|Add0~2_combout ),
	.cout(\prog1|Add0~3 ));
// synopsys translate_off
defparam \prog1|Add0~2 .lut_mask = 16'h3C3F;
defparam \prog1|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y9_N9
dffeas \prog1|rom_addr[1] (
	.clk(\clk1~clkctrl_outclk ),
	.d(\prog1|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\prog1|rom_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog1|rom_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \prog1|rom_addr[1] .is_wysiwyg = "true";
defparam \prog1|rom_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N10
cycloneive_lcell_comb \prog1|Add0~4 (
// Equation(s):
// \prog1|Add0~4_combout  = (\prog1|rom_addr [2] & (\prog1|Add0~3  $ (GND))) # (!\prog1|rom_addr [2] & (!\prog1|Add0~3  & VCC))
// \prog1|Add0~5  = CARRY((\prog1|rom_addr [2] & !\prog1|Add0~3 ))

	.dataa(\prog1|rom_addr [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\prog1|Add0~3 ),
	.combout(\prog1|Add0~4_combout ),
	.cout(\prog1|Add0~5 ));
// synopsys translate_off
defparam \prog1|Add0~4 .lut_mask = 16'hA50A;
defparam \prog1|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y9_N11
dffeas \prog1|rom_addr[2] (
	.clk(\clk1~clkctrl_outclk ),
	.d(\prog1|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\prog1|rom_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog1|rom_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \prog1|rom_addr[2] .is_wysiwyg = "true";
defparam \prog1|rom_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N12
cycloneive_lcell_comb \prog1|Add0~6 (
// Equation(s):
// \prog1|Add0~6_combout  = (\prog1|rom_addr [3] & (!\prog1|Add0~5 )) # (!\prog1|rom_addr [3] & ((\prog1|Add0~5 ) # (GND)))
// \prog1|Add0~7  = CARRY((!\prog1|Add0~5 ) # (!\prog1|rom_addr [3]))

	.dataa(\prog1|rom_addr [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\prog1|Add0~5 ),
	.combout(\prog1|Add0~6_combout ),
	.cout(\prog1|Add0~7 ));
// synopsys translate_off
defparam \prog1|Add0~6 .lut_mask = 16'h5A5F;
defparam \prog1|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y9_N13
dffeas \prog1|rom_addr[3] (
	.clk(\clk1~clkctrl_outclk ),
	.d(\prog1|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\prog1|rom_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog1|rom_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \prog1|rom_addr[3] .is_wysiwyg = "true";
defparam \prog1|rom_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N14
cycloneive_lcell_comb \prog1|Add0~8 (
// Equation(s):
// \prog1|Add0~8_combout  = (\prog1|rom_addr [4] & (\prog1|Add0~7  $ (GND))) # (!\prog1|rom_addr [4] & (!\prog1|Add0~7  & VCC))
// \prog1|Add0~9  = CARRY((\prog1|rom_addr [4] & !\prog1|Add0~7 ))

	.dataa(gnd),
	.datab(\prog1|rom_addr [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\prog1|Add0~7 ),
	.combout(\prog1|Add0~8_combout ),
	.cout(\prog1|Add0~9 ));
// synopsys translate_off
defparam \prog1|Add0~8 .lut_mask = 16'hC30C;
defparam \prog1|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y9_N15
dffeas \prog1|rom_addr[4] (
	.clk(\clk1~clkctrl_outclk ),
	.d(\prog1|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\prog1|rom_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog1|rom_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \prog1|rom_addr[4] .is_wysiwyg = "true";
defparam \prog1|rom_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N16
cycloneive_lcell_comb \prog1|Add0~10 (
// Equation(s):
// \prog1|Add0~10_combout  = (\prog1|rom_addr [5] & (!\prog1|Add0~9 )) # (!\prog1|rom_addr [5] & ((\prog1|Add0~9 ) # (GND)))
// \prog1|Add0~11  = CARRY((!\prog1|Add0~9 ) # (!\prog1|rom_addr [5]))

	.dataa(gnd),
	.datab(\prog1|rom_addr [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\prog1|Add0~9 ),
	.combout(\prog1|Add0~10_combout ),
	.cout(\prog1|Add0~11 ));
// synopsys translate_off
defparam \prog1|Add0~10 .lut_mask = 16'h3C3F;
defparam \prog1|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y9_N17
dffeas \prog1|rom_addr[5] (
	.clk(\clk1~clkctrl_outclk ),
	.d(\prog1|Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\prog1|rom_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog1|rom_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \prog1|rom_addr[5] .is_wysiwyg = "true";
defparam \prog1|rom_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N18
cycloneive_lcell_comb \prog1|Add0~12 (
// Equation(s):
// \prog1|Add0~12_combout  = (\prog1|rom_addr [6] & (\prog1|Add0~11  $ (GND))) # (!\prog1|rom_addr [6] & (!\prog1|Add0~11  & VCC))
// \prog1|Add0~13  = CARRY((\prog1|rom_addr [6] & !\prog1|Add0~11 ))

	.dataa(gnd),
	.datab(\prog1|rom_addr [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\prog1|Add0~11 ),
	.combout(\prog1|Add0~12_combout ),
	.cout(\prog1|Add0~13 ));
// synopsys translate_off
defparam \prog1|Add0~12 .lut_mask = 16'hC30C;
defparam \prog1|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y9_N19
dffeas \prog1|rom_addr[6] (
	.clk(\clk1~clkctrl_outclk ),
	.d(\prog1|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\prog1|rom_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog1|rom_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \prog1|rom_addr[6] .is_wysiwyg = "true";
defparam \prog1|rom_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N20
cycloneive_lcell_comb \prog1|Add0~14 (
// Equation(s):
// \prog1|Add0~14_combout  = (\prog1|rom_addr [7] & (!\prog1|Add0~13 )) # (!\prog1|rom_addr [7] & ((\prog1|Add0~13 ) # (GND)))
// \prog1|Add0~15  = CARRY((!\prog1|Add0~13 ) # (!\prog1|rom_addr [7]))

	.dataa(gnd),
	.datab(\prog1|rom_addr [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\prog1|Add0~13 ),
	.combout(\prog1|Add0~14_combout ),
	.cout(\prog1|Add0~15 ));
// synopsys translate_off
defparam \prog1|Add0~14 .lut_mask = 16'h3C3F;
defparam \prog1|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y9_N21
dffeas \prog1|rom_addr[7] (
	.clk(\clk1~clkctrl_outclk ),
	.d(\prog1|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\prog1|rom_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog1|rom_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \prog1|rom_addr[7] .is_wysiwyg = "true";
defparam \prog1|rom_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N30
cycloneive_lcell_comb \prog1|Equal0~2 (
// Equation(s):
// \prog1|Equal0~2_combout  = (\prog1|rom_addr [1] & (\prog1|rom_addr [2] & \prog1|rom_addr [3]))

	.dataa(\prog1|rom_addr [1]),
	.datab(\prog1|rom_addr [2]),
	.datac(\prog1|rom_addr [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\prog1|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \prog1|Equal0~2 .lut_mask = 16'h8080;
defparam \prog1|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N0
cycloneive_lcell_comb \prog1|Equal0~1 (
// Equation(s):
// \prog1|Equal0~1_combout  = (\prog1|rom_addr [5] & (\prog1|rom_addr [7] & (\prog1|rom_addr [4] & \prog1|rom_addr [6])))

	.dataa(\prog1|rom_addr [5]),
	.datab(\prog1|rom_addr [7]),
	.datac(\prog1|rom_addr [4]),
	.datad(\prog1|rom_addr [6]),
	.cin(gnd),
	.combout(\prog1|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \prog1|Equal0~1 .lut_mask = 16'h8000;
defparam \prog1|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N22
cycloneive_lcell_comb \prog1|Add0~16 (
// Equation(s):
// \prog1|Add0~16_combout  = (\prog1|rom_addr [8] & (\prog1|Add0~15  $ (GND))) # (!\prog1|rom_addr [8] & (!\prog1|Add0~15  & VCC))
// \prog1|Add0~17  = CARRY((\prog1|rom_addr [8] & !\prog1|Add0~15 ))

	.dataa(gnd),
	.datab(\prog1|rom_addr [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\prog1|Add0~15 ),
	.combout(\prog1|Add0~16_combout ),
	.cout(\prog1|Add0~17 ));
// synopsys translate_off
defparam \prog1|Add0~16 .lut_mask = 16'hC30C;
defparam \prog1|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N24
cycloneive_lcell_comb \prog1|Add0~18 (
// Equation(s):
// \prog1|Add0~18_combout  = (\prog1|rom_addr [9] & (!\prog1|Add0~17 )) # (!\prog1|rom_addr [9] & ((\prog1|Add0~17 ) # (GND)))
// \prog1|Add0~19  = CARRY((!\prog1|Add0~17 ) # (!\prog1|rom_addr [9]))

	.dataa(gnd),
	.datab(\prog1|rom_addr [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\prog1|Add0~17 ),
	.combout(\prog1|Add0~18_combout ),
	.cout(\prog1|Add0~19 ));
// synopsys translate_off
defparam \prog1|Add0~18 .lut_mask = 16'h3C3F;
defparam \prog1|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N2
cycloneive_lcell_comb \prog1|rom_addr~2 (
// Equation(s):
// \prog1|rom_addr~2_combout  = (\prog1|Add0~18_combout  & (((!\prog1|Equal0~2_combout ) # (!\prog1|Equal0~0_combout )) # (!\prog1|Equal0~1_combout )))

	.dataa(\prog1|Equal0~1_combout ),
	.datab(\prog1|Equal0~0_combout ),
	.datac(\prog1|Equal0~2_combout ),
	.datad(\prog1|Add0~18_combout ),
	.cin(gnd),
	.combout(\prog1|rom_addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \prog1|rom_addr~2 .lut_mask = 16'h7F00;
defparam \prog1|rom_addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N3
dffeas \prog1|rom_addr[9] (
	.clk(\clk1~clkctrl_outclk ),
	.d(\prog1|rom_addr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\prog1|rom_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog1|rom_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \prog1|rom_addr[9] .is_wysiwyg = "true";
defparam \prog1|rom_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N26
cycloneive_lcell_comb \prog1|Add0~20 (
// Equation(s):
// \prog1|Add0~20_combout  = \prog1|rom_addr [10] $ (!\prog1|Add0~19 )

	.dataa(\prog1|rom_addr [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\prog1|Add0~19 ),
	.combout(\prog1|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \prog1|Add0~20 .lut_mask = 16'hA5A5;
defparam \prog1|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y9_N27
dffeas \prog1|rom_addr[10] (
	.clk(\clk1~clkctrl_outclk ),
	.d(\prog1|Add0~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\prog1|rom_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog1|rom_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \prog1|rom_addr[10] .is_wysiwyg = "true";
defparam \prog1|rom_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N28
cycloneive_lcell_comb \prog1|Equal0~0 (
// Equation(s):
// \prog1|Equal0~0_combout  = (!\prog1|rom_addr [10] & (!\prog1|rom_addr [8] & (\prog1|rom_addr [0] & \prog1|rom_addr [9])))

	.dataa(\prog1|rom_addr [10]),
	.datab(\prog1|rom_addr [8]),
	.datac(\prog1|rom_addr [0]),
	.datad(\prog1|rom_addr [9]),
	.cin(gnd),
	.combout(\prog1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog1|Equal0~0 .lut_mask = 16'h1000;
defparam \prog1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N4
cycloneive_lcell_comb \prog1|rom_addr~1 (
// Equation(s):
// \prog1|rom_addr~1_combout  = (\prog1|Add0~16_combout  & (((!\prog1|Equal0~0_combout ) # (!\prog1|Equal0~1_combout )) # (!\prog1|Equal0~2_combout )))

	.dataa(\prog1|Equal0~2_combout ),
	.datab(\prog1|Equal0~1_combout ),
	.datac(\prog1|Add0~16_combout ),
	.datad(\prog1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\prog1|rom_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \prog1|rom_addr~1 .lut_mask = 16'h70F0;
defparam \prog1|rom_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N5
dffeas \prog1|rom_addr[8] (
	.clk(\clk1~clkctrl_outclk ),
	.d(\prog1|rom_addr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\prog1|rom_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog1|rom_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \prog1|rom_addr[8] .is_wysiwyg = "true";
defparam \prog1|rom_addr[8] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y9_N0
cycloneive_ram_block \rom|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\prog1|rom_clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(9'b000000000),
	.portaaddr({\prog1|rom_addr [9],\prog1|rom_addr [8],\prog1|rom_addr [7],\prog1|rom_addr [6],\prog1|rom_addr [5],\prog1|rom_addr [4],\prog1|rom_addr [3],\prog1|rom_addr [2],\prog1|rom_addr [1],\prog1|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \rom|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \rom|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/LED.ram0_rom_1d582.hdl.mif";
defparam \rom|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \rom|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "rom:rom|altsyncram:mem_rtl_0|altsyncram_et51:auto_generated|ALTSYNCRAM";
defparam \rom|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \rom|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \rom|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \rom|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \rom|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \rom|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \rom|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \rom|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \rom|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \rom|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \rom|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 768;
defparam \rom|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \rom|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom|mem_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \rom|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \rom|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \rom|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \rom|mem_rtl_0|auto_generated|ram_block1a0 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000607038180000010080C06030180C070381C0E0703;
defparam \rom|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 2048'h81C0E07030100000000000000000000000000002000000000000000000000000000000000000000000000000000000000000000004030180C040200000000001008040000000000000000000000000000000000000000008060B0D86C763B1D9CC060301FEFF7FB0D80C0602000000403E1F0F8781800000000000C0743B7D86C361B85820160BFDFEFF61B8DC6E379BCDE4C01F87C0E010000000000000000000080406030080000010181C0E030080000000000002010000000000000000000000000006038180C040000000000001E0F078001008040301000000000000000000000000000000000004060343A3D9CC8703E1FEFF7FBDDEEF37DBFDFE7338;
defparam \rom|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h1C0E0F07000000000000000A04C2311C8741A0D06814FAFD7E9F4020120B17DBCD86806030180800000000000000002030180C06030180C06030180C263B1F8F43A1D0E82402010080402030180000000000000000000000000000000000000000000000000000000000004020000000000000000000000000000000301C1F1F81C0E0783C1E0F079FCFE7E320C0707FBFCE4783C0C0000000010180E070381C0E070381C0F070381E0F663F1FE7F08061F0F87F8E0703818000000000000000000000000000000000000000000000004060000004060700800000000000000000000000070381C0800000000000000000000000000000000000000000000000;
defparam \rom|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h000000000000000007FBFDFECF6030180C07E3F9F8C06030180FC7F3F180C06030180C04000000000000000E07FBFDFE0100804023F3F8FC020100A1DDEFF7FBE4F2793C9C406030180000000000000070783C02000000000000000010040180C02010000000000000000000000000000000000004030100800000000000000000000C3E1F0F01000000000000000000000000000000000000080C0E1F1FBF9F0E0703C1E0F87C3FDFEFF1E0F0781C0C0000000000000000000000000403C0781E0781C0E3F3F9FC70F87FBFDFE1E070381E0F0783C1E0E060000000000000000008000000000000000000003C3F1F8FC0E00000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N6
cycloneive_lcell_comb \Selector16~0 (
// Equation(s):
// \Selector16~0_combout  = (\prog.010~q  & ((\prog2|ram_din [1]) # ((!\prog.000~q  & \rom|mem_rtl_0|auto_generated|ram_block1a1 )))) # (!\prog.010~q  & (!\prog.000~q  & ((\rom|mem_rtl_0|auto_generated|ram_block1a1 ))))

	.dataa(\prog.010~q ),
	.datab(\prog.000~q ),
	.datac(\prog2|ram_din [1]),
	.datad(\rom|mem_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector16~0 .lut_mask = 16'hB3A0;
defparam \Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y10_N0
cycloneive_ram_block \ram|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\Selector1~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Selector0~clkctrl_outclk ),
	.clk1(\Selector0~clkctrl_outclk ),
	.ena0(\Selector1~0_combout ),
	.ena1(!\Selector1~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\Selector10~0_combout ,\Selector11~0_combout ,\Selector12~0_combout ,\Selector13~0_combout ,\Selector14~0_combout ,\Selector15~0_combout ,\Selector16~0_combout ,
\Selector17~0_combout }),
	.portaaddr({\Selector2~1_combout ,\Selector3~1_combout ,\Selector4~1_combout ,\Selector5~1_combout ,\Selector6~1_combout ,\Selector7~1_combout ,\Selector8~1_combout ,\Selector9~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\Selector2~1_combout ,\Selector3~1_combout ,\Selector4~1_combout ,\Selector5~1_combout ,\Selector6~1_combout ,\Selector7~1_combout ,\Selector8~1_combout ,\Selector9~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|mem_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \ram|mem_rtl_0|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \ram|mem_rtl_0|auto_generated|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \ram|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ram|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ram|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "ram:ram|altsyncram:mem_rtl_0|altsyncram_kpd1:auto_generated|ALTSYNCRAM";
defparam \ram|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \ram|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 160;
defparam \ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 160;
defparam \ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \ram|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X16_Y10_N31
dffeas \prog2|ram_din[7] (
	.clk(\clk2~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram|mem_rtl_0|auto_generated|ram_block1a6 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prog2|ram_din[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog2|ram_din [7]),
	.prn(vcc));
// synopsys translate_off
defparam \prog2|ram_din[7] .is_wysiwyg = "true";
defparam \prog2|ram_din[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N30
cycloneive_lcell_comb \Selector10~0 (
// Equation(s):
// \Selector10~0_combout  = (\prog.010~q  & ((\prog2|ram_din [7]) # ((!\prog.000~q  & \rom|mem_rtl_0|auto_generated|ram_block1a7 )))) # (!\prog.010~q  & (!\prog.000~q  & ((\rom|mem_rtl_0|auto_generated|ram_block1a7 ))))

	.dataa(\prog.010~q ),
	.datab(\prog.000~q ),
	.datac(\prog2|ram_din [7]),
	.datad(\rom|mem_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~0 .lut_mask = 16'hB3A0;
defparam \Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N17
dffeas \prog2|ram_din[6] (
	.clk(\clk2~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram|mem_rtl_0|auto_generated|ram_block1a5 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prog2|ram_din[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog2|ram_din [6]),
	.prn(vcc));
// synopsys translate_off
defparam \prog2|ram_din[6] .is_wysiwyg = "true";
defparam \prog2|ram_din[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N16
cycloneive_lcell_comb \Selector11~0 (
// Equation(s):
// \Selector11~0_combout  = (\prog.010~q  & ((\prog2|ram_din [6]) # ((!\prog.000~q  & \rom|mem_rtl_0|auto_generated|ram_block1a6 )))) # (!\prog.010~q  & (!\prog.000~q  & ((\rom|mem_rtl_0|auto_generated|ram_block1a6 ))))

	.dataa(\prog.010~q ),
	.datab(\prog.000~q ),
	.datac(\prog2|ram_din [6]),
	.datad(\rom|mem_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~0 .lut_mask = 16'hB3A0;
defparam \Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N3
dffeas \prog2|ram_din[5] (
	.clk(\clk2~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram|mem_rtl_0|auto_generated|ram_block1a4 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prog2|ram_din[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog2|ram_din [5]),
	.prn(vcc));
// synopsys translate_off
defparam \prog2|ram_din[5] .is_wysiwyg = "true";
defparam \prog2|ram_din[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N2
cycloneive_lcell_comb \Selector12~0 (
// Equation(s):
// \Selector12~0_combout  = (\prog.010~q  & ((\prog2|ram_din [5]) # ((!\prog.000~q  & \rom|mem_rtl_0|auto_generated|ram_block1a5 )))) # (!\prog.010~q  & (!\prog.000~q  & ((\rom|mem_rtl_0|auto_generated|ram_block1a5 ))))

	.dataa(\prog.010~q ),
	.datab(\prog.000~q ),
	.datac(\prog2|ram_din [5]),
	.datad(\rom|mem_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~0 .lut_mask = 16'hB3A0;
defparam \Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N29
dffeas \prog2|ram_din[4] (
	.clk(\clk2~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram|mem_rtl_0|auto_generated|ram_block1a3 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prog2|ram_din[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog2|ram_din [4]),
	.prn(vcc));
// synopsys translate_off
defparam \prog2|ram_din[4] .is_wysiwyg = "true";
defparam \prog2|ram_din[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N28
cycloneive_lcell_comb \Selector13~0 (
// Equation(s):
// \Selector13~0_combout  = (\prog.010~q  & ((\prog2|ram_din [4]) # ((!\prog.000~q  & \rom|mem_rtl_0|auto_generated|ram_block1a4 )))) # (!\prog.010~q  & (!\prog.000~q  & ((\rom|mem_rtl_0|auto_generated|ram_block1a4 ))))

	.dataa(\prog.010~q ),
	.datab(\prog.000~q ),
	.datac(\prog2|ram_din [4]),
	.datad(\rom|mem_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~0 .lut_mask = 16'hB3A0;
defparam \Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N23
dffeas \prog2|ram_din[3] (
	.clk(\clk2~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram|mem_rtl_0|auto_generated|ram_block1a2 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prog2|ram_din[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog2|ram_din [3]),
	.prn(vcc));
// synopsys translate_off
defparam \prog2|ram_din[3] .is_wysiwyg = "true";
defparam \prog2|ram_din[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N22
cycloneive_lcell_comb \Selector14~0 (
// Equation(s):
// \Selector14~0_combout  = (\prog.010~q  & ((\prog2|ram_din [3]) # ((!\prog.000~q  & \rom|mem_rtl_0|auto_generated|ram_block1a3 )))) # (!\prog.010~q  & (!\prog.000~q  & ((\rom|mem_rtl_0|auto_generated|ram_block1a3 ))))

	.dataa(\prog.010~q ),
	.datab(\prog.000~q ),
	.datac(\prog2|ram_din [3]),
	.datad(\rom|mem_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~0 .lut_mask = 16'hB3A0;
defparam \Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N21
dffeas \prog2|ram_din[2] (
	.clk(\clk2~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram|mem_rtl_0|auto_generated|ram_block1a1 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prog2|ram_din[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog2|ram_din [2]),
	.prn(vcc));
// synopsys translate_off
defparam \prog2|ram_din[2] .is_wysiwyg = "true";
defparam \prog2|ram_din[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N20
cycloneive_lcell_comb \Selector15~0 (
// Equation(s):
// \Selector15~0_combout  = (\prog.010~q  & ((\prog2|ram_din [2]) # ((!\prog.000~q  & \rom|mem_rtl_0|auto_generated|ram_block1a2 )))) # (!\prog.010~q  & (!\prog.000~q  & ((\rom|mem_rtl_0|auto_generated|ram_block1a2 ))))

	.dataa(\prog.010~q ),
	.datab(\prog.000~q ),
	.datac(\prog2|ram_din [2]),
	.datad(\rom|mem_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~0 .lut_mask = 16'hB3A0;
defparam \Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N6
cycloneive_lcell_comb \prog2|cr~0 (
// Equation(s):
// \prog2|cr~0_combout  = (!\prog2|state.0100~q  & ((\prog2|state.0010~q  & ((\ram|mem_rtl_0|auto_generated|ram_block1a7 ))) # (!\prog2|state.0010~q  & (\prog2|cr~q ))))

	.dataa(\prog2|cr~q ),
	.datab(\prog2|state.0010~q ),
	.datac(\prog2|state.0100~q ),
	.datad(\ram|mem_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\prog2|cr~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog2|cr~0 .lut_mask = 16'h0E02;
defparam \prog2|cr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N22
cycloneive_lcell_comb \prog2|cr~1 (
// Equation(s):
// \prog2|cr~1_combout  = (\prog2|cr~0_combout ) # ((\prog2|Equal0~0_combout  & (\prog2|state.0100~q  & \prog2|cr~q )))

	.dataa(\prog2|Equal0~0_combout ),
	.datab(\prog2|state.0100~q ),
	.datac(\prog2|cr~q ),
	.datad(\prog2|cr~0_combout ),
	.cin(gnd),
	.combout(\prog2|cr~1_combout ),
	.cout());
// synopsys translate_off
defparam \prog2|cr~1 .lut_mask = 16'hFF80;
defparam \prog2|cr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N23
dffeas \prog2|cr (
	.clk(\clk2~clkctrl_outclk ),
	.d(\prog2|cr~1_combout ),
	.asdata(vcc),
	.clrn(!\rst2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog2|cr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog2|cr .is_wysiwyg = "true";
defparam \prog2|cr .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N9
dffeas \prog2|ram_din[0] (
	.clk(\clk2~clkctrl_outclk ),
	.d(gnd),
	.asdata(\prog2|cr~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prog2|ram_din[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog2|ram_din [0]),
	.prn(vcc));
// synopsys translate_off
defparam \prog2|ram_din[0] .is_wysiwyg = "true";
defparam \prog2|ram_din[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N8
cycloneive_lcell_comb \Selector17~0 (
// Equation(s):
// \Selector17~0_combout  = (\prog.010~q  & ((\prog2|ram_din [0]) # ((!\prog.000~q  & \rom|mem_rtl_0|auto_generated|ram_block1a0~portadataout )))) # (!\prog.010~q  & (!\prog.000~q  & ((\rom|mem_rtl_0|auto_generated|ram_block1a0~portadataout ))))

	.dataa(\prog.010~q ),
	.datab(\prog.000~q ),
	.datac(\prog2|ram_din [0]),
	.datad(\rom|mem_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector17~0 .lut_mask = 16'hB3A0;
defparam \Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N24
cycloneive_lcell_comb \display|synced~0 (
// Equation(s):
// \display|synced~0_combout  = (\rst3~q  & ((\display|synced~q ))) # (!\rst3~q  & (\display|state~q ))

	.dataa(gnd),
	.datab(\display|state~q ),
	.datac(\display|synced~q ),
	.datad(\rst3~q ),
	.cin(gnd),
	.combout(\display|synced~0_combout ),
	.cout());
// synopsys translate_off
defparam \display|synced~0 .lut_mask = 16'hF0CC;
defparam \display|synced~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N25
dffeas \display|synced (
	.clk(\clk3~clkctrl_outclk ),
	.d(\display|synced~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|synced~q ),
	.prn(vcc));
// synopsys translate_off
defparam \display|synced .is_wysiwyg = "true";
defparam \display|synced .power_up = "low";
// synopsys translate_on

assign sout[0] = \sout[0]~output_o ;

assign sout[1] = \sout[1]~output_o ;

assign sout[2] = \sout[2]~output_o ;

assign sout[3] = \sout[3]~output_o ;

assign dout[0] = \dout[0]~output_o ;

assign dout[1] = \dout[1]~output_o ;

assign dout[2] = \dout[2]~output_o ;

assign dout[3] = \dout[3]~output_o ;

assign dout[4] = \dout[4]~output_o ;

assign dout[5] = \dout[5]~output_o ;

assign dout[6] = \dout[6]~output_o ;

assign dout[7] = \dout[7]~output_o ;

assign synced = \synced~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_101,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
