// Seed: 2611297316
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
  wire id_6, id_7, id_8, id_9;
  timeunit 1ps;
  assign module_2.id_4 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_4;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_4,
      id_3
  );
endmodule
module module_2 (
    output uwire id_0,
    input tri1 id_1,
    input supply1 id_2,
    input wor id_3,
    output supply1 id_4,
    output supply1 id_5
    , id_9,
    input tri0 id_6,
    output tri0 id_7
);
  wire id_10;
  id_11(
      .id_0(id_7), .id_1(1'b0), .id_2(id_7)
  );
  module_0 modCall_1 (
      id_9,
      id_9,
      id_10,
      id_9
  );
endmodule
