

================================================================
== Vitis HLS Report for 'patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim'
================================================================
* Date:           Wed Jul 31 16:58:41 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Deit_cpp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      780|      780|  7.800 us|  7.800 us|  780|  780|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                    Loop Name                   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- _ln147_for_each_patch_x__ln149_for_block_dim  |      778|      778|        12|          2|          1|   384|       yes|
        +------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 2, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.40>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%dim_block = alloca i32 1"   --->   Operation 15 'alloca' 'dim_block' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%patch_x = alloca i32 1"   --->   Operation 16 'alloca' 'patch_x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten_i = alloca i32 1"   --->   Operation 17 'alloca' 'indvar_flatten_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%icmp_ln813_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln813_i"   --->   Operation 18 'read' 'icmp_ln813_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%select_ln813_i_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %select_ln813_i"   --->   Operation 19 'read' 'select_ln813_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%pos_embed_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %pos_embed"   --->   Operation 20 'read' 'pos_embed_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln147_2_i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln147_2_i"   --->   Operation 21 'read' 'zext_ln147_2_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln144_i_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %zext_ln144_i"   --->   Operation 22 'read' 'zext_ln144_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln147_i_read = read i59 @_ssdm_op_Read.ap_auto.i59, i59 %sext_ln147_i"   --->   Operation 23 'read' 'sext_ln147_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%select_ln813_i_cast = zext i2 %select_ln813_i_read"   --->   Operation 24 'zext' 'select_ln813_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln147_2_i_cast = zext i8 %zext_ln147_2_i_read"   --->   Operation 25 'zext' 'zext_ln147_2_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln144_i_cast = zext i7 %zext_ln144_i_read"   --->   Operation 26 'zext' 'zext_ln144_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln147_i_cast = sext i59 %sext_ln147_i_read"   --->   Operation 27 'sext' 'sext_ln147_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %weights, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_11, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %inout2, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_8, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten_i"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %patch_x"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %dim_block"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i.i.i"   --->   Operation 33 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%patch_x_1 = load i5 %patch_x" [Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180]   --->   Operation 34 'load' 'patch_x_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%indvar_flatten_i_load = load i9 %indvar_flatten_i" [Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180]   --->   Operation 35 'load' 'indvar_flatten_i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln147 = trunc i5 %patch_x_1" [Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180]   --->   Operation 36 'trunc' 'trunc_ln147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln147_1_cast_i = zext i4 %trunc_ln147" [Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180]   --->   Operation 37 'zext' 'trunc_ln147_1_cast_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.77ns)   --->   "%patch = add i8 %zext_ln144_i_cast, i8 %trunc_ln147_1_cast_i" [Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180]   --->   Operation 38 'add' 'patch' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%shl_ln813_1_i = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %patch, i10 0"   --->   Operation 39 'bitconcatenate' 'shl_ln813_1_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln813 = zext i18 %shl_ln813_1_i"   --->   Operation 40 'zext' 'zext_ln813' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%shl_ln813_2_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %patch, i8 0"   --->   Operation 41 'bitconcatenate' 'shl_ln813_2_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln813_11 = zext i16 %shl_ln813_2_i"   --->   Operation 42 'zext' 'zext_ln813_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.87ns)   --->   "%sub_ln813 = sub i19 %zext_ln813, i19 %zext_ln813_11"   --->   Operation 43 'sub' 'sub_ln813' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.88ns)   --->   "%icmp_ln147 = icmp_eq  i9 %indvar_flatten_i_load, i9 384" [Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180]   --->   Operation 44 'icmp' 'icmp_ln147' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.77ns)   --->   "%add_ln147 = add i9 %indvar_flatten_i_load, i9 1" [Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180]   --->   Operation 45 'add' 'add_ln147' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln147 = br i1 %icmp_ln147, void %for.inc17.i, void %patch_embed_output.exit.exitStub" [Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180]   --->   Operation 46 'br' 'br_ln147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%dim_block_load = load i5 %dim_block" [Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180]   --->   Operation 47 'load' 'dim_block_load' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.78ns)   --->   "%add_ln147_1 = add i5 %patch_x_1, i5 1" [Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180]   --->   Operation 48 'add' 'add_ln147_1' <Predicate = (!icmp_ln147)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.75ns)   --->   "%icmp_ln149 = icmp_eq  i5 %dim_block_load, i5 24" [Deit_cpp/src/conv.cpp:149->Deit_cpp/src/conv.cpp:180]   --->   Operation 49 'icmp' 'icmp_ln149' <Predicate = (!icmp_ln147)> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.41ns)   --->   "%select_ln147 = select i1 %icmp_ln149, i5 0, i5 %dim_block_load" [Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180]   --->   Operation 50 'select' 'select_ln147' <Predicate = (!icmp_ln147)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln147_1 = trunc i5 %add_ln147_1" [Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180]   --->   Operation 51 'trunc' 'trunc_ln147_1' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln147_1_cast_mid1_i = zext i4 %trunc_ln147_1" [Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180]   --->   Operation 52 'zext' 'trunc_ln147_1_cast_mid1_i' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.77ns)   --->   "%patch_mid1_i = add i8 %zext_ln144_i_cast, i8 %trunc_ln147_1_cast_mid1_i" [Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180]   --->   Operation 53 'add' 'patch_mid1_i' <Predicate = (!icmp_ln147)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.41ns)   --->   "%select_ln147_1 = select i1 %icmp_ln149, i5 %add_ln147_1, i5 %patch_x_1" [Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180]   --->   Operation 54 'select' 'select_ln147_1' <Predicate = (!icmp_ln147)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln147_2 = trunc i5 %select_ln147_1" [Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180]   --->   Operation 55 'trunc' 'trunc_ln147_2' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_58_i = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %add_ln147_1, i32 1, i32 3" [Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180]   --->   Operation 56 'partselect' 'tmp_58_i' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_59_i = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %patch_x_1, i32 1, i32 3" [Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180]   --->   Operation 57 'partselect' 'tmp_59_i' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.20ns)   --->   "%select_ln147_2 = select i1 %icmp_ln149, i3 %tmp_58_i, i3 %tmp_59_i" [Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180]   --->   Operation 58 'select' 'select_ln147_2' <Predicate = (!icmp_ln147)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_60_i = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %select_ln147_2, i5 0" [Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180]   --->   Operation 59 'bitconcatenate' 'tmp_60_i' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_61_i = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln147_2, i3 0" [Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180]   --->   Operation 60 'bitconcatenate' 'tmp_61_i' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_61_i_cast = zext i6 %tmp_61_i" [Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180]   --->   Operation 61 'zext' 'tmp_61_i_cast' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_185 = sub i8 %tmp_60_i, i8 %tmp_61_i_cast" [Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180]   --->   Operation 62 'sub' 'empty_185' <Predicate = (!icmp_ln147)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%shl_ln813_1_mid1_i = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %patch_mid1_i, i10 0"   --->   Operation 63 'bitconcatenate' 'shl_ln813_1_mid1_i' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln813_12 = zext i18 %shl_ln813_1_mid1_i"   --->   Operation 64 'zext' 'zext_ln813_12' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%shl_ln813_2_mid1_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %patch_mid1_i, i8 0"   --->   Operation 65 'bitconcatenate' 'shl_ln813_2_mid1_i' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln813_13 = zext i16 %shl_ln813_2_mid1_i"   --->   Operation 66 'zext' 'zext_ln813_13' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.87ns)   --->   "%sub_ln813_46 = sub i19 %zext_ln813_12, i19 %zext_ln813_13"   --->   Operation 67 'sub' 'sub_ln813_46' <Predicate = (!icmp_ln147)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node add_ln813)   --->   "%select_ln147_3 = select i1 %icmp_ln149, i19 %sub_ln813_46, i19 %sub_ln813" [Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180]   --->   Operation 68 'select' 'select_ln147_3' <Predicate = (!icmp_ln147)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%select_ln147_i_cast = zext i5 %select_ln147" [Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180]   --->   Operation 69 'zext' 'select_ln147_i_cast' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%empty_186 = add i8 %empty_185, i8 %select_ln147_i_cast" [Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180]   --->   Operation 70 'add' 'empty_186' <Predicate = (!icmp_ln147)> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%p_cast = zext i8 %empty_186" [Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180]   --->   Operation 71 'zext' 'p_cast' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%patches31_addr = getelementptr i512 %patches31, i64 0, i64 %p_cast" [Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180]   --->   Operation 72 'getelementptr' 'patches31_addr' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 73 [2/2] (1.23ns)   --->   "%patches31_load = load i8 %patches31_addr" [Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180]   --->   Operation 73 'load' 'patches31_load' <Predicate = (!icmp_ln147)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 192> <RAM>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node add_ln813)   --->   "%shl_ln813_3_i = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln147, i5 0"   --->   Operation 74 'bitconcatenate' 'shl_ln813_3_i' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node add_ln813)   --->   "%zext_ln813_14 = zext i10 %shl_ln813_3_i"   --->   Operation 75 'zext' 'zext_ln813_14' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln813 = add i19 %select_ln147_3, i19 %zext_ln813_14"   --->   Operation 76 'add' 'add_ln813' <Predicate = (!icmp_ln147)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i19 %add_ln813"   --->   Operation 77 'sext' 'sext_ln813' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (1.08ns)   --->   "%add_ln813_27 = add i64 %sext_ln813, i64 %pos_embed_read"   --->   Operation 78 'add' 'add_ln813_27' <Predicate = (!icmp_ln147)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln813_1_i = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln813_27, i32 5, i32 63"   --->   Operation 79 'partselect' 'trunc_ln813_1_i' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln813 = br i1 %icmp_ln813_i_read, void %for.body.i.i.split._crit_edge.i, void"   --->   Operation 80 'br' 'br_ln813' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.42ns)   --->   "%store_ln149 = store i9 %add_ln147, i9 %indvar_flatten_i" [Deit_cpp/src/conv.cpp:149->Deit_cpp/src/conv.cpp:180]   --->   Operation 81 'store' 'store_ln149' <Predicate = (!icmp_ln147)> <Delay = 0.42>
ST_1 : Operation 82 [1/1] (0.42ns)   --->   "%store_ln149 = store i5 %select_ln147_1, i5 %patch_x" [Deit_cpp/src/conv.cpp:149->Deit_cpp/src/conv.cpp:180]   --->   Operation 82 'store' 'store_ln149' <Predicate = (!icmp_ln147)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%p_cast_mid2_v_i = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %trunc_ln147_2, i8 0" [Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180]   --->   Operation 83 'bitconcatenate' 'p_cast_mid2_v_i' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 84 [1/2] (1.23ns)   --->   "%patches31_load = load i8 %patches31_addr" [Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180]   --->   Operation 84 'load' 'patches31_load' <Predicate = (!icmp_ln147)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 192> <RAM>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%empty_187 = zext i9 %p_cast_mid2_v_i" [Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180]   --->   Operation 85 'zext' 'empty_187' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (1.88ns)   --->   "%empty_188 = lshr i512 %patches31_load, i512 %empty_187" [Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180]   --->   Operation 86 'lshr' 'empty_188' <Predicate = (!icmp_ln147)> <Delay = 1.88> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%empty_189 = trunc i512 %empty_188" [Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180]   --->   Operation 87 'trunc' 'empty_189' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%p_0_0_1_0_0_0_partselect_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %empty_188, i32 32, i32 63" [Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180]   --->   Operation 88 'partselect' 'p_0_0_1_0_0_0_partselect_i' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%p_0_0_2_0_0_0_partselect_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %empty_188, i32 64, i32 95" [Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180]   --->   Operation 89 'partselect' 'p_0_0_2_0_0_0_partselect_i' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%p_0_0_3_0_0_0_partselect_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %empty_188, i32 96, i32 127" [Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180]   --->   Operation 90 'partselect' 'p_0_0_3_0_0_0_partselect_i' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%p_0_0_4_0_0_0_partselect_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %empty_188, i32 128, i32 159" [Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180]   --->   Operation 91 'partselect' 'p_0_0_4_0_0_0_partselect_i' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%p_0_0_5_0_0_0_partselect_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %empty_188, i32 160, i32 191" [Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180]   --->   Operation 92 'partselect' 'p_0_0_5_0_0_0_partselect_i' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%p_0_0_6_0_0_0_partselect_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %empty_188, i32 192, i32 223" [Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180]   --->   Operation 93 'partselect' 'p_0_0_6_0_0_0_partselect_i' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%p_0_0_7_0_0_0_partselect_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %empty_188, i32 224, i32 255" [Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180]   --->   Operation 94 'partselect' 'p_0_0_7_0_0_0_partselect_i' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln813_1 = sext i59 %trunc_ln813_1_i"   --->   Operation 95 'sext' 'sext_ln813_1' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%weights_addr = getelementptr i256 %weights, i64 %sext_ln813_1"   --->   Operation 96 'getelementptr' 'weights_addr' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 97 [7/7] (7.30ns)   --->   "%empty_190 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %weights_addr, i32 %select_ln813_i_cast"   --->   Operation 97 'readreq' 'empty_190' <Predicate = (!icmp_ln147)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 98 [1/1] (0.78ns)   --->   "%add_ln149 = add i5 %select_ln147, i5 1" [Deit_cpp/src/conv.cpp:149->Deit_cpp/src/conv.cpp:180]   --->   Operation 98 'add' 'add_ln149' <Predicate = (!icmp_ln147)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.42ns)   --->   "%store_ln149 = store i5 %add_ln149, i5 %dim_block" [Deit_cpp/src/conv.cpp:149->Deit_cpp/src/conv.cpp:180]   --->   Operation 99 'store' 'store_ln149' <Predicate = (!icmp_ln147)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 100 [6/7] (7.30ns)   --->   "%empty_190 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %weights_addr, i32 %select_ln813_i_cast"   --->   Operation 100 'readreq' 'empty_190' <Predicate = (!icmp_ln147)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 101 [5/7] (7.30ns)   --->   "%empty_190 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %weights_addr, i32 %select_ln813_i_cast"   --->   Operation 101 'readreq' 'empty_190' <Predicate = (!icmp_ln147)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 102 [4/7] (7.30ns)   --->   "%empty_190 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %weights_addr, i32 %select_ln813_i_cast"   --->   Operation 102 'readreq' 'empty_190' <Predicate = (!icmp_ln147)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 103 [3/7] (7.30ns)   --->   "%empty_190 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %weights_addr, i32 %select_ln813_i_cast"   --->   Operation 103 'readreq' 'empty_190' <Predicate = (!icmp_ln147)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 104 [2/7] (7.30ns)   --->   "%empty_190 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %weights_addr, i32 %select_ln813_i_cast"   --->   Operation 104 'readreq' 'empty_190' <Predicate = (!icmp_ln147)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 105 [1/7] (7.30ns)   --->   "%empty_190 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %weights_addr, i32 %select_ln813_i_cast"   --->   Operation 105 'readreq' 'empty_190' <Predicate = (!icmp_ln147)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @p_ln147_for_each_patch_x_ln149_for_block_dim_str"   --->   Operation 106 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 384, i64 384, i64 384"   --->   Operation 107 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%specpipeline_ln151 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_24" [Deit_cpp/src/conv.cpp:151->Deit_cpp/src/conv.cpp:180]   --->   Operation 108 'specpipeline' 'specpipeline_ln151' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%specloopname_ln153 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33" [Deit_cpp/src/conv.cpp:153->Deit_cpp/src/conv.cpp:180]   --->   Operation 109 'specloopname' 'specloopname_ln153' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (7.30ns)   --->   "%weights_addr_read = read i256 @_ssdm_op_Read.m_axi.p1i256, i256 %weights_addr"   --->   Operation 110 'read' 'weights_addr_read' <Predicate = (!icmp_ln147)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 111 [1/1] (7.30ns)   --->   "%weights_addr_read_1 = read i256 @_ssdm_op_Read.m_axi.p1i256, i256 %weights_addr"   --->   Operation 111 'read' 'weights_addr_read_1' <Predicate = (!icmp_ln147 & icmp_ln813_i_read)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln813 = br void %for.body.i.i.split._crit_edge.i"   --->   Operation 112 'br' 'br_ln813' <Predicate = (!icmp_ln147 & icmp_ln813_i_read)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 2.90>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%inout2_addr = getelementptr i256 %inout2, i64 %sext_ln147_i_cast" [Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180]   --->   Operation 113 'getelementptr' 'inout2_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln813)   --->   "%empty = phi i256 %weights_addr_read_1, void, i256 0, void %for.inc17.i"   --->   Operation 114 'phi' 'empty' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_11 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln813)   --->   "%tmp_i = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i256.i256, i256 %empty, i256 %weights_addr_read"   --->   Operation 115 'bitconcatenate' 'tmp_i' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_11 : Operation 116 [1/1] (1.88ns) (out node of the LUT)   --->   "%lshr_ln813 = lshr i512 %tmp_i, i512 %zext_ln147_2_i_cast"   --->   Operation 116 'lshr' 'lshr_ln813' <Predicate = (!icmp_ln147)> <Delay = 1.88> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln813 = trunc i512 %lshr_ln813"   --->   Operation 117 'trunc' 'trunc_ln813' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_11 : Operation 118 [1/1] (1.01ns)   --->   "%add_ln813_28 = add i32 %trunc_ln813, i32 %empty_189"   --->   Operation 118 'add' 'add_ln813_28' <Predicate = (!icmp_ln147)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln813_9_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %lshr_ln813, i32 32, i32 63"   --->   Operation 119 'partselect' 'trunc_ln813_9_i' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_11 : Operation 120 [1/1] (1.01ns)   --->   "%add_ln813_29 = add i32 %trunc_ln813_9_i, i32 %p_0_0_1_0_0_0_partselect_i"   --->   Operation 120 'add' 'add_ln813_29' <Predicate = (!icmp_ln147)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln813_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %lshr_ln813, i32 64, i32 95"   --->   Operation 121 'partselect' 'trunc_ln813_i' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_11 : Operation 122 [1/1] (1.01ns)   --->   "%add_ln813_30 = add i32 %trunc_ln813_i, i32 %p_0_0_2_0_0_0_partselect_i"   --->   Operation 122 'add' 'add_ln813_30' <Predicate = (!icmp_ln147)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln813_2_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %lshr_ln813, i32 96, i32 127"   --->   Operation 123 'partselect' 'trunc_ln813_2_i' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_11 : Operation 124 [1/1] (1.01ns)   --->   "%add_ln813_31 = add i32 %trunc_ln813_2_i, i32 %p_0_0_3_0_0_0_partselect_i"   --->   Operation 124 'add' 'add_ln813_31' <Predicate = (!icmp_ln147)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln813_3_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %lshr_ln813, i32 128, i32 159"   --->   Operation 125 'partselect' 'trunc_ln813_3_i' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_11 : Operation 126 [1/1] (1.01ns)   --->   "%add_ln813_32 = add i32 %trunc_ln813_3_i, i32 %p_0_0_4_0_0_0_partselect_i"   --->   Operation 126 'add' 'add_ln813_32' <Predicate = (!icmp_ln147)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln813_4_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %lshr_ln813, i32 160, i32 191"   --->   Operation 127 'partselect' 'trunc_ln813_4_i' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_11 : Operation 128 [1/1] (1.01ns)   --->   "%add_ln813_33 = add i32 %trunc_ln813_4_i, i32 %p_0_0_5_0_0_0_partselect_i"   --->   Operation 128 'add' 'add_ln813_33' <Predicate = (!icmp_ln147)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln813_5_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %lshr_ln813, i32 192, i32 223"   --->   Operation 129 'partselect' 'trunc_ln813_5_i' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (1.01ns)   --->   "%add_ln813_34 = add i32 %trunc_ln813_5_i, i32 %p_0_0_6_0_0_0_partselect_i"   --->   Operation 130 'add' 'add_ln813_34' <Predicate = (!icmp_ln147)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln813_6_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %lshr_ln813, i32 224, i32 255"   --->   Operation 131 'partselect' 'trunc_ln813_6_i' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (1.01ns)   --->   "%add_ln813_35 = add i32 %trunc_ln813_6_i, i32 %p_0_0_7_0_0_0_partselect_i"   --->   Operation 132 'add' 'add_ln813_35' <Predicate = (!icmp_ln147)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 136 'ret' 'ret_ln0' <Predicate = (icmp_ln147)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 133 [1/1] (0.00ns)   --->   "%or_ln155_i = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln813_35, i32 %add_ln813_34, i32 %add_ln813_33, i32 %add_ln813_32, i32 %add_ln813_31, i32 %add_ln813_30, i32 %add_ln813_29, i32 %add_ln813_28" [Deit_cpp/src/conv.cpp:155->Deit_cpp/src/conv.cpp:180]   --->   Operation 133 'bitconcatenate' 'or_ln155_i' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_12 : Operation 134 [1/1] (7.30ns)   --->   "%write_ln155 = write void @_ssdm_op_Write.m_axi.p1i256, i256 %inout2_addr, i256 %or_ln155_i, i32 4294967295" [Deit_cpp/src/conv.cpp:155->Deit_cpp/src/conv.cpp:180]   --->   Operation 134 'write' 'write_ln155' <Predicate = (!icmp_ln147)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln149 = br void %for.body.i.i.i" [Deit_cpp/src/conv.cpp:149->Deit_cpp/src/conv.cpp:180]   --->   Operation 135 'br' 'br_ln149' <Predicate = (!icmp_ln147)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.4ns
The critical path consists of the following:
	'alloca' operation ('patch_x') [11]  (0 ns)
	'load' operation ('patch_x', Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180) on local variable 'patch_x' [30]  (0 ns)
	'add' operation ('add_ln147_1', Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180) [46]  (0.789 ns)
	'add' operation ('patch_mid1_i', Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180) [53]  (0.773 ns)
	'sub' operation ('sub_ln813_46') [68]  (0.873 ns)
	'select' operation ('select_ln147_3', Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180) [69]  (0 ns)
	'add' operation ('add_ln813') [89]  (0.884 ns)
	'add' operation ('add_ln813_27') [91]  (1.08 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('weights_addr') [94]  (0 ns)
	bus request operation ('empty_190') on port 'weights' [95]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_190') on port 'weights' [95]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_190') on port 'weights' [95]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_190') on port 'weights' [95]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_190') on port 'weights' [95]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_190') on port 'weights' [95]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_190') on port 'weights' [95]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus read operation ('weights_addr_read') on port 'weights' [96]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus read operation ('weights_addr_read_1') on port 'weights' [99]  (7.3 ns)

 <State 11>: 2.9ns
The critical path consists of the following:
	'phi' operation ('empty') with incoming values : ('weights_addr_read_1') [102]  (0 ns)
	'lshr' operation ('lshr_ln813') [104]  (1.89 ns)
	'add' operation ('add_ln813_28') [106]  (1.02 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln155', Deit_cpp/src/conv.cpp:155->Deit_cpp/src/conv.cpp:180) on port 'inout2' (Deit_cpp/src/conv.cpp:155->Deit_cpp/src/conv.cpp:180) [122]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
