17:28:26 INFO  : Registering command handlers for SDK TCF services
17:28:27 INFO  : Launching XSCT server: xsct.bat -interactive C:\xup\fpga_flow\2018_2_zynq_labs\lab4\lab4.sdk\temp_xsdb_launch_script.tcl
17:28:31 INFO  : XSCT server has started successfully.
17:28:31 INFO  : Successfully done setting XSCT server connection channel  
17:28:34 INFO  : Successfully done setting SDK workspace  
17:28:34 INFO  : Processing command line option -hwspec C:/xup/fpga_flow/2018_2_zynq_labs/lab4/lab4.sdk/wave_gen_top.hdf.
17:30:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:30:40 INFO  : 'fpga -state' command is executed.
17:30:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:30:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:30:40 INFO  : 'jtag frequency' command is executed.
17:30:40 INFO  : Sourcing of 'C:/xup/fpga_flow/2018_2_zynq_labs/lab4/lab4.sdk/wave_gen_top_hw_platform_0/ps7_init.tcl' is done.
17:30:40 INFO  : Context for 'APU' is selected.
17:30:40 INFO  : Hardware design information is loaded from 'C:/xup/fpga_flow/2018_2_zynq_labs/lab4/lab4.sdk/wave_gen_top_hw_platform_0/system.hdf'.
17:30:40 INFO  : 'configparams force-mem-access 1' command is executed.
17:30:40 INFO  : Context for 'APU' is selected.
17:30:40 INFO  : 'stop' command is executed.
17:30:40 INFO  : 'ps7_init' command is executed.
17:30:40 INFO  : 'ps7_post_config' command is executed.
17:30:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:30:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:41 INFO  : The application 'C:/xup/fpga_flow/2018_2_zynq_labs/lab4/lab4.sdk/wave_gen_uart/Debug/wave_gen_uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:30:41 INFO  : 'configparams force-mem-access 0' command is executed.
17:30:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/xup/fpga_flow/2018_2_zynq_labs/lab4/lab4.sdk/wave_gen_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/xup/fpga_flow/2018_2_zynq_labs/lab4/lab4.sdk/wave_gen_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/xup/fpga_flow/2018_2_zynq_labs/lab4/lab4.sdk/wave_gen_uart/Debug/wave_gen_uart.elf
configparams force-mem-access 0
----------------End of Script----------------

17:30:41 INFO  : Memory regions updated for context APU
17:30:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:41 INFO  : 'con' command is executed.
17:30:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:30:41 INFO  : Launch script is exported to file 'C:\xup\fpga_flow\2018_2_zynq_labs\lab4\lab4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_wave_gen_uart.elf_on_local.tcl'
