<stg><name>rms_norm</name>


<trans_list>

<trans id="136" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="2" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="5" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="40" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="44" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_S_index_0_index_begin:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
l_S_index_0_index_begin:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %v9_V_0 = phi i32 [ 0, %l_S_index_0_index_begin ], [ %add_ln703, %_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit43.0 ]

]]></Node>
<StgValue><ssdm name="v9_V_0"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
:1  %i_0_0 = phi i11 [ 0, %l_S_index_0_index_begin ], [ %add_ln25, %_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit43.0 ]

]]></Node>
<StgValue><ssdm name="i_0_0"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %icmp_ln25 = icmp eq i11 %i_0_0, -512

]]></Node>
<StgValue><ssdm name="icmp_ln25"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_73 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536)

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4  %add_ln25 = add i11 %i_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln25"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln25, label %ap_fixed_base.exit.0, label %_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit43.0

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit43.0:1  %zext_ln26 = zext i11 %i_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit43.0:2  %v0_V_addr = getelementptr [1536 x i32]* %v0_V, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="v0_V_addr"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit43.0:3  %v0_V_load = load i32* %v0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="v0_V_load"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="44" op_0_bw="44" op_1_bw="32" op_2_bw="12">
<![CDATA[
ap_fixed_base.exit.0:0  %shl_ln = call i44 @_ssdm_op_BitConcatenate.i44.i32.i12(i32 %v9_V_0, i12 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="89" op_0_bw="44">
<![CDATA[
ap_fixed_base.exit.0:1  %sext_ln1148 = sext i44 %shl_ln to i89

]]></Node>
<StgValue><ssdm name="sext_ln1148"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="89" op_0_bw="89" op_1_bw="89">
<![CDATA[
ap_fixed_base.exit.0:2  %mul_ln1148 = mul i89 23456248059222, %sext_ln1148

]]></Node>
<StgValue><ssdm name="mul_ln1148"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="59" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit43.0:3  %v0_V_load = load i32* %v0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="v0_V_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="44" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit43.0:4  %sext_ln1118 = sext i32 %v0_V_load to i44

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit43.0:5  %mul_ln1118 = mul i44 %sext_ln1118, %sext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit43.0:6  %trunc_ln = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %mul_ln1118, i32 12, i32 43)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit43.0:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit43.0:7  %add_ln703 = add i32 %trunc_ln, %v9_V_0

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit43.0:8  br label %1

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="66" st_id="6" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="89" op_0_bw="89" op_1_bw="89">
<![CDATA[
ap_fixed_base.exit.0:2  %mul_ln1148 = mul i89 23456248059222, %sext_ln1148

]]></Node>
<StgValue><ssdm name="mul_ln1148"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="22" op_0_bw="22" op_1_bw="89" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base.exit.0:6  %tmp_3 = call i22 @_ssdm_op_PartSelect.i22.i89.i32.i32(i89 %mul_ln1148, i32 67, i32 88)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="68" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="89" op_0_bw="89" op_1_bw="89">
<![CDATA[
ap_fixed_base.exit.0:3  %sub_ln1148 = sub i89 0, %mul_ln1148

]]></Node>
<StgValue><ssdm name="sub_ln1148"/></StgValue>
</operation>

<operation id="69" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
ap_fixed_base.exit.0:4  %tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %v9_V_0, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="22" op_0_bw="22" op_1_bw="89" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base.exit.0:5  %tmp_2 = call i22 @_ssdm_op_PartSelect.i22.i89.i32.i32(i89 %sub_ln1148, i32 67, i32 88)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
ap_fixed_base.exit.0:7  %select_ln1148 = select i1 %tmp_1, i22 %tmp_2, i22 %tmp_3

]]></Node>
<StgValue><ssdm name="select_ln1148"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="72" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="22">
<![CDATA[
ap_fixed_base.exit.0:8  %sext_ln703 = sext i22 %select_ln1148 to i32

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="73" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit.0:9  %sub_ln703 = sub i32 0, %sext_ln703

]]></Node>
<StgValue><ssdm name="sub_ln703"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="22">
<![CDATA[
ap_fixed_base.exit.0:10  %sext_ln703_1 = sext i22 %select_ln1148 to i32

]]></Node>
<StgValue><ssdm name="sext_ln703_1"/></StgValue>
</operation>

<operation id="75" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
ap_fixed_base.exit.0:11  %select_ln1148_1 = select i1 %tmp_1, i32 %sub_ln703, i32 %sext_ln703_1

]]></Node>
<StgValue><ssdm name="select_ln1148_1"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
ap_fixed_base.exit.0:12  %agg_result_V_i = call fastcc i32 @"pow<32, 20>"(i32 %select_ln1148_1, i32 2048)

]]></Node>
<StgValue><ssdm name="agg_result_V_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="77" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50">
<![CDATA[
ap_fixed_base.exit.0:12  %agg_result_V_i = call fastcc i32 @"pow<32, 20>"(i32 %select_ln1148_1, i32 2048)

]]></Node>
<StgValue><ssdm name="agg_result_V_i"/></StgValue>
</operation>

<operation id="78" st_id="9" stage="31" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit.0:13  %sdiv_ln1148 = sdiv i32 16777216, %agg_result_V_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="79" st_id="10" stage="30" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit.0:13  %sdiv_ln1148 = sdiv i32 16777216, %agg_result_V_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="80" st_id="11" stage="29" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit.0:13  %sdiv_ln1148 = sdiv i32 16777216, %agg_result_V_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="81" st_id="12" stage="28" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit.0:13  %sdiv_ln1148 = sdiv i32 16777216, %agg_result_V_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="82" st_id="13" stage="27" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit.0:13  %sdiv_ln1148 = sdiv i32 16777216, %agg_result_V_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="83" st_id="14" stage="26" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit.0:13  %sdiv_ln1148 = sdiv i32 16777216, %agg_result_V_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="84" st_id="15" stage="25" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit.0:13  %sdiv_ln1148 = sdiv i32 16777216, %agg_result_V_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="85" st_id="16" stage="24" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit.0:13  %sdiv_ln1148 = sdiv i32 16777216, %agg_result_V_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="86" st_id="17" stage="23" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit.0:13  %sdiv_ln1148 = sdiv i32 16777216, %agg_result_V_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="87" st_id="18" stage="22" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit.0:13  %sdiv_ln1148 = sdiv i32 16777216, %agg_result_V_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="88" st_id="19" stage="21" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit.0:13  %sdiv_ln1148 = sdiv i32 16777216, %agg_result_V_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="89" st_id="20" stage="20" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit.0:13  %sdiv_ln1148 = sdiv i32 16777216, %agg_result_V_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="90" st_id="21" stage="19" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit.0:13  %sdiv_ln1148 = sdiv i32 16777216, %agg_result_V_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="91" st_id="22" stage="18" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit.0:13  %sdiv_ln1148 = sdiv i32 16777216, %agg_result_V_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="92" st_id="23" stage="17" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit.0:13  %sdiv_ln1148 = sdiv i32 16777216, %agg_result_V_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="93" st_id="24" stage="16" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit.0:13  %sdiv_ln1148 = sdiv i32 16777216, %agg_result_V_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="94" st_id="25" stage="15" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit.0:13  %sdiv_ln1148 = sdiv i32 16777216, %agg_result_V_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="95" st_id="26" stage="14" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit.0:13  %sdiv_ln1148 = sdiv i32 16777216, %agg_result_V_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="96" st_id="27" stage="13" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit.0:13  %sdiv_ln1148 = sdiv i32 16777216, %agg_result_V_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="97" st_id="28" stage="12" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit.0:13  %sdiv_ln1148 = sdiv i32 16777216, %agg_result_V_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="98" st_id="29" stage="11" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit.0:13  %sdiv_ln1148 = sdiv i32 16777216, %agg_result_V_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="99" st_id="30" stage="10" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit.0:13  %sdiv_ln1148 = sdiv i32 16777216, %agg_result_V_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="100" st_id="31" stage="9" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit.0:13  %sdiv_ln1148 = sdiv i32 16777216, %agg_result_V_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="101" st_id="32" stage="8" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit.0:13  %sdiv_ln1148 = sdiv i32 16777216, %agg_result_V_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="102" st_id="33" stage="7" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit.0:13  %sdiv_ln1148 = sdiv i32 16777216, %agg_result_V_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="103" st_id="34" stage="6" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit.0:13  %sdiv_ln1148 = sdiv i32 16777216, %agg_result_V_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="104" st_id="35" stage="5" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit.0:13  %sdiv_ln1148 = sdiv i32 16777216, %agg_result_V_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="105" st_id="36" stage="4" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit.0:13  %sdiv_ln1148 = sdiv i32 16777216, %agg_result_V_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="106" st_id="37" stage="3" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit.0:13  %sdiv_ln1148 = sdiv i32 16777216, %agg_result_V_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="107" st_id="38" stage="2" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit.0:13  %sdiv_ln1148 = sdiv i32 16777216, %agg_result_V_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="108" st_id="39" stage="1" lat="31">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit.0:13  %sdiv_ln1148 = sdiv i32 16777216, %agg_result_V_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="109" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="44" op_0_bw="32">
<![CDATA[
ap_fixed_base.exit.0:14  %sext_ln38 = sext i32 %sdiv_ln1148 to i44

]]></Node>
<StgValue><ssdm name="sext_ln38"/></StgValue>
</operation>

<operation id="110" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
ap_fixed_base.exit.0:15  br label %0

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="111" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
:0  %i1_0_0 = phi i11 [ 0, %ap_fixed_base.exit.0 ], [ %add_ln38, %_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit10.0 ]

]]></Node>
<StgValue><ssdm name="i1_0_0"/></StgValue>
</operation>

<operation id="112" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %icmp_ln38 = icmp eq i11 %i1_0_0, -512

]]></Node>
<StgValue><ssdm name="icmp_ln38"/></StgValue>
</operation>

<operation id="113" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_72 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536)

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="114" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3  %add_ln38 = add i11 %i1_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln38"/></StgValue>
</operation>

<operation id="115" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln38, label %l_S_index_0_index_end, label %_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit10.0

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="116" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit10.0:1  %zext_ln39 = zext i11 %i1_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln39"/></StgValue>
</operation>

<operation id="117" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit10.0:2  %v0_V_addr_1 = getelementptr [1536 x i32]* %v0_V, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="v0_V_addr_1"/></StgValue>
</operation>

<operation id="118" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit10.0:3  %v0_V_load_1 = load i32* %v0_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v0_V_load_1"/></StgValue>
</operation>

<operation id="119" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit10.0:4  %v1_V_addr = getelementptr [1536 x i32]* %v1_V, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="v1_V_addr"/></StgValue>
</operation>

<operation id="120" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit10.0:5  %v1_V_load = load i32* %v1_V_addr, align 4

]]></Node>
<StgValue><ssdm name="v1_V_load"/></StgValue>
</operation>

<operation id="121" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_S_index_0_index_end:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="122" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0">
<![CDATA[
l_S_index_0_index_end:1  ret void

]]></Node>
<StgValue><ssdm name="ret_ln47"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="123" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit10.0:3  %v0_V_load_1 = load i32* %v0_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v0_V_load_1"/></StgValue>
</operation>

<operation id="124" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit10.0:5  %v1_V_load = load i32* %v1_V_addr, align 4

]]></Node>
<StgValue><ssdm name="v1_V_load"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="125" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="44" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit10.0:6  %sext_ln1118_1 = sext i32 %v0_V_load_1 to i44

]]></Node>
<StgValue><ssdm name="sext_ln1118_1"/></StgValue>
</operation>

<operation id="126" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="44" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit10.0:7  %sext_ln1118_2 = sext i32 %v1_V_load to i44

]]></Node>
<StgValue><ssdm name="sext_ln1118_2"/></StgValue>
</operation>

<operation id="127" st_id="42" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit10.0:8  %mul_ln1118_1 = mul i44 %sext_ln1118_1, %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_1"/></StgValue>
</operation>

<operation id="128" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit10.0:9  %trunc_ln708_1 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %mul_ln1118_1, i32 12, i32 43)

]]></Node>
<StgValue><ssdm name="trunc_ln708_1"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="129" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="44" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit10.0:10  %sext_ln1118_3 = sext i32 %trunc_ln708_1 to i44

]]></Node>
<StgValue><ssdm name="sext_ln1118_3"/></StgValue>
</operation>

<operation id="130" st_id="43" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit10.0:11  %mul_ln1118_2 = mul i44 %sext_ln38, %sext_ln1118_3

]]></Node>
<StgValue><ssdm name="mul_ln1118_2"/></StgValue>
</operation>

<operation id="131" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit10.0:12  %trunc_ln708_2 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %mul_ln1118_2, i32 12, i32 43)

]]></Node>
<StgValue><ssdm name="trunc_ln708_2"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="132" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit10.0:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln38"/></StgValue>
</operation>

<operation id="133" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit10.0:13  %v3_0_V_addr = getelementptr [1536 x i32]* %v3_0_V, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="v3_0_V_addr"/></StgValue>
</operation>

<operation id="134" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit10.0:14  store i32 %trunc_ln708_2, i32* %v3_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="135" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit10.0:15  br label %0

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
