# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 316 \
    name src_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_src_0_val \
    op interface \
    ports { src_0_val { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 317 \
    name src_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_src_1_val \
    op interface \
    ports { src_1_val { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 318 \
    name src_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_src_2_val \
    op interface \
    ports { src_2_val { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 319 \
    name src_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_src_3_val \
    op interface \
    ports { src_3_val { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 320 \
    name src_4_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_src_4_val \
    op interface \
    ports { src_4_val { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 321 \
    name src_5_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_src_5_val \
    op interface \
    ports { src_5_val { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 322 \
    name src_6_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_src_6_val \
    op interface \
    ports { src_6_val { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 323 \
    name src_7_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_src_7_val \
    op interface \
    ports { src_7_val { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 324 \
    name src_8_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_src_8_val \
    op interface \
    ports { src_8_val { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 325 \
    name src_9_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_src_9_val \
    op interface \
    ports { src_9_val { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 326 \
    name src_10_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_src_10_val \
    op interface \
    ports { src_10_val { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 327 \
    name src_11_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_src_11_val \
    op interface \
    ports { src_11_val { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 328 \
    name src_12_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_src_12_val \
    op interface \
    ports { src_12_val { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 329 \
    name src_13_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_src_13_val \
    op interface \
    ports { src_13_val { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 330 \
    name src_14_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_src_14_val \
    op interface \
    ports { src_14_val { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 331 \
    name src_15_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_src_15_val \
    op interface \
    ports { src_15_val { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 332 \
    name src_16_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_src_16_val \
    op interface \
    ports { src_16_val { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 333 \
    name src_17_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_src_17_val \
    op interface \
    ports { src_17_val { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 334 \
    name src_18_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_src_18_val \
    op interface \
    ports { src_18_val { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 335 \
    name src_19_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_src_19_val \
    op interface \
    ports { src_19_val { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 336 \
    name src_20_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_src_20_val \
    op interface \
    ports { src_20_val { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 337 \
    name src_21_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_src_21_val \
    op interface \
    ports { src_21_val { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 338 \
    name src_22_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_src_22_val \
    op interface \
    ports { src_22_val { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 339 \
    name src_23_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_src_23_val \
    op interface \
    ports { src_23_val { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 340 \
    name src_24_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_src_24_val \
    op interface \
    ports { src_24_val { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 341 \
    name src_25_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_src_25_val \
    op interface \
    ports { src_25_val { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 342 \
    name src_26_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_src_26_val \
    op interface \
    ports { src_26_val { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 343 \
    name src_27_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_src_27_val \
    op interface \
    ports { src_27_val { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 344 \
    name src_28_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_src_28_val \
    op interface \
    ports { src_28_val { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 345 \
    name src_29_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_src_29_val \
    op interface \
    ports { src_29_val { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 346 \
    name src_30_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_src_30_val \
    op interface \
    ports { src_30_val { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 347 \
    name src_31_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_src_31_val \
    op interface \
    ports { src_31_val { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 348 \
    name dst_0 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dst_0 \
    op interface \
    ports { dst_0 { O 32 vector } dst_0_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 349 \
    name dst_1 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dst_1 \
    op interface \
    ports { dst_1 { O 32 vector } dst_1_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 350 \
    name dst_2 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dst_2 \
    op interface \
    ports { dst_2 { O 32 vector } dst_2_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 351 \
    name dst_3 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dst_3 \
    op interface \
    ports { dst_3 { O 32 vector } dst_3_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 352 \
    name dst_4 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dst_4 \
    op interface \
    ports { dst_4 { O 32 vector } dst_4_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 353 \
    name dst_5 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dst_5 \
    op interface \
    ports { dst_5 { O 32 vector } dst_5_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 354 \
    name dst_6 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dst_6 \
    op interface \
    ports { dst_6 { O 32 vector } dst_6_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 355 \
    name dst_7 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dst_7 \
    op interface \
    ports { dst_7 { O 32 vector } dst_7_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 356 \
    name dst_8 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dst_8 \
    op interface \
    ports { dst_8 { O 32 vector } dst_8_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 357 \
    name dst_9 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dst_9 \
    op interface \
    ports { dst_9 { O 32 vector } dst_9_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 358 \
    name dst_10 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dst_10 \
    op interface \
    ports { dst_10 { O 32 vector } dst_10_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 359 \
    name dst_11 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dst_11 \
    op interface \
    ports { dst_11 { O 32 vector } dst_11_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 360 \
    name dst_12 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dst_12 \
    op interface \
    ports { dst_12 { O 32 vector } dst_12_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 361 \
    name dst_13 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dst_13 \
    op interface \
    ports { dst_13 { O 32 vector } dst_13_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 362 \
    name dst_14 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dst_14 \
    op interface \
    ports { dst_14 { O 32 vector } dst_14_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 363 \
    name dst_15 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dst_15 \
    op interface \
    ports { dst_15 { O 32 vector } dst_15_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 364 \
    name dst_16 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dst_16 \
    op interface \
    ports { dst_16 { O 32 vector } dst_16_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 365 \
    name dst_17 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dst_17 \
    op interface \
    ports { dst_17 { O 32 vector } dst_17_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 366 \
    name dst_18 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dst_18 \
    op interface \
    ports { dst_18 { O 32 vector } dst_18_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 367 \
    name dst_19 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dst_19 \
    op interface \
    ports { dst_19 { O 32 vector } dst_19_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 368 \
    name dst_20 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dst_20 \
    op interface \
    ports { dst_20 { O 32 vector } dst_20_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 369 \
    name dst_21 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dst_21 \
    op interface \
    ports { dst_21 { O 32 vector } dst_21_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 370 \
    name dst_22 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dst_22 \
    op interface \
    ports { dst_22 { O 32 vector } dst_22_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 371 \
    name dst_23 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dst_23 \
    op interface \
    ports { dst_23 { O 32 vector } dst_23_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 372 \
    name dst_24 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dst_24 \
    op interface \
    ports { dst_24 { O 32 vector } dst_24_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 373 \
    name dst_25 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dst_25 \
    op interface \
    ports { dst_25 { O 32 vector } dst_25_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 374 \
    name dst_26 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dst_26 \
    op interface \
    ports { dst_26 { O 32 vector } dst_26_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 375 \
    name dst_27 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dst_27 \
    op interface \
    ports { dst_27 { O 32 vector } dst_27_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 376 \
    name dst_28 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dst_28 \
    op interface \
    ports { dst_28 { O 32 vector } dst_28_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 377 \
    name dst_29 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dst_29 \
    op interface \
    ports { dst_29 { O 32 vector } dst_29_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 378 \
    name dst_30 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dst_30 \
    op interface \
    ports { dst_30 { O 32 vector } dst_30_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 379 \
    name dst_31 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dst_31 \
    op interface \
    ports { dst_31 { O 32 vector } dst_31_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 380 \
    name shift \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_shift \
    op interface \
    ports { shift { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 381 \
    name skipLine2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_skipLine2 \
    op interface \
    ports { skipLine2 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 382 \
    name oMin \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_oMin \
    op interface \
    ports { oMin { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 383 \
    name oMax \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_oMax \
    op interface \
    ports { oMax { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


