############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_interface -mode s_axilite "diff_sq_acc"
set_directive_interface -mode s_axilite -depth 10 "diff_sq_acc" a
set_directive_interface -mode s_axilite -depth 10 "diff_sq_acc" dout
set_directive_interface -mode s_axilite -depth 10 "diff_sq_acc" b
