#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed May 31 22:35:48 2023
# Process ID: 10996
# Current directory: C:/Users/jiangyi/Desktop/lab6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27064 C:\Users\jiangyi\Desktop\lab6\cache.xpr
# Log file: C:/Users/jiangyi/Desktop/lab6/vivado.log
# Journal file: C:/Users/jiangyi/Desktop/lab6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/jiangyi/Desktop/lab6/cache.xpr
INFO: [Project 1-313] Project file moved from 'E:/-riscv-/vivado2020/OExp06-Cache/cache' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado_xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:31 ; elapsed = 00:00:10 . Memory (MB): peak = 999.273 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jiangyi/Desktop/lab6/cache.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado_xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/jiangyi/Desktop/lab6/cache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cache_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jiangyi/Desktop/lab6/cache.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cache_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/lab6/cache.gen/sources_1/ip/Tag_ram1/sim/Tag_ram1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tag_ram1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/lab6/cache.gen/sources_1/ip/Tag_ram0/sim/Tag_ram0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tag_ram0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/lab6/cache.gen/sources_1/ip/Data_ram1/sim/Data_ram1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_ram1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/lab6/cache.gen/sources_1/ip/Data_ram0/sim/Data_ram0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_ram0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/lab6/cache.srcs/sources_1/new/Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/lab6/cache.srcs/sim_1/new/cache_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/lab6/cache.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jiangyi/Desktop/lab6/cache.sim/sim_1/behav/xsim'
"xelab -wto 4a7505568b774fd08377ff6d5ebd3c05 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cache_tb_behav xil_defaultlib.cache_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado_xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 4a7505568b774fd08377ff6d5ebd3c05 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cache_tb_behav xil_defaultlib.cache_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="k...
Compiling module xil_defaultlib.Data_ram0
Compiling module xil_defaultlib.Data_ram1
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="k...
Compiling module xil_defaultlib.Tag_ram0
Compiling module xil_defaultlib.Tag_ram1
Compiling module xil_defaultlib.Cache
Compiling module xil_defaultlib.cache_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cache_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/jiangyi/Desktop/lab6/cache.sim/sim_1/behav/xsim/xsim.dir/cache_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed May 31 22:37:47 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 999.273 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jiangyi/Desktop/lab6/cache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cache_tb_behav -key {Behavioral:sim_1:Functional:cache_tb} -tclbatch {cache_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source cache_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cache_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 999.273 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 31 22:38:33 2023...
