--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml topLVL.twx topLVL.ncd -o topLVL.twr topLVL.pcf -ucf UCF.ucf

Design file:              topLVL.ncd
Physical constraint file: topLVL.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 19 paths analyzed, 11 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.071ns.
--------------------------------------------------------------------------------

Paths for end point counter_1 (SLICE_X12Y33.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     29.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_0 (FF)
  Destination:          counter_1 (FF)
  Requirement:          31.250ns
  Data Path Delay:      2.036ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_0 to counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.AQ      Tcko                  0.447   counter<1>
                                                       counter_0
    SLICE_X12Y33.D2      net (fanout=3)        0.642   counter<0>
    SLICE_X12Y33.D       Tilo                  0.203   counter<1>
                                                       counter[2]_PWR_1_o_equal_2_o<2>1
    SLICE_X12Y33.SR      net (fanout=2)        0.302   counter[2]_PWR_1_o_equal_2_o
    SLICE_X12Y33.CLK     Tsrck                 0.442   counter<1>
                                                       counter_1
    -------------------------------------------------  ---------------------------
    Total                                      2.036ns (1.092ns logic, 0.944ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_2 (FF)
  Destination:          counter_1 (FF)
  Requirement:          31.250ns
  Data Path Delay:      1.945ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_2 to counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.DMUX    Tshcko                0.488   counter<1>
                                                       counter_2
    SLICE_X12Y33.D1      net (fanout=1)        0.510   counter<2>
    SLICE_X12Y33.D       Tilo                  0.203   counter<1>
                                                       counter[2]_PWR_1_o_equal_2_o<2>1
    SLICE_X12Y33.SR      net (fanout=2)        0.302   counter[2]_PWR_1_o_equal_2_o
    SLICE_X12Y33.CLK     Tsrck                 0.442   counter<1>
                                                       counter_1
    -------------------------------------------------  ---------------------------
    Total                                      1.945ns (1.133ns logic, 0.812ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_1 (FF)
  Destination:          counter_1 (FF)
  Requirement:          31.250ns
  Data Path Delay:      1.668ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_1 to counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.BQ      Tcko                  0.447   counter<1>
                                                       counter_1
    SLICE_X12Y33.D4      net (fanout=2)        0.274   counter<1>
    SLICE_X12Y33.D       Tilo                  0.203   counter<1>
                                                       counter[2]_PWR_1_o_equal_2_o<2>1
    SLICE_X12Y33.SR      net (fanout=2)        0.302   counter[2]_PWR_1_o_equal_2_o
    SLICE_X12Y33.CLK     Tsrck                 0.442   counter<1>
                                                       counter_1
    -------------------------------------------------  ---------------------------
    Total                                      1.668ns (1.092ns logic, 0.576ns route)
                                                       (65.5% logic, 34.5% route)

--------------------------------------------------------------------------------

Paths for end point counter_0 (SLICE_X12Y33.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     29.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_0 (FF)
  Destination:          counter_0 (FF)
  Requirement:          31.250ns
  Data Path Delay:      2.019ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_0 to counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.AQ      Tcko                  0.447   counter<1>
                                                       counter_0
    SLICE_X12Y33.D2      net (fanout=3)        0.642   counter<0>
    SLICE_X12Y33.D       Tilo                  0.203   counter<1>
                                                       counter[2]_PWR_1_o_equal_2_o<2>1
    SLICE_X12Y33.SR      net (fanout=2)        0.302   counter[2]_PWR_1_o_equal_2_o
    SLICE_X12Y33.CLK     Tsrck                 0.425   counter<1>
                                                       counter_0
    -------------------------------------------------  ---------------------------
    Total                                      2.019ns (1.075ns logic, 0.944ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_2 (FF)
  Destination:          counter_0 (FF)
  Requirement:          31.250ns
  Data Path Delay:      1.928ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_2 to counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.DMUX    Tshcko                0.488   counter<1>
                                                       counter_2
    SLICE_X12Y33.D1      net (fanout=1)        0.510   counter<2>
    SLICE_X12Y33.D       Tilo                  0.203   counter<1>
                                                       counter[2]_PWR_1_o_equal_2_o<2>1
    SLICE_X12Y33.SR      net (fanout=2)        0.302   counter[2]_PWR_1_o_equal_2_o
    SLICE_X12Y33.CLK     Tsrck                 0.425   counter<1>
                                                       counter_0
    -------------------------------------------------  ---------------------------
    Total                                      1.928ns (1.116ns logic, 0.812ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_1 (FF)
  Destination:          counter_0 (FF)
  Requirement:          31.250ns
  Data Path Delay:      1.651ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_1 to counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.BQ      Tcko                  0.447   counter<1>
                                                       counter_1
    SLICE_X12Y33.D4      net (fanout=2)        0.274   counter<1>
    SLICE_X12Y33.D       Tilo                  0.203   counter<1>
                                                       counter[2]_PWR_1_o_equal_2_o<2>1
    SLICE_X12Y33.SR      net (fanout=2)        0.302   counter[2]_PWR_1_o_equal_2_o
    SLICE_X12Y33.CLK     Tsrck                 0.425   counter<1>
                                                       counter_0
    -------------------------------------------------  ---------------------------
    Total                                      1.651ns (1.075ns logic, 0.576ns route)
                                                       (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------

Paths for end point counter_2 (SLICE_X12Y33.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     29.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_0 (FF)
  Destination:          counter_2 (FF)
  Requirement:          31.250ns
  Data Path Delay:      1.981ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_0 to counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.AQ      Tcko                  0.447   counter<1>
                                                       counter_0
    SLICE_X12Y33.D2      net (fanout=3)        0.642   counter<0>
    SLICE_X12Y33.D       Tilo                  0.203   counter<1>
                                                       counter[2]_PWR_1_o_equal_2_o<2>1
    SLICE_X12Y33.SR      net (fanout=2)        0.302   counter[2]_PWR_1_o_equal_2_o
    SLICE_X12Y33.CLK     Tsrck                 0.387   counter<1>
                                                       counter_2
    -------------------------------------------------  ---------------------------
    Total                                      1.981ns (1.037ns logic, 0.944ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_2 (FF)
  Destination:          counter_2 (FF)
  Requirement:          31.250ns
  Data Path Delay:      1.890ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_2 to counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.DMUX    Tshcko                0.488   counter<1>
                                                       counter_2
    SLICE_X12Y33.D1      net (fanout=1)        0.510   counter<2>
    SLICE_X12Y33.D       Tilo                  0.203   counter<1>
                                                       counter[2]_PWR_1_o_equal_2_o<2>1
    SLICE_X12Y33.SR      net (fanout=2)        0.302   counter[2]_PWR_1_o_equal_2_o
    SLICE_X12Y33.CLK     Tsrck                 0.387   counter<1>
                                                       counter_2
    -------------------------------------------------  ---------------------------
    Total                                      1.890ns (1.078ns logic, 0.812ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_1 (FF)
  Destination:          counter_2 (FF)
  Requirement:          31.250ns
  Data Path Delay:      1.613ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_1 to counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.BQ      Tcko                  0.447   counter<1>
                                                       counter_1
    SLICE_X12Y33.D4      net (fanout=2)        0.274   counter<1>
    SLICE_X12Y33.D       Tilo                  0.203   counter<1>
                                                       counter[2]_PWR_1_o_equal_2_o<2>1
    SLICE_X12Y33.SR      net (fanout=2)        0.302   counter[2]_PWR_1_o_equal_2_o
    SLICE_X12Y33.CLK     Tsrck                 0.387   counter<1>
                                                       counter_2
    -------------------------------------------------  ---------------------------
    Total                                      1.613ns (1.037ns logic, 0.576ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clk_out (SLICE_X13Y33.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.434ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_out (FF)
  Destination:          clk_out (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.434ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 31.250ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk_out to clk_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y33.AQ      Tcko                  0.198   clk_out
                                                       clk_out
    SLICE_X13Y33.A6      net (fanout=2)        0.021   clk_out
    SLICE_X13Y33.CLK     Tah         (-Th)    -0.215   clk_out
                                                       clk_out_INV_2_o1_INV_0
                                                       clk_out
    -------------------------------------------------  ---------------------------
    Total                                      0.434ns (0.413ns logic, 0.021ns route)
                                                       (95.2% logic, 4.8% route)

--------------------------------------------------------------------------------

Paths for end point counter_0 (SLICE_X12Y33.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.460ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_0 (FF)
  Destination:          counter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.460ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 31.250ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_0 to counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.AQ      Tcko                  0.234   counter<1>
                                                       counter_0
    SLICE_X12Y33.A6      net (fanout=3)        0.029   counter<0>
    SLICE_X12Y33.CLK     Tah         (-Th)    -0.197   counter<1>
                                                       Mcount_counter_xor<0>11_INV_0
                                                       counter_0
    -------------------------------------------------  ---------------------------
    Total                                      0.460ns (0.431ns logic, 0.029ns route)
                                                       (93.7% logic, 6.3% route)

--------------------------------------------------------------------------------

Paths for end point counter_2 (SLICE_X12Y33.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_1 (FF)
  Destination:          counter_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 31.250ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_1 to counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.BQ      Tcko                  0.234   counter<1>
                                                       counter_1
    SLICE_X12Y33.D4      net (fanout=2)        0.111   counter<1>
    SLICE_X12Y33.CLK     Tah         (-Th)    -0.131   counter<1>
                                                       Mcount_counter_xor<2>11
                                                       counter_2
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.365ns logic, 0.111ns route)
                                                       (76.7% logic, 23.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.520ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 30.845ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: counter<1>/CLK
  Logical resource: counter_0/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 30.845ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: counter<1>/CLK
  Logical resource: counter_1/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.071|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 19 paths, 0 nets, and 12 connections

Design statistics:
   Minimum period:   2.071ns{1}   (Maximum frequency: 482.859MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Apr  3 23:19:47 2025 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 392 MB



