/*#*********************************************************************************************************************/
/*
/*# Technology     : TSMC 16nm CMOS Logic FinFet Compact (FFC) Low Leakage HKMG  						*/
/*# Memory Type    : TSMC 16nm FFC High Density Single Port Single-Bank SRAM Compiler with d0734 bit cell	 				*/
/*# Library Name   : ts1n16ffcllsblvtc512x16m8s (user specify : ts1n16ffcllsblvtc512x16m8s)			*/
/*# Library Version: 130a												*/
/*# Generated Time : 2018/04/16, 00:55:04										*/
/*#*********************************************************************************************************************/
/*#															*/
/*# STATEMENT OF USE													*/
/*#															*/
/*# This information contains confidential and proprietary information of TSMC.					*/
/*# No part of this information may be reproduced, transmitted, transcribed,						*/
/*# stored in a retrieval system, or translated into any human or computer						*/
/*# language, in any form or by any means, electronic, mechanical, magnetic,						*/
/*# optical, chemical, manual, or otherwise, without the prior written permission					*/
/*# of TSMC. This information was prepared for informational purpose and is for					*/
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the					*/
/*# information at any time and without notice.									*/
/*#															*/
/*#*********************************************************************************************************************/
/* Template Version : S_03_54401                                               */
/****************************************************************************** */

library (  ts1n16ffcllsblvtc512x16m8s_tt0p85v25c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2018/04/16, 00:55:04" ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 0.850000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : 25.000000 ;
    nom_voltage : 0.850000 ;
    operating_conditions ( "tt0p85v25c" ) {
        process : 1 ;
        temperature : 25 ;
        voltage : 0.850000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : tt0p85v25c ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;

    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    } 
    /* LIBRARY_TEMPLATE */

    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
    }
    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }
    type ( A_bus_8_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 9 ;
        bit_from : 8 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( Q_bus_15_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 16 ;
        bit_from : 15 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (RTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
    type (WTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
cell ( sram_512x16m4s ) {
    memory () {
        type : ram ;
        address_width : 9 ;
        word_width : 16 ;
    }
    functional_peak_current : 29423.400000;
    area : 1824.429360 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }
    bus(RTSEL) {
        bus_type : RTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.003749 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.548925, 0.557487, 0.564467, 0.678125, 1.365625" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.548925, 0.557487, 0.564467, 0.678125, 1.365625" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.494032, 0.501738, 0.508020, 0.610313, 1.229063" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.494032, 0.501738, 0.508020, 0.610313, 1.229063" ) ;
            }
        }
        pin(RTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.014254" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.016141" ) ;
                }
            }
        }
    }
    bus(WTSEL) {
        bus_type : WTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.003749 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.548925, 0.557487, 0.564467, 0.678125, 1.365625" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.548925, 0.557487, 0.564467, 0.678125, 1.365625" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.494032, 0.501738, 0.508020, 0.610313, 1.229063" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.494032, 0.501738, 0.508020, 0.610313, 1.229063" ) ;
            }
        }
        pin(WTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.014254" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.016141" ) ;
                }
            }
        }
    }





    bus ( Q ) {
        bus_type : Q_bus_15_to_0 ;
        direction : output ;
        max_capacitance : 0.219700 ;
       
        memory_read () {
            address : A ;
        }
        pin ( Q[15:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power (sram_power_template ) {
                    values ( "0.005219, 0.005219, 0.005219, 0.005219, 0.005219" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.005219, 0.005219, 0.005219, 0.005219, 0.005219" ) ;
                }
            }
        }
        
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!CEB & WEB" ;
                sdf_cond : "!CEB & WEB" ;

            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.302335, 0.318927, 0.333550, 0.360702, 0.414433",\
              "0.309521, 0.326113, 0.340736, 0.367887, 0.421619",\
              "0.315625, 0.332217, 0.346840, 0.373992, 0.427723",\
              "0.323616, 0.340208, 0.354832, 0.381983, 0.435715",\
              "0.332370, 0.348961, 0.363585, 0.390736, 0.444468"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.302335, 0.318927, 0.333550, 0.360702, 0.414433",\
              "0.309521, 0.326113, 0.340736, 0.367887, 0.421619",\
              "0.315625, 0.332217, 0.346840, 0.373992, 0.427723",\
              "0.323616, 0.340208, 0.354832, 0.381983, 0.435715",\
              "0.332370, 0.348961, 0.363585, 0.390736, 0.444468"\
               ) ;
            }      
            retain_rise_slew ( sig2sram_delay_template ) {
                values ( \
              "0.016325, 0.035319, 0.062419, 0.118253, 0.229395",\
              "0.016325, 0.035319, 0.062419, 0.118253, 0.229395",\
              "0.016325, 0.035319, 0.062419, 0.118253, 0.229395",\
              "0.016325, 0.035319, 0.062419, 0.118253, 0.229395",\
              "0.016325, 0.035319, 0.062419, 0.118253, 0.229395"\
               ) ;
            }
            retain_fall_slew ( sig2sram_delay_template ) {
                values ( \
              "0.016325, 0.035319, 0.062419, 0.118253, 0.229395",\
              "0.016325, 0.035319, 0.062419, 0.118253, 0.229395",\
              "0.016325, 0.035319, 0.062419, 0.118253, 0.229395",\
              "0.016325, 0.035319, 0.062419, 0.118253, 0.229395",\
              "0.016325, 0.035319, 0.062419, 0.118253, 0.229395"\
               ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.350601, 0.367688, 0.384429, 0.414830, 0.473405",\
              "0.359145, 0.376231, 0.392973, 0.423374, 0.481949",\
              "0.365699, 0.382786, 0.399527, 0.429928, 0.488503",\
              "0.375232, 0.392318, 0.409060, 0.439461, 0.498036",\
              "0.385208, 0.402294, 0.419036, 0.449437, 0.508012"\
               ) ;
            }
            rise_transition(sig2sram_delay_template) {
                values ( \
              "0.011877, 0.042428, 0.072579, 0.131674, 0.253308",\
              "0.011877, 0.042428, 0.072579, 0.131674, 0.253308",\
              "0.011877, 0.042428, 0.072579, 0.131674, 0.253308",\
              "0.011877, 0.042428, 0.072579, 0.131674, 0.253308",\
              "0.011877, 0.042428, 0.072579, 0.131674, 0.253308"\
               ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.350601, 0.367688, 0.384429, 0.414830, 0.473405",\
              "0.359145, 0.376231, 0.392973, 0.423374, 0.481949",\
              "0.365699, 0.382786, 0.399527, 0.429928, 0.488503",\
              "0.375232, 0.392318, 0.409060, 0.439461, 0.498036",\
              "0.385208, 0.402294, 0.419036, 0.449437, 0.508012"\
               ) ;
            }
            fall_transition(sig2sram_delay_template) {
                values ( \
              "0.011877, 0.042428, 0.072579, 0.131674, 0.253308",\
              "0.011877, 0.042428, 0.072579, 0.131674, 0.253308",\
              "0.011877, 0.042428, 0.072579, 0.131674, 0.253308",\
              "0.011877, 0.042428, 0.072579, 0.131674, 0.253308",\
              "0.011877, 0.042428, 0.072579, 0.131674, 0.253308"\
               ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.003202 ;
        clock : true ;
        pin_func_type : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.129070, 0.137580, 0.144720, 0.271250, 0.546250" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.200620, 0.209627, 0.217476, 0.271250, 0.546250" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.548925, 0.557487, 0.564467, 0.678125, 1.365625" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.548925, 0.557487, 0.564467, 0.678125, 1.365625" ) ;
            }
        }



        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "2.122883" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.084964" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB  " ;
            rise_power ( "scalar" ) {
                values ( "2.724343" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.085972" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.079330" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001713 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.029639" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.025253" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.090484, 0.099441, 0.108736, 0.121553, 0.143649",\
              "0.082391, 0.091347, 0.100643, 0.113460, 0.135556",\
              "0.075974, 0.084931, 0.094226, 0.107043, 0.129139",\
              "0.067394, 0.076351, 0.085646, 0.098463, 0.120559",\
              "0.057567, 0.066524, 0.075819, 0.088636, 0.110732"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.090484, 0.099441, 0.108736, 0.121553, 0.143649",\
              "0.082391, 0.091347, 0.100643, 0.113460, 0.135556",\
              "0.075974, 0.084931, 0.094226, 0.107043, 0.129139",\
              "0.067394, 0.076351, 0.085646, 0.098463, 0.120559",\
              "0.057567, 0.066524, 0.075819, 0.088636, 0.110732"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.094667, 0.089655, 0.085320, 0.080900, 0.075440",\
              "0.104146, 0.099134, 0.094799, 0.090379, 0.084919",\
              "0.112078, 0.107066, 0.102731, 0.098311, 0.092851",\
              "0.120677, 0.115665, 0.111330, 0.106910, 0.101450",\
              "0.132297, 0.127285, 0.122950, 0.118530, 0.113070"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.094667, 0.089655, 0.085320, 0.080900, 0.075440",\
              "0.104146, 0.099134, 0.094799, 0.090379, 0.084919",\
              "0.112078, 0.107066, 0.102731, 0.098311, 0.092851",\
              "0.120677, 0.115665, 0.111330, 0.106910, 0.101450",\
              "0.132297, 0.127285, 0.122950, 0.118530, 0.113070"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001449 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.014254" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.016141" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.056477, 0.063676, 0.070948, 0.080141, 0.093907",\
              "0.048561, 0.055761, 0.063033, 0.072225, 0.085992",\
              "0.042126, 0.049326, 0.056597, 0.065790, 0.079556",\
              "0.033535, 0.040735, 0.048007, 0.057199, 0.070966",\
              "0.023742, 0.030941, 0.038213, 0.047406, 0.061172"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.056477, 0.063676, 0.070948, 0.080141, 0.093907",\
              "0.048561, 0.055761, 0.063033, 0.072225, 0.085992",\
              "0.042126, 0.049326, 0.056597, 0.065790, 0.079556",\
              "0.033535, 0.040735, 0.048007, 0.057199, 0.070966",\
              "0.023742, 0.030941, 0.038213, 0.047406, 0.061172"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.099633, 0.093402, 0.089009, 0.083791, 0.077262",\
              "0.108436, 0.102205, 0.097812, 0.092594, 0.086065",\
              "0.115561, 0.109330, 0.104937, 0.099719, 0.093190",\
              "0.125116, 0.118885, 0.114492, 0.109274, 0.102745",\
              "0.136208, 0.129977, 0.125584, 0.120366, 0.113837"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.099633, 0.093402, 0.089009, 0.083791, 0.077262",\
              "0.108436, 0.102205, 0.097812, 0.092594, 0.086065",\
              "0.115561, 0.109330, 0.104937, 0.099719, 0.093190",\
              "0.125116, 0.118885, 0.114492, 0.109274, 0.102745",\
              "0.136208, 0.129977, 0.125584, 0.120366, 0.113837"\
               ) ;
            }
        }

    }
    bus ( A ) {
        bus_type : A_bus_8_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
        
        capacitance : 0.001492 ;
        pin (A[8:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.007846" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.008101" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.057075, 0.064999, 0.073628, 0.086306, 0.106999",\
              "0.049130, 0.057054, 0.065682, 0.078360, 0.099054",\
              "0.042756, 0.050679, 0.059308, 0.071986, 0.092680",\
              "0.034129, 0.042053, 0.050681, 0.063359, 0.084053",\
              "0.024248, 0.032172, 0.040800, 0.053478, 0.074172"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.057075, 0.064999, 0.073628, 0.086306, 0.106999",\
              "0.049130, 0.057054, 0.065682, 0.078360, 0.099054",\
              "0.042756, 0.050679, 0.059308, 0.071986, 0.092680",\
              "0.034129, 0.042053, 0.050681, 0.063359, 0.084053",\
              "0.024248, 0.032172, 0.040800, 0.053478, 0.074172"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.109448, 0.104328, 0.100485, 0.096422, 0.091655",\
              "0.118143, 0.113023, 0.109180, 0.105117, 0.100350",\
              "0.125336, 0.120216, 0.116373, 0.112310, 0.107543",\
              "0.134758, 0.129638, 0.125795, 0.121732, 0.116965",\
              "0.145892, 0.140772, 0.136929, 0.132866, 0.128099"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.109448, 0.104328, 0.100485, 0.096422, 0.091655",\
              "0.118143, 0.113023, 0.109180, 0.105117, 0.100350",\
              "0.125336, 0.120216, 0.116373, 0.112310, 0.107543",\
              "0.134758, 0.129638, 0.125795, 0.121732, 0.116965",\
              "0.145892, 0.140772, 0.136929, 0.132866, 0.128099"\
               ) ;
            }
        }
        
    }
    bus ( D ) {
        bus_type : Q_bus_15_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.001284 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[15:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.004012" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.005279" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.010000, 0.010000, 0.016542, 0.032011, 0.053423",\
              "0.010000, 0.010000, 0.010000, 0.024171, 0.045584",\
              "0.010000, 0.010000, 0.010000, 0.017141, 0.038553",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.030403",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.020249"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.010000, 0.010000, 0.016542, 0.032011, 0.053423",\
              "0.010000, 0.010000, 0.010000, 0.024171, 0.045584",\
              "0.010000, 0.010000, 0.010000, 0.017141, 0.038553",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.030403",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.020249"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.131869, 0.135893, 0.144248, 0.164521, 0.210439",\
              "0.152076, 0.156100, 0.164455, 0.184728, 0.230646",\
              "0.174366, 0.178390, 0.186745, 0.207018, 0.252936",\
              "0.214149, 0.218173, 0.226528, 0.246801, 0.292719",\
              "0.285531, 0.289555, 0.297910, 0.318183, 0.364101"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.131869, 0.135893, 0.144248, 0.164521, 0.210439",\
              "0.152076, 0.156100, 0.164455, 0.184728, 0.230646",\
              "0.174366, 0.178390, 0.186745, 0.207018, 0.252936",\
              "0.214149, 0.218173, 0.226528, 0.246801, 0.292719",\
              "0.285531, 0.289555, 0.297910, 0.318183, 0.364101"\
               ) ;
            }
        }
        
   }

   leakage_power () {
        related_pg_pin : VDD ;
        value : 0.818301 ;
    }
}
}
